Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Thu Sep  4 21:46:19 2025
| Host         : hacc-gpu1 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
| Design       : bd_0_wrapper
| Device       : xc7vx485tffg1761-2
| Speed File   : -2
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_bd_0_wrapper
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 5474
+----------+----------+-----------------------------------------------------+------------+
| Rule     | Severity | Description                                         | Violations |
+----------+----------+-----------------------------------------------------+------------+
| CFGBVS-1 | Warning  | Missing CFGBVS and CONFIG_VOLTAGE Design Properties | 1          |
| DPIP-1   | Warning  | Input pipelining                                    | 2947       |
| DPOP-1   | Warning  | PREG Output pipelining                              | 1263       |
| DPOP-2   | Warning  | MREG Output pipelining                              | 1263       |
+----------+----------+-----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

DPIP-1#1 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U10/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U10/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U10/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U10/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U10/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U10/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U10/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U10/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U10/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U10/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U10/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U10/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U10/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U10/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U100/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U100/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U100/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U100/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U100/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U100/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U100/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U100/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U100/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U100/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U100/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U100/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U100/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U100/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U101/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U101/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U101/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U101/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U101/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U101/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U101/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U101/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U101/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U101/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U101/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U101/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U101/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U101/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U102/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U102/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U102/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U102/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U102/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U102/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U102/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U102/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U102/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U102/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U102/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U102/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U102/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U102/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U105/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U105/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U105/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U105/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U105/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U105/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U105/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U105/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U105/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U105/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#34 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U105/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U105/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#35 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U105/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U105/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#36 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U106/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U106/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#37 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U106/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U106/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#38 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U106/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U106/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#39 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U106/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U106/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#40 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U106/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U106/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#41 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U106/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U106/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#42 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U106/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U106/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#43 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U107/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U107/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#44 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U107/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U107/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#45 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U107/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U107/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#46 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U107/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U107/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#47 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U107/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U107/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#48 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U107/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U107/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#49 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U107/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U107/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#50 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U108/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U108/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#51 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U108/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U108/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#52 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U108/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U108/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#53 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U108/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U108/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#54 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U108/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U108/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#55 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U108/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U108/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#56 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U108/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U108/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#57 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U109/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U109/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#58 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U109/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U109/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#59 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U109/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U109/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#60 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U109/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U109/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#61 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U109/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U109/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#62 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U109/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U109/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#63 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U109/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U109/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#64 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U11/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U11/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#65 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U11/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U11/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#66 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U11/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U11/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#67 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U11/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U11/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#68 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U11/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U11/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#69 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U11/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U11/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#70 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U11/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U11/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#71 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U112/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U112/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#72 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U112/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U112/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#73 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U112/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U112/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#74 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U112/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U112/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#75 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U112/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U112/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#76 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U112/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U112/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#77 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U112/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U112/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#78 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U113/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U113/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#79 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U113/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U113/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#80 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U113/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U113/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#81 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U113/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U113/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#82 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U113/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U113/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#83 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U113/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U113/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#84 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U113/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U113/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#85 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U114/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U114/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#86 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U114/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U114/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#87 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U114/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U114/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#88 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U114/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U114/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#89 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U114/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U114/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#90 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U114/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U114/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#91 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U114/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U114/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#92 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U115/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U115/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#93 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U115/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U115/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#94 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U115/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U115/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#95 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U115/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U115/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#96 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U115/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U115/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#97 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U115/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U115/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#98 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U115/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U115/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#99 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U116/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U116/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#100 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U116/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U116/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#101 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U116/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U116/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#102 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U116/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U116/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#103 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U116/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U116/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#104 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U116/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U116/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#105 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U116/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U116/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#106 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U117/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U117/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#107 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U117/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U117/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#108 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U117/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U117/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#109 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U117/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U117/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#110 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U117/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U117/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#111 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U117/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U117/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#112 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U117/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U117/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#113 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U12/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U12/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#114 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U12/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U12/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#115 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U12/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U12/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#116 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U12/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U12/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#117 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U12/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U12/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#118 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U12/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U12/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#119 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U12/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U12/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#120 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U120/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U120/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#121 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U120/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U120/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#122 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U120/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U120/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#123 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U120/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U120/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#124 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U120/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U120/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#125 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U120/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U120/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#126 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U120/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U120/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#127 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U121/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U121/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#128 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U121/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U121/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#129 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U121/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U121/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#130 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U121/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U121/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#131 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U121/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U121/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#132 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U121/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U121/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#133 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U121/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U121/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#134 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U122/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U122/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#135 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U122/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U122/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#136 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U122/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U122/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#137 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U122/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U122/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#138 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U122/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U122/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#139 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U122/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U122/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#140 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U122/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U122/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#141 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U123/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U123/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#142 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U123/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U123/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#143 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U123/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U123/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#144 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U123/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U123/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#145 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U123/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U123/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#146 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U123/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U123/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#147 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U123/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U123/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#148 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U124/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U124/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#149 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U124/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U124/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#150 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U124/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U124/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#151 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U124/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U124/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#152 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U124/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U124/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#153 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U124/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U124/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#154 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U124/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U124/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#155 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U127/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U127/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#156 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U127/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U127/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#157 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U127/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U127/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#158 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U127/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U127/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#159 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U127/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U127/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#160 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U127/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U127/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#161 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U127/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U127/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#162 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U128/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U128/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#163 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U128/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U128/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#164 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U128/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U128/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#165 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U128/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U128/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#166 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U128/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U128/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#167 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U128/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U128/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#168 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U128/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U128/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#169 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U129/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U129/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#170 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U129/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U129/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#171 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U129/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U129/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#172 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U129/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U129/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#173 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U129/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U129/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#174 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U129/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U129/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#175 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U129/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U129/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#176 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U13/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U13/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#177 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U13/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U13/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#178 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U13/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U13/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#179 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U13/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U13/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#180 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U13/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U13/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#181 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U13/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U13/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#182 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U13/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U13/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#183 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U130/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U130/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#184 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U130/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U130/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#185 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U130/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U130/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#186 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U130/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U130/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#187 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U130/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U130/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#188 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U130/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U130/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#189 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U130/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U130/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#190 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U131/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U131/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#191 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U131/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U131/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#192 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U131/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U131/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#193 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U131/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U131/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#194 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U131/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U131/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#195 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U131/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U131/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#196 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U131/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U131/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#197 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U132/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U132/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#198 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U132/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U132/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#199 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U132/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U132/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#200 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U132/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U132/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#201 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U132/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U132/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#202 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U132/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U132/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#203 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U132/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U132/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#204 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U135/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U135/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#205 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U135/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U135/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#206 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U135/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U135/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#207 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U135/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U135/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#208 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U135/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U135/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#209 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U135/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U135/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#210 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U135/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U135/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#211 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U136/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U136/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#212 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U136/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U136/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#213 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U136/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U136/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#214 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U136/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U136/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#215 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U136/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U136/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#216 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U136/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U136/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#217 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U136/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U136/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#218 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U137/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U137/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#219 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U137/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U137/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#220 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U137/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U137/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#221 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U137/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U137/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#222 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U137/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U137/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#223 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U137/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U137/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#224 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U137/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U137/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#225 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U138/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U138/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#226 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U138/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U138/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#227 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U138/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U138/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#228 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U138/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U138/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#229 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U138/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U138/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#230 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U138/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U138/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#231 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U138/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U138/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#232 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U139/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U139/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#233 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U139/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U139/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#234 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U139/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U139/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#235 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U139/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U139/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#236 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U139/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U139/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#237 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U139/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U139/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#238 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U139/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U139/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#239 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U14/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U14/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#240 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U14/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U14/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#241 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U14/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U14/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#242 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U14/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U14/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#243 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U14/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U14/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#244 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U14/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U14/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#245 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U14/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U14/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#246 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U140/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U140/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#247 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U140/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U140/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#248 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U140/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U140/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#249 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U140/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U140/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#250 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U140/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U140/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#251 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U140/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U140/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#252 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U140/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U140/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#253 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U143/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U143/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#254 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U143/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U143/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#255 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U143/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U143/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#256 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U143/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U143/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#257 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U143/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U143/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#258 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U143/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U143/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#259 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U143/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U143/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#260 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U144/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U144/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#261 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U144/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U144/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#262 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U144/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U144/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#263 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U144/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U144/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#264 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U144/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U144/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#265 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U144/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U144/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#266 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U144/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U144/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#267 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U145/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U145/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#268 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U145/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U145/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#269 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U145/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U145/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#270 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U145/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U145/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#271 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U145/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U145/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#272 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U145/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U145/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#273 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U145/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U145/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#274 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U146/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U146/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#275 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U146/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U146/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#276 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U146/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U146/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#277 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U146/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U146/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#278 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U146/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U146/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#279 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U146/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U146/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#280 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U146/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U146/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#281 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U147/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U147/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#282 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U147/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U147/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#283 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U147/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U147/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#284 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U147/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U147/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#285 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U147/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U147/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#286 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U147/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U147/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#287 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U147/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U147/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#288 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U15/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U15/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#289 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U15/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U15/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#290 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U15/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U15/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#291 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U15/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U15/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#292 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U15/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U15/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#293 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U15/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U15/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#294 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U15/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U15/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#295 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U150/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U150/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#296 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U150/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U150/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#297 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U150/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U150/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#298 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U150/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U150/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#299 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U150/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U150/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#300 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U150/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U150/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#301 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U150/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U150/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#302 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U151/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U151/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#303 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U151/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U151/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#304 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U151/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U151/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#305 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U151/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U151/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#306 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U151/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U151/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#307 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U151/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U151/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#308 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U151/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U151/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#309 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U152/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U152/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#310 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U152/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U152/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#311 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U152/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U152/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#312 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U152/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U152/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#313 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U152/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U152/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#314 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U152/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U152/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#315 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U152/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U152/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#316 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U153/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U153/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#317 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U153/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U153/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#318 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U153/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U153/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#319 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U153/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U153/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#320 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U153/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U153/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#321 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U153/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U153/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#322 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U153/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U153/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#323 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U154/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U154/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#324 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U154/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U154/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#325 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U154/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U154/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#326 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U154/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U154/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#327 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U154/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U154/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#328 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U154/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U154/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#329 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U154/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U154/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#330 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U155/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U155/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#331 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U155/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U155/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#332 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U155/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U155/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#333 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U155/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U155/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#334 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U155/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U155/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#335 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U155/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U155/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#336 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U155/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U155/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#337 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U158/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U158/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#338 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U158/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U158/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#339 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U158/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U158/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#340 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U158/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U158/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#341 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U158/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U158/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#342 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U158/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U158/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#343 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U158/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U158/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#344 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U159/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U159/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#345 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U159/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U159/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#346 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U159/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U159/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#347 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U159/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U159/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#348 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U159/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U159/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#349 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U159/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U159/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#350 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U159/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U159/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#351 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U16/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U16/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#352 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U16/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U16/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#353 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U16/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U16/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#354 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U16/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U16/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#355 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U16/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U16/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#356 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U16/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U16/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#357 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U16/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U16/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#358 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U160/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U160/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#359 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U160/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U160/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#360 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U160/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U160/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#361 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U160/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U160/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#362 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U160/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U160/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#363 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U160/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U160/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#364 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U160/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U160/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#365 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U161/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U161/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#366 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U161/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U161/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#367 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U161/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U161/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#368 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U161/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U161/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#369 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U161/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U161/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#370 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U161/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U161/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#371 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U161/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U161/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#372 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U162/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U162/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#373 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U162/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U162/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#374 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U162/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U162/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#375 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U162/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U162/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#376 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U162/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U162/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#377 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U162/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U162/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#378 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U162/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U162/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#379 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U165/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U165/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#380 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U165/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U165/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#381 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U165/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U165/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#382 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U165/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U165/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#383 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U165/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U165/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#384 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U165/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U165/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#385 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U165/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U165/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#386 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U166/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U166/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#387 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U166/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U166/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#388 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U166/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U166/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#389 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U166/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U166/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#390 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U166/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U166/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#391 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U166/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U166/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#392 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U166/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U166/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#393 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U167/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U167/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#394 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U167/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U167/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#395 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U167/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U167/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#396 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U167/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U167/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#397 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U167/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U167/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#398 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U167/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U167/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#399 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U167/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U167/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#400 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U168/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U168/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#401 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U168/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U168/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#402 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U168/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U168/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#403 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U168/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U168/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#404 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U168/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U168/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#405 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U168/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U168/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#406 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U168/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U168/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#407 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U169/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U169/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#408 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U169/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U169/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#409 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U169/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U169/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#410 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U169/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U169/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#411 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U169/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U169/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#412 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U169/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U169/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#413 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U169/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U169/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#414 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U17/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U17/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#415 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U17/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U17/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#416 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U17/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U17/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#417 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U17/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U17/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#418 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U17/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U17/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#419 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U17/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U17/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#420 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U17/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U17/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#421 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U170/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U170/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#422 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U170/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U170/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#423 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U170/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U170/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#424 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U170/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U170/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#425 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U170/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U170/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#426 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U170/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U170/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#427 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U170/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U170/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#428 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U173/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U173/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#429 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U173/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U173/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#430 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U173/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U173/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#431 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U173/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U173/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#432 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U173/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U173/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#433 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U173/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U173/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#434 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U173/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U173/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#435 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U174/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U174/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#436 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U174/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U174/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#437 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U174/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U174/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#438 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U174/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U174/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#439 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U174/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U174/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#440 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U174/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U174/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#441 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U174/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U174/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#442 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U175/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U175/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#443 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U175/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U175/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#444 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U175/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U175/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#445 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U175/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U175/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#446 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U175/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U175/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#447 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U175/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U175/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#448 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U175/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U175/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#449 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U176/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U176/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#450 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U176/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U176/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#451 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U176/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U176/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#452 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U176/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U176/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#453 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U176/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U176/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#454 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U176/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U176/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#455 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U176/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U176/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#456 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U177/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U177/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#457 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U177/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U177/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#458 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U177/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U177/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#459 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U177/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U177/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#460 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U177/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U177/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#461 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U177/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U177/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#462 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U177/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U177/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#463 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U178/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U178/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#464 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U178/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U178/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#465 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U178/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U178/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#466 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U178/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U178/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#467 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U178/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U178/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#468 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U178/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U178/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#469 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U178/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U178/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#470 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U18/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U18/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#471 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U18/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U18/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#472 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U18/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U18/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#473 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U18/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U18/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#474 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U18/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U18/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#475 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U18/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U18/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#476 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U18/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U18/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#477 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U181/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U181/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#478 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U181/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U181/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#479 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U181/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U181/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#480 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U181/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U181/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#481 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U181/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U181/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#482 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U181/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U181/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#483 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U181/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U181/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#484 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U182/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U182/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#485 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U182/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U182/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#486 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U182/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U182/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#487 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U182/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U182/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#488 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U182/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U182/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#489 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U182/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U182/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#490 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U182/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U182/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#491 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U183/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U183/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#492 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U183/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U183/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#493 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U183/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U183/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#494 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U183/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U183/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#495 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U183/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U183/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#496 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U183/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U183/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#497 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U183/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U183/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#498 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U184/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U184/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#499 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U184/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U184/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#500 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U184/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U184/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#501 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U184/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U184/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#502 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U184/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U184/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#503 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U184/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U184/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#504 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U184/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U184/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#505 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U185/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U185/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#506 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U185/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U185/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#507 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U185/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U185/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#508 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U185/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U185/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#509 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U185/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U185/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#510 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U185/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U185/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#511 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U185/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U185/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#512 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U188/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U188/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#513 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U188/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U188/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#514 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U188/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U188/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#515 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U188/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U188/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#516 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U188/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U188/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#517 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U188/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U188/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#518 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U188/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U188/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#519 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U189/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U189/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#520 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U189/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U189/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#521 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U189/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U189/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#522 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U189/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U189/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#523 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U189/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U189/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#524 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U189/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U189/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#525 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U189/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U189/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#526 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U19/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U19/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#527 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U19/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U19/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#528 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U19/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U19/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#529 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U19/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U19/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#530 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U19/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U19/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#531 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U19/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U19/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#532 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U19/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U19/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#533 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U190/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U190/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#534 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U190/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U190/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#535 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U190/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U190/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#536 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U190/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U190/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#537 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U190/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U190/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#538 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U190/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U190/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#539 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U190/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U190/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#540 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U191/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U191/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#541 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U191/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U191/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#542 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U191/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U191/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#543 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U191/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U191/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#544 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U191/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U191/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#545 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U191/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U191/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#546 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U191/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U191/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#547 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U192/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U192/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#548 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U192/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U192/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#549 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U192/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U192/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#550 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U192/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U192/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#551 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U192/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U192/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#552 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U192/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U192/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#553 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U192/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U192/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#554 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U193/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U193/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#555 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U193/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U193/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#556 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U193/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U193/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#557 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U193/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U193/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#558 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U193/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U193/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#559 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U193/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U193/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#560 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U193/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U193/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#561 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U196/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U196/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#562 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U196/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U196/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#563 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U196/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U196/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#564 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U196/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U196/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#565 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U196/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U196/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#566 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U196/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U196/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#567 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U196/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U196/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#568 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U197/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U197/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#569 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U197/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U197/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#570 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U197/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U197/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#571 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U197/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U197/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#572 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U197/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U197/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#573 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U197/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U197/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#574 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U197/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U197/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#575 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U198/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U198/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#576 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U198/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U198/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#577 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U198/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U198/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#578 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U198/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U198/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#579 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U198/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U198/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#580 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U198/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U198/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#581 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U198/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U198/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#582 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U199/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U199/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#583 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U199/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U199/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#584 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U199/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U199/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#585 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U199/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U199/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#586 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U199/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U199/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#587 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U199/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U199/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#588 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U199/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U199/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#589 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U20/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U20/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#590 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U20/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U20/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#591 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U20/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U20/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#592 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U20/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U20/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#593 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U20/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U20/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#594 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U20/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U20/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#595 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U20/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U20/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#596 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U200/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U200/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#597 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U200/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U200/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#598 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U200/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U200/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#599 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U200/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U200/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#600 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U200/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U200/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#601 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U200/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U200/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#602 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U200/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U200/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#603 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U203/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U203/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#604 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U203/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U203/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#605 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U203/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U203/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#606 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U203/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U203/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#607 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U203/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U203/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#608 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U203/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U203/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#609 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U203/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U203/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#610 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U204/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U204/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#611 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U204/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U204/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#612 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U204/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U204/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#613 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U204/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U204/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#614 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U204/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U204/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#615 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U204/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U204/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#616 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U204/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U204/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#617 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U205/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U205/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#618 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U205/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U205/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#619 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U205/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U205/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#620 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U205/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U205/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#621 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U205/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U205/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#622 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U205/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U205/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#623 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U205/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U205/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#624 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U206/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U206/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#625 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U206/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U206/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#626 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U206/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U206/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#627 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U206/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U206/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#628 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U206/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U206/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#629 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U206/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U206/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#630 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U206/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U206/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#631 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U207/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U207/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#632 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U207/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U207/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#633 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U207/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U207/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#634 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U207/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U207/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#635 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U207/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U207/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#636 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U207/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U207/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#637 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U207/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U207/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#638 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U208/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U208/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#639 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U208/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U208/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#640 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U208/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U208/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#641 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U208/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U208/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#642 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U208/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U208/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#643 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U208/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U208/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#644 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U208/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U208/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#645 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U21/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U21/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#646 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U21/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U21/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#647 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U21/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U21/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#648 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U21/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U21/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#649 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U21/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U21/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#650 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U21/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U21/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#651 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U21/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U21/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#652 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U211/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U211/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#653 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U211/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U211/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#654 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U211/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U211/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#655 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U211/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U211/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#656 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U211/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U211/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#657 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U211/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U211/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#658 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U211/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U211/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#659 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U212/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U212/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#660 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U212/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U212/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#661 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U212/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U212/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#662 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U212/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U212/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#663 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U212/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U212/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#664 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U212/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U212/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#665 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U212/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U212/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#666 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U213/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U213/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#667 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U213/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U213/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#668 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U213/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U213/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#669 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U213/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U213/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#670 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U213/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U213/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#671 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U213/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U213/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#672 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U213/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U213/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#673 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U214/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U214/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#674 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U214/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U214/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#675 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U214/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U214/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#676 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U214/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U214/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#677 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U214/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U214/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#678 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U214/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U214/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#679 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U214/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U214/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#680 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U215/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U215/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#681 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U215/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U215/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#682 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U215/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U215/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#683 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U215/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U215/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#684 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U215/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U215/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#685 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U215/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U215/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#686 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U215/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U215/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#687 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U216/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U216/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#688 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U216/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U216/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#689 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U216/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U216/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#690 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U216/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U216/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#691 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U216/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U216/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#692 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U216/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U216/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#693 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U216/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U216/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#694 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U219/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U219/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#695 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U219/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U219/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#696 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U219/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U219/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#697 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U219/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U219/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#698 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U219/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U219/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#699 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U219/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U219/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#700 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U219/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U219/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#701 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U22/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U22/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#702 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U22/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U22/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#703 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U22/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U22/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#704 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U22/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U22/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#705 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U22/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U22/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#706 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U22/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U22/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#707 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U22/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U22/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#708 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U220/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U220/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#709 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U220/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U220/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#710 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U220/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U220/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#711 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U220/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U220/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#712 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U220/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U220/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#713 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U220/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U220/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#714 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U220/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U220/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#715 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U221/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U221/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#716 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U221/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U221/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#717 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U221/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U221/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#718 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U221/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U221/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#719 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U221/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U221/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#720 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U221/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U221/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#721 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U221/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U221/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#722 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U222/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U222/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#723 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U222/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U222/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#724 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U222/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U222/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#725 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U222/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U222/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#726 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U222/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U222/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#727 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U222/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U222/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#728 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U222/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U222/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#729 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U223/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U223/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#730 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U223/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U223/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#731 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U223/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U223/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#732 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U223/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U223/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#733 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U223/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U223/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#734 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U223/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U223/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#735 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U223/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U223/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#736 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U226/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U226/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#737 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U226/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U226/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#738 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U226/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U226/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#739 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U226/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U226/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#740 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U226/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U226/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#741 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U226/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U226/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#742 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U226/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U226/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#743 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U227/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U227/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#744 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U227/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U227/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#745 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U227/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U227/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#746 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U227/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U227/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#747 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U227/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U227/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#748 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U227/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U227/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#749 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U227/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U227/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#750 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U228/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U228/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#751 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U228/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U228/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#752 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U228/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U228/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#753 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U228/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U228/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#754 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U228/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U228/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#755 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U228/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U228/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#756 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U228/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U228/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#757 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U229/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U229/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#758 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U229/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U229/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#759 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U229/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U229/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#760 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U229/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U229/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#761 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U229/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U229/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#762 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U229/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U229/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#763 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U229/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U229/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#764 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U23/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U23/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#765 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U23/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U23/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#766 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U23/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U23/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#767 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U23/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U23/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#768 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U23/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U23/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#769 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U23/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U23/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#770 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U23/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U23/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#771 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U230/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U230/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#772 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U230/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U230/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#773 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U230/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U230/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#774 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U230/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U230/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#775 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U230/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U230/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#776 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U230/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U230/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#777 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U230/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U230/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#778 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U231/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U231/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#779 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U231/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U231/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#780 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U231/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U231/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#781 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U231/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U231/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#782 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U231/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U231/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#783 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U231/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U231/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#784 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U231/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U231/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#785 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U234/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U234/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#786 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U234/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U234/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#787 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U234/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U234/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#788 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U234/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U234/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#789 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U234/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U234/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#790 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U234/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U234/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#791 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U234/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U234/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#792 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U235/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U235/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#793 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U235/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U235/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#794 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U235/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U235/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#795 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U235/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U235/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#796 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U235/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U235/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#797 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U235/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U235/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#798 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U235/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U235/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#799 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U236/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U236/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#800 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U236/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U236/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#801 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U236/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U236/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#802 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U236/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U236/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#803 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U236/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U236/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#804 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U236/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U236/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#805 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U236/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U236/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#806 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U237/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U237/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#807 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U237/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U237/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#808 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U237/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U237/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#809 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U237/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U237/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#810 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U237/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U237/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#811 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U237/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U237/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#812 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U237/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U237/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#813 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U238/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U238/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#814 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U238/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U238/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#815 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U238/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U238/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#816 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U238/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U238/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#817 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U238/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U238/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#818 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U238/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U238/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#819 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U238/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U238/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#820 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U24/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U24/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#821 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U24/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U24/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#822 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U24/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U24/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#823 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U24/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U24/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#824 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U24/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U24/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#825 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U24/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U24/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#826 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U24/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U24/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#827 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U241/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U241/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#828 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U241/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U241/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#829 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U241/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U241/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#830 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U241/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U241/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#831 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U241/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U241/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#832 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U241/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U241/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#833 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U241/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U241/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#834 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U242/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U242/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#835 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U242/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U242/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#836 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U242/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U242/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#837 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U242/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U242/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#838 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U242/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U242/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#839 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U242/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U242/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#840 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U242/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U242/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#841 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U243/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U243/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#842 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U243/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U243/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#843 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U243/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U243/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#844 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U243/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U243/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#845 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U243/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U243/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#846 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U243/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U243/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#847 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U243/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U243/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#848 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U244/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U244/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#849 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U244/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U244/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#850 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U244/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U244/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#851 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U244/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U244/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#852 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U244/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U244/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#853 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U244/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U244/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#854 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U244/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U244/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#855 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U245/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U245/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#856 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U245/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U245/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#857 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U245/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U245/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#858 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U245/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U245/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#859 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U245/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U245/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#860 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U245/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U245/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#861 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U245/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U245/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#862 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U246/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U246/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#863 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U246/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U246/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#864 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U246/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U246/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#865 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U246/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U246/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#866 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U246/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U246/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#867 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U246/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U246/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#868 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U246/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U246/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#869 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U249/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U249/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#870 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U249/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U249/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#871 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U249/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U249/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#872 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U249/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U249/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#873 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U249/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U249/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#874 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U249/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U249/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#875 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U249/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U249/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#876 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U25/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U25/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#877 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U25/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U25/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#878 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U25/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U25/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#879 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U25/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U25/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#880 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U25/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U25/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#881 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U25/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U25/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#882 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U25/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U25/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#883 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U250/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U250/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#884 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U250/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U250/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#885 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U250/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U250/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#886 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U250/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U250/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#887 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U250/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U250/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#888 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U250/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U250/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#889 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U250/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U250/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#890 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U251/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U251/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#891 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U251/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U251/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#892 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U251/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U251/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#893 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U251/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U251/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#894 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U251/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U251/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#895 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U251/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U251/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#896 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U251/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U251/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#897 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U252/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U252/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#898 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U252/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U252/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#899 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U252/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U252/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#900 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U252/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U252/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#901 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U252/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U252/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#902 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U252/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U252/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#903 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U252/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U252/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#904 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U253/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U253/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#905 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U253/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U253/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#906 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U253/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U253/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#907 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U253/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U253/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#908 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U253/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U253/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#909 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U253/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U253/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#910 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U253/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U253/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#911 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U254/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U254/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#912 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U254/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U254/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#913 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U254/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U254/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#914 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U254/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U254/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#915 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U254/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U254/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#916 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U254/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U254/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#917 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U254/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U254/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#918 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U257/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U257/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#919 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U257/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U257/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#920 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U257/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U257/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#921 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U257/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U257/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#922 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U257/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U257/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#923 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U257/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U257/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#924 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U257/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U257/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#925 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U258/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U258/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#926 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U258/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U258/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#927 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U258/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U258/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#928 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U258/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U258/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#929 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U258/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U258/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#930 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U258/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U258/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#931 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U258/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U258/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#932 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U259/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U259/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#933 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U259/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U259/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#934 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U259/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U259/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#935 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U259/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U259/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#936 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U259/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U259/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#937 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U259/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U259/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#938 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U259/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U259/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#939 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U26/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U26/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#940 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U26/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U26/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#941 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U26/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U26/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#942 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U26/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U26/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#943 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U26/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U26/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#944 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U26/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U26/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#945 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U26/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U26/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#946 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U260/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U260/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#947 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U260/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U260/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#948 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U260/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U260/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#949 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U260/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U260/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#950 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U260/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U260/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#951 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U260/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U260/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#952 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U260/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U260/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#953 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U261/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U261/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#954 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U261/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U261/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#955 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U261/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U261/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#956 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U261/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U261/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#957 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U261/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U261/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#958 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U261/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U261/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#959 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U261/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U261/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#960 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U264/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U264/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#961 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U264/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U264/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#962 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U264/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U264/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#963 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U264/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U264/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#964 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U264/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U264/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#965 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U264/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U264/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#966 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U264/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U264/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#967 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U265/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U265/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#968 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U265/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U265/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#969 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U265/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U265/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#970 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U265/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U265/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#971 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U265/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U265/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#972 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U265/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U265/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#973 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U265/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U265/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#974 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U266/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U266/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#975 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U266/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U266/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#976 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U266/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U266/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#977 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U266/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U266/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#978 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U266/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U266/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#979 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U266/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U266/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#980 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U266/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U266/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#981 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U267/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U267/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#982 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U267/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U267/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#983 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U267/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U267/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#984 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U267/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U267/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#985 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U267/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U267/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#986 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U267/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U267/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#987 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U267/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U267/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#988 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U268/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U268/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#989 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U268/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U268/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#990 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U268/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U268/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#991 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U268/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U268/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#992 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U268/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U268/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#993 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U268/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U268/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#994 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U268/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U268/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#995 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U269/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U269/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#996 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U269/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U269/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#997 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U269/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U269/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#998 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U269/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U269/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#999 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U269/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U269/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1000 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U269/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U269/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1001 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U269/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U269/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1002 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U27/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U27/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1003 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U27/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U27/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1004 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U27/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U27/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1005 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U27/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U27/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1006 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U27/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U27/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1007 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U27/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U27/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1008 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U27/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U27/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1009 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U272/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U272/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1010 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U272/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U272/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1011 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U272/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U272/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1012 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U272/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U272/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1013 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U272/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U272/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1014 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U272/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U272/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1015 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U272/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U272/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1016 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U273/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U273/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1017 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U273/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U273/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1018 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U273/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U273/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1019 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U273/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U273/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1020 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U273/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U273/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1021 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U273/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U273/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1022 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U273/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U273/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1023 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U274/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U274/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1024 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U274/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U274/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1025 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U274/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U274/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1026 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U274/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U274/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1027 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U274/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U274/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1028 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U274/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U274/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1029 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U274/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U274/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1030 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U275/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U275/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1031 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U275/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U275/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1032 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U275/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U275/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1033 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U275/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U275/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1034 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U275/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U275/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1035 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U275/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U275/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1036 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U275/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U275/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1037 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U276/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U276/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1038 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U276/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U276/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1039 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U276/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U276/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1040 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U276/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U276/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1041 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U276/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U276/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1042 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U276/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U276/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1043 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U276/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U276/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1044 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U28/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U28/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1045 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U28/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U28/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1046 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U28/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U28/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1047 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U28/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U28/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1048 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U28/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U28/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1049 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U28/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U28/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1050 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U28/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U28/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1051 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U280/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U280/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1052 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U280/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U280/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1053 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U280/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U280/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1054 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U280/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U280/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1055 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U280/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U280/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1056 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U280/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U280/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1057 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U280/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U280/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1058 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U281/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U281/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1059 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U281/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U281/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1060 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U281/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U281/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1061 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U281/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U281/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1062 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U281/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U281/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1063 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U281/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U281/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1064 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U281/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U281/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1065 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U282/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U282/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1066 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U282/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U282/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1067 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U282/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U282/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1068 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U282/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U282/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1069 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U282/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U282/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1070 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U282/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U282/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1071 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U282/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U282/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1072 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U283/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U283/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1073 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U283/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U283/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1074 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U283/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U283/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1075 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U283/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U283/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1076 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U283/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U283/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1077 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U283/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U283/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1078 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U283/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U283/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1079 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U284/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U284/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1080 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U284/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U284/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1081 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U284/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U284/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1082 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U284/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U284/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1083 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U284/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U284/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1084 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U284/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U284/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1085 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U284/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U284/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1086 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U285/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U285/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1087 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U285/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U285/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1088 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U285/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U285/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1089 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U285/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U285/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1090 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U285/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U285/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1091 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U285/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U285/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1092 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U285/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U285/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1093 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U288/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U288/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1094 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U288/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U288/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1095 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U288/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U288/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1096 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U288/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U288/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1097 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U288/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U288/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1098 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U288/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U288/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1099 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U288/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U288/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1100 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U289/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U289/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1101 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U289/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U289/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1102 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U289/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U289/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1103 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U289/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U289/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1104 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U289/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U289/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1105 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U289/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U289/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1106 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U289/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U289/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1107 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U29/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U29/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1108 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U29/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U29/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1109 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U29/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U29/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1110 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U29/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U29/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1111 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U29/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U29/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1112 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U29/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U29/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1113 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U29/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U29/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1114 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U290/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U290/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1115 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U290/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U290/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1116 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U290/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U290/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1117 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U290/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U290/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1118 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U290/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U290/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1119 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U290/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U290/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1120 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U290/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U290/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1121 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U291/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U291/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1122 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U291/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U291/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1123 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U291/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U291/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1124 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U291/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U291/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1125 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U291/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U291/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1126 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U291/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U291/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1127 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U291/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U291/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1128 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U292/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U292/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1129 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U292/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U292/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1130 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U292/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U292/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1131 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U292/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U292/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1132 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U292/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U292/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1133 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U292/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U292/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1134 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U292/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U292/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1135 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U293/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U293/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1136 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U293/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U293/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1137 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U293/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U293/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1138 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U293/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U293/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1139 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U293/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U293/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1140 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U293/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U293/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1141 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U293/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U293/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1142 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U295/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U295/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1143 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U295/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U295/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1144 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U295/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U295/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1145 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U295/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U295/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1146 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U295/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U295/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1147 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U295/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U295/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1148 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U295/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U295/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1149 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U296/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U296/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1150 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U296/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U296/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1151 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U296/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U296/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1152 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U296/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U296/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1153 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U296/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U296/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1154 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U296/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U296/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1155 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U296/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U296/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1156 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U297/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U297/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1157 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U297/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U297/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1158 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U297/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U297/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1159 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U297/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U297/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1160 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U297/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U297/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1161 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U297/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U297/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1162 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U297/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U297/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1163 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U298/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U298/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1164 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U298/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U298/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1165 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U298/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U298/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1166 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U298/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U298/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1167 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U298/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U298/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1168 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U298/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U298/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1169 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U298/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U298/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1170 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U299/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U299/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1171 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U299/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U299/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1172 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U299/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U299/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1173 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U299/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U299/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1174 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U299/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U299/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1175 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U299/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U299/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1176 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U299/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U299/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1177 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U30/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U30/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1178 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U30/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U30/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1179 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U30/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U30/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1180 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U30/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U30/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1181 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U30/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U30/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1182 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U30/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U30/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1183 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U30/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U30/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1184 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U302/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U302/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1185 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U302/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U302/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1186 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U302/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U302/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1187 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U302/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U302/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1188 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U302/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U302/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1189 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U302/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U302/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1190 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U302/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U302/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1191 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U303/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U303/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1192 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U303/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U303/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1193 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U303/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U303/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1194 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U303/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U303/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1195 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U303/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U303/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1196 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U303/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U303/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1197 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U303/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U303/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1198 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U304/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U304/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1199 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U304/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U304/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1200 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U304/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U304/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1201 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U304/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U304/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1202 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U304/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U304/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1203 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U304/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U304/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1204 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U304/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U304/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1205 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U305/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U305/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1206 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U305/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U305/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1207 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U305/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U305/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1208 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U305/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U305/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1209 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U305/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U305/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1210 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U305/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U305/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1211 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U305/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U305/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1212 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U306/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U306/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1213 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U306/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U306/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1214 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U306/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U306/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1215 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U306/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U306/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1216 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U306/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U306/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1217 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U306/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U306/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1218 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U306/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U306/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1219 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U307/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U307/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1220 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U307/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U307/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1221 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U307/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U307/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1222 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U307/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U307/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1223 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U307/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U307/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1224 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U307/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U307/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1225 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U307/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U307/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1226 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U308/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U308/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1227 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U308/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U308/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1228 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U308/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U308/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1229 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U308/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U308/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1230 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U308/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U308/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1231 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U308/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U308/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1232 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U308/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U308/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1233 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U31/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U31/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1234 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U31/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U31/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1235 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U31/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U31/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1236 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U31/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U31/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1237 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U31/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U31/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1238 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U31/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U31/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1239 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U31/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U31/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1240 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U310/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U310/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1241 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U310/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U310/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1242 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U310/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U310/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1243 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U310/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U310/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1244 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U310/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U310/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1245 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U310/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U310/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1246 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U310/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U310/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1247 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U311/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U311/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1248 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U311/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U311/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1249 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U311/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U311/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1250 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U311/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U311/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1251 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U311/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U311/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1252 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U311/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U311/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1253 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U311/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U311/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1254 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U312/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U312/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1255 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U312/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U312/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1256 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U312/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U312/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1257 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U312/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U312/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1258 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U312/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U312/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1259 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U312/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U312/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1260 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U312/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U312/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1261 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U313/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U313/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1262 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U313/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U313/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1263 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U313/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U313/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1264 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U313/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U313/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1265 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U313/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U313/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1266 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U313/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U313/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1267 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U313/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U313/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1268 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U314/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U314/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1269 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U314/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U314/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1270 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U314/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U314/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1271 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U314/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U314/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1272 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U314/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U314/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1273 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U314/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U314/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1274 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U314/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U314/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1275 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U315/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U315/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1276 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U315/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U315/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1277 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U315/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U315/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1278 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U315/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U315/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1279 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U315/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U315/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1280 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U315/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U315/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1281 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U315/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U315/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1282 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U316/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U316/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1283 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U316/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U316/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1284 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U316/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U316/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1285 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U316/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U316/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1286 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U316/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U316/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1287 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U316/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U316/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1288 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U316/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U316/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1289 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U318/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U318/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1290 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U318/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U318/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1291 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U318/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U318/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1292 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U318/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U318/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1293 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U318/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U318/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1294 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U318/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U318/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1295 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U318/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U318/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1296 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U319/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U319/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1297 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U319/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U319/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1298 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U319/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U319/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1299 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U319/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U319/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1300 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U319/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U319/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1301 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U319/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U319/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1302 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U319/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U319/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1303 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U32/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U32/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1304 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U32/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U32/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1305 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U32/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U32/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1306 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U32/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U32/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1307 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U32/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U32/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1308 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U32/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U32/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1309 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U32/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U32/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1310 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U320/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U320/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1311 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U320/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U320/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1312 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U320/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U320/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1313 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U320/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U320/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1314 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U320/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U320/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1315 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U320/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U320/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1316 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U320/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U320/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1317 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U321/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U321/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1318 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U321/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U321/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1319 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U321/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U321/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1320 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U321/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U321/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1321 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U321/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U321/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1322 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U321/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U321/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1323 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U321/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U321/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1324 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U322/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U322/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1325 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U322/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U322/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1326 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U322/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U322/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1327 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U322/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U322/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1328 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U322/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U322/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1329 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U322/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U322/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1330 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U322/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U322/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1331 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U323/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U323/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1332 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U323/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U323/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1333 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U323/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U323/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1334 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U323/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U323/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1335 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U323/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U323/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1336 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U323/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U323/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1337 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U323/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U323/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1338 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U326/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U326/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1339 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U326/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U326/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1340 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U326/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U326/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1341 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U326/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U326/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1342 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U326/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U326/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1343 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U326/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U326/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1344 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U326/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U326/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1345 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U327/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U327/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1346 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U327/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U327/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1347 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U327/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U327/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1348 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U327/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U327/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1349 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U327/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U327/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1350 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U327/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U327/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1351 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U327/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U327/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1352 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U328/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U328/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1353 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U328/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U328/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1354 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U328/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U328/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1355 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U328/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U328/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1356 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U328/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U328/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1357 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U328/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U328/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1358 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U328/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U328/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1359 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U329/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U329/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1360 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U329/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U329/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1361 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U329/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U329/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1362 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U329/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U329/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1363 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U329/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U329/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1364 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U329/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U329/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1365 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U329/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U329/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1366 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U33/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U33/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1367 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U33/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U33/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1368 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U33/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U33/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1369 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U33/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U33/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1370 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U33/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U33/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1371 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U33/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U33/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1372 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U33/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U33/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1373 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U330/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U330/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1374 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U330/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U330/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1375 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U330/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U330/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1376 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U330/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U330/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1377 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U330/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U330/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1378 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U330/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U330/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1379 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U330/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U330/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1380 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U331/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U331/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1381 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U331/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U331/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1382 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U331/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U331/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1383 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U331/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U331/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1384 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U331/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U331/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1385 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U331/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U331/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1386 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U331/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U331/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1387 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U332/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U332/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1388 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U332/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U332/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1389 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U332/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U332/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1390 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U332/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U332/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1391 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U332/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U332/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1392 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U332/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U332/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1393 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U332/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U332/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1394 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U333/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U333/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1395 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U333/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U333/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1396 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U333/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U333/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1397 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U333/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U333/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1398 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U333/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U333/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1399 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U333/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U333/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1400 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U333/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U333/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1401 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U335/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U335/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1402 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U335/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U335/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1403 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U335/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U335/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1404 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U335/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U335/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1405 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U335/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U335/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1406 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U335/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U335/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1407 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U335/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U335/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1408 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U336/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U336/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1409 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U336/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U336/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1410 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U336/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U336/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1411 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U336/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U336/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1412 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U336/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U336/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1413 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U336/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U336/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1414 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U336/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U336/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1415 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U337/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U337/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1416 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U337/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U337/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1417 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U337/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U337/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1418 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U337/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U337/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1419 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U337/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U337/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1420 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U337/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U337/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1421 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U337/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U337/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1422 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U338/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U338/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1423 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U338/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U338/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1424 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U338/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U338/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1425 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U338/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U338/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1426 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U338/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U338/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1427 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U338/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U338/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1428 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U338/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U338/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1429 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U339/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U339/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1430 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U339/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U339/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1431 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U339/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U339/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1432 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U339/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U339/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1433 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U339/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U339/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1434 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U339/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U339/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1435 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U339/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U339/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1436 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U34/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U34/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1437 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U34/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U34/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1438 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U34/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U34/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1439 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U34/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U34/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1440 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U34/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U34/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1441 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U34/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U34/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1442 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U34/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U34/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1443 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U340/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U340/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1444 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U340/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U340/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1445 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U340/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U340/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1446 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U340/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U340/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1447 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U340/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U340/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1448 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U340/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U340/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1449 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U340/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U340/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1450 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U341/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U341/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1451 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U341/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U341/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1452 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U341/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U341/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1453 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U341/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U341/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1454 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U341/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U341/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1455 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U341/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U341/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1456 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U341/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U341/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1457 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U342/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U342/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1458 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U342/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U342/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1459 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U342/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U342/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1460 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U342/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U342/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1461 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U342/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U342/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1462 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U342/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U342/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1463 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U342/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U342/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1464 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U343/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U343/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1465 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U343/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U343/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1466 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U343/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U343/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1467 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U343/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U343/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1468 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U343/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U343/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1469 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U343/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U343/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1470 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U343/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U343/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1471 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U345/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U345/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1472 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U345/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U345/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1473 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U345/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U345/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1474 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U345/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U345/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1475 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U345/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U345/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1476 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U345/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U345/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1477 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U345/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U345/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1478 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U346/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U346/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1479 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U346/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U346/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1480 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U346/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U346/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1481 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U346/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U346/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1482 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U346/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U346/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1483 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U346/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U346/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1484 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U346/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U346/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1485 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U347/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U347/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1486 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U347/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U347/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1487 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U347/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U347/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1488 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U347/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U347/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1489 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U347/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U347/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1490 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U347/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U347/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1491 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U347/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U347/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1492 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U348/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U348/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1493 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U348/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U348/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1494 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U348/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U348/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1495 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U348/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U348/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1496 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U348/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U348/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1497 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U348/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U348/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1498 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U348/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U348/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1499 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U349/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U349/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1500 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U349/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U349/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1501 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U349/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U349/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1502 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U349/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U349/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1503 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U349/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U349/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1504 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U349/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U349/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1505 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U349/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U349/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1506 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U35/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U35/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1507 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U35/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U35/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1508 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U35/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U35/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1509 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U35/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U35/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1510 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U35/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U35/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1511 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U35/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U35/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1512 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U35/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U35/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1513 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U352/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U352/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1514 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U352/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U352/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1515 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U352/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U352/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1516 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U352/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U352/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1517 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U352/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U352/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1518 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U352/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U352/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1519 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U352/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U352/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1520 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U353/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U353/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1521 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U353/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U353/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1522 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U353/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U353/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1523 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U353/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U353/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1524 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U353/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U353/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1525 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U353/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U353/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1526 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U353/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U353/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1527 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U354/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U354/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1528 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U354/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U354/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1529 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U354/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U354/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1530 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U354/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U354/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1531 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U354/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U354/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1532 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U354/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U354/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1533 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U354/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U354/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1534 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U355/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U355/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1535 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U355/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U355/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1536 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U355/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U355/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1537 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U355/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U355/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1538 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U355/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U355/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1539 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U355/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U355/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1540 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U355/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U355/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1541 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U356/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U356/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1542 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U356/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U356/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1543 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U356/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U356/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1544 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U356/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U356/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1545 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U356/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U356/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1546 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U356/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U356/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1547 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U356/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U356/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1548 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U358/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U358/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1549 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U358/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U358/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1550 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U358/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U358/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1551 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U358/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U358/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1552 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U358/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U358/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1553 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U358/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U358/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1554 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U358/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U358/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1555 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U359/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U359/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1556 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U359/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U359/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1557 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U359/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U359/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1558 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U359/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U359/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1559 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U359/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U359/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1560 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U359/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U359/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1561 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U359/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U359/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1562 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U36/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U36/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1563 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U36/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U36/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1564 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U36/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U36/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1565 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U36/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U36/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1566 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U36/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U36/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1567 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U36/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U36/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1568 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U36/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U36/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1569 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U360/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U360/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1570 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U360/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U360/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1571 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U360/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U360/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1572 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U360/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U360/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1573 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U360/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U360/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1574 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U360/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U360/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1575 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U360/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U360/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1576 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U361/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U361/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1577 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U361/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U361/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1578 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U361/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U361/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1579 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U361/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U361/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1580 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U361/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U361/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1581 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U361/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U361/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1582 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U361/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U361/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1583 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U362/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U362/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1584 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U362/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U362/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1585 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U362/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U362/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1586 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U362/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U362/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1587 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U362/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U362/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1588 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U362/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U362/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1589 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U362/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U362/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1590 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U363/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U363/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1591 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U363/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U363/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1592 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U363/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U363/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1593 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U363/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U363/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1594 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U363/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U363/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1595 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U363/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U363/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1596 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U363/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U363/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1597 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U365/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U365/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1598 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U365/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U365/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1599 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U365/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U365/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1600 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U365/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U365/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1601 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U365/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U365/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1602 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U365/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U365/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1603 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U365/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U365/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1604 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U366/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U366/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1605 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U366/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U366/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1606 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U366/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U366/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1607 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U366/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U366/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1608 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U366/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U366/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1609 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U366/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U366/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1610 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U366/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U366/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1611 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U367/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U367/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1612 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U367/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U367/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1613 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U367/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U367/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1614 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U367/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U367/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1615 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U367/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U367/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1616 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U367/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U367/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1617 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U367/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U367/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1618 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U368/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U368/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1619 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U368/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U368/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1620 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U368/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U368/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1621 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U368/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U368/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1622 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U368/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U368/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1623 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U368/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U368/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1624 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U368/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U368/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1625 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U369/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U369/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1626 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U369/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U369/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1627 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U369/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U369/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1628 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U369/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U369/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1629 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U369/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U369/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1630 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U369/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U369/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1631 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U369/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U369/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1632 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U370/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U370/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1633 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U370/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U370/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1634 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U370/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U370/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1635 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U370/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U370/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1636 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U370/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U370/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1637 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U370/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U370/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1638 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U370/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U370/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1639 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U371/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U371/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1640 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U371/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U371/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1641 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U371/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U371/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1642 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U371/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U371/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1643 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U371/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U371/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1644 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U371/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U371/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1645 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U371/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U371/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1646 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U374/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U374/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1647 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U374/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U374/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1648 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U374/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U374/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1649 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U374/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U374/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1650 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U374/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U374/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1651 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U374/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U374/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1652 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U374/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U374/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1653 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U375/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U375/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1654 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U375/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U375/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1655 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U375/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U375/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1656 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U375/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U375/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1657 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U375/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U375/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1658 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U375/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U375/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1659 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U375/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U375/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1660 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U376/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U376/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1661 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U376/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U376/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1662 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U376/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U376/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1663 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U376/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U376/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1664 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U376/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U376/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1665 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U376/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U376/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1666 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U376/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U376/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1667 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U377/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U377/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1668 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U377/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U377/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1669 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U377/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U377/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1670 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U377/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U377/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1671 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U377/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U377/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1672 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U377/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U377/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1673 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U377/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U377/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1674 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U378/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U378/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1675 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U378/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U378/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1676 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U378/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U378/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1677 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U378/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U378/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1678 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U378/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U378/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1679 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U378/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U378/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1680 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U378/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U378/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1681 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U379/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U379/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1682 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U379/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U379/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1683 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U379/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U379/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1684 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U379/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U379/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1685 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U379/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U379/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1686 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U379/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U379/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1687 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U379/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U379/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1688 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U380/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U380/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1689 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U380/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U380/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1690 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U380/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U380/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1691 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U380/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U380/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1692 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U380/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U380/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1693 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U380/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U380/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1694 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U380/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U380/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1695 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U382/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U382/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1696 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U382/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U382/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1697 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U382/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U382/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1698 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U382/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U382/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1699 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U382/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U382/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1700 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U382/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U382/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1701 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U382/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U382/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1702 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U383/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U383/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1703 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U383/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U383/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1704 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U383/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U383/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1705 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U383/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U383/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1706 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U383/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U383/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1707 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U383/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U383/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1708 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U383/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U383/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1709 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U384/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U384/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1710 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U384/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U384/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1711 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U384/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U384/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1712 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U384/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U384/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1713 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U384/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U384/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1714 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U384/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U384/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1715 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U384/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U384/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1716 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U385/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U385/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1717 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U385/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U385/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1718 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U385/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U385/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1719 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U385/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U385/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1720 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U385/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U385/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1721 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U385/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U385/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1722 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U385/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U385/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1723 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U386/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U386/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1724 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U386/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U386/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1725 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U386/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U386/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1726 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U386/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U386/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1727 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U386/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U386/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1728 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U386/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U386/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1729 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U386/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U386/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1730 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U387/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U387/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1731 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U387/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U387/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1732 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U387/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U387/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1733 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U387/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U387/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1734 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U387/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U387/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1735 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U387/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U387/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1736 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U387/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U387/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1737 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U389/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U389/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1738 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U389/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U389/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1739 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U389/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U389/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1740 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U389/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U389/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1741 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U389/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U389/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1742 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U389/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U389/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1743 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U389/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U389/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1744 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U390/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U390/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1745 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U390/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U390/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1746 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U390/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U390/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1747 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U390/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U390/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1748 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U390/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U390/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1749 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U390/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U390/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1750 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U390/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U390/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1751 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U391/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U391/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1752 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U391/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U391/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1753 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U391/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U391/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1754 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U391/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U391/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1755 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U391/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U391/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1756 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U391/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U391/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1757 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U391/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U391/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1758 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U392/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U392/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1759 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U392/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U392/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1760 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U392/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U392/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1761 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U392/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U392/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1762 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U392/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U392/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1763 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U392/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U392/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1764 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U392/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U392/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1765 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U393/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U393/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1766 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U393/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U393/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1767 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U393/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U393/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1768 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U393/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U393/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1769 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U393/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U393/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1770 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U393/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U393/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1771 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U393/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U393/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1772 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U394/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U394/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1773 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U394/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U394/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1774 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U394/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U394/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1775 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U394/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U394/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1776 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U394/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U394/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1777 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U394/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U394/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1778 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U394/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U394/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1779 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U397/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U397/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1780 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U397/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U397/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1781 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U397/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U397/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1782 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U397/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U397/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1783 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U397/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U397/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1784 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U397/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U397/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1785 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U397/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U397/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1786 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U398/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U398/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1787 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U398/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U398/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1788 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U398/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U398/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1789 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U398/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U398/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1790 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U398/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U398/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1791 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U398/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U398/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1792 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U398/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U398/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1793 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U399/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U399/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1794 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U399/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U399/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1795 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U399/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U399/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1796 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U399/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U399/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1797 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U399/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U399/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1798 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U399/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U399/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1799 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U399/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U399/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1800 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U40/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U40/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1801 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U40/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U40/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1802 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U40/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U40/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1803 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U40/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U40/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1804 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U40/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U40/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1805 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U40/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U40/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1806 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U40/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U40/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1807 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U400/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U400/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1808 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U400/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U400/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1809 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U400/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U400/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1810 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U400/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U400/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1811 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U400/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U400/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1812 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U400/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U400/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1813 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U400/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U400/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1814 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U401/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U401/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1815 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U401/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U401/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1816 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U401/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U401/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1817 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U401/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U401/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1818 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U401/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U401/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1819 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U401/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U401/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1820 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U401/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U401/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1821 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U402/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U402/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1822 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U402/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U402/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1823 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U402/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U402/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1824 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U402/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U402/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1825 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U402/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U402/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1826 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U402/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U402/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1827 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U402/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U402/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1828 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U403/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U403/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1829 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U403/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U403/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1830 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U403/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U403/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1831 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U403/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U403/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1832 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U403/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U403/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1833 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U403/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U403/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1834 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U403/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U403/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1835 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U405/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U405/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1836 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U405/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U405/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1837 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U405/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U405/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1838 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U405/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U405/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1839 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U405/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U405/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1840 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U405/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U405/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1841 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U405/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U405/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1842 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U406/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U406/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1843 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U406/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U406/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1844 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U406/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U406/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1845 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U406/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U406/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1846 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U406/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U406/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1847 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U406/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U406/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1848 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U406/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U406/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1849 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U407/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U407/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1850 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U407/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U407/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1851 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U407/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U407/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1852 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U407/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U407/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1853 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U407/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U407/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1854 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U407/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U407/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1855 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U407/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U407/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1856 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U408/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U408/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1857 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U408/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U408/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1858 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U408/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U408/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1859 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U408/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U408/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1860 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U408/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U408/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1861 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U408/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U408/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1862 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U408/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U408/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1863 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U409/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U409/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1864 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U409/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U409/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1865 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U409/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U409/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1866 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U409/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U409/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1867 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U409/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U409/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1868 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U409/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U409/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1869 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U409/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U409/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1870 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U41/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U41/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1871 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U41/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U41/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1872 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U41/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U41/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1873 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U41/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U41/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1874 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U41/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U41/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1875 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U41/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U41/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1876 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U41/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U41/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1877 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U411/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U411/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1878 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U411/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U411/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1879 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U411/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U411/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1880 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U411/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U411/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1881 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U411/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U411/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1882 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U411/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U411/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1883 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U411/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U411/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1884 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U412/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U412/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1885 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U412/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U412/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1886 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U412/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U412/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1887 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U412/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U412/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1888 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U412/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U412/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1889 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U412/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U412/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1890 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U412/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U412/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1891 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U413/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U413/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1892 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U413/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U413/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1893 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U413/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U413/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1894 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U413/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U413/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1895 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U413/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U413/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1896 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U413/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U413/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1897 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U413/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U413/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1898 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U414/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U414/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1899 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U414/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U414/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1900 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U414/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U414/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1901 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U414/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U414/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1902 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U414/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U414/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1903 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U414/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U414/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1904 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U414/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U414/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1905 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U415/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U415/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1906 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U415/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U415/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1907 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U415/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U415/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1908 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U415/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U415/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1909 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U415/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U415/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1910 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U415/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U415/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1911 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U415/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U415/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1912 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U418/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U418/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1913 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U418/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U418/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1914 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U418/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U418/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1915 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U418/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U418/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1916 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U418/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U418/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1917 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U418/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U418/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1918 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U418/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U418/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1919 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U419/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U419/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1920 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U419/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U419/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1921 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U419/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U419/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1922 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U419/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U419/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1923 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U419/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U419/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1924 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U419/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U419/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1925 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U419/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U419/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1926 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U420/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U420/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1927 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U420/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U420/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1928 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U420/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U420/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1929 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U420/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U420/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1930 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U420/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U420/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1931 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U420/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U420/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1932 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U420/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U420/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1933 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U421/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U421/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1934 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U421/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U421/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1935 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U421/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U421/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1936 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U421/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U421/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1937 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U421/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U421/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1938 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U421/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U421/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1939 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U421/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U421/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1940 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U422/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U422/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1941 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U422/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U422/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1942 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U422/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U422/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1943 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U422/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U422/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1944 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U422/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U422/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1945 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U422/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U422/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1946 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U422/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U422/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1947 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U424/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U424/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1948 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U424/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U424/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1949 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U424/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U424/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1950 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U424/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U424/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1951 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U424/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U424/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1952 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U424/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U424/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1953 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U424/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U424/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1954 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U425/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U425/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1955 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U425/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U425/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1956 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U425/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U425/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1957 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U425/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U425/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1958 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U425/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U425/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1959 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U425/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U425/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1960 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U425/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U425/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1961 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U426/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U426/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1962 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U426/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U426/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1963 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U426/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U426/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1964 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U426/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U426/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1965 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U426/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U426/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1966 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U426/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U426/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1967 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U426/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U426/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1968 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U427/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U427/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1969 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U427/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U427/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1970 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U427/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U427/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1971 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U427/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U427/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1972 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U427/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U427/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1973 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U427/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U427/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1974 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U427/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U427/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1975 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U428/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U428/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1976 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U428/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U428/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1977 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U428/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U428/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1978 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U428/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U428/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1979 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U428/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U428/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1980 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U428/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U428/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1981 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U428/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U428/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1982 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U429/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U429/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1983 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U429/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U429/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1984 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U429/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U429/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1985 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U429/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U429/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1986 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U429/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U429/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1987 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U429/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U429/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1988 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U429/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U429/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1989 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U431/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U431/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1990 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U431/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U431/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1991 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U431/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U431/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1992 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U431/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U431/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1993 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U431/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U431/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1994 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U431/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U431/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1995 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U431/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U431/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1996 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U432/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U432/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1997 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U432/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U432/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1998 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U432/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U432/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#1999 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U432/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U432/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2000 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U432/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U432/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2001 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U432/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U432/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2002 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U432/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U432/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2003 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U433/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U433/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2004 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U433/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U433/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2005 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U433/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U433/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2006 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U433/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U433/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2007 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U433/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U433/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2008 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U433/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U433/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2009 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U433/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U433/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2010 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U434/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U434/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2011 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U434/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U434/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2012 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U434/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U434/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2013 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U434/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U434/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2014 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U434/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U434/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2015 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U434/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U434/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2016 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U434/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U434/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2017 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U435/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U435/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2018 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U435/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U435/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2019 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U435/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U435/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2020 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U435/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U435/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2021 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U435/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U435/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2022 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U435/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U435/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2023 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U435/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U435/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2024 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U438/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U438/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2025 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U438/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U438/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2026 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U438/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U438/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2027 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U438/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U438/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2028 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U438/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U438/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2029 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U438/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U438/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2030 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U438/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U438/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2031 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U439/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U439/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2032 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U439/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U439/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2033 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U439/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U439/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2034 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U439/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U439/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2035 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U439/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U439/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2036 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U439/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U439/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2037 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U439/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U439/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2038 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U440/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U440/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2039 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U440/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U440/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2040 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U440/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U440/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2041 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U440/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U440/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2042 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U440/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U440/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2043 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U440/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U440/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2044 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U440/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U440/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2045 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U441/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U441/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2046 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U441/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U441/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2047 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U441/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U441/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2048 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U441/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U441/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2049 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U441/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U441/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2050 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U441/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U441/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2051 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U441/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U441/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2052 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U442/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U442/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2053 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U442/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U442/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2054 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U442/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U442/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2055 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U442/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U442/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2056 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U442/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U442/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2057 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U442/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U442/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2058 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U442/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U442/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2059 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U444/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U444/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2060 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U444/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U444/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2061 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U444/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U444/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2062 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U444/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U444/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2063 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U444/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U444/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2064 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U444/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U444/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2065 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U444/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U444/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2066 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U445/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U445/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2067 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U445/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U445/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2068 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U445/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U445/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2069 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U445/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U445/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2070 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U445/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U445/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2071 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U445/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U445/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2072 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U445/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U445/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2073 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U447/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U447/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2074 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U447/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U447/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2075 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U447/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U447/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2076 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U447/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U447/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2077 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U447/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U447/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2078 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U447/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U447/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2079 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U447/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U447/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2080 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U448/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U448/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2081 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U448/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U448/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2082 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U448/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U448/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2083 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U448/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U448/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2084 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U448/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U448/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2085 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U448/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U448/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2086 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U448/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U448/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2087 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U449/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U449/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2088 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U449/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U449/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2089 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U449/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U449/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2090 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U449/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U449/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2091 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U449/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U449/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2092 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U449/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U449/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2093 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U449/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U449/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2094 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U45/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U45/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2095 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U45/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U45/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2096 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U45/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U45/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2097 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U45/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U45/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2098 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U45/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U45/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2099 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U45/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U45/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2100 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U45/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U45/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2101 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U450/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U450/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2102 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U450/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U450/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2103 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U450/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U450/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2104 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U450/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U450/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2105 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U450/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U450/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2106 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U450/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U450/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2107 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U450/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U450/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2108 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U451/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U451/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2109 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U451/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U451/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2110 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U451/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U451/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2111 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U451/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U451/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2112 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U451/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U451/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2113 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U451/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U451/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2114 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U451/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U451/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2115 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U452/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U452/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2116 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U452/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U452/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2117 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U452/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U452/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2118 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U452/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U452/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2119 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U452/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U452/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2120 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U452/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U452/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2121 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U452/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U452/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2122 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U453/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U453/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2123 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U453/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U453/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2124 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U453/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U453/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2125 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U453/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U453/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2126 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U453/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U453/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2127 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U453/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U453/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2128 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U453/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U453/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2129 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U454/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U454/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2130 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U454/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U454/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2131 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U454/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U454/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2132 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U454/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U454/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2133 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U454/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U454/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2134 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U454/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U454/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2135 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U454/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U454/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2136 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U457/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U457/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2137 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U457/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U457/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2138 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U457/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U457/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2139 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U457/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U457/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2140 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U457/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U457/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2141 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U457/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U457/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2142 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U457/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U457/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2143 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U458/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U458/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2144 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U458/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U458/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2145 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U458/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U458/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2146 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U458/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U458/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2147 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U458/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U458/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2148 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U458/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U458/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2149 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U458/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U458/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2150 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U459/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U459/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2151 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U459/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U459/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2152 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U459/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U459/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2153 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U459/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U459/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2154 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U459/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U459/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2155 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U459/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U459/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2156 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U459/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U459/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2157 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U46/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U46/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2158 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U46/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U46/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2159 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U46/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U46/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2160 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U46/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U46/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2161 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U46/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U46/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2162 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U46/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U46/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2163 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U46/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U46/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2164 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U460/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U460/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2165 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U460/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U460/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2166 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U460/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U460/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2167 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U460/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U460/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2168 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U460/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U460/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2169 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U460/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U460/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2170 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U460/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U460/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2171 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U461/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U461/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2172 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U461/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U461/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2173 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U461/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U461/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2174 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U461/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U461/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2175 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U461/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U461/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2176 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U461/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U461/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2177 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U461/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U461/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2178 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U462/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U462/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2179 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U462/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U462/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2180 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U462/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U462/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2181 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U462/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U462/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2182 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U462/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U462/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2183 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U462/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U462/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2184 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U462/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U462/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2185 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U464/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U464/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2186 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U464/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U464/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2187 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U464/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U464/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2188 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U464/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U464/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2189 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U464/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U464/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2190 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U464/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U464/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2191 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U464/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U464/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2192 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U465/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U465/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2193 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U465/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U465/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2194 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U465/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U465/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2195 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U465/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U465/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2196 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U465/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U465/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2197 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U465/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U465/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2198 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U465/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U465/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2199 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U466/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U466/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2200 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U466/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U466/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2201 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U466/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U466/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2202 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U466/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U466/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2203 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U466/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U466/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2204 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U466/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U466/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2205 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U466/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U466/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2206 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U467/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U467/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2207 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U467/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U467/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2208 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U467/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U467/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2209 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U467/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U467/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2210 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U467/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U467/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2211 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U467/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U467/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2212 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U467/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U467/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2213 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U469/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U469/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2214 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U469/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U469/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2215 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U469/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U469/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2216 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U469/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U469/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2217 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U469/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U469/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2218 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U469/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U469/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2219 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U469/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U469/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2220 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U47/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U47/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2221 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U47/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U47/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2222 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U47/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U47/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2223 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U47/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U47/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2224 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U47/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U47/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2225 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U47/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U47/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2226 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U47/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U47/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2227 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U470/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U470/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2228 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U470/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U470/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2229 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U470/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U470/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2230 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U470/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U470/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2231 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U470/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U470/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2232 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U470/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U470/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2233 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U470/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U470/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2234 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U471/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U471/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2235 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U471/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U471/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2236 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U471/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U471/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2237 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U471/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U471/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2238 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U471/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U471/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2239 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U471/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U471/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2240 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U471/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U471/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2241 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U472/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U472/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2242 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U472/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U472/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2243 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U472/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U472/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2244 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U472/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U472/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2245 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U472/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U472/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2246 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U472/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U472/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2247 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U472/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U472/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2248 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U473/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U473/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2249 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U473/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U473/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2250 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U473/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U473/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2251 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U473/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U473/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2252 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U473/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U473/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2253 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U473/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U473/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2254 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U473/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U473/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2255 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U474/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U474/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2256 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U474/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U474/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2257 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U474/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U474/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2258 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U474/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U474/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2259 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U474/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U474/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2260 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U474/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U474/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2261 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U474/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U474/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2262 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U475/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U475/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2263 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U475/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U475/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2264 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U475/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U475/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2265 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U475/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U475/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2266 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U475/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U475/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2267 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U475/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U475/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2268 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U475/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U475/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2269 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U476/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U476/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2270 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U476/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U476/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2271 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U476/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U476/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2272 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U476/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U476/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2273 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U476/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U476/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2274 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U476/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U476/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2275 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U476/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U476/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2276 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U479/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U479/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2277 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U479/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U479/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2278 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U479/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U479/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2279 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U479/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U479/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2280 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U479/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U479/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2281 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U479/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U479/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2282 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U479/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U479/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2283 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U48/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U48/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2284 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U48/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U48/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2285 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U48/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U48/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2286 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U48/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U48/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2287 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U48/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U48/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2288 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U48/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U48/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2289 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U48/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U48/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2290 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U480/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U480/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2291 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U480/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U480/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2292 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U480/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U480/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2293 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U480/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U480/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2294 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U480/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U480/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2295 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U480/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U480/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2296 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U480/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U480/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2297 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U481/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U481/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2298 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U481/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U481/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2299 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U481/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U481/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2300 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U481/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U481/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2301 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U481/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U481/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2302 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U481/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U481/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2303 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U481/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U481/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2304 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U482/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U482/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2305 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U482/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U482/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2306 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U482/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U482/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2307 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U482/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U482/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2308 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U482/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U482/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2309 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U482/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U482/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2310 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U482/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U482/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2311 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U483/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U483/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2312 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U483/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U483/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2313 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U483/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U483/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2314 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U483/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U483/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2315 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U483/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U483/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2316 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U483/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U483/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2317 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U483/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U483/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2318 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U484/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U484/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2319 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U484/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U484/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2320 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U484/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U484/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2321 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U484/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U484/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2322 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U484/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U484/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2323 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U484/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U484/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2324 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U484/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U484/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2325 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U486/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U486/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2326 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U486/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U486/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2327 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U486/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U486/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2328 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U486/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U486/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2329 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U486/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U486/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2330 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U486/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U486/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2331 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U486/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U486/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2332 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U487/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U487/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2333 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U487/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U487/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2334 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U487/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U487/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2335 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U487/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U487/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2336 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U487/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U487/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2337 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U487/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U487/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2338 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U487/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U487/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2339 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U488/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U488/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2340 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U488/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U488/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2341 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U488/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U488/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2342 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U488/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U488/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2343 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U488/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U488/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2344 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U488/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U488/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2345 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U488/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U488/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2346 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U489/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U489/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2347 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U489/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U489/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2348 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U489/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U489/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2349 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U489/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U489/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2350 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U489/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U489/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2351 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U489/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U489/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2352 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U489/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U489/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2353 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U49/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U49/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2354 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U49/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U49/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2355 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U49/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U49/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2356 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U49/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U49/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2357 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U49/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U49/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2358 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U49/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U49/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2359 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U49/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U49/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2360 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U491/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U491/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2361 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U491/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U491/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2362 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U491/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U491/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2363 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U491/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U491/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2364 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U491/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U491/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2365 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U491/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U491/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2366 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U491/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U491/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2367 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U492/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U492/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2368 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U492/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U492/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2369 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U492/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U492/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2370 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U492/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U492/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2371 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U492/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U492/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2372 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U492/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U492/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2373 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U492/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U492/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2374 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U493/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U493/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2375 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U493/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U493/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2376 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U493/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U493/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2377 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U493/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U493/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2378 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U493/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U493/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2379 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U493/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U493/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2380 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U493/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U493/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2381 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U494/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U494/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2382 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U494/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U494/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2383 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U494/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U494/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2384 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U494/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U494/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2385 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U494/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U494/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2386 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U494/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U494/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2387 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U494/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U494/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2388 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U495/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U495/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2389 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U495/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U495/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2390 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U495/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U495/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2391 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U495/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U495/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2392 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U495/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U495/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2393 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U495/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U495/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2394 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U495/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U495/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2395 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U496/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U496/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2396 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U496/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U496/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2397 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U496/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U496/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2398 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U496/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U496/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2399 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U496/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U496/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2400 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U496/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U496/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2401 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U496/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U496/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2402 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U497/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U497/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2403 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U497/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U497/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2404 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U497/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U497/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2405 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U497/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U497/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2406 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U497/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U497/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2407 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U497/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U497/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2408 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U497/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U497/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2409 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U498/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U498/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2410 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U498/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U498/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2411 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U498/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U498/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2412 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U498/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U498/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2413 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U498/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U498/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2414 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U498/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U498/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2415 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U498/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U498/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2416 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2417 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2418 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2419 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2420 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2421 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2422 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2423 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U50/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U50/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2424 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U50/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U50/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2425 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U50/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U50/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2426 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U50/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U50/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2427 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U50/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U50/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2428 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U50/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U50/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2429 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U50/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U50/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2430 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U501/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U501/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2431 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U501/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U501/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2432 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U501/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U501/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2433 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U501/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U501/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2434 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U501/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U501/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2435 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U501/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U501/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2436 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U501/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U501/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2437 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U502/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U502/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2438 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U502/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U502/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2439 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U502/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U502/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2440 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U502/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U502/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2441 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U502/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U502/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2442 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U502/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U502/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2443 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U502/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U502/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2444 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U503/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U503/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2445 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U503/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U503/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2446 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U503/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U503/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2447 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U503/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U503/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2448 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U503/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U503/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2449 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U503/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U503/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2450 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U503/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U503/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2451 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U505/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U505/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2452 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U505/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U505/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2453 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U505/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U505/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2454 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U505/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U505/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2455 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U505/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U505/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2456 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U505/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U505/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2457 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U505/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U505/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2458 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U507/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U507/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2459 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U507/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U507/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2460 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U507/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U507/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2461 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U507/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U507/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2462 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U507/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U507/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2463 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U507/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U507/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2464 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U507/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U507/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2465 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U508/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U508/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2466 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U508/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U508/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2467 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U508/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U508/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2468 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U508/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U508/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2469 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U508/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U508/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2470 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U508/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U508/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2471 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U508/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U508/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2472 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U51/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U51/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2473 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U51/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U51/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2474 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U51/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U51/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2475 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U51/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U51/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2476 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U51/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U51/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2477 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U51/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U51/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2478 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U51/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U51/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2479 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U511/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U511/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2480 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U511/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U511/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2481 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U511/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U511/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2482 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U511/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U511/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2483 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U511/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U511/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2484 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U511/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U511/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2485 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U511/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U511/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2486 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U512/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U512/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2487 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U512/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U512/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2488 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U512/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U512/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2489 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U512/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U512/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2490 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U512/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U512/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2491 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U512/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U512/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2492 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U512/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U512/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2493 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U513/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U513/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2494 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U513/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U513/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2495 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U513/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U513/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2496 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U513/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U513/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2497 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U513/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U513/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2498 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U513/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U513/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2499 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U513/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U513/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2500 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U515/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U515/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2501 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U515/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U515/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2502 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U515/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U515/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2503 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U515/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U515/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2504 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U515/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U515/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2505 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U515/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U515/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2506 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U515/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U515/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2507 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U517/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U517/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2508 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U517/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U517/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2509 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U517/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U517/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2510 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U517/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U517/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2511 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U517/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U517/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2512 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U517/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U517/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2513 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U517/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U517/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2514 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U518/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U518/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2515 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U518/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U518/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2516 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U518/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U518/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2517 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U518/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U518/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2518 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U518/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U518/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2519 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U518/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U518/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2520 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U518/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U518/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2521 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U52/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U52/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2522 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U52/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U52/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2523 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U52/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U52/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2524 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U52/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U52/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2525 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U52/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U52/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2526 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U52/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U52/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2527 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U52/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U52/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2528 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U521/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U521/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2529 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U521/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U521/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2530 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U521/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U521/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2531 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U521/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U521/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2532 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U521/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U521/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2533 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U521/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U521/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2534 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U521/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U521/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2535 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U522/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U522/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2536 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U522/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U522/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2537 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U522/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U522/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2538 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U522/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U522/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2539 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U522/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U522/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2540 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U522/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U522/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2541 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U522/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U522/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2542 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U523/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U523/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2543 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U523/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U523/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2544 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U523/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U523/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2545 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U523/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U523/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2546 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U523/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U523/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2547 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U523/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U523/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2548 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U523/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U523/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2549 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U525/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U525/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2550 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U525/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U525/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2551 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U525/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U525/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2552 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U525/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U525/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2553 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U525/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U525/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2554 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U525/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U525/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2555 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U525/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U525/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2556 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U527/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U527/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2557 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U527/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U527/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2558 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U527/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U527/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2559 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U527/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U527/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2560 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U527/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U527/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2561 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U527/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U527/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2562 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U527/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U527/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2563 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U528/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U528/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2564 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U528/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U528/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2565 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U528/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U528/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2566 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U528/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U528/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2567 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U528/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U528/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2568 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U528/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U528/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2569 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U528/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U528/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2570 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U531/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U531/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2571 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U531/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U531/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2572 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U531/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U531/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2573 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U531/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U531/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2574 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U531/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U531/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2575 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U531/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U531/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2576 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U531/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U531/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2577 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U532/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U532/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2578 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U532/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U532/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2579 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U532/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U532/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2580 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U532/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U532/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2581 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U532/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U532/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2582 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U532/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U532/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2583 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U532/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U532/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2584 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U533/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U533/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2585 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U533/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U533/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2586 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U533/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U533/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2587 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U533/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U533/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2588 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U533/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U533/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2589 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U533/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U533/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2590 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U533/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U533/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2591 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U535/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U535/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2592 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U535/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U535/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2593 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U535/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U535/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2594 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U535/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U535/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2595 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U535/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U535/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2596 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U535/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U535/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2597 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U535/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U535/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2598 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U537/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U537/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2599 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U537/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U537/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2600 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U537/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U537/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2601 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U537/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U537/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2602 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U537/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U537/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2603 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U537/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U537/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2604 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U537/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U537/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2605 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U538/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U538/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2606 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U538/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U538/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2607 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U538/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U538/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2608 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U538/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U538/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2609 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U538/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U538/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2610 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U538/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U538/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2611 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U538/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U538/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2612 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U54/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U54/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2613 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U54/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U54/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2614 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U54/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U54/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2615 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U54/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U54/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2616 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U54/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U54/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2617 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U54/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U54/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2618 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U54/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U54/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2619 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U541/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U541/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2620 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U541/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U541/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2621 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U541/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U541/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2622 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U541/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U541/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2623 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U541/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U541/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2624 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U541/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U541/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2625 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U541/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U541/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2626 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U542/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U542/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2627 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U542/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U542/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2628 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U542/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U542/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2629 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U542/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U542/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2630 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U542/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U542/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2631 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U542/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U542/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2632 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U542/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U542/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2633 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U543/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U543/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2634 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U543/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U543/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2635 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U543/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U543/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2636 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U543/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U543/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2637 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U543/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U543/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2638 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U543/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U543/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2639 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U543/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U543/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2640 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U545/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U545/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2641 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U545/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U545/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2642 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U545/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U545/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2643 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U545/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U545/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2644 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U545/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U545/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2645 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U545/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U545/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2646 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U545/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U545/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2647 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U547/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U547/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2648 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U547/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U547/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2649 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U547/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U547/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2650 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U547/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U547/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2651 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U547/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U547/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2652 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U547/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U547/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2653 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U547/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U547/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2654 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U548/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U548/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2655 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U548/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U548/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2656 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U548/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U548/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2657 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U548/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U548/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2658 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U548/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U548/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2659 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U548/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U548/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2660 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U548/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U548/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2661 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U55/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U55/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2662 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U55/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U55/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2663 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U55/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U55/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2664 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U55/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U55/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2665 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U55/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U55/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2666 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U55/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U55/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2667 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U55/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U55/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2668 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U551/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U551/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2669 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U551/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U551/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2670 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U551/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U551/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2671 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U551/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U551/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2672 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U551/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U551/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2673 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U551/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U551/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2674 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U551/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U551/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2675 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U552/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U552/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2676 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U552/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U552/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2677 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U552/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U552/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2678 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U552/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U552/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2679 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U552/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U552/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2680 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U552/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U552/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2681 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U552/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U552/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2682 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U553/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U553/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2683 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U553/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U553/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2684 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U553/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U553/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2685 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U553/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U553/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2686 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U553/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U553/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2687 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U553/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U553/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2688 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U553/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U553/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2689 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U57/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U57/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2690 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U57/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U57/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2691 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U57/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U57/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2692 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U57/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U57/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2693 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U57/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U57/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2694 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U57/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U57/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2695 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U57/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U57/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2696 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U58/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U58/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2697 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U58/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U58/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2698 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U58/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U58/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2699 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U58/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U58/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2700 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U58/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U58/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2701 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U58/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U58/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2702 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U58/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U58/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2703 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U59/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U59/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2704 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U59/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U59/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2705 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U59/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U59/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2706 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U59/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U59/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2707 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U59/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U59/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2708 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U59/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U59/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2709 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U59/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U59/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2710 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U6/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U6/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2711 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U6/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U6/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2712 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U6/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U6/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2713 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U6/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U6/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2714 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U6/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U6/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2715 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U6/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U6/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2716 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U6/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U6/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2717 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U60/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U60/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2718 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U60/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U60/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2719 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U60/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U60/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2720 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U60/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U60/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2721 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U60/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U60/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2722 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U60/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U60/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2723 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U60/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U60/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2724 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U61/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U61/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2725 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U61/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U61/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2726 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U61/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U61/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2727 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U61/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U61/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2728 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U61/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U61/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2729 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U61/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U61/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2730 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U61/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U61/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2731 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U62/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U62/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2732 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U62/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U62/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2733 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U62/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U62/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2734 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U62/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U62/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2735 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U62/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U62/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2736 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U62/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U62/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2737 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U62/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U62/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2738 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U64/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U64/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2739 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U64/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U64/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2740 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U64/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U64/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2741 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U64/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U64/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2742 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U64/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U64/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2743 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U64/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U64/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2744 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U64/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U64/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2745 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U65/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U65/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2746 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U65/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U65/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2747 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U65/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U65/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2748 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U65/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U65/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2749 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U65/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U65/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2750 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U65/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U65/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2751 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U65/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U65/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2752 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U67/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U67/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2753 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U67/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U67/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2754 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U67/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U67/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2755 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U67/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U67/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2756 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U67/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U67/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2757 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U67/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U67/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2758 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U67/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U67/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2759 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U68/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U68/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2760 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U68/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U68/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2761 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U68/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U68/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2762 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U68/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U68/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2763 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U68/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U68/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2764 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U68/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U68/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2765 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U68/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U68/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2766 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U69/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U69/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2767 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U69/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U69/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2768 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U69/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U69/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2769 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U69/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U69/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2770 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U69/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U69/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2771 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U69/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U69/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2772 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U69/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U69/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2773 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U7/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U7/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2774 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U7/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U7/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2775 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U7/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U7/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2776 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U7/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U7/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2777 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U7/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U7/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2778 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U7/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U7/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2779 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U7/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U7/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2780 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U70/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U70/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2781 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U70/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U70/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2782 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U70/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U70/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2783 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U70/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U70/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2784 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U70/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U70/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2785 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U70/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U70/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2786 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U70/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U70/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2787 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U71/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U71/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2788 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U71/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U71/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2789 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U71/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U71/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2790 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U71/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U71/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2791 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U71/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U71/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2792 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U71/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U71/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2793 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U71/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U71/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2794 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U74/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U74/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2795 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U74/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U74/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2796 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U74/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U74/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2797 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U74/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U74/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2798 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U74/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U74/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2799 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U74/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U74/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2800 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U74/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U74/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2801 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U75/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U75/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2802 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U75/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U75/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2803 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U75/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U75/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2804 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U75/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U75/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2805 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U75/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U75/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2806 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U75/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U75/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2807 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U75/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U75/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2808 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U76/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U76/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2809 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U76/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U76/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2810 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U76/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U76/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2811 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U76/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U76/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2812 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U76/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U76/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2813 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U76/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U76/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2814 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U76/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U76/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2815 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U77/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U77/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2816 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U77/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U77/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2817 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U77/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U77/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2818 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U77/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U77/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2819 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U77/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U77/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2820 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U77/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U77/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2821 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U77/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U77/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2822 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U78/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U78/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2823 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U78/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U78/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2824 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U78/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U78/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2825 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U78/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U78/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2826 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U78/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U78/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2827 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U78/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U78/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2828 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U78/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U78/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2829 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U79/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U79/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2830 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U79/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U79/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2831 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U79/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U79/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2832 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U79/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U79/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2833 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U79/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U79/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2834 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U79/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U79/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2835 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U79/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U79/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2836 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U8/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U8/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2837 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U8/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U8/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2838 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U8/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U8/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2839 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U8/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U8/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2840 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U8/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U8/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2841 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U8/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U8/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2842 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U8/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U8/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2843 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U82/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U82/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2844 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U82/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U82/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2845 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U82/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U82/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2846 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U82/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U82/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2847 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U82/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U82/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2848 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U82/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U82/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2849 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U82/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U82/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2850 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U83/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U83/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2851 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U83/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U83/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2852 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U83/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U83/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2853 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U83/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U83/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2854 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U83/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U83/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2855 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U83/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U83/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2856 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U83/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U83/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2857 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U84/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U84/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2858 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U84/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U84/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2859 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U84/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U84/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2860 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U84/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U84/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2861 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U84/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U84/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2862 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U84/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U84/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2863 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U84/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U84/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2864 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2865 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2866 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2867 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2868 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2869 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2870 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2871 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U86/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U86/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2872 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U86/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U86/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2873 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U86/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U86/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2874 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U86/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U86/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2875 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U86/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U86/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2876 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U86/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U86/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2877 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U86/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U86/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2878 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U89/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U89/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2879 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U89/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U89/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2880 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U89/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U89/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2881 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U89/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U89/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2882 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U89/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U89/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2883 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U89/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U89/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2884 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U89/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U89/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2885 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U9/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U9/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2886 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U9/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U9/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2887 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U9/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U9/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2888 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U9/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U9/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2889 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U9/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U9/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2890 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U9/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U9/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2891 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U9/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U9/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2892 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U90/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U90/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2893 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U90/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U90/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2894 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U90/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U90/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2895 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U90/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U90/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2896 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U90/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U90/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2897 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U90/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U90/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2898 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U90/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U90/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2899 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U91/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U91/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2900 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U91/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U91/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2901 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U91/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U91/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2902 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U91/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U91/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2903 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U91/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U91/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2904 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U91/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U91/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2905 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U91/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U91/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2906 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U92/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U92/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2907 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U92/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U92/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2908 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U92/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U92/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2909 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U92/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U92/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2910 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U92/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U92/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2911 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U92/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U92/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2912 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U92/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U92/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2913 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U93/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U93/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2914 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U93/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U93/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2915 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U93/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U93/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2916 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U93/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U93/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2917 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U93/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U93/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2918 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U93/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U93/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2919 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U93/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U93/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2920 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U94/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U94/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2921 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U94/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U94/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2922 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U94/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U94/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2923 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U94/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U94/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2924 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U94/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U94/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2925 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U94/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U94/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2926 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U94/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U94/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2927 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U97/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U97/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2928 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U97/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U97/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2929 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U97/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U97/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2930 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U97/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U97/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2931 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U97/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U97/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2932 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U97/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U97/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2933 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U97/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U97/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2934 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U98/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U98/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2935 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U98/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U98/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2936 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U98/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U98/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2937 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U98/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U98/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2938 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U98/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U98/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2939 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U98/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U98/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2940 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U98/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U98/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2941 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U99/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U99/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2942 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U99/dout__0 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U99/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2943 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U99/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U99/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2944 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U99/dout__1 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U99/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2945 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U99/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U99/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2946 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U99/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U99/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2947 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U99/dout__2 input bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U99/dout__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U10/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U10/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U10/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U10/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U10/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U10/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U100/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U100/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U100/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U100/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U100/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U100/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U101/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U101/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U101/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U101/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U101/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U101/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U102/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U102/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#11 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U102/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U102/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#12 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U102/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U102/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#13 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U105/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U105/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#14 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U105/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U105/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#15 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U105/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U105/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#16 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U106/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U106/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#17 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U106/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U106/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#18 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U106/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U106/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#19 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U107/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U107/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#20 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U107/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U107/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#21 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U107/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U107/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#22 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U108/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U108/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#23 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U108/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U108/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#24 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U108/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U108/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#25 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U109/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U109/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#26 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U109/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U109/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#27 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U109/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U109/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#28 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U11/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U11/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#29 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U11/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U11/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#30 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U11/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U11/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#31 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U112/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U112/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#32 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U112/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U112/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#33 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U112/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U112/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#34 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U113/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U113/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#35 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U113/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U113/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#36 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U113/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U113/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#37 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U114/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U114/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#38 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U114/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U114/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#39 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U114/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U114/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#40 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U115/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U115/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#41 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U115/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U115/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#42 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U115/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U115/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#43 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U116/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U116/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#44 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U116/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U116/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#45 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U116/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U116/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#46 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U117/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U117/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#47 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U117/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U117/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#48 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U117/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U117/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#49 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U12/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U12/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#50 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U12/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U12/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#51 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U12/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U12/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#52 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U120/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U120/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#53 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U120/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U120/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#54 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U120/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U120/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#55 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U121/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U121/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#56 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U121/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U121/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#57 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U121/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U121/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#58 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U122/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U122/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#59 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U122/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U122/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#60 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U122/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U122/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#61 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U123/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U123/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#62 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U123/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U123/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#63 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U123/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U123/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#64 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U124/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U124/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#65 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U124/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U124/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#66 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U124/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U124/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#67 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U127/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U127/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#68 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U127/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U127/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#69 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U127/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U127/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#70 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U128/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U128/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#71 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U128/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U128/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#72 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U128/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U128/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#73 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U129/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U129/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#74 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U129/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U129/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#75 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U129/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U129/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#76 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U13/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U13/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#77 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U13/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U13/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#78 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U13/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U13/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#79 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U130/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U130/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#80 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U130/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U130/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#81 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U130/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U130/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#82 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U131/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U131/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#83 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U131/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U131/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#84 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U131/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U131/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#85 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U132/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U132/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#86 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U132/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U132/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#87 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U132/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U132/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#88 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U135/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U135/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#89 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U135/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U135/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#90 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U135/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U135/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#91 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U136/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U136/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#92 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U136/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U136/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#93 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U136/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U136/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#94 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U137/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U137/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#95 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U137/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U137/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#96 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U137/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U137/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#97 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U138/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U138/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#98 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U138/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U138/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#99 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U138/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U138/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#100 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U139/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U139/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#101 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U139/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U139/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#102 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U139/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U139/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#103 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U14/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U14/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#104 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U14/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U14/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#105 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U14/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U14/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#106 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U140/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U140/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#107 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U140/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U140/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#108 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U140/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U140/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#109 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U143/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U143/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#110 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U143/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U143/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#111 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U143/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U143/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#112 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U144/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U144/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#113 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U144/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U144/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#114 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U144/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U144/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#115 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U145/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U145/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#116 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U145/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U145/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#117 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U145/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U145/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#118 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U146/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U146/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#119 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U146/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U146/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#120 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U146/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U146/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#121 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U147/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U147/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#122 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U147/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U147/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#123 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U147/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U147/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#124 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U15/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U15/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#125 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U15/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U15/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#126 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U15/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U15/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#127 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U150/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U150/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#128 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U150/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U150/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#129 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U150/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U150/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#130 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U151/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U151/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#131 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U151/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U151/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#132 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U151/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U151/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#133 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U152/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U152/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#134 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U152/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U152/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#135 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U152/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U152/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#136 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U153/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U153/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#137 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U153/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U153/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#138 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U153/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U153/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#139 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U154/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U154/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#140 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U154/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U154/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#141 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U154/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U154/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#142 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U155/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U155/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#143 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U155/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U155/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#144 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U155/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U155/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#145 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U158/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U158/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#146 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U158/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U158/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#147 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U158/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U158/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#148 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U159/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U159/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#149 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U159/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U159/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#150 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U159/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U159/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#151 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U16/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U16/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#152 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U16/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U16/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#153 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U16/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U16/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#154 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U160/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U160/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#155 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U160/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U160/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#156 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U160/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U160/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#157 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U161/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U161/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#158 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U161/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U161/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#159 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U161/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U161/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#160 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U162/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U162/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#161 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U162/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U162/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#162 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U162/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U162/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#163 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U165/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U165/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#164 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U165/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U165/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#165 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U165/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U165/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#166 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U166/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U166/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#167 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U166/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U166/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#168 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U166/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U166/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#169 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U167/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U167/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#170 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U167/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U167/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#171 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U167/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U167/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#172 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U168/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U168/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#173 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U168/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U168/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#174 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U168/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U168/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#175 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U169/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U169/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#176 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U169/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U169/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#177 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U169/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U169/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#178 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U17/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U17/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#179 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U17/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U17/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#180 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U17/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U17/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#181 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U170/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U170/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#182 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U170/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U170/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#183 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U170/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U170/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#184 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U173/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U173/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#185 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U173/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U173/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#186 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U173/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U173/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#187 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U174/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U174/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#188 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U174/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U174/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#189 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U174/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U174/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#190 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U175/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U175/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#191 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U175/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U175/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#192 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U175/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U175/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#193 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U176/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U176/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#194 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U176/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U176/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#195 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U176/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U176/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#196 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U177/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U177/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#197 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U177/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U177/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#198 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U177/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U177/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#199 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U178/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U178/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#200 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U178/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U178/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#201 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U178/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U178/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#202 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U18/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U18/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#203 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U18/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U18/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#204 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U18/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U18/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#205 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U181/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U181/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#206 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U181/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U181/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#207 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U181/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U181/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#208 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U182/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U182/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#209 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U182/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U182/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#210 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U182/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U182/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#211 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U183/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U183/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#212 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U183/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U183/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#213 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U183/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U183/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#214 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U184/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U184/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#215 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U184/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U184/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#216 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U184/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U184/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#217 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U185/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U185/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#218 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U185/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U185/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#219 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U185/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U185/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#220 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U188/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U188/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#221 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U188/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U188/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#222 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U188/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U188/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#223 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U189/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U189/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#224 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U189/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U189/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#225 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U189/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U189/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#226 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U19/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U19/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#227 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U19/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U19/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#228 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U19/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U19/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#229 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U190/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U190/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#230 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U190/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U190/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#231 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U190/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U190/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#232 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U191/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U191/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#233 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U191/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U191/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#234 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U191/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U191/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#235 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U192/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U192/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#236 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U192/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U192/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#237 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U192/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U192/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#238 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U193/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U193/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#239 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U193/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U193/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#240 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U193/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U193/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#241 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U196/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U196/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#242 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U196/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U196/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#243 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U196/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U196/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#244 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U197/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U197/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#245 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U197/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U197/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#246 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U197/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U197/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#247 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U198/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U198/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#248 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U198/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U198/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#249 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U198/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U198/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#250 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U199/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U199/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#251 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U199/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U199/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#252 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U199/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U199/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#253 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U20/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U20/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#254 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U20/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U20/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#255 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U20/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U20/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#256 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U200/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U200/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#257 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U200/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U200/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#258 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U200/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U200/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#259 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U203/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U203/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#260 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U203/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U203/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#261 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U203/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U203/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#262 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U204/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U204/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#263 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U204/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U204/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#264 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U204/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U204/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#265 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U205/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U205/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#266 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U205/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U205/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#267 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U205/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U205/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#268 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U206/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U206/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#269 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U206/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U206/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#270 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U206/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U206/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#271 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U207/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U207/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#272 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U207/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U207/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#273 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U207/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U207/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#274 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U208/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U208/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#275 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U208/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U208/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#276 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U208/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U208/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#277 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U21/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U21/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#278 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U21/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U21/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#279 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U21/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U21/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#280 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U211/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U211/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#281 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U211/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U211/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#282 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U211/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U211/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#283 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U212/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U212/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#284 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U212/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U212/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#285 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U212/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U212/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#286 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U213/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U213/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#287 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U213/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U213/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#288 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U213/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U213/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#289 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U214/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U214/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#290 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U214/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U214/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#291 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U214/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U214/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#292 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U215/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U215/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#293 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U215/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U215/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#294 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U215/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U215/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#295 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U216/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U216/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#296 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U216/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U216/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#297 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U216/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U216/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#298 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U219/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U219/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#299 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U219/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U219/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#300 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U219/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U219/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#301 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U22/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U22/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#302 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U22/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U22/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#303 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U22/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U22/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#304 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U220/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U220/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#305 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U220/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U220/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#306 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U220/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U220/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#307 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U221/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U221/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#308 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U221/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U221/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#309 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U221/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U221/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#310 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U222/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U222/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#311 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U222/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U222/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#312 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U222/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U222/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#313 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U223/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U223/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#314 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U223/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U223/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#315 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U223/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U223/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#316 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U226/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U226/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#317 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U226/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U226/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#318 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U226/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U226/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#319 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U227/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U227/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#320 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U227/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U227/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#321 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U227/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U227/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#322 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U228/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U228/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#323 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U228/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U228/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#324 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U228/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U228/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#325 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U229/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U229/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#326 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U229/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U229/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#327 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U229/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U229/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#328 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U23/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U23/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#329 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U23/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U23/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#330 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U23/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U23/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#331 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U230/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U230/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#332 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U230/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U230/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#333 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U230/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U230/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#334 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U231/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U231/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#335 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U231/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U231/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#336 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U231/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U231/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#337 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U234/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U234/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#338 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U234/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U234/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#339 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U234/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U234/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#340 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U235/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U235/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#341 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U235/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U235/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#342 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U235/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U235/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#343 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U236/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U236/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#344 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U236/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U236/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#345 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U236/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U236/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#346 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U237/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U237/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#347 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U237/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U237/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#348 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U237/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U237/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#349 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U238/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U238/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#350 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U238/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U238/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#351 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U238/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U238/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#352 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U24/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U24/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#353 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U24/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U24/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#354 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U24/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U24/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#355 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U241/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U241/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#356 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U241/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U241/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#357 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U241/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U241/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#358 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U242/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U242/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#359 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U242/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U242/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#360 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U242/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U242/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#361 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U243/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U243/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#362 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U243/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U243/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#363 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U243/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U243/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#364 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U244/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U244/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#365 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U244/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U244/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#366 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U244/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U244/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#367 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U245/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U245/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#368 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U245/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U245/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#369 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U245/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U245/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#370 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U246/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U246/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#371 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U246/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U246/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#372 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U246/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U246/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#373 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U249/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U249/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#374 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U249/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U249/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#375 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U249/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U249/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#376 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U25/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U25/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#377 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U25/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U25/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#378 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U25/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U25/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#379 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U250/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U250/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#380 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U250/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U250/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#381 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U250/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U250/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#382 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U251/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U251/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#383 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U251/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U251/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#384 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U251/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U251/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#385 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U252/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U252/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#386 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U252/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U252/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#387 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U252/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U252/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#388 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U253/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U253/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#389 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U253/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U253/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#390 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U253/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U253/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#391 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U254/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U254/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#392 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U254/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U254/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#393 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U254/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U254/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#394 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U257/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U257/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#395 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U257/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U257/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#396 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U257/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U257/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#397 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U258/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U258/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#398 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U258/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U258/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#399 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U258/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U258/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#400 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U259/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U259/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#401 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U259/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U259/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#402 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U259/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U259/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#403 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U26/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U26/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#404 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U26/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U26/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#405 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U26/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U26/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#406 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U260/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U260/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#407 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U260/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U260/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#408 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U260/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U260/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#409 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U261/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U261/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#410 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U261/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U261/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#411 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U261/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U261/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#412 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U264/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U264/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#413 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U264/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U264/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#414 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U264/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U264/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#415 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U265/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U265/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#416 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U265/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U265/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#417 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U265/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U265/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#418 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U266/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U266/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#419 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U266/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U266/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#420 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U266/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U266/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#421 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U267/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U267/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#422 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U267/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U267/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#423 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U267/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U267/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#424 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U268/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U268/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#425 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U268/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U268/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#426 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U268/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U268/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#427 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U269/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U269/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#428 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U269/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U269/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#429 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U269/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U269/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#430 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U27/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U27/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#431 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U27/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U27/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#432 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U27/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U27/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#433 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U272/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U272/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#434 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U272/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U272/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#435 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U272/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U272/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#436 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U273/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U273/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#437 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U273/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U273/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#438 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U273/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U273/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#439 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U274/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U274/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#440 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U274/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U274/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#441 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U274/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U274/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#442 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U275/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U275/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#443 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U275/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U275/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#444 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U275/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U275/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#445 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U276/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U276/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#446 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U276/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U276/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#447 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U276/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U276/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#448 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U28/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U28/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#449 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U28/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U28/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#450 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U28/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U28/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#451 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U280/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U280/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#452 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U280/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U280/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#453 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U280/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U280/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#454 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U281/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U281/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#455 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U281/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U281/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#456 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U281/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U281/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#457 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U282/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U282/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#458 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U282/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U282/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#459 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U282/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U282/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#460 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U283/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U283/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#461 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U283/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U283/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#462 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U283/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U283/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#463 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U284/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U284/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#464 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U284/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U284/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#465 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U284/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U284/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#466 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U285/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U285/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#467 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U285/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U285/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#468 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U285/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U285/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#469 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U288/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U288/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#470 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U288/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U288/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#471 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U288/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U288/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#472 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U289/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U289/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#473 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U289/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U289/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#474 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U289/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U289/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#475 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U29/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U29/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#476 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U29/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U29/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#477 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U29/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U29/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#478 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U290/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U290/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#479 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U290/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U290/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#480 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U290/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U290/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#481 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U291/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U291/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#482 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U291/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U291/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#483 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U291/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U291/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#484 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U292/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U292/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#485 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U292/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U292/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#486 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U292/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U292/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#487 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U293/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U293/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#488 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U293/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U293/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#489 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U293/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U293/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#490 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U295/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U295/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#491 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U295/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U295/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#492 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U295/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U295/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#493 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U296/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U296/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#494 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U296/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U296/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#495 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U296/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U296/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#496 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U297/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U297/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#497 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U297/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U297/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#498 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U297/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U297/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#499 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U298/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U298/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#500 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U298/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U298/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#501 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U298/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U298/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#502 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U299/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U299/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#503 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U299/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U299/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#504 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U299/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U299/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#505 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U30/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U30/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#506 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U30/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U30/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#507 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U30/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U30/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#508 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U302/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U302/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#509 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U302/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U302/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#510 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U302/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U302/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#511 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U303/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U303/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#512 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U303/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U303/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#513 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U303/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U303/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#514 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U304/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U304/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#515 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U304/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U304/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#516 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U304/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U304/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#517 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U305/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U305/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#518 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U305/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U305/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#519 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U305/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U305/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#520 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U306/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U306/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#521 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U306/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U306/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#522 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U306/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U306/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#523 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U307/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U307/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#524 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U307/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U307/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#525 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U307/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U307/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#526 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U308/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U308/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#527 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U308/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U308/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#528 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U308/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U308/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#529 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U31/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U31/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#530 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U31/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U31/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#531 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U31/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U31/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#532 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U310/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U310/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#533 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U310/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U310/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#534 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U310/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U310/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#535 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U311/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U311/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#536 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U311/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U311/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#537 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U311/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U311/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#538 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U312/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U312/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#539 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U312/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U312/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#540 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U312/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U312/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#541 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U313/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U313/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#542 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U313/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U313/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#543 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U313/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U313/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#544 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U314/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U314/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#545 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U314/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U314/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#546 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U314/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U314/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#547 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U315/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U315/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#548 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U315/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U315/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#549 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U315/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U315/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#550 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U316/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U316/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#551 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U316/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U316/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#552 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U316/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U316/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#553 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U318/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U318/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#554 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U318/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U318/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#555 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U318/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U318/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#556 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U319/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U319/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#557 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U319/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U319/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#558 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U319/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U319/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#559 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U32/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U32/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#560 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U32/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U32/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#561 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U32/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U32/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#562 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U320/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U320/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#563 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U320/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U320/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#564 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U320/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U320/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#565 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U321/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U321/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#566 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U321/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U321/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#567 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U321/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U321/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#568 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U322/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U322/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#569 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U322/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U322/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#570 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U322/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U322/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#571 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U323/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U323/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#572 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U323/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U323/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#573 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U323/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U323/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#574 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U326/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U326/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#575 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U326/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U326/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#576 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U326/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U326/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#577 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U327/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U327/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#578 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U327/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U327/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#579 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U327/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U327/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#580 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U328/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U328/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#581 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U328/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U328/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#582 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U328/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U328/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#583 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U329/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U329/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#584 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U329/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U329/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#585 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U329/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U329/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#586 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U33/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U33/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#587 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U33/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U33/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#588 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U33/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U33/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#589 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U330/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U330/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#590 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U330/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U330/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#591 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U330/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U330/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#592 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U331/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U331/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#593 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U331/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U331/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#594 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U331/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U331/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#595 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U332/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U332/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#596 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U332/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U332/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#597 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U332/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U332/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#598 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U333/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U333/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#599 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U333/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U333/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#600 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U333/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U333/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#601 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U335/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U335/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#602 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U335/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U335/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#603 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U335/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U335/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#604 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U336/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U336/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#605 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U336/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U336/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#606 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U336/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U336/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#607 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U337/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U337/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#608 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U337/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U337/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#609 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U337/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U337/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#610 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U338/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U338/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#611 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U338/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U338/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#612 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U338/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U338/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#613 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U339/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U339/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#614 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U339/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U339/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#615 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U339/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U339/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#616 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U34/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U34/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#617 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U34/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U34/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#618 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U34/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U34/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#619 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U340/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U340/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#620 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U340/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U340/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#621 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U340/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U340/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#622 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U341/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U341/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#623 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U341/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U341/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#624 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U341/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U341/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#625 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U342/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U342/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#626 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U342/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U342/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#627 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U342/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U342/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#628 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U343/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U343/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#629 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U343/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U343/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#630 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U343/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U343/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#631 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U345/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U345/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#632 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U345/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U345/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#633 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U345/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U345/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#634 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U346/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U346/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#635 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U346/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U346/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#636 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U346/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U346/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#637 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U347/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U347/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#638 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U347/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U347/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#639 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U347/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U347/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#640 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U348/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U348/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#641 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U348/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U348/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#642 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U348/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U348/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#643 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U349/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U349/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#644 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U349/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U349/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#645 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U349/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U349/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#646 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U35/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U35/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#647 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U35/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U35/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#648 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U35/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U35/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#649 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U352/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U352/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#650 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U352/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U352/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#651 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U352/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U352/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#652 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U353/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U353/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#653 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U353/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U353/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#654 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U353/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U353/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#655 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U354/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U354/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#656 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U354/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U354/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#657 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U354/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U354/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#658 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U355/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U355/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#659 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U355/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U355/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#660 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U355/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U355/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#661 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U356/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U356/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#662 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U356/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U356/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#663 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U356/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U356/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#664 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U358/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U358/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#665 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U358/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U358/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#666 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U358/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U358/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#667 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U359/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U359/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#668 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U359/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U359/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#669 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U359/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U359/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#670 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U36/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U36/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#671 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U36/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U36/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#672 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U36/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U36/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#673 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U360/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U360/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#674 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U360/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U360/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#675 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U360/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U360/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#676 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U361/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U361/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#677 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U361/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U361/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#678 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U361/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U361/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#679 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U362/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U362/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#680 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U362/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U362/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#681 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U362/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U362/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#682 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U363/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U363/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#683 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U363/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U363/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#684 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U363/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U363/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#685 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U365/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U365/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#686 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U365/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U365/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#687 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U365/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U365/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#688 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U366/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U366/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#689 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U366/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U366/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#690 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U366/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U366/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#691 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U367/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U367/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#692 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U367/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U367/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#693 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U367/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U367/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#694 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U368/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U368/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#695 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U368/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U368/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#696 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U368/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U368/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#697 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U369/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U369/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#698 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U369/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U369/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#699 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U369/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U369/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#700 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U370/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U370/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#701 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U370/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U370/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#702 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U370/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U370/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#703 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U371/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U371/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#704 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U371/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U371/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#705 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U371/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U371/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#706 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U374/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U374/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#707 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U374/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U374/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#708 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U374/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U374/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#709 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U375/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U375/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#710 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U375/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U375/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#711 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U375/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U375/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#712 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U376/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U376/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#713 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U376/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U376/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#714 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U376/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U376/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#715 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U377/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U377/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#716 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U377/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U377/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#717 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U377/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U377/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#718 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U378/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U378/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#719 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U378/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U378/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#720 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U378/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U378/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#721 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U379/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U379/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#722 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U379/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U379/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#723 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U379/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U379/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#724 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U380/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U380/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#725 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U380/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U380/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#726 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U380/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U380/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#727 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U382/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U382/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#728 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U382/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U382/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#729 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U382/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U382/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#730 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U383/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U383/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#731 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U383/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U383/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#732 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U383/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U383/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#733 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U384/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U384/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#734 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U384/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U384/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#735 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U384/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U384/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#736 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U385/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U385/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#737 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U385/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U385/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#738 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U385/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U385/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#739 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U386/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U386/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#740 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U386/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U386/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#741 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U386/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U386/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#742 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U387/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U387/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#743 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U387/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U387/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#744 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U387/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U387/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#745 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U389/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U389/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#746 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U389/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U389/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#747 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U389/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U389/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#748 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U390/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U390/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#749 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U390/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U390/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#750 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U390/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U390/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#751 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U391/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U391/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#752 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U391/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U391/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#753 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U391/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U391/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#754 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U392/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U392/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#755 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U392/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U392/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#756 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U392/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U392/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#757 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U393/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U393/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#758 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U393/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U393/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#759 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U393/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U393/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#760 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U394/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U394/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#761 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U394/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U394/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#762 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U394/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U394/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#763 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U397/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U397/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#764 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U397/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U397/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#765 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U397/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U397/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#766 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U398/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U398/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#767 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U398/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U398/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#768 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U398/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U398/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#769 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U399/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U399/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#770 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U399/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U399/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#771 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U399/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U399/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#772 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U40/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U40/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#773 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U40/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U40/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#774 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U40/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U40/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#775 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U400/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U400/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#776 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U400/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U400/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#777 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U400/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U400/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#778 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U401/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U401/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#779 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U401/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U401/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#780 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U401/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U401/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#781 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U402/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U402/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#782 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U402/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U402/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#783 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U402/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U402/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#784 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U403/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U403/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#785 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U403/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U403/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#786 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U403/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U403/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#787 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U405/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U405/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#788 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U405/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U405/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#789 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U405/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U405/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#790 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U406/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U406/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#791 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U406/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U406/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#792 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U406/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U406/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#793 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U407/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U407/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#794 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U407/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U407/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#795 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U407/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U407/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#796 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U408/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U408/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#797 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U408/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U408/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#798 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U408/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U408/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#799 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U409/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U409/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#800 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U409/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U409/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#801 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U409/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U409/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#802 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U41/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U41/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#803 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U41/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U41/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#804 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U41/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U41/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#805 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U411/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U411/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#806 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U411/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U411/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#807 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U411/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U411/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#808 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U412/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U412/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#809 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U412/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U412/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#810 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U412/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U412/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#811 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U413/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U413/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#812 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U413/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U413/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#813 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U413/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U413/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#814 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U414/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U414/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#815 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U414/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U414/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#816 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U414/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U414/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#817 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U415/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U415/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#818 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U415/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U415/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#819 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U415/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U415/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#820 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U418/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U418/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#821 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U418/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U418/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#822 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U418/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U418/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#823 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U419/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U419/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#824 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U419/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U419/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#825 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U419/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U419/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#826 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U420/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U420/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#827 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U420/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U420/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#828 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U420/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U420/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#829 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U421/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U421/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#830 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U421/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U421/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#831 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U421/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U421/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#832 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U422/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U422/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#833 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U422/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U422/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#834 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U422/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U422/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#835 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U424/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U424/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#836 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U424/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U424/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#837 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U424/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U424/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#838 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U425/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U425/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#839 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U425/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U425/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#840 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U425/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U425/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#841 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U426/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U426/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#842 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U426/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U426/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#843 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U426/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U426/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#844 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U427/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U427/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#845 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U427/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U427/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#846 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U427/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U427/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#847 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U428/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U428/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#848 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U428/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U428/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#849 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U428/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U428/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#850 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U429/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U429/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#851 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U429/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U429/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#852 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U429/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U429/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#853 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U431/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U431/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#854 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U431/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U431/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#855 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U431/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U431/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#856 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U432/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U432/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#857 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U432/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U432/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#858 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U432/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U432/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#859 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U433/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U433/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#860 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U433/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U433/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#861 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U433/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U433/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#862 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U434/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U434/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#863 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U434/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U434/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#864 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U434/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U434/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#865 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U435/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U435/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#866 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U435/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U435/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#867 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U435/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U435/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#868 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U438/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U438/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#869 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U438/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U438/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#870 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U438/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U438/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#871 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U439/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U439/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#872 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U439/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U439/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#873 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U439/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U439/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#874 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U440/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U440/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#875 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U440/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U440/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#876 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U440/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U440/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#877 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U441/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U441/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#878 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U441/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U441/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#879 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U441/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U441/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#880 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U442/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U442/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#881 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U442/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U442/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#882 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U442/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U442/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#883 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U444/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U444/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#884 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U444/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U444/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#885 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U444/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U444/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#886 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U445/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U445/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#887 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U445/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U445/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#888 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U445/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U445/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#889 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U447/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U447/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#890 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U447/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U447/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#891 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U447/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U447/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#892 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U448/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U448/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#893 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U448/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U448/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#894 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U448/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U448/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#895 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U449/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U449/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#896 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U449/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U449/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#897 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U449/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U449/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#898 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U45/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U45/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#899 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U45/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U45/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#900 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U45/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U45/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#901 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U450/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U450/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#902 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U450/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U450/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#903 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U450/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U450/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#904 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U451/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U451/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#905 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U451/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U451/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#906 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U451/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U451/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#907 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U452/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U452/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#908 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U452/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U452/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#909 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U452/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U452/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#910 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U453/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U453/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#911 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U453/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U453/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#912 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U453/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U453/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#913 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U454/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U454/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#914 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U454/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U454/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#915 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U454/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U454/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#916 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U457/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U457/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#917 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U457/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U457/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#918 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U457/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U457/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#919 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U458/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U458/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#920 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U458/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U458/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#921 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U458/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U458/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#922 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U459/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U459/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#923 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U459/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U459/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#924 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U459/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U459/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#925 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U46/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U46/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#926 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U46/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U46/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#927 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U46/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U46/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#928 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U460/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U460/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#929 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U460/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U460/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#930 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U460/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U460/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#931 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U461/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U461/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#932 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U461/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U461/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#933 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U461/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U461/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#934 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U462/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U462/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#935 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U462/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U462/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#936 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U462/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U462/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#937 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U464/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U464/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#938 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U464/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U464/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#939 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U464/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U464/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#940 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U465/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U465/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#941 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U465/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U465/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#942 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U465/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U465/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#943 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U466/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U466/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#944 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U466/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U466/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#945 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U466/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U466/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#946 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U467/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U467/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#947 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U467/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U467/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#948 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U467/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U467/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#949 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U469/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U469/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#950 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U469/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U469/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#951 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U469/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U469/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#952 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U47/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U47/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#953 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U47/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U47/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#954 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U47/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U47/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#955 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U470/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U470/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#956 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U470/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U470/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#957 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U470/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U470/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#958 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U471/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U471/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#959 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U471/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U471/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#960 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U471/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U471/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#961 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U472/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U472/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#962 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U472/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U472/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#963 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U472/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U472/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#964 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U473/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U473/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#965 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U473/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U473/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#966 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U473/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U473/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#967 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U474/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U474/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#968 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U474/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U474/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#969 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U474/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U474/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#970 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U475/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U475/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#971 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U475/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U475/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#972 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U475/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U475/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#973 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U476/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U476/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#974 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U476/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U476/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#975 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U476/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U476/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#976 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U479/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U479/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#977 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U479/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U479/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#978 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U479/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U479/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#979 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U48/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U48/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#980 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U48/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U48/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#981 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U48/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U48/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#982 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U480/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U480/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#983 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U480/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U480/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#984 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U480/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U480/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#985 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U481/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U481/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#986 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U481/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U481/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#987 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U481/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U481/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#988 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U482/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U482/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#989 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U482/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U482/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#990 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U482/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U482/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#991 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U483/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U483/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#992 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U483/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U483/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#993 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U483/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U483/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#994 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U484/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U484/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#995 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U484/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U484/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#996 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U484/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U484/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#997 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U486/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U486/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#998 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U486/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U486/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#999 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U486/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U486/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1000 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U487/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U487/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1001 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U487/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U487/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1002 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U487/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U487/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1003 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U488/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U488/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1004 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U488/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U488/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1005 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U488/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U488/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1006 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U489/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U489/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1007 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U489/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U489/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1008 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U489/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U489/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1009 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U49/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U49/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1010 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U49/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U49/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1011 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U49/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U49/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1012 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U491/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U491/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1013 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U491/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U491/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1014 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U491/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U491/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1015 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U492/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U492/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1016 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U492/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U492/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1017 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U492/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U492/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1018 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U493/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U493/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1019 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U493/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U493/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1020 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U493/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U493/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1021 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U494/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U494/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1022 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U494/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U494/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1023 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U494/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U494/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1024 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U495/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U495/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1025 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U495/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U495/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1026 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U495/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U495/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1027 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U496/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U496/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1028 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U496/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U496/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1029 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U496/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U496/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1030 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U497/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U497/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1031 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U497/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U497/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1032 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U497/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U497/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1033 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U498/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U498/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1034 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U498/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U498/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1035 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U498/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U498/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1036 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1037 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1038 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1039 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U50/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U50/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1040 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U50/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U50/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1041 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U50/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U50/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1042 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U501/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U501/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1043 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U501/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U501/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1044 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U501/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U501/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1045 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U502/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U502/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1046 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U502/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U502/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1047 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U502/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U502/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1048 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U503/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U503/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1049 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U503/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U503/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1050 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U503/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U503/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1051 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U505/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U505/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1052 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U505/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U505/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1053 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U505/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U505/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1054 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U507/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U507/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1055 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U507/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U507/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1056 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U507/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U507/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1057 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U508/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U508/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1058 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U508/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U508/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1059 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U508/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U508/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1060 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U51/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U51/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1061 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U51/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U51/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1062 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U51/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U51/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1063 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U511/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U511/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1064 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U511/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U511/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1065 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U511/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U511/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1066 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U512/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U512/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1067 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U512/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U512/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1068 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U512/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U512/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1069 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U513/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U513/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1070 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U513/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U513/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1071 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U513/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U513/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1072 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U515/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U515/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1073 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U515/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U515/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1074 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U515/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U515/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1075 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U517/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U517/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1076 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U517/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U517/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1077 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U517/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U517/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1078 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U518/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U518/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1079 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U518/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U518/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1080 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U518/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U518/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1081 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U52/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U52/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1082 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U52/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U52/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1083 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U52/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U52/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1084 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U521/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U521/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1085 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U521/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U521/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1086 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U521/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U521/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1087 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U522/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U522/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1088 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U522/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U522/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1089 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U522/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U522/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1090 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U523/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U523/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1091 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U523/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U523/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1092 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U523/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U523/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1093 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U525/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U525/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1094 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U525/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U525/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1095 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U525/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U525/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1096 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U527/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U527/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1097 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U527/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U527/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1098 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U527/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U527/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1099 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U528/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U528/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1100 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U528/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U528/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1101 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U528/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U528/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1102 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U531/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U531/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1103 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U531/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U531/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1104 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U531/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U531/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1105 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U532/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U532/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1106 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U532/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U532/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1107 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U532/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U532/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1108 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U533/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U533/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1109 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U533/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U533/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1110 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U533/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U533/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1111 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U535/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U535/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1112 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U535/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U535/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1113 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U535/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U535/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1114 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U537/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U537/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1115 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U537/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U537/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1116 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U537/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U537/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1117 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U538/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U538/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1118 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U538/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U538/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1119 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U538/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U538/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1120 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U54/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U54/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1121 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U54/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U54/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1122 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U54/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U54/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1123 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U541/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U541/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1124 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U541/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U541/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1125 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U541/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U541/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1126 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U542/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U542/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1127 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U542/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U542/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1128 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U542/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U542/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1129 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U543/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U543/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1130 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U543/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U543/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1131 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U543/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U543/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1132 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U545/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U545/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1133 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U545/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U545/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1134 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U545/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U545/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1135 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U547/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U547/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1136 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U547/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U547/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1137 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U547/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U547/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1138 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U548/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U548/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1139 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U548/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U548/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1140 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U548/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U548/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1141 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U55/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U55/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1142 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U55/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U55/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1143 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U55/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U55/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1144 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U551/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U551/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1145 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U551/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U551/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1146 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U551/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U551/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1147 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U552/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U552/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1148 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U552/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U552/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1149 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U552/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U552/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1150 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U553/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U553/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1151 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U553/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U553/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1152 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U553/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U553/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1153 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U57/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U57/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1154 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U57/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U57/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1155 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U57/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U57/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1156 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U58/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U58/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1157 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U58/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U58/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1158 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U58/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U58/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1159 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U59/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U59/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1160 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U59/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U59/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1161 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U59/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U59/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1162 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U6/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U6/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1163 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U6/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U6/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1164 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U6/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U6/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1165 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U60/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U60/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1166 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U60/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U60/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1167 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U60/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U60/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1168 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U61/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U61/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1169 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U61/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U61/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1170 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U61/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U61/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1171 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U62/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U62/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1172 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U62/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U62/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1173 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U62/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U62/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1174 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U64/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U64/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1175 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U64/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U64/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1176 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U64/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U64/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1177 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U65/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U65/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1178 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U65/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U65/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1179 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U65/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U65/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1180 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U67/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U67/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1181 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U67/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U67/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1182 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U67/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U67/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1183 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U68/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U68/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1184 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U68/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U68/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1185 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U68/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U68/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1186 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U69/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U69/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1187 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U69/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U69/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1188 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U69/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U69/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1189 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U7/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U7/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1190 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U7/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U7/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1191 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U7/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U7/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1192 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U70/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U70/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1193 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U70/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U70/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1194 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U70/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U70/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1195 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U71/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U71/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1196 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U71/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U71/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1197 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U71/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U71/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1198 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U74/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U74/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1199 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U74/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U74/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1200 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U74/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U74/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1201 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U75/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U75/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1202 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U75/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U75/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1203 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U75/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U75/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1204 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U76/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U76/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1205 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U76/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U76/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1206 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U76/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U76/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1207 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U77/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U77/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1208 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U77/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U77/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1209 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U77/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U77/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1210 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U78/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U78/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1211 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U78/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U78/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1212 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U78/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U78/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1213 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U79/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U79/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1214 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U79/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U79/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1215 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U79/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U79/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1216 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U8/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U8/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1217 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U8/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U8/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1218 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U8/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U8/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1219 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U82/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U82/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1220 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U82/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U82/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1221 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U82/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U82/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1222 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U83/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U83/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1223 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U83/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U83/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1224 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U83/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U83/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1225 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U84/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U84/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1226 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U84/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U84/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1227 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U84/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U84/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1228 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1229 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1230 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1231 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U86/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U86/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1232 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U86/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U86/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1233 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U86/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U86/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1234 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U89/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U89/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1235 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U89/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U89/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1236 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U89/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U89/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1237 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U9/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U9/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1238 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U9/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U9/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1239 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U9/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U9/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1240 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U90/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U90/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1241 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U90/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U90/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1242 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U90/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U90/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1243 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U91/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U91/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1244 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U91/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U91/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1245 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U91/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U91/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1246 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U92/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U92/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1247 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U92/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U92/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1248 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U92/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U92/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1249 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U93/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U93/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1250 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U93/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U93/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1251 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U93/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U93/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1252 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U94/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U94/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1253 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U94/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U94/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1254 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U94/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U94/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1255 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U97/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U97/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1256 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U97/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U97/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1257 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U97/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U97/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1258 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U98/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U98/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1259 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U98/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U98/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1260 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U98/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U98/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1261 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U99/dout__0 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U99/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1262 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U99/dout__1 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U99/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#1263 Warning
PREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U99/dout__2 output bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U99/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U10/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U10/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U10/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U10/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U10/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U10/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U100/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U100/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U100/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U100/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U100/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U100/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U101/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U101/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U101/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U101/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U101/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U101/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U102/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U102/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U102/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U102/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U102/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U102/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U105/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U105/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#14 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U105/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U105/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#15 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U105/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U105/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#16 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U106/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U106/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#17 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U106/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U106/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#18 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U106/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U106/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#19 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U107/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U107/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#20 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U107/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U107/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#21 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U107/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U107/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#22 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U108/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U108/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#23 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U108/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U108/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#24 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U108/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U108/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#25 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U109/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U109/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#26 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U109/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U109/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#27 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U109/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U109/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#28 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U11/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U11/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#29 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U11/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U11/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#30 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U11/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U11/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#31 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U112/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U112/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#32 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U112/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U112/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#33 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U112/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U112/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#34 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U113/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U113/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#35 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U113/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U113/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#36 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U113/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U113/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#37 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U114/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U114/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#38 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U114/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U114/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#39 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U114/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U114/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#40 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U115/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U115/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#41 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U115/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U115/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#42 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U115/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U115/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#43 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U116/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U116/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#44 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U116/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U116/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#45 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U116/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U116/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#46 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U117/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U117/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#47 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U117/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U117/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#48 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U117/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U117/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#49 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U12/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U12/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#50 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U12/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U12/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#51 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U12/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U12/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#52 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U120/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U120/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#53 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U120/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U120/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#54 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U120/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U120/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#55 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U121/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U121/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#56 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U121/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U121/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#57 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U121/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U121/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#58 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U122/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U122/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#59 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U122/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U122/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#60 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U122/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U122/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#61 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U123/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U123/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#62 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U123/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U123/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#63 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U123/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U123/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#64 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U124/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U124/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#65 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U124/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U124/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#66 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U124/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U124/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#67 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U127/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U127/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#68 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U127/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U127/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#69 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U127/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U127/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#70 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U128/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U128/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#71 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U128/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U128/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#72 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U128/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U128/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#73 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U129/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U129/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#74 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U129/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U129/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#75 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U129/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U129/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#76 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U13/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U13/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#77 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U13/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U13/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#78 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U13/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U13/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#79 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U130/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U130/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#80 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U130/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U130/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#81 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U130/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U130/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#82 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U131/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U131/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#83 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U131/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U131/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#84 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U131/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U131/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#85 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U132/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U132/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#86 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U132/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U132/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#87 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U132/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U132/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#88 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U135/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U135/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#89 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U135/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U135/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#90 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U135/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U135/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#91 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U136/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U136/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#92 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U136/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U136/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#93 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U136/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U136/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#94 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U137/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U137/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#95 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U137/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U137/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#96 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U137/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U137/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#97 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U138/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U138/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#98 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U138/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U138/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#99 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U138/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U138/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#100 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U139/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U139/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#101 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U139/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U139/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#102 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U139/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U139/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#103 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U14/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U14/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#104 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U14/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U14/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#105 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U14/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U14/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#106 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U140/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U140/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#107 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U140/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U140/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#108 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U140/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U140/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#109 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U143/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U143/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#110 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U143/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U143/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#111 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U143/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U143/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#112 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U144/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U144/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#113 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U144/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U144/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#114 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U144/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U144/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#115 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U145/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U145/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#116 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U145/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U145/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#117 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U145/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U145/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#118 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U146/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U146/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#119 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U146/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U146/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#120 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U146/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U146/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#121 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U147/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U147/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#122 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U147/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U147/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#123 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U147/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U147/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#124 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U15/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U15/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#125 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U15/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U15/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#126 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U15/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U15/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#127 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U150/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U150/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#128 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U150/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U150/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#129 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U150/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U150/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#130 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U151/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U151/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#131 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U151/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U151/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#132 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U151/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U151/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#133 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U152/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U152/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#134 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U152/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U152/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#135 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U152/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U152/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#136 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U153/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U153/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#137 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U153/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U153/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#138 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U153/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U153/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#139 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U154/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U154/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#140 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U154/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U154/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#141 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U154/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U154/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#142 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U155/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U155/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#143 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U155/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U155/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#144 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U155/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U155/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#145 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U158/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U158/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#146 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U158/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U158/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#147 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U158/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U158/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#148 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U159/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U159/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#149 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U159/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U159/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#150 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U159/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U159/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#151 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U16/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U16/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#152 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U16/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U16/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#153 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U16/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U16/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#154 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U160/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U160/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#155 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U160/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U160/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#156 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U160/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U160/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#157 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U161/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U161/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#158 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U161/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U161/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#159 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U161/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U161/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#160 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U162/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U162/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#161 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U162/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U162/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#162 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U162/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U162/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#163 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U165/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U165/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#164 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U165/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U165/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#165 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U165/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U165/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#166 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U166/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U166/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#167 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U166/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U166/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#168 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U166/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U166/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#169 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U167/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U167/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#170 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U167/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U167/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#171 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U167/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U167/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#172 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U168/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U168/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#173 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U168/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U168/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#174 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U168/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U168/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#175 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U169/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U169/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#176 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U169/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U169/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#177 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U169/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U169/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#178 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U17/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U17/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#179 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U17/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U17/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#180 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U17/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U17/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#181 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U170/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U170/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#182 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U170/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U170/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#183 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U170/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U170/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#184 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U173/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U173/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#185 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U173/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U173/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#186 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U173/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U173/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#187 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U174/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U174/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#188 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U174/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U174/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#189 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U174/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U174/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#190 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U175/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U175/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#191 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U175/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U175/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#192 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U175/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U175/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#193 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U176/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U176/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#194 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U176/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U176/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#195 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U176/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U176/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#196 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U177/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U177/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#197 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U177/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U177/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#198 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U177/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U177/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#199 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U178/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U178/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#200 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U178/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U178/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#201 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U178/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U178/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#202 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U18/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U18/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#203 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U18/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U18/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#204 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U18/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U18/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#205 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U181/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U181/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#206 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U181/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U181/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#207 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U181/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U181/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#208 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U182/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U182/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#209 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U182/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U182/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#210 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U182/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U182/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#211 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U183/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U183/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#212 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U183/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U183/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#213 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U183/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U183/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#214 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U184/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U184/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#215 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U184/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U184/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#216 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U184/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U184/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#217 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U185/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U185/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#218 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U185/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U185/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#219 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U185/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U185/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#220 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U188/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U188/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#221 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U188/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U188/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#222 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U188/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U188/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#223 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U189/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U189/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#224 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U189/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U189/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#225 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U189/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U189/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#226 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U19/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U19/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#227 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U19/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U19/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#228 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U19/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U19/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#229 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U190/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U190/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#230 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U190/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U190/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#231 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U190/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U190/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#232 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U191/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U191/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#233 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U191/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U191/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#234 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U191/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U191/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#235 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U192/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U192/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#236 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U192/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U192/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#237 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U192/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U192/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#238 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U193/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U193/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#239 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U193/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U193/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#240 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U193/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U193/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#241 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U196/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U196/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#242 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U196/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U196/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#243 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U196/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U196/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#244 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U197/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U197/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#245 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U197/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U197/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#246 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U197/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U197/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#247 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U198/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U198/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#248 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U198/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U198/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#249 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U198/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U198/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#250 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U199/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U199/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#251 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U199/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U199/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#252 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U199/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U199/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#253 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U20/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U20/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#254 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U20/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U20/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#255 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U20/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U20/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#256 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U200/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U200/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#257 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U200/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U200/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#258 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U200/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U200/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#259 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U203/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U203/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#260 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U203/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U203/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#261 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U203/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U203/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#262 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U204/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U204/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#263 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U204/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U204/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#264 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U204/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U204/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#265 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U205/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U205/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#266 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U205/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U205/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#267 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U205/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U205/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#268 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U206/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U206/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#269 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U206/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U206/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#270 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U206/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U206/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#271 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U207/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U207/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#272 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U207/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U207/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#273 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U207/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U207/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#274 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U208/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U208/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#275 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U208/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U208/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#276 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U208/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U208/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#277 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U21/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U21/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#278 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U21/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U21/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#279 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U21/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U21/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#280 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U211/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U211/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#281 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U211/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U211/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#282 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U211/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U211/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#283 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U212/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U212/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#284 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U212/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U212/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#285 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U212/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U212/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#286 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U213/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U213/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#287 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U213/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U213/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#288 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U213/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U213/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#289 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U214/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U214/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#290 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U214/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U214/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#291 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U214/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U214/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#292 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U215/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U215/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#293 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U215/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U215/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#294 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U215/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U215/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#295 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U216/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U216/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#296 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U216/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U216/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#297 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U216/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U216/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#298 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U219/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U219/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#299 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U219/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U219/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#300 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U219/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U219/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#301 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U22/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U22/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#302 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U22/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U22/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#303 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U22/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U22/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#304 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U220/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U220/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#305 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U220/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U220/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#306 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U220/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U220/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#307 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U221/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U221/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#308 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U221/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U221/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#309 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U221/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U221/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#310 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U222/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U222/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#311 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U222/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U222/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#312 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U222/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U222/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#313 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U223/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U223/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#314 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U223/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U223/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#315 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U223/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U223/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#316 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U226/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U226/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#317 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U226/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U226/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#318 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U226/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U226/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#319 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U227/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U227/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#320 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U227/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U227/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#321 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U227/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U227/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#322 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U228/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U228/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#323 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U228/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U228/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#324 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U228/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U228/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#325 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U229/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U229/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#326 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U229/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U229/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#327 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U229/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U229/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#328 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U23/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U23/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#329 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U23/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U23/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#330 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U23/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U23/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#331 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U230/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U230/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#332 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U230/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U230/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#333 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U230/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U230/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#334 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U231/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U231/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#335 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U231/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U231/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#336 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U231/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U231/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#337 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U234/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U234/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#338 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U234/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U234/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#339 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U234/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U234/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#340 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U235/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U235/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#341 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U235/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U235/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#342 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U235/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U235/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#343 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U236/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U236/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#344 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U236/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U236/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#345 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U236/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U236/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#346 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U237/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U237/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#347 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U237/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U237/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#348 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U237/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U237/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#349 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U238/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U238/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#350 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U238/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U238/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#351 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U238/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U238/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#352 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U24/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U24/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#353 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U24/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U24/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#354 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U24/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U24/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#355 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U241/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U241/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#356 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U241/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U241/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#357 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U241/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U241/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#358 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U242/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U242/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#359 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U242/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U242/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#360 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U242/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U242/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#361 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U243/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U243/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#362 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U243/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U243/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#363 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U243/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U243/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#364 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U244/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U244/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#365 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U244/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U244/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#366 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U244/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U244/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#367 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U245/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U245/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#368 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U245/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U245/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#369 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U245/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U245/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#370 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U246/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U246/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#371 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U246/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U246/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#372 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U246/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U246/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#373 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U249/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U249/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#374 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U249/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U249/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#375 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U249/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U249/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#376 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U25/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U25/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#377 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U25/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U25/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#378 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U25/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U25/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#379 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U250/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U250/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#380 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U250/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U250/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#381 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U250/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U250/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#382 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U251/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U251/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#383 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U251/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U251/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#384 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U251/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U251/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#385 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U252/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U252/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#386 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U252/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U252/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#387 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U252/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U252/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#388 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U253/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U253/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#389 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U253/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U253/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#390 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U253/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U253/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#391 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U254/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U254/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#392 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U254/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U254/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#393 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U254/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U254/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#394 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U257/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U257/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#395 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U257/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U257/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#396 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U257/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U257/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#397 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U258/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U258/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#398 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U258/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U258/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#399 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U258/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U258/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#400 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U259/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U259/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#401 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U259/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U259/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#402 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U259/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U259/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#403 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U26/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U26/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#404 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U26/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U26/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#405 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U26/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U26/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#406 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U260/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U260/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#407 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U260/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U260/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#408 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U260/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U260/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#409 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U261/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U261/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#410 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U261/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U261/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#411 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U261/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U261/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#412 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U264/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U264/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#413 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U264/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U264/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#414 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U264/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U264/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#415 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U265/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U265/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#416 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U265/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U265/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#417 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U265/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U265/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#418 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U266/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U266/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#419 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U266/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U266/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#420 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U266/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U266/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#421 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U267/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U267/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#422 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U267/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U267/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#423 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U267/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U267/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#424 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U268/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U268/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#425 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U268/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U268/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#426 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U268/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U268/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#427 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U269/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U269/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#428 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U269/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U269/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#429 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U269/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U269/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#430 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U27/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U27/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#431 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U27/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U27/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#432 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U27/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U27/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#433 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U272/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U272/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#434 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U272/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U272/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#435 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U272/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U272/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#436 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U273/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U273/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#437 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U273/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U273/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#438 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U273/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U273/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#439 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U274/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U274/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#440 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U274/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U274/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#441 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U274/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U274/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#442 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U275/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U275/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#443 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U275/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U275/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#444 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U275/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U275/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#445 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U276/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U276/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#446 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U276/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U276/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#447 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U276/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U276/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#448 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U28/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U28/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#449 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U28/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U28/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#450 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U28/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U28/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#451 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U280/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U280/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#452 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U280/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U280/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#453 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U280/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U280/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#454 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U281/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U281/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#455 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U281/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U281/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#456 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U281/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U281/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#457 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U282/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U282/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#458 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U282/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U282/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#459 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U282/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U282/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#460 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U283/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U283/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#461 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U283/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U283/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#462 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U283/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U283/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#463 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U284/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U284/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#464 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U284/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U284/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#465 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U284/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U284/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#466 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U285/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U285/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#467 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U285/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U285/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#468 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U285/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U285/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#469 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U288/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U288/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#470 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U288/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U288/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#471 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U288/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U288/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#472 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U289/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U289/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#473 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U289/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U289/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#474 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U289/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U289/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#475 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U29/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U29/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#476 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U29/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U29/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#477 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U29/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U29/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#478 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U290/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U290/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#479 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U290/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U290/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#480 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U290/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U290/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#481 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U291/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U291/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#482 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U291/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U291/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#483 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U291/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U291/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#484 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U292/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U292/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#485 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U292/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U292/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#486 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U292/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U292/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#487 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U293/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U293/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#488 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U293/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U293/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#489 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U293/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U293/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#490 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U295/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U295/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#491 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U295/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U295/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#492 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U295/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U295/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#493 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U296/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U296/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#494 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U296/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U296/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#495 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U296/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U296/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#496 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U297/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U297/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#497 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U297/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U297/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#498 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U297/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U297/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#499 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U298/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U298/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#500 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U298/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U298/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#501 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U298/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U298/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#502 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U299/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U299/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#503 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U299/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U299/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#504 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U299/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U299/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#505 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U30/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U30/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#506 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U30/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U30/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#507 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U30/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U30/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#508 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U302/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U302/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#509 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U302/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U302/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#510 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U302/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U302/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#511 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U303/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U303/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#512 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U303/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U303/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#513 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U303/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U303/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#514 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U304/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U304/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#515 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U304/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U304/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#516 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U304/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U304/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#517 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U305/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U305/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#518 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U305/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U305/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#519 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U305/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U305/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#520 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U306/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U306/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#521 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U306/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U306/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#522 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U306/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U306/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#523 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U307/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U307/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#524 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U307/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U307/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#525 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U307/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U307/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#526 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U308/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U308/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#527 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U308/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U308/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#528 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U308/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U308/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#529 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U31/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U31/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#530 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U31/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U31/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#531 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U31/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U31/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#532 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U310/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U310/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#533 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U310/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U310/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#534 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U310/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U310/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#535 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U311/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U311/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#536 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U311/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U311/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#537 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U311/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U311/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#538 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U312/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U312/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#539 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U312/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U312/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#540 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U312/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U312/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#541 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U313/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U313/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#542 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U313/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U313/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#543 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U313/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U313/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#544 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U314/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U314/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#545 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U314/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U314/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#546 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U314/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U314/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#547 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U315/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U315/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#548 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U315/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U315/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#549 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U315/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U315/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#550 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U316/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U316/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#551 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U316/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U316/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#552 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U316/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U316/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#553 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U318/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U318/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#554 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U318/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U318/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#555 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U318/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U318/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#556 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U319/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U319/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#557 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U319/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U319/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#558 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U319/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U319/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#559 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U32/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U32/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#560 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U32/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U32/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#561 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U32/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U32/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#562 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U320/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U320/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#563 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U320/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U320/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#564 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U320/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U320/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#565 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U321/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U321/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#566 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U321/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U321/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#567 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U321/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U321/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#568 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U322/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U322/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#569 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U322/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U322/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#570 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U322/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U322/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#571 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U323/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U323/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#572 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U323/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U323/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#573 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U323/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U323/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#574 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U326/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U326/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#575 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U326/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U326/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#576 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U326/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U326/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#577 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U327/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U327/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#578 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U327/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U327/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#579 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U327/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U327/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#580 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U328/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U328/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#581 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U328/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U328/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#582 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U328/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U328/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#583 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U329/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U329/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#584 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U329/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U329/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#585 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U329/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U329/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#586 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U33/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U33/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#587 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U33/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U33/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#588 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U33/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U33/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#589 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U330/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U330/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#590 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U330/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U330/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#591 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U330/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U330/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#592 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U331/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U331/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#593 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U331/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U331/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#594 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U331/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U331/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#595 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U332/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U332/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#596 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U332/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U332/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#597 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U332/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U332/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#598 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U333/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U333/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#599 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U333/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U333/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#600 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U333/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U333/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#601 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U335/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U335/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#602 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U335/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U335/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#603 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U335/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U335/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#604 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U336/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U336/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#605 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U336/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U336/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#606 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U336/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U336/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#607 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U337/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U337/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#608 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U337/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U337/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#609 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U337/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U337/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#610 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U338/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U338/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#611 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U338/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U338/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#612 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U338/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U338/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#613 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U339/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U339/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#614 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U339/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U339/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#615 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U339/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U339/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#616 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U34/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U34/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#617 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U34/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U34/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#618 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U34/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U34/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#619 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U340/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U340/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#620 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U340/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U340/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#621 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U340/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U340/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#622 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U341/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U341/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#623 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U341/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U341/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#624 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U341/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U341/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#625 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U342/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U342/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#626 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U342/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U342/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#627 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U342/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U342/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#628 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U343/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U343/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#629 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U343/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U343/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#630 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U343/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U343/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#631 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U345/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U345/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#632 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U345/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U345/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#633 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U345/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U345/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#634 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U346/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U346/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#635 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U346/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U346/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#636 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U346/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U346/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#637 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U347/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U347/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#638 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U347/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U347/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#639 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U347/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U347/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#640 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U348/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U348/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#641 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U348/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U348/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#642 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U348/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U348/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#643 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U349/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U349/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#644 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U349/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U349/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#645 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U349/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U349/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#646 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U35/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U35/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#647 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U35/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U35/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#648 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U35/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U35/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#649 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U352/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U352/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#650 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U352/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U352/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#651 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U352/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U352/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#652 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U353/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U353/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#653 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U353/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U353/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#654 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U353/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U353/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#655 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U354/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U354/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#656 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U354/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U354/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#657 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U354/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U354/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#658 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U355/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U355/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#659 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U355/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U355/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#660 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U355/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U355/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#661 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U356/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U356/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#662 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U356/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U356/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#663 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U356/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U356/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#664 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U358/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U358/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#665 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U358/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U358/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#666 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U358/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U358/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#667 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U359/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U359/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#668 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U359/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U359/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#669 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U359/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U359/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#670 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U36/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U36/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#671 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U36/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U36/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#672 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U36/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U36/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#673 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U360/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U360/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#674 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U360/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U360/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#675 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U360/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U360/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#676 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U361/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U361/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#677 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U361/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U361/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#678 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U361/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U361/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#679 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U362/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U362/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#680 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U362/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U362/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#681 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U362/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U362/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#682 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U363/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U363/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#683 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U363/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U363/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#684 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U363/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U363/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#685 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U365/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U365/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#686 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U365/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U365/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#687 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U365/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U365/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#688 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U366/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U366/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#689 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U366/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U366/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#690 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U366/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U366/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#691 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U367/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U367/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#692 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U367/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U367/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#693 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U367/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U367/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#694 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U368/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U368/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#695 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U368/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U368/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#696 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U368/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U368/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#697 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U369/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U369/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#698 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U369/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U369/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#699 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U369/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U369/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#700 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U370/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U370/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#701 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U370/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U370/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#702 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U370/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U370/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#703 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U371/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U371/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#704 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U371/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U371/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#705 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U371/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U371/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#706 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U374/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U374/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#707 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U374/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U374/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#708 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U374/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U374/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#709 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U375/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U375/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#710 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U375/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U375/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#711 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U375/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U375/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#712 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U376/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U376/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#713 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U376/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U376/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#714 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U376/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U376/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#715 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U377/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U377/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#716 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U377/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U377/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#717 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U377/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U377/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#718 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U378/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U378/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#719 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U378/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U378/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#720 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U378/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U378/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#721 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U379/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U379/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#722 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U379/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U379/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#723 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U379/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U379/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#724 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U380/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U380/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#725 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U380/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U380/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#726 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U380/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U380/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#727 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U382/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U382/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#728 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U382/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U382/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#729 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U382/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U382/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#730 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U383/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U383/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#731 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U383/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U383/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#732 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U383/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U383/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#733 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U384/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U384/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#734 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U384/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U384/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#735 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U384/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U384/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#736 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U385/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U385/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#737 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U385/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U385/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#738 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U385/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U385/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#739 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U386/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U386/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#740 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U386/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U386/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#741 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U386/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U386/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#742 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U387/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U387/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#743 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U387/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U387/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#744 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U387/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U387/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#745 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U389/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U389/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#746 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U389/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U389/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#747 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U389/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U389/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#748 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U390/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U390/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#749 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U390/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U390/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#750 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U390/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U390/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#751 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U391/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U391/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#752 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U391/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U391/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#753 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U391/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U391/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#754 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U392/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U392/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#755 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U392/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U392/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#756 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U392/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U392/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#757 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U393/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U393/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#758 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U393/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U393/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#759 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U393/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U393/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#760 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U394/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U394/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#761 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U394/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U394/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#762 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U394/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U394/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#763 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U397/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U397/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#764 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U397/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U397/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#765 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U397/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U397/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#766 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U398/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U398/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#767 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U398/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U398/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#768 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U398/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U398/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#769 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U399/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U399/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#770 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U399/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U399/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#771 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U399/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U399/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#772 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U40/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U40/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#773 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U40/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U40/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#774 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U40/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U40/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#775 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U400/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U400/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#776 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U400/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U400/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#777 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U400/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U400/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#778 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U401/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U401/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#779 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U401/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U401/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#780 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U401/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U401/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#781 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U402/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U402/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#782 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U402/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U402/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#783 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U402/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U402/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#784 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U403/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U403/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#785 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U403/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U403/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#786 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U403/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U403/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#787 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U405/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U405/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#788 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U405/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U405/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#789 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U405/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U405/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#790 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U406/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U406/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#791 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U406/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U406/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#792 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U406/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U406/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#793 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U407/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U407/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#794 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U407/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U407/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#795 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U407/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U407/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#796 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U408/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U408/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#797 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U408/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U408/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#798 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U408/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U408/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#799 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U409/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U409/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#800 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U409/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U409/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#801 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U409/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U409/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#802 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U41/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U41/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#803 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U41/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U41/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#804 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U41/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U41/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#805 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U411/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U411/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#806 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U411/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U411/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#807 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U411/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U411/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#808 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U412/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U412/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#809 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U412/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U412/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#810 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U412/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U412/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#811 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U413/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U413/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#812 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U413/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U413/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#813 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U413/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U413/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#814 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U414/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U414/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#815 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U414/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U414/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#816 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U414/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U414/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#817 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U415/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U415/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#818 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U415/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U415/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#819 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U415/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U415/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#820 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U418/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U418/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#821 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U418/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U418/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#822 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U418/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U418/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#823 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U419/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U419/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#824 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U419/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U419/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#825 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U419/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U419/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#826 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U420/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U420/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#827 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U420/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U420/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#828 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U420/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U420/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#829 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U421/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U421/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#830 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U421/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U421/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#831 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U421/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U421/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#832 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U422/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U422/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#833 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U422/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U422/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#834 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U422/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U422/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#835 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U424/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U424/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#836 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U424/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U424/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#837 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U424/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U424/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#838 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U425/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U425/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#839 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U425/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U425/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#840 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U425/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U425/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#841 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U426/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U426/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#842 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U426/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U426/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#843 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U426/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U426/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#844 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U427/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U427/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#845 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U427/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U427/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#846 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U427/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U427/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#847 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U428/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U428/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#848 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U428/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U428/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#849 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U428/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U428/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#850 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U429/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U429/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#851 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U429/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U429/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#852 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U429/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U429/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#853 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U431/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U431/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#854 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U431/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U431/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#855 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U431/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U431/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#856 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U432/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U432/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#857 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U432/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U432/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#858 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U432/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U432/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#859 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U433/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U433/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#860 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U433/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U433/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#861 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U433/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U433/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#862 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U434/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U434/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#863 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U434/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U434/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#864 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U434/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U434/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#865 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U435/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U435/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#866 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U435/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U435/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#867 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U435/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U435/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#868 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U438/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U438/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#869 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U438/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U438/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#870 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U438/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U438/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#871 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U439/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U439/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#872 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U439/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U439/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#873 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U439/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U439/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#874 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U440/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U440/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#875 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U440/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U440/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#876 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U440/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U440/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#877 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U441/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U441/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#878 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U441/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U441/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#879 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U441/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U441/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#880 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U442/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U442/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#881 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U442/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U442/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#882 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U442/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U442/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#883 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U444/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U444/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#884 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U444/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U444/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#885 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U444/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U444/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#886 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U445/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U445/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#887 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U445/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U445/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#888 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U445/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U445/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#889 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U447/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U447/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#890 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U447/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U447/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#891 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U447/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U447/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#892 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U448/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U448/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#893 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U448/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U448/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#894 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U448/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U448/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#895 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U449/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U449/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#896 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U449/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U449/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#897 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U449/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U449/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#898 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U45/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U45/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#899 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U45/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U45/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#900 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U45/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U45/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#901 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U450/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U450/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#902 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U450/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U450/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#903 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U450/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U450/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#904 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U451/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U451/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#905 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U451/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U451/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#906 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U451/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U451/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#907 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U452/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U452/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#908 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U452/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U452/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#909 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U452/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U452/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#910 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U453/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U453/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#911 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U453/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U453/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#912 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U453/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U453/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#913 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U454/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U454/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#914 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U454/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U454/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#915 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U454/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U454/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#916 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U457/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U457/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#917 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U457/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U457/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#918 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U457/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U457/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#919 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U458/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U458/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#920 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U458/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U458/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#921 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U458/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U458/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#922 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U459/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U459/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#923 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U459/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U459/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#924 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U459/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U459/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#925 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U46/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U46/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#926 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U46/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U46/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#927 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U46/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U46/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#928 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U460/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U460/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#929 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U460/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U460/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#930 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U460/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U460/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#931 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U461/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U461/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#932 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U461/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U461/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#933 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U461/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U461/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#934 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U462/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U462/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#935 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U462/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U462/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#936 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U462/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U462/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#937 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U464/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U464/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#938 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U464/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U464/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#939 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U464/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U464/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#940 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U465/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U465/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#941 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U465/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U465/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#942 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U465/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U465/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#943 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U466/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U466/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#944 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U466/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U466/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#945 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U466/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U466/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#946 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U467/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U467/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#947 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U467/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U467/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#948 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U467/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U467/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#949 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U469/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U469/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#950 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U469/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U469/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#951 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U469/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U469/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#952 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U47/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U47/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#953 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U47/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U47/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#954 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U47/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U47/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#955 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U470/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U470/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#956 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U470/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U470/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#957 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U470/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U470/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#958 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U471/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U471/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#959 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U471/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U471/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#960 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U471/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U471/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#961 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U472/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U472/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#962 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U472/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U472/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#963 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U472/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U472/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#964 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U473/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U473/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#965 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U473/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U473/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#966 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U473/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U473/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#967 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U474/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U474/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#968 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U474/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U474/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#969 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U474/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U474/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#970 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U475/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U475/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#971 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U475/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U475/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#972 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U475/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U475/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#973 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U476/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U476/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#974 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U476/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U476/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#975 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U476/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U476/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#976 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U479/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U479/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#977 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U479/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U479/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#978 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U479/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U479/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#979 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U48/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U48/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#980 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U48/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U48/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#981 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U48/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U48/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#982 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U480/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U480/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#983 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U480/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U480/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#984 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U480/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U480/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#985 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U481/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U481/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#986 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U481/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U481/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#987 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U481/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U481/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#988 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U482/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U482/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#989 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U482/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U482/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#990 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U482/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U482/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#991 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U483/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U483/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#992 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U483/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U483/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#993 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U483/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U483/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#994 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U484/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U484/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#995 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U484/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U484/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#996 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U484/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U484/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#997 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U486/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U486/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#998 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U486/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U486/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#999 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U486/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U486/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1000 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U487/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U487/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1001 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U487/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U487/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1002 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U487/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U487/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1003 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U488/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U488/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1004 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U488/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U488/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1005 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U488/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U488/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1006 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U489/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U489/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1007 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U489/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U489/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1008 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U489/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U489/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1009 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U49/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U49/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1010 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U49/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U49/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1011 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U49/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U49/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1012 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U491/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U491/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1013 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U491/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U491/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1014 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U491/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U491/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1015 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U492/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U492/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1016 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U492/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U492/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1017 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U492/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U492/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1018 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U493/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U493/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1019 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U493/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U493/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1020 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U493/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U493/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1021 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U494/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U494/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1022 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U494/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U494/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1023 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U494/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U494/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1024 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U495/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U495/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1025 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U495/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U495/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1026 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U495/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U495/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1027 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U496/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U496/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1028 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U496/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U496/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1029 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U496/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U496/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1030 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U497/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U497/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1031 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U497/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U497/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1032 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U497/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U497/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1033 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U498/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U498/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1034 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U498/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U498/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1035 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U498/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U498/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1036 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1037 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1038 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U5/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1039 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U50/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U50/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1040 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U50/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U50/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1041 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U50/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U50/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1042 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U501/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U501/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1043 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U501/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U501/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1044 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U501/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U501/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1045 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U502/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U502/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1046 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U502/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U502/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1047 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U502/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U502/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1048 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U503/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U503/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1049 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U503/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U503/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1050 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U503/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U503/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1051 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U505/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U505/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1052 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U505/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U505/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1053 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U505/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U505/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1054 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U507/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U507/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1055 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U507/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U507/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1056 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U507/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U507/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1057 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U508/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U508/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1058 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U508/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U508/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1059 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U508/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U508/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1060 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U51/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U51/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1061 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U51/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U51/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1062 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U51/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U51/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1063 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U511/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U511/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1064 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U511/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U511/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1065 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U511/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U511/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1066 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U512/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U512/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1067 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U512/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U512/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1068 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U512/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U512/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1069 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U513/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U513/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1070 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U513/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U513/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1071 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U513/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U513/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1072 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U515/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U515/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1073 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U515/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U515/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1074 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U515/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U515/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1075 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U517/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U517/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1076 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U517/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U517/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1077 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U517/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U517/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1078 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U518/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U518/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1079 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U518/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U518/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1080 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U518/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U518/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1081 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U52/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U52/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1082 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U52/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U52/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1083 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U52/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U52/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1084 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U521/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U521/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1085 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U521/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U521/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1086 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U521/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U521/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1087 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U522/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U522/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1088 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U522/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U522/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1089 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U522/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U522/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1090 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U523/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U523/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1091 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U523/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U523/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1092 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U523/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U523/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1093 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U525/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U525/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1094 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U525/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U525/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1095 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U525/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U525/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1096 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U527/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U527/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1097 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U527/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U527/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1098 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U527/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U527/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1099 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U528/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U528/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1100 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U528/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U528/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1101 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U528/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U528/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1102 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U531/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U531/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1103 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U531/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U531/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1104 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U531/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U531/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1105 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U532/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U532/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1106 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U532/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U532/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1107 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U532/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U532/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1108 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U533/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U533/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1109 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U533/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U533/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1110 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U533/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U533/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1111 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U535/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U535/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1112 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U535/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U535/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1113 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U535/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U535/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1114 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U537/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U537/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1115 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U537/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U537/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1116 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U537/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U537/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1117 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U538/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U538/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1118 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U538/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U538/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1119 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U538/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U538/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1120 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U54/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U54/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1121 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U54/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U54/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1122 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U54/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U54/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1123 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U541/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U541/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1124 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U541/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U541/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1125 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U541/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U541/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1126 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U542/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U542/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1127 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U542/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U542/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1128 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U542/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U542/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1129 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U543/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U543/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1130 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U543/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U543/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1131 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U543/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U543/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1132 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U545/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U545/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1133 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U545/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U545/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1134 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U545/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U545/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1135 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U547/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U547/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1136 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U547/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U547/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1137 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U547/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U547/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1138 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U548/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U548/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1139 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U548/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U548/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1140 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U548/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U548/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1141 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U55/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U55/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1142 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U55/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U55/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1143 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U55/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U55/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1144 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U551/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U551/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1145 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U551/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U551/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1146 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U551/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U551/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1147 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U552/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U552/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1148 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U552/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U552/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1149 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U552/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U552/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1150 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U553/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U553/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1151 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U553/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U553/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1152 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U553/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U553/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1153 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U57/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U57/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1154 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U57/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U57/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1155 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U57/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U57/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1156 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U58/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U58/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1157 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U58/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U58/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1158 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U58/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U58/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1159 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U59/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U59/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1160 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U59/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U59/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1161 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U59/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U59/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1162 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U6/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U6/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1163 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U6/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U6/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1164 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U6/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U6/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1165 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U60/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U60/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1166 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U60/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U60/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1167 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U60/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U60/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1168 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U61/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U61/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1169 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U61/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U61/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1170 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U61/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U61/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1171 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U62/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U62/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1172 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U62/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U62/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1173 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U62/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U62/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1174 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U64/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U64/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1175 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U64/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U64/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1176 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U64/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U64/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1177 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U65/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U65/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1178 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U65/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U65/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1179 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U65/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U65/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1180 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U67/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U67/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1181 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U67/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U67/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1182 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U67/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U67/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1183 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U68/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U68/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1184 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U68/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U68/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1185 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U68/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U68/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1186 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U69/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U69/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1187 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U69/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U69/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1188 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U69/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U69/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1189 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U7/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U7/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1190 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U7/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U7/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1191 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U7/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U7/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1192 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U70/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U70/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1193 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U70/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U70/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1194 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U70/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U70/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1195 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U71/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U71/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1196 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U71/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U71/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1197 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U71/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U71/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1198 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U74/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U74/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1199 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U74/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U74/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1200 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U74/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U74/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1201 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U75/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U75/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1202 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U75/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U75/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1203 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U75/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U75/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1204 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U76/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U76/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1205 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U76/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U76/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1206 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U76/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U76/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1207 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U77/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U77/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1208 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U77/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U77/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1209 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U77/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U77/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1210 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U78/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U78/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1211 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U78/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U78/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1212 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U78/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U78/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1213 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U79/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U79/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1214 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U79/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U79/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1215 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U79/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U79/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1216 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U8/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U8/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1217 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U8/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U8/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1218 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U8/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U8/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1219 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U82/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U82/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1220 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U82/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U82/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1221 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U82/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U82/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1222 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U83/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U83/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1223 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U83/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U83/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1224 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U83/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U83/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1225 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U84/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U84/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1226 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U84/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U84/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1227 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U84/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U84/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1228 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1229 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1230 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U85/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1231 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U86/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U86/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1232 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U86/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U86/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1233 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U86/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U86/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1234 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U89/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U89/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1235 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U89/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U89/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1236 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U89/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U89/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1237 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U9/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U9/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1238 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U9/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U9/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1239 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U9/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U9/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1240 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U90/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U90/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1241 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U90/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U90/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1242 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U90/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U90/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1243 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U91/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U91/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1244 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U91/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U91/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1245 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U91/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U91/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1246 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U92/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U92/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1247 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U92/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U92/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1248 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U92/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U92/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1249 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U93/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U93/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1250 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U93/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U93/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1251 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U93/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U93/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1252 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U94/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U94/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1253 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U94/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U94/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1254 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U94/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U94/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1255 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U97/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U97/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1256 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U97/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U97/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1257 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U97/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U97/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1258 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U98/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U98/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1259 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U98/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U98/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1260 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U98/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U98/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1261 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U99/dout__0 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U99/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1262 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U99/dout__1 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U99/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#1263 Warning
MREG Output pipelining  
DSP bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U99/dout__2 multiplier stage bd_0_i/hls_inst/inst/grp_stencil_Pipeline_stencil_label1_fu_136/mul_32s_32s_32_1_1_U99/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>


