#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001e1f6805090 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001e1f6803050 .scope module, "tb_alu_sum_32" "tb_alu_sum_32" 3 3;
 .timescale -9 -12;
v000001e1f6934320_0 .net "ALUFlags", 4 0, v000001e1f692faa0_0;  1 drivers
v000001e1f6933920_0 .var "a", 31 0;
v000001e1f6932340_0 .var "b", 31 0;
v000001e1f6933e20_0 .var "expected", 31 0;
v000001e1f6933a60_0 .var "expectedFlags", 4 0;
v000001e1f6934000_0 .var "op", 1 0;
v000001e1f6932d40_0 .net "y", 31 0, v000001e1f6932200_0;  1 drivers
S_000001e1f6803e10 .scope module, "DUT" "alu" 3 14, 4 8 0, S_000001e1f6803050;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 2 "op";
    .port_info 3 /OUTPUT 32 "y";
    .port_info 4 /OUTPUT 5 "ALUFlags";
P_000001e1f6808d50 .param/l "BS" 1 4 31, +C4<00000000000000000000000000011111>;
P_000001e1f6808d88 .param/l "EBS" 1 4 30, +C4<00000000000000000000000000000111>;
P_000001e1f6808dc0 .param/l "EXP_BITS" 1 4 24, +C4<00000000000000000000000000001000>;
P_000001e1f6808df8 .param/l "FRAC_BITS" 1 4 25, +C4<00000000000000000000000000010111>;
P_000001e1f6808e30 .param/l "MBS" 1 4 29, +C4<00000000000000000000000000010110>;
P_000001e1f6808e68 .param/l "SIGN_POS" 1 4 26, +C4<00000000000000000000000000011111>;
P_000001e1f6808ea0 .param/l "system" 0 4 8, +C4<00000000000000000000000000100000>;
L_000001e1f6a78bd0 .functor NOT 1, L_000001e1f6a49970, C4<0>, C4<0>, C4<0>;
L_000001e1f6a7a5a0 .functor AND 1, L_000001e1f6a51a30, L_000001e1f6a504f0, C4<1>, C4<1>;
L_000001e1f6a791f0 .functor AND 1, L_000001e1f6a51030, L_000001e1f6a51cb0, C4<1>, C4<1>;
L_000001e1f6a79b20 .functor OR 1, L_000001e1f6a79ff0, L_000001e1f6a79810, C4<0>, C4<0>;
L_000001e1f6a7a920 .functor OR 1, L_000001e1f6a79c70, L_000001e1f6a79340, C4<0>, C4<0>;
v000001e1f692faa0_0 .var "ALUFlags", 4 0;
v000001e1f69309a0_0 .net *"_ivl_1", 0 0, L_000001e1f6a49970;  1 drivers
L_000001e1f699cf20 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001e1f69316c0_0 .net/2u *"_ivl_12", 7 0, L_000001e1f699cf20;  1 drivers
v000001e1f6930720_0 .net *"_ivl_14", 0 0, L_000001e1f6a51a30;  1 drivers
L_000001e1f699cf68 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f6931e40_0 .net/2u *"_ivl_16", 22 0, L_000001e1f699cf68;  1 drivers
v000001e1f6931d00_0 .net *"_ivl_18", 0 0, L_000001e1f6a504f0;  1 drivers
v000001e1f69314e0_0 .net *"_ivl_2", 0 0, L_000001e1f6a78bd0;  1 drivers
L_000001e1f699cfb0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e1f692f960_0 .net/2u *"_ivl_22", 7 0, L_000001e1f699cfb0;  1 drivers
v000001e1f6931260_0 .net *"_ivl_24", 0 0, L_000001e1f6a51030;  1 drivers
L_000001e1f699cff8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f6931440_0 .net/2u *"_ivl_26", 22 0, L_000001e1f699cff8;  1 drivers
v000001e1f6930040_0 .net *"_ivl_28", 0 0, L_000001e1f6a51cb0;  1 drivers
v000001e1f6931580_0 .net *"_ivl_5", 30 0, L_000001e1f6a4ae10;  1 drivers
v000001e1f6930ea0_0 .net "a", 31 0, v000001e1f6933920_0;  1 drivers
v000001e1f692fdc0_0 .var "a_exp", 7 0;
v000001e1f6932020_0 .var "a_frac", 22 0;
v000001e1f6930400_0 .var "a_is_zero", 0 0;
v000001e1f6930d60_0 .net "add_y", 31 0, L_000001e1f6a39570;  1 drivers
v000001e1f6931800_0 .net "any_neg_inf", 0 0, L_000001e1f6a7a920;  1 drivers
v000001e1f69319e0_0 .net "any_pos_inf", 0 0, L_000001e1f6a79b20;  1 drivers
v000001e1f692fbe0_0 .net "b", 31 0, v000001e1f6932340_0;  1 drivers
v000001e1f6930fe0_0 .var "b_exp", 7 0;
v000001e1f6930220_0 .var "b_frac", 22 0;
v000001e1f6930540_0 .var "b_is_zero", 0 0;
v000001e1f6930f40_0 .net "div_y", 31 0, L_000001e1f6a4e330;  1 drivers
v000001e1f69305e0_0 .var "inx", 0 0;
v000001e1f69307c0_0 .net "is_inv_a", 0 0, L_000001e1f6a79c00;  1 drivers
v000001e1f69313a0_0 .net "is_inv_b", 0 0, L_000001e1f6a79960;  1 drivers
v000001e1f6930860_0 .net "is_neg_inf_a", 0 0, L_000001e1f6a79c70;  1 drivers
v000001e1f6931080_0 .net "is_neg_inf_b", 0 0, L_000001e1f6a79340;  1 drivers
v000001e1f6931120_0 .net "is_pos_inf_a", 0 0, L_000001e1f6a79ff0;  1 drivers
v000001e1f69311c0_0 .net "is_pos_inf_b", 0 0, L_000001e1f6a79810;  1 drivers
v000001e1f69318a0_0 .net "is_special", 0 0, L_000001e1f67790f0;  1 drivers
v000001e1f6931a80_0 .net "iv_div", 0 0, L_000001e1f6a7a1b0;  1 drivers
v000001e1f6931b20_0 .net "iv_mul", 0 0, L_000001e1f6a782a0;  1 drivers
v000001e1f69346e0_0 .var "iv_sel", 0 0;
v000001e1f6933ba0_0 .net "ix_add", 0 0, L_000001e1f6a1a0f0;  1 drivers
v000001e1f6934640_0 .net "ix_div", 0 0, L_000001e1f6a50590;  1 drivers
v000001e1f6933b00_0 .net "ix_mul", 0 0, L_000001e1f6a4c0d0;  1 drivers
v000001e1f69343c0_0 .var "ix_sel", 0 0;
v000001e1f6933740_0 .net "ix_sub", 0 0, L_000001e1f6a78460;  1 drivers
v000001e1f6932ac0_0 .net "mul_y", 31 0, L_000001e1f6a4d890;  1 drivers
v000001e1f6932e80_0 .net "op", 1 0, v000001e1f6934000_0;  1 drivers
v000001e1f6934140_0 .net "ov_add", 0 0, L_000001e1f6a397f0;  1 drivers
v000001e1f69341e0_0 .net "ov_div", 0 0, L_000001e1f6a51850;  1 drivers
v000001e1f6933ec0_0 .net "ov_mul", 0 0, L_000001e1f6a4d1b0;  1 drivers
v000001e1f6932f20_0 .var "ov_raw", 0 0;
v000001e1f69328e0_0 .net "ov_sub", 0 0, L_000001e1f6a4aaf0;  1 drivers
v000001e1f6932840_0 .var "ovf", 0 0;
v000001e1f6932fc0_0 .var "r_exp", 7 0;
v000001e1f6933060_0 .var "r_frac", 22 0;
v000001e1f6932c00_0 .var "r_is_inf", 0 0;
v000001e1f6933600_0 .var "r_is_sub", 0 0;
v000001e1f69331a0_0 .var "r_is_zero", 0 0;
v000001e1f6933f60_0 .var "sign_res", 0 0;
v000001e1f69320c0_0 .net "sp_exp", 7 0, L_000001e1f6a51670;  1 drivers
v000001e1f6932de0_0 .net "sp_frac", 22 0, L_000001e1f6a50c70;  1 drivers
v000001e1f6933d80_0 .net "special_div_zero", 0 0, L_000001e1f6779860;  1 drivers
v000001e1f69332e0_0 .net "special_invalid", 0 0, L_000001e1f6779160;  1 drivers
v000001e1f69337e0_0 .net "special_is_denorm", 0 0, L_000001e1f6a791f0;  1 drivers
v000001e1f69336a0_0 .net "special_is_inf", 0 0, L_000001e1f6a7a5a0;  1 drivers
v000001e1f6933100_0 .net "special_result", 31 0, v000001e1f6930360_0;  1 drivers
v000001e1f6933240_0 .net "sub_y", 31 0, L_000001e1f6a49b50;  1 drivers
v000001e1f6934280_0 .net "un_add", 0 0, L_000001e1f6a1a940;  1 drivers
v000001e1f6933c40_0 .net "un_div", 0 0, L_000001e1f6a51990;  1 drivers
v000001e1f6932b60_0 .net "un_mul", 0 0, L_000001e1f6a4d250;  1 drivers
v000001e1f6933ce0_0 .var "un_raw", 0 0;
v000001e1f69339c0_0 .net "un_sub", 0 0, L_000001e1f6a77510;  1 drivers
v000001e1f6933880_0 .var "unf", 0 0;
v000001e1f6932200_0 .var "y", 31 0;
v000001e1f6932980_0 .var "y_pre", 31 0;
v000001e1f6934460_0 .var "y_sel", 31 0;
E_000001e1f673f5e0/0 .event anyedge, v000001e1f68a3100_0, v000001e1f68a37e0_0, v000001e1f692fdc0_0, v000001e1f6932020_0;
E_000001e1f673f5e0/1 .event anyedge, v000001e1f6930fe0_0, v000001e1f6930220_0, v000001e1f692fe60_0, v000001e1f69300e0_0;
E_000001e1f673f5e0/2 .event anyedge, v000001e1f6931760_0, v000001e1f6930180_0, v000001e1f692ca80_0, v000001e1f692ce40_0;
E_000001e1f673f5e0/3 .event anyedge, v000001e1f69336a0_0, v000001e1f6931800_0, v000001e1f69319e0_0, v000001e1f69337e0_0;
E_000001e1f673f5e0/4 .event anyedge, v000001e1f6931f80_0, v000001e1f68a43c0_0, v000001e1f68a4e60_0, v000001e1f68a70c0_0;
E_000001e1f673f5e0/5 .event anyedge, v000001e1f68a7f20_0, v000001e1f6927f80_0, v000001e1f692a3c0_0, v000001e1f692bae0_0;
E_000001e1f673f5e0/6 .event anyedge, v000001e1f692b0e0_0, v000001e1f68b1340_0, v000001e1f68b5bc0_0, v000001e1f68af400_0;
E_000001e1f673f5e0/7 .event anyedge, v000001e1f68b5f80_0, v000001e1f68b3aa0_0, v000001e1f68ab9e0_0, v000001e1f68ac660_0;
E_000001e1f673f5e0/8 .event anyedge, v000001e1f68ab1c0_0, v000001e1f68acd40_0, v000001e1f68afa40_0, v000001e1f6934460_0;
E_000001e1f673f5e0/9 .event anyedge, v000001e1f6932f20_0, v000001e1f6933f60_0, v000001e1f6932980_0, v000001e1f6932fc0_0;
E_000001e1f673f5e0/10 .event anyedge, v000001e1f6933060_0, v000001e1f6932c00_0, v000001e1f6933600_0, v000001e1f6933ce0_0;
E_000001e1f673f5e0/11 .event anyedge, v000001e1f69331a0_0, v000001e1f6930400_0, v000001e1f6930540_0, v000001e1f69343c0_0;
E_000001e1f673f5e0/12 .event anyedge, v000001e1f6932840_0, v000001e1f6933880_0, v000001e1f69346e0_0, v000001e1f69305e0_0;
E_000001e1f673f5e0 .event/or E_000001e1f673f5e0/0, E_000001e1f673f5e0/1, E_000001e1f673f5e0/2, E_000001e1f673f5e0/3, E_000001e1f673f5e0/4, E_000001e1f673f5e0/5, E_000001e1f673f5e0/6, E_000001e1f673f5e0/7, E_000001e1f673f5e0/8, E_000001e1f673f5e0/9, E_000001e1f673f5e0/10, E_000001e1f673f5e0/11, E_000001e1f673f5e0/12;
L_000001e1f6a49970 .part v000001e1f6932340_0, 31, 1;
L_000001e1f6a4ae10 .part v000001e1f6932340_0, 0, 31;
L_000001e1f6a4a410 .concat [ 31 1 0 0], L_000001e1f6a4ae10, L_000001e1f6a78bd0;
L_000001e1f6a51670 .part v000001e1f6930360_0, 23, 8;
L_000001e1f6a50c70 .part v000001e1f6930360_0, 0, 23;
L_000001e1f6a51a30 .cmp/eq 8, L_000001e1f6a51670, L_000001e1f699cf20;
L_000001e1f6a504f0 .cmp/eq 23, L_000001e1f6a50c70, L_000001e1f699cf68;
L_000001e1f6a51030 .cmp/eq 8, L_000001e1f6a51670, L_000001e1f699cfb0;
L_000001e1f6a51cb0 .cmp/ne 23, L_000001e1f6a50c70, L_000001e1f699cff8;
S_000001e1f6289150 .scope module, "U_ADD" "Suma16Bits" 4 55, 5 219 0, S_000001e1f6803e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "S";
    .port_info 1 /INPUT 32 "R";
    .port_info 2 /OUTPUT 32 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inexact";
P_000001e1f676a420 .param/l "BS" 0 5 219, +C4<00000000000000000000000000011111>;
P_000001e1f676a458 .param/l "EBS" 0 5 219, +C4<00000000000000000000000000000111>;
P_000001e1f676a490 .param/l "MBS" 0 5 219, +C4<00000000000000000000000000010110>;
L_000001e1f69f6aa0 .functor OR 1, L_000001e1f69373e0, L_000001e1f69382e0, C4<0>, C4<0>;
L_000001e1f69f7210 .functor OR 1, L_000001e1f6938ec0, L_000001e1f69386a0, C4<0>, C4<0>;
L_000001e1f69f58b0 .functor XOR 1, L_000001e1f6939140, L_000001e1f6938c40, C4<0>, C4<0>;
L_000001e1f69f5a70 .functor AND 1, L_000001e1f69f58b0, L_000001e1f6939640, C4<1>, C4<1>;
L_000001e1f69f70c0 .functor AND 1, L_000001e1f69f5a70, L_000001e1f6939460, C4<1>, C4<1>;
L_000001e1f69f6800 .functor NOT 23, L_000001e1f6935f40, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_000001e1f69f71a0 .functor AND 1, L_000001e1f6939500, L_000001e1f69377a0, C4<1>, C4<1>;
L_000001e1f69f6a30 .functor NOT 23, L_000001e1f6935b80, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_000001e1f69f65d0 .functor AND 1, L_000001e1f69f71a0, L_000001e1f69395a0, C4<1>, C4<1>;
L_000001e1f69f6330 .functor NOT 8, L_000001e1f6936940, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001e1f69f69c0 .functor AND 1, L_000001e1f69f65d0, L_000001e1f6937520, C4<1>, C4<1>;
L_000001e1f69f6c60 .functor NOT 8, L_000001e1f69368a0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001e1f69f5990 .functor AND 1, L_000001e1f69f69c0, L_000001e1f6937840, C4<1>, C4<1>;
L_000001e1f69f6b10 .functor OR 1, L_000001e1f69f70c0, L_000001e1f69f5990, C4<0>, C4<0>;
L_000001e1f6a1b3c0 .functor AND 1, L_000001e1f69f58b0, L_000001e1f69f6b10, C4<1>, C4<1>;
L_000001e1f6a1a0f0 .functor BUFZ 1, L_000001e1f69f7210, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1a940 .functor AND 1, L_000001e1f6a37590, L_000001e1f6a1a0f0, C4<1>, C4<1>;
v000001e1f68a43c0_0 .net "F", 31 0, L_000001e1f6a39570;  alias, 1 drivers
v000001e1f68a37e0_0 .net "R", 31 0, v000001e1f6932340_0;  alias, 1 drivers
v000001e1f68a3100_0 .net "S", 31 0, v000001e1f6933920_0;  alias, 1 drivers
v000001e1f68a2160_0 .net *"_ivl_109", 0 0, L_000001e1f6a1b3c0;  1 drivers
L_000001e1f699afe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f68a22a0_0 .net/2u *"_ivl_110", 0 0, L_000001e1f699afe8;  1 drivers
v000001e1f68a25c0_0 .net *"_ivl_112", 0 0, L_000001e1f6a37bd0;  1 drivers
L_000001e1f699b030 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68a3560_0 .net/2u *"_ivl_116", 7 0, L_000001e1f699b030;  1 drivers
v000001e1f68a2980_0 .net *"_ivl_118", 7 0, L_000001e1f6a37810;  1 drivers
L_000001e1f699b078 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68a5400_0 .net/2u *"_ivl_123", 22 0, L_000001e1f699b078;  1 drivers
v000001e1f68a5860_0 .net *"_ivl_125", 22 0, L_000001e1f6a396b0;  1 drivers
L_000001e1f699b0c0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001e1f68a6f80_0 .net/2u *"_ivl_129", 7 0, L_000001e1f699b0c0;  1 drivers
L_000001e1f699b108 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68a69e0_0 .net/2u *"_ivl_133", 7 0, L_000001e1f699b108;  1 drivers
v000001e1f68a6940_0 .net *"_ivl_135", 0 0, L_000001e1f6a37590;  1 drivers
L_000001e1f699a970 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e1f68a64e0_0 .net/2u *"_ivl_16", 0 0, L_000001e1f699a970;  1 drivers
v000001e1f68a5040_0 .net *"_ivl_18", 23 0, L_000001e1f6937e80;  1 drivers
L_000001e1f699a9b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e1f68a5f40_0 .net/2u *"_ivl_22", 0 0, L_000001e1f699a9b8;  1 drivers
v000001e1f68a54a0_0 .net *"_ivl_24", 23 0, L_000001e1f6937ca0;  1 drivers
L_000001e1f699aa00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f68a6c60_0 .net/2u *"_ivl_28", 0 0, L_000001e1f699aa00;  1 drivers
L_000001e1f699aa48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f68a4f00_0 .net/2u *"_ivl_32", 0 0, L_000001e1f699aa48;  1 drivers
v000001e1f68a6b20_0 .net *"_ivl_41", 22 0, L_000001e1f6938740;  1 drivers
v000001e1f68a6580_0 .net *"_ivl_45", 22 0, L_000001e1f6939000;  1 drivers
v000001e1f68a5900_0 .net *"_ivl_52", 0 0, L_000001e1f6937700;  1 drivers
v000001e1f68a59a0_0 .net *"_ivl_54", 0 0, L_000001e1f6937480;  1 drivers
v000001e1f68a6ee0_0 .net *"_ivl_56", 0 0, L_000001e1f6938b00;  1 drivers
v000001e1f68a55e0_0 .net *"_ivl_58", 0 0, L_000001e1f6939320;  1 drivers
v000001e1f68a6da0_0 .net *"_ivl_60", 0 0, L_000001e1f69393c0;  1 drivers
v000001e1f68a5a40_0 .net *"_ivl_62", 0 0, L_000001e1f69396e0;  1 drivers
v000001e1f68a6e40_0 .net *"_ivl_66", 0 0, L_000001e1f6939640;  1 drivers
v000001e1f68a4b40_0 .net *"_ivl_69", 0 0, L_000001e1f69f5a70;  1 drivers
v000001e1f68a6a80_0 .net *"_ivl_70", 0 0, L_000001e1f6939460;  1 drivers
v000001e1f68a5ae0_0 .net *"_ivl_73", 0 0, L_000001e1f69f70c0;  1 drivers
v000001e1f68a66c0_0 .net *"_ivl_75", 0 0, L_000001e1f6939500;  1 drivers
v000001e1f68a6260_0 .net *"_ivl_76", 22 0, L_000001e1f69f6800;  1 drivers
v000001e1f68a6bc0_0 .net *"_ivl_79", 0 0, L_000001e1f69377a0;  1 drivers
v000001e1f68a6d00_0 .net *"_ivl_81", 0 0, L_000001e1f69f71a0;  1 drivers
v000001e1f68a5b80_0 .net *"_ivl_82", 22 0, L_000001e1f69f6a30;  1 drivers
v000001e1f68a6760_0 .net *"_ivl_85", 0 0, L_000001e1f69395a0;  1 drivers
v000001e1f68a5cc0_0 .net *"_ivl_87", 0 0, L_000001e1f69f65d0;  1 drivers
v000001e1f68a5fe0_0 .net *"_ivl_88", 7 0, L_000001e1f69f6330;  1 drivers
v000001e1f68a63a0_0 .net *"_ivl_91", 0 0, L_000001e1f6937520;  1 drivers
v000001e1f68a6440_0 .net *"_ivl_93", 0 0, L_000001e1f69f69c0;  1 drivers
v000001e1f68a4dc0_0 .net *"_ivl_94", 7 0, L_000001e1f69f6c60;  1 drivers
v000001e1f68a6620_0 .net *"_ivl_97", 0 0, L_000001e1f6937840;  1 drivers
v000001e1f68a52c0_0 .net *"_ivl_99", 0 0, L_000001e1f69f5990;  1 drivers
v000001e1f68a4be0_0 .net "boolean1", 0 0, L_000001e1f6938ce0;  1 drivers
v000001e1f68a5c20_0 .net "boolean2", 0 0, L_000001e1f69f58b0;  1 drivers
v000001e1f68a7020_0 .net "diff_exp1", 7 0, L_000001e1f6935e00;  1 drivers
v000001e1f68a4c80_0 .net "diff_exp2", 7 0, L_000001e1f69355e0;  1 drivers
v000001e1f68a48c0_0 .net "e1", 7 0, L_000001e1f6936940;  1 drivers
v000001e1f68a5e00_0 .net "e2", 7 0, L_000001e1f69368a0;  1 drivers
v000001e1f68a4960_0 .net "exp_aux", 7 0, L_000001e1f69390a0;  1 drivers
v000001e1f68a4d20_0 .net "exp_sum_add", 7 0, L_000001e1f69f32a0;  1 drivers
v000001e1f68a6800_0 .net "exp_sum_sub", 7 0, L_000001e1f6a1a7f0;  1 drivers
v000001e1f68a5d60_0 .net "final_exp", 7 0, L_000001e1f6a394d0;  1 drivers
v000001e1f68a5680_0 .net "g1", 0 0, L_000001e1f69381a0;  1 drivers
v000001e1f68a68a0_0 .net "g1_shift", 0 0, L_000001e1f6937200;  1 drivers
v000001e1f68a4a00_0 .net "g2", 0 0, L_000001e1f6938a60;  1 drivers
v000001e1f68a4aa0_0 .net "g2_shift", 0 0, L_000001e1f69391e0;  1 drivers
v000001e1f68a4e60_0 .net "inexact", 0 0, L_000001e1f6a1a0f0;  alias, 1 drivers
v000001e1f68a4fa0_0 .net "inexact_m1", 0 0, L_000001e1f6938ec0;  1 drivers
v000001e1f68a5180_0 .net "inexact_m2", 0 0, L_000001e1f69386a0;  1 drivers
v000001e1f68a50e0_0 .net "is_same_exp", 0 0, L_000001e1f6937f20;  1 drivers
v000001e1f68a5ea0_0 .net "is_zero_result", 0 0, L_000001e1f69f6b10;  1 drivers
v000001e1f68a5220_0 .net "lost_align", 0 0, L_000001e1f69f7210;  1 drivers
v000001e1f68a6080_0 .net "m1_10", 22 0, L_000001e1f69384c0;  1 drivers
v000001e1f68a5360_0 .net "m1_11", 23 0, L_000001e1f6938100;  1 drivers
v000001e1f68a5540_0 .net "m1_init", 22 0, L_000001e1f6935f40;  1 drivers
v000001e1f68a5720_0 .net "m1_shift", 23 0, L_000001e1f6938d80;  1 drivers
v000001e1f68a6120_0 .net "m2_10", 22 0, L_000001e1f69375c0;  1 drivers
v000001e1f68a61c0_0 .net "m2_11", 23 0, L_000001e1f6938ba0;  1 drivers
v000001e1f68a57c0_0 .net "m2_init", 22 0, L_000001e1f6935b80;  1 drivers
v000001e1f68a6300_0 .net "m2_shift", 23 0, L_000001e1f69372a0;  1 drivers
v000001e1f68a8560_0 .net "op_sum", 22 0, L_000001e1f6a392f0;  1 drivers
v000001e1f68a7480_0 .net "op_sum_add", 22 0, L_000001e1f69f3540;  1 drivers
v000001e1f68a91e0_0 .net "op_sum_sub", 22 0, L_000001e1f6a1bb30;  1 drivers
v000001e1f68a70c0_0 .net "overflow", 0 0, L_000001e1f6a397f0;  alias, 1 drivers
v000001e1f68a7200_0 .net "s1", 0 0, L_000001e1f6939140;  1 drivers
v000001e1f68a8b00_0 .net "s2", 0 0, L_000001e1f6938c40;  1 drivers
v000001e1f68a8100_0 .net "sign", 0 0, L_000001e1f6938600;  1 drivers
v000001e1f68a9280_0 .net "sticky_for_round", 0 0, L_000001e1f69f6aa0;  1 drivers
v000001e1f68a8ec0_0 .net "sticky_m1", 0 0, L_000001e1f69373e0;  1 drivers
v000001e1f68a7de0_0 .net "sticky_m2", 0 0, L_000001e1f69382e0;  1 drivers
v000001e1f68a7f20_0 .net "underflow", 0 0, L_000001e1f6a1a940;  alias, 1 drivers
L_000001e1f6935f40 .part v000001e1f6933920_0, 0, 23;
L_000001e1f6935b80 .part v000001e1f6932340_0, 0, 23;
L_000001e1f6936940 .part v000001e1f6933920_0, 23, 8;
L_000001e1f69368a0 .part v000001e1f6932340_0, 23, 8;
L_000001e1f6939140 .part v000001e1f6933920_0, 31, 1;
L_000001e1f6938c40 .part v000001e1f6932340_0, 31, 1;
L_000001e1f6938ce0 .cmp/gt 8, L_000001e1f6936940, L_000001e1f69368a0;
L_000001e1f6937f20 .cmp/eq 8, L_000001e1f6936940, L_000001e1f69368a0;
L_000001e1f6937e80 .concat [ 23 1 0 0], L_000001e1f6935f40, L_000001e1f699a970;
L_000001e1f6938100 .functor MUXZ 24, L_000001e1f6938d80, L_000001e1f6937e80, L_000001e1f6938ce0, C4<>;
L_000001e1f6937ca0 .concat [ 23 1 0 0], L_000001e1f6935b80, L_000001e1f699a9b8;
L_000001e1f6938ba0 .functor MUXZ 24, L_000001e1f6937ca0, L_000001e1f69372a0, L_000001e1f6938ce0, C4<>;
L_000001e1f69381a0 .functor MUXZ 1, L_000001e1f6937200, L_000001e1f699aa00, L_000001e1f6938ce0, C4<>;
L_000001e1f6938a60 .functor MUXZ 1, L_000001e1f699aa48, L_000001e1f69391e0, L_000001e1f6938ce0, C4<>;
L_000001e1f6938740 .part L_000001e1f6938d80, 0, 23;
L_000001e1f69384c0 .functor MUXZ 23, L_000001e1f6938740, L_000001e1f6935f40, L_000001e1f6938ce0, C4<>;
L_000001e1f6939000 .part L_000001e1f69372a0, 0, 23;
L_000001e1f69375c0 .functor MUXZ 23, L_000001e1f6935b80, L_000001e1f6939000, L_000001e1f6938ce0, C4<>;
L_000001e1f69390a0 .functor MUXZ 8, L_000001e1f69368a0, L_000001e1f6936940, L_000001e1f6938ce0, C4<>;
L_000001e1f6937700 .cmp/gt 8, L_000001e1f6936940, L_000001e1f69368a0;
L_000001e1f6937480 .cmp/gt 8, L_000001e1f69368a0, L_000001e1f6936940;
L_000001e1f6938b00 .cmp/ge 23, L_000001e1f6935f40, L_000001e1f6935b80;
L_000001e1f6939320 .functor MUXZ 1, L_000001e1f6938c40, L_000001e1f6939140, L_000001e1f6938b00, C4<>;
L_000001e1f69393c0 .functor MUXZ 1, L_000001e1f6939320, L_000001e1f6938c40, L_000001e1f6937480, C4<>;
L_000001e1f69396e0 .functor MUXZ 1, L_000001e1f69393c0, L_000001e1f6939140, L_000001e1f6937700, C4<>;
L_000001e1f6938600 .functor MUXZ 1, L_000001e1f6939140, L_000001e1f69396e0, L_000001e1f69f58b0, C4<>;
L_000001e1f6939640 .cmp/eq 23, L_000001e1f6935f40, L_000001e1f6935b80;
L_000001e1f6939460 .cmp/eq 8, L_000001e1f6936940, L_000001e1f69368a0;
L_000001e1f6939500 .reduce/nor L_000001e1f69f58b0;
L_000001e1f69377a0 .reduce/and L_000001e1f69f6800;
L_000001e1f69395a0 .reduce/and L_000001e1f69f6a30;
L_000001e1f6937520 .reduce/and L_000001e1f69f6330;
L_000001e1f6937840 .reduce/and L_000001e1f69f6c60;
L_000001e1f6a392f0 .functor MUXZ 23, L_000001e1f69f3540, L_000001e1f6a1bb30, L_000001e1f69f58b0, C4<>;
L_000001e1f6a394d0 .functor MUXZ 8, L_000001e1f69f32a0, L_000001e1f6a1a7f0, L_000001e1f69f58b0, C4<>;
L_000001e1f6a37bd0 .functor MUXZ 1, L_000001e1f6938600, L_000001e1f699afe8, L_000001e1f6a1b3c0, C4<>;
L_000001e1f6a37810 .functor MUXZ 8, L_000001e1f6a394d0, L_000001e1f699b030, L_000001e1f69f6b10, C4<>;
L_000001e1f6a39570 .concat8 [ 23 8 1 0], L_000001e1f6a396b0, L_000001e1f6a37810, L_000001e1f6a37bd0;
L_000001e1f6a396b0 .functor MUXZ 23, L_000001e1f6a392f0, L_000001e1f699b078, L_000001e1f69f6b10, C4<>;
L_000001e1f6a397f0 .cmp/eq 8, L_000001e1f6a394d0, L_000001e1f699b0c0;
L_000001e1f6a37590 .cmp/eq 8, L_000001e1f6a394d0, L_000001e1f699b108;
S_000001e1f62892e0 .scope module, "mshift1" "right_shift_pf_sum" 5 249, 5 61 0, S_000001e1f6289150;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "mantisa";
    .port_info 1 /INPUT 8 "shifts";
    .port_info 2 /OUTPUT 24 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_000001e1f676eb10 .param/l "BS" 0 5 61, +C4<00000000000000000000000000011111>;
P_000001e1f676eb48 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000111>;
P_000001e1f676eb80 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000010110>;
v000001e1f678bf50_0 .net "F", 23 0, L_000001e1f6938d80;  alias, 1 drivers
L_000001e1f699a850 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e1f678c130_0 .net/2u *"_ivl_0", 0 0, L_000001e1f699a850;  1 drivers
v000001e1f678a470_0 .net *"_ivl_13", 8 0, L_000001e1f6938240;  1 drivers
v000001e1f678a830_0 .net *"_ivl_17", 9 0, L_000001e1f6938e20;  1 drivers
L_000001e1f699a898 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f678c1d0_0 .net/2u *"_ivl_2", 9 0, L_000001e1f699a898;  1 drivers
v000001e1f678a330_0 .net "full_value", 33 0, L_000001e1f6938420;  1 drivers
v000001e1f678a3d0_0 .net "guard_bit", 0 0, L_000001e1f6937200;  alias, 1 drivers
v000001e1f678a5b0_0 .net "inexact_flag", 0 0, L_000001e1f6938ec0;  alias, 1 drivers
v000001e1f678a650_0 .net "mantisa", 22 0, L_000001e1f6935f40;  alias, 1 drivers
v000001e1f678a970_0 .net "shifted", 33 0, L_000001e1f6938920;  1 drivers
v000001e1f678aab0_0 .net "shifts", 7 0, L_000001e1f69355e0;  alias, 1 drivers
v000001e1f678ab50_0 .net "sticky_bits", 0 0, L_000001e1f69373e0;  alias, 1 drivers
L_000001e1f6938420 .concat [ 10 23 1 0], L_000001e1f699a898, L_000001e1f6935f40, L_000001e1f699a850;
L_000001e1f6938920 .shift/r 34, L_000001e1f6938420, L_000001e1f69355e0;
L_000001e1f6938d80 .part L_000001e1f6938920, 10, 24;
L_000001e1f6937200 .part L_000001e1f6938920, 9, 1;
L_000001e1f6938240 .part L_000001e1f6938920, 0, 9;
L_000001e1f69373e0 .reduce/or L_000001e1f6938240;
L_000001e1f6938e20 .part L_000001e1f6938920, 0, 10;
L_000001e1f6938ec0 .reduce/or L_000001e1f6938e20;
S_000001e1f6289470 .scope module, "mshift2" "right_shift_pf_sum" 5 252, 5 61 0, S_000001e1f6289150;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "mantisa";
    .port_info 1 /INPUT 8 "shifts";
    .port_info 2 /OUTPUT 24 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_000001e1f6292400 .param/l "BS" 0 5 61, +C4<00000000000000000000000000011111>;
P_000001e1f6292438 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000111>;
P_000001e1f6292470 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000010110>;
v000001e1f678ae70_0 .net "F", 23 0, L_000001e1f69372a0;  alias, 1 drivers
L_000001e1f699a8e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e1f678af10_0 .net/2u *"_ivl_0", 0 0, L_000001e1f699a8e0;  1 drivers
v000001e1f678afb0_0 .net *"_ivl_13", 8 0, L_000001e1f6939280;  1 drivers
v000001e1f678b0f0_0 .net *"_ivl_17", 9 0, L_000001e1f69389c0;  1 drivers
L_000001e1f699a928 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f678dad0_0 .net/2u *"_ivl_2", 9 0, L_000001e1f699a928;  1 drivers
v000001e1f678ecf0_0 .net "full_value", 33 0, L_000001e1f6938f60;  1 drivers
v000001e1f678cdb0_0 .net "guard_bit", 0 0, L_000001e1f69391e0;  alias, 1 drivers
v000001e1f678e750_0 .net "inexact_flag", 0 0, L_000001e1f69386a0;  alias, 1 drivers
v000001e1f678ed90_0 .net "mantisa", 22 0, L_000001e1f6935b80;  alias, 1 drivers
v000001e1f678d0d0_0 .net "shifted", 33 0, L_000001e1f6937de0;  1 drivers
v000001e1f678d710_0 .net "shifts", 7 0, L_000001e1f6935e00;  alias, 1 drivers
v000001e1f678f010_0 .net "sticky_bits", 0 0, L_000001e1f69382e0;  alias, 1 drivers
L_000001e1f6938f60 .concat [ 10 23 1 0], L_000001e1f699a928, L_000001e1f6935b80, L_000001e1f699a8e0;
L_000001e1f6937de0 .shift/r 34, L_000001e1f6938f60, L_000001e1f6935e00;
L_000001e1f69372a0 .part L_000001e1f6937de0, 10, 24;
L_000001e1f69391e0 .part L_000001e1f6937de0, 9, 1;
L_000001e1f6939280 .part L_000001e1f6937de0, 0, 9;
L_000001e1f69382e0 .reduce/or L_000001e1f6939280;
L_000001e1f69389c0 .part L_000001e1f6937de0, 0, 10;
L_000001e1f69386a0 .reduce/or L_000001e1f69389c0;
S_000001e1f629dbb0 .scope module, "rm" "RestaMantisa" 5 294, 5 130 0, S_000001e1f6289150;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "S";
    .port_info 1 /INPUT 23 "R";
    .port_info 2 /INPUT 1 "is_same_exp";
    .port_info 3 /INPUT 1 "is_mayus_exp";
    .port_info 4 /INPUT 8 "ExpIn";
    .port_info 5 /OUTPUT 8 "ExpOut";
    .port_info 6 /OUTPUT 23 "F";
P_000001e1f6803aa0 .param/l "BS" 0 5 130, +C4<00000000000000000000000000011111>;
P_000001e1f6803ad8 .param/l "EBS" 0 5 130, +C4<00000000000000000000000000000111>;
P_000001e1f6803b10 .param/l "MBS" 0 5 130, +C4<00000000000000000000000000010110>;
L_000001e1f6a26b80 .functor AND 1, L_000001e1f6a36f50, L_000001e1f6a34a70, C4<1>, C4<1>;
L_000001e1f6a299e0 .functor AND 1, L_000001e1f6937f20, L_000001e1f6a36ff0, C4<1>, C4<1>;
L_000001e1f6a28e10 .functor OR 1, L_000001e1f6a26b80, L_000001e1f6a299e0, C4<0>, C4<0>;
L_000001e1f6a28c50 .functor AND 1, L_000001e1f6a350b0, L_000001e1f6a35830, C4<1>, C4<1>;
L_000001e1f6a28940 .functor OR 1, L_000001e1f6a28c50, L_000001e1f6937f20, C4<0>, C4<0>;
L_000001e1f6a28cc0 .functor AND 1, L_000001e1f6938ce0, L_000001e1f6a358d0, C4<1>, C4<1>;
L_000001e1f6a280f0 .functor OR 1, L_000001e1f6a28940, L_000001e1f6a28cc0, C4<0>, C4<0>;
L_000001e1f6a1a7f0 .functor BUFZ 8, L_000001e1f6a39750, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001e1f6a1bb30 .functor BUFZ 23, L_000001e1f6a374f0, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
v000001e1f6863af0_0 .net "Debe", 23 0, L_000001e1f6a36c30;  1 drivers
v000001e1f6861f70_0 .net "Debe_e", 23 0, L_000001e1f6a36050;  1 drivers
v000001e1f6862010_0 .net "ExpAux", 7 0, L_000001e1f6a382b0;  1 drivers
v000001e1f6862830_0 .net "ExpFinal", 7 0, L_000001e1f6a39750;  1 drivers
v000001e1f68635f0_0 .net "ExpIn", 7 0, L_000001e1f69390a0;  alias, 1 drivers
v000001e1f6863050_0 .net "ExpOut", 7 0, L_000001e1f6a1a7f0;  alias, 1 drivers
v000001e1f6862f10_0 .net "ExpOutTemp", 7 0, L_000001e1f6a38490;  1 drivers
v000001e1f6863730_0 .net "F", 22 0, L_000001e1f6a1bb30;  alias, 1 drivers
v000001e1f68626f0_0 .net "FFinal", 22 0, L_000001e1f6a374f0;  1 drivers
v000001e1f6862790_0 .net "FTemp", 22 0, L_000001e1f6a39070;  1 drivers
v000001e1f6862d30_0 .net "FToRound", 27 0, L_000001e1f6a38530;  1 drivers
v000001e1f6862dd0_0 .net "F_aux", 22 0, L_000001e1f6a34d90;  1 drivers
v000001e1f6862e70_0 .net "F_aux_e", 22 0, L_000001e1f6a36910;  1 drivers
v000001e1f6863cd0_0 .net "F_to_use", 22 0, L_000001e1f6a34cf0;  1 drivers
v000001e1f6862330_0 .net "R", 22 0, L_000001e1f69375c0;  alias, 1 drivers
v000001e1f6861d90_0 .net "S", 22 0, L_000001e1f69384c0;  alias, 1 drivers
L_000001e1f699ad60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f68634b0_0 .net/2u *"_ivl_327", 0 0, L_000001e1f699ad60;  1 drivers
L_000001e1f699ada8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f68623d0_0 .net/2u *"_ivl_332", 0 0, L_000001e1f699ada8;  1 drivers
v000001e1f6861c50_0 .net *"_ivl_339", 0 0, L_000001e1f6a36f50;  1 drivers
v000001e1f6863410_0 .net *"_ivl_341", 0 0, L_000001e1f6a34a70;  1 drivers
v000001e1f6863a50_0 .net *"_ivl_343", 0 0, L_000001e1f6a26b80;  1 drivers
v000001e1f6863550_0 .net *"_ivl_345", 0 0, L_000001e1f6a36ff0;  1 drivers
v000001e1f68630f0_0 .net *"_ivl_347", 0 0, L_000001e1f6a299e0;  1 drivers
v000001e1f6863190_0 .net *"_ivl_351", 0 0, L_000001e1f6a350b0;  1 drivers
v000001e1f6863690_0 .net *"_ivl_353", 0 0, L_000001e1f6a35830;  1 drivers
v000001e1f6862150_0 .net *"_ivl_355", 0 0, L_000001e1f6a28c50;  1 drivers
v000001e1f6863b90_0 .net *"_ivl_357", 0 0, L_000001e1f6a28940;  1 drivers
v000001e1f68617f0_0 .net *"_ivl_359", 0 0, L_000001e1f6a358d0;  1 drivers
v000001e1f6861890_0 .net *"_ivl_361", 0 0, L_000001e1f6a28cc0;  1 drivers
v000001e1f68637d0_0 .net *"_ivl_367", 0 0, L_000001e1f6a34b10;  1 drivers
v000001e1f6862ab0_0 .net *"_ivl_372", 22 0, L_000001e1f6a38710;  1 drivers
L_000001e1f699ae38 .functor BUFT 1, C4<00000000000000000000000000010111>, C4<0>, C4<0>, C4<0>;
v000001e1f68639b0_0 .net/2u *"_ivl_376", 31 0, L_000001e1f699ae38;  1 drivers
v000001e1f6862290_0 .net *"_ivl_378", 31 0, L_000001e1f6a391b0;  1 drivers
L_000001e1f699ae80 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f6863d70_0 .net *"_ivl_381", 23 0, L_000001e1f699ae80;  1 drivers
v000001e1f6863c30_0 .net *"_ivl_382", 31 0, L_000001e1f6a376d0;  1 drivers
v000001e1f68628d0_0 .net *"_ivl_387", 4 0, L_000001e1f6a39390;  1 drivers
v000001e1f6863870_0 .net "cond_F_shift", 0 0, L_000001e1f6a280f0;  1 drivers
v000001e1f6862bf0_0 .net "cond_idx", 0 0, L_000001e1f6a28e10;  1 drivers
v000001e1f6862fb0_0 .net "idx", 7 0, L_000001e1f6a36d70;  1 drivers
v000001e1f6861930_0 .net "idx_e", 7 0, L_000001e1f6a360f0;  1 drivers
v000001e1f6863230_0 .net "idx_to_use", 7 0, L_000001e1f6a34930;  1 drivers
v000001e1f6862470_0 .net "is_mayus_exp", 0 0, L_000001e1f6938ce0;  alias, 1 drivers
v000001e1f6862b50_0 .net "is_same_exp", 0 0, L_000001e1f6937f20;  alias, 1 drivers
v000001e1f6863910_0 .net "lost_bits", 22 0, L_000001e1f6a37d10;  1 drivers
L_000001e1f693dd80 .part L_000001e1f69384c0, 0, 1;
L_000001e1f693cac0 .part L_000001e1f69375c0, 0, 1;
L_000001e1f693de20 .part L_000001e1f6a36c30, 0, 1;
L_000001e1f693d100 .part L_000001e1f69375c0, 0, 1;
L_000001e1f693c200 .part L_000001e1f69384c0, 0, 1;
L_000001e1f693d240 .part L_000001e1f6a36050, 0, 1;
L_000001e1f693d2e0 .part L_000001e1f69384c0, 1, 1;
L_000001e1f693da60 .part L_000001e1f69375c0, 1, 1;
L_000001e1f693d380 .part L_000001e1f6a36c30, 1, 1;
L_000001e1f693c2a0 .part L_000001e1f69375c0, 1, 1;
L_000001e1f693c480 .part L_000001e1f69384c0, 1, 1;
L_000001e1f693d420 .part L_000001e1f6a36050, 1, 1;
L_000001e1f693cc00 .part L_000001e1f69384c0, 2, 1;
L_000001e1f693c0c0 .part L_000001e1f69375c0, 2, 1;
L_000001e1f693d880 .part L_000001e1f6a36c30, 2, 1;
L_000001e1f693c3e0 .part L_000001e1f69375c0, 2, 1;
L_000001e1f693c520 .part L_000001e1f69384c0, 2, 1;
L_000001e1f693db00 .part L_000001e1f6a36050, 2, 1;
L_000001e1f693d920 .part L_000001e1f69384c0, 3, 1;
L_000001e1f693dba0 .part L_000001e1f69375c0, 3, 1;
L_000001e1f693c5c0 .part L_000001e1f6a36c30, 3, 1;
L_000001e1f693dce0 .part L_000001e1f69375c0, 3, 1;
L_000001e1f693cca0 .part L_000001e1f69384c0, 3, 1;
L_000001e1f693c660 .part L_000001e1f6a36050, 3, 1;
L_000001e1f693d4c0 .part L_000001e1f69384c0, 4, 1;
L_000001e1f693c700 .part L_000001e1f69375c0, 4, 1;
L_000001e1f693d9c0 .part L_000001e1f6a36c30, 4, 1;
L_000001e1f691f600 .part L_000001e1f69375c0, 4, 1;
L_000001e1f691f060 .part L_000001e1f69384c0, 4, 1;
L_000001e1f691ed40 .part L_000001e1f6a36050, 4, 1;
L_000001e1f691f740 .part L_000001e1f69384c0, 5, 1;
L_000001e1f691f560 .part L_000001e1f69375c0, 5, 1;
L_000001e1f6920140 .part L_000001e1f6a36c30, 5, 1;
L_000001e1f691e660 .part L_000001e1f69375c0, 5, 1;
L_000001e1f691e700 .part L_000001e1f69384c0, 5, 1;
L_000001e1f691e520 .part L_000001e1f6a36050, 5, 1;
L_000001e1f691e2a0 .part L_000001e1f69384c0, 6, 1;
L_000001e1f691f4c0 .part L_000001e1f69375c0, 6, 1;
L_000001e1f69201e0 .part L_000001e1f6a36c30, 6, 1;
L_000001e1f691f240 .part L_000001e1f69375c0, 6, 1;
L_000001e1f691fec0 .part L_000001e1f69384c0, 6, 1;
L_000001e1f691fa60 .part L_000001e1f6a36050, 6, 1;
L_000001e1f691ff60 .part L_000001e1f69384c0, 7, 1;
L_000001e1f691e200 .part L_000001e1f69375c0, 7, 1;
L_000001e1f691e5c0 .part L_000001e1f6a36c30, 7, 1;
L_000001e1f691eac0 .part L_000001e1f69375c0, 7, 1;
L_000001e1f691fb00 .part L_000001e1f69384c0, 7, 1;
L_000001e1f691f100 .part L_000001e1f6a36050, 7, 1;
L_000001e1f691e340 .part L_000001e1f69384c0, 8, 1;
L_000001e1f691f7e0 .part L_000001e1f69375c0, 8, 1;
L_000001e1f691eca0 .part L_000001e1f6a36c30, 8, 1;
L_000001e1f691e480 .part L_000001e1f69375c0, 8, 1;
L_000001e1f691fce0 .part L_000001e1f69384c0, 8, 1;
L_000001e1f6920320 .part L_000001e1f6a36050, 8, 1;
L_000001e1f691e7a0 .part L_000001e1f69384c0, 9, 1;
L_000001e1f691f9c0 .part L_000001e1f69375c0, 9, 1;
L_000001e1f691fd80 .part L_000001e1f6a36c30, 9, 1;
L_000001e1f691fe20 .part L_000001e1f69375c0, 9, 1;
L_000001e1f6920500 .part L_000001e1f69384c0, 9, 1;
L_000001e1f691f1a0 .part L_000001e1f6a36050, 9, 1;
L_000001e1f691eb60 .part L_000001e1f69384c0, 10, 1;
L_000001e1f691e3e0 .part L_000001e1f69375c0, 10, 1;
L_000001e1f691f380 .part L_000001e1f6a36c30, 10, 1;
L_000001e1f69203c0 .part L_000001e1f69375c0, 10, 1;
L_000001e1f691f880 .part L_000001e1f69384c0, 10, 1;
L_000001e1f691ec00 .part L_000001e1f6a36050, 10, 1;
L_000001e1f691fba0 .part L_000001e1f69384c0, 11, 1;
L_000001e1f691f920 .part L_000001e1f69375c0, 11, 1;
L_000001e1f691fc40 .part L_000001e1f6a36c30, 11, 1;
L_000001e1f6920000 .part L_000001e1f69375c0, 11, 1;
L_000001e1f691e840 .part L_000001e1f69384c0, 11, 1;
L_000001e1f691e8e0 .part L_000001e1f6a36050, 11, 1;
L_000001e1f691f6a0 .part L_000001e1f69384c0, 12, 1;
L_000001e1f6920280 .part L_000001e1f69375c0, 12, 1;
L_000001e1f6920460 .part L_000001e1f6a36c30, 12, 1;
L_000001e1f691e980 .part L_000001e1f69375c0, 12, 1;
L_000001e1f691ea20 .part L_000001e1f69384c0, 12, 1;
L_000001e1f691f2e0 .part L_000001e1f6a36050, 12, 1;
L_000001e1f69200a0 .part L_000001e1f69384c0, 13, 1;
L_000001e1f69205a0 .part L_000001e1f69375c0, 13, 1;
L_000001e1f6920640 .part L_000001e1f6a36c30, 13, 1;
L_000001e1f69206e0 .part L_000001e1f69375c0, 13, 1;
L_000001e1f6920780 .part L_000001e1f69384c0, 13, 1;
L_000001e1f6920820 .part L_000001e1f6a36050, 13, 1;
L_000001e1f691ede0 .part L_000001e1f69384c0, 14, 1;
L_000001e1f691ee80 .part L_000001e1f69375c0, 14, 1;
L_000001e1f691e0c0 .part L_000001e1f6a36c30, 14, 1;
L_000001e1f691ef20 .part L_000001e1f69375c0, 14, 1;
L_000001e1f691e160 .part L_000001e1f69384c0, 14, 1;
L_000001e1f691efc0 .part L_000001e1f6a36050, 14, 1;
L_000001e1f691f420 .part L_000001e1f69384c0, 15, 1;
L_000001e1f6a35970 .part L_000001e1f69375c0, 15, 1;
L_000001e1f6a355b0 .part L_000001e1f6a36c30, 15, 1;
L_000001e1f6a36eb0 .part L_000001e1f69375c0, 15, 1;
L_000001e1f6a34bb0 .part L_000001e1f69384c0, 15, 1;
L_000001e1f6a36a50 .part L_000001e1f6a36050, 15, 1;
L_000001e1f6a35470 .part L_000001e1f69384c0, 16, 1;
L_000001e1f6a36af0 .part L_000001e1f69375c0, 16, 1;
L_000001e1f6a36550 .part L_000001e1f6a36c30, 16, 1;
L_000001e1f6a36cd0 .part L_000001e1f69375c0, 16, 1;
L_000001e1f6a365f0 .part L_000001e1f69384c0, 16, 1;
L_000001e1f6a36870 .part L_000001e1f6a36050, 16, 1;
L_000001e1f6a36190 .part L_000001e1f69384c0, 17, 1;
L_000001e1f6a35650 .part L_000001e1f69375c0, 17, 1;
L_000001e1f6a37090 .part L_000001e1f6a36c30, 17, 1;
L_000001e1f6a36410 .part L_000001e1f69375c0, 17, 1;
L_000001e1f6a36e10 .part L_000001e1f69384c0, 17, 1;
L_000001e1f6a35290 .part L_000001e1f6a36050, 17, 1;
L_000001e1f6a34c50 .part L_000001e1f69384c0, 18, 1;
L_000001e1f6a362d0 .part L_000001e1f69375c0, 18, 1;
L_000001e1f6a36370 .part L_000001e1f6a36c30, 18, 1;
L_000001e1f6a35330 .part L_000001e1f69375c0, 18, 1;
L_000001e1f6a35c90 .part L_000001e1f69384c0, 18, 1;
L_000001e1f6a349d0 .part L_000001e1f6a36050, 18, 1;
L_000001e1f6a36230 .part L_000001e1f69384c0, 19, 1;
L_000001e1f6a364b0 .part L_000001e1f69375c0, 19, 1;
L_000001e1f6a35150 .part L_000001e1f6a36c30, 19, 1;
L_000001e1f6a35a10 .part L_000001e1f69375c0, 19, 1;
L_000001e1f6a35e70 .part L_000001e1f69384c0, 19, 1;
L_000001e1f6a35ab0 .part L_000001e1f6a36050, 19, 1;
L_000001e1f6a36690 .part L_000001e1f69384c0, 20, 1;
L_000001e1f6a35f10 .part L_000001e1f69375c0, 20, 1;
L_000001e1f6a35d30 .part L_000001e1f6a36c30, 20, 1;
L_000001e1f6a369b0 .part L_000001e1f69375c0, 20, 1;
L_000001e1f6a36730 .part L_000001e1f69384c0, 20, 1;
L_000001e1f6a356f0 .part L_000001e1f6a36050, 20, 1;
L_000001e1f6a35bf0 .part L_000001e1f69384c0, 21, 1;
L_000001e1f6a35510 .part L_000001e1f69375c0, 21, 1;
L_000001e1f6a36b90 .part L_000001e1f6a36c30, 21, 1;
L_000001e1f6a353d0 .part L_000001e1f69375c0, 21, 1;
L_000001e1f6a35fb0 .part L_000001e1f69384c0, 21, 1;
L_000001e1f6a35dd0 .part L_000001e1f6a36050, 21, 1;
L_000001e1f6a367d0 .part L_000001e1f69384c0, 22, 1;
L_000001e1f6a34ed0 .part L_000001e1f69375c0, 22, 1;
L_000001e1f6a34f70 .part L_000001e1f6a36c30, 22, 1;
LS_000001e1f6a34d90_0_0 .concat8 [ 1 1 1 1], L_000001e1f69f2270, L_000001e1f69f29e0, L_000001e1f6a1ed10, L_000001e1f6a1e300;
LS_000001e1f6a34d90_0_4 .concat8 [ 1 1 1 1], L_000001e1f6a1e220, L_000001e1f6a1fcd0, L_000001e1f6a1fe20, L_000001e1f6a20910;
LS_000001e1f6a34d90_0_8 .concat8 [ 1 1 1 1], L_000001e1f6a21010, L_000001e1f6a226d0, L_000001e1f6a21470, L_000001e1f6a21b70;
LS_000001e1f6a34d90_0_12 .concat8 [ 1 1 1 1], L_000001e1f6a241f0, L_000001e1f6a24650, L_000001e1f6a23fc0, L_000001e1f6a235b0;
LS_000001e1f6a34d90_0_16 .concat8 [ 1 1 1 1], L_000001e1f6a25840, L_000001e1f6a25a00, L_000001e1f6a251b0, L_000001e1f6a25300;
LS_000001e1f6a34d90_0_20 .concat8 [ 1 1 1 0], L_000001e1f6a264f0, L_000001e1f6a27280, L_000001e1f6a268e0;
LS_000001e1f6a34d90_1_0 .concat8 [ 4 4 4 4], LS_000001e1f6a34d90_0_0, LS_000001e1f6a34d90_0_4, LS_000001e1f6a34d90_0_8, LS_000001e1f6a34d90_0_12;
LS_000001e1f6a34d90_1_4 .concat8 [ 4 3 0 0], LS_000001e1f6a34d90_0_16, LS_000001e1f6a34d90_0_20;
L_000001e1f6a34d90 .concat8 [ 16 7 0 0], LS_000001e1f6a34d90_1_0, LS_000001e1f6a34d90_1_4;
L_000001e1f6a35010 .part L_000001e1f69375c0, 22, 1;
L_000001e1f6a35790 .part L_000001e1f69384c0, 22, 1;
L_000001e1f6a35b50 .part L_000001e1f6a36050, 22, 1;
LS_000001e1f6a36910_0_0 .concat8 [ 1 1 1 1], L_000001e1f69f25f0, L_000001e1f6a1e920, L_000001e1f6a1eae0, L_000001e1f6a1ee60;
LS_000001e1f6a36910_0_4 .concat8 [ 1 1 1 1], L_000001e1f6a1e1b0, L_000001e1f6a20c20, L_000001e1f6a20a60, L_000001e1f6a202f0;
LS_000001e1f6a36910_0_8 .concat8 [ 1 1 1 1], L_000001e1f6a21e10, L_000001e1f6a21550, L_000001e1f6a21c50, L_000001e1f6a22ba0;
LS_000001e1f6a36910_0_12 .concat8 [ 1 1 1 1], L_000001e1f6a24030, L_000001e1f6a23d90, L_000001e1f6a24340, L_000001e1f6a257d0;
LS_000001e1f6a36910_0_16 .concat8 [ 1 1 1 1], L_000001e1f6a25d10, L_000001e1f6a25450, L_000001e1f6a24b20, L_000001e1f6a27ec0;
LS_000001e1f6a36910_0_20 .concat8 [ 1 1 1 0], L_000001e1f6a26f70, L_000001e1f6a26720, L_000001e1f6a26b10;
LS_000001e1f6a36910_1_0 .concat8 [ 4 4 4 4], LS_000001e1f6a36910_0_0, LS_000001e1f6a36910_0_4, LS_000001e1f6a36910_0_8, LS_000001e1f6a36910_0_12;
LS_000001e1f6a36910_1_4 .concat8 [ 4 3 0 0], LS_000001e1f6a36910_0_16, LS_000001e1f6a36910_0_20;
L_000001e1f6a36910 .concat8 [ 16 7 0 0], LS_000001e1f6a36910_1_0, LS_000001e1f6a36910_1_4;
LS_000001e1f6a36c30_0_0 .concat8 [ 1 1 1 1], L_000001e1f699ad60, L_000001e1f69f3c40, L_000001e1f69f2900, L_000001e1f6a1e8b0;
LS_000001e1f6a36c30_0_4 .concat8 [ 1 1 1 1], L_000001e1f6a1eb50, L_000001e1f6a1f170, L_000001e1f6a1fc60, L_000001e1f6a206e0;
LS_000001e1f6a36c30_0_8 .concat8 [ 1 1 1 1], L_000001e1f6a1fdb0, L_000001e1f6a1f9c0, L_000001e1f6a229e0, L_000001e1f6a22c80;
LS_000001e1f6a36c30_0_12 .concat8 [ 1 1 1 1], L_000001e1f6a22ac0, L_000001e1f6a22040, L_000001e1f6a23e00, L_000001e1f6a23f50;
LS_000001e1f6a36c30_0_16 .concat8 [ 1 1 1 1], L_000001e1f6a24500, L_000001e1f6a25610, L_000001e1f6a25990, L_000001e1f6a25bc0;
LS_000001e1f6a36c30_0_20 .concat8 [ 1 1 1 1], L_000001e1f6a25680, L_000001e1f6a27e50, L_000001e1f6a27ad0, L_000001e1f6a27440;
LS_000001e1f6a36c30_1_0 .concat8 [ 4 4 4 4], LS_000001e1f6a36c30_0_0, LS_000001e1f6a36c30_0_4, LS_000001e1f6a36c30_0_8, LS_000001e1f6a36c30_0_12;
LS_000001e1f6a36c30_1_4 .concat8 [ 4 4 0 0], LS_000001e1f6a36c30_0_16, LS_000001e1f6a36c30_0_20;
L_000001e1f6a36c30 .concat8 [ 16 8 0 0], LS_000001e1f6a36c30_1_0, LS_000001e1f6a36c30_1_4;
LS_000001e1f6a36050_0_0 .concat8 [ 1 1 1 1], L_000001e1f699ada8, L_000001e1f69f2580, L_000001e1f6a1e4c0, L_000001e1f6a1e680;
LS_000001e1f6a36050_0_4 .concat8 [ 1 1 1 1], L_000001e1f6a1dab0, L_000001e1f6a1e060, L_000001e1f6a20520, L_000001e1f6a1fe90;
LS_000001e1f6a36050_0_8 .concat8 [ 1 1 1 1], L_000001e1f6a20ad0, L_000001e1f6a224a0, L_000001e1f6a22270, L_000001e1f6a22740;
LS_000001e1f6a36050_0_12 .concat8 [ 1 1 1 1], L_000001e1f6a21630, L_000001e1f6a23cb0, L_000001e1f6a238c0, L_000001e1f6a23620;
LS_000001e1f6a36050_0_16 .concat8 [ 1 1 1 1], L_000001e1f6a234d0, L_000001e1f6a254c0, L_000001e1f6a25e60, L_000001e1f6a24a40;
LS_000001e1f6a36050_0_20 .concat8 [ 1 1 1 1], L_000001e1f6a26f00, L_000001e1f6a26bf0, L_000001e1f6a26950, L_000001e1f6a266b0;
LS_000001e1f6a36050_1_0 .concat8 [ 4 4 4 4], LS_000001e1f6a36050_0_0, LS_000001e1f6a36050_0_4, LS_000001e1f6a36050_0_8, LS_000001e1f6a36050_0_12;
LS_000001e1f6a36050_1_4 .concat8 [ 4 4 0 0], LS_000001e1f6a36050_0_16, LS_000001e1f6a36050_0_20;
L_000001e1f6a36050 .concat8 [ 16 8 0 0], LS_000001e1f6a36050_1_0, LS_000001e1f6a36050_1_4;
L_000001e1f6a36d70 .ufunc/vec4 TD_tb_alu_sum_32.DUT.U_ADD.rm.first_one_9bits, 8, L_000001e1f6a34d90 (v000001e1f678e070_0) S_000001e1f629dd40;
L_000001e1f6a360f0 .ufunc/vec4 TD_tb_alu_sum_32.DUT.U_ADD.rm.first_one_9bits, 8, L_000001e1f6a36910 (v000001e1f678e070_0) S_000001e1f629dd40;
L_000001e1f6a36f50 .reduce/nor L_000001e1f6938ce0;
L_000001e1f6a34a70 .reduce/nor L_000001e1f6937f20;
L_000001e1f6a36ff0 .part L_000001e1f6a36c30, 23, 1;
L_000001e1f6a350b0 .reduce/nor L_000001e1f6938ce0;
L_000001e1f6a35830 .part L_000001e1f6a36050, 23, 1;
L_000001e1f6a358d0 .part L_000001e1f6a36c30, 23, 1;
L_000001e1f6a34930 .functor MUXZ 8, L_000001e1f6a36d70, L_000001e1f6a360f0, L_000001e1f6a28e10, C4<>;
L_000001e1f6a34b10 .reduce/nor L_000001e1f6938ce0;
L_000001e1f6a34cf0 .functor MUXZ 23, L_000001e1f6a34d90, L_000001e1f6a36910, L_000001e1f6a34b10, C4<>;
L_000001e1f6a38490 .functor MUXZ 8, L_000001e1f69390a0, L_000001e1f6a382b0, L_000001e1f6a280f0, C4<>;
L_000001e1f6a38710 .shift/l 23, L_000001e1f6a34cf0, L_000001e1f6a34930;
L_000001e1f6a39070 .functor MUXZ 23, L_000001e1f6a34cf0, L_000001e1f6a38710, L_000001e1f6a280f0, C4<>;
L_000001e1f6a391b0 .concat [ 8 24 0 0], L_000001e1f6a34930, L_000001e1f699ae80;
L_000001e1f6a376d0 .arith/sub 32, L_000001e1f699ae38, L_000001e1f6a391b0;
L_000001e1f6a37d10 .shift/r 23, L_000001e1f6a34cf0, L_000001e1f6a376d0;
L_000001e1f6a39390 .part L_000001e1f6a37d10, 0, 5;
L_000001e1f6a38530 .concat [ 5 23 0 0], L_000001e1f6a39390, L_000001e1f6a39070;
L_000001e1f6a39610 .part L_000001e1f6a38530, 0, 15;
S_000001e1f629dd40 .scope function.vec4.s8, "first_one_9bits" "first_one_9bits" 5 142, 5 142 0, S_000001e1f629dbb0;
 .timescale -9 -12;
; Variable first_one_9bits is vec4 return value of scope S_000001e1f629dd40
v000001e1f678ebb0_0 .var "found", 0 0;
v000001e1f678d7b0_0 .var/i "idx", 31 0;
v000001e1f678e070_0 .var "val", 22 0;
TD_tb_alu_sum_32.DUT.U_ADD.rm.first_one_9bits ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f678ebb0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 22, 0, 32;
    %store/vec4 v000001e1f678d7b0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001e1f678d7b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001e1f678e070_0;
    %load/vec4 v000001e1f678d7b0_0;
    %part/s 1;
    %load/vec4 v000001e1f678ebb0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v000001e1f678d7b0_0;
    %sub;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f678ebb0_0, 0, 1;
T_0.2 ;
    %load/vec4 v000001e1f678d7b0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001e1f678d7b0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000001e1f629ded0 .scope generate, "genblk1[0]" "genblk1[0]" 5 168, 5 168 0, S_000001e1f629dbb0;
 .timescale -9 -12;
P_000001e1f673f8a0 .param/l "i" 0 5 168, +C4<00>;
S_000001e1f629f490 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f629ded0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f69f2970 .functor NOT 1, L_000001e1f693dd80, C4<0>, C4<0>, C4<0>;
L_000001e1f69f3310 .functor AND 1, L_000001e1f69f2970, L_000001e1f693cac0, C4<1>, C4<1>;
L_000001e1f69f2200 .functor NOT 1, L_000001e1f693dd80, C4<0>, C4<0>, C4<0>;
L_000001e1f69f38c0 .functor AND 1, L_000001e1f69f2200, L_000001e1f693de20, C4<1>, C4<1>;
L_000001e1f69f3380 .functor OR 1, L_000001e1f69f3310, L_000001e1f69f38c0, C4<0>, C4<0>;
L_000001e1f69f3b60 .functor AND 1, L_000001e1f693cac0, L_000001e1f693de20, C4<1>, C4<1>;
L_000001e1f69f3c40 .functor OR 1, L_000001e1f69f3380, L_000001e1f69f3b60, C4<0>, C4<0>;
L_000001e1f69f20b0 .functor XOR 1, L_000001e1f693dd80, L_000001e1f693cac0, C4<0>, C4<0>;
L_000001e1f69f2270 .functor XOR 1, L_000001e1f69f20b0, L_000001e1f693de20, C4<0>, C4<0>;
v000001e1f678db70_0 .net "Debe", 0 0, L_000001e1f69f3c40;  1 drivers
v000001e1f678e890_0 .net "Din", 0 0, L_000001e1f693de20;  1 drivers
v000001e1f678d490_0 .net "Dout", 0 0, L_000001e1f69f2270;  1 drivers
v000001e1f678e930_0 .net "Ri", 0 0, L_000001e1f693cac0;  1 drivers
v000001e1f678ee30_0 .net "Si", 0 0, L_000001e1f693dd80;  1 drivers
v000001e1f678d5d0_0 .net *"_ivl_0", 0 0, L_000001e1f69f2970;  1 drivers
v000001e1f678ddf0_0 .net *"_ivl_10", 0 0, L_000001e1f69f3b60;  1 drivers
v000001e1f678eed0_0 .net *"_ivl_14", 0 0, L_000001e1f69f20b0;  1 drivers
v000001e1f678d670_0 .net *"_ivl_2", 0 0, L_000001e1f69f3310;  1 drivers
v000001e1f678ef70_0 .net *"_ivl_4", 0 0, L_000001e1f69f2200;  1 drivers
v000001e1f678f0b0_0 .net *"_ivl_6", 0 0, L_000001e1f69f38c0;  1 drivers
v000001e1f678e110_0 .net *"_ivl_8", 0 0, L_000001e1f69f3380;  1 drivers
S_000001e1f629f620 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f629ded0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f69f2350 .functor NOT 1, L_000001e1f693d100, C4<0>, C4<0>, C4<0>;
L_000001e1f69f30e0 .functor AND 1, L_000001e1f69f2350, L_000001e1f693c200, C4<1>, C4<1>;
L_000001e1f69f23c0 .functor NOT 1, L_000001e1f693d100, C4<0>, C4<0>, C4<0>;
L_000001e1f69f35b0 .functor AND 1, L_000001e1f69f23c0, L_000001e1f693d240, C4<1>, C4<1>;
L_000001e1f69f2e40 .functor OR 1, L_000001e1f69f30e0, L_000001e1f69f35b0, C4<0>, C4<0>;
L_000001e1f69f2430 .functor AND 1, L_000001e1f693c200, L_000001e1f693d240, C4<1>, C4<1>;
L_000001e1f69f2580 .functor OR 1, L_000001e1f69f2e40, L_000001e1f69f2430, C4<0>, C4<0>;
L_000001e1f69f3620 .functor XOR 1, L_000001e1f693d100, L_000001e1f693c200, C4<0>, C4<0>;
L_000001e1f69f25f0 .functor XOR 1, L_000001e1f69f3620, L_000001e1f693d240, C4<0>, C4<0>;
v000001e1f678e250_0 .net "Debe", 0 0, L_000001e1f69f2580;  1 drivers
v000001e1f678d850_0 .net "Din", 0 0, L_000001e1f693d240;  1 drivers
v000001e1f678cf90_0 .net "Dout", 0 0, L_000001e1f69f25f0;  1 drivers
v000001e1f678d990_0 .net "Ri", 0 0, L_000001e1f693c200;  1 drivers
v000001e1f678d8f0_0 .net "Si", 0 0, L_000001e1f693d100;  1 drivers
v000001e1f678ce50_0 .net *"_ivl_0", 0 0, L_000001e1f69f2350;  1 drivers
v000001e1f678dd50_0 .net *"_ivl_10", 0 0, L_000001e1f69f2430;  1 drivers
v000001e1f678e1b0_0 .net *"_ivl_14", 0 0, L_000001e1f69f3620;  1 drivers
v000001e1f678f150_0 .net *"_ivl_2", 0 0, L_000001e1f69f30e0;  1 drivers
v000001e1f678da30_0 .net *"_ivl_4", 0 0, L_000001e1f69f23c0;  1 drivers
v000001e1f678d170_0 .net *"_ivl_6", 0 0, L_000001e1f69f35b0;  1 drivers
v000001e1f678e9d0_0 .net *"_ivl_8", 0 0, L_000001e1f69f2e40;  1 drivers
S_000001e1f629f7b0 .scope generate, "genblk1[1]" "genblk1[1]" 5 168, 5 168 0, S_000001e1f629dbb0;
 .timescale -9 -12;
P_000001e1f673fde0 .param/l "i" 0 5 168, +C4<01>;
S_000001e1f62b71e0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f629f7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f69f2dd0 .functor NOT 1, L_000001e1f693d2e0, C4<0>, C4<0>, C4<0>;
L_000001e1f69f2eb0 .functor AND 1, L_000001e1f69f2dd0, L_000001e1f693da60, C4<1>, C4<1>;
L_000001e1f69f3700 .functor NOT 1, L_000001e1f693d2e0, C4<0>, C4<0>, C4<0>;
L_000001e1f69f26d0 .functor AND 1, L_000001e1f69f3700, L_000001e1f693d380, C4<1>, C4<1>;
L_000001e1f69f2740 .functor OR 1, L_000001e1f69f2eb0, L_000001e1f69f26d0, C4<0>, C4<0>;
L_000001e1f69f2820 .functor AND 1, L_000001e1f693da60, L_000001e1f693d380, C4<1>, C4<1>;
L_000001e1f69f2900 .functor OR 1, L_000001e1f69f2740, L_000001e1f69f2820, C4<0>, C4<0>;
L_000001e1f69f2f20 .functor XOR 1, L_000001e1f693d2e0, L_000001e1f693da60, C4<0>, C4<0>;
L_000001e1f69f29e0 .functor XOR 1, L_000001e1f69f2f20, L_000001e1f693d380, C4<0>, C4<0>;
v000001e1f678e570_0 .net "Debe", 0 0, L_000001e1f69f2900;  1 drivers
v000001e1f678d210_0 .net "Din", 0 0, L_000001e1f693d380;  1 drivers
v000001e1f678cbd0_0 .net "Dout", 0 0, L_000001e1f69f29e0;  1 drivers
v000001e1f678cc70_0 .net "Ri", 0 0, L_000001e1f693da60;  1 drivers
v000001e1f678e2f0_0 .net "Si", 0 0, L_000001e1f693d2e0;  1 drivers
v000001e1f678dc10_0 .net *"_ivl_0", 0 0, L_000001e1f69f2dd0;  1 drivers
v000001e1f678ec50_0 .net *"_ivl_10", 0 0, L_000001e1f69f2820;  1 drivers
v000001e1f678de90_0 .net *"_ivl_14", 0 0, L_000001e1f69f2f20;  1 drivers
v000001e1f678dcb0_0 .net *"_ivl_2", 0 0, L_000001e1f69f2eb0;  1 drivers
v000001e1f678ea70_0 .net *"_ivl_4", 0 0, L_000001e1f69f3700;  1 drivers
v000001e1f678d350_0 .net *"_ivl_6", 0 0, L_000001e1f69f26d0;  1 drivers
v000001e1f678df30_0 .net *"_ivl_8", 0 0, L_000001e1f69f2740;  1 drivers
S_000001e1f62b7370 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f629f7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f69f3770 .functor NOT 1, L_000001e1f693c2a0, C4<0>, C4<0>, C4<0>;
L_000001e1f69f2a50 .functor AND 1, L_000001e1f69f3770, L_000001e1f693c480, C4<1>, C4<1>;
L_000001e1f69f2b30 .functor NOT 1, L_000001e1f693c2a0, C4<0>, C4<0>, C4<0>;
L_000001e1f69f2f90 .functor AND 1, L_000001e1f69f2b30, L_000001e1f693d420, C4<1>, C4<1>;
L_000001e1f6a1dc00 .functor OR 1, L_000001e1f69f2a50, L_000001e1f69f2f90, C4<0>, C4<0>;
L_000001e1f6a1df10 .functor AND 1, L_000001e1f693c480, L_000001e1f693d420, C4<1>, C4<1>;
L_000001e1f6a1e4c0 .functor OR 1, L_000001e1f6a1dc00, L_000001e1f6a1df10, C4<0>, C4<0>;
L_000001e1f6a1f020 .functor XOR 1, L_000001e1f693c2a0, L_000001e1f693c480, C4<0>, C4<0>;
L_000001e1f6a1e920 .functor XOR 1, L_000001e1f6a1f020, L_000001e1f693d420, C4<0>, C4<0>;
v000001e1f678dfd0_0 .net "Debe", 0 0, L_000001e1f6a1e4c0;  1 drivers
v000001e1f678eb10_0 .net "Din", 0 0, L_000001e1f693d420;  1 drivers
v000001e1f678e390_0 .net "Dout", 0 0, L_000001e1f6a1e920;  1 drivers
v000001e1f678f1f0_0 .net "Ri", 0 0, L_000001e1f693c480;  1 drivers
v000001e1f678e430_0 .net "Si", 0 0, L_000001e1f693c2a0;  1 drivers
v000001e1f678f290_0 .net *"_ivl_0", 0 0, L_000001e1f69f3770;  1 drivers
v000001e1f678cb30_0 .net *"_ivl_10", 0 0, L_000001e1f6a1df10;  1 drivers
v000001e1f678e6b0_0 .net *"_ivl_14", 0 0, L_000001e1f6a1f020;  1 drivers
v000001e1f678cd10_0 .net *"_ivl_2", 0 0, L_000001e1f69f2a50;  1 drivers
v000001e1f678e4d0_0 .net *"_ivl_4", 0 0, L_000001e1f69f2b30;  1 drivers
v000001e1f678cef0_0 .net *"_ivl_6", 0 0, L_000001e1f69f2f90;  1 drivers
v000001e1f678d030_0 .net *"_ivl_8", 0 0, L_000001e1f6a1dc00;  1 drivers
S_000001e1f62b7500 .scope generate, "genblk1[2]" "genblk1[2]" 5 168, 5 168 0, S_000001e1f629dbb0;
 .timescale -9 -12;
P_000001e1f673ff20 .param/l "i" 0 5 168, +C4<010>;
S_000001e1f62962a0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f62b7500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a1ea00 .functor NOT 1, L_000001e1f693cc00, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1dea0 .functor AND 1, L_000001e1f6a1ea00, L_000001e1f693c0c0, C4<1>, C4<1>;
L_000001e1f6a1f1e0 .functor NOT 1, L_000001e1f693cc00, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1e6f0 .functor AND 1, L_000001e1f6a1f1e0, L_000001e1f693d880, C4<1>, C4<1>;
L_000001e1f6a1f2c0 .functor OR 1, L_000001e1f6a1dea0, L_000001e1f6a1e6f0, C4<0>, C4<0>;
L_000001e1f6a1ef40 .functor AND 1, L_000001e1f693c0c0, L_000001e1f693d880, C4<1>, C4<1>;
L_000001e1f6a1e8b0 .functor OR 1, L_000001e1f6a1f2c0, L_000001e1f6a1ef40, C4<0>, C4<0>;
L_000001e1f6a1eca0 .functor XOR 1, L_000001e1f693cc00, L_000001e1f693c0c0, C4<0>, C4<0>;
L_000001e1f6a1ed10 .functor XOR 1, L_000001e1f6a1eca0, L_000001e1f693d880, C4<0>, C4<0>;
v000001e1f678d2b0_0 .net "Debe", 0 0, L_000001e1f6a1e8b0;  1 drivers
v000001e1f678e610_0 .net "Din", 0 0, L_000001e1f693d880;  1 drivers
v000001e1f678d3f0_0 .net "Dout", 0 0, L_000001e1f6a1ed10;  1 drivers
v000001e1f678d530_0 .net "Ri", 0 0, L_000001e1f693c0c0;  1 drivers
v000001e1f67907d0_0 .net "Si", 0 0, L_000001e1f693cc00;  1 drivers
v000001e1f67919f0_0 .net *"_ivl_0", 0 0, L_000001e1f6a1ea00;  1 drivers
v000001e1f678fe70_0 .net *"_ivl_10", 0 0, L_000001e1f6a1ef40;  1 drivers
v000001e1f67902d0_0 .net *"_ivl_14", 0 0, L_000001e1f6a1eca0;  1 drivers
v000001e1f6791a90_0 .net *"_ivl_2", 0 0, L_000001e1f6a1dea0;  1 drivers
v000001e1f6790910_0 .net *"_ivl_4", 0 0, L_000001e1f6a1f1e0;  1 drivers
v000001e1f6791810_0 .net *"_ivl_6", 0 0, L_000001e1f6a1e6f0;  1 drivers
v000001e1f678ff10_0 .net *"_ivl_8", 0 0, L_000001e1f6a1f2c0;  1 drivers
S_000001e1f684d290 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f62b7500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a1e7d0 .functor NOT 1, L_000001e1f693c3e0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1f330 .functor AND 1, L_000001e1f6a1e7d0, L_000001e1f693c520, C4<1>, C4<1>;
L_000001e1f6a1e530 .functor NOT 1, L_000001e1f693c3e0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1f3a0 .functor AND 1, L_000001e1f6a1e530, L_000001e1f693db00, C4<1>, C4<1>;
L_000001e1f6a1e3e0 .functor OR 1, L_000001e1f6a1f330, L_000001e1f6a1f3a0, C4<0>, C4<0>;
L_000001e1f6a1dd50 .functor AND 1, L_000001e1f693c520, L_000001e1f693db00, C4<1>, C4<1>;
L_000001e1f6a1e680 .functor OR 1, L_000001e1f6a1e3e0, L_000001e1f6a1dd50, C4<0>, C4<0>;
L_000001e1f6a1dc70 .functor XOR 1, L_000001e1f693c3e0, L_000001e1f693c520, C4<0>, C4<0>;
L_000001e1f6a1eae0 .functor XOR 1, L_000001e1f6a1dc70, L_000001e1f693db00, C4<0>, C4<0>;
v000001e1f6790f50_0 .net "Debe", 0 0, L_000001e1f6a1e680;  1 drivers
v000001e1f6790370_0 .net "Din", 0 0, L_000001e1f693db00;  1 drivers
v000001e1f6791770_0 .net "Dout", 0 0, L_000001e1f6a1eae0;  1 drivers
v000001e1f6790b90_0 .net "Ri", 0 0, L_000001e1f693c520;  1 drivers
v000001e1f6790ff0_0 .net "Si", 0 0, L_000001e1f693c3e0;  1 drivers
v000001e1f678fc90_0 .net *"_ivl_0", 0 0, L_000001e1f6a1e7d0;  1 drivers
v000001e1f6791090_0 .net *"_ivl_10", 0 0, L_000001e1f6a1dd50;  1 drivers
v000001e1f6790730_0 .net *"_ivl_14", 0 0, L_000001e1f6a1dc70;  1 drivers
v000001e1f678f8d0_0 .net *"_ivl_2", 0 0, L_000001e1f6a1f330;  1 drivers
v000001e1f6790870_0 .net *"_ivl_4", 0 0, L_000001e1f6a1e530;  1 drivers
v000001e1f6790050_0 .net *"_ivl_6", 0 0, L_000001e1f6a1f3a0;  1 drivers
v000001e1f6790cd0_0 .net *"_ivl_8", 0 0, L_000001e1f6a1e3e0;  1 drivers
S_000001e1f684d5b0 .scope generate, "genblk1[3]" "genblk1[3]" 5 168, 5 168 0, S_000001e1f629dbb0;
 .timescale -9 -12;
P_000001e1f673f720 .param/l "i" 0 5 168, +C4<011>;
S_000001e1f684cf70 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f684d5b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a1dff0 .functor NOT 1, L_000001e1f693d920, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1e990 .functor AND 1, L_000001e1f6a1dff0, L_000001e1f693dba0, C4<1>, C4<1>;
L_000001e1f6a1e760 .functor NOT 1, L_000001e1f693d920, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1e840 .functor AND 1, L_000001e1f6a1e760, L_000001e1f693c5c0, C4<1>, C4<1>;
L_000001e1f6a1ed80 .functor OR 1, L_000001e1f6a1e990, L_000001e1f6a1e840, C4<0>, C4<0>;
L_000001e1f6a1ea70 .functor AND 1, L_000001e1f693dba0, L_000001e1f693c5c0, C4<1>, C4<1>;
L_000001e1f6a1eb50 .functor OR 1, L_000001e1f6a1ed80, L_000001e1f6a1ea70, C4<0>, C4<0>;
L_000001e1f6a1edf0 .functor XOR 1, L_000001e1f693d920, L_000001e1f693dba0, C4<0>, C4<0>;
L_000001e1f6a1e300 .functor XOR 1, L_000001e1f6a1edf0, L_000001e1f693c5c0, C4<0>, C4<0>;
v000001e1f678ffb0_0 .net "Debe", 0 0, L_000001e1f6a1eb50;  1 drivers
v000001e1f6790410_0 .net "Din", 0 0, L_000001e1f693c5c0;  1 drivers
v000001e1f6790e10_0 .net "Dout", 0 0, L_000001e1f6a1e300;  1 drivers
v000001e1f678fdd0_0 .net "Ri", 0 0, L_000001e1f693dba0;  1 drivers
v000001e1f6790690_0 .net "Si", 0 0, L_000001e1f693d920;  1 drivers
v000001e1f678fd30_0 .net *"_ivl_0", 0 0, L_000001e1f6a1dff0;  1 drivers
v000001e1f678f5b0_0 .net *"_ivl_10", 0 0, L_000001e1f6a1ea70;  1 drivers
v000001e1f67904b0_0 .net *"_ivl_14", 0 0, L_000001e1f6a1edf0;  1 drivers
v000001e1f67913b0_0 .net *"_ivl_2", 0 0, L_000001e1f6a1e990;  1 drivers
v000001e1f6791130_0 .net *"_ivl_4", 0 0, L_000001e1f6a1e760;  1 drivers
v000001e1f67909b0_0 .net *"_ivl_6", 0 0, L_000001e1f6a1e840;  1 drivers
v000001e1f67900f0_0 .net *"_ivl_8", 0 0, L_000001e1f6a1ed80;  1 drivers
S_000001e1f684d740 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f684d5b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a1efb0 .functor NOT 1, L_000001e1f693dce0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1dce0 .functor AND 1, L_000001e1f6a1efb0, L_000001e1f693cca0, C4<1>, C4<1>;
L_000001e1f6a1e450 .functor NOT 1, L_000001e1f693dce0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1f480 .functor AND 1, L_000001e1f6a1e450, L_000001e1f693c660, C4<1>, C4<1>;
L_000001e1f6a1ebc0 .functor OR 1, L_000001e1f6a1dce0, L_000001e1f6a1f480, C4<0>, C4<0>;
L_000001e1f6a1de30 .functor AND 1, L_000001e1f693cca0, L_000001e1f693c660, C4<1>, C4<1>;
L_000001e1f6a1dab0 .functor OR 1, L_000001e1f6a1ebc0, L_000001e1f6a1de30, C4<0>, C4<0>;
L_000001e1f6a1ec30 .functor XOR 1, L_000001e1f693dce0, L_000001e1f693cca0, C4<0>, C4<0>;
L_000001e1f6a1ee60 .functor XOR 1, L_000001e1f6a1ec30, L_000001e1f693c660, C4<0>, C4<0>;
v000001e1f67911d0_0 .net "Debe", 0 0, L_000001e1f6a1dab0;  1 drivers
v000001e1f6790af0_0 .net "Din", 0 0, L_000001e1f693c660;  1 drivers
v000001e1f6790c30_0 .net "Dout", 0 0, L_000001e1f6a1ee60;  1 drivers
v000001e1f67918b0_0 .net "Ri", 0 0, L_000001e1f693cca0;  1 drivers
v000001e1f678f3d0_0 .net "Si", 0 0, L_000001e1f693dce0;  1 drivers
v000001e1f678f470_0 .net *"_ivl_0", 0 0, L_000001e1f6a1efb0;  1 drivers
v000001e1f6791270_0 .net *"_ivl_10", 0 0, L_000001e1f6a1de30;  1 drivers
v000001e1f6790a50_0 .net *"_ivl_14", 0 0, L_000001e1f6a1ec30;  1 drivers
v000001e1f6790190_0 .net *"_ivl_2", 0 0, L_000001e1f6a1dce0;  1 drivers
v000001e1f6790d70_0 .net *"_ivl_4", 0 0, L_000001e1f6a1e450;  1 drivers
v000001e1f6790eb0_0 .net *"_ivl_6", 0 0, L_000001e1f6a1f480;  1 drivers
v000001e1f678f6f0_0 .net *"_ivl_8", 0 0, L_000001e1f6a1ebc0;  1 drivers
S_000001e1f684d8d0 .scope generate, "genblk1[4]" "genblk1[4]" 5 168, 5 168 0, S_000001e1f629dbb0;
 .timescale -9 -12;
P_000001e1f67400a0 .param/l "i" 0 5 168, +C4<0100>;
S_000001e1f684d420 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f684d8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a1db90 .functor NOT 1, L_000001e1f693d4c0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1eed0 .functor AND 1, L_000001e1f6a1db90, L_000001e1f693c700, C4<1>, C4<1>;
L_000001e1f6a1f090 .functor NOT 1, L_000001e1f693d4c0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1da40 .functor AND 1, L_000001e1f6a1f090, L_000001e1f693d9c0, C4<1>, C4<1>;
L_000001e1f6a1f100 .functor OR 1, L_000001e1f6a1eed0, L_000001e1f6a1da40, C4<0>, C4<0>;
L_000001e1f6a1ddc0 .functor AND 1, L_000001e1f693c700, L_000001e1f693d9c0, C4<1>, C4<1>;
L_000001e1f6a1f170 .functor OR 1, L_000001e1f6a1f100, L_000001e1f6a1ddc0, C4<0>, C4<0>;
L_000001e1f6a1e5a0 .functor XOR 1, L_000001e1f693d4c0, L_000001e1f693c700, C4<0>, C4<0>;
L_000001e1f6a1e220 .functor XOR 1, L_000001e1f6a1e5a0, L_000001e1f693d9c0, C4<0>, C4<0>;
v000001e1f6791310_0 .net "Debe", 0 0, L_000001e1f6a1f170;  1 drivers
v000001e1f6791450_0 .net "Din", 0 0, L_000001e1f693d9c0;  1 drivers
v000001e1f67916d0_0 .net "Dout", 0 0, L_000001e1f6a1e220;  1 drivers
v000001e1f67914f0_0 .net "Ri", 0 0, L_000001e1f693c700;  1 drivers
v000001e1f6791590_0 .net "Si", 0 0, L_000001e1f693d4c0;  1 drivers
v000001e1f6791630_0 .net *"_ivl_0", 0 0, L_000001e1f6a1db90;  1 drivers
v000001e1f6791950_0 .net *"_ivl_10", 0 0, L_000001e1f6a1ddc0;  1 drivers
v000001e1f678f330_0 .net *"_ivl_14", 0 0, L_000001e1f6a1e5a0;  1 drivers
v000001e1f6790230_0 .net *"_ivl_2", 0 0, L_000001e1f6a1eed0;  1 drivers
v000001e1f678f790_0 .net *"_ivl_4", 0 0, L_000001e1f6a1f090;  1 drivers
v000001e1f678f510_0 .net *"_ivl_6", 0 0, L_000001e1f6a1da40;  1 drivers
v000001e1f678f650_0 .net *"_ivl_8", 0 0, L_000001e1f6a1f100;  1 drivers
S_000001e1f684da60 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f684d8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a1db20 .functor NOT 1, L_000001e1f691f600, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1f250 .functor AND 1, L_000001e1f6a1db20, L_000001e1f691f060, C4<1>, C4<1>;
L_000001e1f6a1f410 .functor NOT 1, L_000001e1f691f600, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1d8f0 .functor AND 1, L_000001e1f6a1f410, L_000001e1f691ed40, C4<1>, C4<1>;
L_000001e1f6a1d960 .functor OR 1, L_000001e1f6a1f250, L_000001e1f6a1d8f0, C4<0>, C4<0>;
L_000001e1f6a1df80 .functor AND 1, L_000001e1f691f060, L_000001e1f691ed40, C4<1>, C4<1>;
L_000001e1f6a1e060 .functor OR 1, L_000001e1f6a1d960, L_000001e1f6a1df80, C4<0>, C4<0>;
L_000001e1f6a1e140 .functor XOR 1, L_000001e1f691f600, L_000001e1f691f060, C4<0>, C4<0>;
L_000001e1f6a1e1b0 .functor XOR 1, L_000001e1f6a1e140, L_000001e1f691ed40, C4<0>, C4<0>;
v000001e1f678f830_0 .net "Debe", 0 0, L_000001e1f6a1e060;  1 drivers
v000001e1f6790550_0 .net "Din", 0 0, L_000001e1f691ed40;  1 drivers
v000001e1f67905f0_0 .net "Dout", 0 0, L_000001e1f6a1e1b0;  1 drivers
v000001e1f678f970_0 .net "Ri", 0 0, L_000001e1f691f060;  1 drivers
v000001e1f678fa10_0 .net "Si", 0 0, L_000001e1f691f600;  1 drivers
v000001e1f678fab0_0 .net *"_ivl_0", 0 0, L_000001e1f6a1db20;  1 drivers
v000001e1f678fb50_0 .net *"_ivl_10", 0 0, L_000001e1f6a1df80;  1 drivers
v000001e1f678fbf0_0 .net *"_ivl_14", 0 0, L_000001e1f6a1e140;  1 drivers
v000001e1f6792a30_0 .net *"_ivl_2", 0 0, L_000001e1f6a1f250;  1 drivers
v000001e1f6793250_0 .net *"_ivl_4", 0 0, L_000001e1f6a1f410;  1 drivers
v000001e1f6791e50_0 .net *"_ivl_6", 0 0, L_000001e1f6a1d8f0;  1 drivers
v000001e1f67940b0_0 .net *"_ivl_8", 0 0, L_000001e1f6a1d960;  1 drivers
S_000001e1f684dbf0 .scope generate, "genblk1[5]" "genblk1[5]" 5 168, 5 168 0, S_000001e1f629dbb0;
 .timescale -9 -12;
P_000001e1f6740160 .param/l "i" 0 5 168, +C4<0101>;
S_000001e1f684d100 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f684dbf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a1e290 .functor NOT 1, L_000001e1f691f740, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1e0d0 .functor AND 1, L_000001e1f6a1e290, L_000001e1f691f560, C4<1>, C4<1>;
L_000001e1f6a1d9d0 .functor NOT 1, L_000001e1f691f740, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1e370 .functor AND 1, L_000001e1f6a1d9d0, L_000001e1f6920140, C4<1>, C4<1>;
L_000001e1f6a1e610 .functor OR 1, L_000001e1f6a1e0d0, L_000001e1f6a1e370, C4<0>, C4<0>;
L_000001e1f6a207c0 .functor AND 1, L_000001e1f691f560, L_000001e1f6920140, C4<1>, C4<1>;
L_000001e1f6a1fc60 .functor OR 1, L_000001e1f6a1e610, L_000001e1f6a207c0, C4<0>, C4<0>;
L_000001e1f6a1fbf0 .functor XOR 1, L_000001e1f691f740, L_000001e1f691f560, C4<0>, C4<0>;
L_000001e1f6a1fcd0 .functor XOR 1, L_000001e1f6a1fbf0, L_000001e1f6920140, C4<0>, C4<0>;
v000001e1f6792670_0 .net "Debe", 0 0, L_000001e1f6a1fc60;  1 drivers
v000001e1f6792030_0 .net "Din", 0 0, L_000001e1f6920140;  1 drivers
v000001e1f6794150_0 .net "Dout", 0 0, L_000001e1f6a1fcd0;  1 drivers
v000001e1f6792f30_0 .net "Ri", 0 0, L_000001e1f691f560;  1 drivers
v000001e1f67922b0_0 .net "Si", 0 0, L_000001e1f691f740;  1 drivers
v000001e1f6793750_0 .net *"_ivl_0", 0 0, L_000001e1f6a1e290;  1 drivers
v000001e1f6793bb0_0 .net *"_ivl_10", 0 0, L_000001e1f6a207c0;  1 drivers
v000001e1f6793890_0 .net *"_ivl_14", 0 0, L_000001e1f6a1fbf0;  1 drivers
v000001e1f67936b0_0 .net *"_ivl_2", 0 0, L_000001e1f6a1e0d0;  1 drivers
v000001e1f67941f0_0 .net *"_ivl_4", 0 0, L_000001e1f6a1d9d0;  1 drivers
v000001e1f6794290_0 .net *"_ivl_6", 0 0, L_000001e1f6a1e370;  1 drivers
v000001e1f6792710_0 .net *"_ivl_8", 0 0, L_000001e1f6a1e610;  1 drivers
S_000001e1f684dd80 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f684dbf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a20bb0 .functor NOT 1, L_000001e1f691e660, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1f5d0 .functor AND 1, L_000001e1f6a20bb0, L_000001e1f691e700, C4<1>, C4<1>;
L_000001e1f6a1ffe0 .functor NOT 1, L_000001e1f691e660, C4<0>, C4<0>, C4<0>;
L_000001e1f6a20590 .functor AND 1, L_000001e1f6a1ffe0, L_000001e1f691e520, C4<1>, C4<1>;
L_000001e1f6a209f0 .functor OR 1, L_000001e1f6a1f5d0, L_000001e1f6a20590, C4<0>, C4<0>;
L_000001e1f6a20d00 .functor AND 1, L_000001e1f691e700, L_000001e1f691e520, C4<1>, C4<1>;
L_000001e1f6a20520 .functor OR 1, L_000001e1f6a209f0, L_000001e1f6a20d00, C4<0>, C4<0>;
L_000001e1f6a1f560 .functor XOR 1, L_000001e1f691e660, L_000001e1f691e700, C4<0>, C4<0>;
L_000001e1f6a20c20 .functor XOR 1, L_000001e1f6a1f560, L_000001e1f691e520, C4<0>, C4<0>;
v000001e1f6793c50_0 .net "Debe", 0 0, L_000001e1f6a20520;  1 drivers
v000001e1f6793cf0_0 .net "Din", 0 0, L_000001e1f691e520;  1 drivers
v000001e1f67934d0_0 .net "Dout", 0 0, L_000001e1f6a20c20;  1 drivers
v000001e1f6793d90_0 .net "Ri", 0 0, L_000001e1f691e700;  1 drivers
v000001e1f6792490_0 .net "Si", 0 0, L_000001e1f691e660;  1 drivers
v000001e1f6793930_0 .net *"_ivl_0", 0 0, L_000001e1f6a20bb0;  1 drivers
v000001e1f67927b0_0 .net *"_ivl_10", 0 0, L_000001e1f6a20d00;  1 drivers
v000001e1f6791ef0_0 .net *"_ivl_14", 0 0, L_000001e1f6a1f560;  1 drivers
v000001e1f6792990_0 .net *"_ivl_2", 0 0, L_000001e1f6a1f5d0;  1 drivers
v000001e1f67937f0_0 .net *"_ivl_4", 0 0, L_000001e1f6a1ffe0;  1 drivers
v000001e1f6792ad0_0 .net *"_ivl_6", 0 0, L_000001e1f6a20590;  1 drivers
v000001e1f67939d0_0 .net *"_ivl_8", 0 0, L_000001e1f6a209f0;  1 drivers
S_000001e1f684df80 .scope generate, "genblk1[6]" "genblk1[6]" 5 168, 5 168 0, S_000001e1f629dbb0;
 .timescale -9 -12;
P_000001e1f673f1a0 .param/l "i" 0 5 168, +C4<0110>;
S_000001e1f684fa10 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f684df80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a20050 .functor NOT 1, L_000001e1f691e2a0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a21080 .functor AND 1, L_000001e1f6a20050, L_000001e1f691f4c0, C4<1>, C4<1>;
L_000001e1f6a20830 .functor NOT 1, L_000001e1f691e2a0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a20c90 .functor AND 1, L_000001e1f6a20830, L_000001e1f69201e0, C4<1>, C4<1>;
L_000001e1f6a1fd40 .functor OR 1, L_000001e1f6a21080, L_000001e1f6a20c90, C4<0>, C4<0>;
L_000001e1f6a1f870 .functor AND 1, L_000001e1f691f4c0, L_000001e1f69201e0, C4<1>, C4<1>;
L_000001e1f6a206e0 .functor OR 1, L_000001e1f6a1fd40, L_000001e1f6a1f870, C4<0>, C4<0>;
L_000001e1f6a1faa0 .functor XOR 1, L_000001e1f691e2a0, L_000001e1f691f4c0, C4<0>, C4<0>;
L_000001e1f6a1fe20 .functor XOR 1, L_000001e1f6a1faa0, L_000001e1f69201e0, C4<0>, C4<0>;
v000001e1f6793570_0 .net "Debe", 0 0, L_000001e1f6a206e0;  1 drivers
v000001e1f6793e30_0 .net "Din", 0 0, L_000001e1f69201e0;  1 drivers
v000001e1f67923f0_0 .net "Dout", 0 0, L_000001e1f6a1fe20;  1 drivers
v000001e1f6792cb0_0 .net "Ri", 0 0, L_000001e1f691f4c0;  1 drivers
v000001e1f6791b30_0 .net "Si", 0 0, L_000001e1f691e2a0;  1 drivers
v000001e1f67932f0_0 .net *"_ivl_0", 0 0, L_000001e1f6a20050;  1 drivers
v000001e1f6791bd0_0 .net *"_ivl_10", 0 0, L_000001e1f6a1f870;  1 drivers
v000001e1f6793610_0 .net *"_ivl_14", 0 0, L_000001e1f6a1faa0;  1 drivers
v000001e1f6792850_0 .net *"_ivl_2", 0 0, L_000001e1f6a21080;  1 drivers
v000001e1f6791f90_0 .net *"_ivl_4", 0 0, L_000001e1f6a20830;  1 drivers
v000001e1f6792b70_0 .net *"_ivl_6", 0 0, L_000001e1f6a20c90;  1 drivers
v000001e1f6792e90_0 .net *"_ivl_8", 0 0, L_000001e1f6a1fd40;  1 drivers
S_000001e1f684ed90 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f684df80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a20e50 .functor NOT 1, L_000001e1f691f240, C4<0>, C4<0>, C4<0>;
L_000001e1f6a20130 .functor AND 1, L_000001e1f6a20e50, L_000001e1f691fec0, C4<1>, C4<1>;
L_000001e1f6a20440 .functor NOT 1, L_000001e1f691f240, C4<0>, C4<0>, C4<0>;
L_000001e1f6a20de0 .functor AND 1, L_000001e1f6a20440, L_000001e1f691fa60, C4<1>, C4<1>;
L_000001e1f6a20d70 .functor OR 1, L_000001e1f6a20130, L_000001e1f6a20de0, C4<0>, C4<0>;
L_000001e1f6a200c0 .functor AND 1, L_000001e1f691fec0, L_000001e1f691fa60, C4<1>, C4<1>;
L_000001e1f6a1fe90 .functor OR 1, L_000001e1f6a20d70, L_000001e1f6a200c0, C4<0>, C4<0>;
L_000001e1f6a201a0 .functor XOR 1, L_000001e1f691f240, L_000001e1f691fec0, C4<0>, C4<0>;
L_000001e1f6a20a60 .functor XOR 1, L_000001e1f6a201a0, L_000001e1f691fa60, C4<0>, C4<0>;
v000001e1f6791c70_0 .net "Debe", 0 0, L_000001e1f6a1fe90;  1 drivers
v000001e1f6792d50_0 .net "Din", 0 0, L_000001e1f691fa60;  1 drivers
v000001e1f6792210_0 .net "Dout", 0 0, L_000001e1f6a20a60;  1 drivers
v000001e1f6793390_0 .net "Ri", 0 0, L_000001e1f691fec0;  1 drivers
v000001e1f6791db0_0 .net "Si", 0 0, L_000001e1f691f240;  1 drivers
v000001e1f6793ed0_0 .net *"_ivl_0", 0 0, L_000001e1f6a20e50;  1 drivers
v000001e1f6792df0_0 .net *"_ivl_10", 0 0, L_000001e1f6a200c0;  1 drivers
v000001e1f6792530_0 .net *"_ivl_14", 0 0, L_000001e1f6a201a0;  1 drivers
v000001e1f67925d0_0 .net *"_ivl_2", 0 0, L_000001e1f6a20130;  1 drivers
v000001e1f6793a70_0 .net *"_ivl_4", 0 0, L_000001e1f6a20440;  1 drivers
v000001e1f6792170_0 .net *"_ivl_6", 0 0, L_000001e1f6a20de0;  1 drivers
v000001e1f6791d10_0 .net *"_ivl_8", 0 0, L_000001e1f6a20d70;  1 drivers
S_000001e1f684f0b0 .scope generate, "genblk1[7]" "genblk1[7]" 5 168, 5 168 0, S_000001e1f629dbb0;
 .timescale -9 -12;
P_000001e1f673f220 .param/l "i" 0 5 168, +C4<0111>;
S_000001e1f684ef20 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f684f0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a20ec0 .functor NOT 1, L_000001e1f691ff60, C4<0>, C4<0>, C4<0>;
L_000001e1f6a20210 .functor AND 1, L_000001e1f6a20ec0, L_000001e1f691e200, C4<1>, C4<1>;
L_000001e1f6a1f950 .functor NOT 1, L_000001e1f691ff60, C4<0>, C4<0>, C4<0>;
L_000001e1f6a204b0 .functor AND 1, L_000001e1f6a1f950, L_000001e1f691e5c0, C4<1>, C4<1>;
L_000001e1f6a208a0 .functor OR 1, L_000001e1f6a20210, L_000001e1f6a204b0, C4<0>, C4<0>;
L_000001e1f6a20280 .functor AND 1, L_000001e1f691e200, L_000001e1f691e5c0, C4<1>, C4<1>;
L_000001e1f6a1fdb0 .functor OR 1, L_000001e1f6a208a0, L_000001e1f6a20280, C4<0>, C4<0>;
L_000001e1f6a1ff00 .functor XOR 1, L_000001e1f691ff60, L_000001e1f691e200, C4<0>, C4<0>;
L_000001e1f6a20910 .functor XOR 1, L_000001e1f6a1ff00, L_000001e1f691e5c0, C4<0>, C4<0>;
v000001e1f67920d0_0 .net "Debe", 0 0, L_000001e1f6a1fdb0;  1 drivers
v000001e1f6793f70_0 .net "Din", 0 0, L_000001e1f691e5c0;  1 drivers
v000001e1f6792350_0 .net "Dout", 0 0, L_000001e1f6a20910;  1 drivers
v000001e1f6793070_0 .net "Ri", 0 0, L_000001e1f691e200;  1 drivers
v000001e1f67928f0_0 .net "Si", 0 0, L_000001e1f691ff60;  1 drivers
v000001e1f6792c10_0 .net *"_ivl_0", 0 0, L_000001e1f6a20ec0;  1 drivers
v000001e1f6794010_0 .net *"_ivl_10", 0 0, L_000001e1f6a20280;  1 drivers
v000001e1f6792fd0_0 .net *"_ivl_14", 0 0, L_000001e1f6a1ff00;  1 drivers
v000001e1f6793110_0 .net *"_ivl_2", 0 0, L_000001e1f6a20210;  1 drivers
v000001e1f6793430_0 .net *"_ivl_4", 0 0, L_000001e1f6a1f950;  1 drivers
v000001e1f6793b10_0 .net *"_ivl_6", 0 0, L_000001e1f6a204b0;  1 drivers
v000001e1f67931b0_0 .net *"_ivl_8", 0 0, L_000001e1f6a208a0;  1 drivers
S_000001e1f684e8e0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f684f0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a1fb10 .functor NOT 1, L_000001e1f691eac0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a20980 .functor AND 1, L_000001e1f6a1fb10, L_000001e1f691fb00, C4<1>, C4<1>;
L_000001e1f6a1ff70 .functor NOT 1, L_000001e1f691eac0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a20f30 .functor AND 1, L_000001e1f6a1ff70, L_000001e1f691f100, C4<1>, C4<1>;
L_000001e1f6a20600 .functor OR 1, L_000001e1f6a20980, L_000001e1f6a20f30, C4<0>, C4<0>;
L_000001e1f6a20360 .functor AND 1, L_000001e1f691fb00, L_000001e1f691f100, C4<1>, C4<1>;
L_000001e1f6a20ad0 .functor OR 1, L_000001e1f6a20600, L_000001e1f6a20360, C4<0>, C4<0>;
L_000001e1f6a1fa30 .functor XOR 1, L_000001e1f691eac0, L_000001e1f691fb00, C4<0>, C4<0>;
L_000001e1f6a202f0 .functor XOR 1, L_000001e1f6a1fa30, L_000001e1f691f100, C4<0>, C4<0>;
v000001e1f67946f0_0 .net "Debe", 0 0, L_000001e1f6a20ad0;  1 drivers
v000001e1f6794e70_0 .net "Din", 0 0, L_000001e1f691f100;  1 drivers
v000001e1f6794bf0_0 .net "Dout", 0 0, L_000001e1f6a202f0;  1 drivers
v000001e1f6794dd0_0 .net "Ri", 0 0, L_000001e1f691fb00;  1 drivers
v000001e1f6794970_0 .net "Si", 0 0, L_000001e1f691eac0;  1 drivers
v000001e1f6794830_0 .net *"_ivl_0", 0 0, L_000001e1f6a1fb10;  1 drivers
v000001e1f6794790_0 .net *"_ivl_10", 0 0, L_000001e1f6a20360;  1 drivers
v000001e1f67948d0_0 .net *"_ivl_14", 0 0, L_000001e1f6a1fa30;  1 drivers
v000001e1f6794fb0_0 .net *"_ivl_2", 0 0, L_000001e1f6a20980;  1 drivers
v000001e1f6795050_0 .net *"_ivl_4", 0 0, L_000001e1f6a1ff70;  1 drivers
v000001e1f6794a10_0 .net *"_ivl_6", 0 0, L_000001e1f6a20f30;  1 drivers
v000001e1f6794ab0_0 .net *"_ivl_8", 0 0, L_000001e1f6a20600;  1 drivers
S_000001e1f684fba0 .scope generate, "genblk1[8]" "genblk1[8]" 5 168, 5 168 0, S_000001e1f629dbb0;
 .timescale -9 -12;
P_000001e1f673f260 .param/l "i" 0 5 168, +C4<01000>;
S_000001e1f684ea70 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f684fba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a1f4f0 .functor NOT 1, L_000001e1f691e340, C4<0>, C4<0>, C4<0>;
L_000001e1f6a203d0 .functor AND 1, L_000001e1f6a1f4f0, L_000001e1f691f7e0, C4<1>, C4<1>;
L_000001e1f6a20fa0 .functor NOT 1, L_000001e1f691e340, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1f640 .functor AND 1, L_000001e1f6a20fa0, L_000001e1f691eca0, C4<1>, C4<1>;
L_000001e1f6a20b40 .functor OR 1, L_000001e1f6a203d0, L_000001e1f6a1f640, C4<0>, C4<0>;
L_000001e1f6a1f800 .functor AND 1, L_000001e1f691f7e0, L_000001e1f691eca0, C4<1>, C4<1>;
L_000001e1f6a1f9c0 .functor OR 1, L_000001e1f6a20b40, L_000001e1f6a1f800, C4<0>, C4<0>;
L_000001e1f6a20670 .functor XOR 1, L_000001e1f691e340, L_000001e1f691f7e0, C4<0>, C4<0>;
L_000001e1f6a21010 .functor XOR 1, L_000001e1f6a20670, L_000001e1f691eca0, C4<0>, C4<0>;
v000001e1f6794b50_0 .net "Debe", 0 0, L_000001e1f6a1f9c0;  1 drivers
v000001e1f6794330_0 .net "Din", 0 0, L_000001e1f691eca0;  1 drivers
v000001e1f6794c90_0 .net "Dout", 0 0, L_000001e1f6a21010;  1 drivers
v000001e1f6794d30_0 .net "Ri", 0 0, L_000001e1f691f7e0;  1 drivers
v000001e1f67945b0_0 .net "Si", 0 0, L_000001e1f691e340;  1 drivers
v000001e1f67943d0_0 .net *"_ivl_0", 0 0, L_000001e1f6a1f4f0;  1 drivers
v000001e1f6794f10_0 .net *"_ivl_10", 0 0, L_000001e1f6a1f800;  1 drivers
v000001e1f6794470_0 .net *"_ivl_14", 0 0, L_000001e1f6a20670;  1 drivers
v000001e1f67950f0_0 .net *"_ivl_2", 0 0, L_000001e1f6a203d0;  1 drivers
v000001e1f6795190_0 .net *"_ivl_4", 0 0, L_000001e1f6a20fa0;  1 drivers
v000001e1f6794510_0 .net *"_ivl_6", 0 0, L_000001e1f6a1f640;  1 drivers
v000001e1f6794650_0 .net *"_ivl_8", 0 0, L_000001e1f6a20b40;  1 drivers
S_000001e1f684f560 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f684fba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a20750 .functor NOT 1, L_000001e1f691e480, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1f6b0 .functor AND 1, L_000001e1f6a20750, L_000001e1f691fce0, C4<1>, C4<1>;
L_000001e1f6a1f720 .functor NOT 1, L_000001e1f691e480, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1fb80 .functor AND 1, L_000001e1f6a1f720, L_000001e1f6920320, C4<1>, C4<1>;
L_000001e1f6a1f790 .functor OR 1, L_000001e1f6a1f6b0, L_000001e1f6a1fb80, C4<0>, C4<0>;
L_000001e1f6a1f8e0 .functor AND 1, L_000001e1f691fce0, L_000001e1f6920320, C4<1>, C4<1>;
L_000001e1f6a224a0 .functor OR 1, L_000001e1f6a1f790, L_000001e1f6a1f8e0, C4<0>, C4<0>;
L_000001e1f6a22200 .functor XOR 1, L_000001e1f691e480, L_000001e1f691fce0, C4<0>, C4<0>;
L_000001e1f6a21e10 .functor XOR 1, L_000001e1f6a22200, L_000001e1f6920320, C4<0>, C4<0>;
v000001e1f6786230_0 .net "Debe", 0 0, L_000001e1f6a224a0;  1 drivers
v000001e1f6786870_0 .net "Din", 0 0, L_000001e1f6920320;  1 drivers
v000001e1f6786910_0 .net "Dout", 0 0, L_000001e1f6a21e10;  1 drivers
v000001e1f67869b0_0 .net "Ri", 0 0, L_000001e1f691fce0;  1 drivers
v000001e1f67873b0_0 .net "Si", 0 0, L_000001e1f691e480;  1 drivers
v000001e1f6786cd0_0 .net *"_ivl_0", 0 0, L_000001e1f6a20750;  1 drivers
v000001e1f6787450_0 .net *"_ivl_10", 0 0, L_000001e1f6a1f8e0;  1 drivers
v000001e1f6785fb0_0 .net *"_ivl_14", 0 0, L_000001e1f6a22200;  1 drivers
v000001e1f67865f0_0 .net *"_ivl_2", 0 0, L_000001e1f6a1f6b0;  1 drivers
v000001e1f67860f0_0 .net *"_ivl_4", 0 0, L_000001e1f6a1f720;  1 drivers
v000001e1f6786f50_0 .net *"_ivl_6", 0 0, L_000001e1f6a1fb80;  1 drivers
v000001e1f6786370_0 .net *"_ivl_8", 0 0, L_000001e1f6a1f790;  1 drivers
S_000001e1f684fd30 .scope generate, "genblk1[9]" "genblk1[9]" 5 168, 5 168 0, S_000001e1f629dbb0;
 .timescale -9 -12;
P_000001e1f6740460 .param/l "i" 0 5 168, +C4<01001>;
S_000001e1f684e110 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f684fd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a22510 .functor NOT 1, L_000001e1f691e7a0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a21940 .functor AND 1, L_000001e1f6a22510, L_000001e1f691f9c0, C4<1>, C4<1>;
L_000001e1f6a223c0 .functor NOT 1, L_000001e1f691e7a0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a21d30 .functor AND 1, L_000001e1f6a223c0, L_000001e1f691fd80, C4<1>, C4<1>;
L_000001e1f6a220b0 .functor OR 1, L_000001e1f6a21940, L_000001e1f6a21d30, C4<0>, C4<0>;
L_000001e1f6a22900 .functor AND 1, L_000001e1f691f9c0, L_000001e1f691fd80, C4<1>, C4<1>;
L_000001e1f6a229e0 .functor OR 1, L_000001e1f6a220b0, L_000001e1f6a22900, C4<0>, C4<0>;
L_000001e1f6a22c10 .functor XOR 1, L_000001e1f691e7a0, L_000001e1f691f9c0, C4<0>, C4<0>;
L_000001e1f6a226d0 .functor XOR 1, L_000001e1f6a22c10, L_000001e1f691fd80, C4<0>, C4<0>;
v000001e1f6786690_0 .net "Debe", 0 0, L_000001e1f6a229e0;  1 drivers
v000001e1f6786a50_0 .net "Din", 0 0, L_000001e1f691fd80;  1 drivers
v000001e1f6786050_0 .net "Dout", 0 0, L_000001e1f6a226d0;  1 drivers
v000001e1f6786d70_0 .net "Ri", 0 0, L_000001e1f691f9c0;  1 drivers
v000001e1f67876d0_0 .net "Si", 0 0, L_000001e1f691e7a0;  1 drivers
v000001e1f6787770_0 .net *"_ivl_0", 0 0, L_000001e1f6a22510;  1 drivers
v000001e1f6786af0_0 .net *"_ivl_10", 0 0, L_000001e1f6a22900;  1 drivers
v000001e1f67879f0_0 .net *"_ivl_14", 0 0, L_000001e1f6a22c10;  1 drivers
v000001e1f6786b90_0 .net *"_ivl_2", 0 0, L_000001e1f6a21940;  1 drivers
v000001e1f6786c30_0 .net *"_ivl_4", 0 0, L_000001e1f6a223c0;  1 drivers
v000001e1f6786e10_0 .net *"_ivl_6", 0 0, L_000001e1f6a21d30;  1 drivers
v000001e1f6785e70_0 .net *"_ivl_8", 0 0, L_000001e1f6a220b0;  1 drivers
S_000001e1f684f240 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f684fd30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a217f0 .functor NOT 1, L_000001e1f691fe20, C4<0>, C4<0>, C4<0>;
L_000001e1f6a210f0 .functor AND 1, L_000001e1f6a217f0, L_000001e1f6920500, C4<1>, C4<1>;
L_000001e1f6a212b0 .functor NOT 1, L_000001e1f691fe20, C4<0>, C4<0>, C4<0>;
L_000001e1f6a21ef0 .functor AND 1, L_000001e1f6a212b0, L_000001e1f691f1a0, C4<1>, C4<1>;
L_000001e1f6a21160 .functor OR 1, L_000001e1f6a210f0, L_000001e1f6a21ef0, C4<0>, C4<0>;
L_000001e1f6a22580 .functor AND 1, L_000001e1f6920500, L_000001e1f691f1a0, C4<1>, C4<1>;
L_000001e1f6a22270 .functor OR 1, L_000001e1f6a21160, L_000001e1f6a22580, C4<0>, C4<0>;
L_000001e1f6a218d0 .functor XOR 1, L_000001e1f691fe20, L_000001e1f6920500, C4<0>, C4<0>;
L_000001e1f6a21550 .functor XOR 1, L_000001e1f6a218d0, L_000001e1f691f1a0, C4<0>, C4<0>;
v000001e1f6786550_0 .net "Debe", 0 0, L_000001e1f6a22270;  1 drivers
v000001e1f6786eb0_0 .net "Din", 0 0, L_000001e1f691f1a0;  1 drivers
v000001e1f6787950_0 .net "Dout", 0 0, L_000001e1f6a21550;  1 drivers
v000001e1f6787a90_0 .net "Ri", 0 0, L_000001e1f6920500;  1 drivers
v000001e1f6786ff0_0 .net "Si", 0 0, L_000001e1f691fe20;  1 drivers
v000001e1f6786730_0 .net *"_ivl_0", 0 0, L_000001e1f6a217f0;  1 drivers
v000001e1f6786190_0 .net *"_ivl_10", 0 0, L_000001e1f6a22580;  1 drivers
v000001e1f67855b0_0 .net *"_ivl_14", 0 0, L_000001e1f6a218d0;  1 drivers
v000001e1f6787590_0 .net *"_ivl_2", 0 0, L_000001e1f6a210f0;  1 drivers
v000001e1f6785510_0 .net *"_ivl_4", 0 0, L_000001e1f6a212b0;  1 drivers
v000001e1f67871d0_0 .net *"_ivl_6", 0 0, L_000001e1f6a21ef0;  1 drivers
v000001e1f6787310_0 .net *"_ivl_8", 0 0, L_000001e1f6a21160;  1 drivers
S_000001e1f684f3d0 .scope generate, "genblk1[10]" "genblk1[10]" 5 168, 5 168 0, S_000001e1f629dbb0;
 .timescale -9 -12;
P_000001e1f6740e20 .param/l "i" 0 5 168, +C4<01010>;
S_000001e1f684e2a0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f684f3d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a21be0 .functor NOT 1, L_000001e1f691eb60, C4<0>, C4<0>, C4<0>;
L_000001e1f6a22430 .functor AND 1, L_000001e1f6a21be0, L_000001e1f691e3e0, C4<1>, C4<1>;
L_000001e1f6a211d0 .functor NOT 1, L_000001e1f691eb60, C4<0>, C4<0>, C4<0>;
L_000001e1f6a22120 .functor AND 1, L_000001e1f6a211d0, L_000001e1f691f380, C4<1>, C4<1>;
L_000001e1f6a22970 .functor OR 1, L_000001e1f6a22430, L_000001e1f6a22120, C4<0>, C4<0>;
L_000001e1f6a22a50 .functor AND 1, L_000001e1f691e3e0, L_000001e1f691f380, C4<1>, C4<1>;
L_000001e1f6a22c80 .functor OR 1, L_000001e1f6a22970, L_000001e1f6a22a50, C4<0>, C4<0>;
L_000001e1f6a225f0 .functor XOR 1, L_000001e1f691eb60, L_000001e1f691e3e0, C4<0>, C4<0>;
L_000001e1f6a21470 .functor XOR 1, L_000001e1f6a225f0, L_000001e1f691f380, C4<0>, C4<0>;
v000001e1f67878b0_0 .net "Debe", 0 0, L_000001e1f6a22c80;  1 drivers
v000001e1f6786410_0 .net "Din", 0 0, L_000001e1f691f380;  1 drivers
v000001e1f6785d30_0 .net "Dout", 0 0, L_000001e1f6a21470;  1 drivers
v000001e1f6785dd0_0 .net "Ri", 0 0, L_000001e1f691e3e0;  1 drivers
v000001e1f67867d0_0 .net "Si", 0 0, L_000001e1f691eb60;  1 drivers
v000001e1f6785f10_0 .net *"_ivl_0", 0 0, L_000001e1f6a21be0;  1 drivers
v000001e1f6787130_0 .net *"_ivl_10", 0 0, L_000001e1f6a22a50;  1 drivers
v000001e1f6787090_0 .net *"_ivl_14", 0 0, L_000001e1f6a225f0;  1 drivers
v000001e1f6787270_0 .net *"_ivl_2", 0 0, L_000001e1f6a22430;  1 drivers
v000001e1f67874f0_0 .net *"_ivl_4", 0 0, L_000001e1f6a211d0;  1 drivers
v000001e1f6785330_0 .net *"_ivl_6", 0 0, L_000001e1f6a22120;  1 drivers
v000001e1f6787630_0 .net *"_ivl_8", 0 0, L_000001e1f6a22970;  1 drivers
S_000001e1f684f6f0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f684f3d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a219b0 .functor NOT 1, L_000001e1f69203c0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a21320 .functor AND 1, L_000001e1f6a219b0, L_000001e1f691f880, C4<1>, C4<1>;
L_000001e1f6a215c0 .functor NOT 1, L_000001e1f69203c0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a21a20 .functor AND 1, L_000001e1f6a215c0, L_000001e1f691ec00, C4<1>, C4<1>;
L_000001e1f6a22660 .functor OR 1, L_000001e1f6a21320, L_000001e1f6a21a20, C4<0>, C4<0>;
L_000001e1f6a21cc0 .functor AND 1, L_000001e1f691f880, L_000001e1f691ec00, C4<1>, C4<1>;
L_000001e1f6a22740 .functor OR 1, L_000001e1f6a22660, L_000001e1f6a21cc0, C4<0>, C4<0>;
L_000001e1f6a21860 .functor XOR 1, L_000001e1f69203c0, L_000001e1f691f880, C4<0>, C4<0>;
L_000001e1f6a21c50 .functor XOR 1, L_000001e1f6a21860, L_000001e1f691ec00, C4<0>, C4<0>;
v000001e1f6787810_0 .net "Debe", 0 0, L_000001e1f6a22740;  1 drivers
v000001e1f67853d0_0 .net "Din", 0 0, L_000001e1f691ec00;  1 drivers
v000001e1f67862d0_0 .net "Dout", 0 0, L_000001e1f6a21c50;  1 drivers
v000001e1f6785470_0 .net "Ri", 0 0, L_000001e1f691f880;  1 drivers
v000001e1f6785650_0 .net "Si", 0 0, L_000001e1f69203c0;  1 drivers
v000001e1f67856f0_0 .net *"_ivl_0", 0 0, L_000001e1f6a219b0;  1 drivers
v000001e1f67858d0_0 .net *"_ivl_10", 0 0, L_000001e1f6a21cc0;  1 drivers
v000001e1f6785790_0 .net *"_ivl_14", 0 0, L_000001e1f6a21860;  1 drivers
v000001e1f67864b0_0 .net *"_ivl_2", 0 0, L_000001e1f6a21320;  1 drivers
v000001e1f6785830_0 .net *"_ivl_4", 0 0, L_000001e1f6a215c0;  1 drivers
v000001e1f6785970_0 .net *"_ivl_6", 0 0, L_000001e1f6a21a20;  1 drivers
v000001e1f6785ab0_0 .net *"_ivl_8", 0 0, L_000001e1f6a22660;  1 drivers
S_000001e1f684f880 .scope generate, "genblk1[11]" "genblk1[11]" 5 168, 5 168 0, S_000001e1f629dbb0;
 .timescale -9 -12;
P_000001e1f67406a0 .param/l "i" 0 5 168, +C4<01011>;
S_000001e1f684e430 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f684f880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a22190 .functor NOT 1, L_000001e1f691fba0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a21a90 .functor AND 1, L_000001e1f6a22190, L_000001e1f691f920, C4<1>, C4<1>;
L_000001e1f6a21240 .functor NOT 1, L_000001e1f691fba0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a21b00 .functor AND 1, L_000001e1f6a21240, L_000001e1f691fc40, C4<1>, C4<1>;
L_000001e1f6a222e0 .functor OR 1, L_000001e1f6a21a90, L_000001e1f6a21b00, C4<0>, C4<0>;
L_000001e1f6a227b0 .functor AND 1, L_000001e1f691f920, L_000001e1f691fc40, C4<1>, C4<1>;
L_000001e1f6a22ac0 .functor OR 1, L_000001e1f6a222e0, L_000001e1f6a227b0, C4<0>, C4<0>;
L_000001e1f6a22350 .functor XOR 1, L_000001e1f691fba0, L_000001e1f691f920, C4<0>, C4<0>;
L_000001e1f6a21b70 .functor XOR 1, L_000001e1f6a22350, L_000001e1f691fc40, C4<0>, C4<0>;
v000001e1f6785a10_0 .net "Debe", 0 0, L_000001e1f6a22ac0;  1 drivers
v000001e1f6785b50_0 .net "Din", 0 0, L_000001e1f691fc40;  1 drivers
v000001e1f6785bf0_0 .net "Dout", 0 0, L_000001e1f6a21b70;  1 drivers
v000001e1f6785c90_0 .net "Ri", 0 0, L_000001e1f691f920;  1 drivers
v000001e1f6241b50_0 .net "Si", 0 0, L_000001e1f691fba0;  1 drivers
v000001e1f62429b0_0 .net *"_ivl_0", 0 0, L_000001e1f6a22190;  1 drivers
v000001e1f6242cd0_0 .net *"_ivl_10", 0 0, L_000001e1f6a227b0;  1 drivers
v000001e1f6242eb0_0 .net *"_ivl_14", 0 0, L_000001e1f6a22350;  1 drivers
v000001e1f62433b0_0 .net *"_ivl_2", 0 0, L_000001e1f6a21a90;  1 drivers
v000001e1f6241c90_0 .net *"_ivl_4", 0 0, L_000001e1f6a21240;  1 drivers
v000001e1f6242a50_0 .net *"_ivl_6", 0 0, L_000001e1f6a21b00;  1 drivers
v000001e1f6242af0_0 .net *"_ivl_8", 0 0, L_000001e1f6a222e0;  1 drivers
S_000001e1f684e750 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f684f880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a214e0 .functor NOT 1, L_000001e1f6920000, C4<0>, C4<0>, C4<0>;
L_000001e1f6a22820 .functor AND 1, L_000001e1f6a214e0, L_000001e1f691e840, C4<1>, C4<1>;
L_000001e1f6a21390 .functor NOT 1, L_000001e1f6920000, C4<0>, C4<0>, C4<0>;
L_000001e1f6a21da0 .functor AND 1, L_000001e1f6a21390, L_000001e1f691e8e0, C4<1>, C4<1>;
L_000001e1f6a22890 .functor OR 1, L_000001e1f6a22820, L_000001e1f6a21da0, C4<0>, C4<0>;
L_000001e1f6a21e80 .functor AND 1, L_000001e1f691e840, L_000001e1f691e8e0, C4<1>, C4<1>;
L_000001e1f6a21630 .functor OR 1, L_000001e1f6a22890, L_000001e1f6a21e80, C4<0>, C4<0>;
L_000001e1f6a22b30 .functor XOR 1, L_000001e1f6920000, L_000001e1f691e840, C4<0>, C4<0>;
L_000001e1f6a22ba0 .functor XOR 1, L_000001e1f6a22b30, L_000001e1f691e8e0, C4<0>, C4<0>;
v000001e1f6723990_0 .net "Debe", 0 0, L_000001e1f6a21630;  1 drivers
v000001e1f6723710_0 .net "Din", 0 0, L_000001e1f691e8e0;  1 drivers
v000001e1f6716e70_0 .net "Dout", 0 0, L_000001e1f6a22ba0;  1 drivers
v000001e1f6720ab0_0 .net "Ri", 0 0, L_000001e1f691e840;  1 drivers
v000001e1f66b5cb0_0 .net "Si", 0 0, L_000001e1f6920000;  1 drivers
v000001e1f66ac430_0 .net *"_ivl_0", 0 0, L_000001e1f6a214e0;  1 drivers
v000001e1f66aca70_0 .net *"_ivl_10", 0 0, L_000001e1f6a21e80;  1 drivers
v000001e1f66b1930_0 .net *"_ivl_14", 0 0, L_000001e1f6a22b30;  1 drivers
v000001e1f6317880_0 .net *"_ivl_2", 0 0, L_000001e1f6a22820;  1 drivers
v000001e1f6317920_0 .net *"_ivl_4", 0 0, L_000001e1f6a21390;  1 drivers
v000001e1f64b02c0_0 .net *"_ivl_6", 0 0, L_000001e1f6a21da0;  1 drivers
v000001e1f64b0e00_0 .net *"_ivl_8", 0 0, L_000001e1f6a22890;  1 drivers
S_000001e1f684e5c0 .scope generate, "genblk1[12]" "genblk1[12]" 5 168, 5 168 0, S_000001e1f629dbb0;
 .timescale -9 -12;
P_000001e1f6740ee0 .param/l "i" 0 5 168, +C4<01100>;
S_000001e1f684ec00 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f684e5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a21fd0 .functor NOT 1, L_000001e1f691f6a0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a21f60 .functor AND 1, L_000001e1f6a21fd0, L_000001e1f6920280, C4<1>, C4<1>;
L_000001e1f6a216a0 .functor NOT 1, L_000001e1f691f6a0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a21400 .functor AND 1, L_000001e1f6a216a0, L_000001e1f6920460, C4<1>, C4<1>;
L_000001e1f6a21710 .functor OR 1, L_000001e1f6a21f60, L_000001e1f6a21400, C4<0>, C4<0>;
L_000001e1f6a21780 .functor AND 1, L_000001e1f6920280, L_000001e1f6920460, C4<1>, C4<1>;
L_000001e1f6a22040 .functor OR 1, L_000001e1f6a21710, L_000001e1f6a21780, C4<0>, C4<0>;
L_000001e1f6a22f20 .functor XOR 1, L_000001e1f691f6a0, L_000001e1f6920280, C4<0>, C4<0>;
L_000001e1f6a241f0 .functor XOR 1, L_000001e1f6a22f20, L_000001e1f6920460, C4<0>, C4<0>;
v000001e1f6853b50_0 .net "Debe", 0 0, L_000001e1f6a22040;  1 drivers
v000001e1f6852a70_0 .net "Din", 0 0, L_000001e1f6920460;  1 drivers
v000001e1f68527f0_0 .net "Dout", 0 0, L_000001e1f6a241f0;  1 drivers
v000001e1f6854190_0 .net "Ri", 0 0, L_000001e1f6920280;  1 drivers
v000001e1f68531f0_0 .net "Si", 0 0, L_000001e1f691f6a0;  1 drivers
v000001e1f6852b10_0 .net *"_ivl_0", 0 0, L_000001e1f6a21fd0;  1 drivers
v000001e1f6853790_0 .net *"_ivl_10", 0 0, L_000001e1f6a21780;  1 drivers
v000001e1f6854870_0 .net *"_ivl_14", 0 0, L_000001e1f6a22f20;  1 drivers
v000001e1f68533d0_0 .net *"_ivl_2", 0 0, L_000001e1f6a21f60;  1 drivers
v000001e1f6853bf0_0 .net *"_ivl_4", 0 0, L_000001e1f6a216a0;  1 drivers
v000001e1f6853650_0 .net *"_ivl_6", 0 0, L_000001e1f6a21400;  1 drivers
v000001e1f6853330_0 .net *"_ivl_8", 0 0, L_000001e1f6a21710;  1 drivers
S_000001e1f68710d0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f684e5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a24260 .functor NOT 1, L_000001e1f691e980, C4<0>, C4<0>, C4<0>;
L_000001e1f6a240a0 .functor AND 1, L_000001e1f6a24260, L_000001e1f691ea20, C4<1>, C4<1>;
L_000001e1f6a23c40 .functor NOT 1, L_000001e1f691e980, C4<0>, C4<0>, C4<0>;
L_000001e1f6a231c0 .functor AND 1, L_000001e1f6a23c40, L_000001e1f691f2e0, C4<1>, C4<1>;
L_000001e1f6a22cf0 .functor OR 1, L_000001e1f6a240a0, L_000001e1f6a231c0, C4<0>, C4<0>;
L_000001e1f6a24110 .functor AND 1, L_000001e1f691ea20, L_000001e1f691f2e0, C4<1>, C4<1>;
L_000001e1f6a23cb0 .functor OR 1, L_000001e1f6a22cf0, L_000001e1f6a24110, C4<0>, C4<0>;
L_000001e1f6a230e0 .functor XOR 1, L_000001e1f691e980, L_000001e1f691ea20, C4<0>, C4<0>;
L_000001e1f6a24030 .functor XOR 1, L_000001e1f6a230e0, L_000001e1f691f2e0, C4<0>, C4<0>;
v000001e1f6854cd0_0 .net "Debe", 0 0, L_000001e1f6a23cb0;  1 drivers
v000001e1f6853f10_0 .net "Din", 0 0, L_000001e1f691f2e0;  1 drivers
v000001e1f6852bb0_0 .net "Dout", 0 0, L_000001e1f6a24030;  1 drivers
v000001e1f6854d70_0 .net "Ri", 0 0, L_000001e1f691ea20;  1 drivers
v000001e1f6852c50_0 .net "Si", 0 0, L_000001e1f691e980;  1 drivers
v000001e1f6854050_0 .net *"_ivl_0", 0 0, L_000001e1f6a24260;  1 drivers
v000001e1f6853290_0 .net *"_ivl_10", 0 0, L_000001e1f6a24110;  1 drivers
v000001e1f6854370_0 .net *"_ivl_14", 0 0, L_000001e1f6a230e0;  1 drivers
v000001e1f6853dd0_0 .net *"_ivl_2", 0 0, L_000001e1f6a240a0;  1 drivers
v000001e1f6853c90_0 .net *"_ivl_4", 0 0, L_000001e1f6a23c40;  1 drivers
v000001e1f6853470_0 .net *"_ivl_6", 0 0, L_000001e1f6a231c0;  1 drivers
v000001e1f6852cf0_0 .net *"_ivl_8", 0 0, L_000001e1f6a22cf0;  1 drivers
S_000001e1f686ffa0 .scope generate, "genblk1[13]" "genblk1[13]" 5 168, 5 168 0, S_000001e1f629dbb0;
 .timescale -9 -12;
P_000001e1f6740760 .param/l "i" 0 5 168, +C4<01101>;
S_000001e1f6870db0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f686ffa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a246c0 .functor NOT 1, L_000001e1f69200a0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a245e0 .functor AND 1, L_000001e1f6a246c0, L_000001e1f69205a0, C4<1>, C4<1>;
L_000001e1f6a24570 .functor NOT 1, L_000001e1f69200a0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a22dd0 .functor AND 1, L_000001e1f6a24570, L_000001e1f6920640, C4<1>, C4<1>;
L_000001e1f6a23770 .functor OR 1, L_000001e1f6a245e0, L_000001e1f6a22dd0, C4<0>, C4<0>;
L_000001e1f6a23d20 .functor AND 1, L_000001e1f69205a0, L_000001e1f6920640, C4<1>, C4<1>;
L_000001e1f6a23e00 .functor OR 1, L_000001e1f6a23770, L_000001e1f6a23d20, C4<0>, C4<0>;
L_000001e1f6a23ee0 .functor XOR 1, L_000001e1f69200a0, L_000001e1f69205a0, C4<0>, C4<0>;
L_000001e1f6a24650 .functor XOR 1, L_000001e1f6a23ee0, L_000001e1f6920640, C4<0>, C4<0>;
v000001e1f6854730_0 .net "Debe", 0 0, L_000001e1f6a23e00;  1 drivers
v000001e1f6854e10_0 .net "Din", 0 0, L_000001e1f6920640;  1 drivers
v000001e1f6854eb0_0 .net "Dout", 0 0, L_000001e1f6a24650;  1 drivers
v000001e1f6853510_0 .net "Ri", 0 0, L_000001e1f69205a0;  1 drivers
v000001e1f6853d30_0 .net "Si", 0 0, L_000001e1f69200a0;  1 drivers
v000001e1f68536f0_0 .net *"_ivl_0", 0 0, L_000001e1f6a246c0;  1 drivers
v000001e1f6853e70_0 .net *"_ivl_10", 0 0, L_000001e1f6a23d20;  1 drivers
v000001e1f6853fb0_0 .net *"_ivl_14", 0 0, L_000001e1f6a23ee0;  1 drivers
v000001e1f68540f0_0 .net *"_ivl_2", 0 0, L_000001e1f6a245e0;  1 drivers
v000001e1f6854410_0 .net *"_ivl_4", 0 0, L_000001e1f6a24570;  1 drivers
v000001e1f6854230_0 .net *"_ivl_6", 0 0, L_000001e1f6a22dd0;  1 drivers
v000001e1f6853150_0 .net *"_ivl_8", 0 0, L_000001e1f6a23770;  1 drivers
S_000001e1f68702c0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f686ffa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a24730 .functor NOT 1, L_000001e1f69206e0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a247a0 .functor AND 1, L_000001e1f6a24730, L_000001e1f6920780, C4<1>, C4<1>;
L_000001e1f6a23a10 .functor NOT 1, L_000001e1f69206e0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a22f90 .functor AND 1, L_000001e1f6a23a10, L_000001e1f6920820, C4<1>, C4<1>;
L_000001e1f6a24180 .functor OR 1, L_000001e1f6a247a0, L_000001e1f6a22f90, C4<0>, C4<0>;
L_000001e1f6a237e0 .functor AND 1, L_000001e1f6920780, L_000001e1f6920820, C4<1>, C4<1>;
L_000001e1f6a238c0 .functor OR 1, L_000001e1f6a24180, L_000001e1f6a237e0, C4<0>, C4<0>;
L_000001e1f6a23930 .functor XOR 1, L_000001e1f69206e0, L_000001e1f6920780, C4<0>, C4<0>;
L_000001e1f6a23d90 .functor XOR 1, L_000001e1f6a23930, L_000001e1f6920820, C4<0>, C4<0>;
v000001e1f6853830_0 .net "Debe", 0 0, L_000001e1f6a238c0;  1 drivers
v000001e1f6854c30_0 .net "Din", 0 0, L_000001e1f6920820;  1 drivers
v000001e1f68542d0_0 .net "Dout", 0 0, L_000001e1f6a23d90;  1 drivers
v000001e1f68549b0_0 .net "Ri", 0 0, L_000001e1f6920780;  1 drivers
v000001e1f68535b0_0 .net "Si", 0 0, L_000001e1f69206e0;  1 drivers
v000001e1f6852d90_0 .net *"_ivl_0", 0 0, L_000001e1f6a24730;  1 drivers
v000001e1f68544b0_0 .net *"_ivl_10", 0 0, L_000001e1f6a237e0;  1 drivers
v000001e1f6854550_0 .net *"_ivl_14", 0 0, L_000001e1f6a23930;  1 drivers
v000001e1f68538d0_0 .net *"_ivl_2", 0 0, L_000001e1f6a247a0;  1 drivers
v000001e1f6853970_0 .net *"_ivl_4", 0 0, L_000001e1f6a23a10;  1 drivers
v000001e1f68545f0_0 .net *"_ivl_6", 0 0, L_000001e1f6a22f90;  1 drivers
v000001e1f6854a50_0 .net *"_ivl_8", 0 0, L_000001e1f6a24180;  1 drivers
S_000001e1f6871260 .scope generate, "genblk1[14]" "genblk1[14]" 5 168, 5 168 0, S_000001e1f629dbb0;
 .timescale -9 -12;
P_000001e1f6740f60 .param/l "i" 0 5 168, +C4<01110>;
S_000001e1f68718a0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f6871260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a24810 .functor NOT 1, L_000001e1f691ede0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a239a0 .functor AND 1, L_000001e1f6a24810, L_000001e1f691ee80, C4<1>, C4<1>;
L_000001e1f6a242d0 .functor NOT 1, L_000001e1f691ede0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a23000 .functor AND 1, L_000001e1f6a242d0, L_000001e1f691e0c0, C4<1>, C4<1>;
L_000001e1f6a233f0 .functor OR 1, L_000001e1f6a239a0, L_000001e1f6a23000, C4<0>, C4<0>;
L_000001e1f6a23540 .functor AND 1, L_000001e1f691ee80, L_000001e1f691e0c0, C4<1>, C4<1>;
L_000001e1f6a23f50 .functor OR 1, L_000001e1f6a233f0, L_000001e1f6a23540, C4<0>, C4<0>;
L_000001e1f6a243b0 .functor XOR 1, L_000001e1f691ede0, L_000001e1f691ee80, C4<0>, C4<0>;
L_000001e1f6a23fc0 .functor XOR 1, L_000001e1f6a243b0, L_000001e1f691e0c0, C4<0>, C4<0>;
v000001e1f6854690_0 .net "Debe", 0 0, L_000001e1f6a23f50;  1 drivers
v000001e1f68547d0_0 .net "Din", 0 0, L_000001e1f691e0c0;  1 drivers
v000001e1f6853ab0_0 .net "Dout", 0 0, L_000001e1f6a23fc0;  1 drivers
v000001e1f6854910_0 .net "Ri", 0 0, L_000001e1f691ee80;  1 drivers
v000001e1f6852e30_0 .net "Si", 0 0, L_000001e1f691ede0;  1 drivers
v000001e1f6853a10_0 .net *"_ivl_0", 0 0, L_000001e1f6a24810;  1 drivers
v000001e1f6854af0_0 .net *"_ivl_10", 0 0, L_000001e1f6a23540;  1 drivers
v000001e1f6854f50_0 .net *"_ivl_14", 0 0, L_000001e1f6a243b0;  1 drivers
v000001e1f6852890_0 .net *"_ivl_2", 0 0, L_000001e1f6a239a0;  1 drivers
v000001e1f6852ed0_0 .net *"_ivl_4", 0 0, L_000001e1f6a242d0;  1 drivers
v000001e1f6854b90_0 .net *"_ivl_6", 0 0, L_000001e1f6a23000;  1 drivers
v000001e1f6852930_0 .net *"_ivl_8", 0 0, L_000001e1f6a233f0;  1 drivers
S_000001e1f6870f40 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f6871260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a23380 .functor NOT 1, L_000001e1f691ef20, C4<0>, C4<0>, C4<0>;
L_000001e1f6a24420 .functor AND 1, L_000001e1f6a23380, L_000001e1f691e160, C4<1>, C4<1>;
L_000001e1f6a23690 .functor NOT 1, L_000001e1f691ef20, C4<0>, C4<0>, C4<0>;
L_000001e1f6a23a80 .functor AND 1, L_000001e1f6a23690, L_000001e1f691efc0, C4<1>, C4<1>;
L_000001e1f6a23070 .functor OR 1, L_000001e1f6a24420, L_000001e1f6a23a80, C4<0>, C4<0>;
L_000001e1f6a23850 .functor AND 1, L_000001e1f691e160, L_000001e1f691efc0, C4<1>, C4<1>;
L_000001e1f6a23620 .functor OR 1, L_000001e1f6a23070, L_000001e1f6a23850, C4<0>, C4<0>;
L_000001e1f6a23e70 .functor XOR 1, L_000001e1f691ef20, L_000001e1f691e160, C4<0>, C4<0>;
L_000001e1f6a24340 .functor XOR 1, L_000001e1f6a23e70, L_000001e1f691efc0, C4<0>, C4<0>;
v000001e1f68529d0_0 .net "Debe", 0 0, L_000001e1f6a23620;  1 drivers
v000001e1f6852f70_0 .net "Din", 0 0, L_000001e1f691efc0;  1 drivers
v000001e1f6853010_0 .net "Dout", 0 0, L_000001e1f6a24340;  1 drivers
v000001e1f68530b0_0 .net "Ri", 0 0, L_000001e1f691e160;  1 drivers
v000001e1f68560d0_0 .net "Si", 0 0, L_000001e1f691ef20;  1 drivers
v000001e1f6856530_0 .net *"_ivl_0", 0 0, L_000001e1f6a23380;  1 drivers
v000001e1f6855db0_0 .net *"_ivl_10", 0 0, L_000001e1f6a23850;  1 drivers
v000001e1f6857070_0 .net *"_ivl_14", 0 0, L_000001e1f6a23e70;  1 drivers
v000001e1f6856350_0 .net *"_ivl_2", 0 0, L_000001e1f6a24420;  1 drivers
v000001e1f68567b0_0 .net *"_ivl_4", 0 0, L_000001e1f6a23690;  1 drivers
v000001e1f6856d50_0 .net *"_ivl_6", 0 0, L_000001e1f6a23a80;  1 drivers
v000001e1f68563f0_0 .net *"_ivl_8", 0 0, L_000001e1f6a23070;  1 drivers
S_000001e1f68713f0 .scope generate, "genblk1[15]" "genblk1[15]" 5 168, 5 168 0, S_000001e1f629dbb0;
 .timescale -9 -12;
P_000001e1f67409a0 .param/l "i" 0 5 168, +C4<01111>;
S_000001e1f6871bc0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f68713f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a23460 .functor NOT 1, L_000001e1f691f420, C4<0>, C4<0>, C4<0>;
L_000001e1f6a23150 .functor AND 1, L_000001e1f6a23460, L_000001e1f6a35970, C4<1>, C4<1>;
L_000001e1f6a23310 .functor NOT 1, L_000001e1f691f420, C4<0>, C4<0>, C4<0>;
L_000001e1f6a24490 .functor AND 1, L_000001e1f6a23310, L_000001e1f6a355b0, C4<1>, C4<1>;
L_000001e1f6a23af0 .functor OR 1, L_000001e1f6a23150, L_000001e1f6a24490, C4<0>, C4<0>;
L_000001e1f6a23b60 .functor AND 1, L_000001e1f6a35970, L_000001e1f6a355b0, C4<1>, C4<1>;
L_000001e1f6a24500 .functor OR 1, L_000001e1f6a23af0, L_000001e1f6a23b60, C4<0>, C4<0>;
L_000001e1f6a24880 .functor XOR 1, L_000001e1f691f420, L_000001e1f6a35970, C4<0>, C4<0>;
L_000001e1f6a235b0 .functor XOR 1, L_000001e1f6a24880, L_000001e1f6a355b0, C4<0>, C4<0>;
v000001e1f6856990_0 .net "Debe", 0 0, L_000001e1f6a24500;  1 drivers
v000001e1f6856710_0 .net "Din", 0 0, L_000001e1f6a355b0;  1 drivers
v000001e1f68553b0_0 .net "Dout", 0 0, L_000001e1f6a235b0;  1 drivers
v000001e1f6856850_0 .net "Ri", 0 0, L_000001e1f6a35970;  1 drivers
v000001e1f6857110_0 .net "Si", 0 0, L_000001e1f691f420;  1 drivers
v000001e1f6855bd0_0 .net *"_ivl_0", 0 0, L_000001e1f6a23460;  1 drivers
v000001e1f6855630_0 .net *"_ivl_10", 0 0, L_000001e1f6a23b60;  1 drivers
v000001e1f6856e90_0 .net *"_ivl_14", 0 0, L_000001e1f6a24880;  1 drivers
v000001e1f6856fd0_0 .net *"_ivl_2", 0 0, L_000001e1f6a23150;  1 drivers
v000001e1f6857250_0 .net *"_ivl_4", 0 0, L_000001e1f6a23310;  1 drivers
v000001e1f6856170_0 .net *"_ivl_6", 0 0, L_000001e1f6a24490;  1 drivers
v000001e1f68558b0_0 .net *"_ivl_8", 0 0, L_000001e1f6a23af0;  1 drivers
S_000001e1f6871580 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f68713f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a22d60 .functor NOT 1, L_000001e1f6a36eb0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a22e40 .functor AND 1, L_000001e1f6a22d60, L_000001e1f6a34bb0, C4<1>, C4<1>;
L_000001e1f6a23bd0 .functor NOT 1, L_000001e1f6a36eb0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a22eb0 .functor AND 1, L_000001e1f6a23bd0, L_000001e1f6a36a50, C4<1>, C4<1>;
L_000001e1f6a23230 .functor OR 1, L_000001e1f6a22e40, L_000001e1f6a22eb0, C4<0>, C4<0>;
L_000001e1f6a232a0 .functor AND 1, L_000001e1f6a34bb0, L_000001e1f6a36a50, C4<1>, C4<1>;
L_000001e1f6a234d0 .functor OR 1, L_000001e1f6a23230, L_000001e1f6a232a0, C4<0>, C4<0>;
L_000001e1f6a23700 .functor XOR 1, L_000001e1f6a36eb0, L_000001e1f6a34bb0, C4<0>, C4<0>;
L_000001e1f6a257d0 .functor XOR 1, L_000001e1f6a23700, L_000001e1f6a36a50, C4<0>, C4<0>;
v000001e1f6856030_0 .net "Debe", 0 0, L_000001e1f6a234d0;  1 drivers
v000001e1f68559f0_0 .net "Din", 0 0, L_000001e1f6a36a50;  1 drivers
v000001e1f6855a90_0 .net "Dout", 0 0, L_000001e1f6a257d0;  1 drivers
v000001e1f6856210_0 .net "Ri", 0 0, L_000001e1f6a34bb0;  1 drivers
v000001e1f6855b30_0 .net "Si", 0 0, L_000001e1f6a36eb0;  1 drivers
v000001e1f6856df0_0 .net *"_ivl_0", 0 0, L_000001e1f6a22d60;  1 drivers
v000001e1f68568f0_0 .net *"_ivl_10", 0 0, L_000001e1f6a232a0;  1 drivers
v000001e1f6856f30_0 .net *"_ivl_14", 0 0, L_000001e1f6a23700;  1 drivers
v000001e1f6855810_0 .net *"_ivl_2", 0 0, L_000001e1f6a22e40;  1 drivers
v000001e1f6854ff0_0 .net *"_ivl_4", 0 0, L_000001e1f6a23bd0;  1 drivers
v000001e1f68565d0_0 .net *"_ivl_6", 0 0, L_000001e1f6a22eb0;  1 drivers
v000001e1f68562b0_0 .net *"_ivl_8", 0 0, L_000001e1f6a23230;  1 drivers
S_000001e1f6871710 .scope generate, "genblk1[16]" "genblk1[16]" 5 168, 5 168 0, S_000001e1f629dbb0;
 .timescale -9 -12;
P_000001e1f6741020 .param/l "i" 0 5 168, +C4<010000>;
S_000001e1f6870450 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f6871710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a25530 .functor NOT 1, L_000001e1f6a35470, C4<0>, C4<0>, C4<0>;
L_000001e1f6a26330 .functor AND 1, L_000001e1f6a25530, L_000001e1f6a36af0, C4<1>, C4<1>;
L_000001e1f6a253e0 .functor NOT 1, L_000001e1f6a35470, C4<0>, C4<0>, C4<0>;
L_000001e1f6a256f0 .functor AND 1, L_000001e1f6a253e0, L_000001e1f6a36550, C4<1>, C4<1>;
L_000001e1f6a258b0 .functor OR 1, L_000001e1f6a26330, L_000001e1f6a256f0, C4<0>, C4<0>;
L_000001e1f6a25ca0 .functor AND 1, L_000001e1f6a36af0, L_000001e1f6a36550, C4<1>, C4<1>;
L_000001e1f6a25610 .functor OR 1, L_000001e1f6a258b0, L_000001e1f6a25ca0, C4<0>, C4<0>;
L_000001e1f6a25140 .functor XOR 1, L_000001e1f6a35470, L_000001e1f6a36af0, C4<0>, C4<0>;
L_000001e1f6a25840 .functor XOR 1, L_000001e1f6a25140, L_000001e1f6a36550, C4<0>, C4<0>;
v000001e1f6855450_0 .net "Debe", 0 0, L_000001e1f6a25610;  1 drivers
v000001e1f6856a30_0 .net "Din", 0 0, L_000001e1f6a36550;  1 drivers
v000001e1f6855c70_0 .net "Dout", 0 0, L_000001e1f6a25840;  1 drivers
v000001e1f6856b70_0 .net "Ri", 0 0, L_000001e1f6a36af0;  1 drivers
v000001e1f6855e50_0 .net "Si", 0 0, L_000001e1f6a35470;  1 drivers
v000001e1f6855130_0 .net *"_ivl_0", 0 0, L_000001e1f6a25530;  1 drivers
v000001e1f6855f90_0 .net *"_ivl_10", 0 0, L_000001e1f6a25ca0;  1 drivers
v000001e1f6856490_0 .net *"_ivl_14", 0 0, L_000001e1f6a25140;  1 drivers
v000001e1f6855770_0 .net *"_ivl_2", 0 0, L_000001e1f6a26330;  1 drivers
v000001e1f6856c10_0 .net *"_ivl_4", 0 0, L_000001e1f6a253e0;  1 drivers
v000001e1f6855950_0 .net *"_ivl_6", 0 0, L_000001e1f6a256f0;  1 drivers
v000001e1f6856cb0_0 .net *"_ivl_8", 0 0, L_000001e1f6a258b0;  1 drivers
S_000001e1f6871a30 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f6871710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a24d50 .functor NOT 1, L_000001e1f6a36cd0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a249d0 .functor AND 1, L_000001e1f6a24d50, L_000001e1f6a365f0, C4<1>, C4<1>;
L_000001e1f6a25ae0 .functor NOT 1, L_000001e1f6a36cd0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a25df0 .functor AND 1, L_000001e1f6a25ae0, L_000001e1f6a36870, C4<1>, C4<1>;
L_000001e1f6a24e30 .functor OR 1, L_000001e1f6a249d0, L_000001e1f6a25df0, C4<0>, C4<0>;
L_000001e1f6a263a0 .functor AND 1, L_000001e1f6a365f0, L_000001e1f6a36870, C4<1>, C4<1>;
L_000001e1f6a254c0 .functor OR 1, L_000001e1f6a24e30, L_000001e1f6a263a0, C4<0>, C4<0>;
L_000001e1f6a25920 .functor XOR 1, L_000001e1f6a36cd0, L_000001e1f6a365f0, C4<0>, C4<0>;
L_000001e1f6a25d10 .functor XOR 1, L_000001e1f6a25920, L_000001e1f6a36870, C4<0>, C4<0>;
v000001e1f68551d0_0 .net "Debe", 0 0, L_000001e1f6a254c0;  1 drivers
v000001e1f6856670_0 .net "Din", 0 0, L_000001e1f6a36870;  1 drivers
v000001e1f6857750_0 .net "Dout", 0 0, L_000001e1f6a25d10;  1 drivers
v000001e1f6855d10_0 .net "Ri", 0 0, L_000001e1f6a365f0;  1 drivers
v000001e1f6855ef0_0 .net "Si", 0 0, L_000001e1f6a36cd0;  1 drivers
v000001e1f6856ad0_0 .net *"_ivl_0", 0 0, L_000001e1f6a24d50;  1 drivers
v000001e1f68571b0_0 .net *"_ivl_10", 0 0, L_000001e1f6a263a0;  1 drivers
v000001e1f68572f0_0 .net *"_ivl_14", 0 0, L_000001e1f6a25920;  1 drivers
v000001e1f68574d0_0 .net *"_ivl_2", 0 0, L_000001e1f6a249d0;  1 drivers
v000001e1f6857390_0 .net *"_ivl_4", 0 0, L_000001e1f6a25ae0;  1 drivers
v000001e1f6857430_0 .net *"_ivl_6", 0 0, L_000001e1f6a25df0;  1 drivers
v000001e1f6857570_0 .net *"_ivl_8", 0 0, L_000001e1f6a24e30;  1 drivers
S_000001e1f6870c20 .scope generate, "genblk1[17]" "genblk1[17]" 5 168, 5 168 0, S_000001e1f629dbb0;
 .timescale -9 -12;
P_000001e1f6741060 .param/l "i" 0 5 168, +C4<010001>;
S_000001e1f6871d50 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f6870c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a25370 .functor NOT 1, L_000001e1f6a36190, C4<0>, C4<0>, C4<0>;
L_000001e1f6a25c30 .functor AND 1, L_000001e1f6a25370, L_000001e1f6a35650, C4<1>, C4<1>;
L_000001e1f6a24c00 .functor NOT 1, L_000001e1f6a36190, C4<0>, C4<0>, C4<0>;
L_000001e1f6a262c0 .functor AND 1, L_000001e1f6a24c00, L_000001e1f6a37090, C4<1>, C4<1>;
L_000001e1f6a24ff0 .functor OR 1, L_000001e1f6a25c30, L_000001e1f6a262c0, C4<0>, C4<0>;
L_000001e1f6a25d80 .functor AND 1, L_000001e1f6a35650, L_000001e1f6a37090, C4<1>, C4<1>;
L_000001e1f6a25990 .functor OR 1, L_000001e1f6a24ff0, L_000001e1f6a25d80, C4<0>, C4<0>;
L_000001e1f6a26090 .functor XOR 1, L_000001e1f6a36190, L_000001e1f6a35650, C4<0>, C4<0>;
L_000001e1f6a25a00 .functor XOR 1, L_000001e1f6a26090, L_000001e1f6a37090, C4<0>, C4<0>;
v000001e1f6857610_0 .net "Debe", 0 0, L_000001e1f6a25990;  1 drivers
v000001e1f68576b0_0 .net "Din", 0 0, L_000001e1f6a37090;  1 drivers
v000001e1f6855090_0 .net "Dout", 0 0, L_000001e1f6a25a00;  1 drivers
v000001e1f6855270_0 .net "Ri", 0 0, L_000001e1f6a35650;  1 drivers
v000001e1f6855310_0 .net "Si", 0 0, L_000001e1f6a36190;  1 drivers
v000001e1f68554f0_0 .net *"_ivl_0", 0 0, L_000001e1f6a25370;  1 drivers
v000001e1f6855590_0 .net *"_ivl_10", 0 0, L_000001e1f6a25d80;  1 drivers
v000001e1f68556d0_0 .net *"_ivl_14", 0 0, L_000001e1f6a26090;  1 drivers
v000001e1f68599b0_0 .net *"_ivl_2", 0 0, L_000001e1f6a25c30;  1 drivers
v000001e1f6858790_0 .net *"_ivl_4", 0 0, L_000001e1f6a24c00;  1 drivers
v000001e1f6859690_0 .net *"_ivl_6", 0 0, L_000001e1f6a262c0;  1 drivers
v000001e1f6858f10_0 .net *"_ivl_8", 0 0, L_000001e1f6a24ff0;  1 drivers
S_000001e1f6870130 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f6870c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a24ea0 .functor NOT 1, L_000001e1f6a36410, C4<0>, C4<0>, C4<0>;
L_000001e1f6a255a0 .functor AND 1, L_000001e1f6a24ea0, L_000001e1f6a36e10, C4<1>, C4<1>;
L_000001e1f6a24960 .functor NOT 1, L_000001e1f6a36410, C4<0>, C4<0>, C4<0>;
L_000001e1f6a26410 .functor AND 1, L_000001e1f6a24960, L_000001e1f6a35290, C4<1>, C4<1>;
L_000001e1f6a25f40 .functor OR 1, L_000001e1f6a255a0, L_000001e1f6a26410, C4<0>, C4<0>;
L_000001e1f6a25a70 .functor AND 1, L_000001e1f6a36e10, L_000001e1f6a35290, C4<1>, C4<1>;
L_000001e1f6a25e60 .functor OR 1, L_000001e1f6a25f40, L_000001e1f6a25a70, C4<0>, C4<0>;
L_000001e1f6a26250 .functor XOR 1, L_000001e1f6a36410, L_000001e1f6a36e10, C4<0>, C4<0>;
L_000001e1f6a25450 .functor XOR 1, L_000001e1f6a26250, L_000001e1f6a35290, C4<0>, C4<0>;
v000001e1f6858290_0 .net "Debe", 0 0, L_000001e1f6a25e60;  1 drivers
v000001e1f6859370_0 .net "Din", 0 0, L_000001e1f6a35290;  1 drivers
v000001e1f6858dd0_0 .net "Dout", 0 0, L_000001e1f6a25450;  1 drivers
v000001e1f6857bb0_0 .net "Ri", 0 0, L_000001e1f6a36e10;  1 drivers
v000001e1f6858830_0 .net "Si", 0 0, L_000001e1f6a36410;  1 drivers
v000001e1f6858970_0 .net *"_ivl_0", 0 0, L_000001e1f6a24ea0;  1 drivers
v000001e1f6857f70_0 .net *"_ivl_10", 0 0, L_000001e1f6a25a70;  1 drivers
v000001e1f6859af0_0 .net *"_ivl_14", 0 0, L_000001e1f6a26250;  1 drivers
v000001e1f6859910_0 .net *"_ivl_2", 0 0, L_000001e1f6a255a0;  1 drivers
v000001e1f6859410_0 .net *"_ivl_4", 0 0, L_000001e1f6a24960;  1 drivers
v000001e1f6859870_0 .net *"_ivl_6", 0 0, L_000001e1f6a26410;  1 drivers
v000001e1f6859550_0 .net *"_ivl_8", 0 0, L_000001e1f6a25f40;  1 drivers
S_000001e1f68705e0 .scope generate, "genblk1[18]" "genblk1[18]" 5 168, 5 168 0, S_000001e1f629dbb0;
 .timescale -9 -12;
P_000001e1f67407a0 .param/l "i" 0 5 168, +C4<010010>;
S_000001e1f6870770 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f68705e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a248f0 .functor NOT 1, L_000001e1f6a34c50, C4<0>, C4<0>, C4<0>;
L_000001e1f6a25b50 .functor AND 1, L_000001e1f6a248f0, L_000001e1f6a362d0, C4<1>, C4<1>;
L_000001e1f6a26100 .functor NOT 1, L_000001e1f6a34c50, C4<0>, C4<0>, C4<0>;
L_000001e1f6a26480 .functor AND 1, L_000001e1f6a26100, L_000001e1f6a36370, C4<1>, C4<1>;
L_000001e1f6a25ed0 .functor OR 1, L_000001e1f6a25b50, L_000001e1f6a26480, C4<0>, C4<0>;
L_000001e1f6a261e0 .functor AND 1, L_000001e1f6a362d0, L_000001e1f6a36370, C4<1>, C4<1>;
L_000001e1f6a25bc0 .functor OR 1, L_000001e1f6a25ed0, L_000001e1f6a261e0, C4<0>, C4<0>;
L_000001e1f6a24ab0 .functor XOR 1, L_000001e1f6a34c50, L_000001e1f6a362d0, C4<0>, C4<0>;
L_000001e1f6a251b0 .functor XOR 1, L_000001e1f6a24ab0, L_000001e1f6a36370, C4<0>, C4<0>;
v000001e1f68588d0_0 .net "Debe", 0 0, L_000001e1f6a25bc0;  1 drivers
v000001e1f6859eb0_0 .net "Din", 0 0, L_000001e1f6a36370;  1 drivers
v000001e1f6859a50_0 .net "Dout", 0 0, L_000001e1f6a251b0;  1 drivers
v000001e1f6859b90_0 .net "Ri", 0 0, L_000001e1f6a362d0;  1 drivers
v000001e1f68594b0_0 .net "Si", 0 0, L_000001e1f6a34c50;  1 drivers
v000001e1f6858fb0_0 .net *"_ivl_0", 0 0, L_000001e1f6a248f0;  1 drivers
v000001e1f6858150_0 .net *"_ivl_10", 0 0, L_000001e1f6a261e0;  1 drivers
v000001e1f68595f0_0 .net *"_ivl_14", 0 0, L_000001e1f6a24ab0;  1 drivers
v000001e1f6858330_0 .net *"_ivl_2", 0 0, L_000001e1f6a25b50;  1 drivers
v000001e1f6857e30_0 .net *"_ivl_4", 0 0, L_000001e1f6a26100;  1 drivers
v000001e1f6859c30_0 .net *"_ivl_6", 0 0, L_000001e1f6a26480;  1 drivers
v000001e1f6859730_0 .net *"_ivl_8", 0 0, L_000001e1f6a25ed0;  1 drivers
S_000001e1f6870900 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f68705e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a24dc0 .functor NOT 1, L_000001e1f6a35330, C4<0>, C4<0>, C4<0>;
L_000001e1f6a25220 .functor AND 1, L_000001e1f6a24dc0, L_000001e1f6a35c90, C4<1>, C4<1>;
L_000001e1f6a25fb0 .functor NOT 1, L_000001e1f6a35330, C4<0>, C4<0>, C4<0>;
L_000001e1f6a24ce0 .functor AND 1, L_000001e1f6a25fb0, L_000001e1f6a349d0, C4<1>, C4<1>;
L_000001e1f6a24f10 .functor OR 1, L_000001e1f6a25220, L_000001e1f6a24ce0, C4<0>, C4<0>;
L_000001e1f6a26020 .functor AND 1, L_000001e1f6a35c90, L_000001e1f6a349d0, C4<1>, C4<1>;
L_000001e1f6a24a40 .functor OR 1, L_000001e1f6a24f10, L_000001e1f6a26020, C4<0>, C4<0>;
L_000001e1f6a26170 .functor XOR 1, L_000001e1f6a35330, L_000001e1f6a35c90, C4<0>, C4<0>;
L_000001e1f6a24b20 .functor XOR 1, L_000001e1f6a26170, L_000001e1f6a349d0, C4<0>, C4<0>;
v000001e1f6859cd0_0 .net "Debe", 0 0, L_000001e1f6a24a40;  1 drivers
v000001e1f6858ab0_0 .net "Din", 0 0, L_000001e1f6a349d0;  1 drivers
v000001e1f6858b50_0 .net "Dout", 0 0, L_000001e1f6a24b20;  1 drivers
v000001e1f6859d70_0 .net "Ri", 0 0, L_000001e1f6a35c90;  1 drivers
v000001e1f6858510_0 .net "Si", 0 0, L_000001e1f6a35330;  1 drivers
v000001e1f6859190_0 .net *"_ivl_0", 0 0, L_000001e1f6a24dc0;  1 drivers
v000001e1f6859e10_0 .net *"_ivl_10", 0 0, L_000001e1f6a26020;  1 drivers
v000001e1f68580b0_0 .net *"_ivl_14", 0 0, L_000001e1f6a26170;  1 drivers
v000001e1f6858a10_0 .net *"_ivl_2", 0 0, L_000001e1f6a25220;  1 drivers
v000001e1f6857ed0_0 .net *"_ivl_4", 0 0, L_000001e1f6a25fb0;  1 drivers
v000001e1f6858bf0_0 .net *"_ivl_6", 0 0, L_000001e1f6a24ce0;  1 drivers
v000001e1f68597d0_0 .net *"_ivl_8", 0 0, L_000001e1f6a24f10;  1 drivers
S_000001e1f6870a90 .scope generate, "genblk1[19]" "genblk1[19]" 5 168, 5 168 0, S_000001e1f629dbb0;
 .timescale -9 -12;
P_000001e1f67408e0 .param/l "i" 0 5 168, +C4<010011>;
S_000001e1f687aab0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f6870a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a24f80 .functor NOT 1, L_000001e1f6a36230, C4<0>, C4<0>, C4<0>;
L_000001e1f6a24b90 .functor AND 1, L_000001e1f6a24f80, L_000001e1f6a364b0, C4<1>, C4<1>;
L_000001e1f6a24c70 .functor NOT 1, L_000001e1f6a36230, C4<0>, C4<0>, C4<0>;
L_000001e1f6a25060 .functor AND 1, L_000001e1f6a24c70, L_000001e1f6a35150, C4<1>, C4<1>;
L_000001e1f6a250d0 .functor OR 1, L_000001e1f6a24b90, L_000001e1f6a25060, C4<0>, C4<0>;
L_000001e1f6a25760 .functor AND 1, L_000001e1f6a364b0, L_000001e1f6a35150, C4<1>, C4<1>;
L_000001e1f6a25680 .functor OR 1, L_000001e1f6a250d0, L_000001e1f6a25760, C4<0>, C4<0>;
L_000001e1f6a25290 .functor XOR 1, L_000001e1f6a36230, L_000001e1f6a364b0, C4<0>, C4<0>;
L_000001e1f6a25300 .functor XOR 1, L_000001e1f6a25290, L_000001e1f6a35150, C4<0>, C4<0>;
v000001e1f6858d30_0 .net "Debe", 0 0, L_000001e1f6a25680;  1 drivers
v000001e1f6859f50_0 .net "Din", 0 0, L_000001e1f6a35150;  1 drivers
v000001e1f68577f0_0 .net "Dout", 0 0, L_000001e1f6a25300;  1 drivers
v000001e1f6858c90_0 .net "Ri", 0 0, L_000001e1f6a364b0;  1 drivers
v000001e1f6858e70_0 .net "Si", 0 0, L_000001e1f6a36230;  1 drivers
v000001e1f68585b0_0 .net *"_ivl_0", 0 0, L_000001e1f6a24f80;  1 drivers
v000001e1f6857a70_0 .net *"_ivl_10", 0 0, L_000001e1f6a25760;  1 drivers
v000001e1f6857890_0 .net *"_ivl_14", 0 0, L_000001e1f6a25290;  1 drivers
v000001e1f6859050_0 .net *"_ivl_2", 0 0, L_000001e1f6a24b90;  1 drivers
v000001e1f68583d0_0 .net *"_ivl_4", 0 0, L_000001e1f6a24c70;  1 drivers
v000001e1f68590f0_0 .net *"_ivl_6", 0 0, L_000001e1f6a25060;  1 drivers
v000001e1f6859230_0 .net *"_ivl_8", 0 0, L_000001e1f6a250d0;  1 drivers
S_000001e1f6879fc0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f6870a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a276e0 .functor NOT 1, L_000001e1f6a35a10, C4<0>, C4<0>, C4<0>;
L_000001e1f6a26db0 .functor AND 1, L_000001e1f6a276e0, L_000001e1f6a35e70, C4<1>, C4<1>;
L_000001e1f6a27c20 .functor NOT 1, L_000001e1f6a35a10, C4<0>, C4<0>, C4<0>;
L_000001e1f6a278a0 .functor AND 1, L_000001e1f6a27c20, L_000001e1f6a35ab0, C4<1>, C4<1>;
L_000001e1f6a27600 .functor OR 1, L_000001e1f6a26db0, L_000001e1f6a278a0, C4<0>, C4<0>;
L_000001e1f6a26cd0 .functor AND 1, L_000001e1f6a35e70, L_000001e1f6a35ab0, C4<1>, C4<1>;
L_000001e1f6a26f00 .functor OR 1, L_000001e1f6a27600, L_000001e1f6a26cd0, C4<0>, C4<0>;
L_000001e1f6a27670 .functor XOR 1, L_000001e1f6a35a10, L_000001e1f6a35e70, C4<0>, C4<0>;
L_000001e1f6a27ec0 .functor XOR 1, L_000001e1f6a27670, L_000001e1f6a35ab0, C4<0>, C4<0>;
v000001e1f6858650_0 .net "Debe", 0 0, L_000001e1f6a26f00;  1 drivers
v000001e1f6857930_0 .net "Din", 0 0, L_000001e1f6a35ab0;  1 drivers
v000001e1f68592d0_0 .net "Dout", 0 0, L_000001e1f6a27ec0;  1 drivers
v000001e1f68579d0_0 .net "Ri", 0 0, L_000001e1f6a35e70;  1 drivers
v000001e1f6857b10_0 .net "Si", 0 0, L_000001e1f6a35a10;  1 drivers
v000001e1f6857c50_0 .net *"_ivl_0", 0 0, L_000001e1f6a276e0;  1 drivers
v000001e1f6857cf0_0 .net *"_ivl_10", 0 0, L_000001e1f6a26cd0;  1 drivers
v000001e1f6857d90_0 .net *"_ivl_14", 0 0, L_000001e1f6a27670;  1 drivers
v000001e1f6858010_0 .net *"_ivl_2", 0 0, L_000001e1f6a26db0;  1 drivers
v000001e1f68581f0_0 .net *"_ivl_4", 0 0, L_000001e1f6a27c20;  1 drivers
v000001e1f6858470_0 .net *"_ivl_6", 0 0, L_000001e1f6a278a0;  1 drivers
v000001e1f68586f0_0 .net *"_ivl_8", 0 0, L_000001e1f6a27600;  1 drivers
S_000001e1f687add0 .scope generate, "genblk1[20]" "genblk1[20]" 5 168, 5 168 0, S_000001e1f629dbb0;
 .timescale -9 -12;
P_000001e1f6741620 .param/l "i" 0 5 168, +C4<010100>;
S_000001e1f687af60 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f687add0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a270c0 .functor NOT 1, L_000001e1f6a36690, C4<0>, C4<0>, C4<0>;
L_000001e1f6a27c90 .functor AND 1, L_000001e1f6a270c0, L_000001e1f6a35f10, C4<1>, C4<1>;
L_000001e1f6a27750 .functor NOT 1, L_000001e1f6a36690, C4<0>, C4<0>, C4<0>;
L_000001e1f6a27de0 .functor AND 1, L_000001e1f6a27750, L_000001e1f6a35d30, C4<1>, C4<1>;
L_000001e1f6a28010 .functor OR 1, L_000001e1f6a27c90, L_000001e1f6a27de0, C4<0>, C4<0>;
L_000001e1f6a277c0 .functor AND 1, L_000001e1f6a35f10, L_000001e1f6a35d30, C4<1>, C4<1>;
L_000001e1f6a27e50 .functor OR 1, L_000001e1f6a28010, L_000001e1f6a277c0, C4<0>, C4<0>;
L_000001e1f6a27f30 .functor XOR 1, L_000001e1f6a36690, L_000001e1f6a35f10, C4<0>, C4<0>;
L_000001e1f6a264f0 .functor XOR 1, L_000001e1f6a27f30, L_000001e1f6a35d30, C4<0>, C4<0>;
v000001e1f685b030_0 .net "Debe", 0 0, L_000001e1f6a27e50;  1 drivers
v000001e1f685c750_0 .net "Din", 0 0, L_000001e1f6a35d30;  1 drivers
v000001e1f685ab30_0 .net "Dout", 0 0, L_000001e1f6a264f0;  1 drivers
v000001e1f685bd50_0 .net "Ri", 0 0, L_000001e1f6a35f10;  1 drivers
v000001e1f685b530_0 .net "Si", 0 0, L_000001e1f6a36690;  1 drivers
v000001e1f685b5d0_0 .net *"_ivl_0", 0 0, L_000001e1f6a270c0;  1 drivers
v000001e1f685b670_0 .net *"_ivl_10", 0 0, L_000001e1f6a277c0;  1 drivers
v000001e1f685c4d0_0 .net *"_ivl_14", 0 0, L_000001e1f6a27f30;  1 drivers
v000001e1f685abd0_0 .net *"_ivl_2", 0 0, L_000001e1f6a27c90;  1 drivers
v000001e1f685a950_0 .net *"_ivl_4", 0 0, L_000001e1f6a27750;  1 drivers
v000001e1f685bdf0_0 .net *"_ivl_6", 0 0, L_000001e1f6a27de0;  1 drivers
v000001e1f685ac70_0 .net *"_ivl_8", 0 0, L_000001e1f6a28010;  1 drivers
S_000001e1f687b730 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f687add0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a26fe0 .functor NOT 1, L_000001e1f6a369b0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a27910 .functor AND 1, L_000001e1f6a26fe0, L_000001e1f6a36730, C4<1>, C4<1>;
L_000001e1f6a26e90 .functor NOT 1, L_000001e1f6a369b0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a27130 .functor AND 1, L_000001e1f6a26e90, L_000001e1f6a356f0, C4<1>, C4<1>;
L_000001e1f6a27830 .functor OR 1, L_000001e1f6a27910, L_000001e1f6a27130, C4<0>, C4<0>;
L_000001e1f6a26c60 .functor AND 1, L_000001e1f6a36730, L_000001e1f6a356f0, C4<1>, C4<1>;
L_000001e1f6a26bf0 .functor OR 1, L_000001e1f6a27830, L_000001e1f6a26c60, C4<0>, C4<0>;
L_000001e1f6a279f0 .functor XOR 1, L_000001e1f6a369b0, L_000001e1f6a36730, C4<0>, C4<0>;
L_000001e1f6a26f70 .functor XOR 1, L_000001e1f6a279f0, L_000001e1f6a356f0, C4<0>, C4<0>;
v000001e1f685b850_0 .net "Debe", 0 0, L_000001e1f6a26bf0;  1 drivers
v000001e1f685c1b0_0 .net "Din", 0 0, L_000001e1f6a356f0;  1 drivers
v000001e1f685a270_0 .net "Dout", 0 0, L_000001e1f6a26f70;  1 drivers
v000001e1f6859ff0_0 .net "Ri", 0 0, L_000001e1f6a36730;  1 drivers
v000001e1f685b710_0 .net "Si", 0 0, L_000001e1f6a369b0;  1 drivers
v000001e1f685bcb0_0 .net *"_ivl_0", 0 0, L_000001e1f6a26fe0;  1 drivers
v000001e1f685ad10_0 .net *"_ivl_10", 0 0, L_000001e1f6a26c60;  1 drivers
v000001e1f685c570_0 .net *"_ivl_14", 0 0, L_000001e1f6a279f0;  1 drivers
v000001e1f685b7b0_0 .net *"_ivl_2", 0 0, L_000001e1f6a27910;  1 drivers
v000001e1f685c250_0 .net *"_ivl_4", 0 0, L_000001e1f6a26e90;  1 drivers
v000001e1f685a8b0_0 .net *"_ivl_6", 0 0, L_000001e1f6a27130;  1 drivers
v000001e1f685b170_0 .net *"_ivl_8", 0 0, L_000001e1f6a27830;  1 drivers
S_000001e1f687b280 .scope generate, "genblk1[21]" "genblk1[21]" 5 168, 5 168 0, S_000001e1f629dbb0;
 .timescale -9 -12;
P_000001e1f6741be0 .param/l "i" 0 5 168, +C4<010101>;
S_000001e1f687b0f0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f687b280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a26aa0 .functor NOT 1, L_000001e1f6a35bf0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a27050 .functor AND 1, L_000001e1f6a26aa0, L_000001e1f6a35510, C4<1>, C4<1>;
L_000001e1f6a26d40 .functor NOT 1, L_000001e1f6a35bf0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a27a60 .functor AND 1, L_000001e1f6a26d40, L_000001e1f6a36b90, C4<1>, C4<1>;
L_000001e1f6a27d00 .functor OR 1, L_000001e1f6a27050, L_000001e1f6a27a60, C4<0>, C4<0>;
L_000001e1f6a27520 .functor AND 1, L_000001e1f6a35510, L_000001e1f6a36b90, C4<1>, C4<1>;
L_000001e1f6a27ad0 .functor OR 1, L_000001e1f6a27d00, L_000001e1f6a27520, C4<0>, C4<0>;
L_000001e1f6a26870 .functor XOR 1, L_000001e1f6a35bf0, L_000001e1f6a35510, C4<0>, C4<0>;
L_000001e1f6a27280 .functor XOR 1, L_000001e1f6a26870, L_000001e1f6a36b90, C4<0>, C4<0>;
v000001e1f685b2b0_0 .net "Debe", 0 0, L_000001e1f6a27ad0;  1 drivers
v000001e1f685a090_0 .net "Din", 0 0, L_000001e1f6a36b90;  1 drivers
v000001e1f685ae50_0 .net "Dout", 0 0, L_000001e1f6a27280;  1 drivers
v000001e1f685b210_0 .net "Ri", 0 0, L_000001e1f6a35510;  1 drivers
v000001e1f685b8f0_0 .net "Si", 0 0, L_000001e1f6a35bf0;  1 drivers
v000001e1f685c610_0 .net *"_ivl_0", 0 0, L_000001e1f6a26aa0;  1 drivers
v000001e1f685c6b0_0 .net *"_ivl_10", 0 0, L_000001e1f6a27520;  1 drivers
v000001e1f685b350_0 .net *"_ivl_14", 0 0, L_000001e1f6a26870;  1 drivers
v000001e1f685a6d0_0 .net *"_ivl_2", 0 0, L_000001e1f6a27050;  1 drivers
v000001e1f685bfd0_0 .net *"_ivl_4", 0 0, L_000001e1f6a26d40;  1 drivers
v000001e1f685a450_0 .net *"_ivl_6", 0 0, L_000001e1f6a27a60;  1 drivers
v000001e1f685a130_0 .net *"_ivl_8", 0 0, L_000001e1f6a27d00;  1 drivers
S_000001e1f687b410 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f687b280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a26e20 .functor NOT 1, L_000001e1f6a353d0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a27980 .functor AND 1, L_000001e1f6a26e20, L_000001e1f6a35fb0, C4<1>, C4<1>;
L_000001e1f6a27d70 .functor NOT 1, L_000001e1f6a353d0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a272f0 .functor AND 1, L_000001e1f6a27d70, L_000001e1f6a35dd0, C4<1>, C4<1>;
L_000001e1f6a26800 .functor OR 1, L_000001e1f6a27980, L_000001e1f6a272f0, C4<0>, C4<0>;
L_000001e1f6a27210 .functor AND 1, L_000001e1f6a35fb0, L_000001e1f6a35dd0, C4<1>, C4<1>;
L_000001e1f6a26950 .functor OR 1, L_000001e1f6a26800, L_000001e1f6a27210, C4<0>, C4<0>;
L_000001e1f6a271a0 .functor XOR 1, L_000001e1f6a353d0, L_000001e1f6a35fb0, C4<0>, C4<0>;
L_000001e1f6a26720 .functor XOR 1, L_000001e1f6a271a0, L_000001e1f6a35dd0, C4<0>, C4<0>;
v000001e1f685a630_0 .net "Debe", 0 0, L_000001e1f6a26950;  1 drivers
v000001e1f685a1d0_0 .net "Din", 0 0, L_000001e1f6a35dd0;  1 drivers
v000001e1f685a310_0 .net "Dout", 0 0, L_000001e1f6a26720;  1 drivers
v000001e1f685bf30_0 .net "Ri", 0 0, L_000001e1f6a35fb0;  1 drivers
v000001e1f685adb0_0 .net "Si", 0 0, L_000001e1f6a353d0;  1 drivers
v000001e1f685c070_0 .net *"_ivl_0", 0 0, L_000001e1f6a26e20;  1 drivers
v000001e1f685b3f0_0 .net *"_ivl_10", 0 0, L_000001e1f6a27210;  1 drivers
v000001e1f685b0d0_0 .net *"_ivl_14", 0 0, L_000001e1f6a271a0;  1 drivers
v000001e1f685b990_0 .net *"_ivl_2", 0 0, L_000001e1f6a27980;  1 drivers
v000001e1f685a810_0 .net *"_ivl_4", 0 0, L_000001e1f6a27d70;  1 drivers
v000001e1f685b490_0 .net *"_ivl_6", 0 0, L_000001e1f6a272f0;  1 drivers
v000001e1f685a3b0_0 .net *"_ivl_8", 0 0, L_000001e1f6a26800;  1 drivers
S_000001e1f687b5a0 .scope generate, "genblk1[22]" "genblk1[22]" 5 168, 5 168 0, S_000001e1f629dbb0;
 .timescale -9 -12;
P_000001e1f67419e0 .param/l "i" 0 5 168, +C4<010110>;
S_000001e1f687b8c0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f687b5a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a27bb0 .functor NOT 1, L_000001e1f6a367d0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a26560 .functor AND 1, L_000001e1f6a27bb0, L_000001e1f6a34ed0, C4<1>, C4<1>;
L_000001e1f6a27360 .functor NOT 1, L_000001e1f6a367d0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a27fa0 .functor AND 1, L_000001e1f6a27360, L_000001e1f6a34f70, C4<1>, C4<1>;
L_000001e1f6a273d0 .functor OR 1, L_000001e1f6a26560, L_000001e1f6a27fa0, C4<0>, C4<0>;
L_000001e1f6a274b0 .functor AND 1, L_000001e1f6a34ed0, L_000001e1f6a34f70, C4<1>, C4<1>;
L_000001e1f6a27440 .functor OR 1, L_000001e1f6a273d0, L_000001e1f6a274b0, C4<0>, C4<0>;
L_000001e1f6a27590 .functor XOR 1, L_000001e1f6a367d0, L_000001e1f6a34ed0, C4<0>, C4<0>;
L_000001e1f6a268e0 .functor XOR 1, L_000001e1f6a27590, L_000001e1f6a34f70, C4<0>, C4<0>;
v000001e1f685aef0_0 .net "Debe", 0 0, L_000001e1f6a27440;  1 drivers
v000001e1f685c110_0 .net "Din", 0 0, L_000001e1f6a34f70;  1 drivers
v000001e1f685c2f0_0 .net "Dout", 0 0, L_000001e1f6a268e0;  1 drivers
v000001e1f685bb70_0 .net "Ri", 0 0, L_000001e1f6a34ed0;  1 drivers
v000001e1f685a590_0 .net "Si", 0 0, L_000001e1f6a367d0;  1 drivers
v000001e1f685ba30_0 .net *"_ivl_0", 0 0, L_000001e1f6a27bb0;  1 drivers
v000001e1f685af90_0 .net *"_ivl_10", 0 0, L_000001e1f6a274b0;  1 drivers
v000001e1f685bad0_0 .net *"_ivl_14", 0 0, L_000001e1f6a27590;  1 drivers
v000001e1f685bc10_0 .net *"_ivl_2", 0 0, L_000001e1f6a26560;  1 drivers
v000001e1f685a770_0 .net *"_ivl_4", 0 0, L_000001e1f6a27360;  1 drivers
v000001e1f685c390_0 .net *"_ivl_6", 0 0, L_000001e1f6a27fa0;  1 drivers
v000001e1f685c430_0 .net *"_ivl_8", 0 0, L_000001e1f6a273d0;  1 drivers
S_000001e1f687ba50 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f687b5a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a26790 .functor NOT 1, L_000001e1f6a35010, C4<0>, C4<0>, C4<0>;
L_000001e1f6a27b40 .functor AND 1, L_000001e1f6a26790, L_000001e1f6a35790, C4<1>, C4<1>;
L_000001e1f6a28080 .functor NOT 1, L_000001e1f6a35010, C4<0>, C4<0>, C4<0>;
L_000001e1f6a26a30 .functor AND 1, L_000001e1f6a28080, L_000001e1f6a35b50, C4<1>, C4<1>;
L_000001e1f6a265d0 .functor OR 1, L_000001e1f6a27b40, L_000001e1f6a26a30, C4<0>, C4<0>;
L_000001e1f6a26640 .functor AND 1, L_000001e1f6a35790, L_000001e1f6a35b50, C4<1>, C4<1>;
L_000001e1f6a266b0 .functor OR 1, L_000001e1f6a265d0, L_000001e1f6a26640, C4<0>, C4<0>;
L_000001e1f6a269c0 .functor XOR 1, L_000001e1f6a35010, L_000001e1f6a35790, C4<0>, C4<0>;
L_000001e1f6a26b10 .functor XOR 1, L_000001e1f6a269c0, L_000001e1f6a35b50, C4<0>, C4<0>;
v000001e1f685a4f0_0 .net "Debe", 0 0, L_000001e1f6a266b0;  1 drivers
v000001e1f685be90_0 .net "Din", 0 0, L_000001e1f6a35b50;  1 drivers
v000001e1f685a9f0_0 .net "Dout", 0 0, L_000001e1f6a26b10;  1 drivers
v000001e1f685aa90_0 .net "Ri", 0 0, L_000001e1f6a35790;  1 drivers
v000001e1f685d830_0 .net "Si", 0 0, L_000001e1f6a35010;  1 drivers
v000001e1f685e730_0 .net *"_ivl_0", 0 0, L_000001e1f6a26790;  1 drivers
v000001e1f685d470_0 .net *"_ivl_10", 0 0, L_000001e1f6a26640;  1 drivers
v000001e1f685db50_0 .net *"_ivl_14", 0 0, L_000001e1f6a269c0;  1 drivers
v000001e1f685ca70_0 .net *"_ivl_2", 0 0, L_000001e1f6a27b40;  1 drivers
v000001e1f685eb90_0 .net *"_ivl_4", 0 0, L_000001e1f6a28080;  1 drivers
v000001e1f685cbb0_0 .net *"_ivl_6", 0 0, L_000001e1f6a26a30;  1 drivers
v000001e1f685e9b0_0 .net *"_ivl_8", 0 0, L_000001e1f6a265d0;  1 drivers
S_000001e1f687a150 .scope module, "rounder" "RoundNearestEven" 5 201, 6 22 0, S_000001e1f629dbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_000001e1f6296430 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_000001e1f6296468 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_000001e1f62964a0 .param/l "FSIZE" 0 6 22, +C4<00000000000000000000000000001110>;
P_000001e1f62964d8 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_000001e1f6a1b890 .functor NOT 1, L_000001e1f6a37450, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1ae10 .functor OR 1, L_000001e1f6a38850, L_000001e1f6a38ad0, C4<0>, C4<0>;
L_000001e1f6a1a160 .functor AND 1, L_000001e1f6a38df0, L_000001e1f6a1ae10, C4<1>, C4<1>;
v000001e1f685ef50_0 .net *"_ivl_11", 9 0, L_000001e1f6a388f0;  1 drivers
v000001e1f685d0b0_0 .net *"_ivl_12", 23 0, L_000001e1f6a38a30;  1 drivers
L_000001e1f699aec8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f685dd30_0 .net *"_ivl_15", 13 0, L_000001e1f699aec8;  1 drivers
v000001e1f685dfb0_0 .net *"_ivl_17", 0 0, L_000001e1f6a38ad0;  1 drivers
v000001e1f685ce30_0 .net *"_ivl_19", 0 0, L_000001e1f6a1ae10;  1 drivers
v000001e1f685c890_0 .net *"_ivl_21", 0 0, L_000001e1f6a1a160;  1 drivers
L_000001e1f699af10 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e1f685d8d0_0 .net/2u *"_ivl_22", 23 0, L_000001e1f699af10;  1 drivers
L_000001e1f699af58 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f685ddd0_0 .net/2u *"_ivl_24", 23 0, L_000001e1f699af58;  1 drivers
v000001e1f685d5b0_0 .net *"_ivl_26", 23 0, L_000001e1f6a38e90;  1 drivers
v000001e1f685d1f0_0 .net *"_ivl_3", 3 0, L_000001e1f6a385d0;  1 drivers
v000001e1f685e5f0_0 .net *"_ivl_33", 0 0, L_000001e1f6a39430;  1 drivers
v000001e1f685e050_0 .net *"_ivl_34", 7 0, L_000001e1f6a39250;  1 drivers
L_000001e1f699afa0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001e1f685e550_0 .net *"_ivl_37", 6 0, L_000001e1f699afa0;  1 drivers
v000001e1f685d010_0 .net *"_ivl_7", 0 0, L_000001e1f6a37450;  1 drivers
v000001e1f685d970_0 .net "boolean", 0 0, L_000001e1f6a38850;  1 drivers
v000001e1f685d330_0 .net "exp", 7 0, L_000001e1f6a38490;  alias, 1 drivers
v000001e1f685e230_0 .net "exp_round", 7 0, L_000001e1f6a39750;  alias, 1 drivers
v000001e1f685e910_0 .net "guard", 0 0, L_000001e1f6a38df0;  1 drivers
v000001e1f685e690_0 .net "is_even", 0 0, L_000001e1f6a1b890;  1 drivers
v000001e1f685d510_0 .net "ms", 14 0, L_000001e1f6a39610;  1 drivers
v000001e1f685e4b0_0 .net "ms_round", 22 0, L_000001e1f6a374f0;  alias, 1 drivers
v000001e1f685e0f0_0 .net "temp", 23 0, L_000001e1f6a39110;  1 drivers
L_000001e1f6a38df0 .part L_000001e1f6a39610, 4, 1;
L_000001e1f6a385d0 .part L_000001e1f6a39610, 0, 4;
L_000001e1f6a38850 .reduce/or L_000001e1f6a385d0;
L_000001e1f6a37450 .part L_000001e1f6a39610, 5, 1;
L_000001e1f6a388f0 .part L_000001e1f6a39610, 5, 10;
L_000001e1f6a38a30 .concat [ 10 14 0 0], L_000001e1f6a388f0, L_000001e1f699aec8;
L_000001e1f6a38ad0 .reduce/nor L_000001e1f6a1b890;
L_000001e1f6a38e90 .functor MUXZ 24, L_000001e1f699af58, L_000001e1f699af10, L_000001e1f6a1a160, C4<>;
L_000001e1f6a39110 .arith/sum 24, L_000001e1f6a38a30, L_000001e1f6a38e90;
L_000001e1f6a374f0 .part L_000001e1f6a39110, 0, 23;
L_000001e1f6a39430 .part L_000001e1f6a39110, 23, 1;
L_000001e1f6a39250 .concat [ 1 7 0 0], L_000001e1f6a39430, L_000001e1f699afa0;
L_000001e1f6a39750 .arith/sum 8, L_000001e1f6a38490, L_000001e1f6a39250;
S_000001e1f687bbe0 .scope module, "sub_exp" "RestaExp_sum" 5 187, 5 19 0, S_000001e1f629dbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_000001e1f6296520 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_000001e1f6296558 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_000001e1f6296590 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v000001e1f685f950_0 .net "Debe", 8 0, L_000001e1f6a383f0;  1 drivers
v000001e1f685f9f0_0 .net "F", 7 0, L_000001e1f6a382b0;  alias, 1 drivers
v000001e1f6862650_0 .net "R", 7 0, L_000001e1f6a34930;  alias, 1 drivers
v000001e1f6861bb0_0 .net "S", 7 0, L_000001e1f69390a0;  alias, 1 drivers
L_000001e1f699adf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f6863370_0 .net/2u *"_ivl_60", 0 0, L_000001e1f699adf0;  1 drivers
L_000001e1f6a34e30 .part L_000001e1f69390a0, 0, 1;
L_000001e1f6a351f0 .part L_000001e1f6a34930, 0, 1;
L_000001e1f6a379f0 .part L_000001e1f6a383f0, 0, 1;
L_000001e1f6a38170 .part L_000001e1f69390a0, 1, 1;
L_000001e1f6a38f30 .part L_000001e1f6a34930, 1, 1;
L_000001e1f6a37f90 .part L_000001e1f6a383f0, 1, 1;
L_000001e1f6a387b0 .part L_000001e1f69390a0, 2, 1;
L_000001e1f6a38030 .part L_000001e1f6a34930, 2, 1;
L_000001e1f6a38350 .part L_000001e1f6a383f0, 2, 1;
L_000001e1f6a38cb0 .part L_000001e1f69390a0, 3, 1;
L_000001e1f6a38d50 .part L_000001e1f6a34930, 3, 1;
L_000001e1f6a38990 .part L_000001e1f6a383f0, 3, 1;
L_000001e1f6a37a90 .part L_000001e1f69390a0, 4, 1;
L_000001e1f6a38210 .part L_000001e1f6a34930, 4, 1;
L_000001e1f6a37b30 .part L_000001e1f6a383f0, 4, 1;
L_000001e1f6a38b70 .part L_000001e1f69390a0, 5, 1;
L_000001e1f6a38c10 .part L_000001e1f6a34930, 5, 1;
L_000001e1f6a37c70 .part L_000001e1f6a383f0, 5, 1;
L_000001e1f6a373b0 .part L_000001e1f69390a0, 6, 1;
L_000001e1f6a38670 .part L_000001e1f6a34930, 6, 1;
L_000001e1f6a37770 .part L_000001e1f6a383f0, 6, 1;
L_000001e1f6a38fd0 .part L_000001e1f69390a0, 7, 1;
L_000001e1f6a37ef0 .part L_000001e1f6a34930, 7, 1;
L_000001e1f6a37950 .part L_000001e1f6a383f0, 7, 1;
LS_000001e1f6a382b0_0_0 .concat8 [ 1 1 1 1], L_000001e1f6a28da0, L_000001e1f6a29190, L_000001e1f6a28e80, L_000001e1f6a28b70;
LS_000001e1f6a382b0_0_4 .concat8 [ 1 1 1 1], L_000001e1f6a28ef0, L_000001e1f6a28780, L_000001e1f6a29f20, L_000001e1f6a1ada0;
L_000001e1f6a382b0 .concat8 [ 4 4 0 0], LS_000001e1f6a382b0_0_0, LS_000001e1f6a382b0_0_4;
LS_000001e1f6a383f0_0_0 .concat8 [ 1 1 1 1], L_000001e1f699adf0, L_000001e1f6a28fd0, L_000001e1f6a286a0, L_000001e1f6a28be0;
LS_000001e1f6a383f0_0_4 .concat8 [ 1 1 1 1], L_000001e1f6a294a0, L_000001e1f6a28390, L_000001e1f6a28470, L_000001e1f6a29e40;
LS_000001e1f6a383f0_0_8 .concat8 [ 1 0 0 0], L_000001e1f6a1a320;
L_000001e1f6a383f0 .concat8 [ 4 4 1 0], LS_000001e1f6a383f0_0_0, LS_000001e1f6a383f0_0_4, LS_000001e1f6a383f0_0_8;
S_000001e1f687bd70 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001e1f687bbe0;
 .timescale -9 -12;
P_000001e1f6741c60 .param/l "i" 0 5 28, +C4<00>;
S_000001e1f687a2e0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f687bd70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a28710 .functor NOT 1, L_000001e1f6a34e30, C4<0>, C4<0>, C4<0>;
L_000001e1f6a29c10 .functor AND 1, L_000001e1f6a28710, L_000001e1f6a351f0, C4<1>, C4<1>;
L_000001e1f6a293c0 .functor NOT 1, L_000001e1f6a34e30, C4<0>, C4<0>, C4<0>;
L_000001e1f6a29270 .functor AND 1, L_000001e1f6a293c0, L_000001e1f6a379f0, C4<1>, C4<1>;
L_000001e1f6a282b0 .functor OR 1, L_000001e1f6a29c10, L_000001e1f6a29270, C4<0>, C4<0>;
L_000001e1f6a29900 .functor AND 1, L_000001e1f6a351f0, L_000001e1f6a379f0, C4<1>, C4<1>;
L_000001e1f6a28fd0 .functor OR 1, L_000001e1f6a282b0, L_000001e1f6a29900, C4<0>, C4<0>;
L_000001e1f6a289b0 .functor XOR 1, L_000001e1f6a34e30, L_000001e1f6a351f0, C4<0>, C4<0>;
L_000001e1f6a28da0 .functor XOR 1, L_000001e1f6a289b0, L_000001e1f6a379f0, C4<0>, C4<0>;
v000001e1f685ee10_0 .net "Debe", 0 0, L_000001e1f6a28fd0;  1 drivers
v000001e1f685dbf0_0 .net "Din", 0 0, L_000001e1f6a379f0;  1 drivers
v000001e1f685c930_0 .net "Dout", 0 0, L_000001e1f6a28da0;  1 drivers
v000001e1f685cf70_0 .net "Ri", 0 0, L_000001e1f6a351f0;  1 drivers
v000001e1f685e870_0 .net "Si", 0 0, L_000001e1f6a34e30;  1 drivers
v000001e1f685e7d0_0 .net *"_ivl_0", 0 0, L_000001e1f6a28710;  1 drivers
v000001e1f685e370_0 .net *"_ivl_10", 0 0, L_000001e1f6a29900;  1 drivers
v000001e1f685da10_0 .net *"_ivl_14", 0 0, L_000001e1f6a289b0;  1 drivers
v000001e1f685dc90_0 .net *"_ivl_2", 0 0, L_000001e1f6a29c10;  1 drivers
v000001e1f685e190_0 .net *"_ivl_4", 0 0, L_000001e1f6a293c0;  1 drivers
v000001e1f685de70_0 .net *"_ivl_6", 0 0, L_000001e1f6a29270;  1 drivers
v000001e1f685d6f0_0 .net *"_ivl_8", 0 0, L_000001e1f6a282b0;  1 drivers
S_000001e1f687a470 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001e1f687bbe0;
 .timescale -9 -12;
P_000001e1f6741de0 .param/l "i" 0 5 28, +C4<01>;
S_000001e1f687a600 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f687a470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a284e0 .functor NOT 1, L_000001e1f6a38170, C4<0>, C4<0>, C4<0>;
L_000001e1f6a28550 .functor AND 1, L_000001e1f6a284e0, L_000001e1f6a38f30, C4<1>, C4<1>;
L_000001e1f6a28d30 .functor NOT 1, L_000001e1f6a38170, C4<0>, C4<0>, C4<0>;
L_000001e1f6a29970 .functor AND 1, L_000001e1f6a28d30, L_000001e1f6a37f90, C4<1>, C4<1>;
L_000001e1f6a290b0 .functor OR 1, L_000001e1f6a28550, L_000001e1f6a29970, C4<0>, C4<0>;
L_000001e1f6a297b0 .functor AND 1, L_000001e1f6a38f30, L_000001e1f6a37f90, C4<1>, C4<1>;
L_000001e1f6a286a0 .functor OR 1, L_000001e1f6a290b0, L_000001e1f6a297b0, C4<0>, C4<0>;
L_000001e1f6a28a20 .functor XOR 1, L_000001e1f6a38170, L_000001e1f6a38f30, C4<0>, C4<0>;
L_000001e1f6a29190 .functor XOR 1, L_000001e1f6a28a20, L_000001e1f6a37f90, C4<0>, C4<0>;
v000001e1f685ea50_0 .net "Debe", 0 0, L_000001e1f6a286a0;  1 drivers
v000001e1f685d3d0_0 .net "Din", 0 0, L_000001e1f6a37f90;  1 drivers
v000001e1f685cc50_0 .net "Dout", 0 0, L_000001e1f6a29190;  1 drivers
v000001e1f685d650_0 .net "Ri", 0 0, L_000001e1f6a38f30;  1 drivers
v000001e1f685dab0_0 .net "Si", 0 0, L_000001e1f6a38170;  1 drivers
v000001e1f685ec30_0 .net *"_ivl_0", 0 0, L_000001e1f6a284e0;  1 drivers
v000001e1f685e2d0_0 .net *"_ivl_10", 0 0, L_000001e1f6a297b0;  1 drivers
v000001e1f685eaf0_0 .net *"_ivl_14", 0 0, L_000001e1f6a28a20;  1 drivers
v000001e1f685cb10_0 .net *"_ivl_2", 0 0, L_000001e1f6a28550;  1 drivers
v000001e1f685ecd0_0 .net *"_ivl_4", 0 0, L_000001e1f6a28d30;  1 drivers
v000001e1f685df10_0 .net *"_ivl_6", 0 0, L_000001e1f6a29970;  1 drivers
v000001e1f685e410_0 .net *"_ivl_8", 0 0, L_000001e1f6a290b0;  1 drivers
S_000001e1f687a790 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001e1f687bbe0;
 .timescale -9 -12;
P_000001e1f67411a0 .param/l "i" 0 5 28, +C4<010>;
S_000001e1f687a920 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f687a790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a29200 .functor NOT 1, L_000001e1f6a387b0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a28a90 .functor AND 1, L_000001e1f6a29200, L_000001e1f6a38030, C4<1>, C4<1>;
L_000001e1f6a29820 .functor NOT 1, L_000001e1f6a387b0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a285c0 .functor AND 1, L_000001e1f6a29820, L_000001e1f6a38350, C4<1>, C4<1>;
L_000001e1f6a296d0 .functor OR 1, L_000001e1f6a28a90, L_000001e1f6a285c0, C4<0>, C4<0>;
L_000001e1f6a281d0 .functor AND 1, L_000001e1f6a38030, L_000001e1f6a38350, C4<1>, C4<1>;
L_000001e1f6a28be0 .functor OR 1, L_000001e1f6a296d0, L_000001e1f6a281d0, C4<0>, C4<0>;
L_000001e1f6a287f0 .functor XOR 1, L_000001e1f6a387b0, L_000001e1f6a38030, C4<0>, C4<0>;
L_000001e1f6a28e80 .functor XOR 1, L_000001e1f6a287f0, L_000001e1f6a38350, C4<0>, C4<0>;
v000001e1f685ed70_0 .net "Debe", 0 0, L_000001e1f6a28be0;  1 drivers
v000001e1f685eeb0_0 .net "Din", 0 0, L_000001e1f6a38350;  1 drivers
v000001e1f685c7f0_0 .net "Dout", 0 0, L_000001e1f6a28e80;  1 drivers
v000001e1f685cd90_0 .net "Ri", 0 0, L_000001e1f6a38030;  1 drivers
v000001e1f685c9d0_0 .net "Si", 0 0, L_000001e1f6a387b0;  1 drivers
v000001e1f685ccf0_0 .net *"_ivl_0", 0 0, L_000001e1f6a29200;  1 drivers
v000001e1f685ced0_0 .net *"_ivl_10", 0 0, L_000001e1f6a281d0;  1 drivers
v000001e1f685d150_0 .net *"_ivl_14", 0 0, L_000001e1f6a287f0;  1 drivers
v000001e1f685d290_0 .net *"_ivl_2", 0 0, L_000001e1f6a28a90;  1 drivers
v000001e1f685d790_0 .net *"_ivl_4", 0 0, L_000001e1f6a29820;  1 drivers
v000001e1f68603f0_0 .net *"_ivl_6", 0 0, L_000001e1f6a285c0;  1 drivers
v000001e1f685f130_0 .net *"_ivl_8", 0 0, L_000001e1f6a296d0;  1 drivers
S_000001e1f687ac40 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001e1f687bbe0;
 .timescale -9 -12;
P_000001e1f6741e60 .param/l "i" 0 5 28, +C4<011>;
S_000001e1f687d100 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f687ac40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a29a50 .functor NOT 1, L_000001e1f6a38cb0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a28160 .functor AND 1, L_000001e1f6a29a50, L_000001e1f6a38d50, C4<1>, C4<1>;
L_000001e1f6a29430 .functor NOT 1, L_000001e1f6a38cb0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a288d0 .functor AND 1, L_000001e1f6a29430, L_000001e1f6a38990, C4<1>, C4<1>;
L_000001e1f6a29ac0 .functor OR 1, L_000001e1f6a28160, L_000001e1f6a288d0, C4<0>, C4<0>;
L_000001e1f6a28860 .functor AND 1, L_000001e1f6a38d50, L_000001e1f6a38990, C4<1>, C4<1>;
L_000001e1f6a294a0 .functor OR 1, L_000001e1f6a29ac0, L_000001e1f6a28860, C4<0>, C4<0>;
L_000001e1f6a29120 .functor XOR 1, L_000001e1f6a38cb0, L_000001e1f6a38d50, C4<0>, C4<0>;
L_000001e1f6a28b70 .functor XOR 1, L_000001e1f6a29120, L_000001e1f6a38990, C4<0>, C4<0>;
v000001e1f6861750_0 .net "Debe", 0 0, L_000001e1f6a294a0;  1 drivers
v000001e1f685fb30_0 .net "Din", 0 0, L_000001e1f6a38990;  1 drivers
v000001e1f6860d50_0 .net "Dout", 0 0, L_000001e1f6a28b70;  1 drivers
v000001e1f685f4f0_0 .net "Ri", 0 0, L_000001e1f6a38d50;  1 drivers
v000001e1f68605d0_0 .net "Si", 0 0, L_000001e1f6a38cb0;  1 drivers
v000001e1f6860670_0 .net *"_ivl_0", 0 0, L_000001e1f6a29a50;  1 drivers
v000001e1f68614d0_0 .net *"_ivl_10", 0 0, L_000001e1f6a28860;  1 drivers
v000001e1f685fbd0_0 .net *"_ivl_14", 0 0, L_000001e1f6a29120;  1 drivers
v000001e1f685f590_0 .net *"_ivl_2", 0 0, L_000001e1f6a28160;  1 drivers
v000001e1f6860df0_0 .net *"_ivl_4", 0 0, L_000001e1f6a29430;  1 drivers
v000001e1f685fc70_0 .net *"_ivl_6", 0 0, L_000001e1f6a288d0;  1 drivers
v000001e1f685f3b0_0 .net *"_ivl_8", 0 0, L_000001e1f6a29ac0;  1 drivers
S_000001e1f687d290 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001e1f687bbe0;
 .timescale -9 -12;
P_000001e1f6741f20 .param/l "i" 0 5 28, +C4<0100>;
S_000001e1f687c160 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f687d290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a29c80 .functor NOT 1, L_000001e1f6a37a90, C4<0>, C4<0>, C4<0>;
L_000001e1f6a29ba0 .functor AND 1, L_000001e1f6a29c80, L_000001e1f6a38210, C4<1>, C4<1>;
L_000001e1f6a29660 .functor NOT 1, L_000001e1f6a37a90, C4<0>, C4<0>, C4<0>;
L_000001e1f6a29b30 .functor AND 1, L_000001e1f6a29660, L_000001e1f6a37b30, C4<1>, C4<1>;
L_000001e1f6a28240 .functor OR 1, L_000001e1f6a29ba0, L_000001e1f6a29b30, C4<0>, C4<0>;
L_000001e1f6a29040 .functor AND 1, L_000001e1f6a38210, L_000001e1f6a37b30, C4<1>, C4<1>;
L_000001e1f6a28390 .functor OR 1, L_000001e1f6a28240, L_000001e1f6a29040, C4<0>, C4<0>;
L_000001e1f6a29580 .functor XOR 1, L_000001e1f6a37a90, L_000001e1f6a38210, C4<0>, C4<0>;
L_000001e1f6a28ef0 .functor XOR 1, L_000001e1f6a29580, L_000001e1f6a37b30, C4<0>, C4<0>;
v000001e1f6860530_0 .net "Debe", 0 0, L_000001e1f6a28390;  1 drivers
v000001e1f6860cb0_0 .net "Din", 0 0, L_000001e1f6a37b30;  1 drivers
v000001e1f685fd10_0 .net "Dout", 0 0, L_000001e1f6a28ef0;  1 drivers
v000001e1f6861570_0 .net "Ri", 0 0, L_000001e1f6a38210;  1 drivers
v000001e1f685fa90_0 .net "Si", 0 0, L_000001e1f6a37a90;  1 drivers
v000001e1f6861610_0 .net *"_ivl_0", 0 0, L_000001e1f6a29c80;  1 drivers
v000001e1f6861430_0 .net *"_ivl_10", 0 0, L_000001e1f6a29040;  1 drivers
v000001e1f685ff90_0 .net *"_ivl_14", 0 0, L_000001e1f6a29580;  1 drivers
v000001e1f6860e90_0 .net *"_ivl_2", 0 0, L_000001e1f6a29ba0;  1 drivers
v000001e1f6860710_0 .net *"_ivl_4", 0 0, L_000001e1f6a29660;  1 drivers
v000001e1f685f090_0 .net *"_ivl_6", 0 0, L_000001e1f6a29b30;  1 drivers
v000001e1f6860a30_0 .net *"_ivl_8", 0 0, L_000001e1f6a28240;  1 drivers
S_000001e1f687da60 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_000001e1f687bbe0;
 .timescale -9 -12;
P_000001e1f6741fe0 .param/l "i" 0 5 28, +C4<0101>;
S_000001e1f687cac0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f687da60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a28f60 .functor NOT 1, L_000001e1f6a38b70, C4<0>, C4<0>, C4<0>;
L_000001e1f6a29890 .functor AND 1, L_000001e1f6a28f60, L_000001e1f6a38c10, C4<1>, C4<1>;
L_000001e1f6a292e0 .functor NOT 1, L_000001e1f6a38b70, C4<0>, C4<0>, C4<0>;
L_000001e1f6a28320 .functor AND 1, L_000001e1f6a292e0, L_000001e1f6a37c70, C4<1>, C4<1>;
L_000001e1f6a28400 .functor OR 1, L_000001e1f6a29890, L_000001e1f6a28320, C4<0>, C4<0>;
L_000001e1f6a29510 .functor AND 1, L_000001e1f6a38c10, L_000001e1f6a37c70, C4<1>, C4<1>;
L_000001e1f6a28470 .functor OR 1, L_000001e1f6a28400, L_000001e1f6a29510, C4<0>, C4<0>;
L_000001e1f6a28630 .functor XOR 1, L_000001e1f6a38b70, L_000001e1f6a38c10, C4<0>, C4<0>;
L_000001e1f6a28780 .functor XOR 1, L_000001e1f6a28630, L_000001e1f6a37c70, C4<0>, C4<0>;
v000001e1f68607b0_0 .net "Debe", 0 0, L_000001e1f6a28470;  1 drivers
v000001e1f68616b0_0 .net "Din", 0 0, L_000001e1f6a37c70;  1 drivers
v000001e1f685eff0_0 .net "Dout", 0 0, L_000001e1f6a28780;  1 drivers
v000001e1f6860210_0 .net "Ri", 0 0, L_000001e1f6a38c10;  1 drivers
v000001e1f6860350_0 .net "Si", 0 0, L_000001e1f6a38b70;  1 drivers
v000001e1f685fdb0_0 .net *"_ivl_0", 0 0, L_000001e1f6a28f60;  1 drivers
v000001e1f685f270_0 .net *"_ivl_10", 0 0, L_000001e1f6a29510;  1 drivers
v000001e1f6861250_0 .net *"_ivl_14", 0 0, L_000001e1f6a28630;  1 drivers
v000001e1f6860170_0 .net *"_ivl_2", 0 0, L_000001e1f6a29890;  1 drivers
v000001e1f685fe50_0 .net *"_ivl_4", 0 0, L_000001e1f6a292e0;  1 drivers
v000001e1f6860850_0 .net *"_ivl_6", 0 0, L_000001e1f6a28320;  1 drivers
v000001e1f6860ad0_0 .net *"_ivl_8", 0 0, L_000001e1f6a28400;  1 drivers
S_000001e1f687bfd0 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_000001e1f687bbe0;
 .timescale -9 -12;
P_000001e1f6741fa0 .param/l "i" 0 5 28, +C4<0110>;
S_000001e1f687d420 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f687bfd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a28b00 .functor NOT 1, L_000001e1f6a373b0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a29350 .functor AND 1, L_000001e1f6a28b00, L_000001e1f6a38670, C4<1>, C4<1>;
L_000001e1f6a295f0 .functor NOT 1, L_000001e1f6a373b0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a29740 .functor AND 1, L_000001e1f6a295f0, L_000001e1f6a37770, C4<1>, C4<1>;
L_000001e1f6a29d60 .functor OR 1, L_000001e1f6a29350, L_000001e1f6a29740, C4<0>, C4<0>;
L_000001e1f6a29dd0 .functor AND 1, L_000001e1f6a38670, L_000001e1f6a37770, C4<1>, C4<1>;
L_000001e1f6a29e40 .functor OR 1, L_000001e1f6a29d60, L_000001e1f6a29dd0, C4<0>, C4<0>;
L_000001e1f6a29eb0 .functor XOR 1, L_000001e1f6a373b0, L_000001e1f6a38670, C4<0>, C4<0>;
L_000001e1f6a29f20 .functor XOR 1, L_000001e1f6a29eb0, L_000001e1f6a37770, C4<0>, C4<0>;
v000001e1f6860f30_0 .net "Debe", 0 0, L_000001e1f6a29e40;  1 drivers
v000001e1f68608f0_0 .net "Din", 0 0, L_000001e1f6a37770;  1 drivers
v000001e1f6860fd0_0 .net "Dout", 0 0, L_000001e1f6a29f20;  1 drivers
v000001e1f685f810_0 .net "Ri", 0 0, L_000001e1f6a38670;  1 drivers
v000001e1f685fef0_0 .net "Si", 0 0, L_000001e1f6a373b0;  1 drivers
v000001e1f6860030_0 .net *"_ivl_0", 0 0, L_000001e1f6a28b00;  1 drivers
v000001e1f6860b70_0 .net *"_ivl_10", 0 0, L_000001e1f6a29dd0;  1 drivers
v000001e1f6860c10_0 .net *"_ivl_14", 0 0, L_000001e1f6a29eb0;  1 drivers
v000001e1f685f1d0_0 .net *"_ivl_2", 0 0, L_000001e1f6a29350;  1 drivers
v000001e1f6861070_0 .net *"_ivl_4", 0 0, L_000001e1f6a295f0;  1 drivers
v000001e1f6860990_0 .net *"_ivl_6", 0 0, L_000001e1f6a29740;  1 drivers
v000001e1f6861110_0 .net *"_ivl_8", 0 0, L_000001e1f6a29d60;  1 drivers
S_000001e1f687cc50 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_000001e1f687bbe0;
 .timescale -9 -12;
P_000001e1f67416e0 .param/l "i" 0 5 28, +C4<0111>;
S_000001e1f687dbf0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f687cc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a29f90 .functor NOT 1, L_000001e1f6a38fd0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a29cf0 .functor AND 1, L_000001e1f6a29f90, L_000001e1f6a37ef0, C4<1>, C4<1>;
L_000001e1f6a1b350 .functor NOT 1, L_000001e1f6a38fd0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1b2e0 .functor AND 1, L_000001e1f6a1b350, L_000001e1f6a37950, C4<1>, C4<1>;
L_000001e1f6a1b4a0 .functor OR 1, L_000001e1f6a29cf0, L_000001e1f6a1b2e0, C4<0>, C4<0>;
L_000001e1f6a1b900 .functor AND 1, L_000001e1f6a37ef0, L_000001e1f6a37950, C4<1>, C4<1>;
L_000001e1f6a1a320 .functor OR 1, L_000001e1f6a1b4a0, L_000001e1f6a1b900, C4<0>, C4<0>;
L_000001e1f6a1a780 .functor XOR 1, L_000001e1f6a38fd0, L_000001e1f6a37ef0, C4<0>, C4<0>;
L_000001e1f6a1ada0 .functor XOR 1, L_000001e1f6a1a780, L_000001e1f6a37950, C4<0>, C4<0>;
v000001e1f68611b0_0 .net "Debe", 0 0, L_000001e1f6a1a320;  1 drivers
v000001e1f6860490_0 .net "Din", 0 0, L_000001e1f6a37950;  1 drivers
v000001e1f685f450_0 .net "Dout", 0 0, L_000001e1f6a1ada0;  1 drivers
v000001e1f68612f0_0 .net "Ri", 0 0, L_000001e1f6a37ef0;  1 drivers
v000001e1f68602b0_0 .net "Si", 0 0, L_000001e1f6a38fd0;  1 drivers
v000001e1f685f310_0 .net *"_ivl_0", 0 0, L_000001e1f6a29f90;  1 drivers
v000001e1f68600d0_0 .net *"_ivl_10", 0 0, L_000001e1f6a1b900;  1 drivers
v000001e1f6861390_0 .net *"_ivl_14", 0 0, L_000001e1f6a1a780;  1 drivers
v000001e1f685f630_0 .net *"_ivl_2", 0 0, L_000001e1f6a29cf0;  1 drivers
v000001e1f685f6d0_0 .net *"_ivl_4", 0 0, L_000001e1f6a1b350;  1 drivers
v000001e1f685f770_0 .net *"_ivl_6", 0 0, L_000001e1f6a1b2e0;  1 drivers
v000001e1f685f8b0_0 .net *"_ivl_8", 0 0, L_000001e1f6a1b4a0;  1 drivers
S_000001e1f687dd80 .scope module, "sm" "SumMantisa" 5 291, 5 81 0, S_000001e1f6289150;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "S";
    .port_info 1 /INPUT 24 "R";
    .port_info 2 /INPUT 1 "guard_S";
    .port_info 3 /INPUT 1 "guard_R";
    .port_info 4 /INPUT 8 "ExpIn";
    .port_info 5 /OUTPUT 8 "ExpOut";
    .port_info 6 /OUTPUT 23 "F";
    .port_info 7 /INPUT 1 "sticky_for_round";
P_000001e1f62965d0 .param/l "BS" 0 5 81, +C4<00000000000000000000000000011111>;
P_000001e1f6296608 .param/l "EBS" 0 5 81, +C4<00000000000000000000000000000111>;
P_000001e1f6296640 .param/l "MBS" 0 5 81, +C4<00000000000000000000000000010110>;
L_000001e1f69f3540 .functor BUFZ 23, L_000001e1f693c8e0, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_000001e1f69f32a0 .functor BUFZ 8, L_000001e1f693c980, C4<00000000>, C4<00000000>, C4<00000000>;
v000001e1f686bf70_0 .net "A", 24 0, L_000001e1f693a220;  1 drivers
v000001e1f686ebd0_0 .net "B", 24 0, L_000001e1f693a400;  1 drivers
v000001e1f686fdf0_0 .net "C", 25 0, L_000001e1f693a4a0;  1 drivers
v000001e1f686f850_0 .net "ExpIn", 7 0, L_000001e1f69390a0;  alias, 1 drivers
v000001e1f686f170_0 .net "ExpOut", 7 0, L_000001e1f69f32a0;  alias, 1 drivers
v000001e1f686e9f0_0 .net "F", 22 0, L_000001e1f69f3540;  alias, 1 drivers
v000001e1f686eef0_0 .net "R", 23 0, L_000001e1f6938ba0;  alias, 1 drivers
v000001e1f686e1d0_0 .net "S", 23 0, L_000001e1f6938100;  alias, 1 drivers
L_000001e1f699aa90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f686dff0_0 .net/2u *"_ivl_183", 0 0, L_000001e1f699aa90;  1 drivers
v000001e1f686e3b0_0 .net *"_ivl_188", 22 0, L_000001e1f693a5e0;  1 drivers
v000001e1f686fad0_0 .net *"_ivl_190", 0 0, L_000001e1f693aae0;  1 drivers
v000001e1f686f0d0_0 .net *"_ivl_192", 0 0, L_000001e1f693ae00;  1 drivers
L_000001e1f699aad8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e1f686fe90_0 .net/2u *"_ivl_193", 1 0, L_000001e1f699aad8;  1 drivers
v000001e1f686e090_0 .net *"_ivl_195", 27 0, L_000001e1f693ca20;  1 drivers
v000001e1f686ef90_0 .net *"_ivl_197", 30 0, L_000001e1f693cb60;  1 drivers
L_000001e1f699ab20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001e1f686e630_0 .net *"_ivl_200", 2 0, L_000001e1f699ab20;  1 drivers
v000001e1f686f3f0_0 .net *"_ivl_202", 22 0, L_000001e1f693c7a0;  1 drivers
v000001e1f686e4f0_0 .net *"_ivl_204", 0 0, L_000001e1f693dc40;  1 drivers
L_000001e1f699ab68 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001e1f686e130_0 .net/2u *"_ivl_205", 2 0, L_000001e1f699ab68;  1 drivers
v000001e1f686f210_0 .net *"_ivl_207", 27 0, L_000001e1f693d600;  1 drivers
v000001e1f686f990_0 .net *"_ivl_209", 30 0, L_000001e1f693dec0;  1 drivers
L_000001e1f699abb0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001e1f686f530_0 .net *"_ivl_212", 2 0, L_000001e1f699abb0;  1 drivers
L_000001e1f699abf8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001e1f686f490_0 .net/2u *"_ivl_215", 7 0, L_000001e1f699abf8;  1 drivers
v000001e1f686e270_0 .net *"_ivl_217", 7 0, L_000001e1f693c840;  1 drivers
v000001e1f686e310_0 .net "carry", 0 0, L_000001e1f693a540;  1 drivers
v000001e1f686f5d0_0 .net "exp_for_round", 7 0, L_000001e1f693cf20;  1 drivers
v000001e1f686eb30_0 .net "exp_rounded", 7 0, L_000001e1f693c980;  1 drivers
v000001e1f686f670_0 .net "frac_rounded", 22 0, L_000001e1f693c8e0;  1 drivers
v000001e1f686ec70_0 .net "guard_R", 0 0, L_000001e1f6938a60;  alias, 1 drivers
v000001e1f686f350_0 .net "guard_S", 0 0, L_000001e1f69381a0;  alias, 1 drivers
v000001e1f686f710_0 .net "ms_for_round", 30 0, L_000001e1f693d560;  1 drivers
v000001e1f686f7b0_0 .net "sticky_for_round", 0 0, L_000001e1f69f6aa0;  alias, 1 drivers
v000001e1f686fb70_0 .net "sum_bits", 24 0, L_000001e1f693a180;  1 drivers
L_000001e1f6939780 .part L_000001e1f693a220, 0, 1;
L_000001e1f69378e0 .part L_000001e1f693a400, 0, 1;
L_000001e1f6939820 .part L_000001e1f693a4a0, 0, 1;
L_000001e1f6938380 .part L_000001e1f693a220, 1, 1;
L_000001e1f69370c0 .part L_000001e1f693a400, 1, 1;
L_000001e1f6937340 .part L_000001e1f693a4a0, 1, 1;
L_000001e1f6937660 .part L_000001e1f693a220, 2, 1;
L_000001e1f6937160 .part L_000001e1f693a400, 2, 1;
L_000001e1f69387e0 .part L_000001e1f693a4a0, 2, 1;
L_000001e1f6937980 .part L_000001e1f693a220, 3, 1;
L_000001e1f6937a20 .part L_000001e1f693a400, 3, 1;
L_000001e1f6938560 .part L_000001e1f693a4a0, 3, 1;
L_000001e1f6937ac0 .part L_000001e1f693a220, 4, 1;
L_000001e1f6938880 .part L_000001e1f693a400, 4, 1;
L_000001e1f6937c00 .part L_000001e1f693a4a0, 4, 1;
L_000001e1f6937b60 .part L_000001e1f693a220, 5, 1;
L_000001e1f6938060 .part L_000001e1f693a400, 5, 1;
L_000001e1f6937d40 .part L_000001e1f693a4a0, 5, 1;
L_000001e1f693ac20 .part L_000001e1f693a220, 6, 1;
L_000001e1f6937fc0 .part L_000001e1f693a400, 6, 1;
L_000001e1f6939d20 .part L_000001e1f693a4a0, 6, 1;
L_000001e1f693b4e0 .part L_000001e1f693a220, 7, 1;
L_000001e1f693a720 .part L_000001e1f693a400, 7, 1;
L_000001e1f693aea0 .part L_000001e1f693a4a0, 7, 1;
L_000001e1f693bc60 .part L_000001e1f693a220, 8, 1;
L_000001e1f693bd00 .part L_000001e1f693a400, 8, 1;
L_000001e1f693a7c0 .part L_000001e1f693a4a0, 8, 1;
L_000001e1f693be40 .part L_000001e1f693a220, 9, 1;
L_000001e1f693b300 .part L_000001e1f693a400, 9, 1;
L_000001e1f693bbc0 .part L_000001e1f693a4a0, 9, 1;
L_000001e1f693a860 .part L_000001e1f693a220, 10, 1;
L_000001e1f693bda0 .part L_000001e1f693a400, 10, 1;
L_000001e1f693b120 .part L_000001e1f693a4a0, 10, 1;
L_000001e1f693af40 .part L_000001e1f693a220, 11, 1;
L_000001e1f693aa40 .part L_000001e1f693a400, 11, 1;
L_000001e1f6939b40 .part L_000001e1f693a4a0, 11, 1;
L_000001e1f693b1c0 .part L_000001e1f693a220, 12, 1;
L_000001e1f693afe0 .part L_000001e1f693a400, 12, 1;
L_000001e1f693ab80 .part L_000001e1f693a4a0, 12, 1;
L_000001e1f693bee0 .part L_000001e1f693a220, 13, 1;
L_000001e1f693ba80 .part L_000001e1f693a400, 13, 1;
L_000001e1f693bf80 .part L_000001e1f693a4a0, 13, 1;
L_000001e1f693c020 .part L_000001e1f693a220, 14, 1;
L_000001e1f6939c80 .part L_000001e1f693a400, 14, 1;
L_000001e1f693b580 .part L_000001e1f693a4a0, 14, 1;
L_000001e1f693b080 .part L_000001e1f693a220, 15, 1;
L_000001e1f693b760 .part L_000001e1f693a400, 15, 1;
L_000001e1f693acc0 .part L_000001e1f693a4a0, 15, 1;
L_000001e1f6939fa0 .part L_000001e1f693a220, 16, 1;
L_000001e1f693a680 .part L_000001e1f693a400, 16, 1;
L_000001e1f693b3a0 .part L_000001e1f693a4a0, 16, 1;
L_000001e1f6939a00 .part L_000001e1f693a220, 17, 1;
L_000001e1f693b620 .part L_000001e1f693a400, 17, 1;
L_000001e1f693a9a0 .part L_000001e1f693a4a0, 17, 1;
L_000001e1f693b440 .part L_000001e1f693a220, 18, 1;
L_000001e1f693b260 .part L_000001e1f693a400, 18, 1;
L_000001e1f693b6c0 .part L_000001e1f693a4a0, 18, 1;
L_000001e1f693a0e0 .part L_000001e1f693a220, 19, 1;
L_000001e1f693b800 .part L_000001e1f693a400, 19, 1;
L_000001e1f6939f00 .part L_000001e1f693a4a0, 19, 1;
L_000001e1f693a2c0 .part L_000001e1f693a220, 20, 1;
L_000001e1f693ad60 .part L_000001e1f693a400, 20, 1;
L_000001e1f69398c0 .part L_000001e1f693a4a0, 20, 1;
L_000001e1f693b940 .part L_000001e1f693a220, 21, 1;
L_000001e1f693b8a0 .part L_000001e1f693a400, 21, 1;
L_000001e1f693a360 .part L_000001e1f693a4a0, 21, 1;
L_000001e1f693b9e0 .part L_000001e1f693a220, 22, 1;
L_000001e1f693bb20 .part L_000001e1f693a400, 22, 1;
L_000001e1f6939960 .part L_000001e1f693a4a0, 22, 1;
L_000001e1f6939aa0 .part L_000001e1f693a220, 23, 1;
L_000001e1f6939be0 .part L_000001e1f693a400, 23, 1;
L_000001e1f693a900 .part L_000001e1f693a4a0, 23, 1;
L_000001e1f6939dc0 .part L_000001e1f693a220, 24, 1;
L_000001e1f6939e60 .part L_000001e1f693a400, 24, 1;
L_000001e1f693a040 .part L_000001e1f693a4a0, 24, 1;
LS_000001e1f693a180_0_0 .concat8 [ 1 1 1 1], L_000001e1f69f6480, L_000001e1f69f7440, L_000001e1f69f6fe0, L_000001e1f69f6020;
LS_000001e1f693a180_0_4 .concat8 [ 1 1 1 1], L_000001e1f69f6e90, L_000001e1f69f7360, L_000001e1f69f6950, L_000001e1f69f89b0;
LS_000001e1f693a180_0_8 .concat8 [ 1 1 1 1], L_000001e1f69f8940, L_000001e1f69f7c20, L_000001e1f69f74b0, L_000001e1f69f88d0;
LS_000001e1f693a180_0_12 .concat8 [ 1 1 1 1], L_000001e1f69f8780, L_000001e1f69f8240, L_000001e1f69f8400, L_000001e1f69f7980;
LS_000001e1f693a180_0_16 .concat8 [ 1 1 1 1], L_000001e1f69f9510, L_000001e1f69f9dd0, L_000001e1f69f9a50, L_000001e1f69f93c0;
LS_000001e1f693a180_0_20 .concat8 [ 1 1 1 1], L_000001e1f69f9ba0, L_000001e1f69f3690, L_000001e1f69f3460, L_000001e1f69f2510;
LS_000001e1f693a180_0_24 .concat8 [ 1 0 0 0], L_000001e1f69f3bd0;
LS_000001e1f693a180_1_0 .concat8 [ 4 4 4 4], LS_000001e1f693a180_0_0, LS_000001e1f693a180_0_4, LS_000001e1f693a180_0_8, LS_000001e1f693a180_0_12;
LS_000001e1f693a180_1_4 .concat8 [ 4 4 1 0], LS_000001e1f693a180_0_16, LS_000001e1f693a180_0_20, LS_000001e1f693a180_0_24;
L_000001e1f693a180 .concat8 [ 16 9 0 0], LS_000001e1f693a180_1_0, LS_000001e1f693a180_1_4;
L_000001e1f693a220 .concat [ 1 24 0 0], L_000001e1f69381a0, L_000001e1f6938100;
L_000001e1f693a400 .concat [ 1 24 0 0], L_000001e1f6938a60, L_000001e1f6938ba0;
LS_000001e1f693a4a0_0_0 .concat8 [ 1 1 1 1], L_000001e1f699aa90, L_000001e1f69f5fb0, L_000001e1f69f6bf0, L_000001e1f69f7280;
LS_000001e1f693a4a0_0_4 .concat8 [ 1 1 1 1], L_000001e1f69f6410, L_000001e1f69f5ca0, L_000001e1f69f6720, L_000001e1f69f61e0;
LS_000001e1f693a4a0_0_8 .concat8 [ 1 1 1 1], L_000001e1f69f7bb0, L_000001e1f69f7520, L_000001e1f69f86a0, L_000001e1f69f9040;
LS_000001e1f693a4a0_0_12 .concat8 [ 1 1 1 1], L_000001e1f69f7b40, L_000001e1f69f7600, L_000001e1f69f7de0, L_000001e1f69f8be0;
LS_000001e1f693a4a0_0_16 .concat8 [ 1 1 1 1], L_000001e1f69f7830, L_000001e1f69f9d60, L_000001e1f69f9900, L_000001e1f69f90b0;
LS_000001e1f693a4a0_0_20 .concat8 [ 1 1 1 1], L_000001e1f69f9740, L_000001e1f69f99e0, L_000001e1f69f2ac0, L_000001e1f69f3070;
LS_000001e1f693a4a0_0_24 .concat8 [ 1 1 0 0], L_000001e1f69f31c0, L_000001e1f69f3af0;
LS_000001e1f693a4a0_1_0 .concat8 [ 4 4 4 4], LS_000001e1f693a4a0_0_0, LS_000001e1f693a4a0_0_4, LS_000001e1f693a4a0_0_8, LS_000001e1f693a4a0_0_12;
LS_000001e1f693a4a0_1_4 .concat8 [ 4 4 2 0], LS_000001e1f693a4a0_0_16, LS_000001e1f693a4a0_0_20, LS_000001e1f693a4a0_0_24;
L_000001e1f693a4a0 .concat8 [ 16 10 0 0], LS_000001e1f693a4a0_1_0, LS_000001e1f693a4a0_1_4;
L_000001e1f693a540 .part L_000001e1f693a4a0, 25, 1;
L_000001e1f693a5e0 .part L_000001e1f693a180, 2, 23;
L_000001e1f693aae0 .part L_000001e1f693a180, 1, 1;
L_000001e1f693ae00 .part L_000001e1f693a180, 0, 1;
LS_000001e1f693ca20_0_0 .concat [ 1 2 1 1], L_000001e1f69f6aa0, L_000001e1f699aad8, L_000001e1f693ae00, L_000001e1f693aae0;
LS_000001e1f693ca20_0_4 .concat [ 23 0 0 0], L_000001e1f693a5e0;
L_000001e1f693ca20 .concat [ 5 23 0 0], LS_000001e1f693ca20_0_0, LS_000001e1f693ca20_0_4;
L_000001e1f693cb60 .concat [ 28 3 0 0], L_000001e1f693ca20, L_000001e1f699ab20;
L_000001e1f693c7a0 .part L_000001e1f693a180, 1, 23;
L_000001e1f693dc40 .part L_000001e1f693a180, 0, 1;
L_000001e1f693d600 .concat [ 1 3 1 23], L_000001e1f69f6aa0, L_000001e1f699ab68, L_000001e1f693dc40, L_000001e1f693c7a0;
L_000001e1f693dec0 .concat [ 28 3 0 0], L_000001e1f693d600, L_000001e1f699abb0;
L_000001e1f693d560 .functor MUXZ 31, L_000001e1f693dec0, L_000001e1f693cb60, L_000001e1f693a540, C4<>;
L_000001e1f693c840 .arith/sum 8, L_000001e1f69390a0, L_000001e1f699abf8;
L_000001e1f693cf20 .functor MUXZ 8, L_000001e1f69390a0, L_000001e1f693c840, L_000001e1f693a540, C4<>;
L_000001e1f693d740 .part L_000001e1f693d560, 0, 28;
S_000001e1f687c7a0 .scope generate, "genblk1[0]" "genblk1[0]" 5 102, 5 102 0, S_000001e1f687dd80;
 .timescale -9 -12;
P_000001e1f673fae0 .param/l "i" 0 5 102, +C4<00>;
S_000001e1f687d740 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f687c7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f69f6cd0 .functor AND 1, L_000001e1f6939780, L_000001e1f69378e0, C4<1>, C4<1>;
L_000001e1f69f7130 .functor AND 1, L_000001e1f69378e0, L_000001e1f6939820, C4<1>, C4<1>;
L_000001e1f69f5ae0 .functor OR 1, L_000001e1f69f6cd0, L_000001e1f69f7130, C4<0>, C4<0>;
L_000001e1f69f5f40 .functor AND 1, L_000001e1f6939780, L_000001e1f6939820, C4<1>, C4<1>;
L_000001e1f69f5fb0 .functor OR 1, L_000001e1f69f5ae0, L_000001e1f69f5f40, C4<0>, C4<0>;
L_000001e1f69f5a00 .functor XOR 1, L_000001e1f6939780, L_000001e1f69378e0, C4<0>, C4<0>;
L_000001e1f69f6480 .functor XOR 1, L_000001e1f69f5a00, L_000001e1f6939820, C4<0>, C4<0>;
v000001e1f6863e10_0 .net "Debe", 0 0, L_000001e1f69f5fb0;  1 drivers
v000001e1f6862970_0 .net "Din", 0 0, L_000001e1f6939820;  1 drivers
v000001e1f6863eb0_0 .net "Dout", 0 0, L_000001e1f69f6480;  1 drivers
v000001e1f6861e30_0 .net "Ri", 0 0, L_000001e1f69378e0;  1 drivers
v000001e1f6863f50_0 .net "Si", 0 0, L_000001e1f6939780;  1 drivers
v000001e1f68632d0_0 .net *"_ivl_0", 0 0, L_000001e1f69f6cd0;  1 drivers
v000001e1f68619d0_0 .net *"_ivl_10", 0 0, L_000001e1f69f5a00;  1 drivers
v000001e1f6861a70_0 .net *"_ivl_2", 0 0, L_000001e1f69f7130;  1 drivers
v000001e1f6861b10_0 .net *"_ivl_4", 0 0, L_000001e1f69f5ae0;  1 drivers
v000001e1f6861cf0_0 .net *"_ivl_6", 0 0, L_000001e1f69f5f40;  1 drivers
S_000001e1f687c610 .scope generate, "genblk1[1]" "genblk1[1]" 5 102, 5 102 0, S_000001e1f687dd80;
 .timescale -9 -12;
P_000001e1f6741320 .param/l "i" 0 5 102, +C4<01>;
S_000001e1f687cde0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f687c610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f69f6870 .functor AND 1, L_000001e1f6938380, L_000001e1f69370c0, C4<1>, C4<1>;
L_000001e1f69f6560 .functor AND 1, L_000001e1f69370c0, L_000001e1f6937340, C4<1>, C4<1>;
L_000001e1f69f6250 .functor OR 1, L_000001e1f69f6870, L_000001e1f69f6560, C4<0>, C4<0>;
L_000001e1f69f6f70 .functor AND 1, L_000001e1f6938380, L_000001e1f6937340, C4<1>, C4<1>;
L_000001e1f69f6bf0 .functor OR 1, L_000001e1f69f6250, L_000001e1f69f6f70, C4<0>, C4<0>;
L_000001e1f69f5b50 .functor XOR 1, L_000001e1f6938380, L_000001e1f69370c0, C4<0>, C4<0>;
L_000001e1f69f7440 .functor XOR 1, L_000001e1f69f5b50, L_000001e1f6937340, C4<0>, C4<0>;
v000001e1f6861ed0_0 .net "Debe", 0 0, L_000001e1f69f6bf0;  1 drivers
v000001e1f68620b0_0 .net "Din", 0 0, L_000001e1f6937340;  1 drivers
v000001e1f68621f0_0 .net "Dout", 0 0, L_000001e1f69f7440;  1 drivers
v000001e1f6862510_0 .net "Ri", 0 0, L_000001e1f69370c0;  1 drivers
v000001e1f6862a10_0 .net "Si", 0 0, L_000001e1f6938380;  1 drivers
v000001e1f68625b0_0 .net *"_ivl_0", 0 0, L_000001e1f69f6870;  1 drivers
v000001e1f6862c90_0 .net *"_ivl_10", 0 0, L_000001e1f69f5b50;  1 drivers
v000001e1f6866250_0 .net *"_ivl_2", 0 0, L_000001e1f69f6560;  1 drivers
v000001e1f6865b70_0 .net *"_ivl_4", 0 0, L_000001e1f69f6250;  1 drivers
v000001e1f6864090_0 .net *"_ivl_6", 0 0, L_000001e1f69f6f70;  1 drivers
S_000001e1f687d5b0 .scope generate, "genblk1[2]" "genblk1[2]" 5 102, 5 102 0, S_000001e1f687dd80;
 .timescale -9 -12;
P_000001e1f6742f20 .param/l "i" 0 5 102, +C4<010>;
S_000001e1f687cf70 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f687d5b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f69f6100 .functor AND 1, L_000001e1f6937660, L_000001e1f6937160, C4<1>, C4<1>;
L_000001e1f69f5c30 .functor AND 1, L_000001e1f6937160, L_000001e1f69387e0, C4<1>, C4<1>;
L_000001e1f69f6b80 .functor OR 1, L_000001e1f69f6100, L_000001e1f69f5c30, C4<0>, C4<0>;
L_000001e1f69f5e60 .functor AND 1, L_000001e1f6937660, L_000001e1f69387e0, C4<1>, C4<1>;
L_000001e1f69f7280 .functor OR 1, L_000001e1f69f6b80, L_000001e1f69f5e60, C4<0>, C4<0>;
L_000001e1f69f5920 .functor XOR 1, L_000001e1f6937660, L_000001e1f6937160, C4<0>, C4<0>;
L_000001e1f69f6fe0 .functor XOR 1, L_000001e1f69f5920, L_000001e1f69387e0, C4<0>, C4<0>;
v000001e1f68643b0_0 .net "Debe", 0 0, L_000001e1f69f7280;  1 drivers
v000001e1f6866110_0 .net "Din", 0 0, L_000001e1f69387e0;  1 drivers
v000001e1f6863ff0_0 .net "Dout", 0 0, L_000001e1f69f6fe0;  1 drivers
v000001e1f6865530_0 .net "Ri", 0 0, L_000001e1f6937160;  1 drivers
v000001e1f68650d0_0 .net "Si", 0 0, L_000001e1f6937660;  1 drivers
v000001e1f68661b0_0 .net *"_ivl_0", 0 0, L_000001e1f69f6100;  1 drivers
v000001e1f6865670_0 .net *"_ivl_10", 0 0, L_000001e1f69f5920;  1 drivers
v000001e1f6864e50_0 .net *"_ivl_2", 0 0, L_000001e1f69f5c30;  1 drivers
v000001e1f6865210_0 .net *"_ivl_4", 0 0, L_000001e1f69f6b80;  1 drivers
v000001e1f6866390_0 .net *"_ivl_6", 0 0, L_000001e1f69f5e60;  1 drivers
S_000001e1f687d8d0 .scope generate, "genblk1[3]" "genblk1[3]" 5 102, 5 102 0, S_000001e1f687dd80;
 .timescale -9 -12;
P_000001e1f67425e0 .param/l "i" 0 5 102, +C4<011>;
S_000001e1f687c2f0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f687d8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f69f6090 .functor AND 1, L_000001e1f6937980, L_000001e1f6937a20, C4<1>, C4<1>;
L_000001e1f69f63a0 .functor AND 1, L_000001e1f6937a20, L_000001e1f6938560, C4<1>, C4<1>;
L_000001e1f69f6d40 .functor OR 1, L_000001e1f69f6090, L_000001e1f69f63a0, C4<0>, C4<0>;
L_000001e1f69f6db0 .functor AND 1, L_000001e1f6937980, L_000001e1f6938560, C4<1>, C4<1>;
L_000001e1f69f6410 .functor OR 1, L_000001e1f69f6d40, L_000001e1f69f6db0, C4<0>, C4<0>;
L_000001e1f69f5ed0 .functor XOR 1, L_000001e1f6937980, L_000001e1f6937a20, C4<0>, C4<0>;
L_000001e1f69f6020 .functor XOR 1, L_000001e1f69f5ed0, L_000001e1f6938560, C4<0>, C4<0>;
v000001e1f6864450_0 .net "Debe", 0 0, L_000001e1f69f6410;  1 drivers
v000001e1f6865c10_0 .net "Din", 0 0, L_000001e1f6938560;  1 drivers
v000001e1f6865df0_0 .net "Dout", 0 0, L_000001e1f69f6020;  1 drivers
v000001e1f6866070_0 .net "Ri", 0 0, L_000001e1f6937a20;  1 drivers
v000001e1f68662f0_0 .net "Si", 0 0, L_000001e1f6937980;  1 drivers
v000001e1f6866430_0 .net *"_ivl_0", 0 0, L_000001e1f69f6090;  1 drivers
v000001e1f6865710_0 .net *"_ivl_10", 0 0, L_000001e1f69f5ed0;  1 drivers
v000001e1f68644f0_0 .net *"_ivl_2", 0 0, L_000001e1f69f63a0;  1 drivers
v000001e1f6865030_0 .net *"_ivl_4", 0 0, L_000001e1f69f6d40;  1 drivers
v000001e1f68652b0_0 .net *"_ivl_6", 0 0, L_000001e1f69f6db0;  1 drivers
S_000001e1f687c480 .scope generate, "genblk1[4]" "genblk1[4]" 5 102, 5 102 0, S_000001e1f687dd80;
 .timescale -9 -12;
P_000001e1f6742a20 .param/l "i" 0 5 102, +C4<0100>;
S_000001e1f687c930 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f687c480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f69f5bc0 .functor AND 1, L_000001e1f6937ac0, L_000001e1f6938880, C4<1>, C4<1>;
L_000001e1f69f6640 .functor AND 1, L_000001e1f6938880, L_000001e1f6937c00, C4<1>, C4<1>;
L_000001e1f69f6170 .functor OR 1, L_000001e1f69f5bc0, L_000001e1f69f6640, C4<0>, C4<0>;
L_000001e1f69f6e20 .functor AND 1, L_000001e1f6937ac0, L_000001e1f6937c00, C4<1>, C4<1>;
L_000001e1f69f5ca0 .functor OR 1, L_000001e1f69f6170, L_000001e1f69f6e20, C4<0>, C4<0>;
L_000001e1f69f72f0 .functor XOR 1, L_000001e1f6937ac0, L_000001e1f6938880, C4<0>, C4<0>;
L_000001e1f69f6e90 .functor XOR 1, L_000001e1f69f72f0, L_000001e1f6937c00, C4<0>, C4<0>;
v000001e1f68655d0_0 .net "Debe", 0 0, L_000001e1f69f5ca0;  1 drivers
v000001e1f68657b0_0 .net "Din", 0 0, L_000001e1f6937c00;  1 drivers
v000001e1f68664d0_0 .net "Dout", 0 0, L_000001e1f69f6e90;  1 drivers
v000001e1f6864b30_0 .net "Ri", 0 0, L_000001e1f6938880;  1 drivers
v000001e1f6866570_0 .net "Si", 0 0, L_000001e1f6937ac0;  1 drivers
v000001e1f6864c70_0 .net *"_ivl_0", 0 0, L_000001e1f69f5bc0;  1 drivers
v000001e1f6865350_0 .net *"_ivl_10", 0 0, L_000001e1f69f72f0;  1 drivers
v000001e1f6866610_0 .net *"_ivl_2", 0 0, L_000001e1f69f6640;  1 drivers
v000001e1f6864630_0 .net *"_ivl_4", 0 0, L_000001e1f69f6170;  1 drivers
v000001e1f6865170_0 .net *"_ivl_6", 0 0, L_000001e1f69f6e20;  1 drivers
S_000001e1f687e620 .scope generate, "genblk1[5]" "genblk1[5]" 5 102, 5 102 0, S_000001e1f687dd80;
 .timescale -9 -12;
P_000001e1f6742860 .param/l "i" 0 5 102, +C4<0101>;
S_000001e1f687ef80 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f687e620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f69f5d10 .functor AND 1, L_000001e1f6937b60, L_000001e1f6938060, C4<1>, C4<1>;
L_000001e1f69f6f00 .functor AND 1, L_000001e1f6938060, L_000001e1f6937d40, C4<1>, C4<1>;
L_000001e1f69f64f0 .functor OR 1, L_000001e1f69f5d10, L_000001e1f69f6f00, C4<0>, C4<0>;
L_000001e1f69f66b0 .functor AND 1, L_000001e1f6937b60, L_000001e1f6937d40, C4<1>, C4<1>;
L_000001e1f69f6720 .functor OR 1, L_000001e1f69f64f0, L_000001e1f69f66b0, C4<0>, C4<0>;
L_000001e1f69f7050 .functor XOR 1, L_000001e1f6937b60, L_000001e1f6938060, C4<0>, C4<0>;
L_000001e1f69f7360 .functor XOR 1, L_000001e1f69f7050, L_000001e1f6937d40, C4<0>, C4<0>;
v000001e1f68653f0_0 .net "Debe", 0 0, L_000001e1f69f6720;  1 drivers
v000001e1f68666b0_0 .net "Din", 0 0, L_000001e1f6937d40;  1 drivers
v000001e1f6864a90_0 .net "Dout", 0 0, L_000001e1f69f7360;  1 drivers
v000001e1f6866750_0 .net "Ri", 0 0, L_000001e1f6938060;  1 drivers
v000001e1f6865490_0 .net "Si", 0 0, L_000001e1f6937b60;  1 drivers
v000001e1f6865850_0 .net *"_ivl_0", 0 0, L_000001e1f69f5d10;  1 drivers
v000001e1f6864d10_0 .net *"_ivl_10", 0 0, L_000001e1f69f7050;  1 drivers
v000001e1f6865fd0_0 .net *"_ivl_2", 0 0, L_000001e1f69f6f00;  1 drivers
v000001e1f6864130_0 .net *"_ivl_4", 0 0, L_000001e1f69f64f0;  1 drivers
v000001e1f6864bd0_0 .net *"_ivl_6", 0 0, L_000001e1f69f66b0;  1 drivers
S_000001e1f687e170 .scope generate, "genblk1[6]" "genblk1[6]" 5 102, 5 102 0, S_000001e1f687dd80;
 .timescale -9 -12;
P_000001e1f6742ce0 .param/l "i" 0 5 102, +C4<0110>;
S_000001e1f687e300 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f687e170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f69f5d80 .functor AND 1, L_000001e1f693ac20, L_000001e1f6937fc0, C4<1>, C4<1>;
L_000001e1f69f73d0 .functor AND 1, L_000001e1f6937fc0, L_000001e1f6939d20, C4<1>, C4<1>;
L_000001e1f69f6790 .functor OR 1, L_000001e1f69f5d80, L_000001e1f69f73d0, C4<0>, C4<0>;
L_000001e1f69f5df0 .functor AND 1, L_000001e1f693ac20, L_000001e1f6939d20, C4<1>, C4<1>;
L_000001e1f69f61e0 .functor OR 1, L_000001e1f69f6790, L_000001e1f69f5df0, C4<0>, C4<0>;
L_000001e1f69f68e0 .functor XOR 1, L_000001e1f693ac20, L_000001e1f6937fc0, C4<0>, C4<0>;
L_000001e1f69f6950 .functor XOR 1, L_000001e1f69f68e0, L_000001e1f6939d20, C4<0>, C4<0>;
v000001e1f6865cb0_0 .net "Debe", 0 0, L_000001e1f69f61e0;  1 drivers
v000001e1f6864770_0 .net "Din", 0 0, L_000001e1f6939d20;  1 drivers
v000001e1f6865d50_0 .net "Dout", 0 0, L_000001e1f69f6950;  1 drivers
v000001e1f68641d0_0 .net "Ri", 0 0, L_000001e1f6937fc0;  1 drivers
v000001e1f68658f0_0 .net "Si", 0 0, L_000001e1f693ac20;  1 drivers
v000001e1f6865e90_0 .net *"_ivl_0", 0 0, L_000001e1f69f5d80;  1 drivers
v000001e1f6865f30_0 .net *"_ivl_10", 0 0, L_000001e1f69f68e0;  1 drivers
v000001e1f6864270_0 .net *"_ivl_2", 0 0, L_000001e1f69f73d0;  1 drivers
v000001e1f6865990_0 .net *"_ivl_4", 0 0, L_000001e1f69f6790;  1 drivers
v000001e1f6864ef0_0 .net *"_ivl_6", 0 0, L_000001e1f69f5df0;  1 drivers
S_000001e1f687fd90 .scope generate, "genblk1[7]" "genblk1[7]" 5 102, 5 102 0, S_000001e1f687dd80;
 .timescale -9 -12;
P_000001e1f6742220 .param/l "i" 0 5 102, +C4<0111>;
S_000001e1f687fc00 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f687fd90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f69f7ad0 .functor AND 1, L_000001e1f693b4e0, L_000001e1f693a720, C4<1>, C4<1>;
L_000001e1f69f8e80 .functor AND 1, L_000001e1f693a720, L_000001e1f693aea0, C4<1>, C4<1>;
L_000001e1f69f8f60 .functor OR 1, L_000001e1f69f7ad0, L_000001e1f69f8e80, C4<0>, C4<0>;
L_000001e1f69f8710 .functor AND 1, L_000001e1f693b4e0, L_000001e1f693aea0, C4<1>, C4<1>;
L_000001e1f69f7bb0 .functor OR 1, L_000001e1f69f8f60, L_000001e1f69f8710, C4<0>, C4<0>;
L_000001e1f69f8b70 .functor XOR 1, L_000001e1f693b4e0, L_000001e1f693a720, C4<0>, C4<0>;
L_000001e1f69f89b0 .functor XOR 1, L_000001e1f69f8b70, L_000001e1f693aea0, C4<0>, C4<0>;
v000001e1f6864310_0 .net "Debe", 0 0, L_000001e1f69f7bb0;  1 drivers
v000001e1f6864db0_0 .net "Din", 0 0, L_000001e1f693aea0;  1 drivers
v000001e1f6865a30_0 .net "Dout", 0 0, L_000001e1f69f89b0;  1 drivers
v000001e1f6864590_0 .net "Ri", 0 0, L_000001e1f693a720;  1 drivers
v000001e1f68646d0_0 .net "Si", 0 0, L_000001e1f693b4e0;  1 drivers
v000001e1f6864f90_0 .net *"_ivl_0", 0 0, L_000001e1f69f7ad0;  1 drivers
v000001e1f6864810_0 .net *"_ivl_10", 0 0, L_000001e1f69f8b70;  1 drivers
v000001e1f6865ad0_0 .net *"_ivl_2", 0 0, L_000001e1f69f8e80;  1 drivers
v000001e1f68648b0_0 .net *"_ivl_4", 0 0, L_000001e1f69f8f60;  1 drivers
v000001e1f6864950_0 .net *"_ivl_6", 0 0, L_000001e1f69f8710;  1 drivers
S_000001e1f687f5c0 .scope generate, "genblk1[8]" "genblk1[8]" 5 102, 5 102 0, S_000001e1f687dd80;
 .timescale -9 -12;
P_000001e1f6742a60 .param/l "i" 0 5 102, +C4<01000>;
S_000001e1f687e7b0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f687f5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f69f8550 .functor AND 1, L_000001e1f693bc60, L_000001e1f693bd00, C4<1>, C4<1>;
L_000001e1f69f8a20 .functor AND 1, L_000001e1f693bd00, L_000001e1f693a7c0, C4<1>, C4<1>;
L_000001e1f69f8cc0 .functor OR 1, L_000001e1f69f8550, L_000001e1f69f8a20, C4<0>, C4<0>;
L_000001e1f69f84e0 .functor AND 1, L_000001e1f693bc60, L_000001e1f693a7c0, C4<1>, C4<1>;
L_000001e1f69f7520 .functor OR 1, L_000001e1f69f8cc0, L_000001e1f69f84e0, C4<0>, C4<0>;
L_000001e1f69f8e10 .functor XOR 1, L_000001e1f693bc60, L_000001e1f693bd00, C4<0>, C4<0>;
L_000001e1f69f8940 .functor XOR 1, L_000001e1f69f8e10, L_000001e1f693a7c0, C4<0>, C4<0>;
v000001e1f68649f0_0 .net "Debe", 0 0, L_000001e1f69f7520;  1 drivers
v000001e1f68670b0_0 .net "Din", 0 0, L_000001e1f693a7c0;  1 drivers
v000001e1f6867970_0 .net "Dout", 0 0, L_000001e1f69f8940;  1 drivers
v000001e1f6867bf0_0 .net "Ri", 0 0, L_000001e1f693bd00;  1 drivers
v000001e1f6867f10_0 .net "Si", 0 0, L_000001e1f693bc60;  1 drivers
v000001e1f6866890_0 .net *"_ivl_0", 0 0, L_000001e1f69f8550;  1 drivers
v000001e1f6868230_0 .net *"_ivl_10", 0 0, L_000001e1f69f8e10;  1 drivers
v000001e1f6867330_0 .net *"_ivl_2", 0 0, L_000001e1f69f8a20;  1 drivers
v000001e1f68671f0_0 .net *"_ivl_4", 0 0, L_000001e1f69f8cc0;  1 drivers
v000001e1f6867ab0_0 .net *"_ivl_6", 0 0, L_000001e1f69f84e0;  1 drivers
S_000001e1f687ec60 .scope generate, "genblk1[9]" "genblk1[9]" 5 102, 5 102 0, S_000001e1f687dd80;
 .timescale -9 -12;
P_000001e1f6742960 .param/l "i" 0 5 102, +C4<01001>;
S_000001e1f687e490 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f687ec60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f69f8c50 .functor AND 1, L_000001e1f693be40, L_000001e1f693b300, C4<1>, C4<1>;
L_000001e1f69f8fd0 .functor AND 1, L_000001e1f693b300, L_000001e1f693bbc0, C4<1>, C4<1>;
L_000001e1f69f8160 .functor OR 1, L_000001e1f69f8c50, L_000001e1f69f8fd0, C4<0>, C4<0>;
L_000001e1f69f7590 .functor AND 1, L_000001e1f693be40, L_000001e1f693bbc0, C4<1>, C4<1>;
L_000001e1f69f86a0 .functor OR 1, L_000001e1f69f8160, L_000001e1f69f7590, C4<0>, C4<0>;
L_000001e1f69f8860 .functor XOR 1, L_000001e1f693be40, L_000001e1f693b300, C4<0>, C4<0>;
L_000001e1f69f7c20 .functor XOR 1, L_000001e1f69f8860, L_000001e1f693bbc0, C4<0>, C4<0>;
v000001e1f6866e30_0 .net "Debe", 0 0, L_000001e1f69f86a0;  1 drivers
v000001e1f6868690_0 .net "Din", 0 0, L_000001e1f693bbc0;  1 drivers
v000001e1f68687d0_0 .net "Dout", 0 0, L_000001e1f69f7c20;  1 drivers
v000001e1f6866c50_0 .net "Ri", 0 0, L_000001e1f693b300;  1 drivers
v000001e1f68682d0_0 .net "Si", 0 0, L_000001e1f693be40;  1 drivers
v000001e1f68669d0_0 .net *"_ivl_0", 0 0, L_000001e1f69f8c50;  1 drivers
v000001e1f68673d0_0 .net *"_ivl_10", 0 0, L_000001e1f69f8860;  1 drivers
v000001e1f6867d30_0 .net *"_ivl_2", 0 0, L_000001e1f69f8fd0;  1 drivers
v000001e1f6868370_0 .net *"_ivl_4", 0 0, L_000001e1f69f8160;  1 drivers
v000001e1f6868d70_0 .net *"_ivl_6", 0 0, L_000001e1f69f7590;  1 drivers
S_000001e1f687e940 .scope generate, "genblk1[10]" "genblk1[10]" 5 102, 5 102 0, S_000001e1f687dd80;
 .timescale -9 -12;
P_000001e1f6742ae0 .param/l "i" 0 5 102, +C4<01010>;
S_000001e1f687edf0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f687e940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f69f8470 .functor AND 1, L_000001e1f693a860, L_000001e1f693bda0, C4<1>, C4<1>;
L_000001e1f69f8320 .functor AND 1, L_000001e1f693bda0, L_000001e1f693b120, C4<1>, C4<1>;
L_000001e1f69f8a90 .functor OR 1, L_000001e1f69f8470, L_000001e1f69f8320, C4<0>, C4<0>;
L_000001e1f69f79f0 .functor AND 1, L_000001e1f693a860, L_000001e1f693b120, C4<1>, C4<1>;
L_000001e1f69f9040 .functor OR 1, L_000001e1f69f8a90, L_000001e1f69f79f0, C4<0>, C4<0>;
L_000001e1f69f8080 .functor XOR 1, L_000001e1f693a860, L_000001e1f693bda0, C4<0>, C4<0>;
L_000001e1f69f74b0 .functor XOR 1, L_000001e1f69f8080, L_000001e1f693b120, C4<0>, C4<0>;
v000001e1f6867c90_0 .net "Debe", 0 0, L_000001e1f69f9040;  1 drivers
v000001e1f6866bb0_0 .net "Din", 0 0, L_000001e1f693b120;  1 drivers
v000001e1f6868910_0 .net "Dout", 0 0, L_000001e1f69f74b0;  1 drivers
v000001e1f68667f0_0 .net "Ri", 0 0, L_000001e1f693bda0;  1 drivers
v000001e1f6866930_0 .net "Si", 0 0, L_000001e1f693a860;  1 drivers
v000001e1f68678d0_0 .net *"_ivl_0", 0 0, L_000001e1f69f8470;  1 drivers
v000001e1f68689b0_0 .net *"_ivl_10", 0 0, L_000001e1f69f8080;  1 drivers
v000001e1f6867e70_0 .net *"_ivl_2", 0 0, L_000001e1f69f8320;  1 drivers
v000001e1f6867650_0 .net *"_ivl_4", 0 0, L_000001e1f69f8a90;  1 drivers
v000001e1f6868a50_0 .net *"_ivl_6", 0 0, L_000001e1f69f79f0;  1 drivers
S_000001e1f687dfe0 .scope generate, "genblk1[11]" "genblk1[11]" 5 102, 5 102 0, S_000001e1f687dd80;
 .timescale -9 -12;
P_000001e1f6742be0 .param/l "i" 0 5 102, +C4<01011>;
S_000001e1f687ead0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f687dfe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f69f8da0 .functor AND 1, L_000001e1f693af40, L_000001e1f693aa40, C4<1>, C4<1>;
L_000001e1f69f7f30 .functor AND 1, L_000001e1f693aa40, L_000001e1f6939b40, C4<1>, C4<1>;
L_000001e1f69f87f0 .functor OR 1, L_000001e1f69f8da0, L_000001e1f69f7f30, C4<0>, C4<0>;
L_000001e1f69f7ec0 .functor AND 1, L_000001e1f693af40, L_000001e1f6939b40, C4<1>, C4<1>;
L_000001e1f69f7b40 .functor OR 1, L_000001e1f69f87f0, L_000001e1f69f7ec0, C4<0>, C4<0>;
L_000001e1f69f80f0 .functor XOR 1, L_000001e1f693af40, L_000001e1f693aa40, C4<0>, C4<0>;
L_000001e1f69f88d0 .functor XOR 1, L_000001e1f69f80f0, L_000001e1f6939b40, C4<0>, C4<0>;
v000001e1f68684b0_0 .net "Debe", 0 0, L_000001e1f69f7b40;  1 drivers
v000001e1f6867470_0 .net "Din", 0 0, L_000001e1f6939b40;  1 drivers
v000001e1f6868cd0_0 .net "Dout", 0 0, L_000001e1f69f88d0;  1 drivers
v000001e1f6867fb0_0 .net "Ri", 0 0, L_000001e1f693aa40;  1 drivers
v000001e1f6868e10_0 .net "Si", 0 0, L_000001e1f693af40;  1 drivers
v000001e1f6868c30_0 .net *"_ivl_0", 0 0, L_000001e1f69f8da0;  1 drivers
v000001e1f6867790_0 .net *"_ivl_10", 0 0, L_000001e1f69f80f0;  1 drivers
v000001e1f6868730_0 .net *"_ivl_2", 0 0, L_000001e1f69f7f30;  1 drivers
v000001e1f6866ed0_0 .net *"_ivl_4", 0 0, L_000001e1f69f87f0;  1 drivers
v000001e1f6866a70_0 .net *"_ivl_6", 0 0, L_000001e1f69f7ec0;  1 drivers
S_000001e1f687f8e0 .scope generate, "genblk1[12]" "genblk1[12]" 5 102, 5 102 0, S_000001e1f687dd80;
 .timescale -9 -12;
P_000001e1f6742260 .param/l "i" 0 5 102, +C4<01100>;
S_000001e1f687f110 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f687f8e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f69f76e0 .functor AND 1, L_000001e1f693b1c0, L_000001e1f693afe0, C4<1>, C4<1>;
L_000001e1f69f81d0 .functor AND 1, L_000001e1f693afe0, L_000001e1f693ab80, C4<1>, C4<1>;
L_000001e1f69f7d70 .functor OR 1, L_000001e1f69f76e0, L_000001e1f69f81d0, C4<0>, C4<0>;
L_000001e1f69f8b00 .functor AND 1, L_000001e1f693b1c0, L_000001e1f693ab80, C4<1>, C4<1>;
L_000001e1f69f7600 .functor OR 1, L_000001e1f69f7d70, L_000001e1f69f8b00, C4<0>, C4<0>;
L_000001e1f69f8ef0 .functor XOR 1, L_000001e1f693b1c0, L_000001e1f693afe0, C4<0>, C4<0>;
L_000001e1f69f8780 .functor XOR 1, L_000001e1f69f8ef0, L_000001e1f693ab80, C4<0>, C4<0>;
v000001e1f6868af0_0 .net "Debe", 0 0, L_000001e1f69f7600;  1 drivers
v000001e1f6867dd0_0 .net "Din", 0 0, L_000001e1f693ab80;  1 drivers
v000001e1f6868eb0_0 .net "Dout", 0 0, L_000001e1f69f8780;  1 drivers
v000001e1f6868f50_0 .net "Ri", 0 0, L_000001e1f693afe0;  1 drivers
v000001e1f6868410_0 .net "Si", 0 0, L_000001e1f693b1c0;  1 drivers
v000001e1f6867b50_0 .net *"_ivl_0", 0 0, L_000001e1f69f76e0;  1 drivers
v000001e1f68675b0_0 .net *"_ivl_10", 0 0, L_000001e1f69f8ef0;  1 drivers
v000001e1f6866b10_0 .net *"_ivl_2", 0 0, L_000001e1f69f81d0;  1 drivers
v000001e1f6868b90_0 .net *"_ivl_4", 0 0, L_000001e1f69f7d70;  1 drivers
v000001e1f6866cf0_0 .net *"_ivl_6", 0 0, L_000001e1f69f8b00;  1 drivers
S_000001e1f687f2a0 .scope generate, "genblk1[13]" "genblk1[13]" 5 102, 5 102 0, S_000001e1f687dd80;
 .timescale -9 -12;
P_000001e1f67424a0 .param/l "i" 0 5 102, +C4<01101>;
S_000001e1f687f430 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f687f2a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f69f7c90 .functor AND 1, L_000001e1f693bee0, L_000001e1f693ba80, C4<1>, C4<1>;
L_000001e1f69f7fa0 .functor AND 1, L_000001e1f693ba80, L_000001e1f693bf80, C4<1>, C4<1>;
L_000001e1f69f85c0 .functor OR 1, L_000001e1f69f7c90, L_000001e1f69f7fa0, C4<0>, C4<0>;
L_000001e1f69f7d00 .functor AND 1, L_000001e1f693bee0, L_000001e1f693bf80, C4<1>, C4<1>;
L_000001e1f69f7de0 .functor OR 1, L_000001e1f69f85c0, L_000001e1f69f7d00, C4<0>, C4<0>;
L_000001e1f69f7670 .functor XOR 1, L_000001e1f693bee0, L_000001e1f693ba80, C4<0>, C4<0>;
L_000001e1f69f8240 .functor XOR 1, L_000001e1f69f7670, L_000001e1f693bf80, C4<0>, C4<0>;
v000001e1f6868050_0 .net "Debe", 0 0, L_000001e1f69f7de0;  1 drivers
v000001e1f6867a10_0 .net "Din", 0 0, L_000001e1f693bf80;  1 drivers
v000001e1f6868870_0 .net "Dout", 0 0, L_000001e1f69f8240;  1 drivers
v000001e1f68680f0_0 .net "Ri", 0 0, L_000001e1f693ba80;  1 drivers
v000001e1f6868190_0 .net "Si", 0 0, L_000001e1f693bee0;  1 drivers
v000001e1f6868550_0 .net *"_ivl_0", 0 0, L_000001e1f69f7c90;  1 drivers
v000001e1f6867010_0 .net *"_ivl_10", 0 0, L_000001e1f69f7670;  1 drivers
v000001e1f68685f0_0 .net *"_ivl_2", 0 0, L_000001e1f69f7fa0;  1 drivers
v000001e1f6866d90_0 .net *"_ivl_4", 0 0, L_000001e1f69f85c0;  1 drivers
v000001e1f6867830_0 .net *"_ivl_6", 0 0, L_000001e1f69f7d00;  1 drivers
S_000001e1f687f750 .scope generate, "genblk1[14]" "genblk1[14]" 5 102, 5 102 0, S_000001e1f687dd80;
 .timescale -9 -12;
P_000001e1f67423e0 .param/l "i" 0 5 102, +C4<01110>;
S_000001e1f687fa70 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f687f750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f69f8010 .functor AND 1, L_000001e1f693c020, L_000001e1f6939c80, C4<1>, C4<1>;
L_000001e1f69f7910 .functor AND 1, L_000001e1f6939c80, L_000001e1f693b580, C4<1>, C4<1>;
L_000001e1f69f7e50 .functor OR 1, L_000001e1f69f8010, L_000001e1f69f7910, C4<0>, C4<0>;
L_000001e1f69f8630 .functor AND 1, L_000001e1f693c020, L_000001e1f693b580, C4<1>, C4<1>;
L_000001e1f69f8be0 .functor OR 1, L_000001e1f69f7e50, L_000001e1f69f8630, C4<0>, C4<0>;
L_000001e1f69f7750 .functor XOR 1, L_000001e1f693c020, L_000001e1f6939c80, C4<0>, C4<0>;
L_000001e1f69f8400 .functor XOR 1, L_000001e1f69f7750, L_000001e1f693b580, C4<0>, C4<0>;
v000001e1f6866f70_0 .net "Debe", 0 0, L_000001e1f69f8be0;  1 drivers
v000001e1f6867150_0 .net "Din", 0 0, L_000001e1f693b580;  1 drivers
v000001e1f6867290_0 .net "Dout", 0 0, L_000001e1f69f8400;  1 drivers
v000001e1f6867510_0 .net "Ri", 0 0, L_000001e1f6939c80;  1 drivers
v000001e1f68676f0_0 .net "Si", 0 0, L_000001e1f693c020;  1 drivers
v000001e1f6869130_0 .net *"_ivl_0", 0 0, L_000001e1f69f8010;  1 drivers
v000001e1f6869f90_0 .net *"_ivl_10", 0 0, L_000001e1f69f7750;  1 drivers
v000001e1f686a170_0 .net *"_ivl_2", 0 0, L_000001e1f69f7910;  1 drivers
v000001e1f6869770_0 .net *"_ivl_4", 0 0, L_000001e1f69f7e50;  1 drivers
v000001e1f686ac10_0 .net *"_ivl_6", 0 0, L_000001e1f69f8630;  1 drivers
S_000001e1f6888af0 .scope generate, "genblk1[15]" "genblk1[15]" 5 102, 5 102 0, S_000001e1f687dd80;
 .timescale -9 -12;
P_000001e1f67424e0 .param/l "i" 0 5 102, +C4<01111>;
S_000001e1f68895e0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f6888af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f69f8d30 .functor AND 1, L_000001e1f693b080, L_000001e1f693b760, C4<1>, C4<1>;
L_000001e1f69f82b0 .functor AND 1, L_000001e1f693b760, L_000001e1f693acc0, C4<1>, C4<1>;
L_000001e1f69f8390 .functor OR 1, L_000001e1f69f8d30, L_000001e1f69f82b0, C4<0>, C4<0>;
L_000001e1f69f77c0 .functor AND 1, L_000001e1f693b080, L_000001e1f693acc0, C4<1>, C4<1>;
L_000001e1f69f7830 .functor OR 1, L_000001e1f69f8390, L_000001e1f69f77c0, C4<0>, C4<0>;
L_000001e1f69f78a0 .functor XOR 1, L_000001e1f693b080, L_000001e1f693b760, C4<0>, C4<0>;
L_000001e1f69f7980 .functor XOR 1, L_000001e1f69f78a0, L_000001e1f693acc0, C4<0>, C4<0>;
v000001e1f686b110_0 .net "Debe", 0 0, L_000001e1f69f7830;  1 drivers
v000001e1f686a7b0_0 .net "Din", 0 0, L_000001e1f693acc0;  1 drivers
v000001e1f686a3f0_0 .net "Dout", 0 0, L_000001e1f69f7980;  1 drivers
v000001e1f6869ef0_0 .net "Ri", 0 0, L_000001e1f693b760;  1 drivers
v000001e1f686a030_0 .net "Si", 0 0, L_000001e1f693b080;  1 drivers
v000001e1f686b6b0_0 .net *"_ivl_0", 0 0, L_000001e1f69f8d30;  1 drivers
v000001e1f686b1b0_0 .net *"_ivl_10", 0 0, L_000001e1f69f78a0;  1 drivers
v000001e1f686b070_0 .net *"_ivl_2", 0 0, L_000001e1f69f82b0;  1 drivers
v000001e1f686a990_0 .net *"_ivl_4", 0 0, L_000001e1f69f8390;  1 drivers
v000001e1f6869590_0 .net *"_ivl_6", 0 0, L_000001e1f69f77c0;  1 drivers
S_000001e1f6888960 .scope generate, "genblk1[16]" "genblk1[16]" 5 102, 5 102 0, S_000001e1f687dd80;
 .timescale -9 -12;
P_000001e1f6743de0 .param/l "i" 0 5 102, +C4<010000>;
S_000001e1f6888c80 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f6888960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f69f7a60 .functor AND 1, L_000001e1f6939fa0, L_000001e1f693a680, C4<1>, C4<1>;
L_000001e1f69f9200 .functor AND 1, L_000001e1f693a680, L_000001e1f693b3a0, C4<1>, C4<1>;
L_000001e1f69f94a0 .functor OR 1, L_000001e1f69f7a60, L_000001e1f69f9200, C4<0>, C4<0>;
L_000001e1f69f9e40 .functor AND 1, L_000001e1f6939fa0, L_000001e1f693b3a0, C4<1>, C4<1>;
L_000001e1f69f9d60 .functor OR 1, L_000001e1f69f94a0, L_000001e1f69f9e40, C4<0>, C4<0>;
L_000001e1f69f9f20 .functor XOR 1, L_000001e1f6939fa0, L_000001e1f693a680, C4<0>, C4<0>;
L_000001e1f69f9510 .functor XOR 1, L_000001e1f69f9f20, L_000001e1f693b3a0, C4<0>, C4<0>;
v000001e1f6869950_0 .net "Debe", 0 0, L_000001e1f69f9d60;  1 drivers
v000001e1f686a0d0_0 .net "Din", 0 0, L_000001e1f693b3a0;  1 drivers
v000001e1f686b250_0 .net "Dout", 0 0, L_000001e1f69f9510;  1 drivers
v000001e1f686a2b0_0 .net "Ri", 0 0, L_000001e1f693a680;  1 drivers
v000001e1f686a350_0 .net "Si", 0 0, L_000001e1f6939fa0;  1 drivers
v000001e1f686a530_0 .net *"_ivl_0", 0 0, L_000001e1f69f7a60;  1 drivers
v000001e1f6869d10_0 .net *"_ivl_10", 0 0, L_000001e1f69f9f20;  1 drivers
v000001e1f686aa30_0 .net *"_ivl_2", 0 0, L_000001e1f69f9200;  1 drivers
v000001e1f686b2f0_0 .net *"_ivl_4", 0 0, L_000001e1f69f94a0;  1 drivers
v000001e1f686a210_0 .net *"_ivl_6", 0 0, L_000001e1f69f9e40;  1 drivers
S_000001e1f6888e10 .scope generate, "genblk1[17]" "genblk1[17]" 5 102, 5 102 0, S_000001e1f687dd80;
 .timescale -9 -12;
P_000001e1f6743e20 .param/l "i" 0 5 102, +C4<010001>;
S_000001e1f68887d0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f6888e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f69f92e0 .functor AND 1, L_000001e1f6939a00, L_000001e1f693b620, C4<1>, C4<1>;
L_000001e1f69f9350 .functor AND 1, L_000001e1f693b620, L_000001e1f693a9a0, C4<1>, C4<1>;
L_000001e1f69f9cf0 .functor OR 1, L_000001e1f69f92e0, L_000001e1f69f9350, C4<0>, C4<0>;
L_000001e1f69f9eb0 .functor AND 1, L_000001e1f6939a00, L_000001e1f693a9a0, C4<1>, C4<1>;
L_000001e1f69f9900 .functor OR 1, L_000001e1f69f9cf0, L_000001e1f69f9eb0, C4<0>, C4<0>;
L_000001e1f69f9890 .functor XOR 1, L_000001e1f6939a00, L_000001e1f693b620, C4<0>, C4<0>;
L_000001e1f69f9dd0 .functor XOR 1, L_000001e1f69f9890, L_000001e1f693a9a0, C4<0>, C4<0>;
v000001e1f6869270_0 .net "Debe", 0 0, L_000001e1f69f9900;  1 drivers
v000001e1f6868ff0_0 .net "Din", 0 0, L_000001e1f693a9a0;  1 drivers
v000001e1f686b390_0 .net "Dout", 0 0, L_000001e1f69f9dd0;  1 drivers
v000001e1f6869630_0 .net "Ri", 0 0, L_000001e1f693b620;  1 drivers
v000001e1f686a490_0 .net "Si", 0 0, L_000001e1f6939a00;  1 drivers
v000001e1f686a5d0_0 .net *"_ivl_0", 0 0, L_000001e1f69f92e0;  1 drivers
v000001e1f686b430_0 .net *"_ivl_10", 0 0, L_000001e1f69f9890;  1 drivers
v000001e1f6869bd0_0 .net *"_ivl_2", 0 0, L_000001e1f69f9350;  1 drivers
v000001e1f68696d0_0 .net *"_ivl_4", 0 0, L_000001e1f69f9cf0;  1 drivers
v000001e1f6869db0_0 .net *"_ivl_6", 0 0, L_000001e1f69f9eb0;  1 drivers
S_000001e1f6888fa0 .scope generate, "genblk1[18]" "genblk1[18]" 5 102, 5 102 0, S_000001e1f687dd80;
 .timescale -9 -12;
P_000001e1f67435e0 .param/l "i" 0 5 102, +C4<010010>;
S_000001e1f6889130 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f6888fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f69f9660 .functor AND 1, L_000001e1f693b440, L_000001e1f693b260, C4<1>, C4<1>;
L_000001e1f69f9580 .functor AND 1, L_000001e1f693b260, L_000001e1f693b6c0, C4<1>, C4<1>;
L_000001e1f69f9f90 .functor OR 1, L_000001e1f69f9660, L_000001e1f69f9580, C4<0>, C4<0>;
L_000001e1f69f95f0 .functor AND 1, L_000001e1f693b440, L_000001e1f693b6c0, C4<1>, C4<1>;
L_000001e1f69f90b0 .functor OR 1, L_000001e1f69f9f90, L_000001e1f69f95f0, C4<0>, C4<0>;
L_000001e1f69f96d0 .functor XOR 1, L_000001e1f693b440, L_000001e1f693b260, C4<0>, C4<0>;
L_000001e1f69f9a50 .functor XOR 1, L_000001e1f69f96d0, L_000001e1f693b6c0, C4<0>, C4<0>;
v000001e1f686ab70_0 .net "Debe", 0 0, L_000001e1f69f90b0;  1 drivers
v000001e1f686b750_0 .net "Din", 0 0, L_000001e1f693b6c0;  1 drivers
v000001e1f68699f0_0 .net "Dout", 0 0, L_000001e1f69f9a50;  1 drivers
v000001e1f6869a90_0 .net "Ri", 0 0, L_000001e1f693b260;  1 drivers
v000001e1f686a670_0 .net "Si", 0 0, L_000001e1f693b440;  1 drivers
v000001e1f686a710_0 .net *"_ivl_0", 0 0, L_000001e1f69f9660;  1 drivers
v000001e1f686b4d0_0 .net *"_ivl_10", 0 0, L_000001e1f69f96d0;  1 drivers
v000001e1f686a850_0 .net *"_ivl_2", 0 0, L_000001e1f69f9580;  1 drivers
v000001e1f686a8f0_0 .net *"_ivl_4", 0 0, L_000001e1f69f9f90;  1 drivers
v000001e1f686aad0_0 .net *"_ivl_6", 0 0, L_000001e1f69f95f0;  1 drivers
S_000001e1f6889450 .scope generate, "genblk1[19]" "genblk1[19]" 5 102, 5 102 0, S_000001e1f687dd80;
 .timescale -9 -12;
P_000001e1f6743fe0 .param/l "i" 0 5 102, +C4<010011>;
S_000001e1f68892c0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f6889450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f69f9190 .functor AND 1, L_000001e1f693a0e0, L_000001e1f693b800, C4<1>, C4<1>;
L_000001e1f69f9120 .functor AND 1, L_000001e1f693b800, L_000001e1f6939f00, C4<1>, C4<1>;
L_000001e1f69f9270 .functor OR 1, L_000001e1f69f9190, L_000001e1f69f9120, C4<0>, C4<0>;
L_000001e1f69f9c10 .functor AND 1, L_000001e1f693a0e0, L_000001e1f6939f00, C4<1>, C4<1>;
L_000001e1f69f9740 .functor OR 1, L_000001e1f69f9270, L_000001e1f69f9c10, C4<0>, C4<0>;
L_000001e1f69f9ac0 .functor XOR 1, L_000001e1f693a0e0, L_000001e1f693b800, C4<0>, C4<0>;
L_000001e1f69f93c0 .functor XOR 1, L_000001e1f69f9ac0, L_000001e1f6939f00, C4<0>, C4<0>;
v000001e1f686b570_0 .net "Debe", 0 0, L_000001e1f69f9740;  1 drivers
v000001e1f686acb0_0 .net "Din", 0 0, L_000001e1f6939f00;  1 drivers
v000001e1f6869310_0 .net "Dout", 0 0, L_000001e1f69f93c0;  1 drivers
v000001e1f686b610_0 .net "Ri", 0 0, L_000001e1f693b800;  1 drivers
v000001e1f68693b0_0 .net "Si", 0 0, L_000001e1f693a0e0;  1 drivers
v000001e1f686ad50_0 .net *"_ivl_0", 0 0, L_000001e1f69f9190;  1 drivers
v000001e1f6869b30_0 .net *"_ivl_10", 0 0, L_000001e1f69f9ac0;  1 drivers
v000001e1f686adf0_0 .net *"_ivl_2", 0 0, L_000001e1f69f9120;  1 drivers
v000001e1f686ae90_0 .net *"_ivl_4", 0 0, L_000001e1f69f9270;  1 drivers
v000001e1f686af30_0 .net *"_ivl_6", 0 0, L_000001e1f69f9c10;  1 drivers
S_000001e1f6889db0 .scope generate, "genblk1[20]" "genblk1[20]" 5 102, 5 102 0, S_000001e1f687dd80;
 .timescale -9 -12;
P_000001e1f6743c60 .param/l "i" 0 5 102, +C4<010100>;
S_000001e1f6889770 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f6889db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f69f97b0 .functor AND 1, L_000001e1f693a2c0, L_000001e1f693ad60, C4<1>, C4<1>;
L_000001e1f69f9820 .functor AND 1, L_000001e1f693ad60, L_000001e1f69398c0, C4<1>, C4<1>;
L_000001e1f69f9970 .functor OR 1, L_000001e1f69f97b0, L_000001e1f69f9820, C4<0>, C4<0>;
L_000001e1f69f9430 .functor AND 1, L_000001e1f693a2c0, L_000001e1f69398c0, C4<1>, C4<1>;
L_000001e1f69f99e0 .functor OR 1, L_000001e1f69f9970, L_000001e1f69f9430, C4<0>, C4<0>;
L_000001e1f69f9b30 .functor XOR 1, L_000001e1f693a2c0, L_000001e1f693ad60, C4<0>, C4<0>;
L_000001e1f69f9ba0 .functor XOR 1, L_000001e1f69f9b30, L_000001e1f69398c0, C4<0>, C4<0>;
v000001e1f686afd0_0 .net "Debe", 0 0, L_000001e1f69f99e0;  1 drivers
v000001e1f6869090_0 .net "Din", 0 0, L_000001e1f69398c0;  1 drivers
v000001e1f68691d0_0 .net "Dout", 0 0, L_000001e1f69f9ba0;  1 drivers
v000001e1f6869810_0 .net "Ri", 0 0, L_000001e1f693ad60;  1 drivers
v000001e1f6869450_0 .net "Si", 0 0, L_000001e1f693a2c0;  1 drivers
v000001e1f68694f0_0 .net *"_ivl_0", 0 0, L_000001e1f69f97b0;  1 drivers
v000001e1f6869e50_0 .net *"_ivl_10", 0 0, L_000001e1f69f9b30;  1 drivers
v000001e1f68698b0_0 .net *"_ivl_2", 0 0, L_000001e1f69f9820;  1 drivers
v000001e1f6869c70_0 .net *"_ivl_4", 0 0, L_000001e1f69f9970;  1 drivers
v000001e1f686cdd0_0 .net *"_ivl_6", 0 0, L_000001e1f69f9430;  1 drivers
S_000001e1f6889900 .scope generate, "genblk1[21]" "genblk1[21]" 5 102, 5 102 0, S_000001e1f687dd80;
 .timescale -9 -12;
P_000001e1f67434a0 .param/l "i" 0 5 102, +C4<010101>;
S_000001e1f6889a90 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f6889900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f69f9c80 .functor AND 1, L_000001e1f693b940, L_000001e1f693b8a0, C4<1>, C4<1>;
L_000001e1f69f2ba0 .functor AND 1, L_000001e1f693b8a0, L_000001e1f693a360, C4<1>, C4<1>;
L_000001e1f69f27b0 .functor OR 1, L_000001e1f69f9c80, L_000001e1f69f2ba0, C4<0>, C4<0>;
L_000001e1f69f37e0 .functor AND 1, L_000001e1f693b940, L_000001e1f693a360, C4<1>, C4<1>;
L_000001e1f69f2ac0 .functor OR 1, L_000001e1f69f27b0, L_000001e1f69f37e0, C4<0>, C4<0>;
L_000001e1f69f39a0 .functor XOR 1, L_000001e1f693b940, L_000001e1f693b8a0, C4<0>, C4<0>;
L_000001e1f69f3690 .functor XOR 1, L_000001e1f69f39a0, L_000001e1f693a360, C4<0>, C4<0>;
v000001e1f686c5b0_0 .net "Debe", 0 0, L_000001e1f69f2ac0;  1 drivers
v000001e1f686d410_0 .net "Din", 0 0, L_000001e1f693a360;  1 drivers
v000001e1f686cd30_0 .net "Dout", 0 0, L_000001e1f69f3690;  1 drivers
v000001e1f686d230_0 .net "Ri", 0 0, L_000001e1f693b8a0;  1 drivers
v000001e1f686d370_0 .net "Si", 0 0, L_000001e1f693b940;  1 drivers
v000001e1f686df50_0 .net *"_ivl_0", 0 0, L_000001e1f69f9c80;  1 drivers
v000001e1f686c1f0_0 .net *"_ivl_10", 0 0, L_000001e1f69f39a0;  1 drivers
v000001e1f686c290_0 .net *"_ivl_2", 0 0, L_000001e1f69f2ba0;  1 drivers
v000001e1f686c650_0 .net *"_ivl_4", 0 0, L_000001e1f69f27b0;  1 drivers
v000001e1f686c330_0 .net *"_ivl_6", 0 0, L_000001e1f69f37e0;  1 drivers
S_000001e1f6889c20 .scope generate, "genblk1[22]" "genblk1[22]" 5 102, 5 102 0, S_000001e1f687dd80;
 .timescale -9 -12;
P_000001e1f67434e0 .param/l "i" 0 5 102, +C4<010110>;
S_000001e1f6888000 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f6889c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f69f33f0 .functor AND 1, L_000001e1f693b9e0, L_000001e1f693bb20, C4<1>, C4<1>;
L_000001e1f69f2190 .functor AND 1, L_000001e1f693bb20, L_000001e1f6939960, C4<1>, C4<1>;
L_000001e1f69f3a10 .functor OR 1, L_000001e1f69f33f0, L_000001e1f69f2190, C4<0>, C4<0>;
L_000001e1f69f3930 .functor AND 1, L_000001e1f693b9e0, L_000001e1f6939960, C4<1>, C4<1>;
L_000001e1f69f3070 .functor OR 1, L_000001e1f69f3a10, L_000001e1f69f3930, C4<0>, C4<0>;
L_000001e1f69f22e0 .functor XOR 1, L_000001e1f693b9e0, L_000001e1f693bb20, C4<0>, C4<0>;
L_000001e1f69f3460 .functor XOR 1, L_000001e1f69f22e0, L_000001e1f6939960, C4<0>, C4<0>;
v000001e1f686c8d0_0 .net "Debe", 0 0, L_000001e1f69f3070;  1 drivers
v000001e1f686d910_0 .net "Din", 0 0, L_000001e1f6939960;  1 drivers
v000001e1f686ce70_0 .net "Dout", 0 0, L_000001e1f69f3460;  1 drivers
v000001e1f686c6f0_0 .net "Ri", 0 0, L_000001e1f693bb20;  1 drivers
v000001e1f686dcd0_0 .net "Si", 0 0, L_000001e1f693b9e0;  1 drivers
v000001e1f686cf10_0 .net *"_ivl_0", 0 0, L_000001e1f69f33f0;  1 drivers
v000001e1f686bb10_0 .net *"_ivl_10", 0 0, L_000001e1f69f22e0;  1 drivers
v000001e1f686dd70_0 .net *"_ivl_2", 0 0, L_000001e1f69f2190;  1 drivers
v000001e1f686d190_0 .net *"_ivl_4", 0 0, L_000001e1f69f3a10;  1 drivers
v000001e1f686d4b0_0 .net *"_ivl_6", 0 0, L_000001e1f69f3930;  1 drivers
S_000001e1f6888190 .scope generate, "genblk1[23]" "genblk1[23]" 5 102, 5 102 0, S_000001e1f687dd80;
 .timescale -9 -12;
P_000001e1f6743920 .param/l "i" 0 5 102, +C4<010111>;
S_000001e1f6888320 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f6888190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f69f2660 .functor AND 1, L_000001e1f6939aa0, L_000001e1f6939be0, C4<1>, C4<1>;
L_000001e1f69f3a80 .functor AND 1, L_000001e1f6939be0, L_000001e1f693a900, C4<1>, C4<1>;
L_000001e1f69f2120 .functor OR 1, L_000001e1f69f2660, L_000001e1f69f3a80, C4<0>, C4<0>;
L_000001e1f69f34d0 .functor AND 1, L_000001e1f6939aa0, L_000001e1f693a900, C4<1>, C4<1>;
L_000001e1f69f31c0 .functor OR 1, L_000001e1f69f2120, L_000001e1f69f34d0, C4<0>, C4<0>;
L_000001e1f69f2890 .functor XOR 1, L_000001e1f6939aa0, L_000001e1f6939be0, C4<0>, C4<0>;
L_000001e1f69f2510 .functor XOR 1, L_000001e1f69f2890, L_000001e1f693a900, C4<0>, C4<0>;
v000001e1f686daf0_0 .net "Debe", 0 0, L_000001e1f69f31c0;  1 drivers
v000001e1f686d9b0_0 .net "Din", 0 0, L_000001e1f693a900;  1 drivers
v000001e1f686cfb0_0 .net "Dout", 0 0, L_000001e1f69f2510;  1 drivers
v000001e1f686c3d0_0 .net "Ri", 0 0, L_000001e1f6939be0;  1 drivers
v000001e1f686c790_0 .net "Si", 0 0, L_000001e1f6939aa0;  1 drivers
v000001e1f686d550_0 .net *"_ivl_0", 0 0, L_000001e1f69f2660;  1 drivers
v000001e1f686d2d0_0 .net *"_ivl_10", 0 0, L_000001e1f69f2890;  1 drivers
v000001e1f686c010_0 .net *"_ivl_2", 0 0, L_000001e1f69f3a80;  1 drivers
v000001e1f686da50_0 .net *"_ivl_4", 0 0, L_000001e1f69f2120;  1 drivers
v000001e1f686b7f0_0 .net *"_ivl_6", 0 0, L_000001e1f69f34d0;  1 drivers
S_000001e1f68884b0 .scope generate, "genblk1[24]" "genblk1[24]" 5 102, 5 102 0, S_000001e1f687dd80;
 .timescale -9 -12;
P_000001e1f6743260 .param/l "i" 0 5 102, +C4<011000>;
S_000001e1f6888640 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f68884b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f69f2c10 .functor AND 1, L_000001e1f6939dc0, L_000001e1f6939e60, C4<1>, C4<1>;
L_000001e1f69f2c80 .functor AND 1, L_000001e1f6939e60, L_000001e1f693a040, C4<1>, C4<1>;
L_000001e1f69f2cf0 .functor OR 1, L_000001e1f69f2c10, L_000001e1f69f2c80, C4<0>, C4<0>;
L_000001e1f69f3230 .functor AND 1, L_000001e1f6939dc0, L_000001e1f693a040, C4<1>, C4<1>;
L_000001e1f69f3af0 .functor OR 1, L_000001e1f69f2cf0, L_000001e1f69f3230, C4<0>, C4<0>;
L_000001e1f69f2d60 .functor XOR 1, L_000001e1f6939dc0, L_000001e1f6939e60, C4<0>, C4<0>;
L_000001e1f69f3bd0 .functor XOR 1, L_000001e1f69f2d60, L_000001e1f693a040, C4<0>, C4<0>;
v000001e1f686d050_0 .net "Debe", 0 0, L_000001e1f69f3af0;  1 drivers
v000001e1f686c150_0 .net "Din", 0 0, L_000001e1f693a040;  1 drivers
v000001e1f686d5f0_0 .net "Dout", 0 0, L_000001e1f69f3bd0;  1 drivers
v000001e1f686c470_0 .net "Ri", 0 0, L_000001e1f6939e60;  1 drivers
v000001e1f686c830_0 .net "Si", 0 0, L_000001e1f6939dc0;  1 drivers
v000001e1f686d690_0 .net *"_ivl_0", 0 0, L_000001e1f69f2c10;  1 drivers
v000001e1f686c970_0 .net *"_ivl_10", 0 0, L_000001e1f69f2d60;  1 drivers
v000001e1f686dc30_0 .net *"_ivl_2", 0 0, L_000001e1f69f2c80;  1 drivers
v000001e1f686c510_0 .net *"_ivl_4", 0 0, L_000001e1f69f2cf0;  1 drivers
v000001e1f686ca10_0 .net *"_ivl_6", 0 0, L_000001e1f69f3230;  1 drivers
S_000001e1f688bc40 .scope module, "rne_sum" "RoundNearestEven" 5 119, 6 22 0, S_000001e1f687dd80;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_000001e1f6296680 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_000001e1f62966b8 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_000001e1f62966f0 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000011011>;
P_000001e1f6296728 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_000001e1f69f3150 .functor NOT 1, L_000001e1f693d1a0, C4<0>, C4<0>, C4<0>;
L_000001e1f69f3000 .functor OR 1, L_000001e1f693cde0, L_000001e1f693ce80, C4<0>, C4<0>;
L_000001e1f69f24a0 .functor AND 1, L_000001e1f693cfc0, L_000001e1f69f3000, C4<1>, C4<1>;
v000001e1f686c0b0_0 .net *"_ivl_11", 22 0, L_000001e1f693cd40;  1 drivers
v000001e1f686d730_0 .net *"_ivl_12", 23 0, L_000001e1f693d7e0;  1 drivers
L_000001e1f699ac40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f686d0f0_0 .net *"_ivl_15", 0 0, L_000001e1f699ac40;  1 drivers
v000001e1f686d7d0_0 .net *"_ivl_17", 0 0, L_000001e1f693ce80;  1 drivers
v000001e1f686d870_0 .net *"_ivl_19", 0 0, L_000001e1f69f3000;  1 drivers
v000001e1f686cab0_0 .net *"_ivl_21", 0 0, L_000001e1f69f24a0;  1 drivers
L_000001e1f699ac88 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e1f686cb50_0 .net/2u *"_ivl_22", 23 0, L_000001e1f699ac88;  1 drivers
L_000001e1f699acd0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f686ba70_0 .net/2u *"_ivl_24", 23 0, L_000001e1f699acd0;  1 drivers
v000001e1f686b890_0 .net *"_ivl_26", 23 0, L_000001e1f693d6a0;  1 drivers
v000001e1f686bbb0_0 .net *"_ivl_3", 3 0, L_000001e1f693c160;  1 drivers
v000001e1f686db90_0 .net *"_ivl_33", 0 0, L_000001e1f693df60;  1 drivers
v000001e1f686de10_0 .net *"_ivl_34", 7 0, L_000001e1f693d060;  1 drivers
L_000001e1f699ad18 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001e1f686deb0_0 .net *"_ivl_37", 6 0, L_000001e1f699ad18;  1 drivers
v000001e1f686b930_0 .net *"_ivl_7", 0 0, L_000001e1f693d1a0;  1 drivers
v000001e1f686cbf0_0 .net "boolean", 0 0, L_000001e1f693cde0;  1 drivers
v000001e1f686cc90_0 .net "exp", 7 0, L_000001e1f693cf20;  alias, 1 drivers
v000001e1f686b9d0_0 .net "exp_round", 7 0, L_000001e1f693c980;  alias, 1 drivers
v000001e1f686bc50_0 .net "guard", 0 0, L_000001e1f693cfc0;  1 drivers
v000001e1f686bcf0_0 .net "is_even", 0 0, L_000001e1f69f3150;  1 drivers
v000001e1f686bd90_0 .net "ms", 27 0, L_000001e1f693d740;  1 drivers
v000001e1f686be30_0 .net "ms_round", 22 0, L_000001e1f693c8e0;  alias, 1 drivers
v000001e1f686bed0_0 .net "temp", 23 0, L_000001e1f693c340;  1 drivers
L_000001e1f693cfc0 .part L_000001e1f693d740, 4, 1;
L_000001e1f693c160 .part L_000001e1f693d740, 0, 4;
L_000001e1f693cde0 .reduce/or L_000001e1f693c160;
L_000001e1f693d1a0 .part L_000001e1f693d740, 5, 1;
L_000001e1f693cd40 .part L_000001e1f693d740, 5, 23;
L_000001e1f693d7e0 .concat [ 23 1 0 0], L_000001e1f693cd40, L_000001e1f699ac40;
L_000001e1f693ce80 .reduce/nor L_000001e1f69f3150;
L_000001e1f693d6a0 .functor MUXZ 24, L_000001e1f699acd0, L_000001e1f699ac88, L_000001e1f69f24a0, C4<>;
L_000001e1f693c340 .arith/sum 24, L_000001e1f693d7e0, L_000001e1f693d6a0;
L_000001e1f693c8e0 .part L_000001e1f693c340, 0, 23;
L_000001e1f693df60 .part L_000001e1f693c340, 23, 1;
L_000001e1f693d060 .concat [ 1 7 0 0], L_000001e1f693df60, L_000001e1f699ad18;
L_000001e1f693c980 .arith/sum 8, L_000001e1f693cf20, L_000001e1f693d060;
S_000001e1f688aca0 .scope module, "subsito1" "RestaExp_sum" 5 233, 5 19 0, S_000001e1f6289150;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_000001e1f62dbf90 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_000001e1f62dbfc8 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_000001e1f62dc000 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v000001e1f68a0860_0 .net "Debe", 8 0, L_000001e1f6934f00;  1 drivers
v000001e1f68a05e0_0 .net "F", 7 0, L_000001e1f6935e00;  alias, 1 drivers
v000001e1f68a0e00_0 .net "R", 7 0, L_000001e1f69368a0;  alias, 1 drivers
v000001e1f68a09a0_0 .net "S", 7 0, L_000001e1f6936940;  alias, 1 drivers
L_000001e1f699a7c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f689fb40_0 .net/2u *"_ivl_60", 0 0, L_000001e1f699a7c0;  1 drivers
L_000001e1f6935720 .part L_000001e1f6936940, 0, 1;
L_000001e1f6934c80 .part L_000001e1f69368a0, 0, 1;
L_000001e1f6935900 .part L_000001e1f6934f00, 0, 1;
L_000001e1f6936260 .part L_000001e1f6936940, 1, 1;
L_000001e1f6936d00 .part L_000001e1f69368a0, 1, 1;
L_000001e1f6936a80 .part L_000001e1f6934f00, 1, 1;
L_000001e1f6936580 .part L_000001e1f6936940, 2, 1;
L_000001e1f6936120 .part L_000001e1f69368a0, 2, 1;
L_000001e1f6935860 .part L_000001e1f6934f00, 2, 1;
L_000001e1f6936da0 .part L_000001e1f6936940, 3, 1;
L_000001e1f6936e40 .part L_000001e1f69368a0, 3, 1;
L_000001e1f6934d20 .part L_000001e1f6934f00, 3, 1;
L_000001e1f6935680 .part L_000001e1f6936940, 4, 1;
L_000001e1f69352c0 .part L_000001e1f69368a0, 4, 1;
L_000001e1f69348c0 .part L_000001e1f6934f00, 4, 1;
L_000001e1f6935540 .part L_000001e1f6936940, 5, 1;
L_000001e1f6935c20 .part L_000001e1f69368a0, 5, 1;
L_000001e1f69359a0 .part L_000001e1f6934f00, 5, 1;
L_000001e1f69354a0 .part L_000001e1f6936940, 6, 1;
L_000001e1f6936f80 .part L_000001e1f69368a0, 6, 1;
L_000001e1f69363a0 .part L_000001e1f6934f00, 6, 1;
L_000001e1f6936ee0 .part L_000001e1f6936940, 7, 1;
L_000001e1f69357c0 .part L_000001e1f69368a0, 7, 1;
L_000001e1f6936b20 .part L_000001e1f6934f00, 7, 1;
LS_000001e1f6935e00_0_0 .concat8 [ 1 1 1 1], L_000001e1f67799b0, L_000001e1f677bbd0, L_000001e1f677b0e0, L_000001e1f677c0a0;
LS_000001e1f6935e00_0_4 .concat8 [ 1 1 1 1], L_000001e1f677bf50, L_000001e1f677c2d0, L_000001e1f677ac80, L_000001e1f677b3f0;
L_000001e1f6935e00 .concat8 [ 4 4 0 0], LS_000001e1f6935e00_0_0, LS_000001e1f6935e00_0_4;
LS_000001e1f6934f00_0_0 .concat8 [ 1 1 1 1], L_000001e1f699a7c0, L_000001e1f677a2e0, L_000001e1f677b5b0, L_000001e1f677be70;
LS_000001e1f6934f00_0_4 .concat8 [ 1 1 1 1], L_000001e1f677bd20, L_000001e1f677c7a0, L_000001e1f677add0, L_000001e1f677c6c0;
LS_000001e1f6934f00_0_8 .concat8 [ 1 0 0 0], L_000001e1f677b070;
L_000001e1f6934f00 .concat8 [ 4 4 1 0], LS_000001e1f6934f00_0_0, LS_000001e1f6934f00_0_4, LS_000001e1f6934f00_0_8;
S_000001e1f688b150 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001e1f688aca0;
 .timescale -9 -12;
P_000001e1f6743960 .param/l "i" 0 5 28, +C4<00>;
S_000001e1f688a340 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f688b150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6779da0 .functor NOT 1, L_000001e1f6935720, C4<0>, C4<0>, C4<0>;
L_000001e1f6779e10 .functor AND 1, L_000001e1f6779da0, L_000001e1f6934c80, C4<1>, C4<1>;
L_000001e1f67791d0 .functor NOT 1, L_000001e1f6935720, C4<0>, C4<0>, C4<0>;
L_000001e1f6779e80 .functor AND 1, L_000001e1f67791d0, L_000001e1f6935900, C4<1>, C4<1>;
L_000001e1f677a0b0 .functor OR 1, L_000001e1f6779e10, L_000001e1f6779e80, C4<0>, C4<0>;
L_000001e1f677a120 .functor AND 1, L_000001e1f6934c80, L_000001e1f6935900, C4<1>, C4<1>;
L_000001e1f677a2e0 .functor OR 1, L_000001e1f677a0b0, L_000001e1f677a120, C4<0>, C4<0>;
L_000001e1f677a820 .functor XOR 1, L_000001e1f6935720, L_000001e1f6934c80, C4<0>, C4<0>;
L_000001e1f67799b0 .functor XOR 1, L_000001e1f677a820, L_000001e1f6935900, C4<0>, C4<0>;
v000001e1f686fa30_0 .net "Debe", 0 0, L_000001e1f677a2e0;  1 drivers
v000001e1f686fc10_0 .net "Din", 0 0, L_000001e1f6935900;  1 drivers
v000001e1f686f030_0 .net "Dout", 0 0, L_000001e1f67799b0;  1 drivers
v000001e1f686e590_0 .net "Ri", 0 0, L_000001e1f6934c80;  1 drivers
v000001e1f686f8f0_0 .net "Si", 0 0, L_000001e1f6935720;  1 drivers
v000001e1f686ed10_0 .net *"_ivl_0", 0 0, L_000001e1f6779da0;  1 drivers
v000001e1f686e810_0 .net *"_ivl_10", 0 0, L_000001e1f677a120;  1 drivers
v000001e1f686e450_0 .net *"_ivl_14", 0 0, L_000001e1f677a820;  1 drivers
v000001e1f686fcb0_0 .net *"_ivl_2", 0 0, L_000001e1f6779e10;  1 drivers
v000001e1f686fd50_0 .net *"_ivl_4", 0 0, L_000001e1f67791d0;  1 drivers
v000001e1f686f2b0_0 .net *"_ivl_6", 0 0, L_000001e1f6779e80;  1 drivers
v000001e1f686e8b0_0 .net *"_ivl_8", 0 0, L_000001e1f677a0b0;  1 drivers
S_000001e1f688bdd0 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001e1f688aca0;
 .timescale -9 -12;
P_000001e1f6744160 .param/l "i" 0 5 28, +C4<01>;
S_000001e1f688afc0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f688bdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f677a350 .functor NOT 1, L_000001e1f6936260, C4<0>, C4<0>, C4<0>;
L_000001e1f6779240 .functor AND 1, L_000001e1f677a350, L_000001e1f6936d00, C4<1>, C4<1>;
L_000001e1f67792b0 .functor NOT 1, L_000001e1f6936260, C4<0>, C4<0>, C4<0>;
L_000001e1f67795c0 .functor AND 1, L_000001e1f67792b0, L_000001e1f6936a80, C4<1>, C4<1>;
L_000001e1f6779630 .functor OR 1, L_000001e1f6779240, L_000001e1f67795c0, C4<0>, C4<0>;
L_000001e1f677bfc0 .functor AND 1, L_000001e1f6936d00, L_000001e1f6936a80, C4<1>, C4<1>;
L_000001e1f677b5b0 .functor OR 1, L_000001e1f6779630, L_000001e1f677bfc0, C4<0>, C4<0>;
L_000001e1f677be00 .functor XOR 1, L_000001e1f6936260, L_000001e1f6936d00, C4<0>, C4<0>;
L_000001e1f677bbd0 .functor XOR 1, L_000001e1f677be00, L_000001e1f6936a80, C4<0>, C4<0>;
v000001e1f686e6d0_0 .net "Debe", 0 0, L_000001e1f677b5b0;  1 drivers
v000001e1f686e770_0 .net "Din", 0 0, L_000001e1f6936a80;  1 drivers
v000001e1f686e950_0 .net "Dout", 0 0, L_000001e1f677bbd0;  1 drivers
v000001e1f686ea90_0 .net "Ri", 0 0, L_000001e1f6936d00;  1 drivers
v000001e1f686edb0_0 .net "Si", 0 0, L_000001e1f6936260;  1 drivers
v000001e1f686ee50_0 .net *"_ivl_0", 0 0, L_000001e1f677a350;  1 drivers
v000001e1f6850950_0 .net *"_ivl_10", 0 0, L_000001e1f677bfc0;  1 drivers
v000001e1f68512b0_0 .net *"_ivl_14", 0 0, L_000001e1f677be00;  1 drivers
v000001e1f6852390_0 .net *"_ivl_2", 0 0, L_000001e1f6779240;  1 drivers
v000001e1f6851c10_0 .net *"_ivl_4", 0 0, L_000001e1f67792b0;  1 drivers
v000001e1f6851030_0 .net *"_ivl_6", 0 0, L_000001e1f67795c0;  1 drivers
v000001e1f6852430_0 .net *"_ivl_8", 0 0, L_000001e1f6779630;  1 drivers
S_000001e1f688b470 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001e1f688aca0;
 .timescale -9 -12;
P_000001e1f6743620 .param/l "i" 0 5 28, +C4<010>;
S_000001e1f688a020 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f688b470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f677bc40 .functor NOT 1, L_000001e1f6936580, C4<0>, C4<0>, C4<0>;
L_000001e1f677bd90 .functor AND 1, L_000001e1f677bc40, L_000001e1f6936120, C4<1>, C4<1>;
L_000001e1f677b1c0 .functor NOT 1, L_000001e1f6936580, C4<0>, C4<0>, C4<0>;
L_000001e1f677c570 .functor AND 1, L_000001e1f677b1c0, L_000001e1f6935860, C4<1>, C4<1>;
L_000001e1f677acf0 .functor OR 1, L_000001e1f677bd90, L_000001e1f677c570, C4<0>, C4<0>;
L_000001e1f677c030 .functor AND 1, L_000001e1f6936120, L_000001e1f6935860, C4<1>, C4<1>;
L_000001e1f677be70 .functor OR 1, L_000001e1f677acf0, L_000001e1f677c030, C4<0>, C4<0>;
L_000001e1f677b460 .functor XOR 1, L_000001e1f6936580, L_000001e1f6936120, C4<0>, C4<0>;
L_000001e1f677b0e0 .functor XOR 1, L_000001e1f677b460, L_000001e1f6935860, C4<0>, C4<0>;
v000001e1f68521b0_0 .net "Debe", 0 0, L_000001e1f677be70;  1 drivers
v000001e1f68524d0_0 .net "Din", 0 0, L_000001e1f6935860;  1 drivers
v000001e1f6850f90_0 .net "Dout", 0 0, L_000001e1f677b0e0;  1 drivers
v000001e1f6851e90_0 .net "Ri", 0 0, L_000001e1f6936120;  1 drivers
v000001e1f68513f0_0 .net "Si", 0 0, L_000001e1f6936580;  1 drivers
v000001e1f6851f30_0 .net *"_ivl_0", 0 0, L_000001e1f677bc40;  1 drivers
v000001e1f6851670_0 .net *"_ivl_10", 0 0, L_000001e1f677c030;  1 drivers
v000001e1f6851710_0 .net *"_ivl_14", 0 0, L_000001e1f677b460;  1 drivers
v000001e1f6851cb0_0 .net *"_ivl_2", 0 0, L_000001e1f677bd90;  1 drivers
v000001e1f6850270_0 .net *"_ivl_4", 0 0, L_000001e1f677b1c0;  1 drivers
v000001e1f684fff0_0 .net *"_ivl_6", 0 0, L_000001e1f677c570;  1 drivers
v000001e1f6852570_0 .net *"_ivl_8", 0 0, L_000001e1f677acf0;  1 drivers
S_000001e1f688b600 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001e1f688aca0;
 .timescale -9 -12;
P_000001e1f67432a0 .param/l "i" 0 5 28, +C4<011>;
S_000001e1f688b2e0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f688b600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f677b310 .functor NOT 1, L_000001e1f6936da0, C4<0>, C4<0>, C4<0>;
L_000001e1f677bb60 .functor AND 1, L_000001e1f677b310, L_000001e1f6936e40, C4<1>, C4<1>;
L_000001e1f677c180 .functor NOT 1, L_000001e1f6936da0, C4<0>, C4<0>, C4<0>;
L_000001e1f677b8c0 .functor AND 1, L_000001e1f677c180, L_000001e1f6934d20, C4<1>, C4<1>;
L_000001e1f677c5e0 .functor OR 1, L_000001e1f677bb60, L_000001e1f677b8c0, C4<0>, C4<0>;
L_000001e1f677bcb0 .functor AND 1, L_000001e1f6936e40, L_000001e1f6934d20, C4<1>, C4<1>;
L_000001e1f677bd20 .functor OR 1, L_000001e1f677c5e0, L_000001e1f677bcb0, C4<0>, C4<0>;
L_000001e1f677af20 .functor XOR 1, L_000001e1f6936da0, L_000001e1f6936e40, C4<0>, C4<0>;
L_000001e1f677c0a0 .functor XOR 1, L_000001e1f677af20, L_000001e1f6934d20, C4<0>, C4<0>;
v000001e1f6850db0_0 .net "Debe", 0 0, L_000001e1f677bd20;  1 drivers
v000001e1f6850310_0 .net "Din", 0 0, L_000001e1f6934d20;  1 drivers
v000001e1f6852250_0 .net "Dout", 0 0, L_000001e1f677c0a0;  1 drivers
v000001e1f6851170_0 .net "Ri", 0 0, L_000001e1f6936e40;  1 drivers
v000001e1f6851350_0 .net "Si", 0 0, L_000001e1f6936da0;  1 drivers
v000001e1f6851d50_0 .net *"_ivl_0", 0 0, L_000001e1f677b310;  1 drivers
v000001e1f68517b0_0 .net *"_ivl_10", 0 0, L_000001e1f677bcb0;  1 drivers
v000001e1f6851850_0 .net *"_ivl_14", 0 0, L_000001e1f677af20;  1 drivers
v000001e1f6852610_0 .net *"_ivl_2", 0 0, L_000001e1f677bb60;  1 drivers
v000001e1f68509f0_0 .net *"_ivl_4", 0 0, L_000001e1f677c180;  1 drivers
v000001e1f6850a90_0 .net *"_ivl_6", 0 0, L_000001e1f677b8c0;  1 drivers
v000001e1f6850e50_0 .net *"_ivl_8", 0 0, L_000001e1f677c5e0;  1 drivers
S_000001e1f688ae30 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001e1f688aca0;
 .timescale -9 -12;
P_000001e1f6743320 .param/l "i" 0 5 28, +C4<0100>;
S_000001e1f688bab0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f688ae30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f677b930 .functor NOT 1, L_000001e1f6935680, C4<0>, C4<0>, C4<0>;
L_000001e1f677c730 .functor AND 1, L_000001e1f677b930, L_000001e1f69352c0, C4<1>, C4<1>;
L_000001e1f677b9a0 .functor NOT 1, L_000001e1f6935680, C4<0>, C4<0>, C4<0>;
L_000001e1f677b620 .functor AND 1, L_000001e1f677b9a0, L_000001e1f69348c0, C4<1>, C4<1>;
L_000001e1f677b2a0 .functor OR 1, L_000001e1f677c730, L_000001e1f677b620, C4<0>, C4<0>;
L_000001e1f677c650 .functor AND 1, L_000001e1f69352c0, L_000001e1f69348c0, C4<1>, C4<1>;
L_000001e1f677c7a0 .functor OR 1, L_000001e1f677b2a0, L_000001e1f677c650, C4<0>, C4<0>;
L_000001e1f677bee0 .functor XOR 1, L_000001e1f6935680, L_000001e1f69352c0, C4<0>, C4<0>;
L_000001e1f677bf50 .functor XOR 1, L_000001e1f677bee0, L_000001e1f69348c0, C4<0>, C4<0>;
v000001e1f6850130_0 .net "Debe", 0 0, L_000001e1f677c7a0;  1 drivers
v000001e1f68510d0_0 .net "Din", 0 0, L_000001e1f69348c0;  1 drivers
v000001e1f6852110_0 .net "Dout", 0 0, L_000001e1f677bf50;  1 drivers
v000001e1f68518f0_0 .net "Ri", 0 0, L_000001e1f69352c0;  1 drivers
v000001e1f68522f0_0 .net "Si", 0 0, L_000001e1f6935680;  1 drivers
v000001e1f68526b0_0 .net *"_ivl_0", 0 0, L_000001e1f677b930;  1 drivers
v000001e1f6851990_0 .net *"_ivl_10", 0 0, L_000001e1f677c650;  1 drivers
v000001e1f68503b0_0 .net *"_ivl_14", 0 0, L_000001e1f677bee0;  1 drivers
v000001e1f6852750_0 .net *"_ivl_2", 0 0, L_000001e1f677c730;  1 drivers
v000001e1f6852070_0 .net *"_ivl_4", 0 0, L_000001e1f677b9a0;  1 drivers
v000001e1f6851b70_0 .net *"_ivl_6", 0 0, L_000001e1f677b620;  1 drivers
v000001e1f6851df0_0 .net *"_ivl_8", 0 0, L_000001e1f677b2a0;  1 drivers
S_000001e1f688b790 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_000001e1f688aca0;
 .timescale -9 -12;
P_000001e1f6743360 .param/l "i" 0 5 28, +C4<0101>;
S_000001e1f688a1b0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f688b790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f677b230 .functor NOT 1, L_000001e1f6935540, C4<0>, C4<0>, C4<0>;
L_000001e1f677b380 .functor AND 1, L_000001e1f677b230, L_000001e1f6935c20, C4<1>, C4<1>;
L_000001e1f677ad60 .functor NOT 1, L_000001e1f6935540, C4<0>, C4<0>, C4<0>;
L_000001e1f677c1f0 .functor AND 1, L_000001e1f677ad60, L_000001e1f69359a0, C4<1>, C4<1>;
L_000001e1f677c490 .functor OR 1, L_000001e1f677b380, L_000001e1f677c1f0, C4<0>, C4<0>;
L_000001e1f677c110 .functor AND 1, L_000001e1f6935c20, L_000001e1f69359a0, C4<1>, C4<1>;
L_000001e1f677add0 .functor OR 1, L_000001e1f677c490, L_000001e1f677c110, C4<0>, C4<0>;
L_000001e1f677c260 .functor XOR 1, L_000001e1f6935540, L_000001e1f6935c20, C4<0>, C4<0>;
L_000001e1f677c2d0 .functor XOR 1, L_000001e1f677c260, L_000001e1f69359a0, C4<0>, C4<0>;
v000001e1f6850090_0 .net "Debe", 0 0, L_000001e1f677add0;  1 drivers
v000001e1f6851a30_0 .net "Din", 0 0, L_000001e1f69359a0;  1 drivers
v000001e1f6850bd0_0 .net "Dout", 0 0, L_000001e1f677c2d0;  1 drivers
v000001e1f6850450_0 .net "Ri", 0 0, L_000001e1f6935c20;  1 drivers
v000001e1f6851fd0_0 .net "Si", 0 0, L_000001e1f6935540;  1 drivers
v000001e1f6851ad0_0 .net *"_ivl_0", 0 0, L_000001e1f677b230;  1 drivers
v000001e1f6850810_0 .net *"_ivl_10", 0 0, L_000001e1f677c110;  1 drivers
v000001e1f68501d0_0 .net *"_ivl_14", 0 0, L_000001e1f677c260;  1 drivers
v000001e1f68504f0_0 .net *"_ivl_2", 0 0, L_000001e1f677b380;  1 drivers
v000001e1f6850b30_0 .net *"_ivl_4", 0 0, L_000001e1f677ad60;  1 drivers
v000001e1f6850590_0 .net *"_ivl_6", 0 0, L_000001e1f677c1f0;  1 drivers
v000001e1f6850630_0 .net *"_ivl_8", 0 0, L_000001e1f677c490;  1 drivers
S_000001e1f688a4d0 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_000001e1f688aca0;
 .timescale -9 -12;
P_000001e1f6743660 .param/l "i" 0 5 28, +C4<0110>;
S_000001e1f688a660 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f688a4d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f677c340 .functor NOT 1, L_000001e1f69354a0, C4<0>, C4<0>, C4<0>;
L_000001e1f677c3b0 .functor AND 1, L_000001e1f677c340, L_000001e1f6936f80, C4<1>, C4<1>;
L_000001e1f677c420 .functor NOT 1, L_000001e1f69354a0, C4<0>, C4<0>, C4<0>;
L_000001e1f677aeb0 .functor AND 1, L_000001e1f677c420, L_000001e1f69363a0, C4<1>, C4<1>;
L_000001e1f677ba10 .functor OR 1, L_000001e1f677c3b0, L_000001e1f677aeb0, C4<0>, C4<0>;
L_000001e1f677c500 .functor AND 1, L_000001e1f6936f80, L_000001e1f69363a0, C4<1>, C4<1>;
L_000001e1f677c6c0 .functor OR 1, L_000001e1f677ba10, L_000001e1f677c500, C4<0>, C4<0>;
L_000001e1f677c810 .functor XOR 1, L_000001e1f69354a0, L_000001e1f6936f80, C4<0>, C4<0>;
L_000001e1f677ac80 .functor XOR 1, L_000001e1f677c810, L_000001e1f69363a0, C4<0>, C4<0>;
v000001e1f6850c70_0 .net "Debe", 0 0, L_000001e1f677c6c0;  1 drivers
v000001e1f68506d0_0 .net "Din", 0 0, L_000001e1f69363a0;  1 drivers
v000001e1f6850ef0_0 .net "Dout", 0 0, L_000001e1f677ac80;  1 drivers
v000001e1f6850770_0 .net "Ri", 0 0, L_000001e1f6936f80;  1 drivers
v000001e1f68508b0_0 .net "Si", 0 0, L_000001e1f69354a0;  1 drivers
v000001e1f6850d10_0 .net *"_ivl_0", 0 0, L_000001e1f677c340;  1 drivers
v000001e1f6851210_0 .net *"_ivl_10", 0 0, L_000001e1f677c500;  1 drivers
v000001e1f6851490_0 .net *"_ivl_14", 0 0, L_000001e1f677c810;  1 drivers
v000001e1f6851530_0 .net *"_ivl_2", 0 0, L_000001e1f677c3b0;  1 drivers
v000001e1f68515d0_0 .net *"_ivl_4", 0 0, L_000001e1f677c420;  1 drivers
v000001e1f68a0f40_0 .net *"_ivl_6", 0 0, L_000001e1f677aeb0;  1 drivers
v000001e1f68a0a40_0 .net *"_ivl_8", 0 0, L_000001e1f677ba10;  1 drivers
S_000001e1f688a7f0 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_000001e1f688aca0;
 .timescale -9 -12;
P_000001e1f67442a0 .param/l "i" 0 5 28, +C4<0111>;
S_000001e1f688a980 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f688a7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f677ae40 .functor NOT 1, L_000001e1f6936ee0, C4<0>, C4<0>, C4<0>;
L_000001e1f677af90 .functor AND 1, L_000001e1f677ae40, L_000001e1f69357c0, C4<1>, C4<1>;
L_000001e1f677ba80 .functor NOT 1, L_000001e1f6936ee0, C4<0>, C4<0>, C4<0>;
L_000001e1f677b000 .functor AND 1, L_000001e1f677ba80, L_000001e1f6936b20, C4<1>, C4<1>;
L_000001e1f677b770 .functor OR 1, L_000001e1f677af90, L_000001e1f677b000, C4<0>, C4<0>;
L_000001e1f677b150 .functor AND 1, L_000001e1f69357c0, L_000001e1f6936b20, C4<1>, C4<1>;
L_000001e1f677b070 .functor OR 1, L_000001e1f677b770, L_000001e1f677b150, C4<0>, C4<0>;
L_000001e1f677baf0 .functor XOR 1, L_000001e1f6936ee0, L_000001e1f69357c0, C4<0>, C4<0>;
L_000001e1f677b3f0 .functor XOR 1, L_000001e1f677baf0, L_000001e1f6936b20, C4<0>, C4<0>;
v000001e1f68a0400_0 .net "Debe", 0 0, L_000001e1f677b070;  1 drivers
v000001e1f68a1620_0 .net "Din", 0 0, L_000001e1f6936b20;  1 drivers
v000001e1f689fdc0_0 .net "Dout", 0 0, L_000001e1f677b3f0;  1 drivers
v000001e1f689f960_0 .net "Ri", 0 0, L_000001e1f69357c0;  1 drivers
v000001e1f68a0ea0_0 .net "Si", 0 0, L_000001e1f6936ee0;  1 drivers
v000001e1f68a1da0_0 .net *"_ivl_0", 0 0, L_000001e1f677ae40;  1 drivers
v000001e1f68a13a0_0 .net *"_ivl_10", 0 0, L_000001e1f677b150;  1 drivers
v000001e1f68a1260_0 .net *"_ivl_14", 0 0, L_000001e1f677baf0;  1 drivers
v000001e1f68a1300_0 .net *"_ivl_2", 0 0, L_000001e1f677af90;  1 drivers
v000001e1f68a04a0_0 .net *"_ivl_4", 0 0, L_000001e1f677ba80;  1 drivers
v000001e1f689fc80_0 .net *"_ivl_6", 0 0, L_000001e1f677b000;  1 drivers
v000001e1f68a0720_0 .net *"_ivl_8", 0 0, L_000001e1f677b770;  1 drivers
S_000001e1f688ab10 .scope module, "subsito2" "RestaExp_sum" 5 234, 5 19 0, S_000001e1f6289150;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_000001e1f62cee50 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_000001e1f62cee88 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_000001e1f62ceec0 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v000001e1f68a2f20_0 .net "Debe", 8 0, L_000001e1f6935ea0;  1 drivers
v000001e1f68a4000_0 .net "F", 7 0, L_000001e1f69355e0;  alias, 1 drivers
v000001e1f68a2200_0 .net "R", 7 0, L_000001e1f6936940;  alias, 1 drivers
v000001e1f68a41e0_0 .net "S", 7 0, L_000001e1f69368a0;  alias, 1 drivers
L_000001e1f699a808 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f68a4280_0 .net/2u *"_ivl_60", 0 0, L_000001e1f699a808;  1 drivers
L_000001e1f6935a40 .part L_000001e1f69368a0, 0, 1;
L_000001e1f69369e0 .part L_000001e1f6936940, 0, 1;
L_000001e1f6935fe0 .part L_000001e1f6935ea0, 0, 1;
L_000001e1f6935cc0 .part L_000001e1f69368a0, 1, 1;
L_000001e1f6936440 .part L_000001e1f6936940, 1, 1;
L_000001e1f6936080 .part L_000001e1f6935ea0, 1, 1;
L_000001e1f6936bc0 .part L_000001e1f69368a0, 2, 1;
L_000001e1f6937020 .part L_000001e1f6936940, 2, 1;
L_000001e1f69361c0 .part L_000001e1f6935ea0, 2, 1;
L_000001e1f6934960 .part L_000001e1f69368a0, 3, 1;
L_000001e1f6934fa0 .part L_000001e1f6936940, 3, 1;
L_000001e1f6934a00 .part L_000001e1f6935ea0, 3, 1;
L_000001e1f69364e0 .part L_000001e1f69368a0, 4, 1;
L_000001e1f6935d60 .part L_000001e1f6936940, 4, 1;
L_000001e1f6934be0 .part L_000001e1f6935ea0, 4, 1;
L_000001e1f6934dc0 .part L_000001e1f69368a0, 5, 1;
L_000001e1f6934aa0 .part L_000001e1f6936940, 5, 1;
L_000001e1f6935220 .part L_000001e1f6935ea0, 5, 1;
L_000001e1f6934e60 .part L_000001e1f69368a0, 6, 1;
L_000001e1f69350e0 .part L_000001e1f6936940, 6, 1;
L_000001e1f6935040 .part L_000001e1f6935ea0, 6, 1;
L_000001e1f6935180 .part L_000001e1f69368a0, 7, 1;
L_000001e1f6935360 .part L_000001e1f6936940, 7, 1;
L_000001e1f6935400 .part L_000001e1f6935ea0, 7, 1;
LS_000001e1f69355e0_0_0 .concat8 [ 1 1 1 1], L_000001e1f69f4030, L_000001e1f69f4c70, L_000001e1f69f43b0, L_000001e1f69f4c00;
LS_000001e1f69355e0_0_4 .concat8 [ 1 1 1 1], L_000001e1f69f5450, L_000001e1f69f5290, L_000001e1f69f3e70, L_000001e1f69f62c0;
L_000001e1f69355e0 .concat8 [ 4 4 0 0], LS_000001e1f69355e0_0_0, LS_000001e1f69355e0_0_4;
LS_000001e1f6935ea0_0_0 .concat8 [ 1 1 1 1], L_000001e1f699a808, L_000001e1f677cd50, L_000001e1f69f4dc0, L_000001e1f69f46c0;
LS_000001e1f6935ea0_0_4 .concat8 [ 1 1 1 1], L_000001e1f69f53e0, L_000001e1f69f4810, L_000001e1f69f41f0, L_000001e1f69f3e00;
LS_000001e1f6935ea0_0_8 .concat8 [ 1 0 0 0], L_000001e1f69f4490;
L_000001e1f6935ea0 .concat8 [ 4 4 1 0], LS_000001e1f6935ea0_0_0, LS_000001e1f6935ea0_0_4, LS_000001e1f6935ea0_0_8;
S_000001e1f688b920 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001e1f688ab10;
 .timescale -9 -12;
P_000001e1f6744420 .param/l "i" 0 5 28, +C4<00>;
S_000001e1f68be330 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f688b920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f677b4d0 .functor NOT 1, L_000001e1f6935a40, C4<0>, C4<0>, C4<0>;
L_000001e1f677b540 .functor AND 1, L_000001e1f677b4d0, L_000001e1f69369e0, C4<1>, C4<1>;
L_000001e1f677b690 .functor NOT 1, L_000001e1f6935a40, C4<0>, C4<0>, C4<0>;
L_000001e1f677b700 .functor AND 1, L_000001e1f677b690, L_000001e1f6935fe0, C4<1>, C4<1>;
L_000001e1f677b7e0 .functor OR 1, L_000001e1f677b540, L_000001e1f677b700, C4<0>, C4<0>;
L_000001e1f677b850 .functor AND 1, L_000001e1f69369e0, L_000001e1f6935fe0, C4<1>, C4<1>;
L_000001e1f677cd50 .functor OR 1, L_000001e1f677b7e0, L_000001e1f677b850, C4<0>, C4<0>;
L_000001e1f69f47a0 .functor XOR 1, L_000001e1f6935a40, L_000001e1f69369e0, C4<0>, C4<0>;
L_000001e1f69f4030 .functor XOR 1, L_000001e1f69f47a0, L_000001e1f6935fe0, C4<0>, C4<0>;
v000001e1f68a16c0_0 .net "Debe", 0 0, L_000001e1f677cd50;  1 drivers
v000001e1f68a0b80_0 .net "Din", 0 0, L_000001e1f6935fe0;  1 drivers
v000001e1f689fa00_0 .net "Dout", 0 0, L_000001e1f69f4030;  1 drivers
v000001e1f68a07c0_0 .net "Ri", 0 0, L_000001e1f69369e0;  1 drivers
v000001e1f68a1a80_0 .net "Si", 0 0, L_000001e1f6935a40;  1 drivers
v000001e1f68a0fe0_0 .net *"_ivl_0", 0 0, L_000001e1f677b4d0;  1 drivers
v000001e1f68a1ee0_0 .net *"_ivl_10", 0 0, L_000001e1f677b850;  1 drivers
v000001e1f68a1f80_0 .net *"_ivl_14", 0 0, L_000001e1f69f47a0;  1 drivers
v000001e1f68a0ae0_0 .net *"_ivl_2", 0 0, L_000001e1f677b540;  1 drivers
v000001e1f68a1760_0 .net *"_ivl_4", 0 0, L_000001e1f677b690;  1 drivers
v000001e1f68a18a0_0 .net *"_ivl_6", 0 0, L_000001e1f677b700;  1 drivers
v000001e1f689fd20_0 .net *"_ivl_8", 0 0, L_000001e1f677b7e0;  1 drivers
S_000001e1f68be650 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001e1f688ab10;
 .timescale -9 -12;
P_000001e1f6744520 .param/l "i" 0 5 28, +C4<01>;
S_000001e1f68bd520 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f68be650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f69f50d0 .functor NOT 1, L_000001e1f6935cc0, C4<0>, C4<0>, C4<0>;
L_000001e1f69f55a0 .functor AND 1, L_000001e1f69f50d0, L_000001e1f6936440, C4<1>, C4<1>;
L_000001e1f69f4730 .functor NOT 1, L_000001e1f6935cc0, C4<0>, C4<0>, C4<0>;
L_000001e1f69f4ff0 .functor AND 1, L_000001e1f69f4730, L_000001e1f6936080, C4<1>, C4<1>;
L_000001e1f69f4e30 .functor OR 1, L_000001e1f69f55a0, L_000001e1f69f4ff0, C4<0>, C4<0>;
L_000001e1f69f4a40 .functor AND 1, L_000001e1f6936440, L_000001e1f6936080, C4<1>, C4<1>;
L_000001e1f69f4dc0 .functor OR 1, L_000001e1f69f4e30, L_000001e1f69f4a40, C4<0>, C4<0>;
L_000001e1f69f4ab0 .functor XOR 1, L_000001e1f6935cc0, L_000001e1f6936440, C4<0>, C4<0>;
L_000001e1f69f4c70 .functor XOR 1, L_000001e1f69f4ab0, L_000001e1f6936080, C4<0>, C4<0>;
v000001e1f68a02c0_0 .net "Debe", 0 0, L_000001e1f69f4dc0;  1 drivers
v000001e1f68a0360_0 .net "Din", 0 0, L_000001e1f6936080;  1 drivers
v000001e1f68a0680_0 .net "Dout", 0 0, L_000001e1f69f4c70;  1 drivers
v000001e1f68a1940_0 .net "Ri", 0 0, L_000001e1f6936440;  1 drivers
v000001e1f68a19e0_0 .net "Si", 0 0, L_000001e1f6935cc0;  1 drivers
v000001e1f68a1080_0 .net *"_ivl_0", 0 0, L_000001e1f69f50d0;  1 drivers
v000001e1f68a0d60_0 .net *"_ivl_10", 0 0, L_000001e1f69f4a40;  1 drivers
v000001e1f689fe60_0 .net *"_ivl_14", 0 0, L_000001e1f69f4ab0;  1 drivers
v000001e1f68a1b20_0 .net *"_ivl_2", 0 0, L_000001e1f69f55a0;  1 drivers
v000001e1f68a0540_0 .net *"_ivl_4", 0 0, L_000001e1f69f4730;  1 drivers
v000001e1f68a1440_0 .net *"_ivl_6", 0 0, L_000001e1f69f4ff0;  1 drivers
v000001e1f68a1800_0 .net *"_ivl_8", 0 0, L_000001e1f69f4e30;  1 drivers
S_000001e1f68bec90 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001e1f688ab10;
 .timescale -9 -12;
P_000001e1f6744ba0 .param/l "i" 0 5 28, +C4<010>;
S_000001e1f68be4c0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f68bec90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f69f4ea0 .functor NOT 1, L_000001e1f6936bc0, C4<0>, C4<0>, C4<0>;
L_000001e1f69f5840 .functor AND 1, L_000001e1f69f4ea0, L_000001e1f6937020, C4<1>, C4<1>;
L_000001e1f69f3f50 .functor NOT 1, L_000001e1f6936bc0, C4<0>, C4<0>, C4<0>;
L_000001e1f69f4f10 .functor AND 1, L_000001e1f69f3f50, L_000001e1f69361c0, C4<1>, C4<1>;
L_000001e1f69f5370 .functor OR 1, L_000001e1f69f5840, L_000001e1f69f4f10, C4<0>, C4<0>;
L_000001e1f69f5060 .functor AND 1, L_000001e1f6937020, L_000001e1f69361c0, C4<1>, C4<1>;
L_000001e1f69f46c0 .functor OR 1, L_000001e1f69f5370, L_000001e1f69f5060, C4<0>, C4<0>;
L_000001e1f69f42d0 .functor XOR 1, L_000001e1f6936bc0, L_000001e1f6937020, C4<0>, C4<0>;
L_000001e1f69f43b0 .functor XOR 1, L_000001e1f69f42d0, L_000001e1f69361c0, C4<0>, C4<0>;
v000001e1f68a1bc0_0 .net "Debe", 0 0, L_000001e1f69f46c0;  1 drivers
v000001e1f68a14e0_0 .net "Din", 0 0, L_000001e1f69361c0;  1 drivers
v000001e1f68a1580_0 .net "Dout", 0 0, L_000001e1f69f43b0;  1 drivers
v000001e1f68a0900_0 .net "Ri", 0 0, L_000001e1f6937020;  1 drivers
v000001e1f68a0c20_0 .net "Si", 0 0, L_000001e1f6936bc0;  1 drivers
v000001e1f68a0cc0_0 .net *"_ivl_0", 0 0, L_000001e1f69f4ea0;  1 drivers
v000001e1f68a1120_0 .net *"_ivl_10", 0 0, L_000001e1f69f5060;  1 drivers
v000001e1f689ff00_0 .net *"_ivl_14", 0 0, L_000001e1f69f42d0;  1 drivers
v000001e1f68a2020_0 .net *"_ivl_2", 0 0, L_000001e1f69f5840;  1 drivers
v000001e1f68a1c60_0 .net *"_ivl_4", 0 0, L_000001e1f69f3f50;  1 drivers
v000001e1f68a11c0_0 .net *"_ivl_6", 0 0, L_000001e1f69f4f10;  1 drivers
v000001e1f68a1d00_0 .net *"_ivl_8", 0 0, L_000001e1f69f5370;  1 drivers
S_000001e1f68bde80 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001e1f688ab10;
 .timescale -9 -12;
P_000001e1f67446a0 .param/l "i" 0 5 28, +C4<011>;
S_000001e1f68bd6b0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f68bde80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f69f4500 .functor NOT 1, L_000001e1f6934960, C4<0>, C4<0>, C4<0>;
L_000001e1f69f5140 .functor AND 1, L_000001e1f69f4500, L_000001e1f6934fa0, C4<1>, C4<1>;
L_000001e1f69f4f80 .functor NOT 1, L_000001e1f6934960, C4<0>, C4<0>, C4<0>;
L_000001e1f69f51b0 .functor AND 1, L_000001e1f69f4f80, L_000001e1f6934a00, C4<1>, C4<1>;
L_000001e1f69f45e0 .functor OR 1, L_000001e1f69f5140, L_000001e1f69f51b0, C4<0>, C4<0>;
L_000001e1f69f5220 .functor AND 1, L_000001e1f6934fa0, L_000001e1f6934a00, C4<1>, C4<1>;
L_000001e1f69f53e0 .functor OR 1, L_000001e1f69f45e0, L_000001e1f69f5220, C4<0>, C4<0>;
L_000001e1f69f5610 .functor XOR 1, L_000001e1f6934960, L_000001e1f6934fa0, C4<0>, C4<0>;
L_000001e1f69f4c00 .functor XOR 1, L_000001e1f69f5610, L_000001e1f6934a00, C4<0>, C4<0>;
v000001e1f68a1e40_0 .net "Debe", 0 0, L_000001e1f69f53e0;  1 drivers
v000001e1f689faa0_0 .net "Din", 0 0, L_000001e1f6934a00;  1 drivers
v000001e1f689f8c0_0 .net "Dout", 0 0, L_000001e1f69f4c00;  1 drivers
v000001e1f689fbe0_0 .net "Ri", 0 0, L_000001e1f6934fa0;  1 drivers
v000001e1f689ffa0_0 .net "Si", 0 0, L_000001e1f6934960;  1 drivers
v000001e1f68a0040_0 .net *"_ivl_0", 0 0, L_000001e1f69f4500;  1 drivers
v000001e1f68a00e0_0 .net *"_ivl_10", 0 0, L_000001e1f69f5220;  1 drivers
v000001e1f68a0180_0 .net *"_ivl_14", 0 0, L_000001e1f69f5610;  1 drivers
v000001e1f68a0220_0 .net *"_ivl_2", 0 0, L_000001e1f69f5140;  1 drivers
v000001e1f68a34c0_0 .net *"_ivl_4", 0 0, L_000001e1f69f4f80;  1 drivers
v000001e1f68a2fc0_0 .net *"_ivl_6", 0 0, L_000001e1f69f51b0;  1 drivers
v000001e1f68a3600_0 .net *"_ivl_8", 0 0, L_000001e1f69f45e0;  1 drivers
S_000001e1f68bee20 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001e1f688ab10;
 .timescale -9 -12;
P_000001e1f67447a0 .param/l "i" 0 5 28, +C4<0100>;
S_000001e1f68bd200 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f68bee20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f69f5680 .functor NOT 1, L_000001e1f69364e0, C4<0>, C4<0>, C4<0>;
L_000001e1f69f56f0 .functor AND 1, L_000001e1f69f5680, L_000001e1f6935d60, C4<1>, C4<1>;
L_000001e1f69f5760 .functor NOT 1, L_000001e1f69364e0, C4<0>, C4<0>, C4<0>;
L_000001e1f69f4880 .functor AND 1, L_000001e1f69f5760, L_000001e1f6934be0, C4<1>, C4<1>;
L_000001e1f69f5300 .functor OR 1, L_000001e1f69f56f0, L_000001e1f69f4880, C4<0>, C4<0>;
L_000001e1f69f57d0 .functor AND 1, L_000001e1f6935d60, L_000001e1f6934be0, C4<1>, C4<1>;
L_000001e1f69f4810 .functor OR 1, L_000001e1f69f5300, L_000001e1f69f57d0, C4<0>, C4<0>;
L_000001e1f69f4110 .functor XOR 1, L_000001e1f69364e0, L_000001e1f6935d60, C4<0>, C4<0>;
L_000001e1f69f5450 .functor XOR 1, L_000001e1f69f4110, L_000001e1f6934be0, C4<0>, C4<0>;
v000001e1f68a4460_0 .net "Debe", 0 0, L_000001e1f69f4810;  1 drivers
v000001e1f68a2700_0 .net "Din", 0 0, L_000001e1f6934be0;  1 drivers
v000001e1f68a4320_0 .net "Dout", 0 0, L_000001e1f69f5450;  1 drivers
v000001e1f68a3ce0_0 .net "Ri", 0 0, L_000001e1f6935d60;  1 drivers
v000001e1f68a3920_0 .net "Si", 0 0, L_000001e1f69364e0;  1 drivers
v000001e1f68a3060_0 .net *"_ivl_0", 0 0, L_000001e1f69f5680;  1 drivers
v000001e1f68a2a20_0 .net *"_ivl_10", 0 0, L_000001e1f69f57d0;  1 drivers
v000001e1f68a31a0_0 .net *"_ivl_14", 0 0, L_000001e1f69f4110;  1 drivers
v000001e1f68a2ac0_0 .net *"_ivl_2", 0 0, L_000001e1f69f56f0;  1 drivers
v000001e1f68a4640_0 .net *"_ivl_4", 0 0, L_000001e1f69f5760;  1 drivers
v000001e1f68a3740_0 .net *"_ivl_6", 0 0, L_000001e1f69f4880;  1 drivers
v000001e1f68a3240_0 .net *"_ivl_8", 0 0, L_000001e1f69f5300;  1 drivers
S_000001e1f68beb00 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_000001e1f688ab10;
 .timescale -9 -12;
P_000001e1f6744ce0 .param/l "i" 0 5 28, +C4<0101>;
S_000001e1f68be010 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f68beb00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f69f3cb0 .functor NOT 1, L_000001e1f6934dc0, C4<0>, C4<0>, C4<0>;
L_000001e1f69f48f0 .functor AND 1, L_000001e1f69f3cb0, L_000001e1f6934aa0, C4<1>, C4<1>;
L_000001e1f69f4960 .functor NOT 1, L_000001e1f6934dc0, C4<0>, C4<0>, C4<0>;
L_000001e1f69f3d20 .functor AND 1, L_000001e1f69f4960, L_000001e1f6935220, C4<1>, C4<1>;
L_000001e1f69f4180 .functor OR 1, L_000001e1f69f48f0, L_000001e1f69f3d20, C4<0>, C4<0>;
L_000001e1f69f40a0 .functor AND 1, L_000001e1f6934aa0, L_000001e1f6935220, C4<1>, C4<1>;
L_000001e1f69f41f0 .functor OR 1, L_000001e1f69f4180, L_000001e1f69f40a0, C4<0>, C4<0>;
L_000001e1f69f54c0 .functor XOR 1, L_000001e1f6934dc0, L_000001e1f6934aa0, C4<0>, C4<0>;
L_000001e1f69f5290 .functor XOR 1, L_000001e1f69f54c0, L_000001e1f6935220, C4<0>, C4<0>;
v000001e1f68a3ba0_0 .net "Debe", 0 0, L_000001e1f69f41f0;  1 drivers
v000001e1f68a2480_0 .net "Din", 0 0, L_000001e1f6935220;  1 drivers
v000001e1f68a4500_0 .net "Dout", 0 0, L_000001e1f69f5290;  1 drivers
v000001e1f68a2b60_0 .net "Ri", 0 0, L_000001e1f6934aa0;  1 drivers
v000001e1f68a2340_0 .net "Si", 0 0, L_000001e1f6934dc0;  1 drivers
v000001e1f68a20c0_0 .net *"_ivl_0", 0 0, L_000001e1f69f3cb0;  1 drivers
v000001e1f68a45a0_0 .net *"_ivl_10", 0 0, L_000001e1f69f40a0;  1 drivers
v000001e1f68a27a0_0 .net *"_ivl_14", 0 0, L_000001e1f69f54c0;  1 drivers
v000001e1f68a2520_0 .net *"_ivl_2", 0 0, L_000001e1f69f48f0;  1 drivers
v000001e1f68a46e0_0 .net *"_ivl_4", 0 0, L_000001e1f69f4960;  1 drivers
v000001e1f68a4780_0 .net *"_ivl_6", 0 0, L_000001e1f69f3d20;  1 drivers
v000001e1f68a32e0_0 .net *"_ivl_8", 0 0, L_000001e1f69f4180;  1 drivers
S_000001e1f68be7e0 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_000001e1f688ab10;
 .timescale -9 -12;
P_000001e1f6744e60 .param/l "i" 0 5 28, +C4<0110>;
S_000001e1f68be1a0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f68be7e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f69f4b20 .functor NOT 1, L_000001e1f6934e60, C4<0>, C4<0>, C4<0>;
L_000001e1f69f4b90 .functor AND 1, L_000001e1f69f4b20, L_000001e1f69350e0, C4<1>, C4<1>;
L_000001e1f69f5530 .functor NOT 1, L_000001e1f6934e60, C4<0>, C4<0>, C4<0>;
L_000001e1f69f4650 .functor AND 1, L_000001e1f69f5530, L_000001e1f6935040, C4<1>, C4<1>;
L_000001e1f69f4260 .functor OR 1, L_000001e1f69f4b90, L_000001e1f69f4650, C4<0>, C4<0>;
L_000001e1f69f3d90 .functor AND 1, L_000001e1f69350e0, L_000001e1f6935040, C4<1>, C4<1>;
L_000001e1f69f3e00 .functor OR 1, L_000001e1f69f4260, L_000001e1f69f3d90, C4<0>, C4<0>;
L_000001e1f69f4ce0 .functor XOR 1, L_000001e1f6934e60, L_000001e1f69350e0, C4<0>, C4<0>;
L_000001e1f69f3e70 .functor XOR 1, L_000001e1f69f4ce0, L_000001e1f6935040, C4<0>, C4<0>;
v000001e1f68a36a0_0 .net "Debe", 0 0, L_000001e1f69f3e00;  1 drivers
v000001e1f68a3b00_0 .net "Din", 0 0, L_000001e1f6935040;  1 drivers
v000001e1f68a2840_0 .net "Dout", 0 0, L_000001e1f69f3e70;  1 drivers
v000001e1f68a23e0_0 .net "Ri", 0 0, L_000001e1f69350e0;  1 drivers
v000001e1f68a2c00_0 .net "Si", 0 0, L_000001e1f6934e60;  1 drivers
v000001e1f68a2ca0_0 .net *"_ivl_0", 0 0, L_000001e1f69f4b20;  1 drivers
v000001e1f68a2e80_0 .net *"_ivl_10", 0 0, L_000001e1f69f3d90;  1 drivers
v000001e1f68a4140_0 .net *"_ivl_14", 0 0, L_000001e1f69f4ce0;  1 drivers
v000001e1f68a3420_0 .net *"_ivl_2", 0 0, L_000001e1f69f4b90;  1 drivers
v000001e1f68a3880_0 .net *"_ivl_4", 0 0, L_000001e1f69f5530;  1 drivers
v000001e1f68a3e20_0 .net *"_ivl_6", 0 0, L_000001e1f69f4650;  1 drivers
v000001e1f68a28e0_0 .net *"_ivl_8", 0 0, L_000001e1f69f4260;  1 drivers
S_000001e1f68bdcf0 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_000001e1f688ab10;
 .timescale -9 -12;
P_000001e1f6744ee0 .param/l "i" 0 5 28, +C4<0111>;
S_000001e1f68bd9d0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f68bdcf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f69f4340 .functor NOT 1, L_000001e1f6935180, C4<0>, C4<0>, C4<0>;
L_000001e1f69f49d0 .functor AND 1, L_000001e1f69f4340, L_000001e1f6935360, C4<1>, C4<1>;
L_000001e1f69f4420 .functor NOT 1, L_000001e1f6935180, C4<0>, C4<0>, C4<0>;
L_000001e1f69f3ee0 .functor AND 1, L_000001e1f69f4420, L_000001e1f6935400, C4<1>, C4<1>;
L_000001e1f69f3fc0 .functor OR 1, L_000001e1f69f49d0, L_000001e1f69f3ee0, C4<0>, C4<0>;
L_000001e1f69f4d50 .functor AND 1, L_000001e1f6935360, L_000001e1f6935400, C4<1>, C4<1>;
L_000001e1f69f4490 .functor OR 1, L_000001e1f69f3fc0, L_000001e1f69f4d50, C4<0>, C4<0>;
L_000001e1f69f4570 .functor XOR 1, L_000001e1f6935180, L_000001e1f6935360, C4<0>, C4<0>;
L_000001e1f69f62c0 .functor XOR 1, L_000001e1f69f4570, L_000001e1f6935400, C4<0>, C4<0>;
v000001e1f68a3380_0 .net "Debe", 0 0, L_000001e1f69f4490;  1 drivers
v000001e1f68a39c0_0 .net "Din", 0 0, L_000001e1f6935400;  1 drivers
v000001e1f68a2de0_0 .net "Dout", 0 0, L_000001e1f69f62c0;  1 drivers
v000001e1f68a40a0_0 .net "Ri", 0 0, L_000001e1f6935360;  1 drivers
v000001e1f68a3a60_0 .net "Si", 0 0, L_000001e1f6935180;  1 drivers
v000001e1f68a3c40_0 .net *"_ivl_0", 0 0, L_000001e1f69f4340;  1 drivers
v000001e1f68a2660_0 .net *"_ivl_10", 0 0, L_000001e1f69f4d50;  1 drivers
v000001e1f68a3d80_0 .net *"_ivl_14", 0 0, L_000001e1f69f4570;  1 drivers
v000001e1f68a2d40_0 .net *"_ivl_2", 0 0, L_000001e1f69f49d0;  1 drivers
v000001e1f68a3ec0_0 .net *"_ivl_4", 0 0, L_000001e1f69f4420;  1 drivers
v000001e1f68a4820_0 .net *"_ivl_6", 0 0, L_000001e1f69f3ee0;  1 drivers
v000001e1f68a3f60_0 .net *"_ivl_8", 0 0, L_000001e1f69f3fc0;  1 drivers
S_000001e1f68be970 .scope module, "U_DIV" "DivHP" 4 72, 7 70 0, S_000001e1f6803e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "S";
    .port_info 1 /INPUT 32 "R";
    .port_info 2 /OUTPUT 32 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inv_op";
    .port_info 6 /OUTPUT 1 "inexact";
P_000001e1f62e0460 .param/l "BS" 0 7 70, +C4<00000000000000000000000000011111>;
P_000001e1f62e0498 .param/l "EBS" 0 7 70, +C4<00000000000000000000000000000111>;
P_000001e1f62e04d0 .param/l "MBS" 0 7 70, +C4<00000000000000000000000000010110>;
L_000001e1f6a77c80 .functor XOR 1, L_000001e1f6a4d430, L_000001e1f6a4b950, C4<0>, C4<0>;
L_000001e1f6a788c0 .functor AND 1, L_000001e1f6a4b9f0, L_000001e1f6a4c030, C4<1>, C4<1>;
L_000001e1f6a78cb0 .functor AND 1, L_000001e1f6a4bef0, L_000001e1f6a4ba90, C4<1>, C4<1>;
L_000001e1f6a773c0 .functor AND 1, L_000001e1f6a788c0, L_000001e1f6a4da70, C4<1>, C4<1>;
L_000001e1f6a774a0 .functor AND 1, L_000001e1f6a788c0, L_000001e1f6a4dd90, C4<1>, C4<1>;
L_000001e1f6a77740 .functor AND 1, L_000001e1f6a788c0, L_000001e1f6a4e6f0, C4<1>, C4<1>;
L_000001e1f6a799d0 .functor AND 1, L_000001e1f6a517b0, L_000001e1f6a518f0, C4<1>, C4<1>;
L_000001e1f6a7a220 .functor AND 1, L_000001e1f6a788c0, L_000001e1f6a51d50, C4<1>, C4<1>;
L_000001e1f699ce48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001e1f6a7a530 .functor OR 1, L_000001e1f699ce48, L_000001e1f6a799d0, C4<0>, C4<0>;
L_000001e1f6a7a680 .functor AND 1, L_000001e1f6a788c0, L_000001e1f6a503b0, C4<1>, C4<1>;
L_000001e1f6a79f80 .functor OR 1, L_000001e1f6a772e0, L_000001e1f6a50f90, C4<0>, C4<0>;
L_000001e1f6a796c0 .functor AND 1, L_000001e1f6a788c0, L_000001e1f6a513f0, C4<1>, C4<1>;
v000001e1f68ab9e0_0 .net "F", 31 0, L_000001e1f6a4e330;  alias, 1 drivers
v000001e1f68aba80_0 .net "R", 31 0, v000001e1f6932340_0;  alias, 1 drivers
v000001e1f68abc60_0 .net "S", 31 0, v000001e1f6933920_0;  alias, 1 drivers
v000001e1f68aa180_0 .net *"_ivl_100", 0 0, L_000001e1f6a77740;  1 drivers
L_000001e1f699cce0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68abb20_0 .net/2u *"_ivl_101", 22 0, L_000001e1f699cce0;  1 drivers
v000001e1f68abbc0_0 .net *"_ivl_103", 22 0, L_000001e1f6a4e830;  1 drivers
v000001e1f68a9b40_0 .net *"_ivl_105", 8 0, L_000001e1f6a51710;  1 drivers
L_000001e1f699cd28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f68a9e60_0 .net *"_ivl_108", 0 0, L_000001e1f699cd28;  1 drivers
v000001e1f68a9fa0_0 .net *"_ivl_109", 0 0, L_000001e1f6a517b0;  1 drivers
L_000001e1f699cd70 .functor BUFT 1, C4<011111111>, C4<0>, C4<0>, C4<0>;
v000001e1f68aa0e0_0 .net/2u *"_ivl_111", 8 0, L_000001e1f699cd70;  1 drivers
v000001e1f68ade20_0 .net *"_ivl_113", 0 0, L_000001e1f6a518f0;  1 drivers
v000001e1f68ae460_0 .net *"_ivl_117", 8 0, L_000001e1f6a50bd0;  1 drivers
L_000001e1f699cdb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f68ae500_0 .net *"_ivl_120", 0 0, L_000001e1f699cdb8;  1 drivers
v000001e1f68ac480_0 .net *"_ivl_124", 0 0, L_000001e1f6a51d50;  1 drivers
v000001e1f68ac700_0 .net *"_ivl_126", 0 0, L_000001e1f6a7a220;  1 drivers
L_000001e1f699ce00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f68ad240_0 .net/2u *"_ivl_127", 0 0, L_000001e1f699ce00;  1 drivers
v000001e1f68ad060_0 .net/2u *"_ivl_129", 0 0, L_000001e1f699ce48;  1 drivers
v000001e1f68ac340_0 .net *"_ivl_132", 0 0, L_000001e1f6a7a530;  1 drivers
v000001e1f68acca0_0 .net *"_ivl_136", 0 0, L_000001e1f6a503b0;  1 drivers
v000001e1f68ad2e0_0 .net *"_ivl_138", 0 0, L_000001e1f6a7a680;  1 drivers
L_000001e1f699ce90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f68ad420_0 .net/2u *"_ivl_139", 0 0, L_000001e1f699ce90;  1 drivers
L_000001e1f699c4b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68ace80_0 .net/2u *"_ivl_14", 7 0, L_000001e1f699c4b8;  1 drivers
v000001e1f68ac3e0_0 .net *"_ivl_142", 0 0, L_000001e1f6a79f80;  1 drivers
v000001e1f68ac520_0 .net *"_ivl_146", 0 0, L_000001e1f6a513f0;  1 drivers
v000001e1f68adb00_0 .net *"_ivl_148", 0 0, L_000001e1f6a796c0;  1 drivers
L_000001e1f699ced8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f68ad380_0 .net/2u *"_ivl_149", 0 0, L_000001e1f699ced8;  1 drivers
v000001e1f68ac980_0 .net *"_ivl_16", 0 0, L_000001e1f6a4b9f0;  1 drivers
L_000001e1f699c500 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68adec0_0 .net/2u *"_ivl_18", 22 0, L_000001e1f699c500;  1 drivers
v000001e1f68ad880_0 .net *"_ivl_20", 0 0, L_000001e1f6a4c030;  1 drivers
L_000001e1f699c548 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68adba0_0 .net/2u *"_ivl_24", 7 0, L_000001e1f699c548;  1 drivers
v000001e1f68ac7a0_0 .net *"_ivl_26", 0 0, L_000001e1f6a4bef0;  1 drivers
L_000001e1f699c590 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68ae820_0 .net/2u *"_ivl_28", 22 0, L_000001e1f699c590;  1 drivers
v000001e1f68acac0_0 .net *"_ivl_30", 0 0, L_000001e1f6a4ba90;  1 drivers
v000001e1f68adf60_0 .net *"_ivl_36", 7 0, L_000001e1f6a4bd10;  1 drivers
v000001e1f68ad740_0 .net *"_ivl_40", 8 0, L_000001e1f6a4c490;  1 drivers
L_000001e1f699c620 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f68ad4c0_0 .net *"_ivl_43", 0 0, L_000001e1f699c620;  1 drivers
L_000001e1f699d160 .functor BUFT 1, C4<001111111>, C4<0>, C4<0>, C4<0>;
v000001e1f68ae140_0 .net *"_ivl_44", 8 0, L_000001e1f699d160;  1 drivers
v000001e1f68ad600_0 .net *"_ivl_50", 8 0, L_000001e1f6a4f230;  1 drivers
L_000001e1f699c668 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f68ad560_0 .net *"_ivl_53", 0 0, L_000001e1f699c668;  1 drivers
v000001e1f68ac5c0_0 .net *"_ivl_54", 8 0, L_000001e1f6a4dbb0;  1 drivers
L_000001e1f699c6b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f68ae1e0_0 .net *"_ivl_57", 0 0, L_000001e1f699c6b0;  1 drivers
v000001e1f68ad920_0 .net *"_ivl_58", 8 0, L_000001e1f6a4fb90;  1 drivers
L_000001e1f699d1a8 .functor BUFT 1, C4<001111111>, C4<0>, C4<0>, C4<0>;
v000001e1f68ae640_0 .net *"_ivl_60", 8 0, L_000001e1f699d1a8;  1 drivers
L_000001e1f699c6f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e1f68ae3c0_0 .net/2u *"_ivl_66", 0 0, L_000001e1f699c6f8;  1 drivers
L_000001e1f699c740 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e1f68ae000_0 .net/2u *"_ivl_70", 0 0, L_000001e1f699c740;  1 drivers
v000001e1f68ad7e0_0 .net *"_ivl_77", 0 0, L_000001e1f6a4da70;  1 drivers
v000001e1f68ad6a0_0 .net *"_ivl_79", 0 0, L_000001e1f6a773c0;  1 drivers
L_000001e1f699cc50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f68ae280_0 .net/2u *"_ivl_80", 0 0, L_000001e1f699cc50;  1 drivers
v000001e1f68ad9c0_0 .net *"_ivl_82", 0 0, L_000001e1f6a4db10;  1 drivers
v000001e1f68ad1a0_0 .net *"_ivl_87", 0 0, L_000001e1f6a4dd90;  1 drivers
v000001e1f68ada60_0 .net *"_ivl_89", 0 0, L_000001e1f6a774a0;  1 drivers
L_000001e1f699cc98 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68ae0a0_0 .net/2u *"_ivl_90", 7 0, L_000001e1f699cc98;  1 drivers
v000001e1f68ac8e0_0 .net *"_ivl_92", 7 0, L_000001e1f6a4e150;  1 drivers
v000001e1f68adc40_0 .net *"_ivl_98", 0 0, L_000001e1f6a4e6f0;  1 drivers
L_000001e1f699c5d8 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v000001e1f68acc00_0 .net "bias", 7 0, L_000001e1f699c5d8;  1 drivers
v000001e1f68adce0_0 .net "despues_la_borro", 8 0, L_000001e1f6a4ee70;  1 drivers
v000001e1f68ae320_0 .net "e1", 7 0, L_000001e1f6a4bc70;  1 drivers
v000001e1f68ae5a0_0 .net "e2", 7 0, L_000001e1f6a4c210;  1 drivers
v000001e1f68ae6e0_0 .net "evaluate_flags", 8 0, L_000001e1f6a4fcd0;  1 drivers
v000001e1f68ae780_0 .net "exp_final", 7 0, L_000001e1f6a4f5f0;  1 drivers
v000001e1f68add80_0 .net "exp_to_use", 7 0, L_000001e1f6a4bdb0;  1 drivers
v000001e1f68ac660_0 .net "inexact", 0 0, L_000001e1f6a50590;  alias, 1 drivers
v000001e1f68ac0c0_0 .net "inv_op", 0 0, L_000001e1f6a7a1b0;  alias, 1 drivers
v000001e1f68ac160_0 .net "is_zero_dividend", 0 0, L_000001e1f6a788c0;  1 drivers
v000001e1f68ac200_0 .net "is_zero_divisor", 0 0, L_000001e1f6a78cb0;  1 drivers
v000001e1f68ac2a0_0 .net "ix_core", 0 0, L_000001e1f6a78d90;  1 drivers
v000001e1f68ac840_0 .net "m1", 22 0, L_000001e1f6a4c170;  1 drivers
v000001e1f68aca20_0 .net "m2", 22 0, L_000001e1f6a4b810;  1 drivers
v000001e1f68acf20_0 .net "m_final", 22 0, L_000001e1f6a4f050;  1 drivers
v000001e1f68acb60_0 .net "over_op_handle", 0 0, L_000001e1f6a799d0;  1 drivers
v000001e1f68acd40_0 .net "overflow", 0 0, L_000001e1f6a51850;  alias, 1 drivers
v000001e1f68acde0_0 .net "param_m1", 23 0, L_000001e1f6a4fa50;  1 drivers
v000001e1f68acfc0_0 .net "param_m2", 23 0, L_000001e1f6a4e010;  1 drivers
v000001e1f68ad100_0 .net "s1", 0 0, L_000001e1f6a4d430;  1 drivers
v000001e1f68b0bc0_0 .net "s2", 0 0, L_000001e1f6a4b950;  1 drivers
v000001e1f68afcc0_0 .net "sign", 0 0, L_000001e1f6a77c80;  1 drivers
v000001e1f68af040_0 .net "uf_core", 0 0, L_000001e1f6a772e0;  1 drivers
v000001e1f68aff40_0 .net "under_op_handle", 0 0, L_000001e1f6a50f90;  1 drivers
v000001e1f68afa40_0 .net "underflow", 0 0, L_000001e1f6a51990;  alias, 1 drivers
L_000001e1f6a4c170 .part v000001e1f6933920_0, 0, 23;
L_000001e1f6a4b810 .part v000001e1f6932340_0, 0, 23;
L_000001e1f6a4bc70 .part v000001e1f6933920_0, 23, 8;
L_000001e1f6a4c210 .part v000001e1f6932340_0, 23, 8;
L_000001e1f6a4d430 .part v000001e1f6933920_0, 31, 1;
L_000001e1f6a4b950 .part v000001e1f6932340_0, 31, 1;
L_000001e1f6a4b9f0 .cmp/eq 8, L_000001e1f6a4bc70, L_000001e1f699c4b8;
L_000001e1f6a4c030 .cmp/eq 23, L_000001e1f6a4c170, L_000001e1f699c500;
L_000001e1f6a4bef0 .cmp/eq 8, L_000001e1f6a4c210, L_000001e1f699c548;
L_000001e1f6a4ba90 .cmp/eq 23, L_000001e1f6a4b810, L_000001e1f699c590;
L_000001e1f6a4bd10 .arith/sub 8, L_000001e1f6a4bc70, L_000001e1f6a4c210;
L_000001e1f6a4bdb0 .arith/sum 8, L_000001e1f6a4bd10, L_000001e1f699c5d8;
L_000001e1f6a4c490 .concat [ 8 1 0 0], L_000001e1f6a4bc70, L_000001e1f699c620;
L_000001e1f6a4fcd0 .arith/sum 9, L_000001e1f6a4c490, L_000001e1f699d160;
L_000001e1f6a4f230 .concat [ 8 1 0 0], L_000001e1f6a4bc70, L_000001e1f699c668;
L_000001e1f6a4dbb0 .concat [ 8 1 0 0], L_000001e1f6a4c210, L_000001e1f699c6b0;
L_000001e1f6a4fb90 .arith/sub 9, L_000001e1f6a4f230, L_000001e1f6a4dbb0;
L_000001e1f6a4ee70 .arith/sum 9, L_000001e1f6a4fb90, L_000001e1f699d1a8;
L_000001e1f6a4fa50 .concat [ 23 1 0 0], L_000001e1f6a4c170, L_000001e1f699c6f8;
L_000001e1f6a4e010 .concat [ 23 1 0 0], L_000001e1f6a4b810, L_000001e1f699c740;
L_000001e1f6a4da70 .reduce/nor L_000001e1f6a78cb0;
L_000001e1f6a4db10 .functor MUXZ 1, L_000001e1f6a77c80, L_000001e1f699cc50, L_000001e1f6a773c0, C4<>;
L_000001e1f6a4dd90 .reduce/nor L_000001e1f6a78cb0;
L_000001e1f6a4e150 .functor MUXZ 8, L_000001e1f6a4f5f0, L_000001e1f699cc98, L_000001e1f6a774a0, C4<>;
L_000001e1f6a4e330 .concat8 [ 23 8 1 0], L_000001e1f6a4e830, L_000001e1f6a4e150, L_000001e1f6a4db10;
L_000001e1f6a4e6f0 .reduce/nor L_000001e1f6a78cb0;
L_000001e1f6a4e830 .functor MUXZ 23, L_000001e1f6a4f050, L_000001e1f699cce0, L_000001e1f6a77740, C4<>;
L_000001e1f6a51710 .concat [ 8 1 0 0], L_000001e1f6a4c210, L_000001e1f699cd28;
L_000001e1f6a517b0 .cmp/ge 9, L_000001e1f6a4fcd0, L_000001e1f6a51710;
L_000001e1f6a518f0 .cmp/ge 9, L_000001e1f6a4ee70, L_000001e1f699cd70;
L_000001e1f6a50bd0 .concat [ 8 1 0 0], L_000001e1f6a4c210, L_000001e1f699cdb8;
L_000001e1f6a50f90 .cmp/gt 9, L_000001e1f6a50bd0, L_000001e1f6a4fcd0;
L_000001e1f6a51d50 .reduce/nor L_000001e1f6a78cb0;
L_000001e1f6a51850 .functor MUXZ 1, L_000001e1f6a7a530, L_000001e1f699ce00, L_000001e1f6a7a220, C4<>;
L_000001e1f6a503b0 .reduce/nor L_000001e1f6a78cb0;
L_000001e1f6a51990 .functor MUXZ 1, L_000001e1f6a79f80, L_000001e1f699ce90, L_000001e1f6a7a680, C4<>;
L_000001e1f6a513f0 .reduce/nor L_000001e1f6a78cb0;
L_000001e1f6a50590 .functor MUXZ 1, L_000001e1f6a78d90, L_000001e1f699ced8, L_000001e1f6a796c0, C4<>;
S_000001e1f68bd070 .scope module, "div" "Division" 7 108, 7 3 0, S_000001e1f68be970;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "Sm";
    .port_info 1 /INPUT 24 "Rm";
    .port_info 2 /INPUT 8 "ExpIn";
    .port_info 3 /OUTPUT 23 "Fm";
    .port_info 4 /OUTPUT 8 "ExpOut";
    .port_info 5 /OUTPUT 1 "underflow";
    .port_info 6 /OUTPUT 1 "inexact";
P_000001e1f62c44a0 .param/l "BS" 0 7 3, +C4<00000000000000000000000000011111>;
P_000001e1f62c44d8 .param/l "EBS" 0 7 3, +C4<00000000000000000000000000000111>;
P_000001e1f62c4510 .param/l "FSIZE" 0 7 12, +C4<000000000000000000000000000011011>;
P_000001e1f62c4548 .param/l "MBS" 0 7 3, +C4<00000000000000000000000000010110>;
L_000001e1f6a77270 .functor AND 1, L_000001e1f6a4edd0, L_000001e1f6a4e1f0, C4<1>, C4<1>;
L_000001e1f6a78a10 .functor AND 1, L_000001e1f6a4e290, L_000001e1f6a4fff0, C4<1>, C4<1>;
L_000001e1f6a77900 .functor AND 30, L_000001e1f6a4ec90, L_000001e1f6a4e650, C4<111111111111111111111111111111>, C4<111111111111111111111111111111>;
L_000001e1f6a77430 .functor OR 1, L_000001e1f6a4dcf0, L_000001e1f6a4ed30, C4<0>, C4<0>;
L_000001e1f6a78af0 .functor OR 1, L_000001e1f6a77430, L_000001e1f6a4ea10, C4<0>, C4<0>;
L_000001e1f6a78b60 .functor OR 1, L_000001e1f6a78af0, L_000001e1f6a50090, C4<0>, C4<0>;
L_000001e1f6a78d90 .functor OR 1, L_000001e1f6a78b60, L_000001e1f6a4f690, C4<0>, C4<0>;
L_000001e1f6a772e0 .functor AND 1, L_000001e1f6a4ebf0, L_000001e1f6a78d90, C4<1>, C4<1>;
v000001e1f68a7a20_0 .net "Debe", 0 0, L_000001e1f6a4f0f0;  1 drivers
v000001e1f68a81a0_0 .net "ExpIn", 7 0, L_000001e1f6a4bdb0;  alias, 1 drivers
v000001e1f68a8380_0 .net "ExpOut", 7 0, L_000001e1f6a4f5f0;  alias, 1 drivers
v000001e1f68a9000_0 .net "ExpOut_temp", 7 0, L_000001e1f6a4e510;  1 drivers
v000001e1f68a9460_0 .net "Faux", 29 0, L_000001e1f6a4ec90;  1 drivers
v000001e1f68a9140_0 .net "Fm", 22 0, L_000001e1f6a4f050;  alias, 1 drivers
v000001e1f68a96e0_0 .net "Fm_out", 27 0, L_000001e1f6a4f550;  1 drivers
v000001e1f68a9780_0 .net "Result", 37 0, L_000001e1f6a4feb0;  1 drivers
v000001e1f68a8060_0 .net "Rm", 23 0, L_000001e1f6a4e010;  alias, 1 drivers
v000001e1f68a9820_0 .net "ShiftCondition", 0 0, L_000001e1f6a77270;  1 drivers
v000001e1f68a77a0_0 .net "Sm", 23 0, L_000001e1f6a4fa50;  alias, 1 drivers
L_000001e1f699c788 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68a72a0_0 .net/2u *"_ivl_0", 27 0, L_000001e1f699c788;  1 drivers
v000001e1f68a8ba0_0 .net *"_ivl_100", 0 0, L_000001e1f6a77430;  1 drivers
v000001e1f68a8a60_0 .net *"_ivl_102", 0 0, L_000001e1f6a78af0;  1 drivers
v000001e1f68a8420_0 .net *"_ivl_104", 0 0, L_000001e1f6a78b60;  1 drivers
L_000001e1f699cc08 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68a7340_0 .net/2u *"_ivl_108", 7 0, L_000001e1f699cc08;  1 drivers
v000001e1f68a7980_0 .net *"_ivl_110", 0 0, L_000001e1f6a4ebf0;  1 drivers
v000001e1f68a7ac0_0 .net *"_ivl_17", 0 0, L_000001e1f6a4edd0;  1 drivers
v000001e1f68a7fc0_0 .net *"_ivl_19", 0 0, L_000001e1f6a4f9b0;  1 drivers
v000001e1f68a8600_0 .net *"_ivl_2", 51 0, L_000001e1f6a4f730;  1 drivers
v000001e1f68a86a0_0 .net *"_ivl_21", 0 0, L_000001e1f6a4e1f0;  1 drivers
v000001e1f68a7b60_0 .net *"_ivl_25", 7 0, L_000001e1f6a4ef10;  1 drivers
L_000001e1f699c818 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68a7ca0_0 .net/2u *"_ivl_26", 7 0, L_000001e1f699c818;  1 drivers
v000001e1f68a8740_0 .net *"_ivl_31", 27 0, L_000001e1f6a4efb0;  1 drivers
v000001e1f68a7d40_0 .net *"_ivl_33", 27 0, L_000001e1f6a4e790;  1 drivers
v000001e1f68a8c40_0 .net *"_ivl_34", 27 0, L_000001e1f6a4eb50;  1 drivers
L_000001e1f699c860 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001e1f68a87e0_0 .net/2u *"_ivl_38", 7 0, L_000001e1f699c860;  1 drivers
v000001e1f68ab300_0 .net *"_ivl_4", 51 0, L_000001e1f6a4f410;  1 drivers
v000001e1f68a9aa0_0 .net *"_ivl_40", 7 0, L_000001e1f6a4faf0;  1 drivers
v000001e1f68aa400_0 .net *"_ivl_42", 7 0, L_000001e1f6a4ded0;  1 drivers
L_000001e1f699c9c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68aae00_0 .net/2u *"_ivl_46", 27 0, L_000001e1f699c9c8;  1 drivers
v000001e1f68ab3a0_0 .net *"_ivl_48", 51 0, L_000001e1f6a4f7d0;  1 drivers
v000001e1f68a9f00_0 .net *"_ivl_50", 51 0, L_000001e1f6a4ff50;  1 drivers
L_000001e1f699ca10 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68a9be0_0 .net *"_ivl_53", 27 0, L_000001e1f699ca10;  1 drivers
v000001e1f68aaf40_0 .net *"_ivl_54", 51 0, L_000001e1f6a4fe10;  1 drivers
v000001e1f68aa220_0 .net *"_ivl_61", 0 0, L_000001e1f6a4e470;  1 drivers
L_000001e1f699ca58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f68aad60_0 .net/2u *"_ivl_62", 0 0, L_000001e1f699ca58;  1 drivers
L_000001e1f699caa0 .functor BUFT 1, C4<000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e1f68a98c0_0 .net/2s *"_ivl_66", 29 0, L_000001e1f699caa0;  1 drivers
v000001e1f68aaea0_0 .net *"_ivl_68", 29 0, L_000001e1f6a4e5b0;  1 drivers
L_000001e1f699c7d0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68aa900_0 .net *"_ivl_7", 27 0, L_000001e1f699c7d0;  1 drivers
L_000001e1f699cae8 .functor BUFT 1, C4<000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e1f68a9960_0 .net/2s *"_ivl_70", 29 0, L_000001e1f699cae8;  1 drivers
v000001e1f68aa5e0_0 .net *"_ivl_75", 0 0, L_000001e1f6a4e290;  1 drivers
v000001e1f68aa720_0 .net *"_ivl_76", 31 0, L_000001e1f6a4d930;  1 drivers
L_000001e1f699cb30 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68aaae0_0 .net *"_ivl_79", 23 0, L_000001e1f699cb30;  1 drivers
v000001e1f68ab080_0 .net *"_ivl_8", 51 0, L_000001e1f6a4e3d0;  1 drivers
L_000001e1f699cb78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68aa680_0 .net/2u *"_ivl_80", 31 0, L_000001e1f699cb78;  1 drivers
v000001e1f68ab8a0_0 .net *"_ivl_82", 0 0, L_000001e1f6a4fff0;  1 drivers
v000001e1f68ab260_0 .net *"_ivl_85", 0 0, L_000001e1f6a78a10;  1 drivers
v000001e1f68ab120_0 .net *"_ivl_86", 29 0, L_000001e1f6a77900;  1 drivers
v000001e1f68aa360_0 .net *"_ivl_89", 0 0, L_000001e1f6a4f870;  1 drivers
L_000001e1f699cbc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f68ab440_0 .net/2u *"_ivl_90", 0 0, L_000001e1f699cbc0;  1 drivers
v000001e1f68aa7c0_0 .net *"_ivl_97", 3 0, L_000001e1f6a4d9d0;  1 drivers
v000001e1f68a9a00_0 .net "guard_bit", 0 0, L_000001e1f6a4dcf0;  1 drivers
v000001e1f68aac20_0 .net "inexact", 0 0, L_000001e1f6a78d90;  alias, 1 drivers
v000001e1f68ab4e0_0 .net "lost_pre_bit", 0 0, L_000001e1f6a4ea10;  1 drivers
v000001e1f68aaa40_0 .net "lost_shift_bits", 0 0, L_000001e1f6a50090;  1 drivers
v000001e1f68a9dc0_0 .net "low_mask", 29 0, L_000001e1f6a4e650;  1 drivers
v000001e1f68abee0_0 .net "rem_nz", 0 0, L_000001e1f6a4f690;  1 drivers
v000001e1f68ab580_0 .net "remainder", 23 0, L_000001e1f6a4df70;  1 drivers
v000001e1f68aa040_0 .net "shifts", 7 0, L_000001e1f6a4f370;  1 drivers
v000001e1f68aafe0_0 .net "tail_bits_nz", 0 0, L_000001e1f6a4ed30;  1 drivers
v000001e1f68aa4a0_0 .net "underflow", 0 0, L_000001e1f6a772e0;  alias, 1 drivers
L_000001e1f6a4f730 .concat [ 28 24 0 0], L_000001e1f699c788, L_000001e1f6a4fa50;
L_000001e1f6a4f410 .concat [ 24 28 0 0], L_000001e1f6a4e010, L_000001e1f699c7d0;
L_000001e1f6a4e3d0 .arith/div 52, L_000001e1f6a4f730, L_000001e1f6a4f410;
L_000001e1f6a4feb0 .part L_000001e1f6a4e3d0, 0, 38;
L_000001e1f6a4ec90 .part L_000001e1f6a4feb0, 0, 30;
L_000001e1f6a4f0f0 .part L_000001e1f6a4ec90, 29, 1;
L_000001e1f6a4edd0 .reduce/nor L_000001e1f6a4f0f0;
L_000001e1f6a4f9b0 .part L_000001e1f6a4ec90, 28, 1;
L_000001e1f6a4e1f0 .reduce/nor L_000001e1f6a4f9b0;
L_000001e1f6a4ef10 .ufunc/vec4 TD_tb_alu_sum_32.DUT.U_DIV.div.first_one_div, 8, L_000001e1f6a4ec90 (v000001e1f68a90a0_0) S_000001e1f68bd390;
L_000001e1f6a4f370 .functor MUXZ 8, L_000001e1f699c818, L_000001e1f6a4ef10, L_000001e1f6a77270, C4<>;
L_000001e1f6a4efb0 .part L_000001e1f6a4ec90, 1, 28;
L_000001e1f6a4e790 .part L_000001e1f6a4ec90, 0, 28;
L_000001e1f6a4eb50 .shift/l 28, L_000001e1f6a4e790, L_000001e1f6a4f370;
L_000001e1f6a4f550 .functor MUXZ 28, L_000001e1f6a4eb50, L_000001e1f6a4efb0, L_000001e1f6a4f0f0, C4<>;
L_000001e1f6a4faf0 .arith/sum 8, L_000001e1f6a4bdb0, L_000001e1f699c860;
L_000001e1f6a4ded0 .arith/sum 8, L_000001e1f6a4bdb0, L_000001e1f6a4f370;
L_000001e1f6a4e510 .functor MUXZ 8, L_000001e1f6a4ded0, L_000001e1f6a4faf0, L_000001e1f6a4f0f0, C4<>;
L_000001e1f6a4f7d0 .concat [ 28 24 0 0], L_000001e1f699c9c8, L_000001e1f6a4fa50;
L_000001e1f6a4ff50 .concat [ 24 28 0 0], L_000001e1f6a4e010, L_000001e1f699ca10;
L_000001e1f6a4fe10 .arith/mod 52, L_000001e1f6a4f7d0, L_000001e1f6a4ff50;
L_000001e1f6a4df70 .part L_000001e1f6a4fe10, 0, 24;
L_000001e1f6a4f690 .reduce/or L_000001e1f6a4df70;
L_000001e1f6a4e470 .part L_000001e1f6a4ec90, 0, 1;
L_000001e1f6a4ea10 .functor MUXZ 1, L_000001e1f699ca58, L_000001e1f6a4e470, L_000001e1f6a4f0f0, C4<>;
L_000001e1f6a4e5b0 .shift/l 30, L_000001e1f699caa0, L_000001e1f6a4f370;
L_000001e1f6a4e650 .arith/sub 30, L_000001e1f6a4e5b0, L_000001e1f699cae8;
L_000001e1f6a4e290 .reduce/nor L_000001e1f6a4f0f0;
L_000001e1f6a4d930 .concat [ 8 24 0 0], L_000001e1f6a4f370, L_000001e1f699cb30;
L_000001e1f6a4fff0 .cmp/ne 32, L_000001e1f6a4d930, L_000001e1f699cb78;
L_000001e1f6a4f870 .reduce/or L_000001e1f6a77900;
L_000001e1f6a50090 .functor MUXZ 1, L_000001e1f699cbc0, L_000001e1f6a4f870, L_000001e1f6a78a10, C4<>;
L_000001e1f6a4dcf0 .part L_000001e1f6a4f550, 4, 1;
L_000001e1f6a4d9d0 .part L_000001e1f6a4f550, 0, 4;
L_000001e1f6a4ed30 .reduce/or L_000001e1f6a4d9d0;
L_000001e1f6a4ebf0 .cmp/eq 8, L_000001e1f6a4f5f0, L_000001e1f699cc08;
S_000001e1f68bd390 .scope function.vec4.s8, "first_one_div" "first_one_div" 7 14, 7 14 0, S_000001e1f68bd070;
 .timescale -9 -12;
v000001e1f68a90a0_0 .var "bits", 29 0;
; Variable first_one_div is vec4 return value of scope S_000001e1f68bd390
v000001e1f68a7660_0 .var "found", 0 0;
v000001e1f68a89c0_0 .var/i "idx", 31 0;
TD_tb_alu_sum_32.DUT.U_DIV.div.first_one_div ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f68a7660_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_div (store_vec4_to_lval)
    %pushi/vec4 27, 0, 32;
    %store/vec4 v000001e1f68a89c0_0, 0, 32;
T_1.4 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001e1f68a89c0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001e1f68a7660_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_1.5, 8;
    %load/vec4 v000001e1f68a90a0_0;
    %load/vec4 v000001e1f68a89c0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 28, 0, 33;
    %load/vec4 v000001e1f68a89c0_0;
    %pad/s 33;
    %sub;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_div (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f68a7660_0, 0, 1;
T_1.6 ;
    %load/vec4 v000001e1f68a89c0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001e1f68a89c0_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %end;
S_000001e1f68bd840 .scope module, "rounder" "RoundNearestEven" 7 46, 6 22 0, S_000001e1f68bd070;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_000001e1f62c4590 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_000001e1f62c45c8 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_000001e1f62c4600 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000011011>;
P_000001e1f62c4638 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_000001e1f6a78930 .functor NOT 1, L_000001e1f6a4e0b0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a78e00 .functor OR 1, L_000001e1f6a4fc30, L_000001e1f6a4f2d0, C4<0>, C4<0>;
L_000001e1f6a789a0 .functor AND 1, L_000001e1f6a4e970, L_000001e1f6a78e00, C4<1>, C4<1>;
v000001e1f68a7840_0 .net *"_ivl_11", 22 0, L_000001e1f6a4dc50;  1 drivers
v000001e1f68a8240_0 .net *"_ivl_12", 23 0, L_000001e1f6a4de30;  1 drivers
L_000001e1f699c8a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f68a73e0_0 .net *"_ivl_15", 0 0, L_000001e1f699c8a8;  1 drivers
v000001e1f68a82e0_0 .net *"_ivl_17", 0 0, L_000001e1f6a4f2d0;  1 drivers
v000001e1f68a8e20_0 .net *"_ivl_19", 0 0, L_000001e1f6a78e00;  1 drivers
v000001e1f68a9640_0 .net *"_ivl_21", 0 0, L_000001e1f6a789a0;  1 drivers
L_000001e1f699c8f0 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e1f68a9320_0 .net/2u *"_ivl_22", 23 0, L_000001e1f699c8f0;  1 drivers
L_000001e1f699c938 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68a8880_0 .net/2u *"_ivl_24", 23 0, L_000001e1f699c938;  1 drivers
v000001e1f68a84c0_0 .net *"_ivl_26", 23 0, L_000001e1f6a4fd70;  1 drivers
v000001e1f68a8f60_0 .net *"_ivl_3", 3 0, L_000001e1f6a4f190;  1 drivers
v000001e1f68a75c0_0 .net *"_ivl_33", 0 0, L_000001e1f6a4f4b0;  1 drivers
v000001e1f68a7160_0 .net *"_ivl_34", 7 0, L_000001e1f6a4f910;  1 drivers
L_000001e1f699c980 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68a9500_0 .net *"_ivl_37", 6 0, L_000001e1f699c980;  1 drivers
v000001e1f68a8ce0_0 .net *"_ivl_7", 0 0, L_000001e1f6a4e0b0;  1 drivers
v000001e1f68a78e0_0 .net "boolean", 0 0, L_000001e1f6a4fc30;  1 drivers
v000001e1f68a95a0_0 .net "exp", 7 0, L_000001e1f6a4e510;  alias, 1 drivers
v000001e1f68a7520_0 .net "exp_round", 7 0, L_000001e1f6a4f5f0;  alias, 1 drivers
v000001e1f68a7c00_0 .net "guard", 0 0, L_000001e1f6a4e970;  1 drivers
v000001e1f68a7e80_0 .net "is_even", 0 0, L_000001e1f6a78930;  1 drivers
v000001e1f68a7700_0 .net "ms", 27 0, L_000001e1f6a4f550;  alias, 1 drivers
v000001e1f68a93c0_0 .net "ms_round", 22 0, L_000001e1f6a4f050;  alias, 1 drivers
v000001e1f68a8d80_0 .net "temp", 23 0, L_000001e1f6a4eab0;  1 drivers
L_000001e1f6a4e970 .part L_000001e1f6a4f550, 4, 1;
L_000001e1f6a4f190 .part L_000001e1f6a4f550, 0, 4;
L_000001e1f6a4fc30 .reduce/or L_000001e1f6a4f190;
L_000001e1f6a4e0b0 .part L_000001e1f6a4f550, 5, 1;
L_000001e1f6a4dc50 .part L_000001e1f6a4f550, 5, 23;
L_000001e1f6a4de30 .concat [ 23 1 0 0], L_000001e1f6a4dc50, L_000001e1f699c8a8;
L_000001e1f6a4f2d0 .reduce/nor L_000001e1f6a78930;
L_000001e1f6a4fd70 .functor MUXZ 24, L_000001e1f699c938, L_000001e1f699c8f0, L_000001e1f6a789a0, C4<>;
L_000001e1f6a4eab0 .arith/sum 24, L_000001e1f6a4de30, L_000001e1f6a4fd70;
L_000001e1f6a4f050 .part L_000001e1f6a4eab0, 0, 23;
L_000001e1f6a4f4b0 .part L_000001e1f6a4eab0, 23, 1;
L_000001e1f6a4f910 .concat [ 1 7 0 0], L_000001e1f6a4f4b0, L_000001e1f699c980;
L_000001e1f6a4f5f0 .arith/sum 8, L_000001e1f6a4e510, L_000001e1f6a4f910;
S_000001e1f68bdb60 .scope module, "flag4" "is_invalid_op" 7 116, 8 34 0, S_000001e1f68be970;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "Exp1";
    .port_info 1 /INPUT 8 "Exp2";
    .port_info 2 /INPUT 23 "Man1";
    .port_info 3 /INPUT 23 "Man2";
    .port_info 4 /OUTPUT 1 "InvalidOp";
P_000001e1f62c4890 .param/l "BS" 0 8 34, +C4<00000000000000000000000000011111>;
P_000001e1f62c48c8 .param/l "EBS" 0 8 34, +C4<00000000000000000000000000000111>;
P_000001e1f62c4900 .param/l "MBS" 0 8 34, +C4<00000000000000000000000000010110>;
L_000001e1f6a777b0 .functor AND 1, L_000001e1f6a4e8d0, L_000001e1f6a50130, C4<1>, C4<1>;
L_000001e1f6a77820 .functor AND 1, L_000001e1f6a51530, L_000001e1f6a512b0, C4<1>, C4<1>;
L_000001e1f6a77970 .functor AND 1, L_000001e1f6a515d0, L_000001e1f6a50630, C4<1>, C4<1>;
L_000001e1f6a77a50 .functor AND 1, L_000001e1f6a51c10, L_000001e1f6a50e50, C4<1>, C4<1>;
L_000001e1f6a77ac0 .functor OR 1, L_000001e1f6a777b0, L_000001e1f6a77820, C4<0>, C4<0>;
L_000001e1f6a79ab0 .functor OR 1, L_000001e1f6a77ac0, L_000001e1f6a77970, C4<0>, C4<0>;
L_000001e1f6a7a1b0 .functor OR 1, L_000001e1f6a79ab0, L_000001e1f6a77a50, C4<0>, C4<0>;
v000001e1f68ab620_0 .net "Exp1", 7 0, L_000001e1f6a4bc70;  alias, 1 drivers
v000001e1f68abf80_0 .net "Exp2", 7 0, L_000001e1f6a4c210;  alias, 1 drivers
v000001e1f68ab1c0_0 .net "InvalidOp", 0 0, L_000001e1f6a7a1b0;  alias, 1 drivers
v000001e1f68abda0_0 .net "Man1", 22 0, L_000001e1f6a4c170;  alias, 1 drivers
v000001e1f68ab6c0_0 .net "Man2", 22 0, L_000001e1f6a4b810;  alias, 1 drivers
v000001e1f68ab760_0 .net *"_ivl_1", 0 0, L_000001e1f6a4e8d0;  1 drivers
v000001e1f68a9c80_0 .net *"_ivl_13", 0 0, L_000001e1f6a515d0;  1 drivers
v000001e1f68aab80_0 .net *"_ivl_15", 0 0, L_000001e1f6a50630;  1 drivers
v000001e1f68aa540_0 .net *"_ivl_19", 0 0, L_000001e1f6a51c10;  1 drivers
v000001e1f68a9d20_0 .net *"_ivl_21", 0 0, L_000001e1f6a50e50;  1 drivers
v000001e1f68ab800_0 .net *"_ivl_24", 0 0, L_000001e1f6a77ac0;  1 drivers
v000001e1f68aa9a0_0 .net *"_ivl_26", 0 0, L_000001e1f6a79ab0;  1 drivers
v000001e1f68abd00_0 .net *"_ivl_3", 0 0, L_000001e1f6a50130;  1 drivers
v000001e1f68aa860_0 .net *"_ivl_7", 0 0, L_000001e1f6a51530;  1 drivers
v000001e1f68aacc0_0 .net *"_ivl_9", 0 0, L_000001e1f6a512b0;  1 drivers
v000001e1f68ac020_0 .net "is_inf_Val1", 0 0, L_000001e1f6a777b0;  1 drivers
v000001e1f68ab940_0 .net "is_inf_Val2", 0 0, L_000001e1f6a77820;  1 drivers
v000001e1f68abe40_0 .net "is_invalid_Val1", 0 0, L_000001e1f6a77970;  1 drivers
v000001e1f68aa2c0_0 .net "is_invalid_Val2", 0 0, L_000001e1f6a77a50;  1 drivers
L_000001e1f6a4e8d0 .reduce/and L_000001e1f6a4bc70;
L_000001e1f6a50130 .reduce/nor L_000001e1f6a4c170;
L_000001e1f6a51530 .reduce/and L_000001e1f6a4c210;
L_000001e1f6a512b0 .reduce/nor L_000001e1f6a4b810;
L_000001e1f6a515d0 .reduce/and L_000001e1f6a4bc70;
L_000001e1f6a50630 .reduce/or L_000001e1f6a4c170;
L_000001e1f6a51c10 .reduce/and L_000001e1f6a4c210;
L_000001e1f6a50e50 .reduce/or L_000001e1f6a4b810;
S_000001e1f68d1ac0 .scope module, "U_MUL" "ProductHP" 4 66, 9 90 0, S_000001e1f6803e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "S";
    .port_info 1 /INPUT 32 "R";
    .port_info 2 /OUTPUT 32 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inv_op";
    .port_info 6 /OUTPUT 1 "inexact";
P_000001e1f627adc0 .param/l "BS" 0 9 90, +C4<00000000000000000000000000011111>;
P_000001e1f627adf8 .param/l "EBS" 0 9 90, +C4<00000000000000000000000000000111>;
P_000001e1f627ae30 .param/l "MBS" 0 9 90, +C4<00000000000000000000000000010110>;
L_000001e1f6a77890 .functor XOR 1, L_000001e1f6a4a5f0, L_000001e1f6a4ac30, C4<0>, C4<0>;
L_000001e1f6a783f0 .functor AND 1, L_000001e1f6a48f70, L_000001e1f6a4a050, C4<1>, C4<1>;
L_000001e1f6a785b0 .functor AND 1, L_000001e1f6a4aeb0, L_000001e1f6a4aff0, C4<1>, C4<1>;
L_000001e1f6a77d60 .functor OR 1, L_000001e1f6a783f0, L_000001e1f6a785b0, C4<0>, C4<0>;
L_000001e1f6a78850 .functor AND 1, L_000001e1f6a4c5d0, L_000001e1f6a4d110, C4<1>, C4<1>;
L_000001e1f6a78310 .functor OR 1, L_000001e1f6a78850, L_000001e1f6a4c850, C4<0>, C4<0>;
L_000001e1f6a78380 .functor OR 1, L_000001e1f6a78310, L_000001e1f6a782a0, C4<0>, C4<0>;
v000001e1f68b1340_0 .net "F", 31 0, L_000001e1f6a4d890;  alias, 1 drivers
v000001e1f68b17a0_0 .net "R", 31 0, v000001e1f6932340_0;  alias, 1 drivers
v000001e1f68b1f20_0 .net "S", 31 0, v000001e1f6933920_0;  alias, 1 drivers
L_000001e1f699c398 .functor BUFT 1, C4<011111111>, C4<0>, C4<0>, C4<0>;
v000001e1f68b18e0_0 .net/2u *"_ivl_101", 8 0, L_000001e1f699c398;  1 drivers
v000001e1f68b3500_0 .net *"_ivl_103", 0 0, L_000001e1f6a4d110;  1 drivers
L_000001e1f699d118 .functor BUFT 1, C4<001111111>, C4<0>, C4<0>, C4<0>;
v000001e1f68b3000_0 .net *"_ivl_107", 8 0, L_000001e1f699d118;  1 drivers
L_000001e1f699c3e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f68b2060_0 .net/2u *"_ivl_113", 0 0, L_000001e1f699c3e0;  1 drivers
v000001e1f68b3780_0 .net *"_ivl_115", 0 0, L_000001e1f6a78310;  1 drivers
v000001e1f68b21a0_0 .net *"_ivl_117", 0 0, L_000001e1f6a78380;  1 drivers
L_000001e1f699c428 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f68b2920_0 .net/2u *"_ivl_121", 0 0, L_000001e1f699c428;  1 drivers
L_000001e1f699c470 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f68b22e0_0 .net/2u *"_ivl_125", 0 0, L_000001e1f699c470;  1 drivers
L_000001e1f699bae0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68b30a0_0 .net/2u *"_ivl_14", 7 0, L_000001e1f699bae0;  1 drivers
v000001e1f68b59e0_0 .net *"_ivl_16", 0 0, L_000001e1f6a48f70;  1 drivers
L_000001e1f699bb28 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68b4a40_0 .net/2u *"_ivl_18", 22 0, L_000001e1f699bb28;  1 drivers
v000001e1f68b5b20_0 .net *"_ivl_20", 0 0, L_000001e1f6a4a050;  1 drivers
L_000001e1f699bb70 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68b5e40_0 .net/2u *"_ivl_24", 7 0, L_000001e1f699bb70;  1 drivers
v000001e1f68b5d00_0 .net *"_ivl_26", 0 0, L_000001e1f6a4aeb0;  1 drivers
L_000001e1f699bbb8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68b4860_0 .net/2u *"_ivl_28", 22 0, L_000001e1f699bbb8;  1 drivers
v000001e1f68b5760_0 .net *"_ivl_30", 0 0, L_000001e1f6a4aff0;  1 drivers
v000001e1f68b4cc0_0 .net *"_ivl_38", 7 0, L_000001e1f6a48e30;  1 drivers
v000001e1f68b5800_0 .net *"_ivl_42", 8 0, L_000001e1f6a49f10;  1 drivers
L_000001e1f699bc48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f68b4f40_0 .net *"_ivl_45", 0 0, L_000001e1f699bc48;  1 drivers
v000001e1f68b3dc0_0 .net *"_ivl_46", 8 0, L_000001e1f6a49150;  1 drivers
L_000001e1f699bc90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f68b54e0_0 .net *"_ivl_49", 0 0, L_000001e1f699bc90;  1 drivers
v000001e1f68b5620_0 .net *"_ivl_52", 8 0, L_000001e1f6a4a690;  1 drivers
L_000001e1f699bcd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f68b4b80_0 .net *"_ivl_55", 0 0, L_000001e1f699bcd8;  1 drivers
v000001e1f68b3960_0 .net *"_ivl_56", 8 0, L_000001e1f6a49470;  1 drivers
L_000001e1f699bd20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f68b4720_0 .net *"_ivl_59", 0 0, L_000001e1f699bd20;  1 drivers
v000001e1f68b4ae0_0 .net *"_ivl_60", 8 0, L_000001e1f6a495b0;  1 drivers
L_000001e1f699d040 .functor BUFT 1, C4<001111111>, C4<0>, C4<0>, C4<0>;
v000001e1f68b4900_0 .net *"_ivl_62", 8 0, L_000001e1f699d040;  1 drivers
L_000001e1f699bd68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e1f68b5940_0 .net/2u *"_ivl_68", 0 0, L_000001e1f699bd68;  1 drivers
L_000001e1f699bdb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e1f68b44a0_0 .net/2u *"_ivl_72", 0 0, L_000001e1f699bdb0;  1 drivers
L_000001e1f699c2c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f68b3f00_0 .net/2u *"_ivl_78", 0 0, L_000001e1f699c2c0;  1 drivers
v000001e1f68b58a0_0 .net *"_ivl_80", 0 0, L_000001e1f6a4cc10;  1 drivers
L_000001e1f699c308 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68b5a80_0 .net/2u *"_ivl_84", 7 0, L_000001e1f699c308;  1 drivers
v000001e1f68b3d20_0 .net *"_ivl_86", 7 0, L_000001e1f6a4cad0;  1 drivers
L_000001e1f699c350 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68b6020_0 .net/2u *"_ivl_91", 22 0, L_000001e1f699c350;  1 drivers
v000001e1f68b4c20_0 .net *"_ivl_93", 22 0, L_000001e1f6a4c8f0;  1 drivers
L_000001e1f699d0d0 .functor BUFT 1, C4<001111111>, C4<0>, C4<0>, C4<0>;
v000001e1f68b56c0_0 .net *"_ivl_95", 8 0, L_000001e1f699d0d0;  1 drivers
v000001e1f68b5080_0 .net *"_ivl_99", 0 0, L_000001e1f6a4c5d0;  1 drivers
L_000001e1f699bc00 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v000001e1f68b5300_0 .net "bias", 7 0, L_000001e1f699bc00;  1 drivers
v000001e1f68b3fa0_0 .net "despues_la_borro", 8 0, L_000001e1f6a49a10;  1 drivers
v000001e1f68b3be0_0 .net "e1", 7 0, L_000001e1f6a4ab90;  1 drivers
v000001e1f68b4fe0_0 .net "e2", 7 0, L_000001e1f6a4a7d0;  1 drivers
v000001e1f68b4220_0 .net "evaluate_flags", 8 0, L_000001e1f6a4a0f0;  1 drivers
v000001e1f68b4d60_0 .net "exp_final", 7 0, L_000001e1f6a77b30;  1 drivers
v000001e1f68b42c0_0 .net "exp_to_use", 7 0, L_000001e1f6a49010;  1 drivers
v000001e1f68b5bc0_0 .net "inexact", 0 0, L_000001e1f6a4c0d0;  alias, 1 drivers
v000001e1f68b49a0_0 .net "inexact_core", 0 0, L_000001e1f6a77eb0;  1 drivers
v000001e1f68b4e00_0 .net "inv_op", 0 0, L_000001e1f6a782a0;  alias, 1 drivers
v000001e1f68b5c60_0 .net "is_zero_r", 0 0, L_000001e1f6a785b0;  1 drivers
v000001e1f68b4ea0_0 .net "is_zero_s", 0 0, L_000001e1f6a783f0;  1 drivers
v000001e1f68b5da0_0 .net "m1", 22 0, L_000001e1f6a48930;  1 drivers
v000001e1f68b38c0_0 .net "m2", 22 0, L_000001e1f6a4a730;  1 drivers
v000001e1f68b5120_0 .net "m_final", 22 0, L_000001e1f6a787e0;  1 drivers
v000001e1f68b51c0_0 .net "over_t1", 0 0, L_000001e1f6a78850;  1 drivers
v000001e1f68b5ee0_0 .net "over_t2", 0 0, L_000001e1f6a4c850;  1 drivers
v000001e1f68b5f80_0 .net "overflow", 0 0, L_000001e1f6a4d1b0;  alias, 1 drivers
v000001e1f68b45e0_0 .net "param_m1", 23 0, L_000001e1f6a4b090;  1 drivers
v000001e1f68b5580_0 .net "param_m2", 23 0, L_000001e1f6a489d0;  1 drivers
v000001e1f68b5260_0 .net "result_is_zero", 0 0, L_000001e1f6a77d60;  1 drivers
v000001e1f68b53a0_0 .net "s1", 0 0, L_000001e1f6a4a5f0;  1 drivers
v000001e1f68b3c80_0 .net "s2", 0 0, L_000001e1f6a4ac30;  1 drivers
v000001e1f68b5440_0 .net "sign", 0 0, L_000001e1f6a77890;  1 drivers
v000001e1f68b3a00_0 .net "under_t1", 0 0, L_000001e1f6a4bbd0;  1 drivers
v000001e1f68b3aa0_0 .net "underflow", 0 0, L_000001e1f6a4d250;  alias, 1 drivers
L_000001e1f6a48930 .part v000001e1f6933920_0, 0, 23;
L_000001e1f6a4a730 .part v000001e1f6932340_0, 0, 23;
L_000001e1f6a4ab90 .part v000001e1f6933920_0, 23, 8;
L_000001e1f6a4a7d0 .part v000001e1f6932340_0, 23, 8;
L_000001e1f6a4a5f0 .part v000001e1f6933920_0, 31, 1;
L_000001e1f6a4ac30 .part v000001e1f6932340_0, 31, 1;
L_000001e1f6a48f70 .cmp/eq 8, L_000001e1f6a4ab90, L_000001e1f699bae0;
L_000001e1f6a4a050 .cmp/eq 23, L_000001e1f6a48930, L_000001e1f699bb28;
L_000001e1f6a4aeb0 .cmp/eq 8, L_000001e1f6a4a7d0, L_000001e1f699bb70;
L_000001e1f6a4aff0 .cmp/eq 23, L_000001e1f6a4a730, L_000001e1f699bbb8;
L_000001e1f6a48e30 .arith/sum 8, L_000001e1f6a4ab90, L_000001e1f6a4a7d0;
L_000001e1f6a49010 .arith/sub 8, L_000001e1f6a48e30, L_000001e1f699bc00;
L_000001e1f6a49f10 .concat [ 8 1 0 0], L_000001e1f6a4ab90, L_000001e1f699bc48;
L_000001e1f6a49150 .concat [ 8 1 0 0], L_000001e1f6a4a7d0, L_000001e1f699bc90;
L_000001e1f6a4a0f0 .arith/sum 9, L_000001e1f6a49f10, L_000001e1f6a49150;
L_000001e1f6a4a690 .concat [ 8 1 0 0], L_000001e1f6a4ab90, L_000001e1f699bcd8;
L_000001e1f6a49470 .concat [ 8 1 0 0], L_000001e1f6a4a7d0, L_000001e1f699bd20;
L_000001e1f6a495b0 .arith/sum 9, L_000001e1f6a4a690, L_000001e1f6a49470;
L_000001e1f6a49a10 .arith/sub 9, L_000001e1f6a495b0, L_000001e1f699d040;
L_000001e1f6a4b090 .concat [ 23 1 0 0], L_000001e1f6a48930, L_000001e1f699bd68;
L_000001e1f6a489d0 .concat [ 23 1 0 0], L_000001e1f6a4a730, L_000001e1f699bdb0;
L_000001e1f6a4cc10 .functor MUXZ 1, L_000001e1f6a77890, L_000001e1f699c2c0, L_000001e1f6a77d60, C4<>;
L_000001e1f6a4cad0 .functor MUXZ 8, L_000001e1f6a77b30, L_000001e1f699c308, L_000001e1f6a77d60, C4<>;
L_000001e1f6a4d890 .concat8 [ 23 8 1 0], L_000001e1f6a4c8f0, L_000001e1f6a4cad0, L_000001e1f6a4cc10;
L_000001e1f6a4c8f0 .functor MUXZ 23, L_000001e1f6a787e0, L_000001e1f699c350, L_000001e1f6a77d60, C4<>;
L_000001e1f6a4c5d0 .cmp/ge 9, L_000001e1f6a4a0f0, L_000001e1f699d0d0;
L_000001e1f6a4d110 .cmp/ge 9, L_000001e1f6a49a10, L_000001e1f699c398;
L_000001e1f6a4bbd0 .cmp/gt 9, L_000001e1f699d118, L_000001e1f6a4a0f0;
L_000001e1f6a4d1b0 .functor MUXZ 1, L_000001e1f6a78380, L_000001e1f699c3e0, L_000001e1f6a77d60, C4<>;
L_000001e1f6a4d250 .functor MUXZ 1, L_000001e1f6a4bbd0, L_000001e1f699c428, L_000001e1f6a77d60, C4<>;
L_000001e1f6a4c0d0 .functor MUXZ 1, L_000001e1f6a77eb0, L_000001e1f699c470, L_000001e1f6a77d60, C4<>;
S_000001e1f68d1de0 .scope module, "flag4" "is_invalid_op" 9 132, 8 34 0, S_000001e1f68d1ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "Exp1";
    .port_info 1 /INPUT 8 "Exp2";
    .port_info 2 /INPUT 23 "Man1";
    .port_info 3 /INPUT 23 "Man2";
    .port_info 4 /OUTPUT 1 "InvalidOp";
P_000001e1f68d3990 .param/l "BS" 0 8 34, +C4<00000000000000000000000000011111>;
P_000001e1f68d39c8 .param/l "EBS" 0 8 34, +C4<00000000000000000000000000000111>;
P_000001e1f68d3a00 .param/l "MBS" 0 8 34, +C4<00000000000000000000000000010110>;
L_000001e1f6a77f90 .functor AND 1, L_000001e1f6a4b310, L_000001e1f6a4ccb0, C4<1>, C4<1>;
L_000001e1f6a781c0 .functor AND 1, L_000001e1f6a4b590, L_000001e1f6a4b6d0, C4<1>, C4<1>;
L_000001e1f6a776d0 .functor AND 1, L_000001e1f6a4ce90, L_000001e1f6a4cfd0, C4<1>, C4<1>;
L_000001e1f6a78a80 .functor AND 1, L_000001e1f6a4d070, L_000001e1f6a4b770, C4<1>, C4<1>;
L_000001e1f6a78150 .functor OR 1, L_000001e1f6a77f90, L_000001e1f6a781c0, C4<0>, C4<0>;
L_000001e1f6a77c10 .functor OR 1, L_000001e1f6a78150, L_000001e1f6a776d0, C4<0>, C4<0>;
L_000001e1f6a782a0 .functor OR 1, L_000001e1f6a77c10, L_000001e1f6a78a80, C4<0>, C4<0>;
v000001e1f68aeaa0_0 .net "Exp1", 7 0, L_000001e1f6a4ab90;  alias, 1 drivers
v000001e1f68aebe0_0 .net "Exp2", 7 0, L_000001e1f6a4a7d0;  alias, 1 drivers
v000001e1f68af400_0 .net "InvalidOp", 0 0, L_000001e1f6a782a0;  alias, 1 drivers
v000001e1f68aec80_0 .net "Man1", 22 0, L_000001e1f6a48930;  alias, 1 drivers
v000001e1f68af720_0 .net "Man2", 22 0, L_000001e1f6a4a730;  alias, 1 drivers
v000001e1f68b04e0_0 .net *"_ivl_1", 0 0, L_000001e1f6a4b310;  1 drivers
v000001e1f68b0120_0 .net *"_ivl_13", 0 0, L_000001e1f6a4ce90;  1 drivers
v000001e1f68af4a0_0 .net *"_ivl_15", 0 0, L_000001e1f6a4cfd0;  1 drivers
v000001e1f68b0da0_0 .net *"_ivl_19", 0 0, L_000001e1f6a4d070;  1 drivers
v000001e1f68af5e0_0 .net *"_ivl_21", 0 0, L_000001e1f6a4b770;  1 drivers
v000001e1f68af9a0_0 .net *"_ivl_24", 0 0, L_000001e1f6a78150;  1 drivers
v000001e1f68af220_0 .net *"_ivl_26", 0 0, L_000001e1f6a77c10;  1 drivers
v000001e1f68afae0_0 .net *"_ivl_3", 0 0, L_000001e1f6a4ccb0;  1 drivers
v000001e1f68b06c0_0 .net *"_ivl_7", 0 0, L_000001e1f6a4b590;  1 drivers
v000001e1f68affe0_0 .net *"_ivl_9", 0 0, L_000001e1f6a4b6d0;  1 drivers
v000001e1f68b01c0_0 .net "is_inf_Val1", 0 0, L_000001e1f6a77f90;  1 drivers
v000001e1f68b0760_0 .net "is_inf_Val2", 0 0, L_000001e1f6a781c0;  1 drivers
v000001e1f68b0260_0 .net "is_invalid_Val1", 0 0, L_000001e1f6a776d0;  1 drivers
v000001e1f68b0c60_0 .net "is_invalid_Val2", 0 0, L_000001e1f6a78a80;  1 drivers
L_000001e1f6a4b310 .reduce/and L_000001e1f6a4ab90;
L_000001e1f6a4ccb0 .reduce/nor L_000001e1f6a48930;
L_000001e1f6a4b590 .reduce/and L_000001e1f6a4a7d0;
L_000001e1f6a4b6d0 .reduce/nor L_000001e1f6a4a730;
L_000001e1f6a4ce90 .reduce/and L_000001e1f6a4ab90;
L_000001e1f6a4cfd0 .reduce/or L_000001e1f6a48930;
L_000001e1f6a4d070 .reduce/and L_000001e1f6a4a7d0;
L_000001e1f6a4b770 .reduce/or L_000001e1f6a4a730;
S_000001e1f68d1f70 .scope module, "product_mantisa" "Prod" 9 124, 9 3 0, S_000001e1f68d1ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "Sm";
    .port_info 1 /INPUT 24 "Rm";
    .port_info 2 /INPUT 8 "ExpIn";
    .port_info 3 /OUTPUT 23 "Fm";
    .port_info 4 /OUTPUT 8 "ExpOut";
    .port_info 5 /OUTPUT 1 "overflow";
    .port_info 6 /OUTPUT 1 "inexact";
P_000001e1f62692e0 .param/l "BS" 0 9 3, +C4<00000000000000000000000000011111>;
P_000001e1f6269318 .param/l "EBS" 0 9 3, +C4<00000000000000000000000000000111>;
P_000001e1f6269350 .param/l "FSIZE" 0 9 12, +C4<000000000000000000000000000011011>;
P_000001e1f6269388 .param/l "MBS" 0 9 3, +C4<00000000000000000000000000010110>;
P_000001e1f62693c0 .param/l "MSIZE" 0 9 13, +C4<0000000000000000000000000000101111>;
P_000001e1f62693f8 .param/l "STEAMSIZE" 0 9 14, +C4<00000000000000000000000000000110101>;
L_000001e1f6a77660 .functor AND 1, L_000001e1f6a49c90, L_000001e1f6a496f0, C4<1>, C4<1>;
L_000001e1f6a787e0 .functor BUFZ 23, L_000001e1f6a4cd50, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_000001e1f6a77b30 .functor BUFZ 8, L_000001e1f6a4b630, C4<00000000>, C4<00000000>, C4<00000000>;
v000001e1f68af180_0 .net "Debe", 0 0, L_000001e1f6a48b10;  1 drivers
v000001e1f68af360_0 .net "ExpIn", 7 0, L_000001e1f6a49010;  alias, 1 drivers
v000001e1f68b3820_0 .net "ExpOut", 7 0, L_000001e1f6a77b30;  alias, 1 drivers
v000001e1f68b1980_0 .net "Fm", 22 0, L_000001e1f6a787e0;  alias, 1 drivers
v000001e1f68b1a20_0 .net "Result", 47 0, L_000001e1f6a48a70;  1 drivers
v000001e1f68b2b00_0 .net "Rm", 23 0, L_000001e1f6a489d0;  alias, 1 drivers
v000001e1f68b1700_0 .net "ShiftCondition", 0 0, L_000001e1f6a77660;  1 drivers
v000001e1f68b10c0_0 .net "Sm", 23 0, L_000001e1f6a4b090;  alias, 1 drivers
v000001e1f68b1ac0_0 .net *"_ivl_0", 47 0, L_000001e1f6a49bf0;  1 drivers
v000001e1f68b1b60_0 .net *"_ivl_13", 0 0, L_000001e1f6a49c90;  1 drivers
v000001e1f68b1e80_0 .net *"_ivl_15", 0 0, L_000001e1f6a48bb0;  1 drivers
v000001e1f68b3140_0 .net *"_ivl_17", 0 0, L_000001e1f6a496f0;  1 drivers
v000001e1f68b31e0_0 .net *"_ivl_21", 7 0, L_000001e1f6a49830;  1 drivers
v000001e1f68b2600_0 .net *"_ivl_23", 46 0, L_000001e1f6a4a910;  1 drivers
v000001e1f68b2560_0 .net *"_ivl_24", 12 0, L_000001e1f6a48cf0;  1 drivers
L_000001e1f699be88 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e1f68b1480_0 .net *"_ivl_27", 4 0, L_000001e1f699be88;  1 drivers
L_000001e1f699bed0 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68b3280_0 .net/2u *"_ivl_28", 12 0, L_000001e1f699bed0;  1 drivers
L_000001e1f699bdf8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68b1c00_0 .net *"_ivl_3", 23 0, L_000001e1f699bdf8;  1 drivers
v000001e1f68b2ba0_0 .net *"_ivl_32", 12 0, L_000001e1f6a491f0;  1 drivers
L_000001e1f699bf18 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e1f68b2ec0_0 .net *"_ivl_35", 4 0, L_000001e1f699bf18;  1 drivers
L_000001e1f699bf60 .functor BUFT 1, C4<0000000000001>, C4<0>, C4<0>, C4<0>;
v000001e1f68b2f60_0 .net/2u *"_ivl_36", 12 0, L_000001e1f699bf60;  1 drivers
v000001e1f68b3320_0 .net *"_ivl_38", 12 0, L_000001e1f6a48d90;  1 drivers
v000001e1f68b35a0_0 .net *"_ivl_4", 47 0, L_000001e1f6a49650;  1 drivers
v000001e1f68b27e0_0 .net *"_ivl_40", 12 0, L_000001e1f6a49dd0;  1 drivers
L_000001e1f699bfa8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e1f68b13e0_0 .net *"_ivl_43", 4 0, L_000001e1f699bfa8;  1 drivers
v000001e1f68b3640_0 .net *"_ivl_44", 12 0, L_000001e1f6a49e70;  1 drivers
v000001e1f68b2a60_0 .net *"_ivl_46", 12 0, L_000001e1f6a49290;  1 drivers
L_000001e1f699bff0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68b2c40_0 .net/2u *"_ivl_50", 5 0, L_000001e1f699bff0;  1 drivers
v000001e1f68b1660_0 .net *"_ivl_54", 53 0, L_000001e1f6a4d2f0;  1 drivers
v000001e1f68b29c0_0 .net *"_ivl_56", 29 0, L_000001e1f6a4c2b0;  1 drivers
L_000001e1f699c038 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68b1d40_0 .net *"_ivl_58", 23 0, L_000001e1f699c038;  1 drivers
v000001e1f68b2420_0 .net *"_ivl_60", 53 0, L_000001e1f6a4bf90;  1 drivers
v000001e1f68b1ca0_0 .net *"_ivl_62", 30 0, L_000001e1f6a4d4d0;  1 drivers
L_000001e1f699c080 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68b15c0_0 .net *"_ivl_64", 22 0, L_000001e1f699c080;  1 drivers
v000001e1f68b36e0_0 .net *"_ivl_68", 53 0, L_000001e1f6a4d610;  1 drivers
L_000001e1f699be40 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68b24c0_0 .net *"_ivl_7", 23 0, L_000001e1f699be40;  1 drivers
v000001e1f68b1200_0 .net *"_ivl_79", 1 0, L_000001e1f6a4c7b0;  1 drivers
L_000001e1f699c278 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f68b2240_0 .net/2u *"_ivl_99", 0 0, L_000001e1f699c278;  1 drivers
v000001e1f68b33c0_0 .net "exp_pre", 7 0, L_000001e1f6a4a190;  1 drivers
v000001e1f68b2ce0_0 .net "exp_rnd", 7 0, L_000001e1f6a4b630;  1 drivers
v000001e1f68b1840_0 .net "frac_rnd", 22 0, L_000001e1f6a4cd50;  1 drivers
v000001e1f68b2880_0 .net "guard", 0 0, L_000001e1f6a4b130;  1 drivers
v000001e1f68b1de0_0 .net "h_overflow", 0 0, L_000001e1f6a4ca30;  1 drivers
v000001e1f68b1fc0_0 .net "inexact", 0 0, L_000001e1f6a77eb0;  alias, 1 drivers
v000001e1f68b3460_0 .net "ms15", 27 0, L_000001e1f6a4d390;  1 drivers
v000001e1f68b2d80_0 .net "overflow", 0 0, L_000001e1f6a4c850;  alias, 1 drivers
v000001e1f68b2380_0 .net "rest3", 2 0, L_000001e1f6a4d6b0;  1 drivers
v000001e1f68b2e20_0 .net "rest4", 3 0, L_000001e1f6a4cf30;  1 drivers
v000001e1f68b2100_0 .net "shifts", 12 0, L_000001e1f6a49d30;  1 drivers
v000001e1f68b1160_0 .net "sticky", 0 0, L_000001e1f6a4c990;  1 drivers
v000001e1f68b26a0_0 .net "stream0", 53 0, L_000001e1f6a4a230;  1 drivers
v000001e1f68b1520_0 .net "stream1", 53 0, L_000001e1f6a4d570;  1 drivers
v000001e1f68b12a0_0 .net "stream2", 53 0, L_000001e1f6a4be50;  1 drivers
v000001e1f68b2740_0 .net "top10", 22 0, L_000001e1f6a4c670;  1 drivers
L_000001e1f6a49bf0 .concat [ 24 24 0 0], L_000001e1f6a4b090, L_000001e1f699bdf8;
L_000001e1f6a49650 .concat [ 24 24 0 0], L_000001e1f6a489d0, L_000001e1f699be40;
L_000001e1f6a48a70 .arith/mult 48, L_000001e1f6a49bf0, L_000001e1f6a49650;
L_000001e1f6a48b10 .part L_000001e1f6a48a70, 47, 1;
L_000001e1f6a49c90 .reduce/nor L_000001e1f6a48b10;
L_000001e1f6a48bb0 .part L_000001e1f6a48a70, 46, 1;
L_000001e1f6a496f0 .reduce/nor L_000001e1f6a48bb0;
L_000001e1f6a49830 .ufunc/vec4 TD_tb_alu_sum_32.DUT.U_MUL.product_mantisa.first_one, 8, L_000001e1f6a4a910 (v000001e1f68af7c0_0) S_000001e1f68cf220;
L_000001e1f6a4a910 .part L_000001e1f6a48a70, 0, 47;
L_000001e1f6a48cf0 .concat [ 8 5 0 0], L_000001e1f6a49830, L_000001e1f699be88;
L_000001e1f6a49d30 .functor MUXZ 13, L_000001e1f699bed0, L_000001e1f6a48cf0, L_000001e1f6a77660, C4<>;
L_000001e1f6a491f0 .concat [ 8 5 0 0], L_000001e1f6a49010, L_000001e1f699bf18;
L_000001e1f6a48d90 .arith/sum 13, L_000001e1f6a491f0, L_000001e1f699bf60;
L_000001e1f6a49dd0 .concat [ 8 5 0 0], L_000001e1f6a49010, L_000001e1f699bfa8;
L_000001e1f6a49e70 .arith/sub 13, L_000001e1f6a49dd0, L_000001e1f6a49d30;
L_000001e1f6a49290 .functor MUXZ 13, L_000001e1f6a49e70, L_000001e1f6a48d90, L_000001e1f6a48b10, C4<>;
L_000001e1f6a4a190 .part L_000001e1f6a49290, 0, 8;
L_000001e1f6a4a230 .concat [ 6 48 0 0], L_000001e1f699bff0, L_000001e1f6a48a70;
L_000001e1f6a4c2b0 .part L_000001e1f6a4a230, 24, 30;
L_000001e1f6a4d2f0 .concat [ 30 24 0 0], L_000001e1f6a4c2b0, L_000001e1f699c038;
L_000001e1f6a4d4d0 .part L_000001e1f6a4a230, 23, 31;
L_000001e1f6a4bf90 .concat [ 31 23 0 0], L_000001e1f6a4d4d0, L_000001e1f699c080;
L_000001e1f6a4d570 .functor MUXZ 54, L_000001e1f6a4bf90, L_000001e1f6a4d2f0, L_000001e1f6a48b10, C4<>;
L_000001e1f6a4d610 .shift/l 54, L_000001e1f6a4d570, L_000001e1f6a49d30;
L_000001e1f6a4be50 .functor MUXZ 54, L_000001e1f6a4d570, L_000001e1f6a4d610, L_000001e1f6a77660, C4<>;
L_000001e1f6a4c670 .part L_000001e1f6a4be50, 6, 23;
L_000001e1f6a4b130 .part L_000001e1f6a4be50, 5, 1;
L_000001e1f6a4d6b0 .part L_000001e1f6a4be50, 2, 3;
L_000001e1f6a4c7b0 .part L_000001e1f6a4be50, 0, 2;
L_000001e1f6a4c990 .reduce/or L_000001e1f6a4c7b0;
L_000001e1f6a4cf30 .concat [ 1 3 0 0], L_000001e1f6a4c990, L_000001e1f6a4d6b0;
L_000001e1f6a4d390 .concat [ 4 1 23 0], L_000001e1f6a4cf30, L_000001e1f6a4b130, L_000001e1f6a4c670;
L_000001e1f6a4cdf0 .part L_000001e1f6a48a70, 23, 23;
L_000001e1f6a4c850 .functor MUXZ 1, L_000001e1f699c278, L_000001e1f6a4ca30, L_000001e1f6a48b10, C4<>;
S_000001e1f68cf220 .scope function.vec4.s8, "first_one" "first_one" 9 17, 9 17 0, S_000001e1f68d1f70;
 .timescale -9 -12;
v000001e1f68af7c0_0 .var "bits", 46 0;
; Variable first_one is vec4 return value of scope S_000001e1f68cf220
v000001e1f68b0ee0_0 .var "found", 0 0;
v000001e1f68b0f80_0 .var/i "idx", 31 0;
TD_tb_alu_sum_32.DUT.U_MUL.product_mantisa.first_one ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f68b0ee0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to first_one (store_vec4_to_lval)
    %pushi/vec4 44, 0, 32;
    %store/vec4 v000001e1f68b0f80_0, 0, 32;
T_2.8 ;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v000001e1f68b0f80_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001e1f68b0ee0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_2.9, 8;
    %load/vec4 v000001e1f68af7c0_0;
    %load/vec4 v000001e1f68b0f80_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 46, 0, 32;
    %load/vec4 v000001e1f68b0f80_0;
    %sub;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to first_one (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f68b0ee0_0, 0, 1;
T_2.10 ;
    %load/vec4 v000001e1f68b0f80_0;
    %subi 1, 0, 32;
    %store/vec4 v000001e1f68b0f80_0, 0, 32;
    %jmp T_2.8;
T_2.9 ;
    %end;
S_000001e1f68d0cb0 .scope module, "flag1" "is_inexact" 9 78, 8 24 0, S_000001e1f68d1f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "Man";
    .port_info 1 /INPUT 1 "CarryOut";
    .port_info 2 /OUTPUT 1 "inexact";
P_000001e1f68d32b0 .param/l "BS" 0 8 24, +C4<00000000000000000000000000011111>;
P_000001e1f68d32e8 .param/l "EBS" 0 8 24, +C4<00000000000000000000000000000111>;
P_000001e1f68d3320 .param/l "MBS" 0 8 24, +C4<00000000000000000000000000010110>;
L_000001e1f6a77eb0 .functor AND 1, L_000001e1f6a4b8b0, L_000001e1f6a48b10, C4<1>, C4<1>;
v000001e1f68aeb40_0 .net "CarryOut", 0 0, L_000001e1f6a48b10;  alias, 1 drivers
v000001e1f68af540_0 .net "Man", 22 0, L_000001e1f6a4cdf0;  1 drivers
v000001e1f68b0080_0 .net *"_ivl_1", 0 0, L_000001e1f6a4b8b0;  1 drivers
v000001e1f68aedc0_0 .net "inexact", 0 0, L_000001e1f6a77eb0;  alias, 1 drivers
L_000001e1f6a4b8b0 .part L_000001e1f6a4cdf0, 0, 1;
S_000001e1f68d0e40 .scope module, "flag2" "is_overflow" 9 81, 8 1 0, S_000001e1f68d1f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "Exp";
    .port_info 1 /INPUT 8 "AddExp";
    .port_info 2 /OUTPUT 1 "OverFlow";
P_000001e1f68d3a40 .param/l "BS" 0 8 1, +C4<00000000000000000000000000011111>;
P_000001e1f68d3a78 .param/l "EBS" 0 8 1, +C4<00000000000000000000000000000111>;
P_000001e1f68d3ab0 .param/l "MBS" 0 8 1, +C4<00000000000000000000000000010110>;
L_000001e1f699d088 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001e1f68b0d00_0 .net "AddExp", 7 0, L_000001e1f699d088;  1 drivers
v000001e1f68b0300_0 .net "Exp", 7 0, L_000001e1f6a49010;  alias, 1 drivers
v000001e1f68afea0_0 .net "NewExp", 8 0, L_000001e1f6a4d7f0;  1 drivers
v000001e1f68b0580_0 .net "OverFlow", 0 0, L_000001e1f6a4ca30;  alias, 1 drivers
v000001e1f68b03a0_0 .net *"_ivl_0", 8 0, L_000001e1f6a4c710;  1 drivers
L_000001e1f699c230 .functor BUFT 1, C4<011111111>, C4<0>, C4<0>, C4<0>;
v000001e1f68b0440_0 .net/2u *"_ivl_10", 8 0, L_000001e1f699c230;  1 drivers
L_000001e1f699c1e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f68af680_0 .net *"_ivl_3", 0 0, L_000001e1f699c1e8;  1 drivers
L_000001e1f699d1f0 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v000001e1f68af860_0 .net *"_ivl_4", 8 0, L_000001e1f699d1f0;  1 drivers
L_000001e1f6a4c710 .concat [ 8 1 0 0], L_000001e1f6a49010, L_000001e1f699c1e8;
L_000001e1f6a4d7f0 .arith/sum 9, L_000001e1f6a4c710, L_000001e1f699d1f0;
L_000001e1f6a4ca30 .cmp/ge 9, L_000001e1f6a4d7f0, L_000001e1f699c230;
S_000001e1f68d25b0 .scope module, "rne_mul" "RoundNearestEven" 9 66, 6 22 0, S_000001e1f68d1f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_000001e1f6269440 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_000001e1f6269478 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_000001e1f62694b0 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000011011>;
P_000001e1f62694e8 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_000001e1f6a78c40 .functor NOT 1, L_000001e1f6a4b4f0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a78070 .functor OR 1, L_000001e1f6a4d750, L_000001e1f6a4cb70, C4<0>, C4<0>;
L_000001e1f6a779e0 .functor AND 1, L_000001e1f6a4c350, L_000001e1f6a78070, C4<1>, C4<1>;
v000001e1f68afe00_0 .net *"_ivl_11", 22 0, L_000001e1f6a4b3b0;  1 drivers
v000001e1f68afb80_0 .net *"_ivl_12", 23 0, L_000001e1f6a4b1d0;  1 drivers
L_000001e1f699c0c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f68b0620_0 .net *"_ivl_15", 0 0, L_000001e1f699c0c8;  1 drivers
v000001e1f68b0800_0 .net *"_ivl_17", 0 0, L_000001e1f6a4cb70;  1 drivers
v000001e1f68b0b20_0 .net *"_ivl_19", 0 0, L_000001e1f6a78070;  1 drivers
v000001e1f68b0e40_0 .net *"_ivl_21", 0 0, L_000001e1f6a779e0;  1 drivers
L_000001e1f699c110 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e1f68b1020_0 .net/2u *"_ivl_22", 23 0, L_000001e1f699c110;  1 drivers
L_000001e1f699c158 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68af900_0 .net/2u *"_ivl_24", 23 0, L_000001e1f699c158;  1 drivers
v000001e1f68b08a0_0 .net *"_ivl_26", 23 0, L_000001e1f6a4b450;  1 drivers
v000001e1f68b0940_0 .net *"_ivl_3", 3 0, L_000001e1f6a4c530;  1 drivers
v000001e1f68b09e0_0 .net *"_ivl_33", 0 0, L_000001e1f6a4b270;  1 drivers
v000001e1f68aee60_0 .net *"_ivl_34", 7 0, L_000001e1f6a4c3f0;  1 drivers
L_000001e1f699c1a0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68ae8c0_0 .net *"_ivl_37", 6 0, L_000001e1f699c1a0;  1 drivers
v000001e1f68af2c0_0 .net *"_ivl_7", 0 0, L_000001e1f6a4b4f0;  1 drivers
v000001e1f68ae960_0 .net "boolean", 0 0, L_000001e1f6a4d750;  1 drivers
v000001e1f68aea00_0 .net "exp", 7 0, L_000001e1f6a4a190;  alias, 1 drivers
v000001e1f68aef00_0 .net "exp_round", 7 0, L_000001e1f6a4b630;  alias, 1 drivers
v000001e1f68b0a80_0 .net "guard", 0 0, L_000001e1f6a4c350;  1 drivers
v000001e1f68aefa0_0 .net "is_even", 0 0, L_000001e1f6a78c40;  1 drivers
v000001e1f68afc20_0 .net "ms", 27 0, L_000001e1f6a4d390;  alias, 1 drivers
v000001e1f68af0e0_0 .net "ms_round", 22 0, L_000001e1f6a4cd50;  alias, 1 drivers
v000001e1f68afd60_0 .net "temp", 23 0, L_000001e1f6a4bb30;  1 drivers
L_000001e1f6a4c350 .part L_000001e1f6a4d390, 4, 1;
L_000001e1f6a4c530 .part L_000001e1f6a4d390, 0, 4;
L_000001e1f6a4d750 .reduce/or L_000001e1f6a4c530;
L_000001e1f6a4b4f0 .part L_000001e1f6a4d390, 5, 1;
L_000001e1f6a4b3b0 .part L_000001e1f6a4d390, 5, 23;
L_000001e1f6a4b1d0 .concat [ 23 1 0 0], L_000001e1f6a4b3b0, L_000001e1f699c0c8;
L_000001e1f6a4cb70 .reduce/nor L_000001e1f6a78c40;
L_000001e1f6a4b450 .functor MUXZ 24, L_000001e1f699c158, L_000001e1f699c110, L_000001e1f6a779e0, C4<>;
L_000001e1f6a4bb30 .arith/sum 24, L_000001e1f6a4b1d0, L_000001e1f6a4b450;
L_000001e1f6a4cd50 .part L_000001e1f6a4bb30, 0, 23;
L_000001e1f6a4b270 .part L_000001e1f6a4bb30, 23, 1;
L_000001e1f6a4c3f0 .concat [ 1 7 0 0], L_000001e1f6a4b270, L_000001e1f699c1a0;
L_000001e1f6a4b630 .arith/sum 8, L_000001e1f6a4a190, L_000001e1f6a4c3f0;
S_000001e1f68d0670 .scope module, "U_SUB" "Suma16Bits" 4 61, 5 219 0, S_000001e1f6803e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "S";
    .port_info 1 /INPUT 32 "R";
    .port_info 2 /OUTPUT 32 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inexact";
P_000001e1f68d3570 .param/l "BS" 0 5 219, +C4<00000000000000000000000000011111>;
P_000001e1f68d35a8 .param/l "EBS" 0 5 219, +C4<00000000000000000000000000000111>;
P_000001e1f68d35e0 .param/l "MBS" 0 5 219, +C4<00000000000000000000000000010110>;
L_000001e1f6a5b500 .functor OR 1, L_000001e1f6a3b190, L_000001e1f6a3b230, C4<0>, C4<0>;
L_000001e1f6a59a50 .functor OR 1, L_000001e1f6a3a830, L_000001e1f6a3d670, C4<0>, C4<0>;
L_000001e1f6a5b030 .functor XOR 1, L_000001e1f6a3ba50, L_000001e1f6a3a010, C4<0>, C4<0>;
L_000001e1f6a5a8c0 .functor AND 1, L_000001e1f6a5b030, L_000001e1f6a3d350, C4<1>, C4<1>;
L_000001e1f6a59f20 .functor AND 1, L_000001e1f6a5a8c0, L_000001e1f6a3db70, C4<1>, C4<1>;
L_000001e1f6a5aee0 .functor NOT 23, L_000001e1f6a37630, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_000001e1f6a5a930 .functor AND 1, L_000001e1f6a3c6d0, L_000001e1f6a3c1d0, C4<1>, C4<1>;
L_000001e1f6a59ac0 .functor NOT 23, L_000001e1f6a39890, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_000001e1f6a5ad20 .functor AND 1, L_000001e1f6a5a930, L_000001e1f6a3dcb0, C4<1>, C4<1>;
L_000001e1f6a5af50 .functor NOT 8, L_000001e1f6a380d0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001e1f6a5b0a0 .functor AND 1, L_000001e1f6a5ad20, L_000001e1f6a3d710, C4<1>, C4<1>;
L_000001e1f6a5b1f0 .functor NOT 8, L_000001e1f6a37db0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001e1f6a5b2d0 .functor AND 1, L_000001e1f6a5b0a0, L_000001e1f6a3d210, C4<1>, C4<1>;
L_000001e1f6a5a460 .functor OR 1, L_000001e1f6a59f20, L_000001e1f6a5b2d0, C4<0>, C4<0>;
L_000001e1f6a775f0 .functor AND 1, L_000001e1f6a5b030, L_000001e1f6a5a460, C4<1>, C4<1>;
L_000001e1f6a78460 .functor BUFZ 1, L_000001e1f6a59a50, C4<0>, C4<0>, C4<0>;
L_000001e1f6a77510 .functor AND 1, L_000001e1f6a49fb0, L_000001e1f6a78460, C4<1>, C4<1>;
v000001e1f6927f80_0 .net "F", 31 0, L_000001e1f6a49b50;  alias, 1 drivers
v000001e1f6926860_0 .net "R", 31 0, L_000001e1f6a4a410;  1 drivers
v000001e1f6925aa0_0 .net "S", 31 0, v000001e1f6933920_0;  alias, 1 drivers
v000001e1f6925d20_0 .net *"_ivl_109", 0 0, L_000001e1f6a775f0;  1 drivers
L_000001e1f699b978 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f6925f00_0 .net/2u *"_ivl_110", 0 0, L_000001e1f699b978;  1 drivers
v000001e1f6925fa0_0 .net *"_ivl_112", 0 0, L_000001e1f6a4a2d0;  1 drivers
L_000001e1f699b9c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e1f6926400_0 .net/2u *"_ivl_116", 7 0, L_000001e1f699b9c0;  1 drivers
v000001e1f6926ea0_0 .net *"_ivl_118", 7 0, L_000001e1f6a490b0;  1 drivers
L_000001e1f699ba08 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f6929ec0_0 .net/2u *"_ivl_123", 22 0, L_000001e1f699ba08;  1 drivers
v000001e1f692a640_0 .net *"_ivl_125", 22 0, L_000001e1f6a4aa50;  1 drivers
L_000001e1f699ba50 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001e1f692a500_0 .net/2u *"_ivl_129", 7 0, L_000001e1f699ba50;  1 drivers
L_000001e1f699ba98 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e1f6929060_0 .net/2u *"_ivl_133", 7 0, L_000001e1f699ba98;  1 drivers
v000001e1f6929f60_0 .net *"_ivl_135", 0 0, L_000001e1f6a49fb0;  1 drivers
L_000001e1f699b300 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e1f69294c0_0 .net/2u *"_ivl_16", 0 0, L_000001e1f699b300;  1 drivers
v000001e1f692a000_0 .net *"_ivl_18", 23 0, L_000001e1f6a3e1b0;  1 drivers
L_000001e1f699b348 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e1f6929740_0 .net/2u *"_ivl_22", 0 0, L_000001e1f699b348;  1 drivers
v000001e1f69285c0_0 .net *"_ivl_24", 23 0, L_000001e1f6a3d3f0;  1 drivers
L_000001e1f699b390 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f6929420_0 .net/2u *"_ivl_28", 0 0, L_000001e1f699b390;  1 drivers
L_000001e1f699b3d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f6928340_0 .net/2u *"_ivl_32", 0 0, L_000001e1f699b3d8;  1 drivers
v000001e1f69280c0_0 .net *"_ivl_41", 22 0, L_000001e1f6a3c3b0;  1 drivers
v000001e1f692a460_0 .net *"_ivl_45", 22 0, L_000001e1f6a3e6b0;  1 drivers
v000001e1f6928700_0 .net *"_ivl_52", 0 0, L_000001e1f6a3c630;  1 drivers
v000001e1f6929240_0 .net *"_ivl_54", 0 0, L_000001e1f6a3dd50;  1 drivers
v000001e1f6929600_0 .net *"_ivl_56", 0 0, L_000001e1f6a3de90;  1 drivers
v000001e1f6929920_0 .net *"_ivl_58", 0 0, L_000001e1f6a3e890;  1 drivers
v000001e1f69283e0_0 .net *"_ivl_60", 0 0, L_000001e1f6a3c130;  1 drivers
v000001e1f6929ce0_0 .net *"_ivl_62", 0 0, L_000001e1f6a3dad0;  1 drivers
v000001e1f6929560_0 .net *"_ivl_66", 0 0, L_000001e1f6a3d350;  1 drivers
v000001e1f692a0a0_0 .net *"_ivl_69", 0 0, L_000001e1f6a5a8c0;  1 drivers
v000001e1f6928200_0 .net *"_ivl_70", 0 0, L_000001e1f6a3db70;  1 drivers
v000001e1f692a5a0_0 .net *"_ivl_73", 0 0, L_000001e1f6a59f20;  1 drivers
v000001e1f6928a20_0 .net *"_ivl_75", 0 0, L_000001e1f6a3c6d0;  1 drivers
v000001e1f6929ba0_0 .net *"_ivl_76", 22 0, L_000001e1f6a5aee0;  1 drivers
v000001e1f69296a0_0 .net *"_ivl_79", 0 0, L_000001e1f6a3c1d0;  1 drivers
v000001e1f69292e0_0 .net *"_ivl_81", 0 0, L_000001e1f6a5a930;  1 drivers
v000001e1f69291a0_0 .net *"_ivl_82", 22 0, L_000001e1f6a59ac0;  1 drivers
v000001e1f6928480_0 .net *"_ivl_85", 0 0, L_000001e1f6a3dcb0;  1 drivers
v000001e1f692a1e0_0 .net *"_ivl_87", 0 0, L_000001e1f6a5ad20;  1 drivers
v000001e1f6929380_0 .net *"_ivl_88", 7 0, L_000001e1f6a5af50;  1 drivers
v000001e1f692a320_0 .net *"_ivl_91", 0 0, L_000001e1f6a3d710;  1 drivers
v000001e1f692a6e0_0 .net *"_ivl_93", 0 0, L_000001e1f6a5b0a0;  1 drivers
v000001e1f692a280_0 .net *"_ivl_94", 7 0, L_000001e1f6a5b1f0;  1 drivers
v000001e1f6928980_0 .net *"_ivl_97", 0 0, L_000001e1f6a3d210;  1 drivers
v000001e1f69297e0_0 .net *"_ivl_99", 0 0, L_000001e1f6a5b2d0;  1 drivers
v000001e1f692a140_0 .net "boolean1", 0 0, L_000001e1f6a3bcd0;  1 drivers
v000001e1f6929880_0 .net "boolean2", 0 0, L_000001e1f6a5b030;  1 drivers
v000001e1f69299c0_0 .net "diff_exp1", 7 0, L_000001e1f6a3b5f0;  1 drivers
v000001e1f6929c40_0 .net "diff_exp2", 7 0, L_000001e1f6a3ae70;  1 drivers
v000001e1f6928520_0 .net "e1", 7 0, L_000001e1f6a380d0;  1 drivers
v000001e1f692a780_0 .net "e2", 7 0, L_000001e1f6a37db0;  1 drivers
v000001e1f6928ac0_0 .net "exp_aux", 7 0, L_000001e1f6a3e7f0;  1 drivers
v000001e1f6928660_0 .net "exp_sum_add", 7 0, L_000001e1f6a5fa20;  1 drivers
v000001e1f6928160_0 .net "exp_sum_sub", 7 0, L_000001e1f6a78620;  1 drivers
v000001e1f692a820_0 .net "final_exp", 7 0, L_000001e1f6a48c50;  1 drivers
v000001e1f69287a0_0 .net "g1", 0 0, L_000001e1f6a3e570;  1 drivers
v000001e1f6929a60_0 .net "g1_shift", 0 0, L_000001e1f6a3a1f0;  1 drivers
v000001e1f6929b00_0 .net "g2", 0 0, L_000001e1f6a3e750;  1 drivers
v000001e1f6929d80_0 .net "g2_shift", 0 0, L_000001e1f6a3afb0;  1 drivers
v000001e1f692a3c0_0 .net "inexact", 0 0, L_000001e1f6a78460;  alias, 1 drivers
v000001e1f69282a0_0 .net "inexact_m1", 0 0, L_000001e1f6a3a830;  1 drivers
v000001e1f6929e20_0 .net "inexact_m2", 0 0, L_000001e1f6a3d670;  1 drivers
v000001e1f6928840_0 .net "is_same_exp", 0 0, L_000001e1f6a3bd70;  1 drivers
v000001e1f69288e0_0 .net "is_zero_result", 0 0, L_000001e1f6a5a460;  1 drivers
v000001e1f6928e80_0 .net "lost_align", 0 0, L_000001e1f6a59a50;  1 drivers
v000001e1f6928b60_0 .net "m1_10", 22 0, L_000001e1f6a3d2b0;  1 drivers
v000001e1f6928c00_0 .net "m1_11", 23 0, L_000001e1f6a3e4d0;  1 drivers
v000001e1f6928ca0_0 .net "m1_init", 22 0, L_000001e1f6a37630;  1 drivers
v000001e1f6928f20_0 .net "m1_shift", 23 0, L_000001e1f6a3a150;  1 drivers
v000001e1f6928fc0_0 .net "m2_10", 22 0, L_000001e1f6a3e610;  1 drivers
v000001e1f6928d40_0 .net "m2_11", 23 0, L_000001e1f6a3c770;  1 drivers
v000001e1f6928de0_0 .net "m2_init", 22 0, L_000001e1f6a39890;  1 drivers
v000001e1f6929100_0 .net "m2_shift", 23 0, L_000001e1f6a3af10;  1 drivers
v000001e1f692cbc0_0 .net "op_sum", 22 0, L_000001e1f6a49510;  1 drivers
v000001e1f692c6c0_0 .net "op_sum_add", 22 0, L_000001e1f6a5f7f0;  1 drivers
v000001e1f692bf40_0 .net "op_sum_sub", 22 0, L_000001e1f6a77350;  1 drivers
v000001e1f692bae0_0 .net "overflow", 0 0, L_000001e1f6a4aaf0;  alias, 1 drivers
v000001e1f692b2c0_0 .net "s1", 0 0, L_000001e1f6a3ba50;  1 drivers
v000001e1f692bc20_0 .net "s2", 0 0, L_000001e1f6a3a010;  1 drivers
v000001e1f692a8c0_0 .net "sign", 0 0, L_000001e1f6a3cc70;  1 drivers
v000001e1f692aa00_0 .net "sticky_for_round", 0 0, L_000001e1f6a5b500;  1 drivers
v000001e1f692c4e0_0 .net "sticky_m1", 0 0, L_000001e1f6a3b190;  1 drivers
v000001e1f692b9a0_0 .net "sticky_m2", 0 0, L_000001e1f6a3b230;  1 drivers
v000001e1f692b0e0_0 .net "underflow", 0 0, L_000001e1f6a77510;  alias, 1 drivers
L_000001e1f6a37630 .part v000001e1f6933920_0, 0, 23;
L_000001e1f6a39890 .part L_000001e1f6a4a410, 0, 23;
L_000001e1f6a380d0 .part v000001e1f6933920_0, 23, 8;
L_000001e1f6a37db0 .part L_000001e1f6a4a410, 23, 8;
L_000001e1f6a3ba50 .part v000001e1f6933920_0, 31, 1;
L_000001e1f6a3a010 .part L_000001e1f6a4a410, 31, 1;
L_000001e1f6a3bcd0 .cmp/gt 8, L_000001e1f6a380d0, L_000001e1f6a37db0;
L_000001e1f6a3bd70 .cmp/eq 8, L_000001e1f6a380d0, L_000001e1f6a37db0;
L_000001e1f6a3e1b0 .concat [ 23 1 0 0], L_000001e1f6a37630, L_000001e1f699b300;
L_000001e1f6a3e4d0 .functor MUXZ 24, L_000001e1f6a3a150, L_000001e1f6a3e1b0, L_000001e1f6a3bcd0, C4<>;
L_000001e1f6a3d3f0 .concat [ 23 1 0 0], L_000001e1f6a39890, L_000001e1f699b348;
L_000001e1f6a3c770 .functor MUXZ 24, L_000001e1f6a3d3f0, L_000001e1f6a3af10, L_000001e1f6a3bcd0, C4<>;
L_000001e1f6a3e570 .functor MUXZ 1, L_000001e1f6a3a1f0, L_000001e1f699b390, L_000001e1f6a3bcd0, C4<>;
L_000001e1f6a3e750 .functor MUXZ 1, L_000001e1f699b3d8, L_000001e1f6a3afb0, L_000001e1f6a3bcd0, C4<>;
L_000001e1f6a3c3b0 .part L_000001e1f6a3a150, 0, 23;
L_000001e1f6a3d2b0 .functor MUXZ 23, L_000001e1f6a3c3b0, L_000001e1f6a37630, L_000001e1f6a3bcd0, C4<>;
L_000001e1f6a3e6b0 .part L_000001e1f6a3af10, 0, 23;
L_000001e1f6a3e610 .functor MUXZ 23, L_000001e1f6a39890, L_000001e1f6a3e6b0, L_000001e1f6a3bcd0, C4<>;
L_000001e1f6a3e7f0 .functor MUXZ 8, L_000001e1f6a37db0, L_000001e1f6a380d0, L_000001e1f6a3bcd0, C4<>;
L_000001e1f6a3c630 .cmp/gt 8, L_000001e1f6a380d0, L_000001e1f6a37db0;
L_000001e1f6a3dd50 .cmp/gt 8, L_000001e1f6a37db0, L_000001e1f6a380d0;
L_000001e1f6a3de90 .cmp/ge 23, L_000001e1f6a37630, L_000001e1f6a39890;
L_000001e1f6a3e890 .functor MUXZ 1, L_000001e1f6a3a010, L_000001e1f6a3ba50, L_000001e1f6a3de90, C4<>;
L_000001e1f6a3c130 .functor MUXZ 1, L_000001e1f6a3e890, L_000001e1f6a3a010, L_000001e1f6a3dd50, C4<>;
L_000001e1f6a3dad0 .functor MUXZ 1, L_000001e1f6a3c130, L_000001e1f6a3ba50, L_000001e1f6a3c630, C4<>;
L_000001e1f6a3cc70 .functor MUXZ 1, L_000001e1f6a3ba50, L_000001e1f6a3dad0, L_000001e1f6a5b030, C4<>;
L_000001e1f6a3d350 .cmp/eq 23, L_000001e1f6a37630, L_000001e1f6a39890;
L_000001e1f6a3db70 .cmp/eq 8, L_000001e1f6a380d0, L_000001e1f6a37db0;
L_000001e1f6a3c6d0 .reduce/nor L_000001e1f6a5b030;
L_000001e1f6a3c1d0 .reduce/and L_000001e1f6a5aee0;
L_000001e1f6a3dcb0 .reduce/and L_000001e1f6a59ac0;
L_000001e1f6a3d710 .reduce/and L_000001e1f6a5af50;
L_000001e1f6a3d210 .reduce/and L_000001e1f6a5b1f0;
L_000001e1f6a49510 .functor MUXZ 23, L_000001e1f6a5f7f0, L_000001e1f6a77350, L_000001e1f6a5b030, C4<>;
L_000001e1f6a48c50 .functor MUXZ 8, L_000001e1f6a5fa20, L_000001e1f6a78620, L_000001e1f6a5b030, C4<>;
L_000001e1f6a4a2d0 .functor MUXZ 1, L_000001e1f6a3cc70, L_000001e1f699b978, L_000001e1f6a775f0, C4<>;
L_000001e1f6a490b0 .functor MUXZ 8, L_000001e1f6a48c50, L_000001e1f699b9c0, L_000001e1f6a5a460, C4<>;
L_000001e1f6a49b50 .concat8 [ 23 8 1 0], L_000001e1f6a4aa50, L_000001e1f6a490b0, L_000001e1f6a4a2d0;
L_000001e1f6a4aa50 .functor MUXZ 23, L_000001e1f6a49510, L_000001e1f699ba08, L_000001e1f6a5a460, C4<>;
L_000001e1f6a4aaf0 .cmp/eq 8, L_000001e1f6a48c50, L_000001e1f699ba50;
L_000001e1f6a49fb0 .cmp/eq 8, L_000001e1f6a48c50, L_000001e1f699ba98;
S_000001e1f68d01c0 .scope module, "mshift1" "right_shift_pf_sum" 5 249, 5 61 0, S_000001e1f68d0670;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "mantisa";
    .port_info 1 /INPUT 8 "shifts";
    .port_info 2 /OUTPUT 24 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_000001e1f68d3af0 .param/l "BS" 0 5 61, +C4<00000000000000000000000000011111>;
P_000001e1f68d3b28 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000111>;
P_000001e1f68d3b60 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000010110>;
v000001e1f68b3b40_0 .net "F", 23 0, L_000001e1f6a3a150;  alias, 1 drivers
L_000001e1f699b1e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e1f68b3e60_0 .net/2u *"_ivl_0", 0 0, L_000001e1f699b1e0;  1 drivers
v000001e1f68b4040_0 .net *"_ivl_13", 8 0, L_000001e1f6a3a290;  1 drivers
v000001e1f68b40e0_0 .net *"_ivl_17", 9 0, L_000001e1f6a3a330;  1 drivers
L_000001e1f699b228 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68b4180_0 .net/2u *"_ivl_2", 9 0, L_000001e1f699b228;  1 drivers
v000001e1f68b4360_0 .net "full_value", 33 0, L_000001e1f6a3a970;  1 drivers
v000001e1f68b47c0_0 .net "guard_bit", 0 0, L_000001e1f6a3a1f0;  alias, 1 drivers
v000001e1f68b4540_0 .net "inexact_flag", 0 0, L_000001e1f6a3a830;  alias, 1 drivers
v000001e1f68b4400_0 .net "mantisa", 22 0, L_000001e1f6a37630;  alias, 1 drivers
v000001e1f68b4680_0 .net "shifted", 33 0, L_000001e1f6a3a3d0;  1 drivers
v000001e1f68b65c0_0 .net "shifts", 7 0, L_000001e1f6a3ae70;  alias, 1 drivers
v000001e1f68b86e0_0 .net "sticky_bits", 0 0, L_000001e1f6a3b190;  alias, 1 drivers
L_000001e1f6a3a970 .concat [ 10 23 1 0], L_000001e1f699b228, L_000001e1f6a37630, L_000001e1f699b1e0;
L_000001e1f6a3a3d0 .shift/r 34, L_000001e1f6a3a970, L_000001e1f6a3ae70;
L_000001e1f6a3a150 .part L_000001e1f6a3a3d0, 10, 24;
L_000001e1f6a3a1f0 .part L_000001e1f6a3a3d0, 9, 1;
L_000001e1f6a3a290 .part L_000001e1f6a3a3d0, 0, 9;
L_000001e1f6a3b190 .reduce/or L_000001e1f6a3a290;
L_000001e1f6a3a330 .part L_000001e1f6a3a3d0, 0, 10;
L_000001e1f6a3a830 .reduce/or L_000001e1f6a3a330;
S_000001e1f68d0b20 .scope module, "mshift2" "right_shift_pf_sum" 5 252, 5 61 0, S_000001e1f68d0670;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "mantisa";
    .port_info 1 /INPUT 8 "shifts";
    .port_info 2 /OUTPUT 24 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_000001e1f68d3620 .param/l "BS" 0 5 61, +C4<00000000000000000000000000011111>;
P_000001e1f68d3658 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000111>;
P_000001e1f68d3690 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000010110>;
v000001e1f68b81e0_0 .net "F", 23 0, L_000001e1f6a3af10;  alias, 1 drivers
L_000001e1f699b270 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e1f68b8820_0 .net/2u *"_ivl_0", 0 0, L_000001e1f699b270;  1 drivers
v000001e1f68b6de0_0 .net *"_ivl_13", 8 0, L_000001e1f6a3b0f0;  1 drivers
v000001e1f68b6200_0 .net *"_ivl_17", 9 0, L_000001e1f6a3c590;  1 drivers
L_000001e1f699b2b8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68b74c0_0 .net/2u *"_ivl_2", 9 0, L_000001e1f699b2b8;  1 drivers
v000001e1f68b8500_0 .net "full_value", 33 0, L_000001e1f6a3aa10;  1 drivers
v000001e1f68b7ce0_0 .net "guard_bit", 0 0, L_000001e1f6a3afb0;  alias, 1 drivers
v000001e1f68b7920_0 .net "inexact_flag", 0 0, L_000001e1f6a3d670;  alias, 1 drivers
v000001e1f68b62a0_0 .net "mantisa", 22 0, L_000001e1f6a39890;  alias, 1 drivers
v000001e1f68b63e0_0 .net "shifted", 33 0, L_000001e1f6a3aab0;  1 drivers
v000001e1f68b7740_0 .net "shifts", 7 0, L_000001e1f6a3b5f0;  alias, 1 drivers
v000001e1f68b6e80_0 .net "sticky_bits", 0 0, L_000001e1f6a3b230;  alias, 1 drivers
L_000001e1f6a3aa10 .concat [ 10 23 1 0], L_000001e1f699b2b8, L_000001e1f6a39890, L_000001e1f699b270;
L_000001e1f6a3aab0 .shift/r 34, L_000001e1f6a3aa10, L_000001e1f6a3b5f0;
L_000001e1f6a3af10 .part L_000001e1f6a3aab0, 10, 24;
L_000001e1f6a3afb0 .part L_000001e1f6a3aab0, 9, 1;
L_000001e1f6a3b0f0 .part L_000001e1f6a3aab0, 0, 9;
L_000001e1f6a3b230 .reduce/or L_000001e1f6a3b0f0;
L_000001e1f6a3c590 .part L_000001e1f6a3aab0, 0, 10;
L_000001e1f6a3d670 .reduce/or L_000001e1f6a3c590;
S_000001e1f68d28d0 .scope module, "rm" "RestaMantisa" 5 294, 5 130 0, S_000001e1f68d0670;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "S";
    .port_info 1 /INPUT 23 "R";
    .port_info 2 /INPUT 1 "is_same_exp";
    .port_info 3 /INPUT 1 "is_mayus_exp";
    .port_info 4 /INPUT 8 "ExpIn";
    .port_info 5 /OUTPUT 8 "ExpOut";
    .port_info 6 /OUTPUT 23 "F";
P_000001e1f68d34c0 .param/l "BS" 0 5 130, +C4<00000000000000000000000000011111>;
P_000001e1f68d34f8 .param/l "EBS" 0 5 130, +C4<00000000000000000000000000000111>;
P_000001e1f68d3530 .param/l "MBS" 0 5 130, +C4<00000000000000000000000000010110>;
L_000001e1f6a73bc0 .functor AND 1, L_000001e1f6a47b70, L_000001e1f6a484d0, C4<1>, C4<1>;
L_000001e1f6a748e0 .functor AND 1, L_000001e1f6a3bd70, L_000001e1f6a47fd0, C4<1>, C4<1>;
L_000001e1f6a73ca0 .functor OR 1, L_000001e1f6a73bc0, L_000001e1f6a748e0, C4<0>, C4<0>;
L_000001e1f6a73d10 .functor AND 1, L_000001e1f6a47e90, L_000001e1f6a46bd0, C4<1>, C4<1>;
L_000001e1f6a73d80 .functor OR 1, L_000001e1f6a73d10, L_000001e1f6a3bd70, C4<0>, C4<0>;
L_000001e1f6a74950 .functor AND 1, L_000001e1f6a3bcd0, L_000001e1f6a47c10, C4<1>, C4<1>;
L_000001e1f6a75f30 .functor OR 1, L_000001e1f6a73d80, L_000001e1f6a74950, C4<0>, C4<0>;
L_000001e1f6a78620 .functor BUFZ 8, L_000001e1f6a4ad70, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001e1f6a77350 .functor BUFZ 23, L_000001e1f6a493d0, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
v000001e1f68f31a0_0 .net "Debe", 23 0, L_000001e1f6a47350;  1 drivers
v000001e1f68f2ca0_0 .net "Debe_e", 23 0, L_000001e1f6a464f0;  1 drivers
v000001e1f68f1d00_0 .net "ExpAux", 7 0, L_000001e1f6a468b0;  1 drivers
v000001e1f68f3240_0 .net "ExpFinal", 7 0, L_000001e1f6a4ad70;  1 drivers
v000001e1f68f1120_0 .net "ExpIn", 7 0, L_000001e1f6a3e7f0;  alias, 1 drivers
v000001e1f68f2b60_0 .net "ExpOut", 7 0, L_000001e1f6a78620;  alias, 1 drivers
v000001e1f68f2f20_0 .net "ExpOutTemp", 7 0, L_000001e1f6a46950;  1 drivers
v000001e1f68f2fc0_0 .net "F", 22 0, L_000001e1f6a77350;  alias, 1 drivers
v000001e1f68f3600_0 .net "FFinal", 22 0, L_000001e1f6a493d0;  1 drivers
v000001e1f68f18a0_0 .net "FTemp", 22 0, L_000001e1f6a46a90;  1 drivers
v000001e1f68f27a0_0 .net "FToRound", 27 0, L_000001e1f6a46ef0;  1 drivers
v000001e1f68f1da0_0 .net "F_aux", 22 0, L_000001e1f6a47d50;  1 drivers
v000001e1f68f1e40_0 .net "F_aux_e", 22 0, L_000001e1f6a47850;  1 drivers
v000001e1f68f14e0_0 .net "F_to_use", 22 0, L_000001e1f6a481b0;  1 drivers
v000001e1f68f1f80_0 .net "R", 22 0, L_000001e1f6a3e610;  alias, 1 drivers
v000001e1f68f2de0_0 .net "S", 22 0, L_000001e1f6a3d2b0;  alias, 1 drivers
L_000001e1f699b6f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f68f2980_0 .net/2u *"_ivl_327", 0 0, L_000001e1f699b6f0;  1 drivers
L_000001e1f699b738 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f68f36a0_0 .net/2u *"_ivl_332", 0 0, L_000001e1f699b738;  1 drivers
v000001e1f68f1ee0_0 .net *"_ivl_339", 0 0, L_000001e1f6a47b70;  1 drivers
v000001e1f68f2200_0 .net *"_ivl_341", 0 0, L_000001e1f6a484d0;  1 drivers
v000001e1f68f2660_0 .net *"_ivl_343", 0 0, L_000001e1f6a73bc0;  1 drivers
v000001e1f68f22a0_0 .net *"_ivl_345", 0 0, L_000001e1f6a47fd0;  1 drivers
v000001e1f68f3740_0 .net *"_ivl_347", 0 0, L_000001e1f6a748e0;  1 drivers
v000001e1f68f13a0_0 .net *"_ivl_351", 0 0, L_000001e1f6a47e90;  1 drivers
v000001e1f68f32e0_0 .net *"_ivl_353", 0 0, L_000001e1f6a46bd0;  1 drivers
v000001e1f68f3060_0 .net *"_ivl_355", 0 0, L_000001e1f6a73d10;  1 drivers
v000001e1f68f3380_0 .net *"_ivl_357", 0 0, L_000001e1f6a73d80;  1 drivers
v000001e1f68f37e0_0 .net *"_ivl_359", 0 0, L_000001e1f6a47c10;  1 drivers
v000001e1f68f3560_0 .net *"_ivl_361", 0 0, L_000001e1f6a74950;  1 drivers
v000001e1f68f19e0_0 .net *"_ivl_367", 0 0, L_000001e1f6a466d0;  1 drivers
v000001e1f68f2700_0 .net *"_ivl_372", 22 0, L_000001e1f6a469f0;  1 drivers
L_000001e1f699b7c8 .functor BUFT 1, C4<00000000000000000000000000010111>, C4<0>, C4<0>, C4<0>;
v000001e1f68f3880_0 .net/2u *"_ivl_376", 31 0, L_000001e1f699b7c8;  1 drivers
v000001e1f68f2840_0 .net *"_ivl_378", 31 0, L_000001e1f6a46c70;  1 drivers
L_000001e1f699b810 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68f2c00_0 .net *"_ivl_381", 23 0, L_000001e1f699b810;  1 drivers
v000001e1f68f1580_0 .net *"_ivl_382", 31 0, L_000001e1f6a46d10;  1 drivers
v000001e1f68f11c0_0 .net *"_ivl_387", 4 0, L_000001e1f6a46e50;  1 drivers
v000001e1f68f2020_0 .net "cond_F_shift", 0 0, L_000001e1f6a75f30;  1 drivers
v000001e1f68f1440_0 .net "cond_idx", 0 0, L_000001e1f6a73ca0;  1 drivers
v000001e1f68f23e0_0 .net "idx", 7 0, L_000001e1f6a46450;  1 drivers
v000001e1f68f1260_0 .net "idx_e", 7 0, L_000001e1f6a472b0;  1 drivers
v000001e1f68f20c0_0 .net "idx_to_use", 7 0, L_000001e1f6a470d0;  1 drivers
v000001e1f68f2340_0 .net "is_mayus_exp", 0 0, L_000001e1f6a3bcd0;  alias, 1 drivers
v000001e1f68f28e0_0 .net "is_same_exp", 0 0, L_000001e1f6a3bd70;  alias, 1 drivers
v000001e1f68f2a20_0 .net "lost_bits", 22 0, L_000001e1f6a46db0;  1 drivers
L_000001e1f6a41630 .part L_000001e1f6a3d2b0, 0, 1;
L_000001e1f6a42df0 .part L_000001e1f6a3e610, 0, 1;
L_000001e1f6a42e90 .part L_000001e1f6a47350, 0, 1;
L_000001e1f6a42cb0 .part L_000001e1f6a3e610, 0, 1;
L_000001e1f6a42030 .part L_000001e1f6a3d2b0, 0, 1;
L_000001e1f6a41ef0 .part L_000001e1f6a464f0, 0, 1;
L_000001e1f6a41bd0 .part L_000001e1f6a3d2b0, 1, 1;
L_000001e1f6a41d10 .part L_000001e1f6a3e610, 1, 1;
L_000001e1f6a41db0 .part L_000001e1f6a47350, 1, 1;
L_000001e1f6a42f30 .part L_000001e1f6a3e610, 1, 1;
L_000001e1f6a418b0 .part L_000001e1f6a3d2b0, 1, 1;
L_000001e1f6a42850 .part L_000001e1f6a464f0, 1, 1;
L_000001e1f6a414f0 .part L_000001e1f6a3d2b0, 2, 1;
L_000001e1f6a41f90 .part L_000001e1f6a3e610, 2, 1;
L_000001e1f6a42fd0 .part L_000001e1f6a47350, 2, 1;
L_000001e1f6a43610 .part L_000001e1f6a3e610, 2, 1;
L_000001e1f6a43070 .part L_000001e1f6a3d2b0, 2, 1;
L_000001e1f6a41130 .part L_000001e1f6a464f0, 2, 1;
L_000001e1f6a420d0 .part L_000001e1f6a3d2b0, 3, 1;
L_000001e1f6a41310 .part L_000001e1f6a3e610, 3, 1;
L_000001e1f6a425d0 .part L_000001e1f6a47350, 3, 1;
L_000001e1f6a436b0 .part L_000001e1f6a3e610, 3, 1;
L_000001e1f6a422b0 .part L_000001e1f6a3d2b0, 3, 1;
L_000001e1f6a431b0 .part L_000001e1f6a464f0, 3, 1;
L_000001e1f6a43110 .part L_000001e1f6a3d2b0, 4, 1;
L_000001e1f6a42350 .part L_000001e1f6a3e610, 4, 1;
L_000001e1f6a428f0 .part L_000001e1f6a47350, 4, 1;
L_000001e1f6a42990 .part L_000001e1f6a3e610, 4, 1;
L_000001e1f6a43250 .part L_000001e1f6a3d2b0, 4, 1;
L_000001e1f6a42ad0 .part L_000001e1f6a464f0, 4, 1;
L_000001e1f6a42170 .part L_000001e1f6a3d2b0, 5, 1;
L_000001e1f6a43750 .part L_000001e1f6a3e610, 5, 1;
L_000001e1f6a41e50 .part L_000001e1f6a47350, 5, 1;
L_000001e1f6a42210 .part L_000001e1f6a3e610, 5, 1;
L_000001e1f6a43390 .part L_000001e1f6a3d2b0, 5, 1;
L_000001e1f6a423f0 .part L_000001e1f6a464f0, 5, 1;
L_000001e1f6a43430 .part L_000001e1f6a3d2b0, 6, 1;
L_000001e1f6a427b0 .part L_000001e1f6a3e610, 6, 1;
L_000001e1f6a42a30 .part L_000001e1f6a47350, 6, 1;
L_000001e1f6a42490 .part L_000001e1f6a3e610, 6, 1;
L_000001e1f6a434d0 .part L_000001e1f6a3d2b0, 6, 1;
L_000001e1f6a42530 .part L_000001e1f6a464f0, 6, 1;
L_000001e1f6a42710 .part L_000001e1f6a3d2b0, 7, 1;
L_000001e1f6a42b70 .part L_000001e1f6a3e610, 7, 1;
L_000001e1f6a416d0 .part L_000001e1f6a47350, 7, 1;
L_000001e1f6a437f0 .part L_000001e1f6a3e610, 7, 1;
L_000001e1f6a43890 .part L_000001e1f6a3d2b0, 7, 1;
L_000001e1f6a411d0 .part L_000001e1f6a464f0, 7, 1;
L_000001e1f6a41270 .part L_000001e1f6a3d2b0, 8, 1;
L_000001e1f6a42c10 .part L_000001e1f6a3e610, 8, 1;
L_000001e1f6a413b0 .part L_000001e1f6a47350, 8, 1;
L_000001e1f6a41770 .part L_000001e1f6a3e610, 8, 1;
L_000001e1f6a41450 .part L_000001e1f6a3d2b0, 8, 1;
L_000001e1f6a41590 .part L_000001e1f6a464f0, 8, 1;
L_000001e1f6a41810 .part L_000001e1f6a3d2b0, 9, 1;
L_000001e1f6a41950 .part L_000001e1f6a3e610, 9, 1;
L_000001e1f6a419f0 .part L_000001e1f6a47350, 9, 1;
L_000001e1f6a41a90 .part L_000001e1f6a3e610, 9, 1;
L_000001e1f6a41b30 .part L_000001e1f6a3d2b0, 9, 1;
L_000001e1f6a452d0 .part L_000001e1f6a464f0, 9, 1;
L_000001e1f6a43e30 .part L_000001e1f6a3d2b0, 10, 1;
L_000001e1f6a44a10 .part L_000001e1f6a3e610, 10, 1;
L_000001e1f6a45910 .part L_000001e1f6a47350, 10, 1;
L_000001e1f6a44fb0 .part L_000001e1f6a3e610, 10, 1;
L_000001e1f6a45190 .part L_000001e1f6a3d2b0, 10, 1;
L_000001e1f6a45730 .part L_000001e1f6a464f0, 10, 1;
L_000001e1f6a44f10 .part L_000001e1f6a3d2b0, 11, 1;
L_000001e1f6a45c30 .part L_000001e1f6a3e610, 11, 1;
L_000001e1f6a44830 .part L_000001e1f6a47350, 11, 1;
L_000001e1f6a44b50 .part L_000001e1f6a3e610, 11, 1;
L_000001e1f6a44650 .part L_000001e1f6a3d2b0, 11, 1;
L_000001e1f6a45f50 .part L_000001e1f6a464f0, 11, 1;
L_000001e1f6a44ab0 .part L_000001e1f6a3d2b0, 12, 1;
L_000001e1f6a45ff0 .part L_000001e1f6a3e610, 12, 1;
L_000001e1f6a45550 .part L_000001e1f6a47350, 12, 1;
L_000001e1f6a43b10 .part L_000001e1f6a3e610, 12, 1;
L_000001e1f6a446f0 .part L_000001e1f6a3d2b0, 12, 1;
L_000001e1f6a44bf0 .part L_000001e1f6a464f0, 12, 1;
L_000001e1f6a443d0 .part L_000001e1f6a3d2b0, 13, 1;
L_000001e1f6a454b0 .part L_000001e1f6a3e610, 13, 1;
L_000001e1f6a455f0 .part L_000001e1f6a47350, 13, 1;
L_000001e1f6a43d90 .part L_000001e1f6a3e610, 13, 1;
L_000001e1f6a457d0 .part L_000001e1f6a3d2b0, 13, 1;
L_000001e1f6a439d0 .part L_000001e1f6a464f0, 13, 1;
L_000001e1f6a45230 .part L_000001e1f6a3d2b0, 14, 1;
L_000001e1f6a45870 .part L_000001e1f6a3e610, 14, 1;
L_000001e1f6a45b90 .part L_000001e1f6a47350, 14, 1;
L_000001e1f6a45cd0 .part L_000001e1f6a3e610, 14, 1;
L_000001e1f6a448d0 .part L_000001e1f6a3d2b0, 14, 1;
L_000001e1f6a44010 .part L_000001e1f6a464f0, 14, 1;
L_000001e1f6a44790 .part L_000001e1f6a3d2b0, 15, 1;
L_000001e1f6a450f0 .part L_000001e1f6a3e610, 15, 1;
L_000001e1f6a45690 .part L_000001e1f6a47350, 15, 1;
L_000001e1f6a459b0 .part L_000001e1f6a3e610, 15, 1;
L_000001e1f6a44470 .part L_000001e1f6a3d2b0, 15, 1;
L_000001e1f6a45a50 .part L_000001e1f6a464f0, 15, 1;
L_000001e1f6a445b0 .part L_000001e1f6a3d2b0, 16, 1;
L_000001e1f6a45af0 .part L_000001e1f6a3e610, 16, 1;
L_000001e1f6a44e70 .part L_000001e1f6a47350, 16, 1;
L_000001e1f6a45d70 .part L_000001e1f6a3e610, 16, 1;
L_000001e1f6a44c90 .part L_000001e1f6a3d2b0, 16, 1;
L_000001e1f6a45e10 .part L_000001e1f6a464f0, 16, 1;
L_000001e1f6a44970 .part L_000001e1f6a3d2b0, 17, 1;
L_000001e1f6a43ed0 .part L_000001e1f6a3e610, 17, 1;
L_000001e1f6a44d30 .part L_000001e1f6a47350, 17, 1;
L_000001e1f6a45050 .part L_000001e1f6a3e610, 17, 1;
L_000001e1f6a45eb0 .part L_000001e1f6a3d2b0, 17, 1;
L_000001e1f6a46090 .part L_000001e1f6a464f0, 17, 1;
L_000001e1f6a43930 .part L_000001e1f6a3d2b0, 18, 1;
L_000001e1f6a43f70 .part L_000001e1f6a3e610, 18, 1;
L_000001e1f6a45370 .part L_000001e1f6a47350, 18, 1;
L_000001e1f6a43a70 .part L_000001e1f6a3e610, 18, 1;
L_000001e1f6a44dd0 .part L_000001e1f6a3d2b0, 18, 1;
L_000001e1f6a45410 .part L_000001e1f6a464f0, 18, 1;
L_000001e1f6a43bb0 .part L_000001e1f6a3d2b0, 19, 1;
L_000001e1f6a43c50 .part L_000001e1f6a3e610, 19, 1;
L_000001e1f6a44510 .part L_000001e1f6a47350, 19, 1;
L_000001e1f6a43cf0 .part L_000001e1f6a3e610, 19, 1;
L_000001e1f6a440b0 .part L_000001e1f6a3d2b0, 19, 1;
L_000001e1f6a44150 .part L_000001e1f6a464f0, 19, 1;
L_000001e1f6a441f0 .part L_000001e1f6a3d2b0, 20, 1;
L_000001e1f6a44290 .part L_000001e1f6a3e610, 20, 1;
L_000001e1f6a44330 .part L_000001e1f6a47350, 20, 1;
L_000001e1f6a46b30 .part L_000001e1f6a3e610, 20, 1;
L_000001e1f6a463b0 .part L_000001e1f6a3d2b0, 20, 1;
L_000001e1f6a473f0 .part L_000001e1f6a464f0, 20, 1;
L_000001e1f6a47490 .part L_000001e1f6a3d2b0, 21, 1;
L_000001e1f6a46f90 .part L_000001e1f6a3e610, 21, 1;
L_000001e1f6a478f0 .part L_000001e1f6a47350, 21, 1;
L_000001e1f6a47ad0 .part L_000001e1f6a3e610, 21, 1;
L_000001e1f6a47990 .part L_000001e1f6a3d2b0, 21, 1;
L_000001e1f6a47cb0 .part L_000001e1f6a464f0, 21, 1;
L_000001e1f6a47530 .part L_000001e1f6a3d2b0, 22, 1;
L_000001e1f6a47030 .part L_000001e1f6a3e610, 22, 1;
L_000001e1f6a47a30 .part L_000001e1f6a47350, 22, 1;
LS_000001e1f6a47d50_0_0 .concat8 [ 1 1 1 1], L_000001e1f6a60970, L_000001e1f6a5ef30, L_000001e1f6a61770, L_000001e1f6a61150;
LS_000001e1f6a47d50_0_4 .concat8 [ 1 1 1 1], L_000001e1f6a60c80, L_000001e1f6a63a70, L_000001e1f6a62ce0, L_000001e1f6a62b90;
LS_000001e1f6a47d50_0_8 .concat8 [ 1 1 1 1], L_000001e1f6a62c70, L_000001e1f6a56100, L_000001e1f6a54ff0, L_000001e1f6a54b90;
LS_000001e1f6a47d50_0_12 .concat8 [ 1 1 1 1], L_000001e1f6a548f0, L_000001e1f6a57440, L_000001e1f6a57c90, L_000001e1f6a57210;
LS_000001e1f6a47d50_0_16 .concat8 [ 1 1 1 1], L_000001e1f6a59040, L_000001e1f6a58940, L_000001e1f6a58c50, L_000001e1f6a58400;
LS_000001e1f6a47d50_0_20 .concat8 [ 1 1 1 0], L_000001e1f6a73ed0, L_000001e1f6a745d0, L_000001e1f6a74800;
LS_000001e1f6a47d50_1_0 .concat8 [ 4 4 4 4], LS_000001e1f6a47d50_0_0, LS_000001e1f6a47d50_0_4, LS_000001e1f6a47d50_0_8, LS_000001e1f6a47d50_0_12;
LS_000001e1f6a47d50_1_4 .concat8 [ 4 3 0 0], LS_000001e1f6a47d50_0_16, LS_000001e1f6a47d50_0_20;
L_000001e1f6a47d50 .concat8 [ 16 7 0 0], LS_000001e1f6a47d50_1_0, LS_000001e1f6a47d50_1_4;
L_000001e1f6a47df0 .part L_000001e1f6a3e610, 22, 1;
L_000001e1f6a48250 .part L_000001e1f6a3d2b0, 22, 1;
L_000001e1f6a46270 .part L_000001e1f6a464f0, 22, 1;
LS_000001e1f6a47850_0_0 .concat8 [ 1 1 1 1], L_000001e1f6a60190, L_000001e1f6a61b60, L_000001e1f6a61af0, L_000001e1f6a621f0;
LS_000001e1f6a47850_0_4 .concat8 [ 1 1 1 1], L_000001e1f6a610e0, L_000001e1f6a63ae0, L_000001e1f6a638b0, L_000001e1f6a62a40;
LS_000001e1f6a47850_0_8 .concat8 [ 1 1 1 1], L_000001e1f6a64330, L_000001e1f6a55b50, L_000001e1f6a54650, L_000001e1f6a556f0;
LS_000001e1f6a47850_0_12 .concat8 [ 1 1 1 1], L_000001e1f6a56e90, L_000001e1f6a578a0, L_000001e1f6a56bf0, L_000001e1f6a566b0;
LS_000001e1f6a47850_0_16 .concat8 [ 1 1 1 1], L_000001e1f6a58a20, L_000001e1f6a58b00, L_000001e1f6a58860, L_000001e1f6a74a30;
LS_000001e1f6a47850_0_20 .concat8 [ 1 1 1 0], L_000001e1f6a73df0, L_000001e1f6a74410, L_000001e1f6a75520;
LS_000001e1f6a47850_1_0 .concat8 [ 4 4 4 4], LS_000001e1f6a47850_0_0, LS_000001e1f6a47850_0_4, LS_000001e1f6a47850_0_8, LS_000001e1f6a47850_0_12;
LS_000001e1f6a47850_1_4 .concat8 [ 4 3 0 0], LS_000001e1f6a47850_0_16, LS_000001e1f6a47850_0_20;
L_000001e1f6a47850 .concat8 [ 16 7 0 0], LS_000001e1f6a47850_1_0, LS_000001e1f6a47850_1_4;
LS_000001e1f6a47350_0_0 .concat8 [ 1 1 1 1], L_000001e1f699b6f0, L_000001e1f6a5f710, L_000001e1f6a606d0, L_000001e1f6a61e00;
LS_000001e1f6a47350_0_4 .concat8 [ 1 1 1 1], L_000001e1f6a61ee0, L_000001e1f6a60dd0, L_000001e1f6a62e30, L_000001e1f6a62ea0;
LS_000001e1f6a47350_0_8 .concat8 [ 1 1 1 1], L_000001e1f6a634c0, L_000001e1f6a62dc0, L_000001e1f6a55840, L_000001e1f6a54f10;
LS_000001e1f6a47350_0_12 .concat8 [ 1 1 1 1], L_000001e1f6a54730, L_000001e1f6a54810, L_000001e1f6a57360, L_000001e1f6a568e0;
LS_000001e1f6a47350_0_16 .concat8 [ 1 1 1 1], L_000001e1f6a57ad0, L_000001e1f6a59190, L_000001e1f6a59660, L_000001e1f6a59430;
LS_000001e1f6a47350_0_20 .concat8 [ 1 1 1 1], L_000001e1f6a582b0, L_000001e1f6a74bf0, L_000001e1f6a74f00, L_000001e1f6a75210;
LS_000001e1f6a47350_1_0 .concat8 [ 4 4 4 4], LS_000001e1f6a47350_0_0, LS_000001e1f6a47350_0_4, LS_000001e1f6a47350_0_8, LS_000001e1f6a47350_0_12;
LS_000001e1f6a47350_1_4 .concat8 [ 4 4 0 0], LS_000001e1f6a47350_0_16, LS_000001e1f6a47350_0_20;
L_000001e1f6a47350 .concat8 [ 16 8 0 0], LS_000001e1f6a47350_1_0, LS_000001e1f6a47350_1_4;
LS_000001e1f6a464f0_0_0 .concat8 [ 1 1 1 1], L_000001e1f699b738, L_000001e1f6a5f320, L_000001e1f6a612a0, L_000001e1f6a61a10;
LS_000001e1f6a464f0_0_4 .concat8 [ 1 1 1 1], L_000001e1f6a61380, L_000001e1f6a61850, L_000001e1f6a63920, L_000001e1f6a62730;
LS_000001e1f6a464f0_0_8 .concat8 [ 1 1 1 1], L_000001e1f6a62960, L_000001e1f6a64250, L_000001e1f6a54f80, L_000001e1f6a56090;
LS_000001e1f6a464f0_0_12 .concat8 [ 1 1 1 1], L_000001e1f6a55060, L_000001e1f6a577c0, L_000001e1f6a574b0, L_000001e1f6a56250;
LS_000001e1f6a464f0_0_16 .concat8 [ 1 1 1 1], L_000001e1f6a56560, L_000001e1f6a59900, L_000001e1f6a589b0, L_000001e1f6a57e50;
LS_000001e1f6a464f0_0_20 .concat8 [ 1 1 1 1], L_000001e1f6a746b0, L_000001e1f6a75590, L_000001e1f6a752f0, L_000001e1f6a744f0;
LS_000001e1f6a464f0_1_0 .concat8 [ 4 4 4 4], LS_000001e1f6a464f0_0_0, LS_000001e1f6a464f0_0_4, LS_000001e1f6a464f0_0_8, LS_000001e1f6a464f0_0_12;
LS_000001e1f6a464f0_1_4 .concat8 [ 4 4 0 0], LS_000001e1f6a464f0_0_16, LS_000001e1f6a464f0_0_20;
L_000001e1f6a464f0 .concat8 [ 16 8 0 0], LS_000001e1f6a464f0_1_0, LS_000001e1f6a464f0_1_4;
L_000001e1f6a46450 .ufunc/vec4 TD_tb_alu_sum_32.DUT.U_SUB.rm.first_one_9bits, 8, L_000001e1f6a47d50 (v000001e1f68b8460_0) S_000001e1f68cf090;
L_000001e1f6a472b0 .ufunc/vec4 TD_tb_alu_sum_32.DUT.U_SUB.rm.first_one_9bits, 8, L_000001e1f6a47850 (v000001e1f68b8460_0) S_000001e1f68cf090;
L_000001e1f6a47b70 .reduce/nor L_000001e1f6a3bcd0;
L_000001e1f6a484d0 .reduce/nor L_000001e1f6a3bd70;
L_000001e1f6a47fd0 .part L_000001e1f6a47350, 23, 1;
L_000001e1f6a47e90 .reduce/nor L_000001e1f6a3bcd0;
L_000001e1f6a46bd0 .part L_000001e1f6a464f0, 23, 1;
L_000001e1f6a47c10 .part L_000001e1f6a47350, 23, 1;
L_000001e1f6a470d0 .functor MUXZ 8, L_000001e1f6a46450, L_000001e1f6a472b0, L_000001e1f6a73ca0, C4<>;
L_000001e1f6a466d0 .reduce/nor L_000001e1f6a3bcd0;
L_000001e1f6a481b0 .functor MUXZ 23, L_000001e1f6a47d50, L_000001e1f6a47850, L_000001e1f6a466d0, C4<>;
L_000001e1f6a46950 .functor MUXZ 8, L_000001e1f6a3e7f0, L_000001e1f6a468b0, L_000001e1f6a75f30, C4<>;
L_000001e1f6a469f0 .shift/l 23, L_000001e1f6a481b0, L_000001e1f6a470d0;
L_000001e1f6a46a90 .functor MUXZ 23, L_000001e1f6a481b0, L_000001e1f6a469f0, L_000001e1f6a75f30, C4<>;
L_000001e1f6a46c70 .concat [ 8 24 0 0], L_000001e1f6a470d0, L_000001e1f699b810;
L_000001e1f6a46d10 .arith/sub 32, L_000001e1f699b7c8, L_000001e1f6a46c70;
L_000001e1f6a46db0 .shift/r 23, L_000001e1f6a481b0, L_000001e1f6a46d10;
L_000001e1f6a46e50 .part L_000001e1f6a46db0, 0, 5;
L_000001e1f6a46ef0 .concat [ 5 23 0 0], L_000001e1f6a46e50, L_000001e1f6a46a90;
L_000001e1f6a4af50 .part L_000001e1f6a46ef0, 0, 15;
S_000001e1f68cf090 .scope function.vec4.s8, "first_one_9bits" "first_one_9bits" 5 142, 5 142 0, S_000001e1f68d28d0;
 .timescale -9 -12;
; Variable first_one_9bits is vec4 return value of scope S_000001e1f68cf090
v000001e1f68b79c0_0 .var "found", 0 0;
v000001e1f68b7f60_0 .var/i "idx", 31 0;
v000001e1f68b8460_0 .var "val", 22 0;
TD_tb_alu_sum_32.DUT.U_SUB.rm.first_one_9bits ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f68b79c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 22, 0, 32;
    %store/vec4 v000001e1f68b7f60_0, 0, 32;
T_3.12 ;
    %load/vec4 v000001e1f68b7f60_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_3.13, 5;
    %load/vec4 v000001e1f68b8460_0;
    %load/vec4 v000001e1f68b7f60_0;
    %part/s 1;
    %load/vec4 v000001e1f68b79c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v000001e1f68b7f60_0;
    %sub;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f68b79c0_0, 0, 1;
T_3.14 ;
    %load/vec4 v000001e1f68b7f60_0;
    %subi 1, 0, 32;
    %store/vec4 v000001e1f68b7f60_0, 0, 32;
    %jmp T_3.12;
T_3.13 ;
    %end;
S_000001e1f68d2a60 .scope generate, "genblk1[0]" "genblk1[0]" 5 168, 5 168 0, S_000001e1f68d28d0;
 .timescale -9 -12;
P_000001e1f67452e0 .param/l "i" 0 5 168, +C4<00>;
S_000001e1f68cfd10 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f68d2a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a60200 .functor NOT 1, L_000001e1f6a41630, C4<0>, C4<0>, C4<0>;
L_000001e1f6a5fb00 .functor AND 1, L_000001e1f6a60200, L_000001e1f6a42df0, C4<1>, C4<1>;
L_000001e1f6a5fb70 .functor NOT 1, L_000001e1f6a41630, C4<0>, C4<0>, C4<0>;
L_000001e1f6a5ee50 .functor AND 1, L_000001e1f6a5fb70, L_000001e1f6a42e90, C4<1>, C4<1>;
L_000001e1f6a60580 .functor OR 1, L_000001e1f6a5fb00, L_000001e1f6a5ee50, C4<0>, C4<0>;
L_000001e1f6a60120 .functor AND 1, L_000001e1f6a42df0, L_000001e1f6a42e90, C4<1>, C4<1>;
L_000001e1f6a5f710 .functor OR 1, L_000001e1f6a60580, L_000001e1f6a60120, C4<0>, C4<0>;
L_000001e1f6a5fc50 .functor XOR 1, L_000001e1f6a41630, L_000001e1f6a42df0, C4<0>, C4<0>;
L_000001e1f6a60970 .functor XOR 1, L_000001e1f6a5fc50, L_000001e1f6a42e90, C4<0>, C4<0>;
v000001e1f68b77e0_0 .net "Debe", 0 0, L_000001e1f6a5f710;  1 drivers
v000001e1f68b6660_0 .net "Din", 0 0, L_000001e1f6a42e90;  1 drivers
v000001e1f68b7d80_0 .net "Dout", 0 0, L_000001e1f6a60970;  1 drivers
v000001e1f68b7e20_0 .net "Ri", 0 0, L_000001e1f6a42df0;  1 drivers
v000001e1f68b85a0_0 .net "Si", 0 0, L_000001e1f6a41630;  1 drivers
v000001e1f68b8640_0 .net *"_ivl_0", 0 0, L_000001e1f6a60200;  1 drivers
v000001e1f68b6480_0 .net *"_ivl_10", 0 0, L_000001e1f6a60120;  1 drivers
v000001e1f68b8280_0 .net *"_ivl_14", 0 0, L_000001e1f6a5fc50;  1 drivers
v000001e1f68b7600_0 .net *"_ivl_2", 0 0, L_000001e1f6a5fb00;  1 drivers
v000001e1f68b8140_0 .net *"_ivl_4", 0 0, L_000001e1f6a5fb70;  1 drivers
v000001e1f68b6ca0_0 .net *"_ivl_6", 0 0, L_000001e1f6a5ee50;  1 drivers
v000001e1f68b6700_0 .net *"_ivl_8", 0 0, L_000001e1f6a60580;  1 drivers
S_000001e1f68cf9f0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f68d2a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a5eec0 .functor NOT 1, L_000001e1f6a42cb0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a5fbe0 .functor AND 1, L_000001e1f6a5eec0, L_000001e1f6a42030, C4<1>, C4<1>;
L_000001e1f6a5fcc0 .functor NOT 1, L_000001e1f6a42cb0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a605f0 .functor AND 1, L_000001e1f6a5fcc0, L_000001e1f6a41ef0, C4<1>, C4<1>;
L_000001e1f6a60430 .functor OR 1, L_000001e1f6a5fbe0, L_000001e1f6a605f0, C4<0>, C4<0>;
L_000001e1f6a5f240 .functor AND 1, L_000001e1f6a42030, L_000001e1f6a41ef0, C4<1>, C4<1>;
L_000001e1f6a5f320 .functor OR 1, L_000001e1f6a60430, L_000001e1f6a5f240, C4<0>, C4<0>;
L_000001e1f6a60510 .functor XOR 1, L_000001e1f6a42cb0, L_000001e1f6a42030, C4<0>, C4<0>;
L_000001e1f6a60190 .functor XOR 1, L_000001e1f6a60510, L_000001e1f6a41ef0, C4<0>, C4<0>;
v000001e1f68b6340_0 .net "Debe", 0 0, L_000001e1f6a5f320;  1 drivers
v000001e1f68b6c00_0 .net "Din", 0 0, L_000001e1f6a41ef0;  1 drivers
v000001e1f68b76a0_0 .net "Dout", 0 0, L_000001e1f6a60190;  1 drivers
v000001e1f68b7b00_0 .net "Ri", 0 0, L_000001e1f6a42030;  1 drivers
v000001e1f68b7c40_0 .net "Si", 0 0, L_000001e1f6a42cb0;  1 drivers
v000001e1f68b60c0_0 .net *"_ivl_0", 0 0, L_000001e1f6a5eec0;  1 drivers
v000001e1f68b6ac0_0 .net *"_ivl_10", 0 0, L_000001e1f6a5f240;  1 drivers
v000001e1f68b6b60_0 .net *"_ivl_14", 0 0, L_000001e1f6a60510;  1 drivers
v000001e1f68b6f20_0 .net *"_ivl_2", 0 0, L_000001e1f6a5fbe0;  1 drivers
v000001e1f68b6d40_0 .net *"_ivl_4", 0 0, L_000001e1f6a5fcc0;  1 drivers
v000001e1f68b8000_0 .net *"_ivl_6", 0 0, L_000001e1f6a605f0;  1 drivers
v000001e1f68b7880_0 .net *"_ivl_8", 0 0, L_000001e1f6a60430;  1 drivers
S_000001e1f68d0fd0 .scope generate, "genblk1[1]" "genblk1[1]" 5 168, 5 168 0, S_000001e1f68d28d0;
 .timescale -9 -12;
P_000001e1f67453e0 .param/l "i" 0 5 168, +C4<01>;
S_000001e1f68d0030 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f68d0fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a5fd30 .functor NOT 1, L_000001e1f6a41bd0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a602e0 .functor AND 1, L_000001e1f6a5fd30, L_000001e1f6a41d10, C4<1>, C4<1>;
L_000001e1f6a5fef0 .functor NOT 1, L_000001e1f6a41bd0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a5f390 .functor AND 1, L_000001e1f6a5fef0, L_000001e1f6a41db0, C4<1>, C4<1>;
L_000001e1f6a604a0 .functor OR 1, L_000001e1f6a602e0, L_000001e1f6a5f390, C4<0>, C4<0>;
L_000001e1f6a60660 .functor AND 1, L_000001e1f6a41d10, L_000001e1f6a41db0, C4<1>, C4<1>;
L_000001e1f6a606d0 .functor OR 1, L_000001e1f6a604a0, L_000001e1f6a60660, C4<0>, C4<0>;
L_000001e1f6a609e0 .functor XOR 1, L_000001e1f6a41bd0, L_000001e1f6a41d10, C4<0>, C4<0>;
L_000001e1f6a5ef30 .functor XOR 1, L_000001e1f6a609e0, L_000001e1f6a41db0, C4<0>, C4<0>;
v000001e1f68b6fc0_0 .net "Debe", 0 0, L_000001e1f6a606d0;  1 drivers
v000001e1f68b7ba0_0 .net "Din", 0 0, L_000001e1f6a41db0;  1 drivers
v000001e1f68b80a0_0 .net "Dout", 0 0, L_000001e1f6a5ef30;  1 drivers
v000001e1f68b8320_0 .net "Ri", 0 0, L_000001e1f6a41d10;  1 drivers
v000001e1f68b7060_0 .net "Si", 0 0, L_000001e1f6a41bd0;  1 drivers
v000001e1f68b83c0_0 .net *"_ivl_0", 0 0, L_000001e1f6a5fd30;  1 drivers
v000001e1f68b7a60_0 .net *"_ivl_10", 0 0, L_000001e1f6a60660;  1 drivers
v000001e1f68b8780_0 .net *"_ivl_14", 0 0, L_000001e1f6a609e0;  1 drivers
v000001e1f68b6160_0 .net *"_ivl_2", 0 0, L_000001e1f6a602e0;  1 drivers
v000001e1f68b6520_0 .net *"_ivl_4", 0 0, L_000001e1f6a5fef0;  1 drivers
v000001e1f68b67a0_0 .net *"_ivl_6", 0 0, L_000001e1f6a5f390;  1 drivers
v000001e1f68b6840_0 .net *"_ivl_8", 0 0, L_000001e1f6a604a0;  1 drivers
S_000001e1f68d1160 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f68d0fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a5f160 .functor NOT 1, L_000001e1f6a42f30, C4<0>, C4<0>, C4<0>;
L_000001e1f6a61f50 .functor AND 1, L_000001e1f6a5f160, L_000001e1f6a418b0, C4<1>, C4<1>;
L_000001e1f6a62420 .functor NOT 1, L_000001e1f6a42f30, C4<0>, C4<0>, C4<0>;
L_000001e1f6a619a0 .functor AND 1, L_000001e1f6a62420, L_000001e1f6a42850, C4<1>, C4<1>;
L_000001e1f6a60e40 .functor OR 1, L_000001e1f6a61f50, L_000001e1f6a619a0, C4<0>, C4<0>;
L_000001e1f6a611c0 .functor AND 1, L_000001e1f6a418b0, L_000001e1f6a42850, C4<1>, C4<1>;
L_000001e1f6a612a0 .functor OR 1, L_000001e1f6a60e40, L_000001e1f6a611c0, C4<0>, C4<0>;
L_000001e1f6a625e0 .functor XOR 1, L_000001e1f6a42f30, L_000001e1f6a418b0, C4<0>, C4<0>;
L_000001e1f6a61b60 .functor XOR 1, L_000001e1f6a625e0, L_000001e1f6a42850, C4<0>, C4<0>;
v000001e1f68b68e0_0 .net "Debe", 0 0, L_000001e1f6a612a0;  1 drivers
v000001e1f68b6980_0 .net "Din", 0 0, L_000001e1f6a42850;  1 drivers
v000001e1f68b6a20_0 .net "Dout", 0 0, L_000001e1f6a61b60;  1 drivers
v000001e1f68b7100_0 .net "Ri", 0 0, L_000001e1f6a418b0;  1 drivers
v000001e1f68b71a0_0 .net "Si", 0 0, L_000001e1f6a42f30;  1 drivers
v000001e1f68b7240_0 .net *"_ivl_0", 0 0, L_000001e1f6a5f160;  1 drivers
v000001e1f68b72e0_0 .net *"_ivl_10", 0 0, L_000001e1f6a611c0;  1 drivers
v000001e1f68b7380_0 .net *"_ivl_14", 0 0, L_000001e1f6a625e0;  1 drivers
v000001e1f68b7420_0 .net *"_ivl_2", 0 0, L_000001e1f6a61f50;  1 drivers
v000001e1f68b7560_0 .net *"_ivl_4", 0 0, L_000001e1f6a62420;  1 drivers
v000001e1f68ba800_0 .net *"_ivl_6", 0 0, L_000001e1f6a619a0;  1 drivers
v000001e1f68b9720_0 .net *"_ivl_8", 0 0, L_000001e1f6a60e40;  1 drivers
S_000001e1f68d1c50 .scope generate, "genblk1[2]" "genblk1[2]" 5 168, 5 168 0, S_000001e1f68d28d0;
 .timescale -9 -12;
P_000001e1f6746f60 .param/l "i" 0 5 168, +C4<010>;
S_000001e1f68d2d80 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f68d1c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a614d0 .functor NOT 1, L_000001e1f6a414f0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a61d90 .functor AND 1, L_000001e1f6a614d0, L_000001e1f6a41f90, C4<1>, C4<1>;
L_000001e1f6a61bd0 .functor NOT 1, L_000001e1f6a414f0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a61000 .functor AND 1, L_000001e1f6a61bd0, L_000001e1f6a42fd0, C4<1>, C4<1>;
L_000001e1f6a61700 .functor OR 1, L_000001e1f6a61d90, L_000001e1f6a61000, C4<0>, C4<0>;
L_000001e1f6a60ac0 .functor AND 1, L_000001e1f6a41f90, L_000001e1f6a42fd0, C4<1>, C4<1>;
L_000001e1f6a61e00 .functor OR 1, L_000001e1f6a61700, L_000001e1f6a60ac0, C4<0>, C4<0>;
L_000001e1f6a61c40 .functor XOR 1, L_000001e1f6a414f0, L_000001e1f6a41f90, C4<0>, C4<0>;
L_000001e1f6a61770 .functor XOR 1, L_000001e1f6a61c40, L_000001e1f6a42fd0, C4<0>, C4<0>;
v000001e1f68b8aa0_0 .net "Debe", 0 0, L_000001e1f6a61e00;  1 drivers
v000001e1f68b8b40_0 .net "Din", 0 0, L_000001e1f6a42fd0;  1 drivers
v000001e1f68b9b80_0 .net "Dout", 0 0, L_000001e1f6a61770;  1 drivers
v000001e1f68bac60_0 .net "Ri", 0 0, L_000001e1f6a41f90;  1 drivers
v000001e1f68b8c80_0 .net "Si", 0 0, L_000001e1f6a414f0;  1 drivers
v000001e1f68b97c0_0 .net *"_ivl_0", 0 0, L_000001e1f6a614d0;  1 drivers
v000001e1f68ba580_0 .net *"_ivl_10", 0 0, L_000001e1f6a60ac0;  1 drivers
v000001e1f68ba120_0 .net *"_ivl_14", 0 0, L_000001e1f6a61c40;  1 drivers
v000001e1f68b9860_0 .net *"_ivl_2", 0 0, L_000001e1f6a61d90;  1 drivers
v000001e1f68b95e0_0 .net *"_ivl_4", 0 0, L_000001e1f6a61bd0;  1 drivers
v000001e1f68bada0_0 .net *"_ivl_6", 0 0, L_000001e1f6a61000;  1 drivers
v000001e1f68b9a40_0 .net *"_ivl_8", 0 0, L_000001e1f6a61700;  1 drivers
S_000001e1f68d12f0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f68d1c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a61cb0 .functor NOT 1, L_000001e1f6a43610, C4<0>, C4<0>, C4<0>;
L_000001e1f6a62500 .functor AND 1, L_000001e1f6a61cb0, L_000001e1f6a43070, C4<1>, C4<1>;
L_000001e1f6a61930 .functor NOT 1, L_000001e1f6a43610, C4<0>, C4<0>, C4<0>;
L_000001e1f6a62490 .functor AND 1, L_000001e1f6a61930, L_000001e1f6a41130, C4<1>, C4<1>;
L_000001e1f6a61690 .functor OR 1, L_000001e1f6a62500, L_000001e1f6a62490, C4<0>, C4<0>;
L_000001e1f6a62340 .functor AND 1, L_000001e1f6a43070, L_000001e1f6a41130, C4<1>, C4<1>;
L_000001e1f6a61a10 .functor OR 1, L_000001e1f6a61690, L_000001e1f6a62340, C4<0>, C4<0>;
L_000001e1f6a61a80 .functor XOR 1, L_000001e1f6a43610, L_000001e1f6a43070, C4<0>, C4<0>;
L_000001e1f6a61af0 .functor XOR 1, L_000001e1f6a61a80, L_000001e1f6a41130, C4<0>, C4<0>;
v000001e1f68bae40_0 .net "Debe", 0 0, L_000001e1f6a61a10;  1 drivers
v000001e1f68bad00_0 .net "Din", 0 0, L_000001e1f6a41130;  1 drivers
v000001e1f68b9900_0 .net "Dout", 0 0, L_000001e1f6a61af0;  1 drivers
v000001e1f68ba760_0 .net "Ri", 0 0, L_000001e1f6a43070;  1 drivers
v000001e1f68b9cc0_0 .net "Si", 0 0, L_000001e1f6a43610;  1 drivers
v000001e1f68ba8a0_0 .net *"_ivl_0", 0 0, L_000001e1f6a61cb0;  1 drivers
v000001e1f68b9f40_0 .net *"_ivl_10", 0 0, L_000001e1f6a62340;  1 drivers
v000001e1f68b8dc0_0 .net *"_ivl_14", 0 0, L_000001e1f6a61a80;  1 drivers
v000001e1f68ba4e0_0 .net *"_ivl_2", 0 0, L_000001e1f6a62500;  1 drivers
v000001e1f68b8be0_0 .net *"_ivl_4", 0 0, L_000001e1f6a61930;  1 drivers
v000001e1f68b88c0_0 .net *"_ivl_6", 0 0, L_000001e1f6a62490;  1 drivers
v000001e1f68baee0_0 .net *"_ivl_8", 0 0, L_000001e1f6a61690;  1 drivers
S_000001e1f68d1930 .scope generate, "genblk1[3]" "genblk1[3]" 5 168, 5 168 0, S_000001e1f68d28d0;
 .timescale -9 -12;
P_000001e1f6747160 .param/l "i" 0 5 168, +C4<011>;
S_000001e1f68cfea0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f68d1930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a62260 .functor NOT 1, L_000001e1f6a420d0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a61d20 .functor AND 1, L_000001e1f6a62260, L_000001e1f6a41310, C4<1>, C4<1>;
L_000001e1f6a61230 .functor NOT 1, L_000001e1f6a420d0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a61fc0 .functor AND 1, L_000001e1f6a61230, L_000001e1f6a425d0, C4<1>, C4<1>;
L_000001e1f6a60b30 .functor OR 1, L_000001e1f6a61d20, L_000001e1f6a61fc0, C4<0>, C4<0>;
L_000001e1f6a61e70 .functor AND 1, L_000001e1f6a41310, L_000001e1f6a425d0, C4<1>, C4<1>;
L_000001e1f6a61ee0 .functor OR 1, L_000001e1f6a60b30, L_000001e1f6a61e70, C4<0>, C4<0>;
L_000001e1f6a622d0 .functor XOR 1, L_000001e1f6a420d0, L_000001e1f6a41310, C4<0>, C4<0>;
L_000001e1f6a61150 .functor XOR 1, L_000001e1f6a622d0, L_000001e1f6a425d0, C4<0>, C4<0>;
v000001e1f68ba080_0 .net "Debe", 0 0, L_000001e1f6a61ee0;  1 drivers
v000001e1f68ba3a0_0 .net "Din", 0 0, L_000001e1f6a425d0;  1 drivers
v000001e1f68ba300_0 .net "Dout", 0 0, L_000001e1f6a61150;  1 drivers
v000001e1f68b8d20_0 .net "Ri", 0 0, L_000001e1f6a41310;  1 drivers
v000001e1f68b9180_0 .net "Si", 0 0, L_000001e1f6a420d0;  1 drivers
v000001e1f68b9220_0 .net *"_ivl_0", 0 0, L_000001e1f6a62260;  1 drivers
v000001e1f68bab20_0 .net *"_ivl_10", 0 0, L_000001e1f6a61e70;  1 drivers
v000001e1f68ba440_0 .net *"_ivl_14", 0 0, L_000001e1f6a622d0;  1 drivers
v000001e1f68bb020_0 .net *"_ivl_2", 0 0, L_000001e1f6a61d20;  1 drivers
v000001e1f68b9fe0_0 .net *"_ivl_4", 0 0, L_000001e1f6a61230;  1 drivers
v000001e1f68b92c0_0 .net *"_ivl_6", 0 0, L_000001e1f6a61fc0;  1 drivers
v000001e1f68b9d60_0 .net *"_ivl_8", 0 0, L_000001e1f6a60b30;  1 drivers
S_000001e1f68d17a0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f68d1930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a62110 .functor NOT 1, L_000001e1f6a436b0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a62030 .functor AND 1, L_000001e1f6a62110, L_000001e1f6a422b0, C4<1>, C4<1>;
L_000001e1f6a61540 .functor NOT 1, L_000001e1f6a436b0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a620a0 .functor AND 1, L_000001e1f6a61540, L_000001e1f6a431b0, C4<1>, C4<1>;
L_000001e1f6a62180 .functor OR 1, L_000001e1f6a62030, L_000001e1f6a620a0, C4<0>, C4<0>;
L_000001e1f6a61310 .functor AND 1, L_000001e1f6a422b0, L_000001e1f6a431b0, C4<1>, C4<1>;
L_000001e1f6a61380 .functor OR 1, L_000001e1f6a62180, L_000001e1f6a61310, C4<0>, C4<0>;
L_000001e1f6a60d60 .functor XOR 1, L_000001e1f6a436b0, L_000001e1f6a422b0, C4<0>, C4<0>;
L_000001e1f6a621f0 .functor XOR 1, L_000001e1f6a60d60, L_000001e1f6a431b0, C4<0>, C4<0>;
v000001e1f68baf80_0 .net "Debe", 0 0, L_000001e1f6a61380;  1 drivers
v000001e1f68ba260_0 .net "Din", 0 0, L_000001e1f6a431b0;  1 drivers
v000001e1f68ba620_0 .net "Dout", 0 0, L_000001e1f6a621f0;  1 drivers
v000001e1f68b8e60_0 .net "Ri", 0 0, L_000001e1f6a422b0;  1 drivers
v000001e1f68ba6c0_0 .net "Si", 0 0, L_000001e1f6a436b0;  1 drivers
v000001e1f68b9ea0_0 .net *"_ivl_0", 0 0, L_000001e1f6a62110;  1 drivers
v000001e1f68b8f00_0 .net *"_ivl_10", 0 0, L_000001e1f6a61310;  1 drivers
v000001e1f68ba940_0 .net *"_ivl_14", 0 0, L_000001e1f6a60d60;  1 drivers
v000001e1f68ba9e0_0 .net *"_ivl_2", 0 0, L_000001e1f6a62030;  1 drivers
v000001e1f68b8960_0 .net *"_ivl_4", 0 0, L_000001e1f6a61540;  1 drivers
v000001e1f68b9e00_0 .net *"_ivl_6", 0 0, L_000001e1f6a620a0;  1 drivers
v000001e1f68b8a00_0 .net *"_ivl_8", 0 0, L_000001e1f6a62180;  1 drivers
S_000001e1f68d2100 .scope generate, "genblk1[4]" "genblk1[4]" 5 168, 5 168 0, S_000001e1f68d28d0;
 .timescale -9 -12;
P_000001e1f6746be0 .param/l "i" 0 5 168, +C4<0100>;
S_000001e1f68d2290 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f68d2100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a623b0 .functor NOT 1, L_000001e1f6a43110, C4<0>, C4<0>, C4<0>;
L_000001e1f6a62570 .functor AND 1, L_000001e1f6a623b0, L_000001e1f6a42350, C4<1>, C4<1>;
L_000001e1f6a60a50 .functor NOT 1, L_000001e1f6a43110, C4<0>, C4<0>, C4<0>;
L_000001e1f6a617e0 .functor AND 1, L_000001e1f6a60a50, L_000001e1f6a428f0, C4<1>, C4<1>;
L_000001e1f6a60ba0 .functor OR 1, L_000001e1f6a62570, L_000001e1f6a617e0, C4<0>, C4<0>;
L_000001e1f6a60c10 .functor AND 1, L_000001e1f6a42350, L_000001e1f6a428f0, C4<1>, C4<1>;
L_000001e1f6a60dd0 .functor OR 1, L_000001e1f6a60ba0, L_000001e1f6a60c10, C4<0>, C4<0>;
L_000001e1f6a615b0 .functor XOR 1, L_000001e1f6a43110, L_000001e1f6a42350, C4<0>, C4<0>;
L_000001e1f6a60c80 .functor XOR 1, L_000001e1f6a615b0, L_000001e1f6a428f0, C4<0>, C4<0>;
v000001e1f68ba1c0_0 .net "Debe", 0 0, L_000001e1f6a60dd0;  1 drivers
v000001e1f68baa80_0 .net "Din", 0 0, L_000001e1f6a428f0;  1 drivers
v000001e1f68b8fa0_0 .net "Dout", 0 0, L_000001e1f6a60c80;  1 drivers
v000001e1f68b9040_0 .net "Ri", 0 0, L_000001e1f6a42350;  1 drivers
v000001e1f68babc0_0 .net "Si", 0 0, L_000001e1f6a43110;  1 drivers
v000001e1f68b90e0_0 .net *"_ivl_0", 0 0, L_000001e1f6a623b0;  1 drivers
v000001e1f68b9360_0 .net *"_ivl_10", 0 0, L_000001e1f6a60c10;  1 drivers
v000001e1f68b9400_0 .net *"_ivl_14", 0 0, L_000001e1f6a615b0;  1 drivers
v000001e1f68b94a0_0 .net *"_ivl_2", 0 0, L_000001e1f6a62570;  1 drivers
v000001e1f68b9540_0 .net *"_ivl_4", 0 0, L_000001e1f6a60a50;  1 drivers
v000001e1f68b9680_0 .net *"_ivl_6", 0 0, L_000001e1f6a617e0;  1 drivers
v000001e1f68b99a0_0 .net *"_ivl_8", 0 0, L_000001e1f6a60ba0;  1 drivers
S_000001e1f68d2bf0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f68d2100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a60cf0 .functor NOT 1, L_000001e1f6a42990, C4<0>, C4<0>, C4<0>;
L_000001e1f6a61620 .functor AND 1, L_000001e1f6a60cf0, L_000001e1f6a43250, C4<1>, C4<1>;
L_000001e1f6a60eb0 .functor NOT 1, L_000001e1f6a42990, C4<0>, C4<0>, C4<0>;
L_000001e1f6a60f20 .functor AND 1, L_000001e1f6a60eb0, L_000001e1f6a42ad0, C4<1>, C4<1>;
L_000001e1f6a60f90 .functor OR 1, L_000001e1f6a61620, L_000001e1f6a60f20, C4<0>, C4<0>;
L_000001e1f6a61070 .functor AND 1, L_000001e1f6a43250, L_000001e1f6a42ad0, C4<1>, C4<1>;
L_000001e1f6a61850 .functor OR 1, L_000001e1f6a60f90, L_000001e1f6a61070, C4<0>, C4<0>;
L_000001e1f6a618c0 .functor XOR 1, L_000001e1f6a42990, L_000001e1f6a43250, C4<0>, C4<0>;
L_000001e1f6a610e0 .functor XOR 1, L_000001e1f6a618c0, L_000001e1f6a42ad0, C4<0>, C4<0>;
v000001e1f68b9ae0_0 .net "Debe", 0 0, L_000001e1f6a61850;  1 drivers
v000001e1f68b9c20_0 .net "Din", 0 0, L_000001e1f6a42ad0;  1 drivers
v000001e1f68bcd80_0 .net "Dout", 0 0, L_000001e1f6a610e0;  1 drivers
v000001e1f68bbe80_0 .net "Ri", 0 0, L_000001e1f6a43250;  1 drivers
v000001e1f68bbde0_0 .net "Si", 0 0, L_000001e1f6a42990;  1 drivers
v000001e1f68bb2a0_0 .net *"_ivl_0", 0 0, L_000001e1f6a60cf0;  1 drivers
v000001e1f68bc420_0 .net *"_ivl_10", 0 0, L_000001e1f6a61070;  1 drivers
v000001e1f68bc7e0_0 .net *"_ivl_14", 0 0, L_000001e1f6a618c0;  1 drivers
v000001e1f68bce20_0 .net *"_ivl_2", 0 0, L_000001e1f6a61620;  1 drivers
v000001e1f68bcc40_0 .net *"_ivl_4", 0 0, L_000001e1f6a60eb0;  1 drivers
v000001e1f68bc1a0_0 .net *"_ivl_6", 0 0, L_000001e1f6a60f20;  1 drivers
v000001e1f68bcec0_0 .net *"_ivl_8", 0 0, L_000001e1f6a60f90;  1 drivers
S_000001e1f68cfb80 .scope generate, "genblk1[5]" "genblk1[5]" 5 168, 5 168 0, S_000001e1f68d28d0;
 .timescale -9 -12;
P_000001e1f6746260 .param/l "i" 0 5 168, +C4<0101>;
S_000001e1f68d2420 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f68cfb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a613f0 .functor NOT 1, L_000001e1f6a42170, C4<0>, C4<0>, C4<0>;
L_000001e1f6a61460 .functor AND 1, L_000001e1f6a613f0, L_000001e1f6a43750, C4<1>, C4<1>;
L_000001e1f6a62f10 .functor NOT 1, L_000001e1f6a42170, C4<0>, C4<0>, C4<0>;
L_000001e1f6a626c0 .functor AND 1, L_000001e1f6a62f10, L_000001e1f6a41e50, C4<1>, C4<1>;
L_000001e1f6a63a00 .functor OR 1, L_000001e1f6a61460, L_000001e1f6a626c0, C4<0>, C4<0>;
L_000001e1f6a63760 .functor AND 1, L_000001e1f6a43750, L_000001e1f6a41e50, C4<1>, C4<1>;
L_000001e1f6a62e30 .functor OR 1, L_000001e1f6a63a00, L_000001e1f6a63760, C4<0>, C4<0>;
L_000001e1f6a63060 .functor XOR 1, L_000001e1f6a42170, L_000001e1f6a43750, C4<0>, C4<0>;
L_000001e1f6a63a70 .functor XOR 1, L_000001e1f6a63060, L_000001e1f6a41e50, C4<0>, C4<0>;
v000001e1f68bcce0_0 .net "Debe", 0 0, L_000001e1f6a62e30;  1 drivers
v000001e1f68bb3e0_0 .net "Din", 0 0, L_000001e1f6a41e50;  1 drivers
v000001e1f68bcb00_0 .net "Dout", 0 0, L_000001e1f6a63a70;  1 drivers
v000001e1f68bc100_0 .net "Ri", 0 0, L_000001e1f6a43750;  1 drivers
v000001e1f68bc380_0 .net "Si", 0 0, L_000001e1f6a42170;  1 drivers
v000001e1f68bb340_0 .net *"_ivl_0", 0 0, L_000001e1f6a613f0;  1 drivers
v000001e1f68bc6a0_0 .net *"_ivl_10", 0 0, L_000001e1f6a63760;  1 drivers
v000001e1f68bbfc0_0 .net *"_ivl_14", 0 0, L_000001e1f6a63060;  1 drivers
v000001e1f68bbb60_0 .net *"_ivl_2", 0 0, L_000001e1f6a61460;  1 drivers
v000001e1f68bc600_0 .net *"_ivl_4", 0 0, L_000001e1f6a62f10;  1 drivers
v000001e1f68bc560_0 .net *"_ivl_6", 0 0, L_000001e1f6a626c0;  1 drivers
v000001e1f68bb200_0 .net *"_ivl_8", 0 0, L_000001e1f6a63a00;  1 drivers
S_000001e1f68d2740 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f68cfb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a63220 .functor NOT 1, L_000001e1f6a42210, C4<0>, C4<0>, C4<0>;
L_000001e1f6a62650 .functor AND 1, L_000001e1f6a63220, L_000001e1f6a43390, C4<1>, C4<1>;
L_000001e1f6a63d80 .functor NOT 1, L_000001e1f6a42210, C4<0>, C4<0>, C4<0>;
L_000001e1f6a63e60 .functor AND 1, L_000001e1f6a63d80, L_000001e1f6a423f0, C4<1>, C4<1>;
L_000001e1f6a63f40 .functor OR 1, L_000001e1f6a62650, L_000001e1f6a63e60, C4<0>, C4<0>;
L_000001e1f6a64170 .functor AND 1, L_000001e1f6a43390, L_000001e1f6a423f0, C4<1>, C4<1>;
L_000001e1f6a63920 .functor OR 1, L_000001e1f6a63f40, L_000001e1f6a64170, C4<0>, C4<0>;
L_000001e1f6a63fb0 .functor XOR 1, L_000001e1f6a42210, L_000001e1f6a43390, C4<0>, C4<0>;
L_000001e1f6a63ae0 .functor XOR 1, L_000001e1f6a63fb0, L_000001e1f6a423f0, C4<0>, C4<0>;
v000001e1f68bcf60_0 .net "Debe", 0 0, L_000001e1f6a63920;  1 drivers
v000001e1f68bb840_0 .net "Din", 0 0, L_000001e1f6a423f0;  1 drivers
v000001e1f68bb8e0_0 .net "Dout", 0 0, L_000001e1f6a63ae0;  1 drivers
v000001e1f68bbc00_0 .net "Ri", 0 0, L_000001e1f6a43390;  1 drivers
v000001e1f68bbf20_0 .net "Si", 0 0, L_000001e1f6a42210;  1 drivers
v000001e1f68bca60_0 .net *"_ivl_0", 0 0, L_000001e1f6a63220;  1 drivers
v000001e1f68bc240_0 .net *"_ivl_10", 0 0, L_000001e1f6a64170;  1 drivers
v000001e1f68bc060_0 .net *"_ivl_14", 0 0, L_000001e1f6a63fb0;  1 drivers
v000001e1f68bb480_0 .net *"_ivl_2", 0 0, L_000001e1f6a62650;  1 drivers
v000001e1f68bbca0_0 .net *"_ivl_4", 0 0, L_000001e1f6a63d80;  1 drivers
v000001e1f68bb980_0 .net *"_ivl_6", 0 0, L_000001e1f6a63e60;  1 drivers
v000001e1f68bc740_0 .net *"_ivl_8", 0 0, L_000001e1f6a63f40;  1 drivers
S_000001e1f68cf3b0 .scope generate, "genblk1[6]" "genblk1[6]" 5 168, 5 168 0, S_000001e1f68d28d0;
 .timescale -9 -12;
P_000001e1f67462e0 .param/l "i" 0 5 168, +C4<0110>;
S_000001e1f68cf540 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f68cf3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a63bc0 .functor NOT 1, L_000001e1f6a43430, C4<0>, C4<0>, C4<0>;
L_000001e1f6a64020 .functor AND 1, L_000001e1f6a63bc0, L_000001e1f6a427b0, C4<1>, C4<1>;
L_000001e1f6a627a0 .functor NOT 1, L_000001e1f6a43430, C4<0>, C4<0>, C4<0>;
L_000001e1f6a635a0 .functor AND 1, L_000001e1f6a627a0, L_000001e1f6a42a30, C4<1>, C4<1>;
L_000001e1f6a62ff0 .functor OR 1, L_000001e1f6a64020, L_000001e1f6a635a0, C4<0>, C4<0>;
L_000001e1f6a631b0 .functor AND 1, L_000001e1f6a427b0, L_000001e1f6a42a30, C4<1>, C4<1>;
L_000001e1f6a62ea0 .functor OR 1, L_000001e1f6a62ff0, L_000001e1f6a631b0, C4<0>, C4<0>;
L_000001e1f6a63990 .functor XOR 1, L_000001e1f6a43430, L_000001e1f6a427b0, C4<0>, C4<0>;
L_000001e1f6a62ce0 .functor XOR 1, L_000001e1f6a63990, L_000001e1f6a42a30, C4<0>, C4<0>;
v000001e1f68bb520_0 .net "Debe", 0 0, L_000001e1f6a62ea0;  1 drivers
v000001e1f68bb160_0 .net "Din", 0 0, L_000001e1f6a42a30;  1 drivers
v000001e1f68bc2e0_0 .net "Dout", 0 0, L_000001e1f6a62ce0;  1 drivers
v000001e1f68bc4c0_0 .net "Ri", 0 0, L_000001e1f6a427b0;  1 drivers
v000001e1f68bcba0_0 .net "Si", 0 0, L_000001e1f6a43430;  1 drivers
v000001e1f68bc880_0 .net *"_ivl_0", 0 0, L_000001e1f6a63bc0;  1 drivers
v000001e1f68bb5c0_0 .net *"_ivl_10", 0 0, L_000001e1f6a631b0;  1 drivers
v000001e1f68bb660_0 .net *"_ivl_14", 0 0, L_000001e1f6a63990;  1 drivers
v000001e1f68bc920_0 .net *"_ivl_2", 0 0, L_000001e1f6a64020;  1 drivers
v000001e1f68bbd40_0 .net *"_ivl_4", 0 0, L_000001e1f6a627a0;  1 drivers
v000001e1f68bc9c0_0 .net *"_ivl_6", 0 0, L_000001e1f6a635a0;  1 drivers
v000001e1f68bb0c0_0 .net *"_ivl_8", 0 0, L_000001e1f6a62ff0;  1 drivers
S_000001e1f68cf6d0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f68cf3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a63b50 .functor NOT 1, L_000001e1f6a42490, C4<0>, C4<0>, C4<0>;
L_000001e1f6a64090 .functor AND 1, L_000001e1f6a63b50, L_000001e1f6a434d0, C4<1>, C4<1>;
L_000001e1f6a63610 .functor NOT 1, L_000001e1f6a42490, C4<0>, C4<0>, C4<0>;
L_000001e1f6a62ab0 .functor AND 1, L_000001e1f6a63610, L_000001e1f6a42530, C4<1>, C4<1>;
L_000001e1f6a63c30 .functor OR 1, L_000001e1f6a64090, L_000001e1f6a62ab0, C4<0>, C4<0>;
L_000001e1f6a633e0 .functor AND 1, L_000001e1f6a434d0, L_000001e1f6a42530, C4<1>, C4<1>;
L_000001e1f6a62730 .functor OR 1, L_000001e1f6a63c30, L_000001e1f6a633e0, C4<0>, C4<0>;
L_000001e1f6a62810 .functor XOR 1, L_000001e1f6a42490, L_000001e1f6a434d0, C4<0>, C4<0>;
L_000001e1f6a638b0 .functor XOR 1, L_000001e1f6a62810, L_000001e1f6a42530, C4<0>, C4<0>;
v000001e1f68bb700_0 .net "Debe", 0 0, L_000001e1f6a62730;  1 drivers
v000001e1f68bb7a0_0 .net "Din", 0 0, L_000001e1f6a42530;  1 drivers
v000001e1f68bba20_0 .net "Dout", 0 0, L_000001e1f6a638b0;  1 drivers
v000001e1f68bbac0_0 .net "Ri", 0 0, L_000001e1f6a434d0;  1 drivers
v000001e1f689e920_0 .net "Si", 0 0, L_000001e1f6a42490;  1 drivers
v000001e1f689eec0_0 .net *"_ivl_0", 0 0, L_000001e1f6a63b50;  1 drivers
v000001e1f689f640_0 .net *"_ivl_10", 0 0, L_000001e1f6a633e0;  1 drivers
v000001e1f689f500_0 .net *"_ivl_14", 0 0, L_000001e1f6a62810;  1 drivers
v000001e1f689e060_0 .net *"_ivl_2", 0 0, L_000001e1f6a64090;  1 drivers
v000001e1f689f780_0 .net *"_ivl_4", 0 0, L_000001e1f6a63610;  1 drivers
v000001e1f689e7e0_0 .net *"_ivl_6", 0 0, L_000001e1f6a62ab0;  1 drivers
v000001e1f689eba0_0 .net *"_ivl_8", 0 0, L_000001e1f6a63c30;  1 drivers
S_000001e1f68d0800 .scope generate, "genblk1[7]" "genblk1[7]" 5 168, 5 168 0, S_000001e1f68d28d0;
 .timescale -9 -12;
P_000001e1f6746d20 .param/l "i" 0 5 168, +C4<0111>;
S_000001e1f68cf860 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f68d0800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a63ca0 .functor NOT 1, L_000001e1f6a42710, C4<0>, C4<0>, C4<0>;
L_000001e1f6a63290 .functor AND 1, L_000001e1f6a63ca0, L_000001e1f6a42b70, C4<1>, C4<1>;
L_000001e1f6a63d10 .functor NOT 1, L_000001e1f6a42710, C4<0>, C4<0>, C4<0>;
L_000001e1f6a63df0 .functor AND 1, L_000001e1f6a63d10, L_000001e1f6a416d0, C4<1>, C4<1>;
L_000001e1f6a64100 .functor OR 1, L_000001e1f6a63290, L_000001e1f6a63df0, C4<0>, C4<0>;
L_000001e1f6a630d0 .functor AND 1, L_000001e1f6a42b70, L_000001e1f6a416d0, C4<1>, C4<1>;
L_000001e1f6a634c0 .functor OR 1, L_000001e1f6a64100, L_000001e1f6a630d0, C4<0>, C4<0>;
L_000001e1f6a63ed0 .functor XOR 1, L_000001e1f6a42710, L_000001e1f6a42b70, C4<0>, C4<0>;
L_000001e1f6a62b90 .functor XOR 1, L_000001e1f6a63ed0, L_000001e1f6a416d0, C4<0>, C4<0>;
v000001e1f689e240_0 .net "Debe", 0 0, L_000001e1f6a634c0;  1 drivers
v000001e1f689e100_0 .net "Din", 0 0, L_000001e1f6a416d0;  1 drivers
v000001e1f689f140_0 .net "Dout", 0 0, L_000001e1f6a62b90;  1 drivers
v000001e1f689dca0_0 .net "Ri", 0 0, L_000001e1f6a42b70;  1 drivers
v000001e1f689e2e0_0 .net "Si", 0 0, L_000001e1f6a42710;  1 drivers
v000001e1f689d7a0_0 .net *"_ivl_0", 0 0, L_000001e1f6a63ca0;  1 drivers
v000001e1f689e880_0 .net *"_ivl_10", 0 0, L_000001e1f6a630d0;  1 drivers
v000001e1f689ec40_0 .net *"_ivl_14", 0 0, L_000001e1f6a63ed0;  1 drivers
v000001e1f689eb00_0 .net *"_ivl_2", 0 0, L_000001e1f6a63290;  1 drivers
v000001e1f689e420_0 .net *"_ivl_4", 0 0, L_000001e1f6a63d10;  1 drivers
v000001e1f689ee20_0 .net *"_ivl_6", 0 0, L_000001e1f6a63df0;  1 drivers
v000001e1f689e9c0_0 .net *"_ivl_8", 0 0, L_000001e1f6a64100;  1 drivers
S_000001e1f68d0350 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f68d0800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a62b20 .functor NOT 1, L_000001e1f6a437f0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a641e0 .functor AND 1, L_000001e1f6a62b20, L_000001e1f6a43890, C4<1>, C4<1>;
L_000001e1f6a63140 .functor NOT 1, L_000001e1f6a437f0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a63680 .functor AND 1, L_000001e1f6a63140, L_000001e1f6a411d0, C4<1>, C4<1>;
L_000001e1f6a62880 .functor OR 1, L_000001e1f6a641e0, L_000001e1f6a63680, C4<0>, C4<0>;
L_000001e1f6a628f0 .functor AND 1, L_000001e1f6a43890, L_000001e1f6a411d0, C4<1>, C4<1>;
L_000001e1f6a62960 .functor OR 1, L_000001e1f6a62880, L_000001e1f6a628f0, C4<0>, C4<0>;
L_000001e1f6a629d0 .functor XOR 1, L_000001e1f6a437f0, L_000001e1f6a43890, C4<0>, C4<0>;
L_000001e1f6a62a40 .functor XOR 1, L_000001e1f6a629d0, L_000001e1f6a411d0, C4<0>, C4<0>;
v000001e1f689da20_0 .net "Debe", 0 0, L_000001e1f6a62960;  1 drivers
v000001e1f689e560_0 .net "Din", 0 0, L_000001e1f6a411d0;  1 drivers
v000001e1f689dac0_0 .net "Dout", 0 0, L_000001e1f6a62a40;  1 drivers
v000001e1f689ef60_0 .net "Ri", 0 0, L_000001e1f6a43890;  1 drivers
v000001e1f689e1a0_0 .net "Si", 0 0, L_000001e1f6a437f0;  1 drivers
v000001e1f689ea60_0 .net *"_ivl_0", 0 0, L_000001e1f6a62b20;  1 drivers
v000001e1f689e380_0 .net *"_ivl_10", 0 0, L_000001e1f6a628f0;  1 drivers
v000001e1f689df20_0 .net *"_ivl_14", 0 0, L_000001e1f6a629d0;  1 drivers
v000001e1f689dc00_0 .net *"_ivl_2", 0 0, L_000001e1f6a641e0;  1 drivers
v000001e1f689e4c0_0 .net *"_ivl_4", 0 0, L_000001e1f6a63140;  1 drivers
v000001e1f689f1e0_0 .net *"_ivl_6", 0 0, L_000001e1f6a63680;  1 drivers
v000001e1f689e740_0 .net *"_ivl_8", 0 0, L_000001e1f6a62880;  1 drivers
S_000001e1f68d04e0 .scope generate, "genblk1[8]" "genblk1[8]" 5 168, 5 168 0, S_000001e1f68d28d0;
 .timescale -9 -12;
P_000001e1f67465a0 .param/l "i" 0 5 168, +C4<01000>;
S_000001e1f68d1480 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f68d04e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a636f0 .functor NOT 1, L_000001e1f6a41270, C4<0>, C4<0>, C4<0>;
L_000001e1f6a63300 .functor AND 1, L_000001e1f6a636f0, L_000001e1f6a42c10, C4<1>, C4<1>;
L_000001e1f6a637d0 .functor NOT 1, L_000001e1f6a41270, C4<0>, C4<0>, C4<0>;
L_000001e1f6a63840 .functor AND 1, L_000001e1f6a637d0, L_000001e1f6a413b0, C4<1>, C4<1>;
L_000001e1f6a62c00 .functor OR 1, L_000001e1f6a63300, L_000001e1f6a63840, C4<0>, C4<0>;
L_000001e1f6a62f80 .functor AND 1, L_000001e1f6a42c10, L_000001e1f6a413b0, C4<1>, C4<1>;
L_000001e1f6a62dc0 .functor OR 1, L_000001e1f6a62c00, L_000001e1f6a62f80, C4<0>, C4<0>;
L_000001e1f6a62d50 .functor XOR 1, L_000001e1f6a41270, L_000001e1f6a42c10, C4<0>, C4<0>;
L_000001e1f6a62c70 .functor XOR 1, L_000001e1f6a62d50, L_000001e1f6a413b0, C4<0>, C4<0>;
v000001e1f689ece0_0 .net "Debe", 0 0, L_000001e1f6a62dc0;  1 drivers
v000001e1f689ed80_0 .net "Din", 0 0, L_000001e1f6a413b0;  1 drivers
v000001e1f689dfc0_0 .net "Dout", 0 0, L_000001e1f6a62c70;  1 drivers
v000001e1f689d200_0 .net "Ri", 0 0, L_000001e1f6a42c10;  1 drivers
v000001e1f689e600_0 .net "Si", 0 0, L_000001e1f6a41270;  1 drivers
v000001e1f689dd40_0 .net *"_ivl_0", 0 0, L_000001e1f6a636f0;  1 drivers
v000001e1f689d5c0_0 .net *"_ivl_10", 0 0, L_000001e1f6a62f80;  1 drivers
v000001e1f689f6e0_0 .net *"_ivl_14", 0 0, L_000001e1f6a62d50;  1 drivers
v000001e1f689e6a0_0 .net *"_ivl_2", 0 0, L_000001e1f6a63300;  1 drivers
v000001e1f689f000_0 .net *"_ivl_4", 0 0, L_000001e1f6a637d0;  1 drivers
v000001e1f689dde0_0 .net *"_ivl_6", 0 0, L_000001e1f6a63840;  1 drivers
v000001e1f689d3e0_0 .net *"_ivl_8", 0 0, L_000001e1f6a62c00;  1 drivers
S_000001e1f68d0990 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f68d04e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a63370 .functor NOT 1, L_000001e1f6a41770, C4<0>, C4<0>, C4<0>;
L_000001e1f6a63450 .functor AND 1, L_000001e1f6a63370, L_000001e1f6a41450, C4<1>, C4<1>;
L_000001e1f6a63530 .functor NOT 1, L_000001e1f6a41770, C4<0>, C4<0>, C4<0>;
L_000001e1f6a64410 .functor AND 1, L_000001e1f6a63530, L_000001e1f6a41590, C4<1>, C4<1>;
L_000001e1f6a64480 .functor OR 1, L_000001e1f6a63450, L_000001e1f6a64410, C4<0>, C4<0>;
L_000001e1f6a644f0 .functor AND 1, L_000001e1f6a41450, L_000001e1f6a41590, C4<1>, C4<1>;
L_000001e1f6a64250 .functor OR 1, L_000001e1f6a64480, L_000001e1f6a644f0, C4<0>, C4<0>;
L_000001e1f6a642c0 .functor XOR 1, L_000001e1f6a41770, L_000001e1f6a41450, C4<0>, C4<0>;
L_000001e1f6a64330 .functor XOR 1, L_000001e1f6a642c0, L_000001e1f6a41590, C4<0>, C4<0>;
v000001e1f689d700_0 .net "Debe", 0 0, L_000001e1f6a64250;  1 drivers
v000001e1f689f0a0_0 .net "Din", 0 0, L_000001e1f6a41590;  1 drivers
v000001e1f689f280_0 .net "Dout", 0 0, L_000001e1f6a64330;  1 drivers
v000001e1f689d520_0 .net "Ri", 0 0, L_000001e1f6a41450;  1 drivers
v000001e1f689f320_0 .net "Si", 0 0, L_000001e1f6a41770;  1 drivers
v000001e1f689d2a0_0 .net *"_ivl_0", 0 0, L_000001e1f6a63370;  1 drivers
v000001e1f689de80_0 .net *"_ivl_10", 0 0, L_000001e1f6a644f0;  1 drivers
v000001e1f689f3c0_0 .net *"_ivl_14", 0 0, L_000001e1f6a642c0;  1 drivers
v000001e1f689f460_0 .net *"_ivl_2", 0 0, L_000001e1f6a63450;  1 drivers
v000001e1f689f820_0 .net *"_ivl_4", 0 0, L_000001e1f6a63530;  1 drivers
v000001e1f689f5a0_0 .net *"_ivl_6", 0 0, L_000001e1f6a64410;  1 drivers
v000001e1f689d0c0_0 .net *"_ivl_8", 0 0, L_000001e1f6a64480;  1 drivers
S_000001e1f68d1610 .scope generate, "genblk1[9]" "genblk1[9]" 5 168, 5 168 0, S_000001e1f68d28d0;
 .timescale -9 -12;
P_000001e1f6747a60 .param/l "i" 0 5 168, +C4<01001>;
S_000001e1f68d51e0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f68d1610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a643a0 .functor NOT 1, L_000001e1f6a41810, C4<0>, C4<0>, C4<0>;
L_000001e1f6a561e0 .functor AND 1, L_000001e1f6a643a0, L_000001e1f6a41950, C4<1>, C4<1>;
L_000001e1f6a55920 .functor NOT 1, L_000001e1f6a41810, C4<0>, C4<0>, C4<0>;
L_000001e1f6a55d80 .functor AND 1, L_000001e1f6a55920, L_000001e1f6a419f0, C4<1>, C4<1>;
L_000001e1f6a54ea0 .functor OR 1, L_000001e1f6a561e0, L_000001e1f6a55d80, C4<0>, C4<0>;
L_000001e1f6a549d0 .functor AND 1, L_000001e1f6a41950, L_000001e1f6a419f0, C4<1>, C4<1>;
L_000001e1f6a55840 .functor OR 1, L_000001e1f6a54ea0, L_000001e1f6a549d0, C4<0>, C4<0>;
L_000001e1f6a54c00 .functor XOR 1, L_000001e1f6a41810, L_000001e1f6a41950, C4<0>, C4<0>;
L_000001e1f6a56100 .functor XOR 1, L_000001e1f6a54c00, L_000001e1f6a419f0, C4<0>, C4<0>;
v000001e1f689d160_0 .net "Debe", 0 0, L_000001e1f6a55840;  1 drivers
v000001e1f689d340_0 .net "Din", 0 0, L_000001e1f6a419f0;  1 drivers
v000001e1f689d480_0 .net "Dout", 0 0, L_000001e1f6a56100;  1 drivers
v000001e1f689d660_0 .net "Ri", 0 0, L_000001e1f6a41950;  1 drivers
v000001e1f689d840_0 .net "Si", 0 0, L_000001e1f6a41810;  1 drivers
v000001e1f689d8e0_0 .net *"_ivl_0", 0 0, L_000001e1f6a643a0;  1 drivers
v000001e1f689d980_0 .net *"_ivl_10", 0 0, L_000001e1f6a549d0;  1 drivers
v000001e1f689db60_0 .net *"_ivl_14", 0 0, L_000001e1f6a54c00;  1 drivers
v000001e1f68e1540_0 .net *"_ivl_2", 0 0, L_000001e1f6a561e0;  1 drivers
v000001e1f68e0820_0 .net *"_ivl_4", 0 0, L_000001e1f6a55920;  1 drivers
v000001e1f68e19a0_0 .net *"_ivl_6", 0 0, L_000001e1f6a55d80;  1 drivers
v000001e1f68e14a0_0 .net *"_ivl_8", 0 0, L_000001e1f6a54ea0;  1 drivers
S_000001e1f68d4240 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f68d1610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a55fb0 .functor NOT 1, L_000001e1f6a41a90, C4<0>, C4<0>, C4<0>;
L_000001e1f6a55290 .functor AND 1, L_000001e1f6a55fb0, L_000001e1f6a41b30, C4<1>, C4<1>;
L_000001e1f6a555a0 .functor NOT 1, L_000001e1f6a41a90, C4<0>, C4<0>, C4<0>;
L_000001e1f6a55f40 .functor AND 1, L_000001e1f6a555a0, L_000001e1f6a452d0, C4<1>, C4<1>;
L_000001e1f6a55e60 .functor OR 1, L_000001e1f6a55290, L_000001e1f6a55f40, C4<0>, C4<0>;
L_000001e1f6a55140 .functor AND 1, L_000001e1f6a41b30, L_000001e1f6a452d0, C4<1>, C4<1>;
L_000001e1f6a54f80 .functor OR 1, L_000001e1f6a55e60, L_000001e1f6a55140, C4<0>, C4<0>;
L_000001e1f6a55300 .functor XOR 1, L_000001e1f6a41a90, L_000001e1f6a41b30, C4<0>, C4<0>;
L_000001e1f6a55b50 .functor XOR 1, L_000001e1f6a55300, L_000001e1f6a452d0, C4<0>, C4<0>;
v000001e1f68e0460_0 .net "Debe", 0 0, L_000001e1f6a54f80;  1 drivers
v000001e1f68dfe20_0 .net "Din", 0 0, L_000001e1f6a452d0;  1 drivers
v000001e1f68e1f40_0 .net "Dout", 0 0, L_000001e1f6a55b50;  1 drivers
v000001e1f68e0d20_0 .net "Ri", 0 0, L_000001e1f6a41b30;  1 drivers
v000001e1f68e00a0_0 .net "Si", 0 0, L_000001e1f6a41a90;  1 drivers
v000001e1f68e1040_0 .net *"_ivl_0", 0 0, L_000001e1f6a55fb0;  1 drivers
v000001e1f68dfba0_0 .net *"_ivl_10", 0 0, L_000001e1f6a55140;  1 drivers
v000001e1f68e1ae0_0 .net *"_ivl_14", 0 0, L_000001e1f6a55300;  1 drivers
v000001e1f68e15e0_0 .net *"_ivl_2", 0 0, L_000001e1f6a55290;  1 drivers
v000001e1f68e12c0_0 .net *"_ivl_4", 0 0, L_000001e1f6a555a0;  1 drivers
v000001e1f68e1a40_0 .net *"_ivl_6", 0 0, L_000001e1f6a55f40;  1 drivers
v000001e1f68e10e0_0 .net *"_ivl_8", 0 0, L_000001e1f6a55e60;  1 drivers
S_000001e1f68d43d0 .scope generate, "genblk1[10]" "genblk1[10]" 5 168, 5 168 0, S_000001e1f68d28d0;
 .timescale -9 -12;
P_000001e1f6747b20 .param/l "i" 0 5 168, +C4<01010>;
S_000001e1f68d78f0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f68d43d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a56020 .functor NOT 1, L_000001e1f6a43e30, C4<0>, C4<0>, C4<0>;
L_000001e1f6a551b0 .functor AND 1, L_000001e1f6a56020, L_000001e1f6a44a10, C4<1>, C4<1>;
L_000001e1f6a54ab0 .functor NOT 1, L_000001e1f6a43e30, C4<0>, C4<0>, C4<0>;
L_000001e1f6a55610 .functor AND 1, L_000001e1f6a54ab0, L_000001e1f6a45910, C4<1>, C4<1>;
L_000001e1f6a55a00 .functor OR 1, L_000001e1f6a551b0, L_000001e1f6a55610, C4<0>, C4<0>;
L_000001e1f6a55370 .functor AND 1, L_000001e1f6a44a10, L_000001e1f6a45910, C4<1>, C4<1>;
L_000001e1f6a54f10 .functor OR 1, L_000001e1f6a55a00, L_000001e1f6a55370, C4<0>, C4<0>;
L_000001e1f6a55450 .functor XOR 1, L_000001e1f6a43e30, L_000001e1f6a44a10, C4<0>, C4<0>;
L_000001e1f6a54ff0 .functor XOR 1, L_000001e1f6a55450, L_000001e1f6a45910, C4<0>, C4<0>;
v000001e1f68e1180_0 .net "Debe", 0 0, L_000001e1f6a54f10;  1 drivers
v000001e1f68e1d60_0 .net "Din", 0 0, L_000001e1f6a45910;  1 drivers
v000001e1f68dfc40_0 .net "Dout", 0 0, L_000001e1f6a54ff0;  1 drivers
v000001e1f68e0fa0_0 .net "Ri", 0 0, L_000001e1f6a44a10;  1 drivers
v000001e1f68e1cc0_0 .net "Si", 0 0, L_000001e1f6a43e30;  1 drivers
v000001e1f68dff60_0 .net *"_ivl_0", 0 0, L_000001e1f6a56020;  1 drivers
v000001e1f68e1b80_0 .net *"_ivl_10", 0 0, L_000001e1f6a55370;  1 drivers
v000001e1f68e1680_0 .net *"_ivl_14", 0 0, L_000001e1f6a55450;  1 drivers
v000001e1f68e08c0_0 .net *"_ivl_2", 0 0, L_000001e1f6a551b0;  1 drivers
v000001e1f68e1fe0_0 .net *"_ivl_4", 0 0, L_000001e1f6a54ab0;  1 drivers
v000001e1f68e1400_0 .net *"_ivl_6", 0 0, L_000001e1f6a55610;  1 drivers
v000001e1f68e0e60_0 .net *"_ivl_8", 0 0, L_000001e1f6a55a00;  1 drivers
S_000001e1f68d7440 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f68d43d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a558b0 .functor NOT 1, L_000001e1f6a44fb0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a55990 .functor AND 1, L_000001e1f6a558b0, L_000001e1f6a45190, C4<1>, C4<1>;
L_000001e1f6a55a70 .functor NOT 1, L_000001e1f6a44fb0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a553e0 .functor AND 1, L_000001e1f6a55a70, L_000001e1f6a45730, C4<1>, C4<1>;
L_000001e1f6a54b20 .functor OR 1, L_000001e1f6a55990, L_000001e1f6a553e0, C4<0>, C4<0>;
L_000001e1f6a55ae0 .functor AND 1, L_000001e1f6a45190, L_000001e1f6a45730, C4<1>, C4<1>;
L_000001e1f6a56090 .functor OR 1, L_000001e1f6a54b20, L_000001e1f6a55ae0, C4<0>, C4<0>;
L_000001e1f6a56170 .functor XOR 1, L_000001e1f6a44fb0, L_000001e1f6a45190, C4<0>, C4<0>;
L_000001e1f6a54650 .functor XOR 1, L_000001e1f6a56170, L_000001e1f6a45730, C4<0>, C4<0>;
v000001e1f68e1c20_0 .net "Debe", 0 0, L_000001e1f6a56090;  1 drivers
v000001e1f68e1e00_0 .net "Din", 0 0, L_000001e1f6a45730;  1 drivers
v000001e1f68e1ea0_0 .net "Dout", 0 0, L_000001e1f6a54650;  1 drivers
v000001e1f68e0f00_0 .net "Ri", 0 0, L_000001e1f6a45190;  1 drivers
v000001e1f68e17c0_0 .net "Si", 0 0, L_000001e1f6a44fb0;  1 drivers
v000001e1f68e0000_0 .net *"_ivl_0", 0 0, L_000001e1f6a558b0;  1 drivers
v000001e1f68e2080_0 .net *"_ivl_10", 0 0, L_000001e1f6a55ae0;  1 drivers
v000001e1f68e1720_0 .net *"_ivl_14", 0 0, L_000001e1f6a56170;  1 drivers
v000001e1f68e1220_0 .net *"_ivl_2", 0 0, L_000001e1f6a55990;  1 drivers
v000001e1f68e0320_0 .net *"_ivl_4", 0 0, L_000001e1f6a55a70;  1 drivers
v000001e1f68df920_0 .net *"_ivl_6", 0 0, L_000001e1f6a553e0;  1 drivers
v000001e1f68df9c0_0 .net *"_ivl_8", 0 0, L_000001e1f6a54b20;  1 drivers
S_000001e1f68d6180 .scope generate, "genblk1[11]" "genblk1[11]" 5 168, 5 168 0, S_000001e1f68d28d0;
 .timescale -9 -12;
P_000001e1f67480e0 .param/l "i" 0 5 168, +C4<01011>;
S_000001e1f68d5370 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f68d6180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a55ed0 .functor NOT 1, L_000001e1f6a44f10, C4<0>, C4<0>, C4<0>;
L_000001e1f6a546c0 .functor AND 1, L_000001e1f6a55ed0, L_000001e1f6a45c30, C4<1>, C4<1>;
L_000001e1f6a55bc0 .functor NOT 1, L_000001e1f6a44f10, C4<0>, C4<0>, C4<0>;
L_000001e1f6a55c30 .functor AND 1, L_000001e1f6a55bc0, L_000001e1f6a44830, C4<1>, C4<1>;
L_000001e1f6a54a40 .functor OR 1, L_000001e1f6a546c0, L_000001e1f6a55c30, C4<0>, C4<0>;
L_000001e1f6a55ca0 .functor AND 1, L_000001e1f6a45c30, L_000001e1f6a44830, C4<1>, C4<1>;
L_000001e1f6a54730 .functor OR 1, L_000001e1f6a54a40, L_000001e1f6a55ca0, C4<0>, C4<0>;
L_000001e1f6a55d10 .functor XOR 1, L_000001e1f6a44f10, L_000001e1f6a45c30, C4<0>, C4<0>;
L_000001e1f6a54b90 .functor XOR 1, L_000001e1f6a55d10, L_000001e1f6a44830, C4<0>, C4<0>;
v000001e1f68e0780_0 .net "Debe", 0 0, L_000001e1f6a54730;  1 drivers
v000001e1f68e0640_0 .net "Din", 0 0, L_000001e1f6a44830;  1 drivers
v000001e1f68e0140_0 .net "Dout", 0 0, L_000001e1f6a54b90;  1 drivers
v000001e1f68e1360_0 .net "Ri", 0 0, L_000001e1f6a45c30;  1 drivers
v000001e1f68dfa60_0 .net "Si", 0 0, L_000001e1f6a44f10;  1 drivers
v000001e1f68dfb00_0 .net *"_ivl_0", 0 0, L_000001e1f6a55ed0;  1 drivers
v000001e1f68e1860_0 .net *"_ivl_10", 0 0, L_000001e1f6a55ca0;  1 drivers
v000001e1f68e01e0_0 .net *"_ivl_14", 0 0, L_000001e1f6a55d10;  1 drivers
v000001e1f68e1900_0 .net *"_ivl_2", 0 0, L_000001e1f6a546c0;  1 drivers
v000001e1f68e0be0_0 .net *"_ivl_4", 0 0, L_000001e1f6a55bc0;  1 drivers
v000001e1f68dfce0_0 .net *"_ivl_6", 0 0, L_000001e1f6a55c30;  1 drivers
v000001e1f68e0280_0 .net *"_ivl_8", 0 0, L_000001e1f6a54a40;  1 drivers
S_000001e1f68d5820 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f68d6180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a54c70 .functor NOT 1, L_000001e1f6a44b50, C4<0>, C4<0>, C4<0>;
L_000001e1f6a54ce0 .functor AND 1, L_000001e1f6a54c70, L_000001e1f6a44650, C4<1>, C4<1>;
L_000001e1f6a54d50 .functor NOT 1, L_000001e1f6a44b50, C4<0>, C4<0>, C4<0>;
L_000001e1f6a54dc0 .functor AND 1, L_000001e1f6a54d50, L_000001e1f6a45f50, C4<1>, C4<1>;
L_000001e1f6a55220 .functor OR 1, L_000001e1f6a54ce0, L_000001e1f6a54dc0, C4<0>, C4<0>;
L_000001e1f6a547a0 .functor AND 1, L_000001e1f6a44650, L_000001e1f6a45f50, C4<1>, C4<1>;
L_000001e1f6a55060 .functor OR 1, L_000001e1f6a55220, L_000001e1f6a547a0, C4<0>, C4<0>;
L_000001e1f6a554c0 .functor XOR 1, L_000001e1f6a44b50, L_000001e1f6a44650, C4<0>, C4<0>;
L_000001e1f6a556f0 .functor XOR 1, L_000001e1f6a554c0, L_000001e1f6a45f50, C4<0>, C4<0>;
v000001e1f68e03c0_0 .net "Debe", 0 0, L_000001e1f6a55060;  1 drivers
v000001e1f68e0a00_0 .net "Din", 0 0, L_000001e1f6a45f50;  1 drivers
v000001e1f68e0500_0 .net "Dout", 0 0, L_000001e1f6a556f0;  1 drivers
v000001e1f68e0aa0_0 .net "Ri", 0 0, L_000001e1f6a44650;  1 drivers
v000001e1f68dfd80_0 .net "Si", 0 0, L_000001e1f6a44b50;  1 drivers
v000001e1f68dfec0_0 .net *"_ivl_0", 0 0, L_000001e1f6a54c70;  1 drivers
v000001e1f68e05a0_0 .net *"_ivl_10", 0 0, L_000001e1f6a547a0;  1 drivers
v000001e1f68e06e0_0 .net *"_ivl_14", 0 0, L_000001e1f6a554c0;  1 drivers
v000001e1f68e0960_0 .net *"_ivl_2", 0 0, L_000001e1f6a54ce0;  1 drivers
v000001e1f68e0b40_0 .net *"_ivl_4", 0 0, L_000001e1f6a54d50;  1 drivers
v000001e1f68e0c80_0 .net *"_ivl_6", 0 0, L_000001e1f6a54dc0;  1 drivers
v000001e1f68e0dc0_0 .net *"_ivl_8", 0 0, L_000001e1f6a55220;  1 drivers
S_000001e1f68d67c0 .scope generate, "genblk1[12]" "genblk1[12]" 5 168, 5 168 0, S_000001e1f68d28d0;
 .timescale -9 -12;
P_000001e1f6747d60 .param/l "i" 0 5 168, +C4<01100>;
S_000001e1f68d7760 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f68d67c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a55760 .functor NOT 1, L_000001e1f6a44ab0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a55530 .functor AND 1, L_000001e1f6a55760, L_000001e1f6a45ff0, C4<1>, C4<1>;
L_000001e1f6a550d0 .functor NOT 1, L_000001e1f6a44ab0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a55680 .functor AND 1, L_000001e1f6a550d0, L_000001e1f6a45550, C4<1>, C4<1>;
L_000001e1f6a557d0 .functor OR 1, L_000001e1f6a55530, L_000001e1f6a55680, C4<0>, C4<0>;
L_000001e1f6a55df0 .functor AND 1, L_000001e1f6a45ff0, L_000001e1f6a45550, C4<1>, C4<1>;
L_000001e1f6a54810 .functor OR 1, L_000001e1f6a557d0, L_000001e1f6a55df0, C4<0>, C4<0>;
L_000001e1f6a54880 .functor XOR 1, L_000001e1f6a44ab0, L_000001e1f6a45ff0, C4<0>, C4<0>;
L_000001e1f6a548f0 .functor XOR 1, L_000001e1f6a54880, L_000001e1f6a45550, C4<0>, C4<0>;
v000001e1f68e44c0_0 .net "Debe", 0 0, L_000001e1f6a54810;  1 drivers
v000001e1f68e2760_0 .net "Din", 0 0, L_000001e1f6a45550;  1 drivers
v000001e1f68e24e0_0 .net "Dout", 0 0, L_000001e1f6a548f0;  1 drivers
v000001e1f68e3980_0 .net "Ri", 0 0, L_000001e1f6a45ff0;  1 drivers
v000001e1f68e41a0_0 .net "Si", 0 0, L_000001e1f6a44ab0;  1 drivers
v000001e1f68e2d00_0 .net *"_ivl_0", 0 0, L_000001e1f6a55760;  1 drivers
v000001e1f68e2800_0 .net *"_ivl_10", 0 0, L_000001e1f6a55df0;  1 drivers
v000001e1f68e3fc0_0 .net *"_ivl_14", 0 0, L_000001e1f6a54880;  1 drivers
v000001e1f68e4100_0 .net *"_ivl_2", 0 0, L_000001e1f6a55530;  1 drivers
v000001e1f68e4380_0 .net *"_ivl_4", 0 0, L_000001e1f6a550d0;  1 drivers
v000001e1f68e32a0_0 .net *"_ivl_6", 0 0, L_000001e1f6a55680;  1 drivers
v000001e1f68e29e0_0 .net *"_ivl_8", 0 0, L_000001e1f6a557d0;  1 drivers
S_000001e1f68d6ae0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f68d67c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a54960 .functor NOT 1, L_000001e1f6a43b10, C4<0>, C4<0>, C4<0>;
L_000001e1f6a54e30 .functor AND 1, L_000001e1f6a54960, L_000001e1f6a446f0, C4<1>, C4<1>;
L_000001e1f6a57590 .functor NOT 1, L_000001e1f6a43b10, C4<0>, C4<0>, C4<0>;
L_000001e1f6a57600 .functor AND 1, L_000001e1f6a57590, L_000001e1f6a44bf0, C4<1>, C4<1>;
L_000001e1f6a57670 .functor OR 1, L_000001e1f6a54e30, L_000001e1f6a57600, C4<0>, C4<0>;
L_000001e1f6a57d00 .functor AND 1, L_000001e1f6a446f0, L_000001e1f6a44bf0, C4<1>, C4<1>;
L_000001e1f6a577c0 .functor OR 1, L_000001e1f6a57670, L_000001e1f6a57d00, C4<0>, C4<0>;
L_000001e1f6a57910 .functor XOR 1, L_000001e1f6a43b10, L_000001e1f6a446f0, C4<0>, C4<0>;
L_000001e1f6a56e90 .functor XOR 1, L_000001e1f6a57910, L_000001e1f6a44bf0, C4<0>, C4<0>;
v000001e1f68e4420_0 .net "Debe", 0 0, L_000001e1f6a577c0;  1 drivers
v000001e1f68e3f20_0 .net "Din", 0 0, L_000001e1f6a44bf0;  1 drivers
v000001e1f68e37a0_0 .net "Dout", 0 0, L_000001e1f6a56e90;  1 drivers
v000001e1f68e3340_0 .net "Ri", 0 0, L_000001e1f6a446f0;  1 drivers
v000001e1f68e2b20_0 .net "Si", 0 0, L_000001e1f6a43b10;  1 drivers
v000001e1f68e4060_0 .net *"_ivl_0", 0 0, L_000001e1f6a54960;  1 drivers
v000001e1f68e30c0_0 .net *"_ivl_10", 0 0, L_000001e1f6a57d00;  1 drivers
v000001e1f68e2c60_0 .net *"_ivl_14", 0 0, L_000001e1f6a57910;  1 drivers
v000001e1f68e2940_0 .net *"_ivl_2", 0 0, L_000001e1f6a54e30;  1 drivers
v000001e1f68e2120_0 .net *"_ivl_4", 0 0, L_000001e1f6a57590;  1 drivers
v000001e1f68e3660_0 .net *"_ivl_6", 0 0, L_000001e1f6a57600;  1 drivers
v000001e1f68e3160_0 .net *"_ivl_8", 0 0, L_000001e1f6a57670;  1 drivers
S_000001e1f68d6c70 .scope generate, "genblk1[13]" "genblk1[13]" 5 168, 5 168 0, S_000001e1f68d28d0;
 .timescale -9 -12;
P_000001e1f67471a0 .param/l "i" 0 5 168, +C4<01101>;
S_000001e1f68d6e00 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f68d6c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a56950 .functor NOT 1, L_000001e1f6a443d0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a576e0 .functor AND 1, L_000001e1f6a56950, L_000001e1f6a454b0, C4<1>, C4<1>;
L_000001e1f6a56f00 .functor NOT 1, L_000001e1f6a443d0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a565d0 .functor AND 1, L_000001e1f6a56f00, L_000001e1f6a455f0, C4<1>, C4<1>;
L_000001e1f6a56db0 .functor OR 1, L_000001e1f6a576e0, L_000001e1f6a565d0, C4<0>, C4<0>;
L_000001e1f6a56b80 .functor AND 1, L_000001e1f6a454b0, L_000001e1f6a455f0, C4<1>, C4<1>;
L_000001e1f6a57360 .functor OR 1, L_000001e1f6a56db0, L_000001e1f6a56b80, C4<0>, C4<0>;
L_000001e1f6a57830 .functor XOR 1, L_000001e1f6a443d0, L_000001e1f6a454b0, C4<0>, C4<0>;
L_000001e1f6a57440 .functor XOR 1, L_000001e1f6a57830, L_000001e1f6a455f0, C4<0>, C4<0>;
v000001e1f68e26c0_0 .net "Debe", 0 0, L_000001e1f6a57360;  1 drivers
v000001e1f68e3a20_0 .net "Din", 0 0, L_000001e1f6a455f0;  1 drivers
v000001e1f68e2bc0_0 .net "Dout", 0 0, L_000001e1f6a57440;  1 drivers
v000001e1f68e3ca0_0 .net "Ri", 0 0, L_000001e1f6a454b0;  1 drivers
v000001e1f68e2f80_0 .net "Si", 0 0, L_000001e1f6a443d0;  1 drivers
v000001e1f68e2260_0 .net *"_ivl_0", 0 0, L_000001e1f6a56950;  1 drivers
v000001e1f68e3200_0 .net *"_ivl_10", 0 0, L_000001e1f6a56b80;  1 drivers
v000001e1f68e33e0_0 .net *"_ivl_14", 0 0, L_000001e1f6a57830;  1 drivers
v000001e1f68e28a0_0 .net *"_ivl_2", 0 0, L_000001e1f6a576e0;  1 drivers
v000001e1f68e3d40_0 .net *"_ivl_4", 0 0, L_000001e1f6a56f00;  1 drivers
v000001e1f68e2a80_0 .net *"_ivl_6", 0 0, L_000001e1f6a565d0;  1 drivers
v000001e1f68e3840_0 .net *"_ivl_8", 0 0, L_000001e1f6a56db0;  1 drivers
S_000001e1f68d6f90 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f68d6c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a56aa0 .functor NOT 1, L_000001e1f6a43d90, C4<0>, C4<0>, C4<0>;
L_000001e1f6a56870 .functor AND 1, L_000001e1f6a56aa0, L_000001e1f6a457d0, C4<1>, C4<1>;
L_000001e1f6a56e20 .functor NOT 1, L_000001e1f6a43d90, C4<0>, C4<0>, C4<0>;
L_000001e1f6a57050 .functor AND 1, L_000001e1f6a56e20, L_000001e1f6a439d0, C4<1>, C4<1>;
L_000001e1f6a56f70 .functor OR 1, L_000001e1f6a56870, L_000001e1f6a57050, C4<0>, C4<0>;
L_000001e1f6a57750 .functor AND 1, L_000001e1f6a457d0, L_000001e1f6a439d0, C4<1>, C4<1>;
L_000001e1f6a574b0 .functor OR 1, L_000001e1f6a56f70, L_000001e1f6a57750, C4<0>, C4<0>;
L_000001e1f6a57de0 .functor XOR 1, L_000001e1f6a43d90, L_000001e1f6a457d0, C4<0>, C4<0>;
L_000001e1f6a578a0 .functor XOR 1, L_000001e1f6a57de0, L_000001e1f6a439d0, C4<0>, C4<0>;
v000001e1f68e3ac0_0 .net "Debe", 0 0, L_000001e1f6a574b0;  1 drivers
v000001e1f68e3480_0 .net "Din", 0 0, L_000001e1f6a439d0;  1 drivers
v000001e1f68e4560_0 .net "Dout", 0 0, L_000001e1f6a578a0;  1 drivers
v000001e1f68e2da0_0 .net "Ri", 0 0, L_000001e1f6a457d0;  1 drivers
v000001e1f68e23a0_0 .net "Si", 0 0, L_000001e1f6a43d90;  1 drivers
v000001e1f68e21c0_0 .net *"_ivl_0", 0 0, L_000001e1f6a56aa0;  1 drivers
v000001e1f68e4600_0 .net *"_ivl_10", 0 0, L_000001e1f6a57750;  1 drivers
v000001e1f68e2e40_0 .net *"_ivl_14", 0 0, L_000001e1f6a57de0;  1 drivers
v000001e1f68e2580_0 .net *"_ivl_2", 0 0, L_000001e1f6a56870;  1 drivers
v000001e1f68e4740_0 .net *"_ivl_4", 0 0, L_000001e1f6a56e20;  1 drivers
v000001e1f68e47e0_0 .net *"_ivl_6", 0 0, L_000001e1f6a57050;  1 drivers
v000001e1f68e3520_0 .net *"_ivl_8", 0 0, L_000001e1f6a56f70;  1 drivers
S_000001e1f68d7120 .scope generate, "genblk1[14]" "genblk1[14]" 5 168, 5 168 0, S_000001e1f68d28d0;
 .timescale -9 -12;
P_000001e1f6747360 .param/l "i" 0 5 168, +C4<01110>;
S_000001e1f68d5e60 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f68d7120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a571a0 .functor NOT 1, L_000001e1f6a45230, C4<0>, C4<0>, C4<0>;
L_000001e1f6a57520 .functor AND 1, L_000001e1f6a571a0, L_000001e1f6a45870, C4<1>, C4<1>;
L_000001e1f6a579f0 .functor NOT 1, L_000001e1f6a45230, C4<0>, C4<0>, C4<0>;
L_000001e1f6a56a30 .functor AND 1, L_000001e1f6a579f0, L_000001e1f6a45b90, C4<1>, C4<1>;
L_000001e1f6a56c60 .functor OR 1, L_000001e1f6a57520, L_000001e1f6a56a30, C4<0>, C4<0>;
L_000001e1f6a573d0 .functor AND 1, L_000001e1f6a45870, L_000001e1f6a45b90, C4<1>, C4<1>;
L_000001e1f6a568e0 .functor OR 1, L_000001e1f6a56c60, L_000001e1f6a573d0, C4<0>, C4<0>;
L_000001e1f6a569c0 .functor XOR 1, L_000001e1f6a45230, L_000001e1f6a45870, C4<0>, C4<0>;
L_000001e1f6a57c90 .functor XOR 1, L_000001e1f6a569c0, L_000001e1f6a45b90, C4<0>, C4<0>;
v000001e1f68e3700_0 .net "Debe", 0 0, L_000001e1f6a568e0;  1 drivers
v000001e1f68e3b60_0 .net "Din", 0 0, L_000001e1f6a45b90;  1 drivers
v000001e1f68e2ee0_0 .net "Dout", 0 0, L_000001e1f6a57c90;  1 drivers
v000001e1f68e2440_0 .net "Ri", 0 0, L_000001e1f6a45870;  1 drivers
v000001e1f68e3020_0 .net "Si", 0 0, L_000001e1f6a45230;  1 drivers
v000001e1f68e35c0_0 .net *"_ivl_0", 0 0, L_000001e1f6a571a0;  1 drivers
v000001e1f68e38e0_0 .net *"_ivl_10", 0 0, L_000001e1f6a573d0;  1 drivers
v000001e1f68e4240_0 .net *"_ivl_14", 0 0, L_000001e1f6a569c0;  1 drivers
v000001e1f68e3c00_0 .net *"_ivl_2", 0 0, L_000001e1f6a57520;  1 drivers
v000001e1f68e3de0_0 .net *"_ivl_4", 0 0, L_000001e1f6a579f0;  1 drivers
v000001e1f68e3e80_0 .net *"_ivl_6", 0 0, L_000001e1f6a56a30;  1 drivers
v000001e1f68e42e0_0 .net *"_ivl_8", 0 0, L_000001e1f6a56c60;  1 drivers
S_000001e1f68d5b40 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f68d7120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a57d70 .functor NOT 1, L_000001e1f6a45cd0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a56b10 .functor AND 1, L_000001e1f6a57d70, L_000001e1f6a448d0, C4<1>, C4<1>;
L_000001e1f6a570c0 .functor NOT 1, L_000001e1f6a45cd0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a57980 .functor AND 1, L_000001e1f6a570c0, L_000001e1f6a44010, C4<1>, C4<1>;
L_000001e1f6a57bb0 .functor OR 1, L_000001e1f6a56b10, L_000001e1f6a57980, C4<0>, C4<0>;
L_000001e1f6a57b40 .functor AND 1, L_000001e1f6a448d0, L_000001e1f6a44010, C4<1>, C4<1>;
L_000001e1f6a56250 .functor OR 1, L_000001e1f6a57bb0, L_000001e1f6a57b40, C4<0>, C4<0>;
L_000001e1f6a57a60 .functor XOR 1, L_000001e1f6a45cd0, L_000001e1f6a448d0, C4<0>, C4<0>;
L_000001e1f6a56bf0 .functor XOR 1, L_000001e1f6a57a60, L_000001e1f6a44010, C4<0>, C4<0>;
v000001e1f68e46a0_0 .net "Debe", 0 0, L_000001e1f6a56250;  1 drivers
v000001e1f68e4880_0 .net "Din", 0 0, L_000001e1f6a44010;  1 drivers
v000001e1f68e2300_0 .net "Dout", 0 0, L_000001e1f6a56bf0;  1 drivers
v000001e1f68e2620_0 .net "Ri", 0 0, L_000001e1f6a448d0;  1 drivers
v000001e1f68e5f00_0 .net "Si", 0 0, L_000001e1f6a45cd0;  1 drivers
v000001e1f68e6860_0 .net *"_ivl_0", 0 0, L_000001e1f6a57d70;  1 drivers
v000001e1f68e4ec0_0 .net *"_ivl_10", 0 0, L_000001e1f6a57b40;  1 drivers
v000001e1f68e6180_0 .net *"_ivl_14", 0 0, L_000001e1f6a57a60;  1 drivers
v000001e1f68e53c0_0 .net *"_ivl_2", 0 0, L_000001e1f6a56b10;  1 drivers
v000001e1f68e6220_0 .net *"_ivl_4", 0 0, L_000001e1f6a570c0;  1 drivers
v000001e1f68e55a0_0 .net *"_ivl_6", 0 0, L_000001e1f6a57980;  1 drivers
v000001e1f68e5c80_0 .net *"_ivl_8", 0 0, L_000001e1f6a57bb0;  1 drivers
S_000001e1f68d7c10 .scope generate, "genblk1[15]" "genblk1[15]" 5 168, 5 168 0, S_000001e1f68d28d0;
 .timescale -9 -12;
P_000001e1f67473a0 .param/l "i" 0 5 168, +C4<01111>;
S_000001e1f68d64a0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f68d7c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a56330 .functor NOT 1, L_000001e1f6a44790, C4<0>, C4<0>, C4<0>;
L_000001e1f6a56cd0 .functor AND 1, L_000001e1f6a56330, L_000001e1f6a450f0, C4<1>, C4<1>;
L_000001e1f6a57c20 .functor NOT 1, L_000001e1f6a44790, C4<0>, C4<0>, C4<0>;
L_000001e1f6a56d40 .functor AND 1, L_000001e1f6a57c20, L_000001e1f6a45690, C4<1>, C4<1>;
L_000001e1f6a56fe0 .functor OR 1, L_000001e1f6a56cd0, L_000001e1f6a56d40, C4<0>, C4<0>;
L_000001e1f6a57130 .functor AND 1, L_000001e1f6a450f0, L_000001e1f6a45690, C4<1>, C4<1>;
L_000001e1f6a57ad0 .functor OR 1, L_000001e1f6a56fe0, L_000001e1f6a57130, C4<0>, C4<0>;
L_000001e1f6a562c0 .functor XOR 1, L_000001e1f6a44790, L_000001e1f6a450f0, C4<0>, C4<0>;
L_000001e1f6a57210 .functor XOR 1, L_000001e1f6a562c0, L_000001e1f6a45690, C4<0>, C4<0>;
v000001e1f68e4c40_0 .net "Debe", 0 0, L_000001e1f6a57ad0;  1 drivers
v000001e1f68e4e20_0 .net "Din", 0 0, L_000001e1f6a45690;  1 drivers
v000001e1f68e5be0_0 .net "Dout", 0 0, L_000001e1f6a57210;  1 drivers
v000001e1f68e62c0_0 .net "Ri", 0 0, L_000001e1f6a450f0;  1 drivers
v000001e1f68e6a40_0 .net "Si", 0 0, L_000001e1f6a44790;  1 drivers
v000001e1f68e60e0_0 .net *"_ivl_0", 0 0, L_000001e1f6a56330;  1 drivers
v000001e1f68e5d20_0 .net *"_ivl_10", 0 0, L_000001e1f6a57130;  1 drivers
v000001e1f68e4ce0_0 .net *"_ivl_14", 0 0, L_000001e1f6a562c0;  1 drivers
v000001e1f68e4a60_0 .net *"_ivl_2", 0 0, L_000001e1f6a56cd0;  1 drivers
v000001e1f68e49c0_0 .net *"_ivl_4", 0 0, L_000001e1f6a57c20;  1 drivers
v000001e1f68e6d60_0 .net *"_ivl_6", 0 0, L_000001e1f6a56d40;  1 drivers
v000001e1f68e6540_0 .net *"_ivl_8", 0 0, L_000001e1f6a56fe0;  1 drivers
S_000001e1f68d5500 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f68d7c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a57280 .functor NOT 1, L_000001e1f6a459b0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a563a0 .functor AND 1, L_000001e1f6a57280, L_000001e1f6a44470, C4<1>, C4<1>;
L_000001e1f6a56410 .functor NOT 1, L_000001e1f6a459b0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a572f0 .functor AND 1, L_000001e1f6a56410, L_000001e1f6a45a50, C4<1>, C4<1>;
L_000001e1f6a56480 .functor OR 1, L_000001e1f6a563a0, L_000001e1f6a572f0, C4<0>, C4<0>;
L_000001e1f6a564f0 .functor AND 1, L_000001e1f6a44470, L_000001e1f6a45a50, C4<1>, C4<1>;
L_000001e1f6a56560 .functor OR 1, L_000001e1f6a56480, L_000001e1f6a564f0, C4<0>, C4<0>;
L_000001e1f6a56640 .functor XOR 1, L_000001e1f6a459b0, L_000001e1f6a44470, C4<0>, C4<0>;
L_000001e1f6a566b0 .functor XOR 1, L_000001e1f6a56640, L_000001e1f6a45a50, C4<0>, C4<0>;
v000001e1f68e56e0_0 .net "Debe", 0 0, L_000001e1f6a56560;  1 drivers
v000001e1f68e65e0_0 .net "Din", 0 0, L_000001e1f6a45a50;  1 drivers
v000001e1f68e5960_0 .net "Dout", 0 0, L_000001e1f6a566b0;  1 drivers
v000001e1f68e6e00_0 .net "Ri", 0 0, L_000001e1f6a44470;  1 drivers
v000001e1f68e58c0_0 .net "Si", 0 0, L_000001e1f6a459b0;  1 drivers
v000001e1f68e6ea0_0 .net *"_ivl_0", 0 0, L_000001e1f6a57280;  1 drivers
v000001e1f68e5640_0 .net *"_ivl_10", 0 0, L_000001e1f6a564f0;  1 drivers
v000001e1f68e6f40_0 .net *"_ivl_14", 0 0, L_000001e1f6a56640;  1 drivers
v000001e1f68e5aa0_0 .net *"_ivl_2", 0 0, L_000001e1f6a563a0;  1 drivers
v000001e1f68e6720_0 .net *"_ivl_4", 0 0, L_000001e1f6a56410;  1 drivers
v000001e1f68e6ae0_0 .net *"_ivl_6", 0 0, L_000001e1f6a572f0;  1 drivers
v000001e1f68e67c0_0 .net *"_ivl_8", 0 0, L_000001e1f6a56480;  1 drivers
S_000001e1f68d4ec0 .scope generate, "genblk1[16]" "genblk1[16]" 5 168, 5 168 0, S_000001e1f68d28d0;
 .timescale -9 -12;
P_000001e1f6747560 .param/l "i" 0 5 168, +C4<010000>;
S_000001e1f68d4a10 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f68d4ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a56720 .functor NOT 1, L_000001e1f6a445b0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a56790 .functor AND 1, L_000001e1f6a56720, L_000001e1f6a45af0, C4<1>, C4<1>;
L_000001e1f6a56800 .functor NOT 1, L_000001e1f6a445b0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a59200 .functor AND 1, L_000001e1f6a56800, L_000001e1f6a44e70, C4<1>, C4<1>;
L_000001e1f6a58e80 .functor OR 1, L_000001e1f6a56790, L_000001e1f6a59200, C4<0>, C4<0>;
L_000001e1f6a595f0 .functor AND 1, L_000001e1f6a45af0, L_000001e1f6a44e70, C4<1>, C4<1>;
L_000001e1f6a59190 .functor OR 1, L_000001e1f6a58e80, L_000001e1f6a595f0, C4<0>, C4<0>;
L_000001e1f6a59270 .functor XOR 1, L_000001e1f6a445b0, L_000001e1f6a45af0, C4<0>, C4<0>;
L_000001e1f6a59040 .functor XOR 1, L_000001e1f6a59270, L_000001e1f6a44e70, C4<0>, C4<0>;
v000001e1f68e5fa0_0 .net "Debe", 0 0, L_000001e1f6a59190;  1 drivers
v000001e1f68e4f60_0 .net "Din", 0 0, L_000001e1f6a44e70;  1 drivers
v000001e1f68e6fe0_0 .net "Dout", 0 0, L_000001e1f6a59040;  1 drivers
v000001e1f68e4d80_0 .net "Ri", 0 0, L_000001e1f6a45af0;  1 drivers
v000001e1f68e6b80_0 .net "Si", 0 0, L_000001e1f6a445b0;  1 drivers
v000001e1f68e4920_0 .net *"_ivl_0", 0 0, L_000001e1f6a56720;  1 drivers
v000001e1f68e5e60_0 .net *"_ivl_10", 0 0, L_000001e1f6a595f0;  1 drivers
v000001e1f68e5a00_0 .net *"_ivl_14", 0 0, L_000001e1f6a59270;  1 drivers
v000001e1f68e4b00_0 .net *"_ivl_2", 0 0, L_000001e1f6a56790;  1 drivers
v000001e1f68e6c20_0 .net *"_ivl_4", 0 0, L_000001e1f6a56800;  1 drivers
v000001e1f68e7080_0 .net *"_ivl_6", 0 0, L_000001e1f6a59200;  1 drivers
v000001e1f68e6040_0 .net *"_ivl_8", 0 0, L_000001e1f6a58e80;  1 drivers
S_000001e1f68d6950 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f68d4ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a59580 .functor NOT 1, L_000001e1f6a45d70, C4<0>, C4<0>, C4<0>;
L_000001e1f6a592e0 .functor AND 1, L_000001e1f6a59580, L_000001e1f6a44c90, C4<1>, C4<1>;
L_000001e1f6a58f60 .functor NOT 1, L_000001e1f6a45d70, C4<0>, C4<0>, C4<0>;
L_000001e1f6a58e10 .functor AND 1, L_000001e1f6a58f60, L_000001e1f6a45e10, C4<1>, C4<1>;
L_000001e1f6a59350 .functor OR 1, L_000001e1f6a592e0, L_000001e1f6a58e10, C4<0>, C4<0>;
L_000001e1f6a597b0 .functor AND 1, L_000001e1f6a44c90, L_000001e1f6a45e10, C4<1>, C4<1>;
L_000001e1f6a59900 .functor OR 1, L_000001e1f6a59350, L_000001e1f6a597b0, C4<0>, C4<0>;
L_000001e1f6a58d30 .functor XOR 1, L_000001e1f6a45d70, L_000001e1f6a44c90, C4<0>, C4<0>;
L_000001e1f6a58a20 .functor XOR 1, L_000001e1f6a58d30, L_000001e1f6a45e10, C4<0>, C4<0>;
v000001e1f68e5460_0 .net "Debe", 0 0, L_000001e1f6a59900;  1 drivers
v000001e1f68e64a0_0 .net "Din", 0 0, L_000001e1f6a45e10;  1 drivers
v000001e1f68e6360_0 .net "Dout", 0 0, L_000001e1f6a58a20;  1 drivers
v000001e1f68e5000_0 .net "Ri", 0 0, L_000001e1f6a44c90;  1 drivers
v000001e1f68e5b40_0 .net "Si", 0 0, L_000001e1f6a45d70;  1 drivers
v000001e1f68e5dc0_0 .net *"_ivl_0", 0 0, L_000001e1f6a59580;  1 drivers
v000001e1f68e50a0_0 .net *"_ivl_10", 0 0, L_000001e1f6a597b0;  1 drivers
v000001e1f68e6cc0_0 .net *"_ivl_14", 0 0, L_000001e1f6a58d30;  1 drivers
v000001e1f68e4ba0_0 .net *"_ivl_2", 0 0, L_000001e1f6a592e0;  1 drivers
v000001e1f68e6400_0 .net *"_ivl_4", 0 0, L_000001e1f6a58f60;  1 drivers
v000001e1f68e5140_0 .net *"_ivl_6", 0 0, L_000001e1f6a58e10;  1 drivers
v000001e1f68e51e0_0 .net *"_ivl_8", 0 0, L_000001e1f6a59350;  1 drivers
S_000001e1f68d6630 .scope generate, "genblk1[17]" "genblk1[17]" 5 168, 5 168 0, S_000001e1f68d28d0;
 .timescale -9 -12;
P_000001e1f6748e20 .param/l "i" 0 5 168, +C4<010001>;
S_000001e1f68d5ff0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f68d6630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a590b0 .functor NOT 1, L_000001e1f6a44970, C4<0>, C4<0>, C4<0>;
L_000001e1f6a59740 .functor AND 1, L_000001e1f6a590b0, L_000001e1f6a43ed0, C4<1>, C4<1>;
L_000001e1f6a59970 .functor NOT 1, L_000001e1f6a44970, C4<0>, C4<0>, C4<0>;
L_000001e1f6a59820 .functor AND 1, L_000001e1f6a59970, L_000001e1f6a44d30, C4<1>, C4<1>;
L_000001e1f6a58fd0 .functor OR 1, L_000001e1f6a59740, L_000001e1f6a59820, C4<0>, C4<0>;
L_000001e1f6a58010 .functor AND 1, L_000001e1f6a43ed0, L_000001e1f6a44d30, C4<1>, C4<1>;
L_000001e1f6a59660 .functor OR 1, L_000001e1f6a58fd0, L_000001e1f6a58010, C4<0>, C4<0>;
L_000001e1f6a58da0 .functor XOR 1, L_000001e1f6a44970, L_000001e1f6a43ed0, C4<0>, C4<0>;
L_000001e1f6a58940 .functor XOR 1, L_000001e1f6a58da0, L_000001e1f6a44d30, C4<0>, C4<0>;
v000001e1f68e5280_0 .net "Debe", 0 0, L_000001e1f6a59660;  1 drivers
v000001e1f68e6680_0 .net "Din", 0 0, L_000001e1f6a44d30;  1 drivers
v000001e1f68e5320_0 .net "Dout", 0 0, L_000001e1f6a58940;  1 drivers
v000001e1f68e69a0_0 .net "Ri", 0 0, L_000001e1f6a43ed0;  1 drivers
v000001e1f68e6900_0 .net "Si", 0 0, L_000001e1f6a44970;  1 drivers
v000001e1f68e5500_0 .net *"_ivl_0", 0 0, L_000001e1f6a590b0;  1 drivers
v000001e1f68e5780_0 .net *"_ivl_10", 0 0, L_000001e1f6a58010;  1 drivers
v000001e1f68e5820_0 .net *"_ivl_14", 0 0, L_000001e1f6a58da0;  1 drivers
v000001e1f68e7c60_0 .net *"_ivl_2", 0 0, L_000001e1f6a59740;  1 drivers
v000001e1f68e7760_0 .net *"_ivl_4", 0 0, L_000001e1f6a59970;  1 drivers
v000001e1f68e9380_0 .net *"_ivl_6", 0 0, L_000001e1f6a59820;  1 drivers
v000001e1f68e8d40_0 .net *"_ivl_8", 0 0, L_000001e1f6a58fd0;  1 drivers
S_000001e1f68d5690 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f68d6630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a594a0 .functor NOT 1, L_000001e1f6a45050, C4<0>, C4<0>, C4<0>;
L_000001e1f6a58a90 .functor AND 1, L_000001e1f6a594a0, L_000001e1f6a45eb0, C4<1>, C4<1>;
L_000001e1f6a58be0 .functor NOT 1, L_000001e1f6a45050, C4<0>, C4<0>, C4<0>;
L_000001e1f6a57fa0 .functor AND 1, L_000001e1f6a58be0, L_000001e1f6a46090, C4<1>, C4<1>;
L_000001e1f6a58550 .functor OR 1, L_000001e1f6a58a90, L_000001e1f6a57fa0, C4<0>, C4<0>;
L_000001e1f6a58ef0 .functor AND 1, L_000001e1f6a45eb0, L_000001e1f6a46090, C4<1>, C4<1>;
L_000001e1f6a589b0 .functor OR 1, L_000001e1f6a58550, L_000001e1f6a58ef0, C4<0>, C4<0>;
L_000001e1f6a585c0 .functor XOR 1, L_000001e1f6a45050, L_000001e1f6a45eb0, C4<0>, C4<0>;
L_000001e1f6a58b00 .functor XOR 1, L_000001e1f6a585c0, L_000001e1f6a46090, C4<0>, C4<0>;
v000001e1f68e7a80_0 .net "Debe", 0 0, L_000001e1f6a589b0;  1 drivers
v000001e1f68e8200_0 .net "Din", 0 0, L_000001e1f6a46090;  1 drivers
v000001e1f68e73a0_0 .net "Dout", 0 0, L_000001e1f6a58b00;  1 drivers
v000001e1f68e8980_0 .net "Ri", 0 0, L_000001e1f6a45eb0;  1 drivers
v000001e1f68e8f20_0 .net "Si", 0 0, L_000001e1f6a45050;  1 drivers
v000001e1f68e8ac0_0 .net *"_ivl_0", 0 0, L_000001e1f6a594a0;  1 drivers
v000001e1f68e92e0_0 .net *"_ivl_10", 0 0, L_000001e1f6a58ef0;  1 drivers
v000001e1f68e79e0_0 .net *"_ivl_14", 0 0, L_000001e1f6a585c0;  1 drivers
v000001e1f68e82a0_0 .net *"_ivl_2", 0 0, L_000001e1f6a58a90;  1 drivers
v000001e1f68e7800_0 .net *"_ivl_4", 0 0, L_000001e1f6a58be0;  1 drivers
v000001e1f68e94c0_0 .net *"_ivl_6", 0 0, L_000001e1f6a57fa0;  1 drivers
v000001e1f68e8c00_0 .net *"_ivl_8", 0 0, L_000001e1f6a58550;  1 drivers
S_000001e1f68d4560 .scope generate, "genblk1[18]" "genblk1[18]" 5 168, 5 168 0, S_000001e1f68d28d0;
 .timescale -9 -12;
P_000001e1f6748420 .param/l "i" 0 5 168, +C4<010010>;
S_000001e1f68d46f0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f68d4560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a58b70 .functor NOT 1, L_000001e1f6a43930, C4<0>, C4<0>, C4<0>;
L_000001e1f6a593c0 .functor AND 1, L_000001e1f6a58b70, L_000001e1f6a43f70, C4<1>, C4<1>;
L_000001e1f6a59120 .functor NOT 1, L_000001e1f6a43930, C4<0>, C4<0>, C4<0>;
L_000001e1f6a58630 .functor AND 1, L_000001e1f6a59120, L_000001e1f6a45370, C4<1>, C4<1>;
L_000001e1f6a586a0 .functor OR 1, L_000001e1f6a593c0, L_000001e1f6a58630, C4<0>, C4<0>;
L_000001e1f6a599e0 .functor AND 1, L_000001e1f6a43f70, L_000001e1f6a45370, C4<1>, C4<1>;
L_000001e1f6a59430 .functor OR 1, L_000001e1f6a586a0, L_000001e1f6a599e0, C4<0>, C4<0>;
L_000001e1f6a58390 .functor XOR 1, L_000001e1f6a43930, L_000001e1f6a43f70, C4<0>, C4<0>;
L_000001e1f6a58c50 .functor XOR 1, L_000001e1f6a58390, L_000001e1f6a45370, C4<0>, C4<0>;
v000001e1f68e74e0_0 .net "Debe", 0 0, L_000001e1f6a59430;  1 drivers
v000001e1f68e8a20_0 .net "Din", 0 0, L_000001e1f6a45370;  1 drivers
v000001e1f68e7440_0 .net "Dout", 0 0, L_000001e1f6a58c50;  1 drivers
v000001e1f68e8de0_0 .net "Ri", 0 0, L_000001e1f6a43f70;  1 drivers
v000001e1f68e78a0_0 .net "Si", 0 0, L_000001e1f6a43930;  1 drivers
v000001e1f68e8fc0_0 .net *"_ivl_0", 0 0, L_000001e1f6a58b70;  1 drivers
v000001e1f68e9100_0 .net *"_ivl_10", 0 0, L_000001e1f6a599e0;  1 drivers
v000001e1f68e7580_0 .net *"_ivl_14", 0 0, L_000001e1f6a58390;  1 drivers
v000001e1f68e9880_0 .net *"_ivl_2", 0 0, L_000001e1f6a593c0;  1 drivers
v000001e1f68e7b20_0 .net *"_ivl_4", 0 0, L_000001e1f6a59120;  1 drivers
v000001e1f68e7bc0_0 .net *"_ivl_6", 0 0, L_000001e1f6a58630;  1 drivers
v000001e1f68e9420_0 .net *"_ivl_8", 0 0, L_000001e1f6a586a0;  1 drivers
S_000001e1f68d5050 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f68d4560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a59510 .functor NOT 1, L_000001e1f6a43a70, C4<0>, C4<0>, C4<0>;
L_000001e1f6a58710 .functor AND 1, L_000001e1f6a59510, L_000001e1f6a44dd0, C4<1>, C4<1>;
L_000001e1f6a596d0 .functor NOT 1, L_000001e1f6a43a70, C4<0>, C4<0>, C4<0>;
L_000001e1f6a58160 .functor AND 1, L_000001e1f6a596d0, L_000001e1f6a45410, C4<1>, C4<1>;
L_000001e1f6a59890 .functor OR 1, L_000001e1f6a58710, L_000001e1f6a58160, C4<0>, C4<0>;
L_000001e1f6a58cc0 .functor AND 1, L_000001e1f6a44dd0, L_000001e1f6a45410, C4<1>, C4<1>;
L_000001e1f6a57e50 .functor OR 1, L_000001e1f6a59890, L_000001e1f6a58cc0, C4<0>, C4<0>;
L_000001e1f6a587f0 .functor XOR 1, L_000001e1f6a43a70, L_000001e1f6a44dd0, C4<0>, C4<0>;
L_000001e1f6a58860 .functor XOR 1, L_000001e1f6a587f0, L_000001e1f6a45410, C4<0>, C4<0>;
v000001e1f68e87a0_0 .net "Debe", 0 0, L_000001e1f6a57e50;  1 drivers
v000001e1f68e8340_0 .net "Din", 0 0, L_000001e1f6a45410;  1 drivers
v000001e1f68e91a0_0 .net "Dout", 0 0, L_000001e1f6a58860;  1 drivers
v000001e1f68e7d00_0 .net "Ri", 0 0, L_000001e1f6a44dd0;  1 drivers
v000001e1f68e8840_0 .net "Si", 0 0, L_000001e1f6a43a70;  1 drivers
v000001e1f68e8ca0_0 .net *"_ivl_0", 0 0, L_000001e1f6a59510;  1 drivers
v000001e1f68e7620_0 .net *"_ivl_10", 0 0, L_000001e1f6a58cc0;  1 drivers
v000001e1f68e9560_0 .net *"_ivl_14", 0 0, L_000001e1f6a587f0;  1 drivers
v000001e1f68e7da0_0 .net *"_ivl_2", 0 0, L_000001e1f6a58710;  1 drivers
v000001e1f68e83e0_0 .net *"_ivl_4", 0 0, L_000001e1f6a596d0;  1 drivers
v000001e1f68e71c0_0 .net *"_ivl_6", 0 0, L_000001e1f6a58160;  1 drivers
v000001e1f68e7f80_0 .net *"_ivl_8", 0 0, L_000001e1f6a59890;  1 drivers
S_000001e1f68d72b0 .scope generate, "genblk1[19]" "genblk1[19]" 5 168, 5 168 0, S_000001e1f68d28d0;
 .timescale -9 -12;
P_000001e1f67487e0 .param/l "i" 0 5 168, +C4<010011>;
S_000001e1f68d6310 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f68d72b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a57ec0 .functor NOT 1, L_000001e1f6a43bb0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a57f30 .functor AND 1, L_000001e1f6a57ec0, L_000001e1f6a43c50, C4<1>, C4<1>;
L_000001e1f6a58080 .functor NOT 1, L_000001e1f6a43bb0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a580f0 .functor AND 1, L_000001e1f6a58080, L_000001e1f6a44510, C4<1>, C4<1>;
L_000001e1f6a581d0 .functor OR 1, L_000001e1f6a57f30, L_000001e1f6a580f0, C4<0>, C4<0>;
L_000001e1f6a58240 .functor AND 1, L_000001e1f6a43c50, L_000001e1f6a44510, C4<1>, C4<1>;
L_000001e1f6a582b0 .functor OR 1, L_000001e1f6a581d0, L_000001e1f6a58240, C4<0>, C4<0>;
L_000001e1f6a58320 .functor XOR 1, L_000001e1f6a43bb0, L_000001e1f6a43c50, C4<0>, C4<0>;
L_000001e1f6a58400 .functor XOR 1, L_000001e1f6a58320, L_000001e1f6a44510, C4<0>, C4<0>;
v000001e1f68e9240_0 .net "Debe", 0 0, L_000001e1f6a582b0;  1 drivers
v000001e1f68e76c0_0 .net "Din", 0 0, L_000001e1f6a44510;  1 drivers
v000001e1f68e7120_0 .net "Dout", 0 0, L_000001e1f6a58400;  1 drivers
v000001e1f68e8480_0 .net "Ri", 0 0, L_000001e1f6a43c50;  1 drivers
v000001e1f68e7e40_0 .net "Si", 0 0, L_000001e1f6a43bb0;  1 drivers
v000001e1f68e8660_0 .net *"_ivl_0", 0 0, L_000001e1f6a57ec0;  1 drivers
v000001e1f68e8b60_0 .net *"_ivl_10", 0 0, L_000001e1f6a58240;  1 drivers
v000001e1f68e7940_0 .net *"_ivl_14", 0 0, L_000001e1f6a58320;  1 drivers
v000001e1f68e7ee0_0 .net *"_ivl_2", 0 0, L_000001e1f6a57f30;  1 drivers
v000001e1f68e9060_0 .net *"_ivl_4", 0 0, L_000001e1f6a58080;  1 drivers
v000001e1f68e88e0_0 .net *"_ivl_6", 0 0, L_000001e1f6a580f0;  1 drivers
v000001e1f68e8520_0 .net *"_ivl_8", 0 0, L_000001e1f6a581d0;  1 drivers
S_000001e1f68d75d0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f68d72b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a58470 .functor NOT 1, L_000001e1f6a43cf0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a584e0 .functor AND 1, L_000001e1f6a58470, L_000001e1f6a440b0, C4<1>, C4<1>;
L_000001e1f6a58780 .functor NOT 1, L_000001e1f6a43cf0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a588d0 .functor AND 1, L_000001e1f6a58780, L_000001e1f6a44150, C4<1>, C4<1>;
L_000001e1f6a1c1c0 .functor OR 1, L_000001e1f6a584e0, L_000001e1f6a588d0, C4<0>, C4<0>;
L_000001e1f6a73f40 .functor AND 1, L_000001e1f6a440b0, L_000001e1f6a44150, C4<1>, C4<1>;
L_000001e1f6a746b0 .functor OR 1, L_000001e1f6a1c1c0, L_000001e1f6a73f40, C4<0>, C4<0>;
L_000001e1f6a74d40 .functor XOR 1, L_000001e1f6a43cf0, L_000001e1f6a440b0, C4<0>, C4<0>;
L_000001e1f6a74a30 .functor XOR 1, L_000001e1f6a74d40, L_000001e1f6a44150, C4<0>, C4<0>;
v000001e1f68e8020_0 .net "Debe", 0 0, L_000001e1f6a746b0;  1 drivers
v000001e1f68e85c0_0 .net "Din", 0 0, L_000001e1f6a44150;  1 drivers
v000001e1f68e7260_0 .net "Dout", 0 0, L_000001e1f6a74a30;  1 drivers
v000001e1f68e8700_0 .net "Ri", 0 0, L_000001e1f6a440b0;  1 drivers
v000001e1f68e9600_0 .net "Si", 0 0, L_000001e1f6a43cf0;  1 drivers
v000001e1f68e96a0_0 .net *"_ivl_0", 0 0, L_000001e1f6a58470;  1 drivers
v000001e1f68e9740_0 .net *"_ivl_10", 0 0, L_000001e1f6a73f40;  1 drivers
v000001e1f68e97e0_0 .net *"_ivl_14", 0 0, L_000001e1f6a74d40;  1 drivers
v000001e1f68e8e80_0 .net *"_ivl_2", 0 0, L_000001e1f6a584e0;  1 drivers
v000001e1f68e80c0_0 .net *"_ivl_4", 0 0, L_000001e1f6a58780;  1 drivers
v000001e1f68e8160_0 .net *"_ivl_6", 0 0, L_000001e1f6a588d0;  1 drivers
v000001e1f68e7300_0 .net *"_ivl_8", 0 0, L_000001e1f6a1c1c0;  1 drivers
S_000001e1f68d59b0 .scope generate, "genblk1[20]" "genblk1[20]" 5 168, 5 168 0, S_000001e1f68d28d0;
 .timescale -9 -12;
P_000001e1f6748460 .param/l "i" 0 5 168, +C4<010100>;
S_000001e1f68d7a80 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f68d59b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a74aa0 .functor NOT 1, L_000001e1f6a441f0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a74b80 .functor AND 1, L_000001e1f6a74aa0, L_000001e1f6a44290, C4<1>, C4<1>;
L_000001e1f6a73fb0 .functor NOT 1, L_000001e1f6a441f0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a74720 .functor AND 1, L_000001e1f6a73fb0, L_000001e1f6a44330, C4<1>, C4<1>;
L_000001e1f6a73ae0 .functor OR 1, L_000001e1f6a74b80, L_000001e1f6a74720, C4<0>, C4<0>;
L_000001e1f6a74e20 .functor AND 1, L_000001e1f6a44290, L_000001e1f6a44330, C4<1>, C4<1>;
L_000001e1f6a74bf0 .functor OR 1, L_000001e1f6a73ae0, L_000001e1f6a74e20, C4<0>, C4<0>;
L_000001e1f6a74250 .functor XOR 1, L_000001e1f6a441f0, L_000001e1f6a44290, C4<0>, C4<0>;
L_000001e1f6a73ed0 .functor XOR 1, L_000001e1f6a74250, L_000001e1f6a44330, C4<0>, C4<0>;
v000001e1f68ea0a0_0 .net "Debe", 0 0, L_000001e1f6a74bf0;  1 drivers
v000001e1f68ebc20_0 .net "Din", 0 0, L_000001e1f6a44330;  1 drivers
v000001e1f68eba40_0 .net "Dout", 0 0, L_000001e1f6a73ed0;  1 drivers
v000001e1f68eafa0_0 .net "Ri", 0 0, L_000001e1f6a44290;  1 drivers
v000001e1f68eaaa0_0 .net "Si", 0 0, L_000001e1f6a441f0;  1 drivers
v000001e1f68ea820_0 .net *"_ivl_0", 0 0, L_000001e1f6a74aa0;  1 drivers
v000001e1f68eb4a0_0 .net *"_ivl_10", 0 0, L_000001e1f6a74e20;  1 drivers
v000001e1f68eb040_0 .net *"_ivl_14", 0 0, L_000001e1f6a74250;  1 drivers
v000001e1f68eb2c0_0 .net *"_ivl_2", 0 0, L_000001e1f6a74b80;  1 drivers
v000001e1f68ea960_0 .net *"_ivl_4", 0 0, L_000001e1f6a73fb0;  1 drivers
v000001e1f68ec080_0 .net *"_ivl_6", 0 0, L_000001e1f6a74720;  1 drivers
v000001e1f68ea460_0 .net *"_ivl_8", 0 0, L_000001e1f6a73ae0;  1 drivers
S_000001e1f68d40b0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f68d59b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a74560 .functor NOT 1, L_000001e1f6a46b30, C4<0>, C4<0>, C4<0>;
L_000001e1f6a74db0 .functor AND 1, L_000001e1f6a74560, L_000001e1f6a463b0, C4<1>, C4<1>;
L_000001e1f6a73a70 .functor NOT 1, L_000001e1f6a46b30, C4<0>, C4<0>, C4<0>;
L_000001e1f6a74b10 .functor AND 1, L_000001e1f6a73a70, L_000001e1f6a473f0, C4<1>, C4<1>;
L_000001e1f6a75280 .functor OR 1, L_000001e1f6a74db0, L_000001e1f6a74b10, C4<0>, C4<0>;
L_000001e1f6a75360 .functor AND 1, L_000001e1f6a463b0, L_000001e1f6a473f0, C4<1>, C4<1>;
L_000001e1f6a75590 .functor OR 1, L_000001e1f6a75280, L_000001e1f6a75360, C4<0>, C4<0>;
L_000001e1f6a74e90 .functor XOR 1, L_000001e1f6a46b30, L_000001e1f6a463b0, C4<0>, C4<0>;
L_000001e1f6a73df0 .functor XOR 1, L_000001e1f6a74e90, L_000001e1f6a473f0, C4<0>, C4<0>;
v000001e1f68ebe00_0 .net "Debe", 0 0, L_000001e1f6a75590;  1 drivers
v000001e1f68eb180_0 .net "Din", 0 0, L_000001e1f6a473f0;  1 drivers
v000001e1f68ebd60_0 .net "Dout", 0 0, L_000001e1f6a73df0;  1 drivers
v000001e1f68e9c40_0 .net "Ri", 0 0, L_000001e1f6a463b0;  1 drivers
v000001e1f68eabe0_0 .net "Si", 0 0, L_000001e1f6a46b30;  1 drivers
v000001e1f68ebcc0_0 .net *"_ivl_0", 0 0, L_000001e1f6a74560;  1 drivers
v000001e1f68e9f60_0 .net *"_ivl_10", 0 0, L_000001e1f6a75360;  1 drivers
v000001e1f68ebb80_0 .net *"_ivl_14", 0 0, L_000001e1f6a74e90;  1 drivers
v000001e1f68eb540_0 .net *"_ivl_2", 0 0, L_000001e1f6a74db0;  1 drivers
v000001e1f68ea500_0 .net *"_ivl_4", 0 0, L_000001e1f6a73a70;  1 drivers
v000001e1f68ebf40_0 .net *"_ivl_6", 0 0, L_000001e1f6a74b10;  1 drivers
v000001e1f68eb400_0 .net *"_ivl_8", 0 0, L_000001e1f6a75280;  1 drivers
S_000001e1f68d7da0 .scope generate, "genblk1[21]" "genblk1[21]" 5 168, 5 168 0, S_000001e1f68d28d0;
 .timescale -9 -12;
P_000001e1f67490a0 .param/l "i" 0 5 168, +C4<010101>;
S_000001e1f68d4880 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f68d7da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a742c0 .functor NOT 1, L_000001e1f6a47490, C4<0>, C4<0>, C4<0>;
L_000001e1f6a73c30 .functor AND 1, L_000001e1f6a742c0, L_000001e1f6a46f90, C4<1>, C4<1>;
L_000001e1f6a74020 .functor NOT 1, L_000001e1f6a47490, C4<0>, C4<0>, C4<0>;
L_000001e1f6a749c0 .functor AND 1, L_000001e1f6a74020, L_000001e1f6a478f0, C4<1>, C4<1>;
L_000001e1f6a74090 .functor OR 1, L_000001e1f6a73c30, L_000001e1f6a749c0, C4<0>, C4<0>;
L_000001e1f6a74c60 .functor AND 1, L_000001e1f6a46f90, L_000001e1f6a478f0, C4<1>, C4<1>;
L_000001e1f6a74f00 .functor OR 1, L_000001e1f6a74090, L_000001e1f6a74c60, C4<0>, C4<0>;
L_000001e1f6a741e0 .functor XOR 1, L_000001e1f6a47490, L_000001e1f6a46f90, C4<0>, C4<0>;
L_000001e1f6a745d0 .functor XOR 1, L_000001e1f6a741e0, L_000001e1f6a478f0, C4<0>, C4<0>;
v000001e1f68ebae0_0 .net "Debe", 0 0, L_000001e1f6a74f00;  1 drivers
v000001e1f68ea1e0_0 .net "Din", 0 0, L_000001e1f6a478f0;  1 drivers
v000001e1f68eab40_0 .net "Dout", 0 0, L_000001e1f6a745d0;  1 drivers
v000001e1f68ead20_0 .net "Ri", 0 0, L_000001e1f6a46f90;  1 drivers
v000001e1f68eb220_0 .net "Si", 0 0, L_000001e1f6a47490;  1 drivers
v000001e1f68ebea0_0 .net *"_ivl_0", 0 0, L_000001e1f6a742c0;  1 drivers
v000001e1f68eb9a0_0 .net *"_ivl_10", 0 0, L_000001e1f6a74c60;  1 drivers
v000001e1f68eb360_0 .net *"_ivl_14", 0 0, L_000001e1f6a741e0;  1 drivers
v000001e1f68e9b00_0 .net *"_ivl_2", 0 0, L_000001e1f6a73c30;  1 drivers
v000001e1f68e9ce0_0 .net *"_ivl_4", 0 0, L_000001e1f6a74020;  1 drivers
v000001e1f68eb0e0_0 .net *"_ivl_6", 0 0, L_000001e1f6a749c0;  1 drivers
v000001e1f68ea6e0_0 .net *"_ivl_8", 0 0, L_000001e1f6a74090;  1 drivers
S_000001e1f68d4ba0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f68d7da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a74f70 .functor NOT 1, L_000001e1f6a47ad0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a74170 .functor AND 1, L_000001e1f6a74f70, L_000001e1f6a47990, C4<1>, C4<1>;
L_000001e1f6a74cd0 .functor NOT 1, L_000001e1f6a47ad0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a74790 .functor AND 1, L_000001e1f6a74cd0, L_000001e1f6a47cb0, C4<1>, C4<1>;
L_000001e1f6a74fe0 .functor OR 1, L_000001e1f6a74170, L_000001e1f6a74790, C4<0>, C4<0>;
L_000001e1f6a75050 .functor AND 1, L_000001e1f6a47990, L_000001e1f6a47cb0, C4<1>, C4<1>;
L_000001e1f6a752f0 .functor OR 1, L_000001e1f6a74fe0, L_000001e1f6a75050, C4<0>, C4<0>;
L_000001e1f6a750c0 .functor XOR 1, L_000001e1f6a47ad0, L_000001e1f6a47990, C4<0>, C4<0>;
L_000001e1f6a74410 .functor XOR 1, L_000001e1f6a750c0, L_000001e1f6a47cb0, C4<0>, C4<0>;
v000001e1f68ebfe0_0 .net "Debe", 0 0, L_000001e1f6a752f0;  1 drivers
v000001e1f68ea640_0 .net "Din", 0 0, L_000001e1f6a47cb0;  1 drivers
v000001e1f68e9920_0 .net "Dout", 0 0, L_000001e1f6a74410;  1 drivers
v000001e1f68eac80_0 .net "Ri", 0 0, L_000001e1f6a47990;  1 drivers
v000001e1f68eaa00_0 .net "Si", 0 0, L_000001e1f6a47ad0;  1 drivers
v000001e1f68e9ba0_0 .net *"_ivl_0", 0 0, L_000001e1f6a74f70;  1 drivers
v000001e1f68eb5e0_0 .net *"_ivl_10", 0 0, L_000001e1f6a75050;  1 drivers
v000001e1f68eb720_0 .net *"_ivl_14", 0 0, L_000001e1f6a750c0;  1 drivers
v000001e1f68e99c0_0 .net *"_ivl_2", 0 0, L_000001e1f6a74170;  1 drivers
v000001e1f68e9a60_0 .net *"_ivl_4", 0 0, L_000001e1f6a74cd0;  1 drivers
v000001e1f68eaf00_0 .net *"_ivl_6", 0 0, L_000001e1f6a74790;  1 drivers
v000001e1f68e9d80_0 .net *"_ivl_8", 0 0, L_000001e1f6a74fe0;  1 drivers
S_000001e1f68d5cd0 .scope generate, "genblk1[22]" "genblk1[22]" 5 168, 5 168 0, S_000001e1f68d28d0;
 .timescale -9 -12;
P_000001e1f6749120 .param/l "i" 0 5 168, +C4<010110>;
S_000001e1f68d4d30 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001e1f68d5cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a73e60 .functor NOT 1, L_000001e1f6a47530, C4<0>, C4<0>, C4<0>;
L_000001e1f6a74330 .functor AND 1, L_000001e1f6a73e60, L_000001e1f6a47030, C4<1>, C4<1>;
L_000001e1f6a75600 .functor NOT 1, L_000001e1f6a47530, C4<0>, C4<0>, C4<0>;
L_000001e1f6a74640 .functor AND 1, L_000001e1f6a75600, L_000001e1f6a47a30, C4<1>, C4<1>;
L_000001e1f6a751a0 .functor OR 1, L_000001e1f6a74330, L_000001e1f6a74640, C4<0>, C4<0>;
L_000001e1f6a75130 .functor AND 1, L_000001e1f6a47030, L_000001e1f6a47a30, C4<1>, C4<1>;
L_000001e1f6a75210 .functor OR 1, L_000001e1f6a751a0, L_000001e1f6a75130, C4<0>, C4<0>;
L_000001e1f6a743a0 .functor XOR 1, L_000001e1f6a47530, L_000001e1f6a47030, C4<0>, C4<0>;
L_000001e1f6a74800 .functor XOR 1, L_000001e1f6a743a0, L_000001e1f6a47a30, C4<0>, C4<0>;
v000001e1f68e9e20_0 .net "Debe", 0 0, L_000001e1f6a75210;  1 drivers
v000001e1f68e9ec0_0 .net "Din", 0 0, L_000001e1f6a47a30;  1 drivers
v000001e1f68ea000_0 .net "Dout", 0 0, L_000001e1f6a74800;  1 drivers
v000001e1f68eae60_0 .net "Ri", 0 0, L_000001e1f6a47030;  1 drivers
v000001e1f68eb680_0 .net "Si", 0 0, L_000001e1f6a47530;  1 drivers
v000001e1f68ea140_0 .net *"_ivl_0", 0 0, L_000001e1f6a73e60;  1 drivers
v000001e1f68eb7c0_0 .net *"_ivl_10", 0 0, L_000001e1f6a75130;  1 drivers
v000001e1f68eadc0_0 .net *"_ivl_14", 0 0, L_000001e1f6a743a0;  1 drivers
v000001e1f68ea780_0 .net *"_ivl_2", 0 0, L_000001e1f6a74330;  1 drivers
v000001e1f68eb860_0 .net *"_ivl_4", 0 0, L_000001e1f6a75600;  1 drivers
v000001e1f68ea280_0 .net *"_ivl_6", 0 0, L_000001e1f6a74640;  1 drivers
v000001e1f68eb900_0 .net *"_ivl_8", 0 0, L_000001e1f6a751a0;  1 drivers
S_000001e1f68f99d0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001e1f68d5cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a74870 .functor NOT 1, L_000001e1f6a47df0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a753d0 .functor AND 1, L_000001e1f6a74870, L_000001e1f6a48250, C4<1>, C4<1>;
L_000001e1f6a75440 .functor NOT 1, L_000001e1f6a47df0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a754b0 .functor AND 1, L_000001e1f6a75440, L_000001e1f6a46270, C4<1>, C4<1>;
L_000001e1f6a74100 .functor OR 1, L_000001e1f6a753d0, L_000001e1f6a754b0, C4<0>, C4<0>;
L_000001e1f6a74480 .functor AND 1, L_000001e1f6a48250, L_000001e1f6a46270, C4<1>, C4<1>;
L_000001e1f6a744f0 .functor OR 1, L_000001e1f6a74100, L_000001e1f6a74480, C4<0>, C4<0>;
L_000001e1f6a73b50 .functor XOR 1, L_000001e1f6a47df0, L_000001e1f6a48250, C4<0>, C4<0>;
L_000001e1f6a75520 .functor XOR 1, L_000001e1f6a73b50, L_000001e1f6a46270, C4<0>, C4<0>;
v000001e1f68ea320_0 .net "Debe", 0 0, L_000001e1f6a744f0;  1 drivers
v000001e1f68ea3c0_0 .net "Din", 0 0, L_000001e1f6a46270;  1 drivers
v000001e1f68ea5a0_0 .net "Dout", 0 0, L_000001e1f6a75520;  1 drivers
v000001e1f68ea8c0_0 .net "Ri", 0 0, L_000001e1f6a48250;  1 drivers
v000001e1f68ecb20_0 .net "Si", 0 0, L_000001e1f6a47df0;  1 drivers
v000001e1f68edf20_0 .net *"_ivl_0", 0 0, L_000001e1f6a74870;  1 drivers
v000001e1f68ed0c0_0 .net *"_ivl_10", 0 0, L_000001e1f6a74480;  1 drivers
v000001e1f68ecc60_0 .net *"_ivl_14", 0 0, L_000001e1f6a73b50;  1 drivers
v000001e1f68ec940_0 .net *"_ivl_2", 0 0, L_000001e1f6a753d0;  1 drivers
v000001e1f68ec120_0 .net *"_ivl_4", 0 0, L_000001e1f6a75440;  1 drivers
v000001e1f68ed660_0 .net *"_ivl_6", 0 0, L_000001e1f6a754b0;  1 drivers
v000001e1f68ed160_0 .net *"_ivl_8", 0 0, L_000001e1f6a74100;  1 drivers
S_000001e1f68fac90 .scope module, "rounder" "RoundNearestEven" 5 201, 6 22 0, S_000001e1f68d28d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_000001e1f6805dc0 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_000001e1f6805df8 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_000001e1f6805e30 .param/l "FSIZE" 0 6 22, +C4<00000000000000000000000000001110>;
P_000001e1f6805e68 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_000001e1f6a78000 .functor NOT 1, L_000001e1f6a4a9b0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a77dd0 .functor OR 1, L_000001e1f6a4a4b0, L_000001e1f6a49330, C4<0>, C4<0>;
L_000001e1f6a77ba0 .functor AND 1, L_000001e1f6a4a370, L_000001e1f6a77dd0, C4<1>, C4<1>;
v000001e1f68edca0_0 .net *"_ivl_11", 9 0, L_000001e1f6a498d0;  1 drivers
v000001e1f68edd40_0 .net *"_ivl_12", 23 0, L_000001e1f6a49ab0;  1 drivers
L_000001e1f699b858 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68ed700_0 .net *"_ivl_15", 13 0, L_000001e1f699b858;  1 drivers
v000001e1f68ed480_0 .net *"_ivl_17", 0 0, L_000001e1f6a49330;  1 drivers
v000001e1f68edde0_0 .net *"_ivl_19", 0 0, L_000001e1f6a77dd0;  1 drivers
v000001e1f68edfc0_0 .net *"_ivl_21", 0 0, L_000001e1f6a77ba0;  1 drivers
L_000001e1f699b8a0 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e1f68ec8a0_0 .net/2u *"_ivl_22", 23 0, L_000001e1f699b8a0;  1 drivers
L_000001e1f699b8e8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68ee420_0 .net/2u *"_ivl_24", 23 0, L_000001e1f699b8e8;  1 drivers
v000001e1f68ee240_0 .net *"_ivl_26", 23 0, L_000001e1f6a4acd0;  1 drivers
v000001e1f68ed840_0 .net *"_ivl_3", 3 0, L_000001e1f6a49790;  1 drivers
v000001e1f68ec3a0_0 .net *"_ivl_33", 0 0, L_000001e1f6a4a550;  1 drivers
v000001e1f68ee2e0_0 .net *"_ivl_34", 7 0, L_000001e1f6a4a870;  1 drivers
L_000001e1f699b930 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68ede80_0 .net *"_ivl_37", 6 0, L_000001e1f699b930;  1 drivers
v000001e1f68ee060_0 .net *"_ivl_7", 0 0, L_000001e1f6a4a9b0;  1 drivers
v000001e1f68ed980_0 .net "boolean", 0 0, L_000001e1f6a4a4b0;  1 drivers
v000001e1f68ed200_0 .net "exp", 7 0, L_000001e1f6a46950;  alias, 1 drivers
v000001e1f68ee880_0 .net "exp_round", 7 0, L_000001e1f6a4ad70;  alias, 1 drivers
v000001e1f68ece40_0 .net "guard", 0 0, L_000001e1f6a4a370;  1 drivers
v000001e1f68ee4c0_0 .net "is_even", 0 0, L_000001e1f6a78000;  1 drivers
v000001e1f68ec260_0 .net "ms", 14 0, L_000001e1f6a4af50;  1 drivers
v000001e1f68ecee0_0 .net "ms_round", 22 0, L_000001e1f6a493d0;  alias, 1 drivers
v000001e1f68ee100_0 .net "temp", 23 0, L_000001e1f6a48ed0;  1 drivers
L_000001e1f6a4a370 .part L_000001e1f6a4af50, 4, 1;
L_000001e1f6a49790 .part L_000001e1f6a4af50, 0, 4;
L_000001e1f6a4a4b0 .reduce/or L_000001e1f6a49790;
L_000001e1f6a4a9b0 .part L_000001e1f6a4af50, 5, 1;
L_000001e1f6a498d0 .part L_000001e1f6a4af50, 5, 10;
L_000001e1f6a49ab0 .concat [ 10 14 0 0], L_000001e1f6a498d0, L_000001e1f699b858;
L_000001e1f6a49330 .reduce/nor L_000001e1f6a78000;
L_000001e1f6a4acd0 .functor MUXZ 24, L_000001e1f699b8e8, L_000001e1f699b8a0, L_000001e1f6a77ba0, C4<>;
L_000001e1f6a48ed0 .arith/sum 24, L_000001e1f6a49ab0, L_000001e1f6a4acd0;
L_000001e1f6a493d0 .part L_000001e1f6a48ed0, 0, 23;
L_000001e1f6a4a550 .part L_000001e1f6a48ed0, 23, 1;
L_000001e1f6a4a870 .concat [ 1 7 0 0], L_000001e1f6a4a550, L_000001e1f699b930;
L_000001e1f6a4ad70 .arith/sum 8, L_000001e1f6a46950, L_000001e1f6a4a870;
S_000001e1f68f9840 .scope module, "sub_exp" "RestaExp_sum" 5 187, 5 19 0, S_000001e1f68d28d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_000001e1f68d36d0 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_000001e1f68d3708 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_000001e1f68d3740 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v000001e1f68ef5a0_0 .net "Debe", 8 0, L_000001e1f6a46630;  1 drivers
v000001e1f68ef640_0 .net "F", 7 0, L_000001e1f6a468b0;  alias, 1 drivers
v000001e1f68f1b20_0 .net "R", 7 0, L_000001e1f6a470d0;  alias, 1 drivers
v000001e1f68f1bc0_0 .net "S", 7 0, L_000001e1f6a3e7f0;  alias, 1 drivers
L_000001e1f699b780 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f68f1c60_0 .net/2u *"_ivl_60", 0 0, L_000001e1f699b780;  1 drivers
L_000001e1f6a47f30 .part L_000001e1f6a3e7f0, 0, 1;
L_000001e1f6a47170 .part L_000001e1f6a470d0, 0, 1;
L_000001e1f6a46590 .part L_000001e1f6a46630, 0, 1;
L_000001e1f6a477b0 .part L_000001e1f6a3e7f0, 1, 1;
L_000001e1f6a48070 .part L_000001e1f6a470d0, 1, 1;
L_000001e1f6a486b0 .part L_000001e1f6a46630, 1, 1;
L_000001e1f6a46810 .part L_000001e1f6a3e7f0, 2, 1;
L_000001e1f6a475d0 .part L_000001e1f6a470d0, 2, 1;
L_000001e1f6a48110 .part L_000001e1f6a46630, 2, 1;
L_000001e1f6a47210 .part L_000001e1f6a3e7f0, 3, 1;
L_000001e1f6a482f0 .part L_000001e1f6a470d0, 3, 1;
L_000001e1f6a48390 .part L_000001e1f6a46630, 3, 1;
L_000001e1f6a46310 .part L_000001e1f6a3e7f0, 4, 1;
L_000001e1f6a48430 .part L_000001e1f6a470d0, 4, 1;
L_000001e1f6a47710 .part L_000001e1f6a46630, 4, 1;
L_000001e1f6a487f0 .part L_000001e1f6a3e7f0, 5, 1;
L_000001e1f6a48570 .part L_000001e1f6a470d0, 5, 1;
L_000001e1f6a48610 .part L_000001e1f6a46630, 5, 1;
L_000001e1f6a46770 .part L_000001e1f6a3e7f0, 6, 1;
L_000001e1f6a48750 .part L_000001e1f6a470d0, 6, 1;
L_000001e1f6a47670 .part L_000001e1f6a46630, 6, 1;
L_000001e1f6a48890 .part L_000001e1f6a3e7f0, 7, 1;
L_000001e1f6a46130 .part L_000001e1f6a470d0, 7, 1;
L_000001e1f6a461d0 .part L_000001e1f6a46630, 7, 1;
LS_000001e1f6a468b0_0_0 .concat8 [ 1 1 1 1], L_000001e1f6a75fa0, L_000001e1f6a75670, L_000001e1f6a76010, L_000001e1f6a75a60;
LS_000001e1f6a468b0_0_4 .concat8 [ 1 1 1 1], L_000001e1f6a76ef0, L_000001e1f6a76080, L_000001e1f6a767f0, L_000001e1f6a78690;
L_000001e1f6a468b0 .concat8 [ 4 4 0 0], LS_000001e1f6a468b0_0_0, LS_000001e1f6a468b0_0_4;
LS_000001e1f6a46630_0_0 .concat8 [ 1 1 1 1], L_000001e1f699b780, L_000001e1f6a769b0, L_000001e1f6a770b0, L_000001e1f6a768d0;
LS_000001e1f6a46630_0_4 .concat8 [ 1 1 1 1], L_000001e1f6a76c50, L_000001e1f6a76320, L_000001e1f6a76400, L_000001e1f6a76630;
LS_000001e1f6a46630_0_8 .concat8 [ 1 0 0 0], L_000001e1f6a77e40;
L_000001e1f6a46630 .concat8 [ 4 4 1 0], LS_000001e1f6a46630_0_0, LS_000001e1f6a46630_0_4, LS_000001e1f6a46630_0_8;
S_000001e1f68f9b60 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001e1f68f9840;
 .timescale -9 -12;
P_000001e1f6748b20 .param/l "i" 0 5 28, +C4<00>;
S_000001e1f68fafb0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f68f9b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a75de0 .functor NOT 1, L_000001e1f6a47f30, C4<0>, C4<0>, C4<0>;
L_000001e1f6a76a20 .functor AND 1, L_000001e1f6a75de0, L_000001e1f6a47170, C4<1>, C4<1>;
L_000001e1f6a75c90 .functor NOT 1, L_000001e1f6a47f30, C4<0>, C4<0>, C4<0>;
L_000001e1f6a76780 .functor AND 1, L_000001e1f6a75c90, L_000001e1f6a46590, C4<1>, C4<1>;
L_000001e1f6a76470 .functor OR 1, L_000001e1f6a76a20, L_000001e1f6a76780, C4<0>, C4<0>;
L_000001e1f6a762b0 .functor AND 1, L_000001e1f6a47170, L_000001e1f6a46590, C4<1>, C4<1>;
L_000001e1f6a769b0 .functor OR 1, L_000001e1f6a76470, L_000001e1f6a762b0, C4<0>, C4<0>;
L_000001e1f6a76860 .functor XOR 1, L_000001e1f6a47f30, L_000001e1f6a47170, C4<0>, C4<0>;
L_000001e1f6a75fa0 .functor XOR 1, L_000001e1f6a76860, L_000001e1f6a46590, C4<0>, C4<0>;
v000001e1f68ee560_0 .net "Debe", 0 0, L_000001e1f6a769b0;  1 drivers
v000001e1f68ee600_0 .net "Din", 0 0, L_000001e1f6a46590;  1 drivers
v000001e1f68ed7a0_0 .net "Dout", 0 0, L_000001e1f6a75fa0;  1 drivers
v000001e1f68ee7e0_0 .net "Ri", 0 0, L_000001e1f6a47170;  1 drivers
v000001e1f68ec760_0 .net "Si", 0 0, L_000001e1f6a47f30;  1 drivers
v000001e1f68ee6a0_0 .net *"_ivl_0", 0 0, L_000001e1f6a75de0;  1 drivers
v000001e1f68edc00_0 .net *"_ivl_10", 0 0, L_000001e1f6a762b0;  1 drivers
v000001e1f68eda20_0 .net *"_ivl_14", 0 0, L_000001e1f6a76860;  1 drivers
v000001e1f68ed520_0 .net *"_ivl_2", 0 0, L_000001e1f6a76a20;  1 drivers
v000001e1f68ee740_0 .net *"_ivl_4", 0 0, L_000001e1f6a75c90;  1 drivers
v000001e1f68ec1c0_0 .net *"_ivl_6", 0 0, L_000001e1f6a76780;  1 drivers
v000001e1f68ec4e0_0 .net *"_ivl_8", 0 0, L_000001e1f6a76470;  1 drivers
S_000001e1f68fbc30 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001e1f68f9840;
 .timescale -9 -12;
P_000001e1f6749720 .param/l "i" 0 5 28, +C4<01>;
S_000001e1f68f9e80 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f68fbc30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a756e0 .functor NOT 1, L_000001e1f6a477b0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a77040 .functor AND 1, L_000001e1f6a756e0, L_000001e1f6a48070, C4<1>, C4<1>;
L_000001e1f6a76cc0 .functor NOT 1, L_000001e1f6a477b0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a76390 .functor AND 1, L_000001e1f6a76cc0, L_000001e1f6a486b0, C4<1>, C4<1>;
L_000001e1f6a75ad0 .functor OR 1, L_000001e1f6a77040, L_000001e1f6a76390, C4<0>, C4<0>;
L_000001e1f6a76a90 .functor AND 1, L_000001e1f6a48070, L_000001e1f6a486b0, C4<1>, C4<1>;
L_000001e1f6a770b0 .functor OR 1, L_000001e1f6a75ad0, L_000001e1f6a76a90, C4<0>, C4<0>;
L_000001e1f6a77120 .functor XOR 1, L_000001e1f6a477b0, L_000001e1f6a48070, C4<0>, C4<0>;
L_000001e1f6a75670 .functor XOR 1, L_000001e1f6a77120, L_000001e1f6a486b0, C4<0>, C4<0>;
v000001e1f68edb60_0 .net "Debe", 0 0, L_000001e1f6a770b0;  1 drivers
v000001e1f68ed2a0_0 .net "Din", 0 0, L_000001e1f6a486b0;  1 drivers
v000001e1f68ec300_0 .net "Dout", 0 0, L_000001e1f6a75670;  1 drivers
v000001e1f68ed5c0_0 .net "Ri", 0 0, L_000001e1f6a48070;  1 drivers
v000001e1f68ecd00_0 .net "Si", 0 0, L_000001e1f6a477b0;  1 drivers
v000001e1f68ed8e0_0 .net *"_ivl_0", 0 0, L_000001e1f6a756e0;  1 drivers
v000001e1f68ee380_0 .net *"_ivl_10", 0 0, L_000001e1f6a76a90;  1 drivers
v000001e1f68ec440_0 .net *"_ivl_14", 0 0, L_000001e1f6a77120;  1 drivers
v000001e1f68ec580_0 .net *"_ivl_2", 0 0, L_000001e1f6a77040;  1 drivers
v000001e1f68ee1a0_0 .net *"_ivl_4", 0 0, L_000001e1f6a76cc0;  1 drivers
v000001e1f68edac0_0 .net *"_ivl_6", 0 0, L_000001e1f6a76390;  1 drivers
v000001e1f68ed340_0 .net *"_ivl_8", 0 0, L_000001e1f6a75ad0;  1 drivers
S_000001e1f68fab00 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001e1f68f9840;
 .timescale -9 -12;
P_000001e1f67493a0 .param/l "i" 0 5 28, +C4<010>;
S_000001e1f68f9cf0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f68fab00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a76f60 .functor NOT 1, L_000001e1f6a46810, C4<0>, C4<0>, C4<0>;
L_000001e1f6a76be0 .functor AND 1, L_000001e1f6a76f60, L_000001e1f6a475d0, C4<1>, C4<1>;
L_000001e1f6a76fd0 .functor NOT 1, L_000001e1f6a46810, C4<0>, C4<0>, C4<0>;
L_000001e1f6a759f0 .functor AND 1, L_000001e1f6a76fd0, L_000001e1f6a48110, C4<1>, C4<1>;
L_000001e1f6a76b00 .functor OR 1, L_000001e1f6a76be0, L_000001e1f6a759f0, C4<0>, C4<0>;
L_000001e1f6a75750 .functor AND 1, L_000001e1f6a475d0, L_000001e1f6a48110, C4<1>, C4<1>;
L_000001e1f6a768d0 .functor OR 1, L_000001e1f6a76b00, L_000001e1f6a75750, C4<0>, C4<0>;
L_000001e1f6a75e50 .functor XOR 1, L_000001e1f6a46810, L_000001e1f6a475d0, C4<0>, C4<0>;
L_000001e1f6a76010 .functor XOR 1, L_000001e1f6a75e50, L_000001e1f6a48110, C4<0>, C4<0>;
v000001e1f68ec620_0 .net "Debe", 0 0, L_000001e1f6a768d0;  1 drivers
v000001e1f68ec6c0_0 .net "Din", 0 0, L_000001e1f6a48110;  1 drivers
v000001e1f68ec800_0 .net "Dout", 0 0, L_000001e1f6a76010;  1 drivers
v000001e1f68ec9e0_0 .net "Ri", 0 0, L_000001e1f6a475d0;  1 drivers
v000001e1f68eca80_0 .net "Si", 0 0, L_000001e1f6a46810;  1 drivers
v000001e1f68ecbc0_0 .net *"_ivl_0", 0 0, L_000001e1f6a76f60;  1 drivers
v000001e1f68ecda0_0 .net *"_ivl_10", 0 0, L_000001e1f6a75750;  1 drivers
v000001e1f68ecf80_0 .net *"_ivl_14", 0 0, L_000001e1f6a75e50;  1 drivers
v000001e1f68ed020_0 .net *"_ivl_2", 0 0, L_000001e1f6a76be0;  1 drivers
v000001e1f68ed3e0_0 .net *"_ivl_4", 0 0, L_000001e1f6a76fd0;  1 drivers
v000001e1f68eeec0_0 .net *"_ivl_6", 0 0, L_000001e1f6a759f0;  1 drivers
v000001e1f68f0220_0 .net *"_ivl_8", 0 0, L_000001e1f6a76b00;  1 drivers
S_000001e1f68f9200 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001e1f68f9840;
 .timescale -9 -12;
P_000001e1f6749560 .param/l "i" 0 5 28, +C4<011>;
S_000001e1f68fb780 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f68f9200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a75b40 .functor NOT 1, L_000001e1f6a47210, C4<0>, C4<0>, C4<0>;
L_000001e1f6a76b70 .functor AND 1, L_000001e1f6a75b40, L_000001e1f6a482f0, C4<1>, C4<1>;
L_000001e1f6a76e80 .functor NOT 1, L_000001e1f6a47210, C4<0>, C4<0>, C4<0>;
L_000001e1f6a76940 .functor AND 1, L_000001e1f6a76e80, L_000001e1f6a48390, C4<1>, C4<1>;
L_000001e1f6a76710 .functor OR 1, L_000001e1f6a76b70, L_000001e1f6a76940, C4<0>, C4<0>;
L_000001e1f6a76d30 .functor AND 1, L_000001e1f6a482f0, L_000001e1f6a48390, C4<1>, C4<1>;
L_000001e1f6a76c50 .functor OR 1, L_000001e1f6a76710, L_000001e1f6a76d30, C4<0>, C4<0>;
L_000001e1f6a76160 .functor XOR 1, L_000001e1f6a47210, L_000001e1f6a482f0, C4<0>, C4<0>;
L_000001e1f6a75a60 .functor XOR 1, L_000001e1f6a76160, L_000001e1f6a48390, C4<0>, C4<0>;
v000001e1f68eea60_0 .net "Debe", 0 0, L_000001e1f6a76c50;  1 drivers
v000001e1f68efaa0_0 .net "Din", 0 0, L_000001e1f6a48390;  1 drivers
v000001e1f68ef820_0 .net "Dout", 0 0, L_000001e1f6a75a60;  1 drivers
v000001e1f68f04a0_0 .net "Ri", 0 0, L_000001e1f6a482f0;  1 drivers
v000001e1f68f0540_0 .net "Si", 0 0, L_000001e1f6a47210;  1 drivers
v000001e1f68f05e0_0 .net *"_ivl_0", 0 0, L_000001e1f6a75b40;  1 drivers
v000001e1f68f0180_0 .net *"_ivl_10", 0 0, L_000001e1f6a76d30;  1 drivers
v000001e1f68f0860_0 .net *"_ivl_14", 0 0, L_000001e1f6a76160;  1 drivers
v000001e1f68ef780_0 .net *"_ivl_2", 0 0, L_000001e1f6a76b70;  1 drivers
v000001e1f68eece0_0 .net *"_ivl_4", 0 0, L_000001e1f6a76e80;  1 drivers
v000001e1f68eeb00_0 .net *"_ivl_6", 0 0, L_000001e1f6a76940;  1 drivers
v000001e1f68efd20_0 .net *"_ivl_8", 0 0, L_000001e1f6a76710;  1 drivers
S_000001e1f68fa650 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001e1f68f9840;
 .timescale -9 -12;
P_000001e1f6749aa0 .param/l "i" 0 5 28, +C4<0100>;
S_000001e1f68fa010 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f68fa650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a76da0 .functor NOT 1, L_000001e1f6a46310, C4<0>, C4<0>, C4<0>;
L_000001e1f6a77190 .functor AND 1, L_000001e1f6a76da0, L_000001e1f6a48430, C4<1>, C4<1>;
L_000001e1f6a75830 .functor NOT 1, L_000001e1f6a46310, C4<0>, C4<0>, C4<0>;
L_000001e1f6a75bb0 .functor AND 1, L_000001e1f6a75830, L_000001e1f6a47710, C4<1>, C4<1>;
L_000001e1f6a76e10 .functor OR 1, L_000001e1f6a77190, L_000001e1f6a75bb0, C4<0>, C4<0>;
L_000001e1f6a75c20 .functor AND 1, L_000001e1f6a48430, L_000001e1f6a47710, C4<1>, C4<1>;
L_000001e1f6a76320 .functor OR 1, L_000001e1f6a76e10, L_000001e1f6a75c20, C4<0>, C4<0>;
L_000001e1f6a757c0 .functor XOR 1, L_000001e1f6a46310, L_000001e1f6a48430, C4<0>, C4<0>;
L_000001e1f6a76ef0 .functor XOR 1, L_000001e1f6a757c0, L_000001e1f6a47710, C4<0>, C4<0>;
v000001e1f68ef8c0_0 .net "Debe", 0 0, L_000001e1f6a76320;  1 drivers
v000001e1f68efb40_0 .net "Din", 0 0, L_000001e1f6a47710;  1 drivers
v000001e1f68f0cc0_0 .net "Dout", 0 0, L_000001e1f6a76ef0;  1 drivers
v000001e1f68ef6e0_0 .net "Ri", 0 0, L_000001e1f6a48430;  1 drivers
v000001e1f68ee9c0_0 .net "Si", 0 0, L_000001e1f6a46310;  1 drivers
v000001e1f68f02c0_0 .net *"_ivl_0", 0 0, L_000001e1f6a76da0;  1 drivers
v000001e1f68f0680_0 .net *"_ivl_10", 0 0, L_000001e1f6a75c20;  1 drivers
v000001e1f68eef60_0 .net *"_ivl_14", 0 0, L_000001e1f6a757c0;  1 drivers
v000001e1f68f0360_0 .net *"_ivl_2", 0 0, L_000001e1f6a77190;  1 drivers
v000001e1f68eeba0_0 .net *"_ivl_4", 0 0, L_000001e1f6a75830;  1 drivers
v000001e1f68ef960_0 .net *"_ivl_6", 0 0, L_000001e1f6a75bb0;  1 drivers
v000001e1f68efbe0_0 .net *"_ivl_8", 0 0, L_000001e1f6a76e10;  1 drivers
S_000001e1f68fb460 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_000001e1f68f9840;
 .timescale -9 -12;
P_000001e1f6749be0 .param/l "i" 0 5 28, +C4<0101>;
S_000001e1f68f83f0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f68fb460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a75ec0 .functor NOT 1, L_000001e1f6a487f0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a77200 .functor AND 1, L_000001e1f6a75ec0, L_000001e1f6a48570, C4<1>, C4<1>;
L_000001e1f6a758a0 .functor NOT 1, L_000001e1f6a487f0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a75910 .functor AND 1, L_000001e1f6a758a0, L_000001e1f6a48610, C4<1>, C4<1>;
L_000001e1f6a75980 .functor OR 1, L_000001e1f6a77200, L_000001e1f6a75910, C4<0>, C4<0>;
L_000001e1f6a75d00 .functor AND 1, L_000001e1f6a48570, L_000001e1f6a48610, C4<1>, C4<1>;
L_000001e1f6a76400 .functor OR 1, L_000001e1f6a75980, L_000001e1f6a75d00, C4<0>, C4<0>;
L_000001e1f6a75d70 .functor XOR 1, L_000001e1f6a487f0, L_000001e1f6a48570, C4<0>, C4<0>;
L_000001e1f6a76080 .functor XOR 1, L_000001e1f6a75d70, L_000001e1f6a48610, C4<0>, C4<0>;
v000001e1f68eee20_0 .net "Debe", 0 0, L_000001e1f6a76400;  1 drivers
v000001e1f68efc80_0 .net "Din", 0 0, L_000001e1f6a48610;  1 drivers
v000001e1f68f0400_0 .net "Dout", 0 0, L_000001e1f6a76080;  1 drivers
v000001e1f68efa00_0 .net "Ri", 0 0, L_000001e1f6a48570;  1 drivers
v000001e1f68f00e0_0 .net "Si", 0 0, L_000001e1f6a487f0;  1 drivers
v000001e1f68efdc0_0 .net *"_ivl_0", 0 0, L_000001e1f6a75ec0;  1 drivers
v000001e1f68eed80_0 .net *"_ivl_10", 0 0, L_000001e1f6a75d00;  1 drivers
v000001e1f68eec40_0 .net *"_ivl_14", 0 0, L_000001e1f6a75d70;  1 drivers
v000001e1f68efe60_0 .net *"_ivl_2", 0 0, L_000001e1f6a77200;  1 drivers
v000001e1f68f0d60_0 .net *"_ivl_4", 0 0, L_000001e1f6a758a0;  1 drivers
v000001e1f68f0720_0 .net *"_ivl_6", 0 0, L_000001e1f6a75910;  1 drivers
v000001e1f68ef0a0_0 .net *"_ivl_8", 0 0, L_000001e1f6a75980;  1 drivers
S_000001e1f68f9390 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_000001e1f68f9840;
 .timescale -9 -12;
P_000001e1f6749620 .param/l "i" 0 5 28, +C4<0110>;
S_000001e1f68fb5f0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f68f9390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a760f0 .functor NOT 1, L_000001e1f6a46770, C4<0>, C4<0>, C4<0>;
L_000001e1f6a761d0 .functor AND 1, L_000001e1f6a760f0, L_000001e1f6a48750, C4<1>, C4<1>;
L_000001e1f6a76240 .functor NOT 1, L_000001e1f6a46770, C4<0>, C4<0>, C4<0>;
L_000001e1f6a764e0 .functor AND 1, L_000001e1f6a76240, L_000001e1f6a47670, C4<1>, C4<1>;
L_000001e1f6a76550 .functor OR 1, L_000001e1f6a761d0, L_000001e1f6a764e0, C4<0>, C4<0>;
L_000001e1f6a765c0 .functor AND 1, L_000001e1f6a48750, L_000001e1f6a47670, C4<1>, C4<1>;
L_000001e1f6a76630 .functor OR 1, L_000001e1f6a76550, L_000001e1f6a765c0, C4<0>, C4<0>;
L_000001e1f6a766a0 .functor XOR 1, L_000001e1f6a46770, L_000001e1f6a48750, C4<0>, C4<0>;
L_000001e1f6a767f0 .functor XOR 1, L_000001e1f6a766a0, L_000001e1f6a47670, C4<0>, C4<0>;
v000001e1f68f07c0_0 .net "Debe", 0 0, L_000001e1f6a76630;  1 drivers
v000001e1f68eff00_0 .net "Din", 0 0, L_000001e1f6a47670;  1 drivers
v000001e1f68ef280_0 .net "Dout", 0 0, L_000001e1f6a767f0;  1 drivers
v000001e1f68effa0_0 .net "Ri", 0 0, L_000001e1f6a48750;  1 drivers
v000001e1f68f0040_0 .net "Si", 0 0, L_000001e1f6a46770;  1 drivers
v000001e1f68ee920_0 .net *"_ivl_0", 0 0, L_000001e1f6a760f0;  1 drivers
v000001e1f68f0900_0 .net *"_ivl_10", 0 0, L_000001e1f6a765c0;  1 drivers
v000001e1f68f0a40_0 .net *"_ivl_14", 0 0, L_000001e1f6a766a0;  1 drivers
v000001e1f68f09a0_0 .net *"_ivl_2", 0 0, L_000001e1f6a761d0;  1 drivers
v000001e1f68f0ea0_0 .net *"_ivl_4", 0 0, L_000001e1f6a76240;  1 drivers
v000001e1f68f0e00_0 .net *"_ivl_6", 0 0, L_000001e1f6a764e0;  1 drivers
v000001e1f68f0ae0_0 .net *"_ivl_8", 0 0, L_000001e1f6a76550;  1 drivers
S_000001e1f68fb910 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_000001e1f68f9840;
 .timescale -9 -12;
P_000001e1f6749d20 .param/l "i" 0 5 28, +C4<0111>;
S_000001e1f68fbaa0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f68fb910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a784d0 .functor NOT 1, L_000001e1f6a48890, C4<0>, C4<0>, C4<0>;
L_000001e1f6a77cf0 .functor AND 1, L_000001e1f6a784d0, L_000001e1f6a46130, C4<1>, C4<1>;
L_000001e1f6a77f20 .functor NOT 1, L_000001e1f6a48890, C4<0>, C4<0>, C4<0>;
L_000001e1f6a78770 .functor AND 1, L_000001e1f6a77f20, L_000001e1f6a461d0, C4<1>, C4<1>;
L_000001e1f6a780e0 .functor OR 1, L_000001e1f6a77cf0, L_000001e1f6a78770, C4<0>, C4<0>;
L_000001e1f6a78d20 .functor AND 1, L_000001e1f6a46130, L_000001e1f6a461d0, C4<1>, C4<1>;
L_000001e1f6a77e40 .functor OR 1, L_000001e1f6a780e0, L_000001e1f6a78d20, C4<0>, C4<0>;
L_000001e1f6a78230 .functor XOR 1, L_000001e1f6a48890, L_000001e1f6a46130, C4<0>, C4<0>;
L_000001e1f6a78690 .functor XOR 1, L_000001e1f6a78230, L_000001e1f6a461d0, C4<0>, C4<0>;
v000001e1f68ef000_0 .net "Debe", 0 0, L_000001e1f6a77e40;  1 drivers
v000001e1f68ef140_0 .net "Din", 0 0, L_000001e1f6a461d0;  1 drivers
v000001e1f68f0f40_0 .net "Dout", 0 0, L_000001e1f6a78690;  1 drivers
v000001e1f68ef1e0_0 .net "Ri", 0 0, L_000001e1f6a46130;  1 drivers
v000001e1f68f0b80_0 .net "Si", 0 0, L_000001e1f6a48890;  1 drivers
v000001e1f68f0c20_0 .net *"_ivl_0", 0 0, L_000001e1f6a784d0;  1 drivers
v000001e1f68f0fe0_0 .net *"_ivl_10", 0 0, L_000001e1f6a78d20;  1 drivers
v000001e1f68ef500_0 .net *"_ivl_14", 0 0, L_000001e1f6a78230;  1 drivers
v000001e1f68ef320_0 .net *"_ivl_2", 0 0, L_000001e1f6a77cf0;  1 drivers
v000001e1f68f1080_0 .net *"_ivl_4", 0 0, L_000001e1f6a77f20;  1 drivers
v000001e1f68ef3c0_0 .net *"_ivl_6", 0 0, L_000001e1f6a78770;  1 drivers
v000001e1f68ef460_0 .net *"_ivl_8", 0 0, L_000001e1f6a780e0;  1 drivers
S_000001e1f68fb140 .scope module, "sm" "SumMantisa" 5 291, 5 81 0, S_000001e1f68d0670;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "S";
    .port_info 1 /INPUT 24 "R";
    .port_info 2 /INPUT 1 "guard_S";
    .port_info 3 /INPUT 1 "guard_R";
    .port_info 4 /INPUT 8 "ExpIn";
    .port_info 5 /OUTPUT 8 "ExpOut";
    .port_info 6 /OUTPUT 23 "F";
    .port_info 7 /INPUT 1 "sticky_for_round";
P_000001e1f68d30a0 .param/l "BS" 0 5 81, +C4<00000000000000000000000000011111>;
P_000001e1f68d30d8 .param/l "EBS" 0 5 81, +C4<00000000000000000000000000000111>;
P_000001e1f68d3110 .param/l "MBS" 0 5 81, +C4<00000000000000000000000000010110>;
L_000001e1f6a5f7f0 .functor BUFZ 23, L_000001e1f6a42670, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_000001e1f6a5fa20 .functor BUFZ 8, L_000001e1f6a432f0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001e1f68dec00_0 .net "A", 24 0, L_000001e1f6a3eed0;  1 drivers
v000001e1f68df240_0 .net "B", 24 0, L_000001e1f6a3ed90;  1 drivers
v000001e1f68dde40_0 .net "C", 25 0, L_000001e1f6a3fb50;  1 drivers
v000001e1f68df600_0 .net "ExpIn", 7 0, L_000001e1f6a3e7f0;  alias, 1 drivers
v000001e1f68de840_0 .net "ExpOut", 7 0, L_000001e1f6a5fa20;  alias, 1 drivers
v000001e1f68ddee0_0 .net "F", 22 0, L_000001e1f6a5f7f0;  alias, 1 drivers
v000001e1f68de020_0 .net "R", 23 0, L_000001e1f6a3c770;  alias, 1 drivers
v000001e1f68df1a0_0 .net "S", 23 0, L_000001e1f6a3e4d0;  alias, 1 drivers
L_000001e1f699b420 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f68deca0_0 .net/2u *"_ivl_183", 0 0, L_000001e1f699b420;  1 drivers
v000001e1f68ded40_0 .net *"_ivl_188", 22 0, L_000001e1f6a40050;  1 drivers
v000001e1f68de700_0 .net *"_ivl_190", 0 0, L_000001e1f6a3fd30;  1 drivers
v000001e1f68dd4e0_0 .net *"_ivl_192", 0 0, L_000001e1f6a3f830;  1 drivers
L_000001e1f699b468 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e1f68dede0_0 .net/2u *"_ivl_193", 1 0, L_000001e1f699b468;  1 drivers
v000001e1f68def20_0 .net *"_ivl_195", 27 0, L_000001e1f6a404b0;  1 drivers
v000001e1f68df2e0_0 .net *"_ivl_197", 30 0, L_000001e1f6a40c30;  1 drivers
L_000001e1f699b4b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001e1f68dee80_0 .net *"_ivl_200", 2 0, L_000001e1f699b4b0;  1 drivers
v000001e1f68dd9e0_0 .net *"_ivl_202", 22 0, L_000001e1f6a3f970;  1 drivers
v000001e1f68de2a0_0 .net *"_ivl_204", 0 0, L_000001e1f6a3ee30;  1 drivers
L_000001e1f699b4f8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001e1f68de0c0_0 .net/2u *"_ivl_205", 2 0, L_000001e1f699b4f8;  1 drivers
v000001e1f68defc0_0 .net *"_ivl_207", 27 0, L_000001e1f6a40730;  1 drivers
v000001e1f68de8e0_0 .net *"_ivl_209", 30 0, L_000001e1f6a3fa10;  1 drivers
L_000001e1f699b540 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001e1f68deac0_0 .net *"_ivl_212", 2 0, L_000001e1f699b540;  1 drivers
L_000001e1f699b588 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001e1f68df380_0 .net/2u *"_ivl_215", 7 0, L_000001e1f699b588;  1 drivers
v000001e1f68de980_0 .net *"_ivl_217", 7 0, L_000001e1f6a3fdd0;  1 drivers
v000001e1f68de520_0 .net "carry", 0 0, L_000001e1f6a400f0;  1 drivers
v000001e1f68ddf80_0 .net "exp_for_round", 7 0, L_000001e1f6a40d70;  1 drivers
v000001e1f68ddc60_0 .net "exp_rounded", 7 0, L_000001e1f6a432f0;  1 drivers
v000001e1f68dea20_0 .net "frac_rounded", 22 0, L_000001e1f6a42670;  1 drivers
v000001e1f68df420_0 .net "guard_R", 0 0, L_000001e1f6a3e750;  alias, 1 drivers
v000001e1f68df560_0 .net "guard_S", 0 0, L_000001e1f6a3e570;  alias, 1 drivers
v000001e1f68df6a0_0 .net "ms_for_round", 30 0, L_000001e1f6a407d0;  1 drivers
v000001e1f68de3e0_0 .net "sticky_for_round", 0 0, L_000001e1f6a5b500;  alias, 1 drivers
v000001e1f68df4c0_0 .net "sum_bits", 24 0, L_000001e1f6a3ecf0;  1 drivers
L_000001e1f6a3c8b0 .part L_000001e1f6a3eed0, 0, 1;
L_000001e1f6a3d490 .part L_000001e1f6a3ed90, 0, 1;
L_000001e1f6a3c270 .part L_000001e1f6a3fb50, 0, 1;
L_000001e1f6a3c310 .part L_000001e1f6a3eed0, 1, 1;
L_000001e1f6a3d170 .part L_000001e1f6a3ed90, 1, 1;
L_000001e1f6a3d530 .part L_000001e1f6a3fb50, 1, 1;
L_000001e1f6a3e250 .part L_000001e1f6a3eed0, 2, 1;
L_000001e1f6a3e2f0 .part L_000001e1f6a3ed90, 2, 1;
L_000001e1f6a3dc10 .part L_000001e1f6a3fb50, 2, 1;
L_000001e1f6a3d7b0 .part L_000001e1f6a3eed0, 3, 1;
L_000001e1f6a3df30 .part L_000001e1f6a3ed90, 3, 1;
L_000001e1f6a3c450 .part L_000001e1f6a3fb50, 3, 1;
L_000001e1f6a3d0d0 .part L_000001e1f6a3eed0, 4, 1;
L_000001e1f6a3e390 .part L_000001e1f6a3ed90, 4, 1;
L_000001e1f6a3d5d0 .part L_000001e1f6a3fb50, 4, 1;
L_000001e1f6a3c810 .part L_000001e1f6a3eed0, 5, 1;
L_000001e1f6a3ddf0 .part L_000001e1f6a3ed90, 5, 1;
L_000001e1f6a3e070 .part L_000001e1f6a3fb50, 5, 1;
L_000001e1f6a3dfd0 .part L_000001e1f6a3eed0, 6, 1;
L_000001e1f6a3d850 .part L_000001e1f6a3ed90, 6, 1;
L_000001e1f6a3c950 .part L_000001e1f6a3fb50, 6, 1;
L_000001e1f6a3e110 .part L_000001e1f6a3eed0, 7, 1;
L_000001e1f6a3d8f0 .part L_000001e1f6a3ed90, 7, 1;
L_000001e1f6a3c4f0 .part L_000001e1f6a3fb50, 7, 1;
L_000001e1f6a3d990 .part L_000001e1f6a3eed0, 8, 1;
L_000001e1f6a3cd10 .part L_000001e1f6a3ed90, 8, 1;
L_000001e1f6a3e430 .part L_000001e1f6a3fb50, 8, 1;
L_000001e1f6a3c9f0 .part L_000001e1f6a3eed0, 9, 1;
L_000001e1f6a3ca90 .part L_000001e1f6a3ed90, 9, 1;
L_000001e1f6a3cb30 .part L_000001e1f6a3fb50, 9, 1;
L_000001e1f6a3ce50 .part L_000001e1f6a3eed0, 10, 1;
L_000001e1f6a3cf90 .part L_000001e1f6a3ed90, 10, 1;
L_000001e1f6a3cbd0 .part L_000001e1f6a3fb50, 10, 1;
L_000001e1f6a3da30 .part L_000001e1f6a3eed0, 11, 1;
L_000001e1f6a3cdb0 .part L_000001e1f6a3ed90, 11, 1;
L_000001e1f6a3cef0 .part L_000001e1f6a3fb50, 11, 1;
L_000001e1f6a3d030 .part L_000001e1f6a3eed0, 12, 1;
L_000001e1f6a40550 .part L_000001e1f6a3ed90, 12, 1;
L_000001e1f6a3f510 .part L_000001e1f6a3fb50, 12, 1;
L_000001e1f6a3f150 .part L_000001e1f6a3eed0, 13, 1;
L_000001e1f6a402d0 .part L_000001e1f6a3ed90, 13, 1;
L_000001e1f6a40f50 .part L_000001e1f6a3fb50, 13, 1;
L_000001e1f6a3f8d0 .part L_000001e1f6a3eed0, 14, 1;
L_000001e1f6a40ff0 .part L_000001e1f6a3ed90, 14, 1;
L_000001e1f6a3f650 .part L_000001e1f6a3fb50, 14, 1;
L_000001e1f6a40230 .part L_000001e1f6a3eed0, 15, 1;
L_000001e1f6a405f0 .part L_000001e1f6a3ed90, 15, 1;
L_000001e1f6a3f330 .part L_000001e1f6a3fb50, 15, 1;
L_000001e1f6a3f5b0 .part L_000001e1f6a3eed0, 16, 1;
L_000001e1f6a40b90 .part L_000001e1f6a3ed90, 16, 1;
L_000001e1f6a3f6f0 .part L_000001e1f6a3fb50, 16, 1;
L_000001e1f6a40eb0 .part L_000001e1f6a3eed0, 17, 1;
L_000001e1f6a40370 .part L_000001e1f6a3ed90, 17, 1;
L_000001e1f6a3fc90 .part L_000001e1f6a3fb50, 17, 1;
L_000001e1f6a3f790 .part L_000001e1f6a3eed0, 18, 1;
L_000001e1f6a40e10 .part L_000001e1f6a3ed90, 18, 1;
L_000001e1f6a40190 .part L_000001e1f6a3fb50, 18, 1;
L_000001e1f6a3ffb0 .part L_000001e1f6a3eed0, 19, 1;
L_000001e1f6a3fab0 .part L_000001e1f6a3ed90, 19, 1;
L_000001e1f6a3ebb0 .part L_000001e1f6a3fb50, 19, 1;
L_000001e1f6a40410 .part L_000001e1f6a3eed0, 20, 1;
L_000001e1f6a3ff10 .part L_000001e1f6a3ed90, 20, 1;
L_000001e1f6a3fbf0 .part L_000001e1f6a3fb50, 20, 1;
L_000001e1f6a41090 .part L_000001e1f6a3eed0, 21, 1;
L_000001e1f6a40af0 .part L_000001e1f6a3ed90, 21, 1;
L_000001e1f6a40cd0 .part L_000001e1f6a3fb50, 21, 1;
L_000001e1f6a40690 .part L_000001e1f6a3eed0, 22, 1;
L_000001e1f6a3fe70 .part L_000001e1f6a3ed90, 22, 1;
L_000001e1f6a40a50 .part L_000001e1f6a3fb50, 22, 1;
L_000001e1f6a3f290 .part L_000001e1f6a3eed0, 23, 1;
L_000001e1f6a3e930 .part L_000001e1f6a3ed90, 23, 1;
L_000001e1f6a3e9d0 .part L_000001e1f6a3fb50, 23, 1;
L_000001e1f6a3ea70 .part L_000001e1f6a3eed0, 24, 1;
L_000001e1f6a3eb10 .part L_000001e1f6a3ed90, 24, 1;
L_000001e1f6a3ec50 .part L_000001e1f6a3fb50, 24, 1;
LS_000001e1f6a3ecf0_0_0 .concat8 [ 1 1 1 1], L_000001e1f6a59b30, L_000001e1f6a59d60, L_000001e1f6a5b960, L_000001e1f6a5b650;
LS_000001e1f6a3ecf0_0_4 .concat8 [ 1 1 1 1], L_000001e1f6a5c840, L_000001e1f6a5cd10, L_000001e1f6a5bf10, L_000001e1f6a5c140;
LS_000001e1f6a3ecf0_0_8 .concat8 [ 1 1 1 1], L_000001e1f6a5c3e0, L_000001e1f6a5bc70, L_000001e1f6a5c060, L_000001e1f6a5e910;
LS_000001e1f6a3ecf0_0_12 .concat8 [ 1 1 1 1], L_000001e1f6a5e360, L_000001e1f6a5e3d0, L_000001e1f6a5e670, L_000001e1f6a5e520;
LS_000001e1f6a3ecf0_0_16 .concat8 [ 1 1 1 1], L_000001e1f6a5e6e0, L_000001e1f6a5d9c0, L_000001e1f6a5d250, L_000001e1f6a5d720;
LS_000001e1f6a3ecf0_0_20 .concat8 [ 1 1 1 1], L_000001e1f6a60040, L_000001e1f6a5fa90, L_000001e1f6a60900, L_000001e1f6a5f780;
LS_000001e1f6a3ecf0_0_24 .concat8 [ 1 0 0 0], L_000001e1f6a5f5c0;
LS_000001e1f6a3ecf0_1_0 .concat8 [ 4 4 4 4], LS_000001e1f6a3ecf0_0_0, LS_000001e1f6a3ecf0_0_4, LS_000001e1f6a3ecf0_0_8, LS_000001e1f6a3ecf0_0_12;
LS_000001e1f6a3ecf0_1_4 .concat8 [ 4 4 1 0], LS_000001e1f6a3ecf0_0_16, LS_000001e1f6a3ecf0_0_20, LS_000001e1f6a3ecf0_0_24;
L_000001e1f6a3ecf0 .concat8 [ 16 9 0 0], LS_000001e1f6a3ecf0_1_0, LS_000001e1f6a3ecf0_1_4;
L_000001e1f6a3eed0 .concat [ 1 24 0 0], L_000001e1f6a3e570, L_000001e1f6a3e4d0;
L_000001e1f6a3ed90 .concat [ 1 24 0 0], L_000001e1f6a3e750, L_000001e1f6a3c770;
LS_000001e1f6a3fb50_0_0 .concat8 [ 1 1 1 1], L_000001e1f699b420, L_000001e1f6a5a540, L_000001e1f6a5a000, L_000001e1f6a5ca00;
LS_000001e1f6a3fb50_0_4 .concat8 [ 1 1 1 1], L_000001e1f6a5d020, L_000001e1f6a5b730, L_000001e1f6a5c680, L_000001e1f6a5cae0;
LS_000001e1f6a3fb50_0_8 .concat8 [ 1 1 1 1], L_000001e1f6a5cb50, L_000001e1f6a5cd80, L_000001e1f6a5c220, L_000001e1f6a5bff0;
LS_000001e1f6a3fb50_0_12 .concat8 [ 1 1 1 1], L_000001e1f6a5dc60, L_000001e1f6a5eb40, L_000001e1f6a5d480, L_000001e1f6a5da30;
LS_000001e1f6a3fb50_0_16 .concat8 [ 1 1 1 1], L_000001e1f6a5e050, L_000001e1f6a5daa0, L_000001e1f6a5e7c0, L_000001e1f6a5ed00;
LS_000001e1f6a3fb50_0_20 .concat8 [ 1 1 1 1], L_000001e1f6a5d870, L_000001e1f6a5dbf0, L_000001e1f6a5f550, L_000001e1f6a600b0;
LS_000001e1f6a3fb50_0_24 .concat8 [ 1 1 0 0], L_000001e1f6a60270, L_000001e1f6a60740;
LS_000001e1f6a3fb50_1_0 .concat8 [ 4 4 4 4], LS_000001e1f6a3fb50_0_0, LS_000001e1f6a3fb50_0_4, LS_000001e1f6a3fb50_0_8, LS_000001e1f6a3fb50_0_12;
LS_000001e1f6a3fb50_1_4 .concat8 [ 4 4 2 0], LS_000001e1f6a3fb50_0_16, LS_000001e1f6a3fb50_0_20, LS_000001e1f6a3fb50_0_24;
L_000001e1f6a3fb50 .concat8 [ 16 10 0 0], LS_000001e1f6a3fb50_1_0, LS_000001e1f6a3fb50_1_4;
L_000001e1f6a400f0 .part L_000001e1f6a3fb50, 25, 1;
L_000001e1f6a40050 .part L_000001e1f6a3ecf0, 2, 23;
L_000001e1f6a3fd30 .part L_000001e1f6a3ecf0, 1, 1;
L_000001e1f6a3f830 .part L_000001e1f6a3ecf0, 0, 1;
LS_000001e1f6a404b0_0_0 .concat [ 1 2 1 1], L_000001e1f6a5b500, L_000001e1f699b468, L_000001e1f6a3f830, L_000001e1f6a3fd30;
LS_000001e1f6a404b0_0_4 .concat [ 23 0 0 0], L_000001e1f6a40050;
L_000001e1f6a404b0 .concat [ 5 23 0 0], LS_000001e1f6a404b0_0_0, LS_000001e1f6a404b0_0_4;
L_000001e1f6a40c30 .concat [ 28 3 0 0], L_000001e1f6a404b0, L_000001e1f699b4b0;
L_000001e1f6a3f970 .part L_000001e1f6a3ecf0, 1, 23;
L_000001e1f6a3ee30 .part L_000001e1f6a3ecf0, 0, 1;
L_000001e1f6a40730 .concat [ 1 3 1 23], L_000001e1f6a5b500, L_000001e1f699b4f8, L_000001e1f6a3ee30, L_000001e1f6a3f970;
L_000001e1f6a3fa10 .concat [ 28 3 0 0], L_000001e1f6a40730, L_000001e1f699b540;
L_000001e1f6a407d0 .functor MUXZ 31, L_000001e1f6a3fa10, L_000001e1f6a40c30, L_000001e1f6a400f0, C4<>;
L_000001e1f6a3fdd0 .arith/sum 8, L_000001e1f6a3e7f0, L_000001e1f699b588;
L_000001e1f6a40d70 .functor MUXZ 8, L_000001e1f6a3e7f0, L_000001e1f6a3fdd0, L_000001e1f6a400f0, C4<>;
L_000001e1f6a41c70 .part L_000001e1f6a407d0, 0, 28;
S_000001e1f68f9520 .scope generate, "genblk1[0]" "genblk1[0]" 5 102, 5 102 0, S_000001e1f68fb140;
 .timescale -9 -12;
P_000001e1f6745660 .param/l "i" 0 5 102, +C4<00>;
S_000001e1f68fa1a0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f68f9520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a5b3b0 .functor AND 1, L_000001e1f6a3c8b0, L_000001e1f6a3d490, C4<1>, C4<1>;
L_000001e1f6a5a4d0 .functor AND 1, L_000001e1f6a3d490, L_000001e1f6a3c270, C4<1>, C4<1>;
L_000001e1f6a5a1c0 .functor OR 1, L_000001e1f6a5b3b0, L_000001e1f6a5a4d0, C4<0>, C4<0>;
L_000001e1f6a5a230 .functor AND 1, L_000001e1f6a3c8b0, L_000001e1f6a3c270, C4<1>, C4<1>;
L_000001e1f6a5a540 .functor OR 1, L_000001e1f6a5a1c0, L_000001e1f6a5a230, C4<0>, C4<0>;
L_000001e1f6a5b260 .functor XOR 1, L_000001e1f6a3c8b0, L_000001e1f6a3d490, C4<0>, C4<0>;
L_000001e1f6a59b30 .functor XOR 1, L_000001e1f6a5b260, L_000001e1f6a3c270, C4<0>, C4<0>;
v000001e1f68f3420_0 .net "Debe", 0 0, L_000001e1f6a5a540;  1 drivers
v000001e1f68f3100_0 .net "Din", 0 0, L_000001e1f6a3c270;  1 drivers
v000001e1f68f2ac0_0 .net "Dout", 0 0, L_000001e1f6a59b30;  1 drivers
v000001e1f68f2480_0 .net "Ri", 0 0, L_000001e1f6a3d490;  1 drivers
v000001e1f68f2160_0 .net "Si", 0 0, L_000001e1f6a3c8b0;  1 drivers
v000001e1f68f34c0_0 .net *"_ivl_0", 0 0, L_000001e1f6a5b3b0;  1 drivers
v000001e1f68f2520_0 .net *"_ivl_10", 0 0, L_000001e1f6a5b260;  1 drivers
v000001e1f68f25c0_0 .net *"_ivl_2", 0 0, L_000001e1f6a5a4d0;  1 drivers
v000001e1f68f1940_0 .net *"_ivl_4", 0 0, L_000001e1f6a5a1c0;  1 drivers
v000001e1f68f1300_0 .net *"_ivl_6", 0 0, L_000001e1f6a5a230;  1 drivers
S_000001e1f68f80d0 .scope generate, "genblk1[1]" "genblk1[1]" 5 102, 5 102 0, S_000001e1f68fb140;
 .timescale -9 -12;
P_000001e1f67499e0 .param/l "i" 0 5 102, +C4<01>;
S_000001e1f68fa330 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f68f80d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a59f90 .functor AND 1, L_000001e1f6a3c310, L_000001e1f6a3d170, C4<1>, C4<1>;
L_000001e1f6a59ba0 .functor AND 1, L_000001e1f6a3d170, L_000001e1f6a3d530, C4<1>, C4<1>;
L_000001e1f6a59c80 .functor OR 1, L_000001e1f6a59f90, L_000001e1f6a59ba0, C4<0>, C4<0>;
L_000001e1f6a59cf0 .functor AND 1, L_000001e1f6a3c310, L_000001e1f6a3d530, C4<1>, C4<1>;
L_000001e1f6a5a000 .functor OR 1, L_000001e1f6a59c80, L_000001e1f6a59cf0, C4<0>, C4<0>;
L_000001e1f6a5a2a0 .functor XOR 1, L_000001e1f6a3c310, L_000001e1f6a3d170, C4<0>, C4<0>;
L_000001e1f6a59d60 .functor XOR 1, L_000001e1f6a5a2a0, L_000001e1f6a3d530, C4<0>, C4<0>;
v000001e1f68f2d40_0 .net "Debe", 0 0, L_000001e1f6a5a000;  1 drivers
v000001e1f68f1620_0 .net "Din", 0 0, L_000001e1f6a3d530;  1 drivers
v000001e1f68f2e80_0 .net "Dout", 0 0, L_000001e1f6a59d60;  1 drivers
v000001e1f68f16c0_0 .net "Ri", 0 0, L_000001e1f6a3d170;  1 drivers
v000001e1f68f1760_0 .net "Si", 0 0, L_000001e1f6a3c310;  1 drivers
v000001e1f68f1800_0 .net *"_ivl_0", 0 0, L_000001e1f6a59f90;  1 drivers
v000001e1f68f1a80_0 .net *"_ivl_10", 0 0, L_000001e1f6a5a2a0;  1 drivers
v000001e1f68f3ce0_0 .net *"_ivl_2", 0 0, L_000001e1f6a59ba0;  1 drivers
v000001e1f68f54a0_0 .net *"_ivl_4", 0 0, L_000001e1f6a59c80;  1 drivers
v000001e1f68f3e20_0 .net *"_ivl_6", 0 0, L_000001e1f6a59cf0;  1 drivers
S_000001e1f68f8580 .scope generate, "genblk1[2]" "genblk1[2]" 5 102, 5 102 0, S_000001e1f68fb140;
 .timescale -9 -12;
P_000001e1f6749c20 .param/l "i" 0 5 102, +C4<010>;
S_000001e1f68fbdc0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f68f8580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a59dd0 .functor AND 1, L_000001e1f6a3e250, L_000001e1f6a3e2f0, C4<1>, C4<1>;
L_000001e1f6a5a310 .functor AND 1, L_000001e1f6a3e2f0, L_000001e1f6a3dc10, C4<1>, C4<1>;
L_000001e1f6a5a380 .functor OR 1, L_000001e1f6a59dd0, L_000001e1f6a5a310, C4<0>, C4<0>;
L_000001e1f6a5c990 .functor AND 1, L_000001e1f6a3e250, L_000001e1f6a3dc10, C4<1>, C4<1>;
L_000001e1f6a5ca00 .functor OR 1, L_000001e1f6a5a380, L_000001e1f6a5c990, C4<0>, C4<0>;
L_000001e1f6a5d100 .functor XOR 1, L_000001e1f6a3e250, L_000001e1f6a3e2f0, C4<0>, C4<0>;
L_000001e1f6a5b960 .functor XOR 1, L_000001e1f6a5d100, L_000001e1f6a3dc10, C4<0>, C4<0>;
v000001e1f68f4be0_0 .net "Debe", 0 0, L_000001e1f6a5ca00;  1 drivers
v000001e1f68f52c0_0 .net "Din", 0 0, L_000001e1f6a3dc10;  1 drivers
v000001e1f68f4960_0 .net "Dout", 0 0, L_000001e1f6a5b960;  1 drivers
v000001e1f68f6080_0 .net "Ri", 0 0, L_000001e1f6a3e2f0;  1 drivers
v000001e1f68f4d20_0 .net "Si", 0 0, L_000001e1f6a3e250;  1 drivers
v000001e1f68f3d80_0 .net *"_ivl_0", 0 0, L_000001e1f6a59dd0;  1 drivers
v000001e1f68f3a60_0 .net *"_ivl_10", 0 0, L_000001e1f6a5d100;  1 drivers
v000001e1f68f4dc0_0 .net *"_ivl_2", 0 0, L_000001e1f6a5a310;  1 drivers
v000001e1f68f4f00_0 .net *"_ivl_4", 0 0, L_000001e1f6a5a380;  1 drivers
v000001e1f68f3ec0_0 .net *"_ivl_6", 0 0, L_000001e1f6a5c990;  1 drivers
S_000001e1f68fae20 .scope generate, "genblk1[3]" "genblk1[3]" 5 102, 5 102 0, S_000001e1f68fb140;
 .timescale -9 -12;
P_000001e1f6749de0 .param/l "i" 0 5 102, +C4<011>;
S_000001e1f68fa4c0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f68fae20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a5cf40 .functor AND 1, L_000001e1f6a3d7b0, L_000001e1f6a3df30, C4<1>, C4<1>;
L_000001e1f6a5c370 .functor AND 1, L_000001e1f6a3df30, L_000001e1f6a3c450, C4<1>, C4<1>;
L_000001e1f6a5bab0 .functor OR 1, L_000001e1f6a5cf40, L_000001e1f6a5c370, C4<0>, C4<0>;
L_000001e1f6a5ca70 .functor AND 1, L_000001e1f6a3d7b0, L_000001e1f6a3c450, C4<1>, C4<1>;
L_000001e1f6a5d020 .functor OR 1, L_000001e1f6a5bab0, L_000001e1f6a5ca70, C4<0>, C4<0>;
L_000001e1f6a5d090 .functor XOR 1, L_000001e1f6a3d7b0, L_000001e1f6a3df30, C4<0>, C4<0>;
L_000001e1f6a5b650 .functor XOR 1, L_000001e1f6a5d090, L_000001e1f6a3c450, C4<0>, C4<0>;
v000001e1f68f5720_0 .net "Debe", 0 0, L_000001e1f6a5d020;  1 drivers
v000001e1f68f59a0_0 .net "Din", 0 0, L_000001e1f6a3c450;  1 drivers
v000001e1f68f5540_0 .net "Dout", 0 0, L_000001e1f6a5b650;  1 drivers
v000001e1f68f40a0_0 .net "Ri", 0 0, L_000001e1f6a3df30;  1 drivers
v000001e1f68f4fa0_0 .net "Si", 0 0, L_000001e1f6a3d7b0;  1 drivers
v000001e1f68f4500_0 .net *"_ivl_0", 0 0, L_000001e1f6a5cf40;  1 drivers
v000001e1f68f3c40_0 .net *"_ivl_10", 0 0, L_000001e1f6a5d090;  1 drivers
v000001e1f68f3f60_0 .net *"_ivl_2", 0 0, L_000001e1f6a5c370;  1 drivers
v000001e1f68f4c80_0 .net *"_ivl_4", 0 0, L_000001e1f6a5bab0;  1 drivers
v000001e1f68f5180_0 .net *"_ivl_6", 0 0, L_000001e1f6a5ca70;  1 drivers
S_000001e1f68f96b0 .scope generate, "genblk1[4]" "genblk1[4]" 5 102, 5 102 0, S_000001e1f68fb140;
 .timescale -9 -12;
P_000001e1f6749ee0 .param/l "i" 0 5 102, +C4<0100>;
S_000001e1f68f8260 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f68f96b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a5d170 .functor AND 1, L_000001e1f6a3d0d0, L_000001e1f6a3e390, C4<1>, C4<1>;
L_000001e1f6a5d1e0 .functor AND 1, L_000001e1f6a3e390, L_000001e1f6a3d5d0, C4<1>, C4<1>;
L_000001e1f6a5c920 .functor OR 1, L_000001e1f6a5d170, L_000001e1f6a5d1e0, C4<0>, C4<0>;
L_000001e1f6a5b6c0 .functor AND 1, L_000001e1f6a3d0d0, L_000001e1f6a3d5d0, C4<1>, C4<1>;
L_000001e1f6a5b730 .functor OR 1, L_000001e1f6a5c920, L_000001e1f6a5b6c0, C4<0>, C4<0>;
L_000001e1f6a5b7a0 .functor XOR 1, L_000001e1f6a3d0d0, L_000001e1f6a3e390, C4<0>, C4<0>;
L_000001e1f6a5c840 .functor XOR 1, L_000001e1f6a5b7a0, L_000001e1f6a3d5d0, C4<0>, C4<0>;
v000001e1f68f5e00_0 .net "Debe", 0 0, L_000001e1f6a5b730;  1 drivers
v000001e1f68f5220_0 .net "Din", 0 0, L_000001e1f6a3d5d0;  1 drivers
v000001e1f68f5d60_0 .net "Dout", 0 0, L_000001e1f6a5c840;  1 drivers
v000001e1f68f4000_0 .net "Ri", 0 0, L_000001e1f6a3e390;  1 drivers
v000001e1f68f4e60_0 .net "Si", 0 0, L_000001e1f6a3d0d0;  1 drivers
v000001e1f68f5cc0_0 .net *"_ivl_0", 0 0, L_000001e1f6a5d170;  1 drivers
v000001e1f68f4140_0 .net *"_ivl_10", 0 0, L_000001e1f6a5b7a0;  1 drivers
v000001e1f68f5b80_0 .net *"_ivl_2", 0 0, L_000001e1f6a5d1e0;  1 drivers
v000001e1f68f55e0_0 .net *"_ivl_4", 0 0, L_000001e1f6a5c920;  1 drivers
v000001e1f68f45a0_0 .net *"_ivl_6", 0 0, L_000001e1f6a5b6c0;  1 drivers
S_000001e1f68fa7e0 .scope generate, "genblk1[5]" "genblk1[5]" 5 102, 5 102 0, S_000001e1f68fb140;
 .timescale -9 -12;
P_000001e1f674a420 .param/l "i" 0 5 102, +C4<0101>;
S_000001e1f68f8a30 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f68fa7e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a5bb20 .functor AND 1, L_000001e1f6a3c810, L_000001e1f6a3ddf0, C4<1>, C4<1>;
L_000001e1f6a5ba40 .functor AND 1, L_000001e1f6a3ddf0, L_000001e1f6a3e070, C4<1>, C4<1>;
L_000001e1f6a5bb90 .functor OR 1, L_000001e1f6a5bb20, L_000001e1f6a5ba40, C4<0>, C4<0>;
L_000001e1f6a5ce60 .functor AND 1, L_000001e1f6a3c810, L_000001e1f6a3e070, C4<1>, C4<1>;
L_000001e1f6a5c680 .functor OR 1, L_000001e1f6a5bb90, L_000001e1f6a5ce60, C4<0>, C4<0>;
L_000001e1f6a5b810 .functor XOR 1, L_000001e1f6a3c810, L_000001e1f6a3ddf0, C4<0>, C4<0>;
L_000001e1f6a5cd10 .functor XOR 1, L_000001e1f6a5b810, L_000001e1f6a3e070, C4<0>, C4<0>;
v000001e1f68f57c0_0 .net "Debe", 0 0, L_000001e1f6a5c680;  1 drivers
v000001e1f68f5360_0 .net "Din", 0 0, L_000001e1f6a3e070;  1 drivers
v000001e1f68f5ae0_0 .net "Dout", 0 0, L_000001e1f6a5cd10;  1 drivers
v000001e1f68f41e0_0 .net "Ri", 0 0, L_000001e1f6a3ddf0;  1 drivers
v000001e1f68f5040_0 .net "Si", 0 0, L_000001e1f6a3c810;  1 drivers
v000001e1f68f5fe0_0 .net *"_ivl_0", 0 0, L_000001e1f6a5bb20;  1 drivers
v000001e1f68f50e0_0 .net *"_ivl_10", 0 0, L_000001e1f6a5b810;  1 drivers
v000001e1f68f5400_0 .net *"_ivl_2", 0 0, L_000001e1f6a5ba40;  1 drivers
v000001e1f68f4280_0 .net *"_ivl_4", 0 0, L_000001e1f6a5bb90;  1 drivers
v000001e1f68f5680_0 .net *"_ivl_6", 0 0, L_000001e1f6a5ce60;  1 drivers
S_000001e1f68f88a0 .scope generate, "genblk1[6]" "genblk1[6]" 5 102, 5 102 0, S_000001e1f68fb140;
 .timescale -9 -12;
P_000001e1f674a7e0 .param/l "i" 0 5 102, +C4<0110>;
S_000001e1f68f8d50 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f68f88a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a5ced0 .functor AND 1, L_000001e1f6a3dfd0, L_000001e1f6a3d850, C4<1>, C4<1>;
L_000001e1f6a5c760 .functor AND 1, L_000001e1f6a3d850, L_000001e1f6a3c950, C4<1>, C4<1>;
L_000001e1f6a5c450 .functor OR 1, L_000001e1f6a5ced0, L_000001e1f6a5c760, C4<0>, C4<0>;
L_000001e1f6a5c290 .functor AND 1, L_000001e1f6a3dfd0, L_000001e1f6a3c950, C4<1>, C4<1>;
L_000001e1f6a5cae0 .functor OR 1, L_000001e1f6a5c450, L_000001e1f6a5c290, C4<0>, C4<0>;
L_000001e1f6a5c8b0 .functor XOR 1, L_000001e1f6a3dfd0, L_000001e1f6a3d850, C4<0>, C4<0>;
L_000001e1f6a5bf10 .functor XOR 1, L_000001e1f6a5c8b0, L_000001e1f6a3c950, C4<0>, C4<0>;
v000001e1f68f5a40_0 .net "Debe", 0 0, L_000001e1f6a5cae0;  1 drivers
v000001e1f68f4640_0 .net "Din", 0 0, L_000001e1f6a3c950;  1 drivers
v000001e1f68f4320_0 .net "Dout", 0 0, L_000001e1f6a5bf10;  1 drivers
v000001e1f68f5860_0 .net "Ri", 0 0, L_000001e1f6a3d850;  1 drivers
v000001e1f68f3b00_0 .net "Si", 0 0, L_000001e1f6a3dfd0;  1 drivers
v000001e1f68f43c0_0 .net *"_ivl_0", 0 0, L_000001e1f6a5ced0;  1 drivers
v000001e1f68f5900_0 .net *"_ivl_10", 0 0, L_000001e1f6a5c8b0;  1 drivers
v000001e1f68f3ba0_0 .net *"_ivl_2", 0 0, L_000001e1f6a5c760;  1 drivers
v000001e1f68f4460_0 .net *"_ivl_4", 0 0, L_000001e1f6a5c450;  1 drivers
v000001e1f68f46e0_0 .net *"_ivl_6", 0 0, L_000001e1f6a5c290;  1 drivers
S_000001e1f68f8710 .scope generate, "genblk1[7]" "genblk1[7]" 5 102, 5 102 0, S_000001e1f68fb140;
 .timescale -9 -12;
P_000001e1f674ada0 .param/l "i" 0 5 102, +C4<0111>;
S_000001e1f68fa970 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f68f8710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a5c530 .functor AND 1, L_000001e1f6a3e110, L_000001e1f6a3d8f0, C4<1>, C4<1>;
L_000001e1f6a5b880 .functor AND 1, L_000001e1f6a3d8f0, L_000001e1f6a3c4f0, C4<1>, C4<1>;
L_000001e1f6a5cca0 .functor OR 1, L_000001e1f6a5c530, L_000001e1f6a5b880, C4<0>, C4<0>;
L_000001e1f6a5c610 .functor AND 1, L_000001e1f6a3e110, L_000001e1f6a3c4f0, C4<1>, C4<1>;
L_000001e1f6a5cb50 .functor OR 1, L_000001e1f6a5cca0, L_000001e1f6a5c610, C4<0>, C4<0>;
L_000001e1f6a5cfb0 .functor XOR 1, L_000001e1f6a3e110, L_000001e1f6a3d8f0, C4<0>, C4<0>;
L_000001e1f6a5c140 .functor XOR 1, L_000001e1f6a5cfb0, L_000001e1f6a3c4f0, C4<0>, C4<0>;
v000001e1f68f5c20_0 .net "Debe", 0 0, L_000001e1f6a5cb50;  1 drivers
v000001e1f68f4780_0 .net "Din", 0 0, L_000001e1f6a3c4f0;  1 drivers
v000001e1f68f5ea0_0 .net "Dout", 0 0, L_000001e1f6a5c140;  1 drivers
v000001e1f68f4820_0 .net "Ri", 0 0, L_000001e1f6a3d8f0;  1 drivers
v000001e1f68f48c0_0 .net "Si", 0 0, L_000001e1f6a3e110;  1 drivers
v000001e1f68f4aa0_0 .net *"_ivl_0", 0 0, L_000001e1f6a5c530;  1 drivers
v000001e1f68f4a00_0 .net *"_ivl_10", 0 0, L_000001e1f6a5cfb0;  1 drivers
v000001e1f68f4b40_0 .net *"_ivl_2", 0 0, L_000001e1f6a5b880;  1 drivers
v000001e1f68f5f40_0 .net *"_ivl_4", 0 0, L_000001e1f6a5cca0;  1 drivers
v000001e1f68f3920_0 .net *"_ivl_6", 0 0, L_000001e1f6a5c610;  1 drivers
S_000001e1f68fb2d0 .scope generate, "genblk1[8]" "genblk1[8]" 5 102, 5 102 0, S_000001e1f68fb140;
 .timescale -9 -12;
P_000001e1f674afe0 .param/l "i" 0 5 102, +C4<01000>;
S_000001e1f68f8bc0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f68fb2d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a5cbc0 .functor AND 1, L_000001e1f6a3d990, L_000001e1f6a3cd10, C4<1>, C4<1>;
L_000001e1f6a5cc30 .functor AND 1, L_000001e1f6a3cd10, L_000001e1f6a3e430, C4<1>, C4<1>;
L_000001e1f6a5cdf0 .functor OR 1, L_000001e1f6a5cbc0, L_000001e1f6a5cc30, C4<0>, C4<0>;
L_000001e1f6a5c300 .functor AND 1, L_000001e1f6a3d990, L_000001e1f6a3e430, C4<1>, C4<1>;
L_000001e1f6a5cd80 .functor OR 1, L_000001e1f6a5cdf0, L_000001e1f6a5c300, C4<0>, C4<0>;
L_000001e1f6a5b9d0 .functor XOR 1, L_000001e1f6a3d990, L_000001e1f6a3cd10, C4<0>, C4<0>;
L_000001e1f6a5c3e0 .functor XOR 1, L_000001e1f6a5b9d0, L_000001e1f6a3e430, C4<0>, C4<0>;
v000001e1f68f39c0_0 .net "Debe", 0 0, L_000001e1f6a5cd80;  1 drivers
v000001e1f68f7660_0 .net "Din", 0 0, L_000001e1f6a3e430;  1 drivers
v000001e1f68f6440_0 .net "Dout", 0 0, L_000001e1f6a5c3e0;  1 drivers
v000001e1f68f7d40_0 .net "Ri", 0 0, L_000001e1f6a3cd10;  1 drivers
v000001e1f68f7020_0 .net "Si", 0 0, L_000001e1f6a3d990;  1 drivers
v000001e1f68f6300_0 .net *"_ivl_0", 0 0, L_000001e1f6a5cbc0;  1 drivers
v000001e1f68f6120_0 .net *"_ivl_10", 0 0, L_000001e1f6a5b9d0;  1 drivers
v000001e1f68f7de0_0 .net *"_ivl_2", 0 0, L_000001e1f6a5cc30;  1 drivers
v000001e1f68f66c0_0 .net *"_ivl_4", 0 0, L_000001e1f6a5cdf0;  1 drivers
v000001e1f68f7200_0 .net *"_ivl_6", 0 0, L_000001e1f6a5c300;  1 drivers
S_000001e1f68f8ee0 .scope generate, "genblk1[9]" "genblk1[9]" 5 102, 5 102 0, S_000001e1f68fb140;
 .timescale -9 -12;
P_000001e1f674a560 .param/l "i" 0 5 102, +C4<01001>;
S_000001e1f68f9070 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f68f8ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a5bea0 .functor AND 1, L_000001e1f6a3c9f0, L_000001e1f6a3ca90, C4<1>, C4<1>;
L_000001e1f6a5c4c0 .functor AND 1, L_000001e1f6a3ca90, L_000001e1f6a3cb30, C4<1>, C4<1>;
L_000001e1f6a5bf80 .functor OR 1, L_000001e1f6a5bea0, L_000001e1f6a5c4c0, C4<0>, C4<0>;
L_000001e1f6a5b8f0 .functor AND 1, L_000001e1f6a3c9f0, L_000001e1f6a3cb30, C4<1>, C4<1>;
L_000001e1f6a5c220 .functor OR 1, L_000001e1f6a5bf80, L_000001e1f6a5b8f0, C4<0>, C4<0>;
L_000001e1f6a5bc00 .functor XOR 1, L_000001e1f6a3c9f0, L_000001e1f6a3ca90, C4<0>, C4<0>;
L_000001e1f6a5bc70 .functor XOR 1, L_000001e1f6a5bc00, L_000001e1f6a3cb30, C4<0>, C4<0>;
v000001e1f68f75c0_0 .net "Debe", 0 0, L_000001e1f6a5c220;  1 drivers
v000001e1f68f63a0_0 .net "Din", 0 0, L_000001e1f6a3cb30;  1 drivers
v000001e1f68f6a80_0 .net "Dout", 0 0, L_000001e1f6a5bc70;  1 drivers
v000001e1f68f72a0_0 .net "Ri", 0 0, L_000001e1f6a3ca90;  1 drivers
v000001e1f68f7fc0_0 .net "Si", 0 0, L_000001e1f6a3c9f0;  1 drivers
v000001e1f68f6e40_0 .net *"_ivl_0", 0 0, L_000001e1f6a5bea0;  1 drivers
v000001e1f68f7700_0 .net *"_ivl_10", 0 0, L_000001e1f6a5bc00;  1 drivers
v000001e1f68f6940_0 .net *"_ivl_2", 0 0, L_000001e1f6a5c4c0;  1 drivers
v000001e1f68f69e0_0 .net *"_ivl_4", 0 0, L_000001e1f6a5bf80;  1 drivers
v000001e1f68f7160_0 .net *"_ivl_6", 0 0, L_000001e1f6a5b8f0;  1 drivers
S_000001e1f6908d60 .scope generate, "genblk1[10]" "genblk1[10]" 5 102, 5 102 0, S_000001e1f68fb140;
 .timescale -9 -12;
P_000001e1f674a860 .param/l "i" 0 5 102, +C4<01010>;
S_000001e1f69096c0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f6908d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a5c5a0 .functor AND 1, L_000001e1f6a3ce50, L_000001e1f6a3cf90, C4<1>, C4<1>;
L_000001e1f6a5bce0 .functor AND 1, L_000001e1f6a3cf90, L_000001e1f6a3cbd0, C4<1>, C4<1>;
L_000001e1f6a5bd50 .functor OR 1, L_000001e1f6a5c5a0, L_000001e1f6a5bce0, C4<0>, C4<0>;
L_000001e1f6a5bdc0 .functor AND 1, L_000001e1f6a3ce50, L_000001e1f6a3cbd0, C4<1>, C4<1>;
L_000001e1f6a5bff0 .functor OR 1, L_000001e1f6a5bd50, L_000001e1f6a5bdc0, C4<0>, C4<0>;
L_000001e1f6a5be30 .functor XOR 1, L_000001e1f6a3ce50, L_000001e1f6a3cf90, C4<0>, C4<0>;
L_000001e1f6a5c060 .functor XOR 1, L_000001e1f6a5be30, L_000001e1f6a3cbd0, C4<0>, C4<0>;
v000001e1f68f7340_0 .net "Debe", 0 0, L_000001e1f6a5bff0;  1 drivers
v000001e1f68f6ee0_0 .net "Din", 0 0, L_000001e1f6a3cbd0;  1 drivers
v000001e1f68f61c0_0 .net "Dout", 0 0, L_000001e1f6a5c060;  1 drivers
v000001e1f68f6c60_0 .net "Ri", 0 0, L_000001e1f6a3cf90;  1 drivers
v000001e1f68f6da0_0 .net "Si", 0 0, L_000001e1f6a3ce50;  1 drivers
v000001e1f68f70c0_0 .net *"_ivl_0", 0 0, L_000001e1f6a5c5a0;  1 drivers
v000001e1f68f7e80_0 .net *"_ivl_10", 0 0, L_000001e1f6a5be30;  1 drivers
v000001e1f68f6d00_0 .net *"_ivl_2", 0 0, L_000001e1f6a5bce0;  1 drivers
v000001e1f68f6f80_0 .net *"_ivl_4", 0 0, L_000001e1f6a5bd50;  1 drivers
v000001e1f68f77a0_0 .net *"_ivl_6", 0 0, L_000001e1f6a5bdc0;  1 drivers
S_000001e1f690a340 .scope generate, "genblk1[11]" "genblk1[11]" 5 102, 5 102 0, S_000001e1f68fb140;
 .timescale -9 -12;
P_000001e1f674abe0 .param/l "i" 0 5 102, +C4<01011>;
S_000001e1f6909210 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f690a340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a5c0d0 .functor AND 1, L_000001e1f6a3da30, L_000001e1f6a3cdb0, C4<1>, C4<1>;
L_000001e1f6a5c1b0 .functor AND 1, L_000001e1f6a3cdb0, L_000001e1f6a3cef0, C4<1>, C4<1>;
L_000001e1f6a5c6f0 .functor OR 1, L_000001e1f6a5c0d0, L_000001e1f6a5c1b0, C4<0>, C4<0>;
L_000001e1f6a5c7d0 .functor AND 1, L_000001e1f6a3da30, L_000001e1f6a3cef0, C4<1>, C4<1>;
L_000001e1f6a5dc60 .functor OR 1, L_000001e1f6a5c6f0, L_000001e1f6a5c7d0, C4<0>, C4<0>;
L_000001e1f6a5e0c0 .functor XOR 1, L_000001e1f6a3da30, L_000001e1f6a3cdb0, C4<0>, C4<0>;
L_000001e1f6a5e910 .functor XOR 1, L_000001e1f6a5e0c0, L_000001e1f6a3cef0, C4<0>, C4<0>;
v000001e1f68f7c00_0 .net "Debe", 0 0, L_000001e1f6a5dc60;  1 drivers
v000001e1f68f7840_0 .net "Din", 0 0, L_000001e1f6a3cef0;  1 drivers
v000001e1f68f6800_0 .net "Dout", 0 0, L_000001e1f6a5e910;  1 drivers
v000001e1f68f7480_0 .net "Ri", 0 0, L_000001e1f6a3cdb0;  1 drivers
v000001e1f68f6b20_0 .net "Si", 0 0, L_000001e1f6a3da30;  1 drivers
v000001e1f68f64e0_0 .net *"_ivl_0", 0 0, L_000001e1f6a5c0d0;  1 drivers
v000001e1f68f6620_0 .net *"_ivl_10", 0 0, L_000001e1f6a5e0c0;  1 drivers
v000001e1f68f73e0_0 .net *"_ivl_2", 0 0, L_000001e1f6a5c1b0;  1 drivers
v000001e1f68f78e0_0 .net *"_ivl_4", 0 0, L_000001e1f6a5c6f0;  1 drivers
v000001e1f68f7ac0_0 .net *"_ivl_6", 0 0, L_000001e1f6a5c7d0;  1 drivers
S_000001e1f6908ef0 .scope generate, "genblk1[12]" "genblk1[12]" 5 102, 5 102 0, S_000001e1f68fb140;
 .timescale -9 -12;
P_000001e1f674ae20 .param/l "i" 0 5 102, +C4<01100>;
S_000001e1f690a4d0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f6908ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a5dd40 .functor AND 1, L_000001e1f6a3d030, L_000001e1f6a40550, C4<1>, C4<1>;
L_000001e1f6a5d950 .functor AND 1, L_000001e1f6a40550, L_000001e1f6a3f510, C4<1>, C4<1>;
L_000001e1f6a5e980 .functor OR 1, L_000001e1f6a5dd40, L_000001e1f6a5d950, C4<0>, C4<0>;
L_000001e1f6a5dcd0 .functor AND 1, L_000001e1f6a3d030, L_000001e1f6a3f510, C4<1>, C4<1>;
L_000001e1f6a5eb40 .functor OR 1, L_000001e1f6a5e980, L_000001e1f6a5dcd0, C4<0>, C4<0>;
L_000001e1f6a5ddb0 .functor XOR 1, L_000001e1f6a3d030, L_000001e1f6a40550, C4<0>, C4<0>;
L_000001e1f6a5e360 .functor XOR 1, L_000001e1f6a5ddb0, L_000001e1f6a3f510, C4<0>, C4<0>;
v000001e1f68f7980_0 .net "Debe", 0 0, L_000001e1f6a5eb40;  1 drivers
v000001e1f68f6580_0 .net "Din", 0 0, L_000001e1f6a3f510;  1 drivers
v000001e1f68f6760_0 .net "Dout", 0 0, L_000001e1f6a5e360;  1 drivers
v000001e1f68f7520_0 .net "Ri", 0 0, L_000001e1f6a40550;  1 drivers
v000001e1f68f6bc0_0 .net "Si", 0 0, L_000001e1f6a3d030;  1 drivers
v000001e1f68f68a0_0 .net *"_ivl_0", 0 0, L_000001e1f6a5dd40;  1 drivers
v000001e1f68f7a20_0 .net *"_ivl_10", 0 0, L_000001e1f6a5ddb0;  1 drivers
v000001e1f68f7b60_0 .net *"_ivl_2", 0 0, L_000001e1f6a5d950;  1 drivers
v000001e1f68f7ca0_0 .net *"_ivl_4", 0 0, L_000001e1f6a5e980;  1 drivers
v000001e1f68f7f20_0 .net *"_ivl_6", 0 0, L_000001e1f6a5dcd0;  1 drivers
S_000001e1f6909b70 .scope generate, "genblk1[13]" "genblk1[13]" 5 102, 5 102 0, S_000001e1f68fb140;
 .timescale -9 -12;
P_000001e1f674b0a0 .param/l "i" 0 5 102, +C4<01101>;
S_000001e1f690b470 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f6909b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a5d410 .functor AND 1, L_000001e1f6a3f150, L_000001e1f6a402d0, C4<1>, C4<1>;
L_000001e1f6a5ebb0 .functor AND 1, L_000001e1f6a402d0, L_000001e1f6a40f50, C4<1>, C4<1>;
L_000001e1f6a5ead0 .functor OR 1, L_000001e1f6a5d410, L_000001e1f6a5ebb0, C4<0>, C4<0>;
L_000001e1f6a5e210 .functor AND 1, L_000001e1f6a3f150, L_000001e1f6a40f50, C4<1>, C4<1>;
L_000001e1f6a5d480 .functor OR 1, L_000001e1f6a5ead0, L_000001e1f6a5e210, C4<0>, C4<0>;
L_000001e1f6a5df70 .functor XOR 1, L_000001e1f6a3f150, L_000001e1f6a402d0, C4<0>, C4<0>;
L_000001e1f6a5e3d0 .functor XOR 1, L_000001e1f6a5df70, L_000001e1f6a40f50, C4<0>, C4<0>;
v000001e1f68f6260_0 .net "Debe", 0 0, L_000001e1f6a5d480;  1 drivers
v000001e1f68da4c0_0 .net "Din", 0 0, L_000001e1f6a40f50;  1 drivers
v000001e1f68d92a0_0 .net "Dout", 0 0, L_000001e1f6a5e3d0;  1 drivers
v000001e1f68d90c0_0 .net "Ri", 0 0, L_000001e1f6a402d0;  1 drivers
v000001e1f68da740_0 .net "Si", 0 0, L_000001e1f6a3f150;  1 drivers
v000001e1f68da7e0_0 .net *"_ivl_0", 0 0, L_000001e1f6a5d410;  1 drivers
v000001e1f68d9340_0 .net *"_ivl_10", 0 0, L_000001e1f6a5df70;  1 drivers
v000001e1f68d8800_0 .net *"_ivl_2", 0 0, L_000001e1f6a5ebb0;  1 drivers
v000001e1f68d8260_0 .net *"_ivl_4", 0 0, L_000001e1f6a5ead0;  1 drivers
v000001e1f68d9200_0 .net *"_ivl_6", 0 0, L_000001e1f6a5e210;  1 drivers
S_000001e1f690ae30 .scope generate, "genblk1[14]" "genblk1[14]" 5 102, 5 102 0, S_000001e1f68fb140;
 .timescale -9 -12;
P_000001e1f674aea0 .param/l "i" 0 5 102, +C4<01110>;
S_000001e1f69099e0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f690ae30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a5df00 .functor AND 1, L_000001e1f6a3f8d0, L_000001e1f6a40ff0, C4<1>, C4<1>;
L_000001e1f6a5d2c0 .functor AND 1, L_000001e1f6a40ff0, L_000001e1f6a3f650, C4<1>, C4<1>;
L_000001e1f6a5e600 .functor OR 1, L_000001e1f6a5df00, L_000001e1f6a5d2c0, C4<0>, C4<0>;
L_000001e1f6a5e440 .functor AND 1, L_000001e1f6a3f8d0, L_000001e1f6a3f650, C4<1>, C4<1>;
L_000001e1f6a5da30 .functor OR 1, L_000001e1f6a5e600, L_000001e1f6a5e440, C4<0>, C4<0>;
L_000001e1f6a5de20 .functor XOR 1, L_000001e1f6a3f8d0, L_000001e1f6a40ff0, C4<0>, C4<0>;
L_000001e1f6a5e670 .functor XOR 1, L_000001e1f6a5de20, L_000001e1f6a3f650, C4<0>, C4<0>;
v000001e1f68da420_0 .net "Debe", 0 0, L_000001e1f6a5da30;  1 drivers
v000001e1f68d9f20_0 .net "Din", 0 0, L_000001e1f6a3f650;  1 drivers
v000001e1f68d97a0_0 .net "Dout", 0 0, L_000001e1f6a5e670;  1 drivers
v000001e1f68d93e0_0 .net "Ri", 0 0, L_000001e1f6a40ff0;  1 drivers
v000001e1f68d8b20_0 .net "Si", 0 0, L_000001e1f6a3f8d0;  1 drivers
v000001e1f68d9fc0_0 .net *"_ivl_0", 0 0, L_000001e1f6a5df00;  1 drivers
v000001e1f68d8300_0 .net *"_ivl_10", 0 0, L_000001e1f6a5de20;  1 drivers
v000001e1f68d88a0_0 .net *"_ivl_2", 0 0, L_000001e1f6a5d2c0;  1 drivers
v000001e1f68d8940_0 .net *"_ivl_4", 0 0, L_000001e1f6a5e600;  1 drivers
v000001e1f68d8120_0 .net *"_ivl_6", 0 0, L_000001e1f6a5e440;  1 drivers
S_000001e1f69080e0 .scope generate, "genblk1[15]" "genblk1[15]" 5 102, 5 102 0, S_000001e1f68fb140;
 .timescale -9 -12;
P_000001e1f674c6e0 .param/l "i" 0 5 102, +C4<01111>;
S_000001e1f690bab0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f69080e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a5de90 .functor AND 1, L_000001e1f6a40230, L_000001e1f6a405f0, C4<1>, C4<1>;
L_000001e1f6a5dfe0 .functor AND 1, L_000001e1f6a405f0, L_000001e1f6a3f330, C4<1>, C4<1>;
L_000001e1f6a5e4b0 .functor OR 1, L_000001e1f6a5de90, L_000001e1f6a5dfe0, C4<0>, C4<0>;
L_000001e1f6a5ec90 .functor AND 1, L_000001e1f6a40230, L_000001e1f6a3f330, C4<1>, C4<1>;
L_000001e1f6a5e050 .functor OR 1, L_000001e1f6a5e4b0, L_000001e1f6a5ec90, C4<0>, C4<0>;
L_000001e1f6a5d6b0 .functor XOR 1, L_000001e1f6a40230, L_000001e1f6a405f0, C4<0>, C4<0>;
L_000001e1f6a5e520 .functor XOR 1, L_000001e1f6a5d6b0, L_000001e1f6a3f330, C4<0>, C4<0>;
v000001e1f68d9700_0 .net "Debe", 0 0, L_000001e1f6a5e050;  1 drivers
v000001e1f68da060_0 .net "Din", 0 0, L_000001e1f6a3f330;  1 drivers
v000001e1f68d86c0_0 .net "Dout", 0 0, L_000001e1f6a5e520;  1 drivers
v000001e1f68d9980_0 .net "Ri", 0 0, L_000001e1f6a405f0;  1 drivers
v000001e1f68d9ca0_0 .net "Si", 0 0, L_000001e1f6a40230;  1 drivers
v000001e1f68d9d40_0 .net *"_ivl_0", 0 0, L_000001e1f6a5de90;  1 drivers
v000001e1f68d8f80_0 .net *"_ivl_10", 0 0, L_000001e1f6a5d6b0;  1 drivers
v000001e1f68d83a0_0 .net *"_ivl_2", 0 0, L_000001e1f6a5dfe0;  1 drivers
v000001e1f68d9160_0 .net *"_ivl_4", 0 0, L_000001e1f6a5e4b0;  1 drivers
v000001e1f68da100_0 .net *"_ivl_6", 0 0, L_000001e1f6a5ec90;  1 drivers
S_000001e1f6909080 .scope generate, "genblk1[16]" "genblk1[16]" 5 102, 5 102 0, S_000001e1f68fb140;
 .timescale -9 -12;
P_000001e1f674caa0 .param/l "i" 0 5 102, +C4<010000>;
S_000001e1f6908720 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f6909080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a5d4f0 .functor AND 1, L_000001e1f6a3f5b0, L_000001e1f6a40b90, C4<1>, C4<1>;
L_000001e1f6a5ea60 .functor AND 1, L_000001e1f6a40b90, L_000001e1f6a3f6f0, C4<1>, C4<1>;
L_000001e1f6a5e130 .functor OR 1, L_000001e1f6a5d4f0, L_000001e1f6a5ea60, C4<0>, C4<0>;
L_000001e1f6a5db10 .functor AND 1, L_000001e1f6a3f5b0, L_000001e1f6a3f6f0, C4<1>, C4<1>;
L_000001e1f6a5daa0 .functor OR 1, L_000001e1f6a5e130, L_000001e1f6a5db10, C4<0>, C4<0>;
L_000001e1f6a5ec20 .functor XOR 1, L_000001e1f6a3f5b0, L_000001e1f6a40b90, C4<0>, C4<0>;
L_000001e1f6a5e6e0 .functor XOR 1, L_000001e1f6a5ec20, L_000001e1f6a3f6f0, C4<0>, C4<0>;
v000001e1f68d9840_0 .net "Debe", 0 0, L_000001e1f6a5daa0;  1 drivers
v000001e1f68d9ac0_0 .net "Din", 0 0, L_000001e1f6a3f6f0;  1 drivers
v000001e1f68da240_0 .net "Dout", 0 0, L_000001e1f6a5e6e0;  1 drivers
v000001e1f68d98e0_0 .net "Ri", 0 0, L_000001e1f6a40b90;  1 drivers
v000001e1f68d9020_0 .net "Si", 0 0, L_000001e1f6a3f5b0;  1 drivers
v000001e1f68d8e40_0 .net *"_ivl_0", 0 0, L_000001e1f6a5d4f0;  1 drivers
v000001e1f68d89e0_0 .net *"_ivl_10", 0 0, L_000001e1f6a5ec20;  1 drivers
v000001e1f68d9a20_0 .net *"_ivl_2", 0 0, L_000001e1f6a5ea60;  1 drivers
v000001e1f68da2e0_0 .net *"_ivl_4", 0 0, L_000001e1f6a5e130;  1 drivers
v000001e1f68da600_0 .net *"_ivl_6", 0 0, L_000001e1f6a5db10;  1 drivers
S_000001e1f69088b0 .scope generate, "genblk1[17]" "genblk1[17]" 5 102, 5 102 0, S_000001e1f68fb140;
 .timescale -9 -12;
P_000001e1f674cb20 .param/l "i" 0 5 102, +C4<010001>;
S_000001e1f6908a40 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f69088b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a5e590 .functor AND 1, L_000001e1f6a40eb0, L_000001e1f6a40370, C4<1>, C4<1>;
L_000001e1f6a5e1a0 .functor AND 1, L_000001e1f6a40370, L_000001e1f6a3fc90, C4<1>, C4<1>;
L_000001e1f6a5e750 .functor OR 1, L_000001e1f6a5e590, L_000001e1f6a5e1a0, C4<0>, C4<0>;
L_000001e1f6a5d330 .functor AND 1, L_000001e1f6a40eb0, L_000001e1f6a3fc90, C4<1>, C4<1>;
L_000001e1f6a5e7c0 .functor OR 1, L_000001e1f6a5e750, L_000001e1f6a5d330, C4<0>, C4<0>;
L_000001e1f6a5e830 .functor XOR 1, L_000001e1f6a40eb0, L_000001e1f6a40370, C4<0>, C4<0>;
L_000001e1f6a5d9c0 .functor XOR 1, L_000001e1f6a5e830, L_000001e1f6a3fc90, C4<0>, C4<0>;
v000001e1f68d9480_0 .net "Debe", 0 0, L_000001e1f6a5e7c0;  1 drivers
v000001e1f68da560_0 .net "Din", 0 0, L_000001e1f6a3fc90;  1 drivers
v000001e1f68d8d00_0 .net "Dout", 0 0, L_000001e1f6a5d9c0;  1 drivers
v000001e1f68da880_0 .net "Ri", 0 0, L_000001e1f6a40370;  1 drivers
v000001e1f68d8ee0_0 .net "Si", 0 0, L_000001e1f6a40eb0;  1 drivers
v000001e1f68da6a0_0 .net *"_ivl_0", 0 0, L_000001e1f6a5e590;  1 drivers
v000001e1f68d9520_0 .net *"_ivl_10", 0 0, L_000001e1f6a5e830;  1 drivers
v000001e1f68d81c0_0 .net *"_ivl_2", 0 0, L_000001e1f6a5e1a0;  1 drivers
v000001e1f68d9b60_0 .net *"_ivl_4", 0 0, L_000001e1f6a5e750;  1 drivers
v000001e1f68da1a0_0 .net *"_ivl_6", 0 0, L_000001e1f6a5d330;  1 drivers
S_000001e1f69093a0 .scope generate, "genblk1[18]" "genblk1[18]" 5 102, 5 102 0, S_000001e1f68fb140;
 .timescale -9 -12;
P_000001e1f674cb60 .param/l "i" 0 5 102, +C4<010010>;
S_000001e1f6908bd0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f69093a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a5e280 .functor AND 1, L_000001e1f6a3f790, L_000001e1f6a40e10, C4<1>, C4<1>;
L_000001e1f6a5e2f0 .functor AND 1, L_000001e1f6a40e10, L_000001e1f6a40190, C4<1>, C4<1>;
L_000001e1f6a5e8a0 .functor OR 1, L_000001e1f6a5e280, L_000001e1f6a5e2f0, C4<0>, C4<0>;
L_000001e1f6a5e9f0 .functor AND 1, L_000001e1f6a3f790, L_000001e1f6a40190, C4<1>, C4<1>;
L_000001e1f6a5ed00 .functor OR 1, L_000001e1f6a5e8a0, L_000001e1f6a5e9f0, C4<0>, C4<0>;
L_000001e1f6a5ed70 .functor XOR 1, L_000001e1f6a3f790, L_000001e1f6a40e10, C4<0>, C4<0>;
L_000001e1f6a5d250 .functor XOR 1, L_000001e1f6a5ed70, L_000001e1f6a40190, C4<0>, C4<0>;
v000001e1f68d9c00_0 .net "Debe", 0 0, L_000001e1f6a5ed00;  1 drivers
v000001e1f68d8620_0 .net "Din", 0 0, L_000001e1f6a40190;  1 drivers
v000001e1f68d9de0_0 .net "Dout", 0 0, L_000001e1f6a5d250;  1 drivers
v000001e1f68d9e80_0 .net "Ri", 0 0, L_000001e1f6a40e10;  1 drivers
v000001e1f68d8440_0 .net "Si", 0 0, L_000001e1f6a3f790;  1 drivers
v000001e1f68d84e0_0 .net *"_ivl_0", 0 0, L_000001e1f6a5e280;  1 drivers
v000001e1f68d8580_0 .net *"_ivl_10", 0 0, L_000001e1f6a5ed70;  1 drivers
v000001e1f68da380_0 .net *"_ivl_2", 0 0, L_000001e1f6a5e2f0;  1 drivers
v000001e1f68d8760_0 .net *"_ivl_4", 0 0, L_000001e1f6a5e8a0;  1 drivers
v000001e1f68d8a80_0 .net *"_ivl_6", 0 0, L_000001e1f6a5e9f0;  1 drivers
S_000001e1f690bc40 .scope generate, "genblk1[19]" "genblk1[19]" 5 102, 5 102 0, S_000001e1f68fb140;
 .timescale -9 -12;
P_000001e1f674c5e0 .param/l "i" 0 5 102, +C4<010011>;
S_000001e1f690a020 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f690bc40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a5ede0 .functor AND 1, L_000001e1f6a3ffb0, L_000001e1f6a3fab0, C4<1>, C4<1>;
L_000001e1f6a5d3a0 .functor AND 1, L_000001e1f6a3fab0, L_000001e1f6a3ebb0, C4<1>, C4<1>;
L_000001e1f6a5d560 .functor OR 1, L_000001e1f6a5ede0, L_000001e1f6a5d3a0, C4<0>, C4<0>;
L_000001e1f6a5d5d0 .functor AND 1, L_000001e1f6a3ffb0, L_000001e1f6a3ebb0, C4<1>, C4<1>;
L_000001e1f6a5d870 .functor OR 1, L_000001e1f6a5d560, L_000001e1f6a5d5d0, C4<0>, C4<0>;
L_000001e1f6a5d640 .functor XOR 1, L_000001e1f6a3ffb0, L_000001e1f6a3fab0, C4<0>, C4<0>;
L_000001e1f6a5d720 .functor XOR 1, L_000001e1f6a5d640, L_000001e1f6a3ebb0, C4<0>, C4<0>;
v000001e1f68d8bc0_0 .net "Debe", 0 0, L_000001e1f6a5d870;  1 drivers
v000001e1f68d8c60_0 .net "Din", 0 0, L_000001e1f6a3ebb0;  1 drivers
v000001e1f68d9660_0 .net "Dout", 0 0, L_000001e1f6a5d720;  1 drivers
v000001e1f68d8da0_0 .net "Ri", 0 0, L_000001e1f6a3fab0;  1 drivers
v000001e1f68d95c0_0 .net "Si", 0 0, L_000001e1f6a3ffb0;  1 drivers
v000001e1f68dc540_0 .net *"_ivl_0", 0 0, L_000001e1f6a5ede0;  1 drivers
v000001e1f68dbc80_0 .net *"_ivl_10", 0 0, L_000001e1f6a5d640;  1 drivers
v000001e1f68db6e0_0 .net *"_ivl_2", 0 0, L_000001e1f6a5d3a0;  1 drivers
v000001e1f68dad80_0 .net *"_ivl_4", 0 0, L_000001e1f6a5d560;  1 drivers
v000001e1f68dc2c0_0 .net *"_ivl_6", 0 0, L_000001e1f6a5d5d0;  1 drivers
S_000001e1f690a660 .scope generate, "genblk1[20]" "genblk1[20]" 5 102, 5 102 0, S_000001e1f68fb140;
 .timescale -9 -12;
P_000001e1f674cfa0 .param/l "i" 0 5 102, +C4<010100>;
S_000001e1f6909530 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f690a660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a5d790 .functor AND 1, L_000001e1f6a40410, L_000001e1f6a3ff10, C4<1>, C4<1>;
L_000001e1f6a5d800 .functor AND 1, L_000001e1f6a3ff10, L_000001e1f6a3fbf0, C4<1>, C4<1>;
L_000001e1f6a5db80 .functor OR 1, L_000001e1f6a5d790, L_000001e1f6a5d800, C4<0>, C4<0>;
L_000001e1f6a5d8e0 .functor AND 1, L_000001e1f6a40410, L_000001e1f6a3fbf0, C4<1>, C4<1>;
L_000001e1f6a5dbf0 .functor OR 1, L_000001e1f6a5db80, L_000001e1f6a5d8e0, C4<0>, C4<0>;
L_000001e1f6a607b0 .functor XOR 1, L_000001e1f6a40410, L_000001e1f6a3ff10, C4<0>, C4<0>;
L_000001e1f6a60040 .functor XOR 1, L_000001e1f6a607b0, L_000001e1f6a3fbf0, C4<0>, C4<0>;
v000001e1f68dbfa0_0 .net "Debe", 0 0, L_000001e1f6a5dbf0;  1 drivers
v000001e1f68db280_0 .net "Din", 0 0, L_000001e1f6a3fbf0;  1 drivers
v000001e1f68dbdc0_0 .net "Dout", 0 0, L_000001e1f6a60040;  1 drivers
v000001e1f68db320_0 .net "Ri", 0 0, L_000001e1f6a3ff10;  1 drivers
v000001e1f68dbd20_0 .net "Si", 0 0, L_000001e1f6a40410;  1 drivers
v000001e1f68db780_0 .net *"_ivl_0", 0 0, L_000001e1f6a5d790;  1 drivers
v000001e1f68dc5e0_0 .net *"_ivl_10", 0 0, L_000001e1f6a607b0;  1 drivers
v000001e1f68db820_0 .net *"_ivl_2", 0 0, L_000001e1f6a5d800;  1 drivers
v000001e1f68db8c0_0 .net *"_ivl_4", 0 0, L_000001e1f6a5db80;  1 drivers
v000001e1f68daa60_0 .net *"_ivl_6", 0 0, L_000001e1f6a5d8e0;  1 drivers
S_000001e1f690a7f0 .scope generate, "genblk1[21]" "genblk1[21]" 5 102, 5 102 0, S_000001e1f68fb140;
 .timescale -9 -12;
P_000001e1f674c760 .param/l "i" 0 5 102, +C4<010101>;
S_000001e1f690a980 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f690a7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a5f630 .functor AND 1, L_000001e1f6a41090, L_000001e1f6a40af0, C4<1>, C4<1>;
L_000001e1f6a5f860 .functor AND 1, L_000001e1f6a40af0, L_000001e1f6a40cd0, C4<1>, C4<1>;
L_000001e1f6a5ff60 .functor OR 1, L_000001e1f6a5f630, L_000001e1f6a5f860, C4<0>, C4<0>;
L_000001e1f6a5f4e0 .functor AND 1, L_000001e1f6a41090, L_000001e1f6a40cd0, C4<1>, C4<1>;
L_000001e1f6a5f550 .functor OR 1, L_000001e1f6a5ff60, L_000001e1f6a5f4e0, C4<0>, C4<0>;
L_000001e1f6a5f010 .functor XOR 1, L_000001e1f6a41090, L_000001e1f6a40af0, C4<0>, C4<0>;
L_000001e1f6a5fa90 .functor XOR 1, L_000001e1f6a5f010, L_000001e1f6a40cd0, C4<0>, C4<0>;
v000001e1f68db960_0 .net "Debe", 0 0, L_000001e1f6a5f550;  1 drivers
v000001e1f68dba00_0 .net "Din", 0 0, L_000001e1f6a40cd0;  1 drivers
v000001e1f68dc9a0_0 .net "Dout", 0 0, L_000001e1f6a5fa90;  1 drivers
v000001e1f68dc4a0_0 .net "Ri", 0 0, L_000001e1f6a40af0;  1 drivers
v000001e1f68daec0_0 .net "Si", 0 0, L_000001e1f6a41090;  1 drivers
v000001e1f68dc220_0 .net *"_ivl_0", 0 0, L_000001e1f6a5f630;  1 drivers
v000001e1f68db5a0_0 .net *"_ivl_10", 0 0, L_000001e1f6a5f010;  1 drivers
v000001e1f68dbe60_0 .net *"_ivl_2", 0 0, L_000001e1f6a5f860;  1 drivers
v000001e1f68db460_0 .net *"_ivl_4", 0 0, L_000001e1f6a5ff60;  1 drivers
v000001e1f68db0a0_0 .net *"_ivl_6", 0 0, L_000001e1f6a5f4e0;  1 drivers
S_000001e1f690ab10 .scope generate, "genblk1[22]" "genblk1[22]" 5 102, 5 102 0, S_000001e1f68fb140;
 .timescale -9 -12;
P_000001e1f674c660 .param/l "i" 0 5 102, +C4<010110>;
S_000001e1f690b790 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f690ab10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a5f940 .functor AND 1, L_000001e1f6a40690, L_000001e1f6a3fe70, C4<1>, C4<1>;
L_000001e1f6a5f2b0 .functor AND 1, L_000001e1f6a3fe70, L_000001e1f6a40a50, C4<1>, C4<1>;
L_000001e1f6a5f6a0 .functor OR 1, L_000001e1f6a5f940, L_000001e1f6a5f2b0, C4<0>, C4<0>;
L_000001e1f6a5f1d0 .functor AND 1, L_000001e1f6a40690, L_000001e1f6a40a50, C4<1>, C4<1>;
L_000001e1f6a600b0 .functor OR 1, L_000001e1f6a5f6a0, L_000001e1f6a5f1d0, C4<0>, C4<0>;
L_000001e1f6a5f400 .functor XOR 1, L_000001e1f6a40690, L_000001e1f6a3fe70, C4<0>, C4<0>;
L_000001e1f6a60900 .functor XOR 1, L_000001e1f6a5f400, L_000001e1f6a40a50, C4<0>, C4<0>;
v000001e1f68dbbe0_0 .net "Debe", 0 0, L_000001e1f6a600b0;  1 drivers
v000001e1f68dc360_0 .net "Din", 0 0, L_000001e1f6a40a50;  1 drivers
v000001e1f68dbaa0_0 .net "Dout", 0 0, L_000001e1f6a60900;  1 drivers
v000001e1f68dd080_0 .net "Ri", 0 0, L_000001e1f6a3fe70;  1 drivers
v000001e1f68dbf00_0 .net "Si", 0 0, L_000001e1f6a40690;  1 drivers
v000001e1f68dace0_0 .net *"_ivl_0", 0 0, L_000001e1f6a5f940;  1 drivers
v000001e1f68dab00_0 .net *"_ivl_10", 0 0, L_000001e1f6a5f400;  1 drivers
v000001e1f68dc040_0 .net *"_ivl_2", 0 0, L_000001e1f6a5f2b0;  1 drivers
v000001e1f68dc0e0_0 .net *"_ivl_4", 0 0, L_000001e1f6a5f6a0;  1 drivers
v000001e1f68dc680_0 .net *"_ivl_6", 0 0, L_000001e1f6a5f1d0;  1 drivers
S_000001e1f6909e90 .scope generate, "genblk1[23]" "genblk1[23]" 5 102, 5 102 0, S_000001e1f68fb140;
 .timescale -9 -12;
P_000001e1f674cfe0 .param/l "i" 0 5 102, +C4<010111>;
S_000001e1f690afc0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f6909e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a60820 .functor AND 1, L_000001e1f6a3f290, L_000001e1f6a3e930, C4<1>, C4<1>;
L_000001e1f6a5efa0 .functor AND 1, L_000001e1f6a3e930, L_000001e1f6a3e9d0, C4<1>, C4<1>;
L_000001e1f6a5fda0 .functor OR 1, L_000001e1f6a60820, L_000001e1f6a5efa0, C4<0>, C4<0>;
L_000001e1f6a5f0f0 .functor AND 1, L_000001e1f6a3f290, L_000001e1f6a3e9d0, C4<1>, C4<1>;
L_000001e1f6a60270 .functor OR 1, L_000001e1f6a5fda0, L_000001e1f6a5f0f0, C4<0>, C4<0>;
L_000001e1f6a5f9b0 .functor XOR 1, L_000001e1f6a3f290, L_000001e1f6a3e930, C4<0>, C4<0>;
L_000001e1f6a5f780 .functor XOR 1, L_000001e1f6a5f9b0, L_000001e1f6a3e9d0, C4<0>, C4<0>;
v000001e1f68dc720_0 .net "Debe", 0 0, L_000001e1f6a60270;  1 drivers
v000001e1f68dbb40_0 .net "Din", 0 0, L_000001e1f6a3e9d0;  1 drivers
v000001e1f68dce00_0 .net "Dout", 0 0, L_000001e1f6a5f780;  1 drivers
v000001e1f68db640_0 .net "Ri", 0 0, L_000001e1f6a3e930;  1 drivers
v000001e1f68dc180_0 .net "Si", 0 0, L_000001e1f6a3f290;  1 drivers
v000001e1f68db3c0_0 .net *"_ivl_0", 0 0, L_000001e1f6a60820;  1 drivers
v000001e1f68dc400_0 .net *"_ivl_10", 0 0, L_000001e1f6a5f9b0;  1 drivers
v000001e1f68daba0_0 .net *"_ivl_2", 0 0, L_000001e1f6a5efa0;  1 drivers
v000001e1f68dc7c0_0 .net *"_ivl_4", 0 0, L_000001e1f6a5fda0;  1 drivers
v000001e1f68dcb80_0 .net *"_ivl_6", 0 0, L_000001e1f6a5f0f0;  1 drivers
S_000001e1f6909d00 .scope generate, "genblk1[24]" "genblk1[24]" 5 102, 5 102 0, S_000001e1f68fb140;
 .timescale -9 -12;
P_000001e1f674c620 .param/l "i" 0 5 102, +C4<011000>;
S_000001e1f690bdd0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001e1f6909d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a5f080 .functor AND 1, L_000001e1f6a3ea70, L_000001e1f6a3eb10, C4<1>, C4<1>;
L_000001e1f6a60350 .functor AND 1, L_000001e1f6a3eb10, L_000001e1f6a3ec50, C4<1>, C4<1>;
L_000001e1f6a60890 .functor OR 1, L_000001e1f6a5f080, L_000001e1f6a60350, C4<0>, C4<0>;
L_000001e1f6a603c0 .functor AND 1, L_000001e1f6a3ea70, L_000001e1f6a3ec50, C4<1>, C4<1>;
L_000001e1f6a60740 .functor OR 1, L_000001e1f6a60890, L_000001e1f6a603c0, C4<0>, C4<0>;
L_000001e1f6a5ffd0 .functor XOR 1, L_000001e1f6a3ea70, L_000001e1f6a3eb10, C4<0>, C4<0>;
L_000001e1f6a5f5c0 .functor XOR 1, L_000001e1f6a5ffd0, L_000001e1f6a3ec50, C4<0>, C4<0>;
v000001e1f68dc860_0 .net "Debe", 0 0, L_000001e1f6a60740;  1 drivers
v000001e1f68dac40_0 .net "Din", 0 0, L_000001e1f6a3ec50;  1 drivers
v000001e1f68dc900_0 .net "Dout", 0 0, L_000001e1f6a5f5c0;  1 drivers
v000001e1f68dca40_0 .net "Ri", 0 0, L_000001e1f6a3eb10;  1 drivers
v000001e1f68dcae0_0 .net "Si", 0 0, L_000001e1f6a3ea70;  1 drivers
v000001e1f68dcc20_0 .net *"_ivl_0", 0 0, L_000001e1f6a5f080;  1 drivers
v000001e1f68db1e0_0 .net *"_ivl_10", 0 0, L_000001e1f6a5ffd0;  1 drivers
v000001e1f68dccc0_0 .net *"_ivl_2", 0 0, L_000001e1f6a60350;  1 drivers
v000001e1f68dcd60_0 .net *"_ivl_4", 0 0, L_000001e1f6a60890;  1 drivers
v000001e1f68dcea0_0 .net *"_ivl_6", 0 0, L_000001e1f6a603c0;  1 drivers
S_000001e1f690a1b0 .scope module, "rne_sum" "RoundNearestEven" 5 119, 6 22 0, S_000001e1f68fb140;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_000001e1f6212720 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_000001e1f6212758 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_000001e1f6212790 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000011011>;
P_000001e1f62127c8 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_000001e1f6a5f470 .functor NOT 1, L_000001e1f6a409b0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a5f8d0 .functor OR 1, L_000001e1f6a40910, L_000001e1f6a3f1f0, C4<0>, C4<0>;
L_000001e1f6a5fe80 .functor AND 1, L_000001e1f6a3ef70, L_000001e1f6a5f8d0, C4<1>, C4<1>;
v000001e1f68dcf40_0 .net *"_ivl_11", 22 0, L_000001e1f6a3f010;  1 drivers
v000001e1f68dcfe0_0 .net *"_ivl_12", 23 0, L_000001e1f6a3f0b0;  1 drivers
L_000001e1f699b5d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f68da920_0 .net *"_ivl_15", 0 0, L_000001e1f699b5d0;  1 drivers
v000001e1f68db000_0 .net *"_ivl_17", 0 0, L_000001e1f6a3f1f0;  1 drivers
v000001e1f68da9c0_0 .net *"_ivl_19", 0 0, L_000001e1f6a5f8d0;  1 drivers
v000001e1f68dae20_0 .net *"_ivl_21", 0 0, L_000001e1f6a5fe80;  1 drivers
L_000001e1f699b618 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e1f68daf60_0 .net/2u *"_ivl_22", 23 0, L_000001e1f699b618;  1 drivers
L_000001e1f699b660 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68db140_0 .net/2u *"_ivl_24", 23 0, L_000001e1f699b660;  1 drivers
v000001e1f68db500_0 .net *"_ivl_26", 23 0, L_000001e1f6a3f3d0;  1 drivers
v000001e1f68dda80_0 .net *"_ivl_3", 3 0, L_000001e1f6a40870;  1 drivers
v000001e1f68df740_0 .net *"_ivl_33", 0 0, L_000001e1f6a43570;  1 drivers
v000001e1f68de160_0 .net *"_ivl_34", 7 0, L_000001e1f6a42d50;  1 drivers
L_000001e1f699b6a8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001e1f68deb60_0 .net *"_ivl_37", 6 0, L_000001e1f699b6a8;  1 drivers
v000001e1f68ddb20_0 .net *"_ivl_7", 0 0, L_000001e1f6a409b0;  1 drivers
v000001e1f68ddbc0_0 .net "boolean", 0 0, L_000001e1f6a40910;  1 drivers
v000001e1f68de7a0_0 .net "exp", 7 0, L_000001e1f6a40d70;  alias, 1 drivers
v000001e1f68de340_0 .net "exp_round", 7 0, L_000001e1f6a432f0;  alias, 1 drivers
v000001e1f68de480_0 .net "guard", 0 0, L_000001e1f6a3ef70;  1 drivers
v000001e1f68dd120_0 .net "is_even", 0 0, L_000001e1f6a5f470;  1 drivers
v000001e1f68dd260_0 .net "ms", 27 0, L_000001e1f6a41c70;  1 drivers
v000001e1f68dd8a0_0 .net "ms_round", 22 0, L_000001e1f6a42670;  alias, 1 drivers
v000001e1f68dd940_0 .net "temp", 23 0, L_000001e1f6a3f470;  1 drivers
L_000001e1f6a3ef70 .part L_000001e1f6a41c70, 4, 1;
L_000001e1f6a40870 .part L_000001e1f6a41c70, 0, 4;
L_000001e1f6a40910 .reduce/or L_000001e1f6a40870;
L_000001e1f6a409b0 .part L_000001e1f6a41c70, 5, 1;
L_000001e1f6a3f010 .part L_000001e1f6a41c70, 5, 23;
L_000001e1f6a3f0b0 .concat [ 23 1 0 0], L_000001e1f6a3f010, L_000001e1f699b5d0;
L_000001e1f6a3f1f0 .reduce/nor L_000001e1f6a5f470;
L_000001e1f6a3f3d0 .functor MUXZ 24, L_000001e1f699b660, L_000001e1f699b618, L_000001e1f6a5fe80, C4<>;
L_000001e1f6a3f470 .arith/sum 24, L_000001e1f6a3f0b0, L_000001e1f6a3f3d0;
L_000001e1f6a42670 .part L_000001e1f6a3f470, 0, 23;
L_000001e1f6a43570 .part L_000001e1f6a3f470, 23, 1;
L_000001e1f6a42d50 .concat [ 1 7 0 0], L_000001e1f6a43570, L_000001e1f699b6a8;
L_000001e1f6a432f0 .arith/sum 8, L_000001e1f6a40d70, L_000001e1f6a42d50;
S_000001e1f6909850 .scope module, "subsito1" "RestaExp_sum" 5 233, 5 19 0, S_000001e1f68d0670;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_000001e1f68d3e60 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_000001e1f68d3e98 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_000001e1f68d3ed0 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v000001e1f69242e0_0 .net "Debe", 8 0, L_000001e1f6a3b370;  1 drivers
v000001e1f6924a60_0 .net "F", 7 0, L_000001e1f6a3b5f0;  alias, 1 drivers
v000001e1f6924380_0 .net "R", 7 0, L_000001e1f6a37db0;  alias, 1 drivers
v000001e1f6923e80_0 .net "S", 7 0, L_000001e1f6a380d0;  alias, 1 drivers
L_000001e1f699b150 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f6924ec0_0 .net/2u *"_ivl_60", 0 0, L_000001e1f699b150;  1 drivers
L_000001e1f6a37270 .part L_000001e1f6a380d0, 0, 1;
L_000001e1f6a37130 .part L_000001e1f6a37db0, 0, 1;
L_000001e1f6a371d0 .part L_000001e1f6a3b370, 0, 1;
L_000001e1f6a37310 .part L_000001e1f6a380d0, 1, 1;
L_000001e1f6a378b0 .part L_000001e1f6a37db0, 1, 1;
L_000001e1f6a37e50 .part L_000001e1f6a3b370, 1, 1;
L_000001e1f6a3a470 .part L_000001e1f6a380d0, 2, 1;
L_000001e1f6a39cf0 .part L_000001e1f6a37db0, 2, 1;
L_000001e1f6a3a790 .part L_000001e1f6a3b370, 2, 1;
L_000001e1f6a39d90 .part L_000001e1f6a380d0, 3, 1;
L_000001e1f6a3b730 .part L_000001e1f6a37db0, 3, 1;
L_000001e1f6a3bb90 .part L_000001e1f6a3b370, 3, 1;
L_000001e1f6a3baf0 .part L_000001e1f6a380d0, 4, 1;
L_000001e1f6a3b050 .part L_000001e1f6a37db0, 4, 1;
L_000001e1f6a3b2d0 .part L_000001e1f6a3b370, 4, 1;
L_000001e1f6a3be10 .part L_000001e1f6a380d0, 5, 1;
L_000001e1f6a3a650 .part L_000001e1f6a37db0, 5, 1;
L_000001e1f6a3beb0 .part L_000001e1f6a3b370, 5, 1;
L_000001e1f6a3a510 .part L_000001e1f6a380d0, 6, 1;
L_000001e1f6a3b410 .part L_000001e1f6a37db0, 6, 1;
L_000001e1f6a3ad30 .part L_000001e1f6a3b370, 6, 1;
L_000001e1f6a3ac90 .part L_000001e1f6a380d0, 7, 1;
L_000001e1f6a39930 .part L_000001e1f6a37db0, 7, 1;
L_000001e1f6a39a70 .part L_000001e1f6a3b370, 7, 1;
LS_000001e1f6a3b5f0_0_0 .concat8 [ 1 1 1 1], L_000001e1f6a1b820, L_000001e1f6a1ac50, L_000001e1f6a1bc10, L_000001e1f6a1a470;
LS_000001e1f6a3b5f0_0_4 .concat8 [ 1 1 1 1], L_000001e1f6a1b040, L_000001e1f6a1d650, L_000001e1f6a1bcf0, L_000001e1f6a1cb60;
L_000001e1f6a3b5f0 .concat8 [ 4 4 0 0], LS_000001e1f6a3b5f0_0_0, LS_000001e1f6a3b5f0_0_4;
LS_000001e1f6a3b370_0_0 .concat8 [ 1 1 1 1], L_000001e1f699b150, L_000001e1f6a1b0b0, L_000001e1f6a1a8d0, L_000001e1f6a1bac0;
LS_000001e1f6a3b370_0_4 .concat8 [ 1 1 1 1], L_000001e1f6a1a390, L_000001e1f6a1a710, L_000001e1f6a1d5e0, L_000001e1f6a1c070;
LS_000001e1f6a3b370_0_8 .concat8 [ 1 0 0 0], L_000001e1f6a1cf50;
L_000001e1f6a3b370 .concat8 [ 4 4 1 0], LS_000001e1f6a3b370_0_0, LS_000001e1f6a3b370_0_4, LS_000001e1f6a3b370_0_8;
S_000001e1f690b150 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001e1f6909850;
 .timescale -9 -12;
P_000001e1f674c520 .param/l "i" 0 5 28, +C4<00>;
S_000001e1f6908270 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f690b150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a1b510 .functor NOT 1, L_000001e1f6a37270, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1b660 .functor AND 1, L_000001e1f6a1b510, L_000001e1f6a37130, C4<1>, C4<1>;
L_000001e1f6a1ad30 .functor NOT 1, L_000001e1f6a37270, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1a4e0 .functor AND 1, L_000001e1f6a1ad30, L_000001e1f6a371d0, C4<1>, C4<1>;
L_000001e1f6a1b7b0 .functor OR 1, L_000001e1f6a1b660, L_000001e1f6a1a4e0, C4<0>, C4<0>;
L_000001e1f6a1bba0 .functor AND 1, L_000001e1f6a37130, L_000001e1f6a371d0, C4<1>, C4<1>;
L_000001e1f6a1b0b0 .functor OR 1, L_000001e1f6a1b7b0, L_000001e1f6a1bba0, C4<0>, C4<0>;
L_000001e1f6a1af60 .functor XOR 1, L_000001e1f6a37270, L_000001e1f6a37130, C4<0>, C4<0>;
L_000001e1f6a1b820 .functor XOR 1, L_000001e1f6a1af60, L_000001e1f6a371d0, C4<0>, C4<0>;
v000001e1f68de200_0 .net "Debe", 0 0, L_000001e1f6a1b0b0;  1 drivers
v000001e1f68df7e0_0 .net "Din", 0 0, L_000001e1f6a371d0;  1 drivers
v000001e1f68df060_0 .net "Dout", 0 0, L_000001e1f6a1b820;  1 drivers
v000001e1f68de5c0_0 .net "Ri", 0 0, L_000001e1f6a37130;  1 drivers
v000001e1f68df880_0 .net "Si", 0 0, L_000001e1f6a37270;  1 drivers
v000001e1f68df100_0 .net *"_ivl_0", 0 0, L_000001e1f6a1b510;  1 drivers
v000001e1f68dd1c0_0 .net *"_ivl_10", 0 0, L_000001e1f6a1bba0;  1 drivers
v000001e1f68dd300_0 .net *"_ivl_14", 0 0, L_000001e1f6a1af60;  1 drivers
v000001e1f68dd3a0_0 .net *"_ivl_2", 0 0, L_000001e1f6a1b660;  1 drivers
v000001e1f68dd440_0 .net *"_ivl_4", 0 0, L_000001e1f6a1ad30;  1 drivers
v000001e1f68dd580_0 .net *"_ivl_6", 0 0, L_000001e1f6a1a4e0;  1 drivers
v000001e1f68de660_0 .net *"_ivl_8", 0 0, L_000001e1f6a1b7b0;  1 drivers
S_000001e1f690aca0 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001e1f6909850;
 .timescale -9 -12;
P_000001e1f674c2a0 .param/l "i" 0 5 28, +C4<01>;
S_000001e1f690b2e0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f690aca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a1a860 .functor NOT 1, L_000001e1f6a37310, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1b5f0 .functor AND 1, L_000001e1f6a1a860, L_000001e1f6a378b0, C4<1>, C4<1>;
L_000001e1f6a1b970 .functor NOT 1, L_000001e1f6a37310, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1b200 .functor AND 1, L_000001e1f6a1b970, L_000001e1f6a37e50, C4<1>, C4<1>;
L_000001e1f6a1b6d0 .functor OR 1, L_000001e1f6a1b5f0, L_000001e1f6a1b200, C4<0>, C4<0>;
L_000001e1f6a1b270 .functor AND 1, L_000001e1f6a378b0, L_000001e1f6a37e50, C4<1>, C4<1>;
L_000001e1f6a1a8d0 .functor OR 1, L_000001e1f6a1b6d0, L_000001e1f6a1b270, C4<0>, C4<0>;
L_000001e1f6a1ba50 .functor XOR 1, L_000001e1f6a37310, L_000001e1f6a378b0, C4<0>, C4<0>;
L_000001e1f6a1ac50 .functor XOR 1, L_000001e1f6a1ba50, L_000001e1f6a37e50, C4<0>, C4<0>;
v000001e1f68dd620_0 .net "Debe", 0 0, L_000001e1f6a1a8d0;  1 drivers
v000001e1f68dd6c0_0 .net "Din", 0 0, L_000001e1f6a37e50;  1 drivers
v000001e1f68dd760_0 .net "Dout", 0 0, L_000001e1f6a1ac50;  1 drivers
v000001e1f68dd800_0 .net "Ri", 0 0, L_000001e1f6a378b0;  1 drivers
v000001e1f68ddd00_0 .net "Si", 0 0, L_000001e1f6a37310;  1 drivers
v000001e1f68ddda0_0 .net *"_ivl_0", 0 0, L_000001e1f6a1a860;  1 drivers
v000001e1f6922440_0 .net *"_ivl_10", 0 0, L_000001e1f6a1b270;  1 drivers
v000001e1f6921040_0 .net *"_ivl_14", 0 0, L_000001e1f6a1ba50;  1 drivers
v000001e1f69215e0_0 .net *"_ivl_2", 0 0, L_000001e1f6a1b5f0;  1 drivers
v000001e1f6920a00_0 .net *"_ivl_4", 0 0, L_000001e1f6a1b970;  1 drivers
v000001e1f6921cc0_0 .net *"_ivl_6", 0 0, L_000001e1f6a1b200;  1 drivers
v000001e1f6921ea0_0 .net *"_ivl_8", 0 0, L_000001e1f6a1b6d0;  1 drivers
S_000001e1f690b600 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001e1f6909850;
 .timescale -9 -12;
P_000001e1f674cba0 .param/l "i" 0 5 28, +C4<010>;
S_000001e1f6908400 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f690b600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a1ae80 .functor NOT 1, L_000001e1f6a3a470, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1b9e0 .functor AND 1, L_000001e1f6a1ae80, L_000001e1f6a39cf0, C4<1>, C4<1>;
L_000001e1f6a1b430 .functor NOT 1, L_000001e1f6a3a470, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1a9b0 .functor AND 1, L_000001e1f6a1b430, L_000001e1f6a3a790, C4<1>, C4<1>;
L_000001e1f6a1b740 .functor OR 1, L_000001e1f6a1b9e0, L_000001e1f6a1a9b0, C4<0>, C4<0>;
L_000001e1f6a1b580 .functor AND 1, L_000001e1f6a39cf0, L_000001e1f6a3a790, C4<1>, C4<1>;
L_000001e1f6a1bac0 .functor OR 1, L_000001e1f6a1b740, L_000001e1f6a1b580, C4<0>, C4<0>;
L_000001e1f6a1a240 .functor XOR 1, L_000001e1f6a3a470, L_000001e1f6a39cf0, C4<0>, C4<0>;
L_000001e1f6a1bc10 .functor XOR 1, L_000001e1f6a1a240, L_000001e1f6a3a790, C4<0>, C4<0>;
v000001e1f6921720_0 .net "Debe", 0 0, L_000001e1f6a1bac0;  1 drivers
v000001e1f6922580_0 .net "Din", 0 0, L_000001e1f6a3a790;  1 drivers
v000001e1f6922120_0 .net "Dout", 0 0, L_000001e1f6a1bc10;  1 drivers
v000001e1f6921860_0 .net "Ri", 0 0, L_000001e1f6a39cf0;  1 drivers
v000001e1f6922ee0_0 .net "Si", 0 0, L_000001e1f6a3a470;  1 drivers
v000001e1f69223a0_0 .net *"_ivl_0", 0 0, L_000001e1f6a1ae80;  1 drivers
v000001e1f6921e00_0 .net *"_ivl_10", 0 0, L_000001e1f6a1b580;  1 drivers
v000001e1f69208c0_0 .net *"_ivl_14", 0 0, L_000001e1f6a1a240;  1 drivers
v000001e1f69226c0_0 .net *"_ivl_2", 0 0, L_000001e1f6a1b9e0;  1 drivers
v000001e1f69221c0_0 .net *"_ivl_4", 0 0, L_000001e1f6a1b430;  1 drivers
v000001e1f6922760_0 .net *"_ivl_6", 0 0, L_000001e1f6a1a9b0;  1 drivers
v000001e1f6922e40_0 .net *"_ivl_8", 0 0, L_000001e1f6a1b740;  1 drivers
S_000001e1f690b920 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001e1f6909850;
 .timescale -9 -12;
P_000001e1f674c4a0 .param/l "i" 0 5 28, +C4<011>;
S_000001e1f6908590 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f690b920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a1bc80 .functor NOT 1, L_000001e1f6a39d90, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1aa20 .functor AND 1, L_000001e1f6a1bc80, L_000001e1f6a3b730, C4<1>, C4<1>;
L_000001e1f6a1a1d0 .functor NOT 1, L_000001e1f6a39d90, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1aef0 .functor AND 1, L_000001e1f6a1a1d0, L_000001e1f6a3bb90, C4<1>, C4<1>;
L_000001e1f6a1b120 .functor OR 1, L_000001e1f6a1aa20, L_000001e1f6a1aef0, C4<0>, C4<0>;
L_000001e1f6a1a2b0 .functor AND 1, L_000001e1f6a3b730, L_000001e1f6a3bb90, C4<1>, C4<1>;
L_000001e1f6a1a390 .functor OR 1, L_000001e1f6a1b120, L_000001e1f6a1a2b0, C4<0>, C4<0>;
L_000001e1f6a1a400 .functor XOR 1, L_000001e1f6a39d90, L_000001e1f6a3b730, C4<0>, C4<0>;
L_000001e1f6a1a470 .functor XOR 1, L_000001e1f6a1a400, L_000001e1f6a3bb90, C4<0>, C4<0>;
v000001e1f6922260_0 .net "Debe", 0 0, L_000001e1f6a1a390;  1 drivers
v000001e1f6921c20_0 .net "Din", 0 0, L_000001e1f6a3bb90;  1 drivers
v000001e1f6920b40_0 .net "Dout", 0 0, L_000001e1f6a1a470;  1 drivers
v000001e1f6920960_0 .net "Ri", 0 0, L_000001e1f6a3b730;  1 drivers
v000001e1f6920aa0_0 .net "Si", 0 0, L_000001e1f6a39d90;  1 drivers
v000001e1f69217c0_0 .net *"_ivl_0", 0 0, L_000001e1f6a1bc80;  1 drivers
v000001e1f6921a40_0 .net *"_ivl_10", 0 0, L_000001e1f6a1a2b0;  1 drivers
v000001e1f6921900_0 .net *"_ivl_14", 0 0, L_000001e1f6a1a400;  1 drivers
v000001e1f6922940_0 .net *"_ivl_2", 0 0, L_000001e1f6a1aa20;  1 drivers
v000001e1f69224e0_0 .net *"_ivl_4", 0 0, L_000001e1f6a1a1d0;  1 drivers
v000001e1f6921d60_0 .net *"_ivl_6", 0 0, L_000001e1f6a1aef0;  1 drivers
v000001e1f6921680_0 .net *"_ivl_8", 0 0, L_000001e1f6a1b120;  1 drivers
S_000001e1f693e070 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001e1f6909850;
 .timescale -9 -12;
P_000001e1f674c7a0 .param/l "i" 0 5 28, +C4<0100>;
S_000001e1f6942080 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f693e070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a1afd0 .functor NOT 1, L_000001e1f6a3baf0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1a5c0 .functor AND 1, L_000001e1f6a1afd0, L_000001e1f6a3b050, C4<1>, C4<1>;
L_000001e1f6a1a630 .functor NOT 1, L_000001e1f6a3baf0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1aa90 .functor AND 1, L_000001e1f6a1a630, L_000001e1f6a3b2d0, C4<1>, C4<1>;
L_000001e1f6a1ab00 .functor OR 1, L_000001e1f6a1a5c0, L_000001e1f6a1aa90, C4<0>, C4<0>;
L_000001e1f6a1a6a0 .functor AND 1, L_000001e1f6a3b050, L_000001e1f6a3b2d0, C4<1>, C4<1>;
L_000001e1f6a1a710 .functor OR 1, L_000001e1f6a1ab00, L_000001e1f6a1a6a0, C4<0>, C4<0>;
L_000001e1f6a1ab70 .functor XOR 1, L_000001e1f6a3baf0, L_000001e1f6a3b050, C4<0>, C4<0>;
L_000001e1f6a1b040 .functor XOR 1, L_000001e1f6a1ab70, L_000001e1f6a3b2d0, C4<0>, C4<0>;
v000001e1f69212c0_0 .net "Debe", 0 0, L_000001e1f6a1a710;  1 drivers
v000001e1f6922bc0_0 .net "Din", 0 0, L_000001e1f6a3b2d0;  1 drivers
v000001e1f6922800_0 .net "Dout", 0 0, L_000001e1f6a1b040;  1 drivers
v000001e1f6921f40_0 .net "Ri", 0 0, L_000001e1f6a3b050;  1 drivers
v000001e1f6921fe0_0 .net "Si", 0 0, L_000001e1f6a3baf0;  1 drivers
v000001e1f6921360_0 .net *"_ivl_0", 0 0, L_000001e1f6a1afd0;  1 drivers
v000001e1f69228a0_0 .net *"_ivl_10", 0 0, L_000001e1f6a1a6a0;  1 drivers
v000001e1f6922620_0 .net *"_ivl_14", 0 0, L_000001e1f6a1ab70;  1 drivers
v000001e1f69229e0_0 .net *"_ivl_2", 0 0, L_000001e1f6a1a5c0;  1 drivers
v000001e1f6920be0_0 .net *"_ivl_4", 0 0, L_000001e1f6a1a630;  1 drivers
v000001e1f6922c60_0 .net *"_ivl_6", 0 0, L_000001e1f6a1aa90;  1 drivers
v000001e1f6920f00_0 .net *"_ivl_8", 0 0, L_000001e1f6a1ab00;  1 drivers
S_000001e1f693e520 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_000001e1f6909850;
 .timescale -9 -12;
P_000001e1f674cd20 .param/l "i" 0 5 28, +C4<0101>;
S_000001e1f693ecf0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f693e520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a1abe0 .functor NOT 1, L_000001e1f6a3be10, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1a550 .functor AND 1, L_000001e1f6a1abe0, L_000001e1f6a3a650, C4<1>, C4<1>;
L_000001e1f6a1b190 .functor NOT 1, L_000001e1f6a3be10, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1d420 .functor AND 1, L_000001e1f6a1b190, L_000001e1f6a3beb0, C4<1>, C4<1>;
L_000001e1f6a1cee0 .functor OR 1, L_000001e1f6a1a550, L_000001e1f6a1d420, C4<0>, C4<0>;
L_000001e1f6a1d490 .functor AND 1, L_000001e1f6a3a650, L_000001e1f6a3beb0, C4<1>, C4<1>;
L_000001e1f6a1d5e0 .functor OR 1, L_000001e1f6a1cee0, L_000001e1f6a1d490, C4<0>, C4<0>;
L_000001e1f6a1d500 .functor XOR 1, L_000001e1f6a3be10, L_000001e1f6a3a650, C4<0>, C4<0>;
L_000001e1f6a1d650 .functor XOR 1, L_000001e1f6a1d500, L_000001e1f6a3beb0, C4<0>, C4<0>;
v000001e1f6920d20_0 .net "Debe", 0 0, L_000001e1f6a1d5e0;  1 drivers
v000001e1f6921180_0 .net "Din", 0 0, L_000001e1f6a3beb0;  1 drivers
v000001e1f6920fa0_0 .net "Dout", 0 0, L_000001e1f6a1d650;  1 drivers
v000001e1f6922f80_0 .net "Ri", 0 0, L_000001e1f6a3a650;  1 drivers
v000001e1f69219a0_0 .net "Si", 0 0, L_000001e1f6a3be10;  1 drivers
v000001e1f6921400_0 .net *"_ivl_0", 0 0, L_000001e1f6a1abe0;  1 drivers
v000001e1f6922a80_0 .net *"_ivl_10", 0 0, L_000001e1f6a1d490;  1 drivers
v000001e1f69214a0_0 .net *"_ivl_14", 0 0, L_000001e1f6a1d500;  1 drivers
v000001e1f6922d00_0 .net *"_ivl_2", 0 0, L_000001e1f6a1a550;  1 drivers
v000001e1f6921540_0 .net *"_ivl_4", 0 0, L_000001e1f6a1b190;  1 drivers
v000001e1f6921ae0_0 .net *"_ivl_6", 0 0, L_000001e1f6a1d420;  1 drivers
v000001e1f6922b20_0 .net *"_ivl_8", 0 0, L_000001e1f6a1cee0;  1 drivers
S_000001e1f6940f50 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_000001e1f6909850;
 .timescale -9 -12;
P_000001e1f674cbe0 .param/l "i" 0 5 28, +C4<0110>;
S_000001e1f693fe20 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f6940f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a1c930 .functor NOT 1, L_000001e1f6a3a510, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1beb0 .functor AND 1, L_000001e1f6a1c930, L_000001e1f6a3b410, C4<1>, C4<1>;
L_000001e1f6a1d1f0 .functor NOT 1, L_000001e1f6a3a510, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1d570 .functor AND 1, L_000001e1f6a1d1f0, L_000001e1f6a3ad30, C4<1>, C4<1>;
L_000001e1f6a1c9a0 .functor OR 1, L_000001e1f6a1beb0, L_000001e1f6a1d570, C4<0>, C4<0>;
L_000001e1f6a1d2d0 .functor AND 1, L_000001e1f6a3b410, L_000001e1f6a3ad30, C4<1>, C4<1>;
L_000001e1f6a1c070 .functor OR 1, L_000001e1f6a1c9a0, L_000001e1f6a1d2d0, C4<0>, C4<0>;
L_000001e1f6a1d180 .functor XOR 1, L_000001e1f6a3a510, L_000001e1f6a3b410, C4<0>, C4<0>;
L_000001e1f6a1bcf0 .functor XOR 1, L_000001e1f6a1d180, L_000001e1f6a3ad30, C4<0>, C4<0>;
v000001e1f6922300_0 .net "Debe", 0 0, L_000001e1f6a1c070;  1 drivers
v000001e1f6922da0_0 .net "Din", 0 0, L_000001e1f6a3ad30;  1 drivers
v000001e1f6923020_0 .net "Dout", 0 0, L_000001e1f6a1bcf0;  1 drivers
v000001e1f6920c80_0 .net "Ri", 0 0, L_000001e1f6a3b410;  1 drivers
v000001e1f6920dc0_0 .net "Si", 0 0, L_000001e1f6a3a510;  1 drivers
v000001e1f6920e60_0 .net *"_ivl_0", 0 0, L_000001e1f6a1c930;  1 drivers
v000001e1f6922080_0 .net *"_ivl_10", 0 0, L_000001e1f6a1d2d0;  1 drivers
v000001e1f69210e0_0 .net *"_ivl_14", 0 0, L_000001e1f6a1d180;  1 drivers
v000001e1f6921220_0 .net *"_ivl_2", 0 0, L_000001e1f6a1beb0;  1 drivers
v000001e1f6921b80_0 .net *"_ivl_4", 0 0, L_000001e1f6a1d1f0;  1 drivers
v000001e1f6923660_0 .net *"_ivl_6", 0 0, L_000001e1f6a1d570;  1 drivers
v000001e1f69249c0_0 .net *"_ivl_8", 0 0, L_000001e1f6a1c9a0;  1 drivers
S_000001e1f693f4c0 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_000001e1f6909850;
 .timescale -9 -12;
P_000001e1f674c3e0 .param/l "i" 0 5 28, +C4<0111>;
S_000001e1f6941bd0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f693f4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a1c4d0 .functor NOT 1, L_000001e1f6a3ac90, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1ca10 .functor AND 1, L_000001e1f6a1c4d0, L_000001e1f6a39930, C4<1>, C4<1>;
L_000001e1f6a1bdd0 .functor NOT 1, L_000001e1f6a3ac90, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1c310 .functor AND 1, L_000001e1f6a1bdd0, L_000001e1f6a39a70, C4<1>, C4<1>;
L_000001e1f6a1d6c0 .functor OR 1, L_000001e1f6a1ca10, L_000001e1f6a1c310, C4<0>, C4<0>;
L_000001e1f6a1d7a0 .functor AND 1, L_000001e1f6a39930, L_000001e1f6a39a70, C4<1>, C4<1>;
L_000001e1f6a1cf50 .functor OR 1, L_000001e1f6a1d6c0, L_000001e1f6a1d7a0, C4<0>, C4<0>;
L_000001e1f6a1c3f0 .functor XOR 1, L_000001e1f6a3ac90, L_000001e1f6a39930, C4<0>, C4<0>;
L_000001e1f6a1cb60 .functor XOR 1, L_000001e1f6a1c3f0, L_000001e1f6a39a70, C4<0>, C4<0>;
v000001e1f6923200_0 .net "Debe", 0 0, L_000001e1f6a1cf50;  1 drivers
v000001e1f6924240_0 .net "Din", 0 0, L_000001e1f6a39a70;  1 drivers
v000001e1f6923fc0_0 .net "Dout", 0 0, L_000001e1f6a1cb60;  1 drivers
v000001e1f6924c40_0 .net "Ri", 0 0, L_000001e1f6a39930;  1 drivers
v000001e1f6924ce0_0 .net "Si", 0 0, L_000001e1f6a3ac90;  1 drivers
v000001e1f6924d80_0 .net *"_ivl_0", 0 0, L_000001e1f6a1c4d0;  1 drivers
v000001e1f6924920_0 .net *"_ivl_10", 0 0, L_000001e1f6a1d7a0;  1 drivers
v000001e1f6924e20_0 .net *"_ivl_14", 0 0, L_000001e1f6a1c3f0;  1 drivers
v000001e1f6923840_0 .net *"_ivl_2", 0 0, L_000001e1f6a1ca10;  1 drivers
v000001e1f6923480_0 .net *"_ivl_4", 0 0, L_000001e1f6a1bdd0;  1 drivers
v000001e1f69232a0_0 .net *"_ivl_6", 0 0, L_000001e1f6a1c310;  1 drivers
v000001e1f69244c0_0 .net *"_ivl_8", 0 0, L_000001e1f6a1d6c0;  1 drivers
S_000001e1f693fb00 .scope module, "subsito2" "RestaExp_sum" 5 234, 5 19 0, S_000001e1f68d0670;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_000001e1f68d3780 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_000001e1f68d37b8 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_000001e1f68d37f0 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v000001e1f6927940_0 .net "Debe", 8 0, L_000001e1f6a3ab50;  1 drivers
v000001e1f6926cc0_0 .net "F", 7 0, L_000001e1f6a3ae70;  alias, 1 drivers
v000001e1f6927a80_0 .net "R", 7 0, L_000001e1f6a380d0;  alias, 1 drivers
v000001e1f6926d60_0 .net "S", 7 0, L_000001e1f6a37db0;  alias, 1 drivers
L_000001e1f699b198 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f6927ee0_0 .net/2u *"_ivl_60", 0 0, L_000001e1f699b198;  1 drivers
L_000001e1f6a39c50 .part L_000001e1f6a37db0, 0, 1;
L_000001e1f6a39e30 .part L_000001e1f6a380d0, 0, 1;
L_000001e1f6a3abf0 .part L_000001e1f6a3ab50, 0, 1;
L_000001e1f6a3a5b0 .part L_000001e1f6a37db0, 1, 1;
L_000001e1f6a3bf50 .part L_000001e1f6a380d0, 1, 1;
L_000001e1f6a3b4b0 .part L_000001e1f6a3ab50, 1, 1;
L_000001e1f6a3bff0 .part L_000001e1f6a37db0, 2, 1;
L_000001e1f6a3b550 .part L_000001e1f6a380d0, 2, 1;
L_000001e1f6a3b690 .part L_000001e1f6a3ab50, 2, 1;
L_000001e1f6a3b9b0 .part L_000001e1f6a37db0, 3, 1;
L_000001e1f6a3b7d0 .part L_000001e1f6a380d0, 3, 1;
L_000001e1f6a3a0b0 .part L_000001e1f6a3ab50, 3, 1;
L_000001e1f6a3b870 .part L_000001e1f6a37db0, 4, 1;
L_000001e1f6a3b910 .part L_000001e1f6a380d0, 4, 1;
L_000001e1f6a3bc30 .part L_000001e1f6a3ab50, 4, 1;
L_000001e1f6a39ed0 .part L_000001e1f6a37db0, 5, 1;
L_000001e1f6a39f70 .part L_000001e1f6a380d0, 5, 1;
L_000001e1f6a3add0 .part L_000001e1f6a3ab50, 5, 1;
L_000001e1f6a3a8d0 .part L_000001e1f6a37db0, 6, 1;
L_000001e1f6a3c090 .part L_000001e1f6a380d0, 6, 1;
L_000001e1f6a3a6f0 .part L_000001e1f6a3ab50, 6, 1;
L_000001e1f6a399d0 .part L_000001e1f6a37db0, 7, 1;
L_000001e1f6a39b10 .part L_000001e1f6a380d0, 7, 1;
L_000001e1f6a39bb0 .part L_000001e1f6a3ab50, 7, 1;
LS_000001e1f6a3ae70_0_0 .concat8 [ 1 1 1 1], L_000001e1f6a1cd20, L_000001e1f6a1d260, L_000001e1f6a1caf0, L_000001e1f6a1c700;
LS_000001e1f6a3ae70_0_4 .concat8 [ 1 1 1 1], L_000001e1f6a5a150, L_000001e1f6a5aaf0, L_000001e1f6a5a690, L_000001e1f6a59c10;
L_000001e1f6a3ae70 .concat8 [ 4 4 0 0], LS_000001e1f6a3ae70_0_0, LS_000001e1f6a3ae70_0_4;
LS_000001e1f6a3ab50_0_0 .concat8 [ 1 1 1 1], L_000001e1f699b198, L_000001e1f6a1c8c0, L_000001e1f6a1ccb0, L_000001e1f6a1bf90;
LS_000001e1f6a3ab50_0_4 .concat8 [ 1 1 1 1], L_000001e1f6a1c620, L_000001e1f6a5a9a0, L_000001e1f6a5a620, L_000001e1f6a5a770;
LS_000001e1f6a3ab50_0_8 .concat8 [ 1 0 0 0], L_000001e1f6a5abd0;
L_000001e1f6a3ab50 .concat8 [ 4 4 1 0], LS_000001e1f6a3ab50_0_0, LS_000001e1f6a3ab50_0_4, LS_000001e1f6a3ab50_0_8;
S_000001e1f693fc90 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001e1f693fb00;
 .timescale -9 -12;
P_000001e1f674cc20 .param/l "i" 0 5 28, +C4<00>;
S_000001e1f6941270 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f693fc90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a1d730 .functor NOT 1, L_000001e1f6a39c50, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1cc40 .functor AND 1, L_000001e1f6a1d730, L_000001e1f6a39e30, C4<1>, C4<1>;
L_000001e1f6a1c0e0 .functor NOT 1, L_000001e1f6a39c50, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1d030 .functor AND 1, L_000001e1f6a1c0e0, L_000001e1f6a3abf0, C4<1>, C4<1>;
L_000001e1f6a1d0a0 .functor OR 1, L_000001e1f6a1cc40, L_000001e1f6a1d030, C4<0>, C4<0>;
L_000001e1f6a1c380 .functor AND 1, L_000001e1f6a39e30, L_000001e1f6a3abf0, C4<1>, C4<1>;
L_000001e1f6a1c8c0 .functor OR 1, L_000001e1f6a1d0a0, L_000001e1f6a1c380, C4<0>, C4<0>;
L_000001e1f6a1d810 .functor XOR 1, L_000001e1f6a39c50, L_000001e1f6a39e30, C4<0>, C4<0>;
L_000001e1f6a1cd20 .functor XOR 1, L_000001e1f6a1d810, L_000001e1f6a3abf0, C4<0>, C4<0>;
v000001e1f6925460_0 .net "Debe", 0 0, L_000001e1f6a1c8c0;  1 drivers
v000001e1f6925500_0 .net "Din", 0 0, L_000001e1f6a3abf0;  1 drivers
v000001e1f69246a0_0 .net "Dout", 0 0, L_000001e1f6a1cd20;  1 drivers
v000001e1f6925780_0 .net "Ri", 0 0, L_000001e1f6a39e30;  1 drivers
v000001e1f6923700_0 .net "Si", 0 0, L_000001e1f6a39c50;  1 drivers
v000001e1f69255a0_0 .net *"_ivl_0", 0 0, L_000001e1f6a1d730;  1 drivers
v000001e1f6924ba0_0 .net *"_ivl_10", 0 0, L_000001e1f6a1c380;  1 drivers
v000001e1f69256e0_0 .net *"_ivl_14", 0 0, L_000001e1f6a1d810;  1 drivers
v000001e1f6924f60_0 .net *"_ivl_2", 0 0, L_000001e1f6a1cc40;  1 drivers
v000001e1f6923a20_0 .net *"_ivl_4", 0 0, L_000001e1f6a1c0e0;  1 drivers
v000001e1f69241a0_0 .net *"_ivl_6", 0 0, L_000001e1f6a1d030;  1 drivers
v000001e1f6923340_0 .net *"_ivl_8", 0 0, L_000001e1f6a1d0a0;  1 drivers
S_000001e1f6941ef0 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001e1f693fb00;
 .timescale -9 -12;
P_000001e1f674c320 .param/l "i" 0 5 28, +C4<01>;
S_000001e1f693ffb0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f6941ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a1ce00 .functor NOT 1, L_000001e1f6a3a5b0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1c2a0 .functor AND 1, L_000001e1f6a1ce00, L_000001e1f6a3bf50, C4<1>, C4<1>;
L_000001e1f6a1ca80 .functor NOT 1, L_000001e1f6a3a5b0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1cbd0 .functor AND 1, L_000001e1f6a1ca80, L_000001e1f6a3b4b0, C4<1>, C4<1>;
L_000001e1f6a1d880 .functor OR 1, L_000001e1f6a1c2a0, L_000001e1f6a1cbd0, C4<0>, C4<0>;
L_000001e1f6a1d340 .functor AND 1, L_000001e1f6a3bf50, L_000001e1f6a3b4b0, C4<1>, C4<1>;
L_000001e1f6a1ccb0 .functor OR 1, L_000001e1f6a1d880, L_000001e1f6a1d340, C4<0>, C4<0>;
L_000001e1f6a1d110 .functor XOR 1, L_000001e1f6a3a5b0, L_000001e1f6a3bf50, C4<0>, C4<0>;
L_000001e1f6a1d260 .functor XOR 1, L_000001e1f6a1d110, L_000001e1f6a3b4b0, C4<0>, C4<0>;
v000001e1f69247e0_0 .net "Debe", 0 0, L_000001e1f6a1ccb0;  1 drivers
v000001e1f6925000_0 .net "Din", 0 0, L_000001e1f6a3b4b0;  1 drivers
v000001e1f6923520_0 .net "Dout", 0 0, L_000001e1f6a1d260;  1 drivers
v000001e1f6925640_0 .net "Ri", 0 0, L_000001e1f6a3bf50;  1 drivers
v000001e1f6924420_0 .net "Si", 0 0, L_000001e1f6a3a5b0;  1 drivers
v000001e1f69233e0_0 .net *"_ivl_0", 0 0, L_000001e1f6a1ce00;  1 drivers
v000001e1f69230c0_0 .net *"_ivl_10", 0 0, L_000001e1f6a1d340;  1 drivers
v000001e1f6925820_0 .net *"_ivl_14", 0 0, L_000001e1f6a1d110;  1 drivers
v000001e1f69237a0_0 .net *"_ivl_2", 0 0, L_000001e1f6a1c2a0;  1 drivers
v000001e1f6924600_0 .net *"_ivl_4", 0 0, L_000001e1f6a1ca80;  1 drivers
v000001e1f6923160_0 .net *"_ivl_6", 0 0, L_000001e1f6a1cbd0;  1 drivers
v000001e1f69235c0_0 .net *"_ivl_8", 0 0, L_000001e1f6a1d880;  1 drivers
S_000001e1f693e390 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001e1f693fb00;
 .timescale -9 -12;
P_000001e1f674cc60 .param/l "i" 0 5 28, +C4<010>;
S_000001e1f693ee80 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f693e390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a1c460 .functor NOT 1, L_000001e1f6a3bff0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1d3b0 .functor AND 1, L_000001e1f6a1c460, L_000001e1f6a3b550, C4<1>, C4<1>;
L_000001e1f6a1bd60 .functor NOT 1, L_000001e1f6a3bff0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1be40 .functor AND 1, L_000001e1f6a1bd60, L_000001e1f6a3b690, C4<1>, C4<1>;
L_000001e1f6a1cd90 .functor OR 1, L_000001e1f6a1d3b0, L_000001e1f6a1be40, C4<0>, C4<0>;
L_000001e1f6a1ce70 .functor AND 1, L_000001e1f6a3b550, L_000001e1f6a3b690, C4<1>, C4<1>;
L_000001e1f6a1bf90 .functor OR 1, L_000001e1f6a1cd90, L_000001e1f6a1ce70, C4<0>, C4<0>;
L_000001e1f6a1c540 .functor XOR 1, L_000001e1f6a3bff0, L_000001e1f6a3b550, C4<0>, C4<0>;
L_000001e1f6a1caf0 .functor XOR 1, L_000001e1f6a1c540, L_000001e1f6a3b690, C4<0>, C4<0>;
v000001e1f6924060_0 .net "Debe", 0 0, L_000001e1f6a1bf90;  1 drivers
v000001e1f6923b60_0 .net "Din", 0 0, L_000001e1f6a3b690;  1 drivers
v000001e1f69250a0_0 .net "Dout", 0 0, L_000001e1f6a1caf0;  1 drivers
v000001e1f6923ac0_0 .net "Ri", 0 0, L_000001e1f6a3b550;  1 drivers
v000001e1f69238e0_0 .net "Si", 0 0, L_000001e1f6a3bff0;  1 drivers
v000001e1f6924740_0 .net *"_ivl_0", 0 0, L_000001e1f6a1c460;  1 drivers
v000001e1f6923c00_0 .net *"_ivl_10", 0 0, L_000001e1f6a1ce70;  1 drivers
v000001e1f6924560_0 .net *"_ivl_14", 0 0, L_000001e1f6a1c540;  1 drivers
v000001e1f6923ca0_0 .net *"_ivl_2", 0 0, L_000001e1f6a1d3b0;  1 drivers
v000001e1f6923980_0 .net *"_ivl_4", 0 0, L_000001e1f6a1bd60;  1 drivers
v000001e1f6923d40_0 .net *"_ivl_6", 0 0, L_000001e1f6a1be40;  1 drivers
v000001e1f6924880_0 .net *"_ivl_8", 0 0, L_000001e1f6a1cd90;  1 drivers
S_000001e1f6940460 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001e1f693fb00;
 .timescale -9 -12;
P_000001e1f674cd60 .param/l "i" 0 5 28, +C4<011>;
S_000001e1f6941400 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f6940460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a1c7e0 .functor NOT 1, L_000001e1f6a3b9b0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1bf20 .functor AND 1, L_000001e1f6a1c7e0, L_000001e1f6a3b7d0, C4<1>, C4<1>;
L_000001e1f6a1c690 .functor NOT 1, L_000001e1f6a3b9b0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1cfc0 .functor AND 1, L_000001e1f6a1c690, L_000001e1f6a3a0b0, C4<1>, C4<1>;
L_000001e1f6a1c000 .functor OR 1, L_000001e1f6a1bf20, L_000001e1f6a1cfc0, C4<0>, C4<0>;
L_000001e1f6a1c5b0 .functor AND 1, L_000001e1f6a3b7d0, L_000001e1f6a3a0b0, C4<1>, C4<1>;
L_000001e1f6a1c620 .functor OR 1, L_000001e1f6a1c000, L_000001e1f6a1c5b0, C4<0>, C4<0>;
L_000001e1f6a1c150 .functor XOR 1, L_000001e1f6a3b9b0, L_000001e1f6a3b7d0, C4<0>, C4<0>;
L_000001e1f6a1c700 .functor XOR 1, L_000001e1f6a1c150, L_000001e1f6a3a0b0, C4<0>, C4<0>;
v000001e1f6925140_0 .net "Debe", 0 0, L_000001e1f6a1c620;  1 drivers
v000001e1f6924b00_0 .net "Din", 0 0, L_000001e1f6a3a0b0;  1 drivers
v000001e1f69251e0_0 .net "Dout", 0 0, L_000001e1f6a1c700;  1 drivers
v000001e1f6925280_0 .net "Ri", 0 0, L_000001e1f6a3b7d0;  1 drivers
v000001e1f6924100_0 .net "Si", 0 0, L_000001e1f6a3b9b0;  1 drivers
v000001e1f6925320_0 .net *"_ivl_0", 0 0, L_000001e1f6a1c7e0;  1 drivers
v000001e1f69253c0_0 .net *"_ivl_10", 0 0, L_000001e1f6a1c5b0;  1 drivers
v000001e1f6923de0_0 .net *"_ivl_14", 0 0, L_000001e1f6a1c150;  1 drivers
v000001e1f6923f20_0 .net *"_ivl_2", 0 0, L_000001e1f6a1bf20;  1 drivers
v000001e1f6925c80_0 .net *"_ivl_4", 0 0, L_000001e1f6a1c690;  1 drivers
v000001e1f6927440_0 .net *"_ivl_6", 0 0, L_000001e1f6a1cfc0;  1 drivers
v000001e1f69276c0_0 .net *"_ivl_8", 0 0, L_000001e1f6a1c000;  1 drivers
S_000001e1f693f010 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001e1f693fb00;
 .timescale -9 -12;
P_000001e1f674cde0 .param/l "i" 0 5 28, +C4<0100>;
S_000001e1f693e6b0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f693f010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a1c230 .functor NOT 1, L_000001e1f6a3b870, C4<0>, C4<0>, C4<0>;
L_000001e1f6a1c770 .functor AND 1, L_000001e1f6a1c230, L_000001e1f6a3b910, C4<1>, C4<1>;
L_000001e1f6a1c850 .functor NOT 1, L_000001e1f6a3b870, C4<0>, C4<0>, C4<0>;
L_000001e1f6a5b570 .functor AND 1, L_000001e1f6a1c850, L_000001e1f6a3bc30, C4<1>, C4<1>;
L_000001e1f6a5a3f0 .functor OR 1, L_000001e1f6a1c770, L_000001e1f6a5b570, C4<0>, C4<0>;
L_000001e1f6a5a7e0 .functor AND 1, L_000001e1f6a3b910, L_000001e1f6a3bc30, C4<1>, C4<1>;
L_000001e1f6a5a9a0 .functor OR 1, L_000001e1f6a5a3f0, L_000001e1f6a5a7e0, C4<0>, C4<0>;
L_000001e1f6a5aa10 .functor XOR 1, L_000001e1f6a3b870, L_000001e1f6a3b910, C4<0>, C4<0>;
L_000001e1f6a5a150 .functor XOR 1, L_000001e1f6a5aa10, L_000001e1f6a3bc30, C4<0>, C4<0>;
v000001e1f6926fe0_0 .net "Debe", 0 0, L_000001e1f6a5a9a0;  1 drivers
v000001e1f6927260_0 .net "Din", 0 0, L_000001e1f6a3bc30;  1 drivers
v000001e1f6927120_0 .net "Dout", 0 0, L_000001e1f6a5a150;  1 drivers
v000001e1f6928020_0 .net "Ri", 0 0, L_000001e1f6a3b910;  1 drivers
v000001e1f6926040_0 .net "Si", 0 0, L_000001e1f6a3b870;  1 drivers
v000001e1f69265e0_0 .net *"_ivl_0", 0 0, L_000001e1f6a1c230;  1 drivers
v000001e1f69260e0_0 .net *"_ivl_10", 0 0, L_000001e1f6a5a7e0;  1 drivers
v000001e1f69271c0_0 .net *"_ivl_14", 0 0, L_000001e1f6a5aa10;  1 drivers
v000001e1f69279e0_0 .net *"_ivl_2", 0 0, L_000001e1f6a1c770;  1 drivers
v000001e1f6927da0_0 .net *"_ivl_4", 0 0, L_000001e1f6a1c850;  1 drivers
v000001e1f6926a40_0 .net *"_ivl_6", 0 0, L_000001e1f6a5b570;  1 drivers
v000001e1f69278a0_0 .net *"_ivl_8", 0 0, L_000001e1f6a5a3f0;  1 drivers
S_000001e1f693f7e0 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_000001e1f693fb00;
 .timescale -9 -12;
P_000001e1f674ce20 .param/l "i" 0 5 28, +C4<0101>;
S_000001e1f69410e0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f693f7e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a5b420 .functor NOT 1, L_000001e1f6a39ed0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a5aa80 .functor AND 1, L_000001e1f6a5b420, L_000001e1f6a39f70, C4<1>, C4<1>;
L_000001e1f6a59e40 .functor NOT 1, L_000001e1f6a39ed0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a5ad90 .functor AND 1, L_000001e1f6a59e40, L_000001e1f6a3add0, C4<1>, C4<1>;
L_000001e1f6a5ae00 .functor OR 1, L_000001e1f6a5aa80, L_000001e1f6a5ad90, C4<0>, C4<0>;
L_000001e1f6a5a070 .functor AND 1, L_000001e1f6a39f70, L_000001e1f6a3add0, C4<1>, C4<1>;
L_000001e1f6a5a620 .functor OR 1, L_000001e1f6a5ae00, L_000001e1f6a5a070, C4<0>, C4<0>;
L_000001e1f6a5b180 .functor XOR 1, L_000001e1f6a39ed0, L_000001e1f6a39f70, C4<0>, C4<0>;
L_000001e1f6a5aaf0 .functor XOR 1, L_000001e1f6a5b180, L_000001e1f6a3add0, C4<0>, C4<0>;
v000001e1f69264a0_0 .net "Debe", 0 0, L_000001e1f6a5a620;  1 drivers
v000001e1f6927300_0 .net "Din", 0 0, L_000001e1f6a3add0;  1 drivers
v000001e1f69269a0_0 .net "Dout", 0 0, L_000001e1f6a5aaf0;  1 drivers
v000001e1f6927bc0_0 .net "Ri", 0 0, L_000001e1f6a39f70;  1 drivers
v000001e1f6925960_0 .net "Si", 0 0, L_000001e1f6a39ed0;  1 drivers
v000001e1f6926ae0_0 .net *"_ivl_0", 0 0, L_000001e1f6a5b420;  1 drivers
v000001e1f69273a0_0 .net *"_ivl_10", 0 0, L_000001e1f6a5a070;  1 drivers
v000001e1f6927b20_0 .net *"_ivl_14", 0 0, L_000001e1f6a5b180;  1 drivers
v000001e1f6927e40_0 .net *"_ivl_2", 0 0, L_000001e1f6a5aa80;  1 drivers
v000001e1f6927c60_0 .net *"_ivl_4", 0 0, L_000001e1f6a59e40;  1 drivers
v000001e1f6927760_0 .net *"_ivl_6", 0 0, L_000001e1f6a5ad90;  1 drivers
v000001e1f6926f40_0 .net *"_ivl_8", 0 0, L_000001e1f6a5ae00;  1 drivers
S_000001e1f693e200 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_000001e1f693fb00;
 .timescale -9 -12;
P_000001e1f674c6a0 .param/l "i" 0 5 28, +C4<0110>;
S_000001e1f6940140 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f693e200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a5ac40 .functor NOT 1, L_000001e1f6a3a8d0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a5b5e0 .functor AND 1, L_000001e1f6a5ac40, L_000001e1f6a3c090, C4<1>, C4<1>;
L_000001e1f6a5a5b0 .functor NOT 1, L_000001e1f6a3a8d0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a5afc0 .functor AND 1, L_000001e1f6a5a5b0, L_000001e1f6a3a6f0, C4<1>, C4<1>;
L_000001e1f6a5b110 .functor OR 1, L_000001e1f6a5b5e0, L_000001e1f6a5afc0, C4<0>, C4<0>;
L_000001e1f6a5b340 .functor AND 1, L_000001e1f6a3c090, L_000001e1f6a3a6f0, C4<1>, C4<1>;
L_000001e1f6a5a770 .functor OR 1, L_000001e1f6a5b110, L_000001e1f6a5b340, C4<0>, C4<0>;
L_000001e1f6a59eb0 .functor XOR 1, L_000001e1f6a3a8d0, L_000001e1f6a3c090, C4<0>, C4<0>;
L_000001e1f6a5a690 .functor XOR 1, L_000001e1f6a59eb0, L_000001e1f6a3a6f0, C4<0>, C4<0>;
v000001e1f69258c0_0 .net "Debe", 0 0, L_000001e1f6a5a770;  1 drivers
v000001e1f6926e00_0 .net "Din", 0 0, L_000001e1f6a3a6f0;  1 drivers
v000001e1f6926900_0 .net "Dout", 0 0, L_000001e1f6a5a690;  1 drivers
v000001e1f6925a00_0 .net "Ri", 0 0, L_000001e1f6a3c090;  1 drivers
v000001e1f6927080_0 .net "Si", 0 0, L_000001e1f6a3a8d0;  1 drivers
v000001e1f6926720_0 .net *"_ivl_0", 0 0, L_000001e1f6a5ac40;  1 drivers
v000001e1f6926b80_0 .net *"_ivl_10", 0 0, L_000001e1f6a5b340;  1 drivers
v000001e1f6927d00_0 .net *"_ivl_14", 0 0, L_000001e1f6a59eb0;  1 drivers
v000001e1f6926680_0 .net *"_ivl_2", 0 0, L_000001e1f6a5b5e0;  1 drivers
v000001e1f6925e60_0 .net *"_ivl_4", 0 0, L_000001e1f6a5a5b0;  1 drivers
v000001e1f69274e0_0 .net *"_ivl_6", 0 0, L_000001e1f6a5afc0;  1 drivers
v000001e1f6926360_0 .net *"_ivl_8", 0 0, L_000001e1f6a5b110;  1 drivers
S_000001e1f693f1a0 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_000001e1f693fb00;
 .timescale -9 -12;
P_000001e1f674dca0 .param/l "i" 0 5 28, +C4<0111>;
S_000001e1f693f330 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001e1f693f1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001e1f6a5b490 .functor NOT 1, L_000001e1f6a399d0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a5a700 .functor AND 1, L_000001e1f6a5b490, L_000001e1f6a39b10, C4<1>, C4<1>;
L_000001e1f6a5ab60 .functor NOT 1, L_000001e1f6a399d0, C4<0>, C4<0>, C4<0>;
L_000001e1f6a5acb0 .functor AND 1, L_000001e1f6a5ab60, L_000001e1f6a39bb0, C4<1>, C4<1>;
L_000001e1f6a5a0e0 .functor OR 1, L_000001e1f6a5a700, L_000001e1f6a5acb0, C4<0>, C4<0>;
L_000001e1f6a5a850 .functor AND 1, L_000001e1f6a39b10, L_000001e1f6a39bb0, C4<1>, C4<1>;
L_000001e1f6a5abd0 .functor OR 1, L_000001e1f6a5a0e0, L_000001e1f6a5a850, C4<0>, C4<0>;
L_000001e1f6a5ae70 .functor XOR 1, L_000001e1f6a399d0, L_000001e1f6a39b10, C4<0>, C4<0>;
L_000001e1f6a59c10 .functor XOR 1, L_000001e1f6a5ae70, L_000001e1f6a39bb0, C4<0>, C4<0>;
v000001e1f6927580_0 .net "Debe", 0 0, L_000001e1f6a5abd0;  1 drivers
v000001e1f6926180_0 .net "Din", 0 0, L_000001e1f6a39bb0;  1 drivers
v000001e1f6927620_0 .net "Dout", 0 0, L_000001e1f6a59c10;  1 drivers
v000001e1f6925b40_0 .net "Ri", 0 0, L_000001e1f6a39b10;  1 drivers
v000001e1f6925be0_0 .net "Si", 0 0, L_000001e1f6a399d0;  1 drivers
v000001e1f6925dc0_0 .net *"_ivl_0", 0 0, L_000001e1f6a5b490;  1 drivers
v000001e1f6926c20_0 .net *"_ivl_10", 0 0, L_000001e1f6a5a850;  1 drivers
v000001e1f6927800_0 .net *"_ivl_14", 0 0, L_000001e1f6a5ae70;  1 drivers
v000001e1f6926540_0 .net *"_ivl_2", 0 0, L_000001e1f6a5a700;  1 drivers
v000001e1f6926220_0 .net *"_ivl_4", 0 0, L_000001e1f6a5ab60;  1 drivers
v000001e1f69267c0_0 .net *"_ivl_6", 0 0, L_000001e1f6a5acb0;  1 drivers
v000001e1f69262c0_0 .net *"_ivl_8", 0 0, L_000001e1f6a5a0e0;  1 drivers
S_000001e1f69405f0 .scope module, "inf_det_R" "is_inf_detector" 4 110, 8 68 0, S_000001e1f6803e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "value";
    .port_info 1 /OUTPUT 1 "is_posInf";
    .port_info 2 /OUTPUT 1 "is_negInf";
P_000001e1f68d3db0 .param/l "BS" 0 8 71, +C4<00000000000000000000000000011111>;
P_000001e1f68d3de8 .param/l "EBS" 0 8 70, +C4<00000000000000000000000000000111>;
P_000001e1f68d3e20 .param/l "MBS" 0 8 69, +C4<00000000000000000000000000010110>;
L_000001e1f6a7a300 .functor NOT 1, L_000001e1f6a51350, C4<0>, C4<0>, C4<0>;
L_000001e1f6a797a0 .functor AND 1, L_000001e1f6a7a300, L_000001e1f6a50b30, C4<1>, C4<1>;
L_000001e1f6a79810 .functor AND 1, L_000001e1f6a797a0, L_000001e1f6a51170, C4<1>, C4<1>;
L_000001e1f6a7a4c0 .functor AND 1, L_000001e1f6a51350, L_000001e1f6a50db0, C4<1>, C4<1>;
L_000001e1f6a79340 .functor AND 1, L_000001e1f6a7a4c0, L_000001e1f6a51490, C4<1>, C4<1>;
v000001e1f692cc60_0 .net "Exp", 7 0, L_000001e1f6a506d0;  1 drivers
v000001e1f692c800_0 .net "Man", 22 0, L_000001e1f6a51b70;  1 drivers
v000001e1f692c260_0 .net *"_ivl_10", 0 0, L_000001e1f6a797a0;  1 drivers
v000001e1f692c440_0 .net *"_ivl_13", 0 0, L_000001e1f6a51170;  1 drivers
v000001e1f692ae60_0 .net *"_ivl_17", 0 0, L_000001e1f6a50db0;  1 drivers
v000001e1f692c1c0_0 .net *"_ivl_18", 0 0, L_000001e1f6a7a4c0;  1 drivers
v000001e1f692b540_0 .net *"_ivl_21", 0 0, L_000001e1f6a51490;  1 drivers
v000001e1f692ac80_0 .net *"_ivl_6", 0 0, L_000001e1f6a7a300;  1 drivers
v000001e1f692c580_0 .net *"_ivl_9", 0 0, L_000001e1f6a50b30;  1 drivers
v000001e1f692c760_0 .net "is_negInf", 0 0, L_000001e1f6a79340;  alias, 1 drivers
v000001e1f692b040_0 .net "is_posInf", 0 0, L_000001e1f6a79810;  alias, 1 drivers
v000001e1f692cee0_0 .net "sign", 0 0, L_000001e1f6a51350;  1 drivers
v000001e1f692c620_0 .net "value", 31 0, v000001e1f6932340_0;  alias, 1 drivers
L_000001e1f6a51350 .part v000001e1f6932340_0, 31, 1;
L_000001e1f6a506d0 .part v000001e1f6932340_0, 23, 8;
L_000001e1f6a51b70 .part v000001e1f6932340_0, 0, 23;
L_000001e1f6a50b30 .reduce/and L_000001e1f6a506d0;
L_000001e1f6a51170 .reduce/nor L_000001e1f6a51b70;
L_000001e1f6a50db0 .reduce/and L_000001e1f6a506d0;
L_000001e1f6a51490 .reduce/nor L_000001e1f6a51b70;
S_000001e1f6940dc0 .scope module, "inf_det_S" "is_inf_detector" 4 102, 8 68 0, S_000001e1f6803e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "value";
    .port_info 1 /OUTPUT 1 "is_posInf";
    .port_info 2 /OUTPUT 1 "is_negInf";
P_000001e1f68d3830 .param/l "BS" 0 8 71, +C4<00000000000000000000000000011111>;
P_000001e1f68d3868 .param/l "EBS" 0 8 70, +C4<00000000000000000000000000000111>;
P_000001e1f68d38a0 .param/l "MBS" 0 8 69, +C4<00000000000000000000000000010110>;
L_000001e1f6a79730 .functor NOT 1, L_000001e1f6a50a90, C4<0>, C4<0>, C4<0>;
L_000001e1f6a79d50 .functor AND 1, L_000001e1f6a79730, L_000001e1f6a50d10, C4<1>, C4<1>;
L_000001e1f6a79ff0 .functor AND 1, L_000001e1f6a79d50, L_000001e1f6a51ad0, C4<1>, C4<1>;
L_000001e1f6a79490 .functor AND 1, L_000001e1f6a50a90, L_000001e1f6a50770, C4<1>, C4<1>;
L_000001e1f6a79c70 .functor AND 1, L_000001e1f6a79490, L_000001e1f6a510d0, C4<1>, C4<1>;
v000001e1f692c300_0 .net "Exp", 7 0, L_000001e1f6a50ef0;  1 drivers
v000001e1f692c8a0_0 .net "Man", 22 0, L_000001e1f6a51df0;  1 drivers
v000001e1f692c3a0_0 .net *"_ivl_10", 0 0, L_000001e1f6a79d50;  1 drivers
v000001e1f692cd00_0 .net *"_ivl_13", 0 0, L_000001e1f6a51ad0;  1 drivers
v000001e1f692aaa0_0 .net *"_ivl_17", 0 0, L_000001e1f6a50770;  1 drivers
v000001e1f692bcc0_0 .net *"_ivl_18", 0 0, L_000001e1f6a79490;  1 drivers
v000001e1f692bea0_0 .net *"_ivl_21", 0 0, L_000001e1f6a510d0;  1 drivers
v000001e1f692c940_0 .net *"_ivl_6", 0 0, L_000001e1f6a79730;  1 drivers
v000001e1f692c9e0_0 .net *"_ivl_9", 0 0, L_000001e1f6a50d10;  1 drivers
v000001e1f692cda0_0 .net "is_negInf", 0 0, L_000001e1f6a79c70;  alias, 1 drivers
v000001e1f692c120_0 .net "is_posInf", 0 0, L_000001e1f6a79ff0;  alias, 1 drivers
v000001e1f692bfe0_0 .net "sign", 0 0, L_000001e1f6a50a90;  1 drivers
v000001e1f692bb80_0 .net "value", 31 0, v000001e1f6933920_0;  alias, 1 drivers
L_000001e1f6a50a90 .part v000001e1f6933920_0, 31, 1;
L_000001e1f6a50ef0 .part v000001e1f6933920_0, 23, 8;
L_000001e1f6a51df0 .part v000001e1f6933920_0, 0, 23;
L_000001e1f6a50d10 .reduce/and L_000001e1f6a50ef0;
L_000001e1f6a51ad0 .reduce/nor L_000001e1f6a51df0;
L_000001e1f6a50770 .reduce/and L_000001e1f6a50ef0;
L_000001e1f6a510d0 .reduce/nor L_000001e1f6a51df0;
S_000001e1f6941590 .scope module, "inv_val_1" "is_invalid_val" 4 121, 8 51 0, S_000001e1f6803e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "value";
    .port_info 1 /OUTPUT 1 "InvalidVal";
P_000001e1f68d3f10 .param/l "BS" 0 8 54, +C4<00000000000000000000000000011111>;
P_000001e1f68d3f48 .param/l "EBS" 0 8 53, +C4<00000000000000000000000000000111>;
P_000001e1f68d3f80 .param/l "MBS" 0 8 52, +C4<00000000000000000000000000010110>;
L_000001e1f6a79c00 .functor AND 1, L_000001e1f6a50310, L_000001e1f6a51fd0, C4<1>, C4<1>;
v000001e1f692a960_0 .net "Exp", 7 0, L_000001e1f6a51e90;  1 drivers
v000001e1f692ca80_0 .net "InvalidVal", 0 0, L_000001e1f6a79c00;  alias, 1 drivers
v000001e1f692b720_0 .net "Man", 22 0, L_000001e1f6a51210;  1 drivers
v000001e1f692ba40_0 .net *"_ivl_7", 0 0, L_000001e1f6a50310;  1 drivers
v000001e1f692b400_0 .net *"_ivl_9", 0 0, L_000001e1f6a51fd0;  1 drivers
v000001e1f692cb20_0 .net "sign", 0 0, L_000001e1f6a51f30;  1 drivers
v000001e1f692b900_0 .net "value", 31 0, v000001e1f6933920_0;  alias, 1 drivers
L_000001e1f6a51f30 .part v000001e1f6933920_0, 31, 1;
L_000001e1f6a51e90 .part v000001e1f6933920_0, 23, 8;
L_000001e1f6a51210 .part v000001e1f6933920_0, 0, 23;
L_000001e1f6a50310 .reduce/and L_000001e1f6a51e90;
L_000001e1f6a51fd0 .reduce/or L_000001e1f6a51210;
S_000001e1f6940c30 .scope module, "inv_val_2" "is_invalid_val" 4 122, 8 51 0, S_000001e1f6803e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "value";
    .port_info 1 /OUTPUT 1 "InvalidVal";
P_000001e1f68d3150 .param/l "BS" 0 8 54, +C4<00000000000000000000000000011111>;
P_000001e1f68d3188 .param/l "EBS" 0 8 53, +C4<00000000000000000000000000000111>;
P_000001e1f68d31c0 .param/l "MBS" 0 8 52, +C4<00000000000000000000000000010110>;
L_000001e1f6a79960 .functor AND 1, L_000001e1f6a50810, L_000001e1f6a508b0, C4<1>, C4<1>;
v000001e1f692ab40_0 .net "Exp", 7 0, L_000001e1f6a50270;  1 drivers
v000001e1f692ce40_0 .net "InvalidVal", 0 0, L_000001e1f6a79960;  alias, 1 drivers
v000001e1f692cf80_0 .net "Man", 22 0, L_000001e1f6a50450;  1 drivers
v000001e1f692d020_0 .net *"_ivl_7", 0 0, L_000001e1f6a50810;  1 drivers
v000001e1f692b7c0_0 .net *"_ivl_9", 0 0, L_000001e1f6a508b0;  1 drivers
v000001e1f692abe0_0 .net "sign", 0 0, L_000001e1f6a501d0;  1 drivers
v000001e1f692bd60_0 .net "value", 31 0, v000001e1f6932340_0;  alias, 1 drivers
L_000001e1f6a501d0 .part v000001e1f6932340_0, 31, 1;
L_000001e1f6a50270 .part v000001e1f6932340_0, 23, 8;
L_000001e1f6a50450 .part v000001e1f6932340_0, 0, 23;
L_000001e1f6a50810 .reduce/and L_000001e1f6a50270;
L_000001e1f6a508b0 .reduce/or L_000001e1f6a50450;
S_000001e1f693f650 .scope module, "special_handler" "fp16_special_case_handler" 4 38, 10 76 0, S_000001e1f6803e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 2 "op";
    .port_info 3 /OUTPUT 1 "is_special_case";
    .port_info 4 /OUTPUT 32 "special_result";
    .port_info 5 /OUTPUT 1 "invalid_op";
    .port_info 6 /OUTPUT 1 "div_by_zero";
P_000001e1f68d3200 .param/l "BS" 0 10 76, +C4<00000000000000000000000000011111>;
P_000001e1f68d3238 .param/l "EBS" 0 10 76, +C4<00000000000000000000000000000111>;
P_000001e1f68d3270 .param/l "MBS" 0 10 76, +C4<00000000000000000000000000010110>;
L_000001e1f677ac10 .functor XOR 1, L_000001e1f6934500, L_000001e1f6933560, C4<0>, C4<0>;
L_000001e1f67790f0 .functor BUFZ 1, v000001e1f6931bc0_0, C4<0>, C4<0>, C4<0>;
L_000001e1f6779160 .functor BUFZ 1, v000001e1f692fd20_0, C4<0>, C4<0>, C4<0>;
L_000001e1f6779860 .functor BUFZ 1, v000001e1f692fa00_0, C4<0>, C4<0>, C4<0>;
v000001e1f692dde0_0 .net "a", 31 0, v000001e1f6933920_0;  alias, 1 drivers
v000001e1f692dfc0_0 .net "a_denorm", 0 0, L_000001e1f677a430;  1 drivers
v000001e1f6931620_0 .net "a_inf", 0 0, L_000001e1f6779b70;  1 drivers
v000001e1f6930b80_0 .net "a_nan", 0 0, L_000001e1f677a740;  1 drivers
v000001e1f6931c60_0 .net "a_normal", 0 0, L_000001e1f677aac0;  1 drivers
v000001e1f692fc80_0 .net "a_sign", 0 0, L_000001e1f6934500;  1 drivers
v000001e1f692ff00_0 .net "a_zero", 0 0, L_000001e1f677a6d0;  1 drivers
v000001e1f6930a40_0 .net "b", 31 0, v000001e1f6932340_0;  alias, 1 drivers
v000001e1f6930e00_0 .net "b_denorm", 0 0, L_000001e1f6779f60;  1 drivers
v000001e1f6931ee0_0 .net "b_inf", 0 0, L_000001e1f6779470;  1 drivers
v000001e1f692fb40_0 .net "b_nan", 0 0, L_000001e1f6779b00;  1 drivers
v000001e1f69304a0_0 .net "b_normal", 0 0, L_000001e1f677aa50;  1 drivers
v000001e1f6930ae0_0 .net "b_sign", 0 0, L_000001e1f6933560;  1 drivers
v000001e1f6930c20_0 .net "b_zero", 0 0, L_000001e1f677a890;  1 drivers
v000001e1f6931760_0 .net "div_by_zero", 0 0, L_000001e1f6779860;  alias, 1 drivers
v000001e1f692fa00_0 .var "div_zero", 0 0;
v000001e1f692fd20_0 .var "invalid", 0 0;
v000001e1f6930180_0 .net "invalid_op", 0 0, L_000001e1f6779160;  alias, 1 drivers
v000001e1f6931bc0_0 .var "is_special", 0 0;
v000001e1f692fe60_0 .net "is_special_case", 0 0, L_000001e1f67790f0;  alias, 1 drivers
v000001e1f6931da0_0 .net "neg_inf", 31 0, L_000001e1f6a78e70;  1 drivers
v000001e1f692ffa0_0 .net "neg_zero", 31 0, L_000001e1f6a79f10;  1 drivers
v000001e1f6931f80_0 .net "op", 1 0, v000001e1f6934000_0;  alias, 1 drivers
v000001e1f6930900_0 .net "pos_inf", 31 0, L_000001e1f6a79a40;  1 drivers
v000001e1f6931300_0 .net "pos_zero", 31 0, L_000001e1f6a79880;  1 drivers
v000001e1f69302c0_0 .net "qnan", 31 0, L_000001e1f6a7a6f0;  1 drivers
v000001e1f6930360_0 .var "result", 31 0;
v000001e1f6930680_0 .net "result_sign", 0 0, L_000001e1f677ac10;  1 drivers
v000001e1f6930cc0_0 .net "signed_inf_a", 31 0, L_000001e1f6935ae0;  1 drivers
v000001e1f6931940_0 .net "signed_zero_a", 31 0, L_000001e1f6936300;  1 drivers
v000001e1f692f8c0_0 .net "snan", 31 0, L_000001e1f6a7a060;  1 drivers
v000001e1f69300e0_0 .net "special_result", 31 0, v000001e1f6930360_0;  alias, 1 drivers
E_000001e1f674d7a0/0 .event anyedge, v000001e1f692eec0_0, v000001e1f692ec40_0, v000001e1f692d660_0, v000001e1f6931f80_0;
E_000001e1f674d7a0/1 .event anyedge, v000001e1f692e9c0_0, v000001e1f692e7e0_0, v000001e1f692d980_0, v000001e1f692db60_0;
E_000001e1f674d7a0/2 .event anyedge, v000001e1f692dc00_0, v000001e1f68a3100_0, v000001e1f68a37e0_0, v000001e1f692f780_0;
E_000001e1f674d7a0/3 .event anyedge, v000001e1f692ed80_0, v000001e1f692e4c0_0, v000001e1f692d520_0, v000001e1f692e740_0;
E_000001e1f674d7a0/4 .event anyedge, v000001e1f692d5c0_0, v000001e1f6930680_0, v000001e1f692d480_0, v000001e1f692f500_0;
E_000001e1f674d7a0 .event/or E_000001e1f674d7a0/0, E_000001e1f674d7a0/1, E_000001e1f674d7a0/2, E_000001e1f674d7a0/3, E_000001e1f674d7a0/4;
S_000001e1f6941720 .scope module, "class_a" "fp16_classifier" 10 92, 10 9 0, S_000001e1f693f650;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "val";
    .port_info 1 /OUTPUT 1 "is_zero";
    .port_info 2 /OUTPUT 1 "is_denorm";
    .port_info 3 /OUTPUT 1 "is_normal";
    .port_info 4 /OUTPUT 1 "is_inf";
    .port_info 5 /OUTPUT 1 "is_nan";
    .port_info 6 /OUTPUT 1 "sign";
P_000001e1f68d3c50 .param/l "BS" 0 10 9, +C4<00000000000000000000000000011111>;
P_000001e1f68d3c88 .param/l "EBS" 0 10 9, +C4<00000000000000000000000000000111>;
P_000001e1f68d3cc0 .param/l "MBS" 0 10 9, +C4<00000000000000000000000000010110>;
L_000001e1f677a6d0 .functor AND 1, L_000001e1f69345a0, L_000001e1f6934780, C4<1>, C4<1>;
L_000001e1f677a430 .functor AND 1, L_000001e1f6934820, L_000001e1f6933380, C4<1>, C4<1>;
L_000001e1f677aac0 .functor AND 1, L_000001e1f6932ca0, L_000001e1f6933420, C4<1>, C4<1>;
L_000001e1f6779b70 .functor AND 1, L_000001e1f6932160, L_000001e1f69322a0, C4<1>, C4<1>;
L_000001e1f677a740 .functor AND 1, L_000001e1f69323e0, L_000001e1f6932480, C4<1>, C4<1>;
L_000001e1f699a070 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f692ad20_0 .net/2u *"_ivl_10", 22 0, L_000001e1f699a070;  1 drivers
v000001e1f692adc0_0 .net *"_ivl_12", 0 0, L_000001e1f6934780;  1 drivers
L_000001e1f699a0b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e1f692af00_0 .net/2u *"_ivl_16", 7 0, L_000001e1f699a0b8;  1 drivers
v000001e1f692afa0_0 .net *"_ivl_18", 0 0, L_000001e1f6934820;  1 drivers
L_000001e1f699a100 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f692b180_0 .net/2u *"_ivl_20", 22 0, L_000001e1f699a100;  1 drivers
v000001e1f692b220_0 .net *"_ivl_22", 0 0, L_000001e1f6933380;  1 drivers
L_000001e1f699a148 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e1f692b360_0 .net/2u *"_ivl_26", 7 0, L_000001e1f699a148;  1 drivers
v000001e1f692b4a0_0 .net *"_ivl_28", 0 0, L_000001e1f6932ca0;  1 drivers
L_000001e1f699a190 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001e1f692c080_0 .net/2u *"_ivl_30", 7 0, L_000001e1f699a190;  1 drivers
v000001e1f692b5e0_0 .net *"_ivl_32", 0 0, L_000001e1f6933420;  1 drivers
L_000001e1f699a1d8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001e1f692b680_0 .net/2u *"_ivl_36", 7 0, L_000001e1f699a1d8;  1 drivers
v000001e1f692b860_0 .net *"_ivl_38", 0 0, L_000001e1f6932160;  1 drivers
L_000001e1f699a220 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f692be00_0 .net/2u *"_ivl_40", 22 0, L_000001e1f699a220;  1 drivers
v000001e1f692ece0_0 .net *"_ivl_42", 0 0, L_000001e1f69322a0;  1 drivers
L_000001e1f699a268 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001e1f692e920_0 .net/2u *"_ivl_46", 7 0, L_000001e1f699a268;  1 drivers
v000001e1f692e060_0 .net *"_ivl_48", 0 0, L_000001e1f69323e0;  1 drivers
L_000001e1f699a2b0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f692f6e0_0 .net/2u *"_ivl_50", 22 0, L_000001e1f699a2b0;  1 drivers
v000001e1f692e1a0_0 .net *"_ivl_52", 0 0, L_000001e1f6932480;  1 drivers
L_000001e1f699a028 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e1f692e600_0 .net/2u *"_ivl_6", 7 0, L_000001e1f699a028;  1 drivers
v000001e1f692d0c0_0 .net *"_ivl_8", 0 0, L_000001e1f69345a0;  1 drivers
v000001e1f692f640_0 .net "exp", 7 0, L_000001e1f6932a20;  1 drivers
v000001e1f692e740_0 .net "is_denorm", 0 0, L_000001e1f677a430;  alias, 1 drivers
v000001e1f692e9c0_0 .net "is_inf", 0 0, L_000001e1f6779b70;  alias, 1 drivers
v000001e1f692eec0_0 .net "is_nan", 0 0, L_000001e1f677a740;  alias, 1 drivers
v000001e1f692f320_0 .net "is_normal", 0 0, L_000001e1f677aac0;  alias, 1 drivers
v000001e1f692f780_0 .net "is_zero", 0 0, L_000001e1f677a6d0;  alias, 1 drivers
v000001e1f692f280_0 .net "man", 22 0, L_000001e1f69340a0;  1 drivers
v000001e1f692d980_0 .net "sign", 0 0, L_000001e1f6934500;  alias, 1 drivers
v000001e1f692e6a0_0 .net "val", 31 0, v000001e1f6933920_0;  alias, 1 drivers
L_000001e1f6932a20 .part v000001e1f6933920_0, 23, 8;
L_000001e1f69340a0 .part v000001e1f6933920_0, 0, 23;
L_000001e1f6934500 .part v000001e1f6933920_0, 31, 1;
L_000001e1f69345a0 .cmp/eq 8, L_000001e1f6932a20, L_000001e1f699a028;
L_000001e1f6934780 .cmp/eq 23, L_000001e1f69340a0, L_000001e1f699a070;
L_000001e1f6934820 .cmp/eq 8, L_000001e1f6932a20, L_000001e1f699a0b8;
L_000001e1f6933380 .cmp/ne 23, L_000001e1f69340a0, L_000001e1f699a100;
L_000001e1f6932ca0 .cmp/ne 8, L_000001e1f6932a20, L_000001e1f699a148;
L_000001e1f6933420 .cmp/ne 8, L_000001e1f6932a20, L_000001e1f699a190;
L_000001e1f6932160 .cmp/eq 8, L_000001e1f6932a20, L_000001e1f699a1d8;
L_000001e1f69322a0 .cmp/eq 23, L_000001e1f69340a0, L_000001e1f699a220;
L_000001e1f69323e0 .cmp/eq 8, L_000001e1f6932a20, L_000001e1f699a268;
L_000001e1f6932480 .cmp/ne 23, L_000001e1f69340a0, L_000001e1f699a2b0;
S_000001e1f69418b0 .scope module, "class_b" "fp16_classifier" 10 95, 10 9 0, S_000001e1f693f650;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "val";
    .port_info 1 /OUTPUT 1 "is_zero";
    .port_info 2 /OUTPUT 1 "is_denorm";
    .port_info 3 /OUTPUT 1 "is_normal";
    .port_info 4 /OUTPUT 1 "is_inf";
    .port_info 5 /OUTPUT 1 "is_nan";
    .port_info 6 /OUTPUT 1 "sign";
P_000001e1f68d38e0 .param/l "BS" 0 10 9, +C4<00000000000000000000000000011111>;
P_000001e1f68d3918 .param/l "EBS" 0 10 9, +C4<00000000000000000000000000000111>;
P_000001e1f68d3950 .param/l "MBS" 0 10 9, +C4<00000000000000000000000000010110>;
L_000001e1f677a890 .functor AND 1, L_000001e1f69325c0, L_000001e1f6932660, C4<1>, C4<1>;
L_000001e1f6779f60 .functor AND 1, L_000001e1f6932700, L_000001e1f69327a0, C4<1>, C4<1>;
L_000001e1f677aa50 .functor AND 1, L_000001e1f6934b40, L_000001e1f69366c0, C4<1>, C4<1>;
L_000001e1f6779470 .functor AND 1, L_000001e1f6936760, L_000001e1f6936800, C4<1>, C4<1>;
L_000001e1f6779b00 .functor AND 1, L_000001e1f6936620, L_000001e1f6936c60, C4<1>, C4<1>;
L_000001e1f699a340 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f692d160_0 .net/2u *"_ivl_10", 22 0, L_000001e1f699a340;  1 drivers
v000001e1f692d700_0 .net *"_ivl_12", 0 0, L_000001e1f6932660;  1 drivers
L_000001e1f699a388 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e1f692f3c0_0 .net/2u *"_ivl_16", 7 0, L_000001e1f699a388;  1 drivers
v000001e1f692f5a0_0 .net *"_ivl_18", 0 0, L_000001e1f6932700;  1 drivers
L_000001e1f699a3d0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f692e240_0 .net/2u *"_ivl_20", 22 0, L_000001e1f699a3d0;  1 drivers
v000001e1f692f820_0 .net *"_ivl_22", 0 0, L_000001e1f69327a0;  1 drivers
L_000001e1f699a418 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e1f692eba0_0 .net/2u *"_ivl_26", 7 0, L_000001e1f699a418;  1 drivers
v000001e1f692dac0_0 .net *"_ivl_28", 0 0, L_000001e1f6934b40;  1 drivers
L_000001e1f699a460 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001e1f692d3e0_0 .net/2u *"_ivl_30", 7 0, L_000001e1f699a460;  1 drivers
v000001e1f692ef60_0 .net *"_ivl_32", 0 0, L_000001e1f69366c0;  1 drivers
L_000001e1f699a4a8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001e1f692da20_0 .net/2u *"_ivl_36", 7 0, L_000001e1f699a4a8;  1 drivers
v000001e1f692e560_0 .net *"_ivl_38", 0 0, L_000001e1f6936760;  1 drivers
L_000001e1f699a4f0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f692f140_0 .net/2u *"_ivl_40", 22 0, L_000001e1f699a4f0;  1 drivers
v000001e1f692e420_0 .net *"_ivl_42", 0 0, L_000001e1f6936800;  1 drivers
L_000001e1f699a538 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001e1f692d200_0 .net/2u *"_ivl_46", 7 0, L_000001e1f699a538;  1 drivers
v000001e1f692d8e0_0 .net *"_ivl_48", 0 0, L_000001e1f6936620;  1 drivers
L_000001e1f699a580 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e1f692d840_0 .net/2u *"_ivl_50", 22 0, L_000001e1f699a580;  1 drivers
v000001e1f692f1e0_0 .net *"_ivl_52", 0 0, L_000001e1f6936c60;  1 drivers
L_000001e1f699a2f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e1f692e2e0_0 .net/2u *"_ivl_6", 7 0, L_000001e1f699a2f8;  1 drivers
v000001e1f692d2a0_0 .net *"_ivl_8", 0 0, L_000001e1f69325c0;  1 drivers
v000001e1f692eb00_0 .net "exp", 7 0, L_000001e1f69334c0;  1 drivers
v000001e1f692d5c0_0 .net "is_denorm", 0 0, L_000001e1f6779f60;  alias, 1 drivers
v000001e1f692e7e0_0 .net "is_inf", 0 0, L_000001e1f6779470;  alias, 1 drivers
v000001e1f692ec40_0 .net "is_nan", 0 0, L_000001e1f6779b00;  alias, 1 drivers
v000001e1f692ea60_0 .net "is_normal", 0 0, L_000001e1f677aa50;  alias, 1 drivers
v000001e1f692ed80_0 .net "is_zero", 0 0, L_000001e1f677a890;  alias, 1 drivers
v000001e1f692ee20_0 .net "man", 22 0, L_000001e1f6932520;  1 drivers
v000001e1f692db60_0 .net "sign", 0 0, L_000001e1f6933560;  alias, 1 drivers
v000001e1f692f000_0 .net "val", 31 0, v000001e1f6932340_0;  alias, 1 drivers
L_000001e1f69334c0 .part v000001e1f6932340_0, 23, 8;
L_000001e1f6932520 .part v000001e1f6932340_0, 0, 23;
L_000001e1f6933560 .part v000001e1f6932340_0, 31, 1;
L_000001e1f69325c0 .cmp/eq 8, L_000001e1f69334c0, L_000001e1f699a2f8;
L_000001e1f6932660 .cmp/eq 23, L_000001e1f6932520, L_000001e1f699a340;
L_000001e1f6932700 .cmp/eq 8, L_000001e1f69334c0, L_000001e1f699a388;
L_000001e1f69327a0 .cmp/ne 23, L_000001e1f6932520, L_000001e1f699a3d0;
L_000001e1f6934b40 .cmp/ne 8, L_000001e1f69334c0, L_000001e1f699a418;
L_000001e1f69366c0 .cmp/ne 8, L_000001e1f69334c0, L_000001e1f699a460;
L_000001e1f6936760 .cmp/eq 8, L_000001e1f69334c0, L_000001e1f699a4a8;
L_000001e1f6936800 .cmp/eq 23, L_000001e1f6932520, L_000001e1f699a4f0;
L_000001e1f6936620 .cmp/eq 8, L_000001e1f69334c0, L_000001e1f699a538;
L_000001e1f6936c60 .cmp/ne 23, L_000001e1f6932520, L_000001e1f699a580;
S_000001e1f6942210 .scope module, "special" "fp16_special_values" 10 102, 10 44 0, S_000001e1f693f650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sign_in";
    .port_info 1 /OUTPUT 32 "pos_zero";
    .port_info 2 /OUTPUT 32 "neg_zero";
    .port_info 3 /OUTPUT 32 "pos_inf";
    .port_info 4 /OUTPUT 32 "neg_inf";
    .port_info 5 /OUTPUT 32 "qnan";
    .port_info 6 /OUTPUT 32 "snan";
    .port_info 7 /OUTPUT 32 "signed_inf";
    .port_info 8 /OUTPUT 32 "signed_zero";
P_000001e1f68d3410 .param/l "BS" 0 10 44, +C4<00000000000000000000000000011111>;
P_000001e1f68d3448 .param/l "EBS" 0 10 44, +C4<00000000000000000000000000000111>;
P_000001e1f68d3480 .param/l "MBS" 0 10 44, +C4<00000000000000000000000000010110>;
L_000001e1f699a610 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_000001e1f6a79880 .functor BUFT 32, L_000001e1f699a610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e1f699a658 .functor BUFT 1, C4<10000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_000001e1f6a79f10 .functor BUFT 32, L_000001e1f699a658, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e1f699a6a0 .functor BUFT 1, C4<01111111100000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_000001e1f6a79a40 .functor BUFT 32, L_000001e1f699a6a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e1f699a6e8 .functor BUFT 1, C4<11111111100000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_000001e1f6a78e70 .functor BUFT 32, L_000001e1f699a6e8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e1f699a730 .functor BUFT 1, C4<01111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_000001e1f6a7a6f0 .functor BUFT 32, L_000001e1f699a730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e1f699a778 .functor BUFT 1, C4<01111111100000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_000001e1f6a7a060 .functor BUFT 32, L_000001e1f699a778, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e1f692e380_0 .net/2u *"_ivl_10", 31 0, L_000001e1f699a658;  1 drivers
v000001e1f692de80_0 .net/2u *"_ivl_16", 31 0, L_000001e1f699a6a0;  1 drivers
v000001e1f692df20_0 .net/2u *"_ivl_22", 31 0, L_000001e1f699a6e8;  1 drivers
v000001e1f692f0a0_0 .net/2u *"_ivl_28", 31 0, L_000001e1f699a730;  1 drivers
v000001e1f692e100_0 .net/2u *"_ivl_34", 31 0, L_000001e1f699a778;  1 drivers
v000001e1f692d340_0 .net/2u *"_ivl_4", 31 0, L_000001e1f699a610;  1 drivers
L_000001e1f699a5c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e1f692f460_0 .net "is_half", 0 0, L_000001e1f699a5c8;  1 drivers
v000001e1f692d480_0 .net "neg_inf", 31 0, L_000001e1f6a78e70;  alias, 1 drivers
v000001e1f692e4c0_0 .net "neg_zero", 31 0, L_000001e1f6a79f10;  alias, 1 drivers
v000001e1f692f500_0 .net "pos_inf", 31 0, L_000001e1f6a79a40;  alias, 1 drivers
v000001e1f692d520_0 .net "pos_zero", 31 0, L_000001e1f6a79880;  alias, 1 drivers
v000001e1f692d660_0 .net "qnan", 31 0, L_000001e1f6a7a6f0;  alias, 1 drivers
v000001e1f692d7a0_0 .net "sign_in", 0 0, L_000001e1f6934500;  alias, 1 drivers
v000001e1f692dc00_0 .net "signed_inf", 31 0, L_000001e1f6935ae0;  alias, 1 drivers
v000001e1f692dca0_0 .net "signed_zero", 31 0, L_000001e1f6936300;  alias, 1 drivers
v000001e1f692dd40_0 .net "snan", 31 0, L_000001e1f6a7a060;  alias, 1 drivers
L_000001e1f6935ae0 .functor MUXZ 32, L_000001e1f6a79a40, L_000001e1f6a78e70, L_000001e1f6934500, C4<>;
L_000001e1f6936300 .functor MUXZ 32, L_000001e1f6a79880, L_000001e1f6a79f10, L_000001e1f6934500, C4<>;
    .scope S_000001e1f693f650;
T_4 ;
    %wait E_000001e1f674d7a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f6931bc0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e1f6930360_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f692fd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f692fa00_0, 0, 1;
    %load/vec4 v000001e1f6930b80_0;
    %flag_set/vec4 8;
    %load/vec4 v000001e1f692fb40_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f6931bc0_0, 0, 1;
    %load/vec4 v000001e1f69302c0_0;
    %store/vec4 v000001e1f6930360_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f692fd20_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001e1f6931f80_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v000001e1f6931f80_0;
    %cmpi/e 1, 0, 2;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v000001e1f6931620_0;
    %load/vec4 v000001e1f6931ee0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f6931bc0_0, 0, 1;
    %load/vec4 v000001e1f6931f80_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e1f692fc80_0;
    %load/vec4 v000001e1f6930ae0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v000001e1f6931f80_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e1f692fc80_0;
    %load/vec4 v000001e1f6930ae0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.6, 9;
    %load/vec4 v000001e1f6930cc0_0;
    %store/vec4 v000001e1f6930360_0, 0, 32;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v000001e1f69302c0_0;
    %store/vec4 v000001e1f6930360_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f692fd20_0, 0, 1;
T_4.7 ;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v000001e1f6931620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f6931bc0_0, 0, 1;
    %load/vec4 v000001e1f692dde0_0;
    %store/vec4 v000001e1f6930360_0, 0, 32;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v000001e1f6931ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f6931bc0_0, 0, 1;
    %load/vec4 v000001e1f6931f80_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_4.12, 8;
    %load/vec4 v000001e1f6930a40_0;
    %jmp/1 T_4.13, 8;
T_4.12 ; End of true expr.
    %load/vec4 v000001e1f6930a40_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v000001e1f6930a40_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.13, 8;
 ; End of false expr.
    %blend;
T_4.13;
    %store/vec4 v000001e1f6930360_0, 0, 32;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v000001e1f692ff00_0;
    %load/vec4 v000001e1f6930c20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f6931bc0_0, 0, 1;
    %load/vec4 v000001e1f692fc80_0;
    %load/vec4 v000001e1f6930ae0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.16, 8;
    %load/vec4 v000001e1f692ffa0_0;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %load/vec4 v000001e1f6931300_0;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %store/vec4 v000001e1f6930360_0, 0, 32;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v000001e1f692dfc0_0;
    %load/vec4 v000001e1f6930c20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f6931bc0_0, 0, 1;
    %load/vec4 v000001e1f692dde0_0;
    %store/vec4 v000001e1f6930360_0, 0, 32;
    %jmp T_4.19;
T_4.18 ;
    %load/vec4 v000001e1f692ff00_0;
    %load/vec4 v000001e1f6930e00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f6931bc0_0, 0, 1;
    %load/vec4 v000001e1f6931f80_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_4.22, 8;
    %load/vec4 v000001e1f6930a40_0;
    %jmp/1 T_4.23, 8;
T_4.22 ; End of true expr.
    %load/vec4 v000001e1f6930a40_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v000001e1f6930a40_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.23, 8;
 ; End of false expr.
    %blend;
T_4.23;
    %store/vec4 v000001e1f6930360_0, 0, 32;
T_4.20 ;
T_4.19 ;
T_4.15 ;
T_4.11 ;
T_4.9 ;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001e1f6931f80_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.24, 4;
    %load/vec4 v000001e1f6931620_0;
    %load/vec4 v000001e1f6930c20_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v000001e1f692ff00_0;
    %load/vec4 v000001e1f6931ee0_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.26, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f6931bc0_0, 0, 1;
    %load/vec4 v000001e1f69302c0_0;
    %store/vec4 v000001e1f6930360_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f692fd20_0, 0, 1;
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v000001e1f6931620_0;
    %flag_set/vec4 8;
    %load/vec4 v000001e1f6931ee0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.28, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f6931bc0_0, 0, 1;
    %load/vec4 v000001e1f6930680_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.30, 8;
    %load/vec4 v000001e1f6931da0_0;
    %jmp/1 T_4.31, 8;
T_4.30 ; End of true expr.
    %load/vec4 v000001e1f6930900_0;
    %jmp/0 T_4.31, 8;
 ; End of false expr.
    %blend;
T_4.31;
    %store/vec4 v000001e1f6930360_0, 0, 32;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v000001e1f692ff00_0;
    %flag_set/vec4 8;
    %load/vec4 v000001e1f6930c20_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.32, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f6931bc0_0, 0, 1;
    %load/vec4 v000001e1f6930680_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.34, 8;
    %load/vec4 v000001e1f692ffa0_0;
    %jmp/1 T_4.35, 8;
T_4.34 ; End of true expr.
    %load/vec4 v000001e1f6931300_0;
    %jmp/0 T_4.35, 8;
 ; End of false expr.
    %blend;
T_4.35;
    %store/vec4 v000001e1f6930360_0, 0, 32;
T_4.32 ;
T_4.29 ;
T_4.27 ;
    %jmp T_4.25;
T_4.24 ;
    %load/vec4 v000001e1f6931f80_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.36, 4;
    %load/vec4 v000001e1f692ff00_0;
    %load/vec4 v000001e1f6930c20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.38, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f6931bc0_0, 0, 1;
    %load/vec4 v000001e1f69302c0_0;
    %store/vec4 v000001e1f6930360_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f692fd20_0, 0, 1;
    %jmp T_4.39;
T_4.38 ;
    %load/vec4 v000001e1f6931620_0;
    %load/vec4 v000001e1f6931ee0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.40, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f6931bc0_0, 0, 1;
    %load/vec4 v000001e1f69302c0_0;
    %store/vec4 v000001e1f6930360_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f692fd20_0, 0, 1;
    %jmp T_4.41;
T_4.40 ;
    %load/vec4 v000001e1f6930c20_0;
    %load/vec4 v000001e1f692ff00_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.42, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f6931bc0_0, 0, 1;
    %load/vec4 v000001e1f6930680_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.44, 8;
    %load/vec4 v000001e1f6931da0_0;
    %jmp/1 T_4.45, 8;
T_4.44 ; End of true expr.
    %load/vec4 v000001e1f6930900_0;
    %jmp/0 T_4.45, 8;
 ; End of false expr.
    %blend;
T_4.45;
    %store/vec4 v000001e1f6930360_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f692fa00_0, 0, 1;
    %jmp T_4.43;
T_4.42 ;
    %load/vec4 v000001e1f6931620_0;
    %load/vec4 v000001e1f6931ee0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.46, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f6931bc0_0, 0, 1;
    %load/vec4 v000001e1f6930680_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.48, 8;
    %load/vec4 v000001e1f6931da0_0;
    %jmp/1 T_4.49, 8;
T_4.48 ; End of true expr.
    %load/vec4 v000001e1f6930900_0;
    %jmp/0 T_4.49, 8;
 ; End of false expr.
    %blend;
T_4.49;
    %store/vec4 v000001e1f6930360_0, 0, 32;
    %jmp T_4.47;
T_4.46 ;
    %load/vec4 v000001e1f6931ee0_0;
    %load/vec4 v000001e1f6931620_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.50, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f6931bc0_0, 0, 1;
    %load/vec4 v000001e1f6930680_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.52, 8;
    %load/vec4 v000001e1f692ffa0_0;
    %jmp/1 T_4.53, 8;
T_4.52 ; End of true expr.
    %load/vec4 v000001e1f6931300_0;
    %jmp/0 T_4.53, 8;
 ; End of false expr.
    %blend;
T_4.53;
    %store/vec4 v000001e1f6930360_0, 0, 32;
    %jmp T_4.51;
T_4.50 ;
    %load/vec4 v000001e1f692ff00_0;
    %load/vec4 v000001e1f6930c20_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.54, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e1f6931bc0_0, 0, 1;
    %load/vec4 v000001e1f6930680_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.56, 8;
    %load/vec4 v000001e1f692ffa0_0;
    %jmp/1 T_4.57, 8;
T_4.56 ; End of true expr.
    %load/vec4 v000001e1f6931300_0;
    %jmp/0 T_4.57, 8;
 ; End of false expr.
    %blend;
T_4.57;
    %store/vec4 v000001e1f6930360_0, 0, 32;
T_4.54 ;
T_4.51 ;
T_4.47 ;
T_4.43 ;
T_4.41 ;
T_4.39 ;
T_4.36 ;
T_4.25 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001e1f6803e10;
T_5 ;
    %end;
    .thread T_5;
    .scope S_000001e1f6803e10;
T_6 ;
    %wait E_000001e1f673f5e0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e1f6932200_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001e1f692faa0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e1f6934460_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e1f6932980_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f69343c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f69346e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f6932f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f6933ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f6933f60_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e1f6932fc0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v000001e1f6933060_0, 0, 23;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f6932c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f69331a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f6933600_0, 0, 1;
    %load/vec4 v000001e1f6930ea0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v000001e1f692fdc0_0, 0, 8;
    %load/vec4 v000001e1f6930ea0_0;
    %parti/s 23, 0, 2;
    %store/vec4 v000001e1f6932020_0, 0, 23;
    %load/vec4 v000001e1f692fbe0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v000001e1f6930fe0_0, 0, 8;
    %load/vec4 v000001e1f692fbe0_0;
    %parti/s 23, 0, 2;
    %store/vec4 v000001e1f6930220_0, 0, 23;
    %load/vec4 v000001e1f692fdc0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e1f6932020_0;
    %pushi/vec4 0, 0, 23;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000001e1f6930400_0, 0, 1;
    %load/vec4 v000001e1f6930fe0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e1f6930220_0;
    %pushi/vec4 0, 0, 23;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000001e1f6930540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f6932840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f6933880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f69305e0_0, 0, 1;
    %load/vec4 v000001e1f69318a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001e1f6933100_0;
    %store/vec4 v000001e1f6932200_0, 0, 32;
    %load/vec4 v000001e1f6933d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001e1f69332e0_0;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001e1f692faa0_0, 0, 5;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000001e1f69332e0_0;
    %load/vec4 v000001e1f69307c0_0;
    %load/vec4 v000001e1f69313a0_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000001e1f692faa0_0, 0, 5;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v000001e1f69336a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001e1f692faa0_0, 0, 5;
    %load/vec4 v000001e1f6931800_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e1f692faa0_0, 4, 1;
    %load/vec4 v000001e1f69319e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e1f692faa0_0, 4, 1;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %load/vec4 v000001e1f69337e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001e1f692faa0_0, 0, 5;
T_6.7 ;
T_6.5 ;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001e1f6932e80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e1f6934460_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f69343c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f69346e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f6932f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f6933ce0_0, 0, 1;
    %jmp T_6.15;
T_6.10 ;
    %load/vec4 v000001e1f6930d60_0;
    %store/vec4 v000001e1f6934460_0, 0, 32;
    %load/vec4 v000001e1f6933ba0_0;
    %store/vec4 v000001e1f69343c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f69346e0_0, 0, 1;
    %load/vec4 v000001e1f6934140_0;
    %store/vec4 v000001e1f6932f20_0, 0, 1;
    %load/vec4 v000001e1f6934280_0;
    %store/vec4 v000001e1f6933ce0_0, 0, 1;
    %jmp T_6.15;
T_6.11 ;
    %load/vec4 v000001e1f6933240_0;
    %store/vec4 v000001e1f6934460_0, 0, 32;
    %load/vec4 v000001e1f6933740_0;
    %store/vec4 v000001e1f69343c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e1f69346e0_0, 0, 1;
    %load/vec4 v000001e1f69328e0_0;
    %store/vec4 v000001e1f6932f20_0, 0, 1;
    %load/vec4 v000001e1f69339c0_0;
    %store/vec4 v000001e1f6933ce0_0, 0, 1;
    %jmp T_6.15;
T_6.12 ;
    %load/vec4 v000001e1f6932ac0_0;
    %store/vec4 v000001e1f6934460_0, 0, 32;
    %load/vec4 v000001e1f6933b00_0;
    %store/vec4 v000001e1f69343c0_0, 0, 1;
    %load/vec4 v000001e1f6931b20_0;
    %store/vec4 v000001e1f69346e0_0, 0, 1;
    %load/vec4 v000001e1f6933ec0_0;
    %store/vec4 v000001e1f6932f20_0, 0, 1;
    %load/vec4 v000001e1f6932b60_0;
    %store/vec4 v000001e1f6933ce0_0, 0, 1;
    %jmp T_6.15;
T_6.13 ;
    %load/vec4 v000001e1f6930f40_0;
    %store/vec4 v000001e1f6934460_0, 0, 32;
    %load/vec4 v000001e1f6934640_0;
    %store/vec4 v000001e1f69343c0_0, 0, 1;
    %load/vec4 v000001e1f6931a80_0;
    %store/vec4 v000001e1f69346e0_0, 0, 1;
    %load/vec4 v000001e1f69341e0_0;
    %store/vec4 v000001e1f6932f20_0, 0, 1;
    %load/vec4 v000001e1f6933c40_0;
    %store/vec4 v000001e1f6933ce0_0, 0, 1;
    %jmp T_6.15;
T_6.15 ;
    %pop/vec4 1;
    %load/vec4 v000001e1f6932e80_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v000001e1f6932e80_0;
    %cmpi/e 3, 0, 2;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_6.16, 8;
    %load/vec4 v000001e1f6930ea0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001e1f692fbe0_0;
    %parti/s 1, 31, 6;
    %xor;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %load/vec4 v000001e1f6934460_0;
    %parti/s 1, 31, 6;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %store/vec4 v000001e1f6933f60_0, 0, 1;
    %load/vec4 v000001e1f6934460_0;
    %store/vec4 v000001e1f6932980_0, 0, 32;
    %load/vec4 v000001e1f6932f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %load/vec4 v000001e1f6933f60_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v000001e1f6932980_0, 0, 32;
T_6.18 ;
    %load/vec4 v000001e1f6932980_0;
    %parti/s 8, 23, 6;
    %store/vec4 v000001e1f6932fc0_0, 0, 8;
    %load/vec4 v000001e1f6932980_0;
    %parti/s 23, 0, 2;
    %store/vec4 v000001e1f6933060_0, 0, 23;
    %load/vec4 v000001e1f6932fc0_0;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e1f6933060_0;
    %pushi/vec4 0, 0, 23;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000001e1f6932c00_0, 0, 1;
    %load/vec4 v000001e1f6932fc0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e1f6933060_0;
    %pushi/vec4 0, 0, 23;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000001e1f69331a0_0, 0, 1;
    %load/vec4 v000001e1f6932fc0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e1f6933060_0;
    %pushi/vec4 0, 0, 23;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000001e1f6933600_0, 0, 1;
    %load/vec4 v000001e1f6932c00_0;
    %load/vec4 v000001e1f6932f20_0;
    %or;
    %store/vec4 v000001e1f6932840_0, 0, 1;
    %load/vec4 v000001e1f6933600_0;
    %load/vec4 v000001e1f6933ce0_0;
    %or;
    %load/vec4 v000001e1f6932e80_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e1f69331a0_0;
    %and;
    %load/vec4 v000001e1f6930400_0;
    %nor/r;
    %and;
    %load/vec4 v000001e1f6930540_0;
    %nor/r;
    %and;
    %or;
    %store/vec4 v000001e1f6933880_0, 0, 1;
    %load/vec4 v000001e1f69343c0_0;
    %load/vec4 v000001e1f6932840_0;
    %or;
    %load/vec4 v000001e1f6933880_0;
    %or;
    %store/vec4 v000001e1f69305e0_0, 0, 1;
    %load/vec4 v000001e1f6932980_0;
    %store/vec4 v000001e1f6932200_0, 0, 32;
    %load/vec4 v000001e1f69346e0_0;
    %concati/vec4 0, 0, 1;
    %load/vec4 v000001e1f6932840_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e1f6933880_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001e1f69305e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e1f692faa0_0, 0, 5;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001e1f6803050;
T_7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e1f6934000_0, 0, 2;
    %pushi/vec4 1096941568, 0, 32;
    %store/vec4 v000001e1f6933920_0, 0, 32;
    %pushi/vec4 1094965002, 0, 32;
    %store/vec4 v000001e1f6932340_0, 0, 32;
    %pushi/vec4 1104341893, 0, 32;
    %store/vec4 v000001e1f6933e20_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001e1f6933a60_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001e1f6932d40_0;
    %load/vec4 v000001e1f6933e20_0;
    %cmp/e;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 36 "$display", "\342\234\205 Test 1 OK: 14.125 + 12.24 = 26.375 => %b (esperado %b)", v000001e1f6932d40_0, v000001e1f6933e20_0 {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 38 "$display", "\342\235\214 Test 1 FAIL: 14.125 + 12.24 => %b (esperado %b)", v000001e1f6932d40_0, v000001e1f6933e20_0 {0 0 0};
T_7.1 ;
    %delay 1000, 0;
    %load/vec4 v000001e1f6934320_0;
    %load/vec4 v000001e1f6933a60_0;
    %cmp/e;
    %jmp/0xz  T_7.2, 4;
    %vpi_call/w 3 41 "$display", "   \342\234\205 Flags OK: %b\012", v000001e1f6934320_0 {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 43 "$display", "   \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001e1f6934320_0, v000001e1f6933a60_0 {0 0 0};
T_7.3 ;
    %delay 10000, 0;
    %pushi/vec4 1091895099, 0, 32;
    %store/vec4 v000001e1f6933920_0, 0, 32;
    %pushi/vec4 925353388, 0, 32;
    %store/vec4 v000001e1f6932340_0, 0, 32;
    %pushi/vec4 1091895109, 0, 32;
    %store/vec4 v000001e1f6933e20_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001e1f6933a60_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001e1f6932d40_0;
    %load/vec4 v000001e1f6933e20_0;
    %cmp/e;
    %jmp/0xz  T_7.4, 4;
    %vpi_call/w 3 57 "$display", "\342\234\205 Test 2 OK: 9.3123123 + 1e-05 = 9.3125 => %b (esperado %b)", v000001e1f6932d40_0, v000001e1f6933e20_0 {0 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 59 "$display", "\342\235\214 Test 2 FAIL: 9.3123123 + 1e-05 => %b (esperado %b)", v000001e1f6932d40_0, v000001e1f6933e20_0 {0 0 0};
T_7.5 ;
    %delay 1000, 0;
    %load/vec4 v000001e1f6934320_0;
    %load/vec4 v000001e1f6933a60_0;
    %cmp/e;
    %jmp/0xz  T_7.6, 4;
    %vpi_call/w 3 62 "$display", "   \342\234\205 Flags OK: %b\012", v000001e1f6934320_0 {0 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 64 "$display", "   \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001e1f6934320_0, v000001e1f6933a60_0 {0 0 0};
T_7.7 ;
    %delay 10000, 0;
    %pushi/vec4 3187463914, 0, 32;
    %store/vec4 v000001e1f6933920_0, 0, 32;
    %pushi/vec4 3212629738, 0, 32;
    %store/vec4 v000001e1f6932340_0, 0, 32;
    %pushi/vec4 3213768932, 0, 32;
    %store/vec4 v000001e1f6933e20_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001e1f6933a60_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001e1f6932d40_0;
    %load/vec4 v000001e1f6933e20_0;
    %cmp/e;
    %jmp/0xz  T_7.8, 4;
    %vpi_call/w 3 78 "$display", "\342\234\205 Test 3 OK: -0.123456789 + -0.987654321 = -1.111328125 => %b (esperado %b)", v000001e1f6932d40_0, v000001e1f6933e20_0 {0 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 80 "$display", "\342\235\214 Test 3 FAIL: -0.123456789 + -0.987654321 => %b (esperado %b)", v000001e1f6932d40_0, v000001e1f6933e20_0 {0 0 0};
T_7.9 ;
    %delay 1000, 0;
    %load/vec4 v000001e1f6934320_0;
    %load/vec4 v000001e1f6933a60_0;
    %cmp/e;
    %jmp/0xz  T_7.10, 4;
    %vpi_call/w 3 83 "$display", "   \342\234\205 Flags OK: %b\012", v000001e1f6934320_0 {0 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 85 "$display", "   \342\235\214 Flags FAIL: %b (esperado %b)\012", v000001e1f6934320_0, v000001e1f6933a60_0 {0 0 0};
T_7.11 ;
    %delay 10000, 0;
    %vpi_call/w 3 89 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "sim_1\new\tb_alu_sum_32.v";
    "sources_1\new\alu.v";
    "sources_1\new\SumaResta.v";
    "sources_1\new\RoundNearestEven.v";
    "sources_1\new\Division.v";
    "sources_1\new\flags_operations.v";
    "sources_1\new\Multiplicacion.v";
    "sources_1\new\fp16_special_cases.v";
