$date
	Thu Apr 20 17:54:30 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ns
$end
$scope module tb_DFFSRE $end
$var wire 1 ! Q $end
$var reg 1 " CLR $end
$var reg 1 # D $end
$var reg 1 $ EN $end
$var reg 1 % SET $end
$var reg 1 & clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
x%
x$
x#
x"
x!
$end
#100
1&
#200
0&
#300
1&
#400
0"
0%
0#
0$
0&
#500
0!
1"
1&
#600
0&
#700
1&
#800
0&
#900
1&
#1000
0"
0&
#1100
1&
#1200
0&
#1300
1&
#1400
1!
1%
0&
#1450
0!
1"
#1500
0"
1&
#1600
0&
#1700
1!
1&
#1800
0&
#1900
0%
1#
1&
#2000
0!
1"
0&
#2100
1&
#2200
0&
#2300
1&
#2400
1!
0"
1%
0#
0&
#2500
0!
1"
1&
#2600
0&
#2700
1&
#2800
0&
#2900
0%
1&
#3000
0&
#3100
1&
#3200
0&
#3300
1&
#3400
1#
0&
#3500
0"
1&
#3600
0&
#3700
1&
#3800
0&
#3900
1&
#3950
1"
#4000
0"
0&
#4100
1&
#4200
0&
#4300
1&
#4400
1!
1%
0#
0&
#4450
0!
1"
#4500
1&
#4600
0&
#4700
1&
#4800
0&
#4900
1&
#4950
0"
#5000
1"
0&
#5100
1&
#5200
0&
#5300
1&
#5400
1#
0&
#5450
0"
#5500
0!
1"
1&
#5600
0&
#5700
1&
#5800
0&
#5900
0"
0%
0#
1$
1&
#6000
1"
0&
#6100
1&
#6200
0&
#6300
1&
#6400
0&
#6500
0"
1&
#6600
0&
#6700
1&
#6800
0&
#6900
1!
1%
1&
#6950
0!
1"
#7000
0"
0&
#7100
1!
1&
#7200
0&
#7300
1&
#7400
0%
1#
0&
#7500
0!
1"
1&
#7600
0&
#7700
1&
#7800
0&
#7900
1!
0"
1%
0#
1&
#8000
0!
1"
0&
#8100
1&
#8200
0&
#8300
1&
#8400
0%
0&
#8500
1&
#8600
0&
#8700
1&
#8800
0&
#8900
1#
1&
#9000
0"
0&
#9100
1!
1&
#9200
0&
#9300
1&
#9400
0&
#9450
0!
1"
#9500
0"
1&
#9600
0&
#9700
1!
1&
#9800
0&
#9900
1%
0#
1&
#9950
0!
1"
#10000
0&
#10100
1&
#10200
0&
#10300
1&
#10400
0&
#10450
0"
#10500
0!
1"
1&
#10600
0&
#10700
1&
#10800
0&
#10900
1#
1&
#10950
0"
#11000
1"
0&
#11100
1&
#11200
0&
#11300
1&
#11400
0&
