{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650214918061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650214918061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 22:31:57 2022 " "Processing started: Sun Apr 17 22:31:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650214918061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214918061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Risc_Multicycle_Quartus -c Risc_Multicycle_Quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off Risc_Multicycle_Quartus -c Risc_Multicycle_Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214918061 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650214918577 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650214918577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-beh " "Found design unit 1: registerFile-beh" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650214931140 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650214931140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_mem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ram_mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_mem-beh " "Found design unit 1: ram_mem-beh" {  } { { "ram_mem.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650214931140 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_mem " "Found entity 1: ram_mem" {  } { { "ram_mem.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650214931140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsm.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lsm.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lsm-beh " "Found design unit 1: lsm-beh" {  } { { "lsm.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650214931140 ""} { "Info" "ISGN_ENTITY_NAME" "1 lsm " "Found entity 1: lsm" {  } { { "lsm.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650214931140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shift.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file left_shift.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 left_shift-shift_7 " "Found design unit 1: left_shift-shift_7" {  } { { "left_shift.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/left_shift.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650214931140 ""} { "Info" "ISGN_ENTITY_NAME" "1 left_shift " "Found entity 1: left_shift" {  } { { "left_shift.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/left_shift.vhdl" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650214931140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-flow " "Found design unit 1: data_path-flow" {  } { { "data_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650214931140 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650214931140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-beh " "Found design unit 1: alu-beh" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650214931155 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650214931155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elem.vhd 5 2 " "Found 5 design units, including 2 entities, in source file elem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 elem " "Found design unit 1: elem" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650214931155 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg-regArch " "Found design unit 2: reg-regArch" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650214931155 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 sign_extender-beh " "Found design unit 3: sign_extender-beh" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650214931155 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650214931155 ""} { "Info" "ISGN_ENTITY_NAME" "2 sign_extender " "Found entity 2: sign_extender" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650214931155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931155 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "data_path " "Elaborating entity \"data_path\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650214931202 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ir_din data_path.vhdl(96) " "VHDL Signal Declaration warning at data_path.vhdl(96): used implicit default value for signal \"ir_din\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "data_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 96 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t1_dout data_path.vhdl(97) " "Verilog HDL or VHDL warning at data_path.vhdl(97): object \"t1_dout\" assigned a value but never read" {  } { { "data_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "t2_din data_path.vhdl(96) " "VHDL Signal Declaration warning at data_path.vhdl(96): used implicit default value for signal \"t2_din\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "data_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 96 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "alu_a data_path.vhdl(96) " "VHDL Signal Declaration warning at data_path.vhdl(96): used implicit default value for signal \"alu_a\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "data_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 96 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ir_wr data_path.vhdl(103) " "VHDL Signal Declaration warning at data_path.vhdl(103): used implicit default value for signal \"ir_wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "data_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 103 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ir_clr data_path.vhdl(103) " "VHDL Signal Declaration warning at data_path.vhdl(103): used implicit default value for signal \"ir_clr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "data_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 103 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rf_clr data_path.vhdl(103) " "VHDL Signal Declaration warning at data_path.vhdl(103): used implicit default value for signal \"rf_clr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "data_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 103 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "t1_clr data_path.vhdl(103) " "VHDL Signal Declaration warning at data_path.vhdl(103): used implicit default value for signal \"t1_clr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "data_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 103 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "t2_clr data_path.vhdl(103) " "VHDL Signal Declaration warning at data_path.vhdl(103): used implicit default value for signal \"t2_clr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "data_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 103 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "t3_clr data_path.vhdl(103) " "VHDL Signal Declaration warning at data_path.vhdl(103): used implicit default value for signal \"t3_clr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "data_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 103 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "t4_clr data_path.vhdl(103) " "VHDL Signal Declaration warning at data_path.vhdl(103): used implicit default value for signal \"t4_clr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "data_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 103 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:ins_register " "Elaborating entity \"reg\" for hierarchy \"reg:ins_register\"" {  } { { "data_path.vhdl" "ins_register" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_enable elem.vhd(41) " "VHDL Process Statement warning at elem.vhd(41): signal \"wr_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "elem.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/elem.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|reg:ins_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:reg_file " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:reg_file\"" {  } { { "data_path.vhdl" "reg_file" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in registerFile.vhdl(33) " "VHDL Process Statement warning at registerFile.vhdl(33): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_in registerFile.vhdl(33) " "VHDL Process Statement warning at registerFile.vhdl(33): signal \"addr_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "registers registerFile.vhdl(30) " "VHDL Process Statement warning at registerFile.vhdl(30): inferring latch(es) for signal or variable \"registers\", which holds its previous value in one or more paths through the process" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931218 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931233 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931233 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931233 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931233 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931233 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931233 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931233 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931233 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931233 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931233 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931233 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931233 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931233 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931233 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931233 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931233 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931233 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931233 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931233 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931233 "|data_path|registerFile:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931233 "|data_path|registerFile:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender sign_extender:se6_ent " "Elaborating entity \"sign_extender\" for hierarchy \"sign_extender:se6_ent\"" {  } { { "data_path.vhdl" "se6_ent" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650214931233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender sign_extender:se9_ent " "Elaborating entity \"sign_extender\" for hierarchy \"sign_extender:se9_ent\"" {  } { { "data_path.vhdl" "se9_ent" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650214931233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shift left_shift:left7 " "Elaborating entity \"left_shift\" for hierarchy \"left_shift:left7\"" {  } { { "data_path.vhdl" "left7" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650214931233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_ent " "Elaborating entity \"alu\" for hierarchy \"alu:alu_ent\"" {  } { { "data_path.vhdl" "alu_ent" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650214931233 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(85) " "VHDL Process Statement warning at alu.vhdl(85): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650214931233 "|data_path|alu:alu_ent"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(86) " "VHDL Process Statement warning at alu.vhdl(86): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650214931233 "|data_path|alu:alu_ent"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(87) " "VHDL Process Statement warning at alu.vhdl(87): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650214931233 "|data_path|alu:alu_ent"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adl_temp alu.vhdl(90) " "VHDL Process Statement warning at alu.vhdl(90): signal \"adl_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650214931233 "|data_path|alu:alu_ent"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adl_temp alu.vhdl(91) " "VHDL Process Statement warning at alu.vhdl(91): signal \"adl_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650214931233 "|data_path|alu:alu_ent"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adl_temp alu.vhdl(92) " "VHDL Process Statement warning at alu.vhdl(92): signal \"adl_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650214931233 "|data_path|alu:alu_ent"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dest_temp alu.vhdl(95) " "VHDL Process Statement warning at alu.vhdl(95): signal \"dest_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650214931233 "|data_path|alu:alu_ent"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dest alu.vhdl(72) " "VHDL Process Statement warning at alu.vhdl(72): inferring latch(es) for signal or variable \"dest\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|alu:alu_ent"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dest_temp alu.vhdl(72) " "VHDL Process Statement warning at alu.vhdl(72): inferring latch(es) for signal or variable \"dest_temp\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|alu:alu_ent"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C alu.vhdl(72) " "VHDL Process Statement warning at alu.vhdl(72): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|alu:alu_ent"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z alu.vhdl(72) " "VHDL Process Statement warning at alu.vhdl(72): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z alu.vhdl(72) " "Inferred latch for \"Z\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C alu.vhdl(72) " "Inferred latch for \"C\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[0\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[0\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[1\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[1\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[2\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[2\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[3\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[3\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[4\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[4\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[5\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[5\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[6\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[6\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[7\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[7\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[8\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[8\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[9\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[9\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[10\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[10\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[11\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[11\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[12\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[12\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[13\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[13\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[14\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[14\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[15\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[15\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[0\] alu.vhdl(72) " "Inferred latch for \"dest\[0\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[1\] alu.vhdl(72) " "Inferred latch for \"dest\[1\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[2\] alu.vhdl(72) " "Inferred latch for \"dest\[2\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[3\] alu.vhdl(72) " "Inferred latch for \"dest\[3\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[4\] alu.vhdl(72) " "Inferred latch for \"dest\[4\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[5\] alu.vhdl(72) " "Inferred latch for \"dest\[5\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[6\] alu.vhdl(72) " "Inferred latch for \"dest\[6\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[7\] alu.vhdl(72) " "Inferred latch for \"dest\[7\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[8\] alu.vhdl(72) " "Inferred latch for \"dest\[8\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[9\] alu.vhdl(72) " "Inferred latch for \"dest\[9\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[10\] alu.vhdl(72) " "Inferred latch for \"dest\[10\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[11\] alu.vhdl(72) " "Inferred latch for \"dest\[11\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[12\] alu.vhdl(72) " "Inferred latch for \"dest\[12\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[13\] alu.vhdl(72) " "Inferred latch for \"dest\[13\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[14\] alu.vhdl(72) " "Inferred latch for \"dest\[14\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|alu:alu_ent"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[15\] alu.vhdl(72) " "Inferred latch for \"dest\[15\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|alu:alu_ent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsm lsm:lsm_hw " "Elaborating entity \"lsm\" for hierarchy \"lsm:lsm_hw\"" {  } { { "data_path.vhdl" "lsm_hw" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num lsm.vhdl(36) " "VHDL Process Statement warning at lsm.vhdl(36): signal \"num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lsm.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|lsm:lsm_hw"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num lsm.vhdl(40) " "VHDL Process Statement warning at lsm.vhdl(40): signal \"num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lsm.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|lsm:lsm_hw"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "num lsm.vhdl(33) " "VHDL Process Statement warning at lsm.vhdl(33): inferring latch(es) for signal or variable \"num\", which holds its previous value in one or more paths through the process" {  } { { "lsm.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|lsm:lsm_hw"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "valid lsm.vhdl(33) " "VHDL Process Statement warning at lsm.vhdl(33): inferring latch(es) for signal or variable \"valid\", which holds its previous value in one or more paths through the process" {  } { { "lsm.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|lsm:lsm_hw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid lsm.vhdl(33) " "Inferred latch for \"valid\" at lsm.vhdl(33)" {  } { { "lsm.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|lsm:lsm_hw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[0\] lsm.vhdl(33) " "Inferred latch for \"num\[0\]\" at lsm.vhdl(33)" {  } { { "lsm.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|lsm:lsm_hw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[1\] lsm.vhdl(33) " "Inferred latch for \"num\[1\]\" at lsm.vhdl(33)" {  } { { "lsm.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|lsm:lsm_hw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[2\] lsm.vhdl(33) " "Inferred latch for \"num\[2\]\" at lsm.vhdl(33)" {  } { { "lsm.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 "|data_path|lsm:lsm_hw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_mem ram_mem:ram_memory " "Elaborating entity \"ram_mem\" for hierarchy \"ram_mem:ram_memory\"" {  } { { "data_path.vhdl" "ram_memory" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650214931240 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset ram_mem.vhdl(32) " "VHDL Process Statement warning at ram_mem.vhdl(32): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram_mem.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/ram_mem.vhdl" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650214931256 "|data_path|ram_mem:ram_memory"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1650214932288 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:alu_ent\|dest\[0\] alu:alu_ent\|dest_temp\[0\] " "Duplicate LATCH primitive \"alu:alu_ent\|dest\[0\]\" merged with LATCH primitive \"alu:alu_ent\|dest_temp\[0\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650214932356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:alu_ent\|dest\[2\] alu:alu_ent\|dest_temp\[0\] " "Duplicate LATCH primitive \"alu:alu_ent\|dest\[2\]\" merged with LATCH primitive \"alu:alu_ent\|dest_temp\[0\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650214932356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:alu_ent\|dest_temp\[2\] alu:alu_ent\|dest_temp\[0\] " "Duplicate LATCH primitive \"alu:alu_ent\|dest_temp\[2\]\" merged with LATCH primitive \"alu:alu_ent\|dest_temp\[0\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650214932356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:alu_ent\|dest\[6\] alu:alu_ent\|dest_temp\[0\] " "Duplicate LATCH primitive \"alu:alu_ent\|dest\[6\]\" merged with LATCH primitive \"alu:alu_ent\|dest_temp\[0\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650214932356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:alu_ent\|dest_temp\[6\] alu:alu_ent\|dest_temp\[0\] " "Duplicate LATCH primitive \"alu:alu_ent\|dest_temp\[6\]\" merged with LATCH primitive \"alu:alu_ent\|dest_temp\[0\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650214932356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:alu_ent\|dest\[5\] alu:alu_ent\|dest_temp\[0\] " "Duplicate LATCH primitive \"alu:alu_ent\|dest\[5\]\" merged with LATCH primitive \"alu:alu_ent\|dest_temp\[0\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650214932356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:alu_ent\|dest_temp\[5\] alu:alu_ent\|dest_temp\[0\] " "Duplicate LATCH primitive \"alu:alu_ent\|dest_temp\[5\]\" merged with LATCH primitive \"alu:alu_ent\|dest_temp\[0\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650214932356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:alu_ent\|dest\[3\] alu:alu_ent\|dest_temp\[0\] " "Duplicate LATCH primitive \"alu:alu_ent\|dest\[3\]\" merged with LATCH primitive \"alu:alu_ent\|dest_temp\[0\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650214932356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:alu_ent\|dest_temp\[3\] alu:alu_ent\|dest_temp\[0\] " "Duplicate LATCH primitive \"alu:alu_ent\|dest_temp\[3\]\" merged with LATCH primitive \"alu:alu_ent\|dest_temp\[0\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650214932356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:alu_ent\|dest\[4\] alu:alu_ent\|dest_temp\[0\] " "Duplicate LATCH primitive \"alu:alu_ent\|dest\[4\]\" merged with LATCH primitive \"alu:alu_ent\|dest_temp\[0\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650214932356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:alu_ent\|dest_temp\[4\] alu:alu_ent\|dest_temp\[0\] " "Duplicate LATCH primitive \"alu:alu_ent\|dest_temp\[4\]\" merged with LATCH primitive \"alu:alu_ent\|dest_temp\[0\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650214932356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:alu_ent\|dest\[7\] alu:alu_ent\|dest_temp\[0\] " "Duplicate LATCH primitive \"alu:alu_ent\|dest\[7\]\" merged with LATCH primitive \"alu:alu_ent\|dest_temp\[0\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650214932356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:alu_ent\|dest_temp\[7\] alu:alu_ent\|dest_temp\[0\] " "Duplicate LATCH primitive \"alu:alu_ent\|dest_temp\[7\]\" merged with LATCH primitive \"alu:alu_ent\|dest_temp\[0\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650214932356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:alu_ent\|dest\[13\] alu:alu_ent\|dest_temp\[0\] " "Duplicate LATCH primitive \"alu:alu_ent\|dest\[13\]\" merged with LATCH primitive \"alu:alu_ent\|dest_temp\[0\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650214932356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:alu_ent\|dest_temp\[13\] alu:alu_ent\|dest_temp\[0\] " "Duplicate LATCH primitive \"alu:alu_ent\|dest_temp\[13\]\" merged with LATCH primitive \"alu:alu_ent\|dest_temp\[0\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650214932356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:alu_ent\|dest\[11\] alu:alu_ent\|dest_temp\[0\] " "Duplicate LATCH primitive \"alu:alu_ent\|dest\[11\]\" merged with LATCH primitive \"alu:alu_ent\|dest_temp\[0\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650214932356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:alu_ent\|dest_temp\[11\] alu:alu_ent\|dest_temp\[0\] " "Duplicate LATCH primitive \"alu:alu_ent\|dest_temp\[11\]\" merged with LATCH primitive \"alu:alu_ent\|dest_temp\[0\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650214932356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:alu_ent\|dest\[10\] alu:alu_ent\|dest_temp\[0\] " "Duplicate LATCH primitive \"alu:alu_ent\|dest\[10\]\" merged with LATCH primitive \"alu:alu_ent\|dest_temp\[0\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650214932356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:alu_ent\|dest_temp\[10\] alu:alu_ent\|dest_temp\[0\] " "Duplicate LATCH primitive \"alu:alu_ent\|dest_temp\[10\]\" merged with LATCH primitive \"alu:alu_ent\|dest_temp\[0\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650214932356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:alu_ent\|dest\[9\] alu:alu_ent\|dest_temp\[0\] " "Duplicate LATCH primitive \"alu:alu_ent\|dest\[9\]\" merged with LATCH primitive \"alu:alu_ent\|dest_temp\[0\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650214932356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:alu_ent\|dest_temp\[9\] alu:alu_ent\|dest_temp\[0\] " "Duplicate LATCH primitive \"alu:alu_ent\|dest_temp\[9\]\" merged with LATCH primitive \"alu:alu_ent\|dest_temp\[0\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650214932356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:alu_ent\|dest\[8\] alu:alu_ent\|dest_temp\[0\] " "Duplicate LATCH primitive \"alu:alu_ent\|dest\[8\]\" merged with LATCH primitive \"alu:alu_ent\|dest_temp\[0\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650214932356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:alu_ent\|dest_temp\[8\] alu:alu_ent\|dest_temp\[0\] " "Duplicate LATCH primitive \"alu:alu_ent\|dest_temp\[8\]\" merged with LATCH primitive \"alu:alu_ent\|dest_temp\[0\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650214932356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:alu_ent\|dest\[15\] alu:alu_ent\|dest_temp\[0\] " "Duplicate LATCH primitive \"alu:alu_ent\|dest\[15\]\" merged with LATCH primitive \"alu:alu_ent\|dest_temp\[0\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650214932356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:alu_ent\|dest_temp\[15\] alu:alu_ent\|dest_temp\[0\] " "Duplicate LATCH primitive \"alu:alu_ent\|dest_temp\[15\]\" merged with LATCH primitive \"alu:alu_ent\|dest_temp\[0\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650214932356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:alu_ent\|dest\[14\] alu:alu_ent\|dest_temp\[0\] " "Duplicate LATCH primitive \"alu:alu_ent\|dest\[14\]\" merged with LATCH primitive \"alu:alu_ent\|dest_temp\[0\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650214932356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:alu_ent\|dest_temp\[14\] alu:alu_ent\|dest_temp\[0\] " "Duplicate LATCH primitive \"alu:alu_ent\|dest_temp\[14\]\" merged with LATCH primitive \"alu:alu_ent\|dest_temp\[0\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650214932356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:alu_ent\|dest\[12\] alu:alu_ent\|dest_temp\[0\] " "Duplicate LATCH primitive \"alu:alu_ent\|dest\[12\]\" merged with LATCH primitive \"alu:alu_ent\|dest_temp\[0\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650214932356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:alu_ent\|dest_temp\[12\] alu:alu_ent\|dest_temp\[0\] " "Duplicate LATCH primitive \"alu:alu_ent\|dest_temp\[12\]\" merged with LATCH primitive \"alu:alu_ent\|dest_temp\[0\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650214932356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:alu_ent\|dest\[1\] alu:alu_ent\|dest_temp\[0\] " "Duplicate LATCH primitive \"alu:alu_ent\|dest\[1\]\" merged with LATCH primitive \"alu:alu_ent\|dest_temp\[0\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650214932356 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:alu_ent\|dest_temp\[1\] alu:alu_ent\|dest_temp\[0\] " "Duplicate LATCH primitive \"alu:alu_ent\|dest_temp\[1\]\" merged with LATCH primitive \"alu:alu_ent\|dest_temp\[0\]\"" {  } { { "alu.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/alu.vhdl" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1650214932356 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1650214932356 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[1\] GND " "Pin \"flags\[1\]\" is stuck at GND" {  } { { "data_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650214932541 "|data_path|flags[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op_code\[0\] GND " "Pin \"op_code\[0\]\" is stuck at GND" {  } { { "data_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650214932541 "|data_path|op_code[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op_code\[1\] GND " "Pin \"op_code\[1\]\" is stuck at GND" {  } { { "data_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650214932541 "|data_path|op_code[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op_code\[2\] GND " "Pin \"op_code\[2\]\" is stuck at GND" {  } { { "data_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650214932541 "|data_path|op_code[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op_code\[3\] GND " "Pin \"op_code\[3\]\" is stuck at GND" {  } { { "data_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650214932541 "|data_path|op_code[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[0\] GND " "Pin \"condition\[0\]\" is stuck at GND" {  } { { "data_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650214932541 "|data_path|condition[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "condition\[1\] GND " "Pin \"condition\[1\]\" is stuck at GND" {  } { { "data_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650214932541 "|data_path|condition[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650214932541 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650214932673 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650214933311 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650214933311 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "data_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650214933455 "|data_path|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T\[11\] " "No output dependent on input pin \"T\[11\]\"" {  } { { "data_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650214933455 "|data_path|T[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T\[15\] " "No output dependent on input pin \"T\[15\]\"" {  } { { "data_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650214933455 "|data_path|T[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T\[20\] " "No output dependent on input pin \"T\[20\]\"" {  } { { "data_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650214933455 "|data_path|T[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T\[21\] " "No output dependent on input pin \"T\[21\]\"" {  } { { "data_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650214933455 "|data_path|T[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T\[28\] " "No output dependent on input pin \"T\[28\]\"" {  } { { "data_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650214933455 "|data_path|T[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T\[17\] " "No output dependent on input pin \"T\[17\]\"" {  } { { "data_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650214933455 "|data_path|T[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T\[18\] " "No output dependent on input pin \"T\[18\]\"" {  } { { "data_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650214933455 "|data_path|T[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "T\[12\] " "No output dependent on input pin \"T\[12\]\"" {  } { { "data_path.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/data_path.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650214933455 "|data_path|T[12]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1650214933455 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1112 " "Implemented 1112 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650214933471 ""} { "Info" "ICUT_CUT_TM_OPINS" "137 " "Implemented 137 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650214933471 ""} { "Info" "ICUT_CUT_TM_LCELLS" "943 " "Implemented 943 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650214933471 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650214933471 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650214933502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 17 22:32:13 2022 " "Processing ended: Sun Apr 17 22:32:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650214933502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650214933502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650214933502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650214933502 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1650214934974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650214934974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 22:32:14 2022 " "Processing started: Sun Apr 17 22:32:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650214934974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1650214934974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Risc_Multicycle_Quartus -c Risc_Multicycle_Quartus " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Risc_Multicycle_Quartus -c Risc_Multicycle_Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1650214934974 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1650214935159 ""}
{ "Info" "0" "" "Project  = Risc_Multicycle_Quartus" {  } {  } 0 0 "Project  = Risc_Multicycle_Quartus" 0 0 "Fitter" 0 0 1650214935159 ""}
{ "Info" "0" "" "Revision = Risc_Multicycle_Quartus" {  } {  } 0 0 "Revision = Risc_Multicycle_Quartus" 0 0 "Fitter" 0 0 1650214935159 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1650214935307 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1650214935307 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Risc_Multicycle_Quartus 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"Risc_Multicycle_Quartus\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1650214935338 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650214935391 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650214935391 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1650214936039 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1650214936124 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1650214936378 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "169 169 " "No exact pin location assignment(s) for 169 pins of 169 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1650214936710 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1650214946673 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 544 global CLKCTRL_G10 " "clock~inputCLKENA0 with 544 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1650214947495 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1650214947495 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650214947497 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1650214947517 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650214947517 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650214947527 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1650214947527 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1650214947527 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1650214947527 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1650214947527 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1650214947527 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1650214947527 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650214947753 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "133 " "The Timing Analyzer is analyzing 133 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1650214957865 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Risc_Multicycle_Quartus.sdc " "Synopsys Design Constraints File file not found: 'Risc_Multicycle_Quartus.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1650214957865 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1650214957865 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lsm_hw\|num\[0\]~2\|combout " "Node \"lsm_hw\|num\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650214957880 ""} { "Warning" "WSTA_SCC_NODE" "lsm_hw\|num\[0\]~2\|dataa " "Node \"lsm_hw\|num\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650214957880 ""}  } { { "lsm.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1650214957880 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lsm_hw\|num\[0\]~2  from: datab  to: combout " "Cell: lsm_hw\|num\[0\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650214957880 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1650214957880 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1650214957896 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1650214957896 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1650214957912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1650214957949 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1650214958297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:15 " "Fitter placement preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650214973140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1650214984223 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1650215000273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:16 " "Fitter placement operations ending: elapsed time is 00:00:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650215000273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1650215003598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1650215015101 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1650215015101 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1650215038087 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1650215038087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:26 " "Fitter routing operations ending: elapsed time is 00:00:26" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650215038089 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.28 " "Total time spent on timing analysis during the Fitter is 5.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1650215042614 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1650215042683 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1650215044541 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1650215044557 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1650215047779 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:17 " "Fitter post-fit operations ending: elapsed time is 00:00:17" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650215059229 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/output_files/Risc_Multicycle_Quartus.fit.smsg " "Generated suppressed messages file D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/output_files/Risc_Multicycle_Quartus.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1650215060015 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6657 " "Peak virtual memory: 6657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650215061377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 17 22:34:21 2022 " "Processing ended: Sun Apr 17 22:34:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650215061377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:07 " "Elapsed time: 00:02:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650215061377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:09 " "Total CPU time (on all processors): 00:04:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650215061377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1650215061377 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1650215063073 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650215063074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 22:34:22 2022 " "Processing started: Sun Apr 17 22:34:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650215063074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1650215063074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Risc_Multicycle_Quartus -c Risc_Multicycle_Quartus " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Risc_Multicycle_Quartus -c Risc_Multicycle_Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1650215063074 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1650215064202 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1650215074302 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650215074920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 17 22:34:34 2022 " "Processing ended: Sun Apr 17 22:34:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650215074920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650215074920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650215074920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1650215074920 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1650215075684 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1650215076389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650215076389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 22:34:36 2022 " "Processing started: Sun Apr 17 22:34:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650215076389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1650215076389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Risc_Multicycle_Quartus -c Risc_Multicycle_Quartus " "Command: quartus_sta Risc_Multicycle_Quartus -c Risc_Multicycle_Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1650215076389 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1650215076548 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1650215077456 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1650215077456 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650215077509 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650215077509 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "133 " "The Timing Analyzer is analyzing 133 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1650215078285 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Risc_Multicycle_Quartus.sdc " "Synopsys Design Constraints File file not found: 'Risc_Multicycle_Quartus.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1650215078353 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1650215078353 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650215078353 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name T\[24\] T\[24\] " "create_clock -period 1.000 -name T\[24\] T\[24\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650215078353 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name T\[25\] T\[25\] " "create_clock -period 1.000 -name T\[25\] T\[25\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650215078353 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name T\[16\] T\[16\] " "create_clock -period 1.000 -name T\[16\] T\[16\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650215078353 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650215078353 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lsm_hw\|num\[0\]~2\|combout " "Node \"lsm_hw\|num\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650215078353 ""} { "Warning" "WSTA_SCC_NODE" "lsm_hw\|num\[0\]~2\|datad " "Node \"lsm_hw\|num\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650215078353 ""}  } { { "lsm.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/lsm.vhdl" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1650215078353 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lsm_hw\|num\[0\]~2  from: dataf  to: combout " "Cell: lsm_hw\|num\[0\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650215078353 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1650215078353 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1650215078353 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650215078353 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1650215078369 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1650215078369 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1650215078542 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650215078542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.054 " "Worst-case setup slack is -7.054" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215078544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215078544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.054           -3069.549 clock  " "   -7.054           -3069.549 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215078544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.431            -709.034 T\[25\]  " "   -6.431            -709.034 T\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215078544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.010            -651.142 T\[24\]  " "   -6.010            -651.142 T\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215078544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.362              -2.362 T\[16\]  " "   -2.362              -2.362 T\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215078544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650215078544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.523 " "Worst-case hold slack is 0.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215078560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215078560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523               0.000 clock  " "    0.523               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215078560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.231               0.000 T\[16\]  " "    1.231               0.000 T\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215078560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.259               0.000 T\[24\]  " "    1.259               0.000 T\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215078560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.469               0.000 T\[25\]  " "    1.469               0.000 T\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215078560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650215078560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.888 " "Worst-case recovery slack is -3.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215078567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215078567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.888              -7.756 T\[25\]  " "   -3.888              -7.756 T\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215078567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650215078567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.466 " "Worst-case removal slack is 1.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215078573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215078573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.466               0.000 T\[25\]  " "    1.466               0.000 T\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215078573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650215078573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215078577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215078577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -607.026 clock  " "   -0.724            -607.026 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215078577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.047              -0.048 T\[25\]  " "   -0.047              -0.048 T\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215078577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.022              -0.025 T\[24\]  " "   -0.022              -0.025 T\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215078577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 T\[16\]  " "    0.200               0.000 T\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215078577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650215078577 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1650215078617 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1650215078674 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1650215082307 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lsm_hw\|num\[0\]~2  from: dataf  to: combout " "Cell: lsm_hw\|num\[0\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650215082551 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1650215082551 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650215082551 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1650215082574 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650215082574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.882 " "Worst-case setup slack is -6.882" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215082576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215082576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.882           -2900.427 clock  " "   -6.882           -2900.427 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215082576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.507            -726.228 T\[25\]  " "   -6.507            -726.228 T\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215082576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.902            -658.873 T\[24\]  " "   -5.902            -658.873 T\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215082576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.229              -2.229 T\[16\]  " "   -2.229              -2.229 T\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215082576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650215082576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.551 " "Worst-case hold slack is 0.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215082590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215082590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.551               0.000 clock  " "    0.551               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215082590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.021               0.000 T\[16\]  " "    1.021               0.000 T\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215082590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.042               0.000 T\[24\]  " "    1.042               0.000 T\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215082590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.393               0.000 T\[25\]  " "    1.393               0.000 T\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215082590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650215082590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.842 " "Worst-case recovery slack is -3.842" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215082598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215082598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.842              -7.599 T\[25\]  " "   -3.842              -7.599 T\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215082598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650215082598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.320 " "Worst-case removal slack is 1.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215082606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215082606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.320               0.000 T\[25\]  " "    1.320               0.000 T\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215082606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650215082606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215082609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215082609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -606.776 clock  " "   -0.724            -606.776 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215082609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.105              -0.547 T\[24\]  " "   -0.105              -0.547 T\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215082609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.060              -0.128 T\[25\]  " "   -0.060              -0.128 T\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215082609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 T\[16\]  " "    0.180               0.000 T\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215082609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650215082609 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1650215082642 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1650215082976 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1650215085098 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lsm_hw\|num\[0\]~2  from: dataf  to: combout " "Cell: lsm_hw\|num\[0\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650215085227 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1650215085227 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650215085228 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1650215085240 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650215085240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.283 " "Worst-case setup slack is -3.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.283           -1403.377 clock  " "   -3.283           -1403.377 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.613            -277.450 T\[25\]  " "   -2.613            -277.450 T\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.495            -259.548 T\[24\]  " "   -2.495            -259.548 T\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.563              -0.563 T\[16\]  " "   -0.563              -0.563 T\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650215085243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.246 " "Worst-case hold slack is 0.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 clock  " "    0.246               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.551               0.000 T\[25\]  " "    0.551               0.000 T\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.566               0.000 T\[16\]  " "    0.566               0.000 T\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.581               0.000 T\[24\]  " "    0.581               0.000 T\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650215085256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.470 " "Worst-case recovery slack is -1.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.470              -2.918 T\[25\]  " "   -1.470              -2.918 T\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650215085263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.674 " "Worst-case removal slack is 0.674" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.674               0.000 T\[25\]  " "    0.674               0.000 T\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650215085266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.335 " "Worst-case minimum pulse width slack is -0.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.335             -21.854 T\[25\]  " "   -0.335             -21.854 T\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.310             -20.363 T\[24\]  " "   -0.310             -20.363 T\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090             -45.680 clock  " "   -0.090             -45.680 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.065              -0.188 T\[16\]  " "   -0.065              -0.188 T\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085274 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650215085274 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1650215085306 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lsm_hw\|num\[0\]~2  from: dataf  to: combout " "Cell: lsm_hw\|num\[0\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650215085583 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1650215085583 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650215085584 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1650215085597 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650215085597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.967 " "Worst-case setup slack is -2.967" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.967           -1254.116 clock  " "   -2.967           -1254.116 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.238            -236.452 T\[25\]  " "   -2.238            -236.452 T\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.150            -222.649 T\[24\]  " "   -2.150            -222.649 T\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.393              -0.393 T\[16\]  " "   -0.393              -0.393 T\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650215085600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.232 " "Worst-case hold slack is 0.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 clock  " "    0.232               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.481               0.000 T\[16\]  " "    0.481               0.000 T\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.510               0.000 T\[25\]  " "    0.510               0.000 T\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.529               0.000 T\[24\]  " "    0.529               0.000 T\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650215085616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.155 " "Worst-case recovery slack is -1.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.155              -2.307 T\[25\]  " "   -1.155              -2.307 T\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650215085624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.493 " "Worst-case removal slack is 0.493" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 T\[25\]  " "    0.493               0.000 T\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650215085628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.268 " "Worst-case minimum pulse width slack is -0.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.268             -17.712 T\[25\]  " "   -0.268             -17.712 T\[25\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.244             -16.012 T\[24\]  " "   -0.244             -16.012 T\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.089             -45.433 clock  " "   -0.089             -45.433 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.058              -0.160 T\[16\]  " "   -0.058              -0.160 T\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650215085634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650215085634 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650215088945 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650215088953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5213 " "Peak virtual memory: 5213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650215089095 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 17 22:34:49 2022 " "Processing ended: Sun Apr 17 22:34:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650215089095 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650215089095 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650215089095 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1650215089095 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1650215090349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650215090349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 22:34:50 2022 " "Processing started: Sun Apr 17 22:34:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650215090349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1650215090349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Risc_Multicycle_Quartus -c Risc_Multicycle_Quartus " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Risc_Multicycle_Quartus -c Risc_Multicycle_Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1650215090349 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1650215091587 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Risc_Multicycle_Quartus.vho D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/simulation/modelsim/ simulation " "Generated file Risc_Multicycle_Quartus.vho in folder \"D:/Files/EE309/project/RISC_MulticycleProcessor/QuartusProj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1650215091820 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650215091882 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 17 22:34:51 2022 " "Processing ended: Sun Apr 17 22:34:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650215091882 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650215091882 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650215091882 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1650215091882 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 72 s " "Quartus Prime Full Compilation was successful. 0 errors, 72 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1650215092599 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650215288525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650215288525 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 22:38:08 2022 " "Processing started: Sun Apr 17 22:38:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650215288525 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1650215288525 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Risc_Multicycle_Quartus -c Risc_Multicycle_Quartus --netlist_type=sgate " "Command: quartus_npp Risc_Multicycle_Quartus -c Risc_Multicycle_Quartus --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1650215288525 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1650215288741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4548 " "Peak virtual memory: 4548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650215288841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 17 22:38:08 2022 " "Processing ended: Sun Apr 17 22:38:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650215288841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650215288841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650215288841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1650215288841 ""}
