#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Feb  5 19:10:42 2025
# Process ID         : 21335
# Current directory  : /home/mirai/Documents/Projects/Aging-main/vivado_project/aging-study/aging-study.runs/design_1_BinToBCD_0_0_synth_1
# Command line       : vivado -log design_1_BinToBCD_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_BinToBCD_0_0.tcl
# Log file           : /home/mirai/Documents/Projects/Aging-main/vivado_project/aging-study/aging-study.runs/design_1_BinToBCD_0_0_synth_1/design_1_BinToBCD_0_0.vds
# Journal file       : /home/mirai/Documents/Projects/Aging-main/vivado_project/aging-study/aging-study.runs/design_1_BinToBCD_0_0_synth_1/vivado.jou
# Running On         : pop-os
# Platform           : Pop
# Operating System   : Pop!_OS 22.04 LTS
# Processor Detail   : 11th Gen Intel(R) Core(TM) i5-11300H @ 3.10GHz
# CPU Frequency      : 4000.000 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 8100 MB
# Swap memory        : 12394 MB
# Total Virtual      : 20494 MB
# Available Virtual  : 14634 MB
#-----------------------------------------------------------
source design_1_BinToBCD_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/mirai/Downloads/Xilinx/Vivado/2024.2/data/ip'.
Command: synth_design -top design_1_BinToBCD_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21429
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1975.059 ; gain = 421.797 ; free physical = 462 ; free virtual = 9141
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_BinToBCD_0_0' [/home/mirai/Documents/Projects/Aging-main/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_BinToBCD_0_0/synth/design_1_BinToBCD_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'BinToBCD' [/home/mirai/Documents/Projects/Aging-main/vivado_project/aging-study/aging-study.srcs/sources_1/imports/Projects/aging_Nexys4DDR/aging_Nexys4DDR.srcs/sources_1/imports/new/BINtoBCD.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BinToBCD' (0#1) [/home/mirai/Documents/Projects/Aging-main/vivado_project/aging-study/aging-study.srcs/sources_1/imports/Projects/aging_Nexys4DDR/aging_Nexys4DDR.srcs/sources_1/imports/new/BINtoBCD.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_BinToBCD_0_0' (0#1) [/home/mirai/Documents/Projects/Aging-main/vivado_project/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_BinToBCD_0_0/synth/design_1_BinToBCD_0_0.v:53]
WARNING: [Synth 8-7129] Port bin[20] in module BinToBCD is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2050.996 ; gain = 497.734 ; free physical = 134 ; free virtual = 8747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2068.809 ; gain = 515.547 ; free physical = 128 ; free virtual = 8736
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2068.809 ; gain = 515.547 ; free physical = 128 ; free virtual = 8736
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2068.809 ; gain = 0.000 ; free physical = 135 ; free virtual = 8736
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2193.547 ; gain = 0.000 ; free physical = 136 ; free virtual = 8605
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2193.547 ; gain = 0.000 ; free physical = 137 ; free virtual = 8604
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2193.547 ; gain = 640.285 ; free physical = 146 ; free virtual = 8580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2201.551 ; gain = 648.289 ; free physical = 146 ; free virtual = 8580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2201.551 ; gain = 648.289 ; free physical = 147 ; free virtual = 8580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2201.551 ; gain = 648.289 ; free physical = 164 ; free virtual = 8578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 57    
+---Registers : 
	                4 Bit    Registers := 8     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 57    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port bin[20] in module design_1_BinToBCD_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2212.559 ; gain = 659.297 ; free physical = 196 ; free virtual = 7822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2217.559 ; gain = 664.297 ; free physical = 257 ; free virtual = 7947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2217.559 ; gain = 664.297 ; free physical = 257 ; free virtual = 7947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2278.613 ; gain = 725.352 ; free physical = 230 ; free virtual = 7902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2396.426 ; gain = 843.164 ; free physical = 364 ; free virtual = 7820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2396.426 ; gain = 843.164 ; free physical = 364 ; free virtual = 7820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2396.426 ; gain = 843.164 ; free physical = 356 ; free virtual = 7813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2396.426 ; gain = 843.164 ; free physical = 356 ; free virtual = 7813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2396.426 ; gain = 843.164 ; free physical = 356 ; free virtual = 7813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2396.426 ; gain = 843.164 ; free physical = 356 ; free virtual = 7813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     9|
|2     |LUT3 |     6|
|3     |LUT4 |    17|
|4     |LUT5 |    19|
|5     |LUT6 |   118|
|6     |FDRE |    26|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2396.426 ; gain = 843.164 ; free physical = 356 ; free virtual = 7813
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2396.426 ; gain = 718.426 ; free physical = 331 ; free virtual = 7813
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2396.434 ; gain = 843.164 ; free physical = 329 ; free virtual = 7812
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2396.434 ; gain = 0.000 ; free physical = 288 ; free virtual = 7805
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2452.453 ; gain = 0.000 ; free physical = 1242 ; free virtual = 9232
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: aa510070
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:46 . Memory (MB): peak = 2452.453 ; gain = 1007.770 ; free physical = 1232 ; free virtual = 9233
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1191.794; main = 1063.894; forked = 283.929
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3160.824; main = 2452.457; forked = 948.262
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2476.465 ; gain = 0.000 ; free physical = 1229 ; free virtual = 9232
INFO: [Common 17-1381] The checkpoint '/home/mirai/Documents/Projects/Aging-main/vivado_project/aging-study/aging-study.runs/design_1_BinToBCD_0_0_synth_1/design_1_BinToBCD_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_BinToBCD_0_0_utilization_synth.rpt -pb design_1_BinToBCD_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 19:11:34 2025...
