Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 07:45:38 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_84/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.085        0.000                      0                 1407        0.016        0.000                      0                 1407        1.825        0.000                       0                  1408  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.100}        4.200           238.095         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.085        0.000                      0                 1407        0.016        0.000                      0                 1407        1.825        0.000                       0                  1408  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.825ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 demux/sel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            demux/sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (vclock rise@4.200ns - vclock rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 1.998ns (49.627%)  route 2.028ns (50.373%))
  Logic Levels:           19  (CARRY8=10 LUT2=2 LUT3=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.284ns = ( 6.484 - 4.200 ) 
    Source Clock Delay      (SCD):    2.779ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.833ns (routing 0.958ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.871ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1407, routed)        1.833     2.779    demux/CLK
    SLICE_X96Y498        FDRE                                         r  demux/sel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y498        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.858 r  demux/sel_reg[6]/Q
                         net (fo=47, routed)          0.218     3.076    demux/sel[6]
    SLICE_X97Y498        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.235 r  demux/sel_reg[8]_i_6/CO[7]
                         net (fo=1, routed)           0.026     3.261    demux/sel_reg[8]_i_6_n_0
    SLICE_X97Y499        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.313 r  demux/sel_reg[8]_i_20/CO[0]
                         net (fo=39, routed)          0.269     3.582    p_1_in[9]
    SLICE_X96Y496        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     3.706 r  sel[8]_i_220/O
                         net (fo=1, routed)           0.009     3.715    demux/sel[8]_i_176[1]
    SLICE_X96Y496        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[5])
                                                      0.195     3.910 f  demux/sel_reg[8]_i_195/CO[5]
                         net (fo=30, routed)          0.277     4.187    demux_n_9
    SLICE_X97Y495        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.066     4.253 r  sel[8]_i_139/O
                         net (fo=2, routed)           0.099     4.352    sel[8]_i_139_n_0
    SLICE_X97Y493        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     4.403 r  sel[8]_i_146/O
                         net (fo=1, routed)           0.025     4.428    demux/sel[8]_i_73_0[2]
    SLICE_X97Y493        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     4.591 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     4.617    demux/sel_reg[8]_i_81_n_0
    SLICE_X97Y494        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.693 r  demux/sel_reg[8]_i_77/O[1]
                         net (fo=2, routed)           0.231     4.924    demux_n_89
    SLICE_X99Y495        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     4.975 r  sel[8]_i_32/O
                         net (fo=2, routed)           0.140     5.115    sel[8]_i_32_n_0
    SLICE_X98Y494        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     5.164 r  sel[8]_i_40/O
                         net (fo=1, routed)           0.011     5.175    demux/sel[8]_i_25_0[5]
    SLICE_X98Y494        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.330 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, routed)           0.026     5.356    demux/sel_reg[8]_i_19_n_0
    SLICE_X98Y495        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.432 r  demux/sel_reg[8]_i_22/O[1]
                         net (fo=4, routed)           0.245     5.677    demux_n_103
    SLICE_X99Y497        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     5.729 r  sel[8]_i_28/O
                         net (fo=1, routed)           0.016     5.745    sel[8]_i_28_n_0
    SLICE_X99Y497        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.117     5.862 r  sel_reg[8]_i_18/O[2]
                         net (fo=1, routed)           0.126     5.988    sel_reg[8]_i_18_n_13
    SLICE_X98Y497        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     6.077 r  sel[8]_i_10/O
                         net (fo=1, routed)           0.011     6.088    demux/sel_reg[5]_0[4]
    SLICE_X98Y497        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     6.243 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     6.269    demux/sel_reg[8]_i_4_n_0
    SLICE_X98Y498        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     6.345 r  demux/sel_reg[8]_i_5/O[1]
                         net (fo=10, routed)          0.137     6.482    demux/sel_reg[8]_i_5_n_14
    SLICE_X98Y499        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     6.571 r  demux/sel[3]_i_2/O
                         net (fo=4, routed)           0.061     6.632    demux/sel[3]_i_2_n_0
    SLICE_X98Y499        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     6.756 r  demux/sel[1]_i_1/O
                         net (fo=1, routed)           0.049     6.805    demux/sel20_in[1]
    SLICE_X98Y499        FDRE                                         r  demux/sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.200     4.200 r  
    AP13                                              0.000     4.200 r  clk (IN)
                         net (fo=0)                   0.000     4.200    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.545 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.545    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.545 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.832    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.856 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1407, routed)        1.628     6.484    demux/CLK
    SLICE_X98Y499        FDRE                                         r  demux/sel_reg[1]/C
                         clock pessimism              0.417     6.901    
                         clock uncertainty           -0.035     6.865    
    SLICE_X98Y499        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     6.890    demux/sel_reg[1]
  -------------------------------------------------------------------
                         required time                          6.890    
                         arrival time                          -6.805    
  -------------------------------------------------------------------
                         slack                                  0.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 demux/genblk1[113].z_reg[113][3]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            genblk1[113].reg_in/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.059ns (45.038%)  route 0.072ns (54.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.790ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Net Delay (Source):      1.615ns (routing 0.871ns, distribution 0.744ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.958ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1407, routed)        1.615     2.271    demux/CLK
    SLICE_X94Y483        FDRE                                         r  demux/genblk1[113].z_reg[113][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y483        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.330 r  demux/genblk1[113].z_reg[113][3]/Q
                         net (fo=1, routed)           0.072     2.402    genblk1[113].reg_in/D[3]
    SLICE_X94Y482        FDRE                                         r  genblk1[113].reg_in/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1407, routed)        1.844     2.790    genblk1[113].reg_in/CLK
    SLICE_X94Y482        FDRE                                         r  genblk1[113].reg_in/reg_out_reg[3]/C
                         clock pessimism             -0.467     2.323    
    SLICE_X94Y482        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     2.385    genblk1[113].reg_in/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.016    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.100 }
Period(ns):         4.200
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.200       2.910      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.100       1.825      SLICE_X90Y480   genblk1[101].reg_in/reg_out_reg[7]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.100       1.825      SLICE_X105Y478  demux/genblk1[259].z_reg[259][5]/C



