

================================================================
== Vitis HLS Report for 'Cipher_Stream'
================================================================
* Date:           Wed Dec 29 21:51:09 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        aes
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.566 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+---------+---------+----------+----------+-----+-----+----------+
        |                   |        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |      Instance     | Module |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-------------------+--------+---------+---------+----------+----------+-----+-----+----------+
        |grp_Cipher_fu_216  |Cipher  |      227|      227|  2.270 us|  2.270 us|   17|   17|  dataflow|
        +-------------------+--------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_85_1  |        ?|        ?|       261|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    106|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |      172|    -|   71132|  68170|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    267|    -|
|Register         |        -|    -|     486|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      172|    0|   71618|  68543|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       61|    0|      67|    128|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+-------+-------+-----+
    |      Instance     |     Module    | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-------------------+---------------+---------+----+-------+-------+-----+
    |grp_Cipher_fu_216  |Cipher         |      150|   0|  70146|  67232|    0|
    |control_s_axi_U    |control_s_axi  |       22|   0|    986|    938|    0|
    +-------------------+---------------+---------+----+-------+-------+-----+
    |Total              |               |      172|   0|  71132|  68170|    0|
    +-------------------+---------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln85_fu_295_p2                  |         +|   0|  0|  71|          64|           1|
    |icmp_ln85_fu_301_p2                 |      icmp|   0|  0|  29|          64|          64|
    |ap_block_state2                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_Cipher_fu_216_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_Cipher_fu_216_ap_ready  |        or|   0|  0|   2|           1|           1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 106|         131|          68|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                 |  159|         36|    1|         36|
    |i_reg_205                 |    9|          2|   64|        128|
    |in_V_TDATA_blk_n          |    9|          2|    1|          2|
    |out_V_TDATA_blk_n         |    9|          2|    1|          2|
    |out_V_TDATA_int_regslice  |   81|         17|    8|        136|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     |  267|         59|   75|        304|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |add_ln85_reg_471                        |  64|   0|   64|          0|
    |ap_CS_fsm                               |  35|   0|   35|          0|
    |ap_sync_reg_grp_Cipher_fu_216_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_Cipher_fu_216_ap_ready  |   1|   0|    1|          0|
    |grp_Cipher_fu_216_ap_start_reg          |   1|   0|    1|          0|
    |i_reg_205                               |  64|   0|   64|          0|
    |in_buffer_0_reg_479                     |   8|   0|    8|          0|
    |in_buffer_10_reg_529                    |   8|   0|    8|          0|
    |in_buffer_11_reg_534                    |   8|   0|    8|          0|
    |in_buffer_12_reg_539                    |   8|   0|    8|          0|
    |in_buffer_13_reg_544                    |   8|   0|    8|          0|
    |in_buffer_14_reg_549                    |   8|   0|    8|          0|
    |in_buffer_15_reg_554                    |   8|   0|    8|          0|
    |in_buffer_1_reg_484                     |   8|   0|    8|          0|
    |in_buffer_2_reg_489                     |   8|   0|    8|          0|
    |in_buffer_3_reg_494                     |   8|   0|    8|          0|
    |in_buffer_4_reg_499                     |   8|   0|    8|          0|
    |in_buffer_5_reg_504                     |   8|   0|    8|          0|
    |in_buffer_6_reg_509                     |   8|   0|    8|          0|
    |in_buffer_7_reg_514                     |   8|   0|    8|          0|
    |in_buffer_8_reg_519                     |   8|   0|    8|          0|
    |in_buffer_9_reg_524                     |   8|   0|    8|          0|
    |length_read_reg_370                     |  64|   0|   64|          0|
    |out_buffer_0_fu_122                     |   8|   0|    8|          0|
    |out_buffer_10_fu_162                    |   8|   0|    8|          0|
    |out_buffer_11_fu_166                    |   8|   0|    8|          0|
    |out_buffer_12_fu_170                    |   8|   0|    8|          0|
    |out_buffer_13_fu_174                    |   8|   0|    8|          0|
    |out_buffer_14_fu_178                    |   8|   0|    8|          0|
    |out_buffer_15_fu_182                    |   8|   0|    8|          0|
    |out_buffer_1_fu_126                     |   8|   0|    8|          0|
    |out_buffer_2_fu_130                     |   8|   0|    8|          0|
    |out_buffer_3_fu_134                     |   8|   0|    8|          0|
    |out_buffer_4_fu_138                     |   8|   0|    8|          0|
    |out_buffer_5_fu_142                     |   8|   0|    8|          0|
    |out_buffer_6_fu_146                     |   8|   0|    8|          0|
    |out_buffer_7_fu_150                     |   8|   0|    8|          0|
    |out_buffer_8_fu_154                     |   8|   0|    8|          0|
    |out_buffer_9_fu_158                     |   8|   0|    8|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 486|   0|  486|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_AWADDR   |   in|    8|       s_axi|        control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|        control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|        control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_ARADDR   |   in|    8|       s_axi|        control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|        control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|        control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|        control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  Cipher_Stream|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  Cipher_Stream|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  Cipher_Stream|  return value|
|in_V_TDATA             |   in|    8|        axis|           in_V|       pointer|
|in_V_TVALID            |   in|    1|        axis|           in_V|       pointer|
|in_V_TREADY            |  out|    1|        axis|           in_V|       pointer|
|out_V_TDATA            |  out|    8|        axis|          out_V|       pointer|
|out_V_TVALID           |  out|    1|        axis|          out_V|       pointer|
|out_V_TREADY           |   in|    1|        axis|          out_V|       pointer|
+-----------------------+-----+-----+------------+---------------+--------------+

