{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 16 18:13:15 2018 " "Info: Processing started: Wed May 16 18:13:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU_WITH_MEMORY --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU_WITH_MEMORY --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "move_sp " "Info: Assuming node \"move_sp\" is an undefined clock" {  } { { "STACK_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/STACK_TEST.bdf" { { 216 144 312 232 "move_sp" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "move_sp" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "PUSH " "Info: Assuming node \"PUSH\" is an undefined clock" {  } { { "STACK_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/STACK_TEST.bdf" { { 232 144 312 248 "PUSH" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "PUSH" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "move_sp register register STACK:inst\|STACK_POINTER_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_afi:auto_generated\|safe_q\[0\] STACK:inst\|STACK_POINTER_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_afi:auto_generated\|safe_q\[2\] 500.0 MHz Internal " "Info: Clock \"move_sp\" Internal fmax is restricted to 500.0 MHz between source register \"STACK:inst\|STACK_POINTER_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_afi:auto_generated\|safe_q\[0\]\" and destination register \"STACK:inst\|STACK_POINTER_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_afi:auto_generated\|safe_q\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.715 ns + Longest register register " "Info: + Longest register to register delay is 0.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns STACK:inst\|STACK_POINTER_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_afi:auto_generated\|safe_q\[0\] 1 REG LCFF_X38_Y19_N17 33 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y19_N17; Fanout = 33; REG Node = 'STACK:inst\|STACK_POINTER_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_afi:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_afi.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_afi.tdf" 64 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns STACK:inst\|STACK_POINTER_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_afi:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X38_Y19_N16 2 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X38_Y19_N16; Fanout = 2; COMB Node = 'STACK:inst\|STACK_POINTER_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_afi:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[0] STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_afi.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_afi.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.493 ns STACK:inst\|STACK_POINTER_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_afi:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X38_Y19_N18 1 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X38_Y19_N18; Fanout = 1; COMB Node = 'STACK:inst\|STACK_POINTER_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_afi:auto_generated\|counter_comb_bita1~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|counter_comb_bita0~COUT STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_afi.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_afi.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.618 ns STACK:inst\|STACK_POINTER_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_afi:auto_generated\|counter_comb_bita2 4 COMB LCCOMB_X38_Y19_N20 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 0.618 ns; Loc. = LCCOMB_X38_Y19_N20; Fanout = 1; COMB Node = 'STACK:inst\|STACK_POINTER_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_afi:auto_generated\|counter_comb_bita2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|counter_comb_bita1~COUT STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_afi.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_afi.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.715 ns STACK:inst\|STACK_POINTER_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_afi:auto_generated\|safe_q\[2\] 5 REG LCFF_X38_Y19_N21 26 " "Info: 5: + IC(0.000 ns) + CELL(0.097 ns) = 0.715 ns; Loc. = LCFF_X38_Y19_N21; Fanout = 26; REG Node = 'STACK:inst\|STACK_POINTER_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_afi:auto_generated\|safe_q\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|counter_comb_bita2 STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_afi.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_afi.tdf" 64 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.715 ns ( 100.00 % ) " "Info: Total cell delay = 0.715 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[0] STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|counter_comb_bita0~COUT STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|counter_comb_bita1~COUT STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|counter_comb_bita2 STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "0.715 ns" { STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[0] {} STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|counter_comb_bita0~COUT {} STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|counter_comb_bita1~COUT {} STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|counter_comb_bita2 {} STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "move_sp destination 2.495 ns + Shortest register " "Info: + Shortest clock path from clock \"move_sp\" to destination register is 2.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns move_sp 1 CLK PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'move_sp'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { move_sp } "NODE_NAME" } } { "STACK_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/STACK_TEST.bdf" { { 216 144 312 232 "move_sp" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns move_sp~clkctrl 2 COMB CLKCTRL_G1 3 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 3; COMB Node = 'move_sp~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { move_sp move_sp~clkctrl } "NODE_NAME" } } { "STACK_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/STACK_TEST.bdf" { { 216 144 312 232 "move_sp" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.618 ns) 2.495 ns STACK:inst\|STACK_POINTER_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_afi:auto_generated\|safe_q\[2\] 3 REG LCFF_X38_Y19_N21 26 " "Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X38_Y19_N21; Fanout = 26; REG Node = 'STACK:inst\|STACK_POINTER_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_afi:auto_generated\|safe_q\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { move_sp~clkctrl STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_afi.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_afi.tdf" 64 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 59.40 % ) " "Info: Total cell delay = 1.482 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.013 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { move_sp move_sp~clkctrl STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { move_sp {} move_sp~combout {} move_sp~clkctrl {} STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "move_sp source 2.495 ns - Longest register " "Info: - Longest clock path from clock \"move_sp\" to source register is 2.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns move_sp 1 CLK PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'move_sp'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { move_sp } "NODE_NAME" } } { "STACK_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/STACK_TEST.bdf" { { 216 144 312 232 "move_sp" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns move_sp~clkctrl 2 COMB CLKCTRL_G1 3 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 3; COMB Node = 'move_sp~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { move_sp move_sp~clkctrl } "NODE_NAME" } } { "STACK_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/STACK_TEST.bdf" { { 216 144 312 232 "move_sp" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.618 ns) 2.495 ns STACK:inst\|STACK_POINTER_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_afi:auto_generated\|safe_q\[0\] 3 REG LCFF_X38_Y19_N17 33 " "Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X38_Y19_N17; Fanout = 33; REG Node = 'STACK:inst\|STACK_POINTER_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_afi:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { move_sp~clkctrl STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_afi.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_afi.tdf" 64 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 59.40 % ) " "Info: Total cell delay = 1.482 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.013 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { move_sp move_sp~clkctrl STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { move_sp {} move_sp~combout {} move_sp~clkctrl {} STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { move_sp move_sp~clkctrl STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { move_sp {} move_sp~combout {} move_sp~clkctrl {} STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { move_sp move_sp~clkctrl STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { move_sp {} move_sp~combout {} move_sp~clkctrl {} STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_afi.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_afi.tdf" 64 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_afi.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_afi.tdf" 64 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[0] STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|counter_comb_bita0~COUT STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|counter_comb_bita1~COUT STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|counter_comb_bita2 STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "0.715 ns" { STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[0] {} STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|counter_comb_bita0~COUT {} STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|counter_comb_bita1~COUT {} STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|counter_comb_bita2 {} STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.125ns 0.097ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { move_sp move_sp~clkctrl STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { move_sp {} move_sp~combout {} move_sp~clkctrl {} STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { move_sp move_sp~clkctrl STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { move_sp {} move_sp~combout {} move_sp~clkctrl {} STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[2] {} } {  } {  } "" } } { "db/cntr_afi.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_afi.tdf" 64 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "PUSH " "Info: No valid register-to-register data paths exist for clock \"PUSH\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "STACK:inst\|STACK_POINTER_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_afi:auto_generated\|safe_q\[2\] POP move_sp 3.220 ns register " "Info: tsu for register \"STACK:inst\|STACK_POINTER_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_afi:auto_generated\|safe_q\[2\]\" (data pin = \"POP\", clock pin = \"move_sp\") is 3.220 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.625 ns + Longest pin register " "Info: + Longest pin to register delay is 5.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns POP 1 PIN PIN_C2 19 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_C2; Fanout = 19; PIN Node = 'POP'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { POP } "NODE_NAME" } } { "STACK_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/STACK_TEST.bdf" { { 248 144 312 264 "POP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.264 ns) + CELL(0.309 ns) 5.403 ns STACK:inst\|STACK_POINTER_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_afi:auto_generated\|counter_comb_bita1~COUT 2 COMB LCCOMB_X38_Y19_N18 1 " "Info: 2: + IC(4.264 ns) + CELL(0.309 ns) = 5.403 ns; Loc. = LCCOMB_X38_Y19_N18; Fanout = 1; COMB Node = 'STACK:inst\|STACK_POINTER_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_afi:auto_generated\|counter_comb_bita1~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.573 ns" { POP STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_afi.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_afi.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 5.528 ns STACK:inst\|STACK_POINTER_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_afi:auto_generated\|counter_comb_bita2 3 COMB LCCOMB_X38_Y19_N20 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 5.528 ns; Loc. = LCCOMB_X38_Y19_N20; Fanout = 1; COMB Node = 'STACK:inst\|STACK_POINTER_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_afi:auto_generated\|counter_comb_bita2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|counter_comb_bita1~COUT STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_afi.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_afi.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 5.625 ns STACK:inst\|STACK_POINTER_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_afi:auto_generated\|safe_q\[2\] 4 REG LCFF_X38_Y19_N21 26 " "Info: 4: + IC(0.000 ns) + CELL(0.097 ns) = 5.625 ns; Loc. = LCFF_X38_Y19_N21; Fanout = 26; REG Node = 'STACK:inst\|STACK_POINTER_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_afi:auto_generated\|safe_q\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|counter_comb_bita2 STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_afi.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_afi.tdf" 64 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.361 ns ( 24.20 % ) " "Info: Total cell delay = 1.361 ns ( 24.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.264 ns ( 75.80 % ) " "Info: Total interconnect delay = 4.264 ns ( 75.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.625 ns" { POP STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|counter_comb_bita1~COUT STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|counter_comb_bita2 STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.625 ns" { POP {} POP~combout {} STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|counter_comb_bita1~COUT {} STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|counter_comb_bita2 {} STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 4.264ns 0.000ns 0.000ns } { 0.000ns 0.830ns 0.309ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_afi.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_afi.tdf" 64 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "move_sp destination 2.495 ns - Shortest register " "Info: - Shortest clock path from clock \"move_sp\" to destination register is 2.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns move_sp 1 CLK PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'move_sp'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { move_sp } "NODE_NAME" } } { "STACK_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/STACK_TEST.bdf" { { 216 144 312 232 "move_sp" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns move_sp~clkctrl 2 COMB CLKCTRL_G1 3 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 3; COMB Node = 'move_sp~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { move_sp move_sp~clkctrl } "NODE_NAME" } } { "STACK_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/STACK_TEST.bdf" { { 216 144 312 232 "move_sp" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.618 ns) 2.495 ns STACK:inst\|STACK_POINTER_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_afi:auto_generated\|safe_q\[2\] 3 REG LCFF_X38_Y19_N21 26 " "Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X38_Y19_N21; Fanout = 26; REG Node = 'STACK:inst\|STACK_POINTER_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_afi:auto_generated\|safe_q\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { move_sp~clkctrl STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_afi.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_afi.tdf" 64 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 59.40 % ) " "Info: Total cell delay = 1.482 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.013 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { move_sp move_sp~clkctrl STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { move_sp {} move_sp~combout {} move_sp~clkctrl {} STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.625 ns" { POP STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|counter_comb_bita1~COUT STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|counter_comb_bita2 STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.625 ns" { POP {} POP~combout {} STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|counter_comb_bita1~COUT {} STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|counter_comb_bita2 {} STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 4.264ns 0.000ns 0.000ns } { 0.000ns 0.830ns 0.309ns 0.125ns 0.097ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { move_sp move_sp~clkctrl STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { move_sp {} move_sp~combout {} move_sp~clkctrl {} STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "move_sp data_out\[1\] STACK:inst\|STACK_POINTER_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_afi:auto_generated\|safe_q\[2\] 7.575 ns register " "Info: tco from clock \"move_sp\" to destination pin \"data_out\[1\]\" through register \"STACK:inst\|STACK_POINTER_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_afi:auto_generated\|safe_q\[2\]\" is 7.575 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "move_sp source 2.495 ns + Longest register " "Info: + Longest clock path from clock \"move_sp\" to source register is 2.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns move_sp 1 CLK PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'move_sp'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { move_sp } "NODE_NAME" } } { "STACK_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/STACK_TEST.bdf" { { 216 144 312 232 "move_sp" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns move_sp~clkctrl 2 COMB CLKCTRL_G1 3 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 3; COMB Node = 'move_sp~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { move_sp move_sp~clkctrl } "NODE_NAME" } } { "STACK_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/STACK_TEST.bdf" { { 216 144 312 232 "move_sp" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.618 ns) 2.495 ns STACK:inst\|STACK_POINTER_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_afi:auto_generated\|safe_q\[2\] 3 REG LCFF_X38_Y19_N21 26 " "Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X38_Y19_N21; Fanout = 26; REG Node = 'STACK:inst\|STACK_POINTER_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_afi:auto_generated\|safe_q\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { move_sp~clkctrl STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_afi.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_afi.tdf" 64 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 59.40 % ) " "Info: Total cell delay = 1.482 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.013 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { move_sp move_sp~clkctrl STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { move_sp {} move_sp~combout {} move_sp~clkctrl {} STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_afi.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_afi.tdf" 64 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.986 ns + Longest register pin " "Info: + Longest register to pin delay is 4.986 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns STACK:inst\|STACK_POINTER_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_afi:auto_generated\|safe_q\[2\] 1 REG LCFF_X38_Y19_N21 26 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y19_N21; Fanout = 26; REG Node = 'STACK:inst\|STACK_POINTER_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_afi:auto_generated\|safe_q\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_afi.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_afi.tdf" 64 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.228 ns) 0.915 ns STACK:inst\|STACK_POINTER_DECODER:inst9\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[2\]~0 2 COMB LCCOMB_X39_Y18_N8 10 " "Info: 2: + IC(0.687 ns) + CELL(0.228 ns) = 0.915 ns; Loc. = LCCOMB_X39_Y18_N8; Fanout = 10; COMB Node = 'STACK:inst\|STACK_POINTER_DECODER:inst9\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[2\]~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.915 ns" { STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[2] STACK:inst|STACK_POINTER_DECODER:inst9|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2]~0 } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/decode_u7f.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.053 ns) 1.763 ns STACK:inst\|STACK_OUTPUT_MUX:inst10\|lpm_mux:lpm_mux_component\|mux_t5e:auto_generated\|l3_w1_n0_mux_dataout~1 3 COMB LCCOMB_X37_Y19_N20 1 " "Info: 3: + IC(0.795 ns) + CELL(0.053 ns) = 1.763 ns; Loc. = LCCOMB_X37_Y19_N20; Fanout = 1; COMB Node = 'STACK:inst\|STACK_OUTPUT_MUX:inst10\|lpm_mux:lpm_mux_component\|mux_t5e:auto_generated\|l3_w1_n0_mux_dataout~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { STACK:inst|STACK_POINTER_DECODER:inst9|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2]~0 STACK:inst|STACK_OUTPUT_MUX:inst10|lpm_mux:lpm_mux_component|mux_t5e:auto_generated|l3_w1_n0_mux_dataout~1 } "NODE_NAME" } } { "db/mux_t5e.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/mux_t5e.tdf" 132 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(2.154 ns) 4.986 ns data_out\[1\] 4 PIN PIN_C1 0 " "Info: 4: + IC(1.069 ns) + CELL(2.154 ns) = 4.986 ns; Loc. = PIN_C1; Fanout = 0; PIN Node = 'data_out\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.223 ns" { STACK:inst|STACK_OUTPUT_MUX:inst10|lpm_mux:lpm_mux_component|mux_t5e:auto_generated|l3_w1_n0_mux_dataout~1 data_out[1] } "NODE_NAME" } } { "STACK_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/STACK_TEST.bdf" { { 216 528 704 232 "data_out\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.435 ns ( 48.84 % ) " "Info: Total cell delay = 2.435 ns ( 48.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.551 ns ( 51.16 % ) " "Info: Total interconnect delay = 2.551 ns ( 51.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.986 ns" { STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[2] STACK:inst|STACK_POINTER_DECODER:inst9|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2]~0 STACK:inst|STACK_OUTPUT_MUX:inst10|lpm_mux:lpm_mux_component|mux_t5e:auto_generated|l3_w1_n0_mux_dataout~1 data_out[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.986 ns" { STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[2] {} STACK:inst|STACK_POINTER_DECODER:inst9|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2]~0 {} STACK:inst|STACK_OUTPUT_MUX:inst10|lpm_mux:lpm_mux_component|mux_t5e:auto_generated|l3_w1_n0_mux_dataout~1 {} data_out[1] {} } { 0.000ns 0.687ns 0.795ns 1.069ns } { 0.000ns 0.228ns 0.053ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { move_sp move_sp~clkctrl STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { move_sp {} move_sp~combout {} move_sp~clkctrl {} STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.986 ns" { STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[2] STACK:inst|STACK_POINTER_DECODER:inst9|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2]~0 STACK:inst|STACK_OUTPUT_MUX:inst10|lpm_mux:lpm_mux_component|mux_t5e:auto_generated|l3_w1_n0_mux_dataout~1 data_out[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.986 ns" { STACK:inst|STACK_POINTER_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_afi:auto_generated|safe_q[2] {} STACK:inst|STACK_POINTER_DECODER:inst9|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2]~0 {} STACK:inst|STACK_OUTPUT_MUX:inst10|lpm_mux:lpm_mux_component|mux_t5e:auto_generated|l3_w1_n0_mux_dataout~1 {} data_out[1] {} } { 0.000ns 0.687ns 0.795ns 1.069ns } { 0.000ns 0.228ns 0.053ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "POP data_out\[8\] 6.674 ns Longest " "Info: Longest tpd from source pin \"POP\" to destination pin \"data_out\[8\]\" is 6.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns POP 1 PIN PIN_C2 19 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_C2; Fanout = 19; PIN Node = 'POP'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { POP } "NODE_NAME" } } { "STACK_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/STACK_TEST.bdf" { { 248 144 312 264 "POP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.694 ns) + CELL(2.150 ns) 6.674 ns data_out\[8\] 2 PIN PIN_F1 0 " "Info: 2: + IC(3.694 ns) + CELL(2.150 ns) = 6.674 ns; Loc. = PIN_F1; Fanout = 0; PIN Node = 'data_out\[8\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.844 ns" { POP data_out[8] } "NODE_NAME" } } { "STACK_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/STACK_TEST.bdf" { { 216 528 704 232 "data_out\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.980 ns ( 44.65 % ) " "Info: Total cell delay = 2.980 ns ( 44.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.694 ns ( 55.35 % ) " "Info: Total interconnect delay = 3.694 ns ( 55.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.674 ns" { POP data_out[8] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.674 ns" { POP {} POP~combout {} data_out[8] {} } { 0.000ns 0.000ns 3.694ns } { 0.000ns 0.830ns 2.150ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "STACK:inst\|STACK_REGISTER:inst7\|lpm_ff:lpm_ff_component\|dffs\[5\] data_in\[5\] PUSH -1.923 ns register " "Info: th for register \"STACK:inst\|STACK_REGISTER:inst7\|lpm_ff:lpm_ff_component\|dffs\[5\]\" (data pin = \"data_in\[5\]\", clock pin = \"PUSH\") is -1.923 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PUSH destination 2.480 ns + Longest register " "Info: + Longest clock path from clock \"PUSH\" to destination register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns PUSH 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'PUSH'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PUSH } "NODE_NAME" } } { "STACK_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/STACK_TEST.bdf" { { 232 144 312 248 "PUSH" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns PUSH~clkctrl 2 COMB CLKCTRL_G3 80 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 80; COMB Node = 'PUSH~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { PUSH PUSH~clkctrl } "NODE_NAME" } } { "STACK_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/STACK_TEST.bdf" { { 232 144 312 248 "PUSH" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 2.480 ns STACK:inst\|STACK_REGISTER:inst7\|lpm_ff:lpm_ff_component\|dffs\[5\] 3 REG LCFF_X39_Y18_N17 1 " "Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X39_Y18_N17; Fanout = 1; REG Node = 'STACK:inst\|STACK_REGISTER:inst7\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { PUSH~clkctrl STACK:inst|STACK_REGISTER:inst7|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.35 % ) " "Info: Total cell delay = 1.472 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.008 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { PUSH PUSH~clkctrl STACK:inst|STACK_REGISTER:inst7|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { PUSH {} PUSH~combout {} PUSH~clkctrl {} STACK:inst|STACK_REGISTER:inst7|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.552 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.552 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns data_in\[5\] 1 PIN PIN_K8 5 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_K8; Fanout = 5; PIN Node = 'data_in\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[5] } "NODE_NAME" } } { "STACK_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/STACK_TEST.bdf" { { 200 144 312 216 "data_in\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.463 ns) + CELL(0.309 ns) 4.552 ns STACK:inst\|STACK_REGISTER:inst7\|lpm_ff:lpm_ff_component\|dffs\[5\] 2 REG LCFF_X39_Y18_N17 1 " "Info: 2: + IC(3.463 ns) + CELL(0.309 ns) = 4.552 ns; Loc. = LCFF_X39_Y18_N17; Fanout = 1; REG Node = 'STACK:inst\|STACK_REGISTER:inst7\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.772 ns" { data_in[5] STACK:inst|STACK_REGISTER:inst7|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.089 ns ( 23.92 % ) " "Info: Total cell delay = 1.089 ns ( 23.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.463 ns ( 76.08 % ) " "Info: Total interconnect delay = 3.463 ns ( 76.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.552 ns" { data_in[5] STACK:inst|STACK_REGISTER:inst7|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.552 ns" { data_in[5] {} data_in[5]~combout {} STACK:inst|STACK_REGISTER:inst7|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 3.463ns } { 0.000ns 0.780ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { PUSH PUSH~clkctrl STACK:inst|STACK_REGISTER:inst7|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { PUSH {} PUSH~combout {} PUSH~clkctrl {} STACK:inst|STACK_REGISTER:inst7|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.552 ns" { data_in[5] STACK:inst|STACK_REGISTER:inst7|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.552 ns" { data_in[5] {} data_in[5]~combout {} STACK:inst|STACK_REGISTER:inst7|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 3.463ns } { 0.000ns 0.780ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 16 18:13:15 2018 " "Info: Processing ended: Wed May 16 18:13:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
