
Temp_Sen_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004da0  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  08004f70  08004f70  00014f70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005010  08005010  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005010  08005010  00015010  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005018  08005018  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005018  08005018  00015018  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800501c  0800501c  0001501c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005020  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001fc  20000070  08005090  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000026c  08005090  0002026c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009ce5  00000000  00000000  000200e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001c89  00000000  00000000  00029dc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000818  00000000  00000000  0002ba58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000621  00000000  00000000  0002c270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000229d8  00000000  00000000  0002c891  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000cdd2  00000000  00000000  0004f269  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d5034  00000000  00000000  0005c03b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000293c  00000000  00000000  00131070  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000048  00000000  00000000  001339ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08004f58 	.word	0x08004f58

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08004f58 	.word	0x08004f58

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bec:	f000 b970 	b.w	8000ed0 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9e08      	ldr	r6, [sp, #32]
 8000c0e:	460d      	mov	r5, r1
 8000c10:	4604      	mov	r4, r0
 8000c12:	460f      	mov	r7, r1
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d14a      	bne.n	8000cae <__udivmoddi4+0xa6>
 8000c18:	428a      	cmp	r2, r1
 8000c1a:	4694      	mov	ip, r2
 8000c1c:	d965      	bls.n	8000cea <__udivmoddi4+0xe2>
 8000c1e:	fab2 f382 	clz	r3, r2
 8000c22:	b143      	cbz	r3, 8000c36 <__udivmoddi4+0x2e>
 8000c24:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c28:	f1c3 0220 	rsb	r2, r3, #32
 8000c2c:	409f      	lsls	r7, r3
 8000c2e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c32:	4317      	orrs	r7, r2
 8000c34:	409c      	lsls	r4, r3
 8000c36:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c3a:	fa1f f58c 	uxth.w	r5, ip
 8000c3e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c42:	0c22      	lsrs	r2, r4, #16
 8000c44:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c48:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c4c:	fb01 f005 	mul.w	r0, r1, r5
 8000c50:	4290      	cmp	r0, r2
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x62>
 8000c54:	eb1c 0202 	adds.w	r2, ip, r2
 8000c58:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c5c:	f080 811c 	bcs.w	8000e98 <__udivmoddi4+0x290>
 8000c60:	4290      	cmp	r0, r2
 8000c62:	f240 8119 	bls.w	8000e98 <__udivmoddi4+0x290>
 8000c66:	3902      	subs	r1, #2
 8000c68:	4462      	add	r2, ip
 8000c6a:	1a12      	subs	r2, r2, r0
 8000c6c:	b2a4      	uxth	r4, r4
 8000c6e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c72:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c76:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c7a:	fb00 f505 	mul.w	r5, r0, r5
 8000c7e:	42a5      	cmp	r5, r4
 8000c80:	d90a      	bls.n	8000c98 <__udivmoddi4+0x90>
 8000c82:	eb1c 0404 	adds.w	r4, ip, r4
 8000c86:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c8a:	f080 8107 	bcs.w	8000e9c <__udivmoddi4+0x294>
 8000c8e:	42a5      	cmp	r5, r4
 8000c90:	f240 8104 	bls.w	8000e9c <__udivmoddi4+0x294>
 8000c94:	4464      	add	r4, ip
 8000c96:	3802      	subs	r0, #2
 8000c98:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c9c:	1b64      	subs	r4, r4, r5
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	b11e      	cbz	r6, 8000caa <__udivmoddi4+0xa2>
 8000ca2:	40dc      	lsrs	r4, r3
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	e9c6 4300 	strd	r4, r3, [r6]
 8000caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cae:	428b      	cmp	r3, r1
 8000cb0:	d908      	bls.n	8000cc4 <__udivmoddi4+0xbc>
 8000cb2:	2e00      	cmp	r6, #0
 8000cb4:	f000 80ed 	beq.w	8000e92 <__udivmoddi4+0x28a>
 8000cb8:	2100      	movs	r1, #0
 8000cba:	e9c6 0500 	strd	r0, r5, [r6]
 8000cbe:	4608      	mov	r0, r1
 8000cc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc4:	fab3 f183 	clz	r1, r3
 8000cc8:	2900      	cmp	r1, #0
 8000cca:	d149      	bne.n	8000d60 <__udivmoddi4+0x158>
 8000ccc:	42ab      	cmp	r3, r5
 8000cce:	d302      	bcc.n	8000cd6 <__udivmoddi4+0xce>
 8000cd0:	4282      	cmp	r2, r0
 8000cd2:	f200 80f8 	bhi.w	8000ec6 <__udivmoddi4+0x2be>
 8000cd6:	1a84      	subs	r4, r0, r2
 8000cd8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cdc:	2001      	movs	r0, #1
 8000cde:	4617      	mov	r7, r2
 8000ce0:	2e00      	cmp	r6, #0
 8000ce2:	d0e2      	beq.n	8000caa <__udivmoddi4+0xa2>
 8000ce4:	e9c6 4700 	strd	r4, r7, [r6]
 8000ce8:	e7df      	b.n	8000caa <__udivmoddi4+0xa2>
 8000cea:	b902      	cbnz	r2, 8000cee <__udivmoddi4+0xe6>
 8000cec:	deff      	udf	#255	; 0xff
 8000cee:	fab2 f382 	clz	r3, r2
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	f040 8090 	bne.w	8000e18 <__udivmoddi4+0x210>
 8000cf8:	1a8a      	subs	r2, r1, r2
 8000cfa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cfe:	fa1f fe8c 	uxth.w	lr, ip
 8000d02:	2101      	movs	r1, #1
 8000d04:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d08:	fb07 2015 	mls	r0, r7, r5, r2
 8000d0c:	0c22      	lsrs	r2, r4, #16
 8000d0e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d12:	fb0e f005 	mul.w	r0, lr, r5
 8000d16:	4290      	cmp	r0, r2
 8000d18:	d908      	bls.n	8000d2c <__udivmoddi4+0x124>
 8000d1a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d1e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x122>
 8000d24:	4290      	cmp	r0, r2
 8000d26:	f200 80cb 	bhi.w	8000ec0 <__udivmoddi4+0x2b8>
 8000d2a:	4645      	mov	r5, r8
 8000d2c:	1a12      	subs	r2, r2, r0
 8000d2e:	b2a4      	uxth	r4, r4
 8000d30:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d34:	fb07 2210 	mls	r2, r7, r0, r2
 8000d38:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d3c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d40:	45a6      	cmp	lr, r4
 8000d42:	d908      	bls.n	8000d56 <__udivmoddi4+0x14e>
 8000d44:	eb1c 0404 	adds.w	r4, ip, r4
 8000d48:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d4c:	d202      	bcs.n	8000d54 <__udivmoddi4+0x14c>
 8000d4e:	45a6      	cmp	lr, r4
 8000d50:	f200 80bb 	bhi.w	8000eca <__udivmoddi4+0x2c2>
 8000d54:	4610      	mov	r0, r2
 8000d56:	eba4 040e 	sub.w	r4, r4, lr
 8000d5a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d5e:	e79f      	b.n	8000ca0 <__udivmoddi4+0x98>
 8000d60:	f1c1 0720 	rsb	r7, r1, #32
 8000d64:	408b      	lsls	r3, r1
 8000d66:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d6a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d6e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d72:	fa20 f307 	lsr.w	r3, r0, r7
 8000d76:	40fd      	lsrs	r5, r7
 8000d78:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d7c:	4323      	orrs	r3, r4
 8000d7e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d82:	fa1f fe8c 	uxth.w	lr, ip
 8000d86:	fb09 5518 	mls	r5, r9, r8, r5
 8000d8a:	0c1c      	lsrs	r4, r3, #16
 8000d8c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d90:	fb08 f50e 	mul.w	r5, r8, lr
 8000d94:	42a5      	cmp	r5, r4
 8000d96:	fa02 f201 	lsl.w	r2, r2, r1
 8000d9a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d9e:	d90b      	bls.n	8000db8 <__udivmoddi4+0x1b0>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000da8:	f080 8088 	bcs.w	8000ebc <__udivmoddi4+0x2b4>
 8000dac:	42a5      	cmp	r5, r4
 8000dae:	f240 8085 	bls.w	8000ebc <__udivmoddi4+0x2b4>
 8000db2:	f1a8 0802 	sub.w	r8, r8, #2
 8000db6:	4464      	add	r4, ip
 8000db8:	1b64      	subs	r4, r4, r5
 8000dba:	b29d      	uxth	r5, r3
 8000dbc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc0:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000dc8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dcc:	45a6      	cmp	lr, r4
 8000dce:	d908      	bls.n	8000de2 <__udivmoddi4+0x1da>
 8000dd0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000dd8:	d26c      	bcs.n	8000eb4 <__udivmoddi4+0x2ac>
 8000dda:	45a6      	cmp	lr, r4
 8000ddc:	d96a      	bls.n	8000eb4 <__udivmoddi4+0x2ac>
 8000dde:	3b02      	subs	r3, #2
 8000de0:	4464      	add	r4, ip
 8000de2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000de6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dea:	eba4 040e 	sub.w	r4, r4, lr
 8000dee:	42ac      	cmp	r4, r5
 8000df0:	46c8      	mov	r8, r9
 8000df2:	46ae      	mov	lr, r5
 8000df4:	d356      	bcc.n	8000ea4 <__udivmoddi4+0x29c>
 8000df6:	d053      	beq.n	8000ea0 <__udivmoddi4+0x298>
 8000df8:	b156      	cbz	r6, 8000e10 <__udivmoddi4+0x208>
 8000dfa:	ebb0 0208 	subs.w	r2, r0, r8
 8000dfe:	eb64 040e 	sbc.w	r4, r4, lr
 8000e02:	fa04 f707 	lsl.w	r7, r4, r7
 8000e06:	40ca      	lsrs	r2, r1
 8000e08:	40cc      	lsrs	r4, r1
 8000e0a:	4317      	orrs	r7, r2
 8000e0c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e10:	4618      	mov	r0, r3
 8000e12:	2100      	movs	r1, #0
 8000e14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e18:	f1c3 0120 	rsb	r1, r3, #32
 8000e1c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e20:	fa20 f201 	lsr.w	r2, r0, r1
 8000e24:	fa25 f101 	lsr.w	r1, r5, r1
 8000e28:	409d      	lsls	r5, r3
 8000e2a:	432a      	orrs	r2, r5
 8000e2c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e30:	fa1f fe8c 	uxth.w	lr, ip
 8000e34:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e38:	fb07 1510 	mls	r5, r7, r0, r1
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e42:	fb00 f50e 	mul.w	r5, r0, lr
 8000e46:	428d      	cmp	r5, r1
 8000e48:	fa04 f403 	lsl.w	r4, r4, r3
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x258>
 8000e4e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e52:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e56:	d22f      	bcs.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e58:	428d      	cmp	r5, r1
 8000e5a:	d92d      	bls.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e5c:	3802      	subs	r0, #2
 8000e5e:	4461      	add	r1, ip
 8000e60:	1b49      	subs	r1, r1, r5
 8000e62:	b292      	uxth	r2, r2
 8000e64:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e68:	fb07 1115 	mls	r1, r7, r5, r1
 8000e6c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e70:	fb05 f10e 	mul.w	r1, r5, lr
 8000e74:	4291      	cmp	r1, r2
 8000e76:	d908      	bls.n	8000e8a <__udivmoddi4+0x282>
 8000e78:	eb1c 0202 	adds.w	r2, ip, r2
 8000e7c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e80:	d216      	bcs.n	8000eb0 <__udivmoddi4+0x2a8>
 8000e82:	4291      	cmp	r1, r2
 8000e84:	d914      	bls.n	8000eb0 <__udivmoddi4+0x2a8>
 8000e86:	3d02      	subs	r5, #2
 8000e88:	4462      	add	r2, ip
 8000e8a:	1a52      	subs	r2, r2, r1
 8000e8c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e90:	e738      	b.n	8000d04 <__udivmoddi4+0xfc>
 8000e92:	4631      	mov	r1, r6
 8000e94:	4630      	mov	r0, r6
 8000e96:	e708      	b.n	8000caa <__udivmoddi4+0xa2>
 8000e98:	4639      	mov	r1, r7
 8000e9a:	e6e6      	b.n	8000c6a <__udivmoddi4+0x62>
 8000e9c:	4610      	mov	r0, r2
 8000e9e:	e6fb      	b.n	8000c98 <__udivmoddi4+0x90>
 8000ea0:	4548      	cmp	r0, r9
 8000ea2:	d2a9      	bcs.n	8000df8 <__udivmoddi4+0x1f0>
 8000ea4:	ebb9 0802 	subs.w	r8, r9, r2
 8000ea8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000eac:	3b01      	subs	r3, #1
 8000eae:	e7a3      	b.n	8000df8 <__udivmoddi4+0x1f0>
 8000eb0:	4645      	mov	r5, r8
 8000eb2:	e7ea      	b.n	8000e8a <__udivmoddi4+0x282>
 8000eb4:	462b      	mov	r3, r5
 8000eb6:	e794      	b.n	8000de2 <__udivmoddi4+0x1da>
 8000eb8:	4640      	mov	r0, r8
 8000eba:	e7d1      	b.n	8000e60 <__udivmoddi4+0x258>
 8000ebc:	46d0      	mov	r8, sl
 8000ebe:	e77b      	b.n	8000db8 <__udivmoddi4+0x1b0>
 8000ec0:	3d02      	subs	r5, #2
 8000ec2:	4462      	add	r2, ip
 8000ec4:	e732      	b.n	8000d2c <__udivmoddi4+0x124>
 8000ec6:	4608      	mov	r0, r1
 8000ec8:	e70a      	b.n	8000ce0 <__udivmoddi4+0xd8>
 8000eca:	4464      	add	r4, ip
 8000ecc:	3802      	subs	r0, #2
 8000ece:	e742      	b.n	8000d56 <__udivmoddi4+0x14e>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b084      	sub	sp, #16
 8000ed8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000eda:	463b      	mov	r3, r7
 8000edc:	2200      	movs	r2, #0
 8000ede:	601a      	str	r2, [r3, #0]
 8000ee0:	605a      	str	r2, [r3, #4]
 8000ee2:	609a      	str	r2, [r3, #8]
 8000ee4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000ee6:	4b21      	ldr	r3, [pc, #132]	; (8000f6c <MX_ADC1_Init+0x98>)
 8000ee8:	4a21      	ldr	r2, [pc, #132]	; (8000f70 <MX_ADC1_Init+0x9c>)
 8000eea:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000eec:	4b1f      	ldr	r3, [pc, #124]	; (8000f6c <MX_ADC1_Init+0x98>)
 8000eee:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000ef2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ef4:	4b1d      	ldr	r3, [pc, #116]	; (8000f6c <MX_ADC1_Init+0x98>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000efa:	4b1c      	ldr	r3, [pc, #112]	; (8000f6c <MX_ADC1_Init+0x98>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f00:	4b1a      	ldr	r3, [pc, #104]	; (8000f6c <MX_ADC1_Init+0x98>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f06:	4b19      	ldr	r3, [pc, #100]	; (8000f6c <MX_ADC1_Init+0x98>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f0e:	4b17      	ldr	r3, [pc, #92]	; (8000f6c <MX_ADC1_Init+0x98>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f14:	4b15      	ldr	r3, [pc, #84]	; (8000f6c <MX_ADC1_Init+0x98>)
 8000f16:	4a17      	ldr	r2, [pc, #92]	; (8000f74 <MX_ADC1_Init+0xa0>)
 8000f18:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f1a:	4b14      	ldr	r3, [pc, #80]	; (8000f6c <MX_ADC1_Init+0x98>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000f20:	4b12      	ldr	r3, [pc, #72]	; (8000f6c <MX_ADC1_Init+0x98>)
 8000f22:	2201      	movs	r2, #1
 8000f24:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f26:	4b11      	ldr	r3, [pc, #68]	; (8000f6c <MX_ADC1_Init+0x98>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f2e:	4b0f      	ldr	r3, [pc, #60]	; (8000f6c <MX_ADC1_Init+0x98>)
 8000f30:	2201      	movs	r2, #1
 8000f32:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f34:	480d      	ldr	r0, [pc, #52]	; (8000f6c <MX_ADC1_Init+0x98>)
 8000f36:	f000 fbcf 	bl	80016d8 <HAL_ADC_Init>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d001      	beq.n	8000f44 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000f40:	f000 f9f8 	bl	8001334 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000f44:	230b      	movs	r3, #11
 8000f46:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f48:	2301      	movs	r3, #1
 8000f4a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f50:	463b      	mov	r3, r7
 8000f52:	4619      	mov	r1, r3
 8000f54:	4805      	ldr	r0, [pc, #20]	; (8000f6c <MX_ADC1_Init+0x98>)
 8000f56:	f000 fd6d 	bl	8001a34 <HAL_ADC_ConfigChannel>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d001      	beq.n	8000f64 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000f60:	f000 f9e8 	bl	8001334 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f64:	bf00      	nop
 8000f66:	3710      	adds	r7, #16
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	2000008c 	.word	0x2000008c
 8000f70:	40012000 	.word	0x40012000
 8000f74:	0f000001 	.word	0x0f000001

08000f78 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b08a      	sub	sp, #40	; 0x28
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f80:	f107 0314 	add.w	r3, r7, #20
 8000f84:	2200      	movs	r2, #0
 8000f86:	601a      	str	r2, [r3, #0]
 8000f88:	605a      	str	r2, [r3, #4]
 8000f8a:	609a      	str	r2, [r3, #8]
 8000f8c:	60da      	str	r2, [r3, #12]
 8000f8e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	4a17      	ldr	r2, [pc, #92]	; (8000ff4 <HAL_ADC_MspInit+0x7c>)
 8000f96:	4293      	cmp	r3, r2
 8000f98:	d127      	bne.n	8000fea <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	613b      	str	r3, [r7, #16]
 8000f9e:	4b16      	ldr	r3, [pc, #88]	; (8000ff8 <HAL_ADC_MspInit+0x80>)
 8000fa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fa2:	4a15      	ldr	r2, [pc, #84]	; (8000ff8 <HAL_ADC_MspInit+0x80>)
 8000fa4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fa8:	6453      	str	r3, [r2, #68]	; 0x44
 8000faa:	4b13      	ldr	r3, [pc, #76]	; (8000ff8 <HAL_ADC_MspInit+0x80>)
 8000fac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fb2:	613b      	str	r3, [r7, #16]
 8000fb4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	60fb      	str	r3, [r7, #12]
 8000fba:	4b0f      	ldr	r3, [pc, #60]	; (8000ff8 <HAL_ADC_MspInit+0x80>)
 8000fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fbe:	4a0e      	ldr	r2, [pc, #56]	; (8000ff8 <HAL_ADC_MspInit+0x80>)
 8000fc0:	f043 0304 	orr.w	r3, r3, #4
 8000fc4:	6313      	str	r3, [r2, #48]	; 0x30
 8000fc6:	4b0c      	ldr	r3, [pc, #48]	; (8000ff8 <HAL_ADC_MspInit+0x80>)
 8000fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fca:	f003 0304 	and.w	r3, r3, #4
 8000fce:	60fb      	str	r3, [r7, #12]
 8000fd0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fd6:	2303      	movs	r3, #3
 8000fd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fde:	f107 0314 	add.w	r3, r7, #20
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	4805      	ldr	r0, [pc, #20]	; (8000ffc <HAL_ADC_MspInit+0x84>)
 8000fe6:	f001 f839 	bl	800205c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000fea:	bf00      	nop
 8000fec:	3728      	adds	r7, #40	; 0x28
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	40012000 	.word	0x40012000
 8000ff8:	40023800 	.word	0x40023800
 8000ffc:	40020800 	.word	0x40020800

08001000 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b08a      	sub	sp, #40	; 0x28
 8001004:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001006:	f107 0314 	add.w	r3, r7, #20
 800100a:	2200      	movs	r2, #0
 800100c:	601a      	str	r2, [r3, #0]
 800100e:	605a      	str	r2, [r3, #4]
 8001010:	609a      	str	r2, [r3, #8]
 8001012:	60da      	str	r2, [r3, #12]
 8001014:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001016:	2300      	movs	r3, #0
 8001018:	613b      	str	r3, [r7, #16]
 800101a:	4b2d      	ldr	r3, [pc, #180]	; (80010d0 <MX_GPIO_Init+0xd0>)
 800101c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800101e:	4a2c      	ldr	r2, [pc, #176]	; (80010d0 <MX_GPIO_Init+0xd0>)
 8001020:	f043 0304 	orr.w	r3, r3, #4
 8001024:	6313      	str	r3, [r2, #48]	; 0x30
 8001026:	4b2a      	ldr	r3, [pc, #168]	; (80010d0 <MX_GPIO_Init+0xd0>)
 8001028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800102a:	f003 0304 	and.w	r3, r3, #4
 800102e:	613b      	str	r3, [r7, #16]
 8001030:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001032:	2300      	movs	r3, #0
 8001034:	60fb      	str	r3, [r7, #12]
 8001036:	4b26      	ldr	r3, [pc, #152]	; (80010d0 <MX_GPIO_Init+0xd0>)
 8001038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800103a:	4a25      	ldr	r2, [pc, #148]	; (80010d0 <MX_GPIO_Init+0xd0>)
 800103c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001040:	6313      	str	r3, [r2, #48]	; 0x30
 8001042:	4b23      	ldr	r3, [pc, #140]	; (80010d0 <MX_GPIO_Init+0xd0>)
 8001044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001046:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800104a:	60fb      	str	r3, [r7, #12]
 800104c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800104e:	2300      	movs	r3, #0
 8001050:	60bb      	str	r3, [r7, #8]
 8001052:	4b1f      	ldr	r3, [pc, #124]	; (80010d0 <MX_GPIO_Init+0xd0>)
 8001054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001056:	4a1e      	ldr	r2, [pc, #120]	; (80010d0 <MX_GPIO_Init+0xd0>)
 8001058:	f043 0301 	orr.w	r3, r3, #1
 800105c:	6313      	str	r3, [r2, #48]	; 0x30
 800105e:	4b1c      	ldr	r3, [pc, #112]	; (80010d0 <MX_GPIO_Init+0xd0>)
 8001060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001062:	f003 0301 	and.w	r3, r3, #1
 8001066:	60bb      	str	r3, [r7, #8]
 8001068:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800106a:	2300      	movs	r3, #0
 800106c:	607b      	str	r3, [r7, #4]
 800106e:	4b18      	ldr	r3, [pc, #96]	; (80010d0 <MX_GPIO_Init+0xd0>)
 8001070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001072:	4a17      	ldr	r2, [pc, #92]	; (80010d0 <MX_GPIO_Init+0xd0>)
 8001074:	f043 0302 	orr.w	r3, r3, #2
 8001078:	6313      	str	r3, [r2, #48]	; 0x30
 800107a:	4b15      	ldr	r3, [pc, #84]	; (80010d0 <MX_GPIO_Init+0xd0>)
 800107c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800107e:	f003 0302 	and.w	r3, r3, #2
 8001082:	607b      	str	r3, [r7, #4]
 8001084:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001086:	2200      	movs	r2, #0
 8001088:	2120      	movs	r1, #32
 800108a:	4812      	ldr	r0, [pc, #72]	; (80010d4 <MX_GPIO_Init+0xd4>)
 800108c:	f001 f97a 	bl	8002384 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001090:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001094:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001096:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800109a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109c:	2300      	movs	r3, #0
 800109e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80010a0:	f107 0314 	add.w	r3, r7, #20
 80010a4:	4619      	mov	r1, r3
 80010a6:	480c      	ldr	r0, [pc, #48]	; (80010d8 <MX_GPIO_Init+0xd8>)
 80010a8:	f000 ffd8 	bl	800205c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80010ac:	2320      	movs	r3, #32
 80010ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010b0:	2301      	movs	r3, #1
 80010b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b4:	2300      	movs	r3, #0
 80010b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010b8:	2300      	movs	r3, #0
 80010ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80010bc:	f107 0314 	add.w	r3, r7, #20
 80010c0:	4619      	mov	r1, r3
 80010c2:	4804      	ldr	r0, [pc, #16]	; (80010d4 <MX_GPIO_Init+0xd4>)
 80010c4:	f000 ffca 	bl	800205c <HAL_GPIO_Init>

}
 80010c8:	bf00      	nop
 80010ca:	3728      	adds	r7, #40	; 0x28
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	40023800 	.word	0x40023800
 80010d4:	40020000 	.word	0x40020000
 80010d8:	40020800 	.word	0x40020800

080010dc <Read_ADC>:
int _write(int file, char *data, int len) {
  HAL_UART_Transmit(&huart2, (uint8_t*)data, len, 1000);
  return len;
}

uint32_t Read_ADC(void) {
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
  HAL_ADC_Start(&hadc1);
 80010e0:	4809      	ldr	r0, [pc, #36]	; (8001108 <Read_ADC+0x2c>)
 80010e2:	f000 fb3d 	bl	8001760 <HAL_ADC_Start>
  if (HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) == HAL_OK) {
 80010e6:	f04f 31ff 	mov.w	r1, #4294967295
 80010ea:	4807      	ldr	r0, [pc, #28]	; (8001108 <Read_ADC+0x2c>)
 80010ec:	f000 fc0a 	bl	8001904 <HAL_ADC_PollForConversion>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d104      	bne.n	8001100 <Read_ADC+0x24>
    return HAL_ADC_GetValue(&hadc1);
 80010f6:	4804      	ldr	r0, [pc, #16]	; (8001108 <Read_ADC+0x2c>)
 80010f8:	f000 fc8f 	bl	8001a1a <HAL_ADC_GetValue>
 80010fc:	4603      	mov	r3, r0
 80010fe:	e000      	b.n	8001102 <Read_ADC+0x26>
  }
  return 0;
 8001100:	2300      	movs	r3, #0
}
 8001102:	4618      	mov	r0, r3
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	2000008c 	.word	0x2000008c

0800110c <Convert_ADC_to_Temperature>:

float Convert_ADC_to_Temperature(uint32_t adc_value) {
 800110c:	b480      	push	{r7}
 800110e:	b085      	sub	sp, #20
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
  float voltage = adc_value * (3.3f / 4096.0f);  // Assuming 3.3V reference and 12-bit ADC resolution
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	ee07 3a90 	vmov	s15, r3
 800111a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800111e:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8001144 <Convert_ADC_to_Temperature+0x38>
 8001122:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001126:	edc7 7a03 	vstr	s15, [r7, #12]
  return voltage * 100.0f;  // LM35 gives 10mV per degree Celsius
 800112a:	edd7 7a03 	vldr	s15, [r7, #12]
 800112e:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001148 <Convert_ADC_to_Temperature+0x3c>
 8001132:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001136:	eeb0 0a67 	vmov.f32	s0, s15
 800113a:	3714      	adds	r7, #20
 800113c:	46bd      	mov	sp, r7
 800113e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001142:	4770      	bx	lr
 8001144:	3a533333 	.word	0x3a533333
 8001148:	42c80000 	.word	0x42c80000
 800114c:	00000000 	.word	0x00000000

08001150 <FloatToString>:

void FloatToString(char* buffer, float value, int decimalPlaces) {
 8001150:	b5b0      	push	{r4, r5, r7, lr}
 8001152:	b088      	sub	sp, #32
 8001154:	af02      	add	r7, sp, #8
 8001156:	60f8      	str	r0, [r7, #12]
 8001158:	ed87 0a02 	vstr	s0, [r7, #8]
 800115c:	6079      	str	r1, [r7, #4]
  int integerPart = (int)value;
 800115e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001162:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001166:	ee17 3a90 	vmov	r3, s15
 800116a:	617b      	str	r3, [r7, #20]
  int fractionPart = (int)((value - integerPart) * pow(10, decimalPlaces));
 800116c:	697b      	ldr	r3, [r7, #20]
 800116e:	ee07 3a90 	vmov	s15, r3
 8001172:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001176:	ed97 7a02 	vldr	s14, [r7, #8]
 800117a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800117e:	ee17 0a90 	vmov	r0, s15
 8001182:	f7ff f9f9 	bl	8000578 <__aeabi_f2d>
 8001186:	4604      	mov	r4, r0
 8001188:	460d      	mov	r5, r1
 800118a:	6878      	ldr	r0, [r7, #4]
 800118c:	f7ff f9e2 	bl	8000554 <__aeabi_i2d>
 8001190:	4602      	mov	r2, r0
 8001192:	460b      	mov	r3, r1
 8001194:	ec43 2b11 	vmov	d1, r2, r3
 8001198:	ed9f 0b11 	vldr	d0, [pc, #68]	; 80011e0 <FloatToString+0x90>
 800119c:	f002 ffa4 	bl	80040e8 <pow>
 80011a0:	ec53 2b10 	vmov	r2, r3, d0
 80011a4:	4620      	mov	r0, r4
 80011a6:	4629      	mov	r1, r5
 80011a8:	f7ff fa3e 	bl	8000628 <__aeabi_dmul>
 80011ac:	4602      	mov	r2, r0
 80011ae:	460b      	mov	r3, r1
 80011b0:	4610      	mov	r0, r2
 80011b2:	4619      	mov	r1, r3
 80011b4:	f7ff fce8 	bl	8000b88 <__aeabi_d2iz>
 80011b8:	4603      	mov	r3, r0
 80011ba:	613b      	str	r3, [r7, #16]
  sprintf(buffer, "%d.%0*d", integerPart, decimalPlaces, abs(fractionPart));
 80011bc:	693b      	ldr	r3, [r7, #16]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	bfb8      	it	lt
 80011c2:	425b      	neglt	r3, r3
 80011c4:	9300      	str	r3, [sp, #0]
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	697a      	ldr	r2, [r7, #20]
 80011ca:	4907      	ldr	r1, [pc, #28]	; (80011e8 <FloatToString+0x98>)
 80011cc:	68f8      	ldr	r0, [r7, #12]
 80011ce:	f002 fae7 	bl	80037a0 <siprintf>
}
 80011d2:	bf00      	nop
 80011d4:	3718      	adds	r7, #24
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bdb0      	pop	{r4, r5, r7, pc}
 80011da:	bf00      	nop
 80011dc:	f3af 8000 	nop.w
 80011e0:	00000000 	.word	0x00000000
 80011e4:	40240000 	.word	0x40240000
 80011e8:	08004f70 	.word	0x08004f70

080011ec <main>:

int main(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b096      	sub	sp, #88	; 0x58
 80011f0:	af00      	add	r7, sp, #0

  HAL_Init();
 80011f2:	f000 f9db 	bl	80015ac <HAL_Init>
  SystemClock_Config();
 80011f6:	f000 f82f 	bl	8001258 <SystemClock_Config>
  MX_GPIO_Init();
 80011fa:	f7ff ff01 	bl	8001000 <MX_GPIO_Init>
  MX_ADC1_Init();
 80011fe:	f7ff fe69 	bl	8000ed4 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8001202:	f000 f937 	bl	8001474 <MX_USART2_UART_Init>
  char temperature_str[20];

  while (1)
  {

    adc_value = Read_ADC();
 8001206:	f7ff ff69 	bl	80010dc <Read_ADC>
 800120a:	6578      	str	r0, [r7, #84]	; 0x54
    temperature = Convert_ADC_to_Temperature(adc_value);
 800120c:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800120e:	f7ff ff7d 	bl	800110c <Convert_ADC_to_Temperature>
 8001212:	ed87 0a14 	vstr	s0, [r7, #80]	; 0x50

    // Convert float to string
    FloatToString(temperature_str, temperature, 2);
 8001216:	1d3b      	adds	r3, r7, #4
 8001218:	2102      	movs	r1, #2
 800121a:	ed97 0a14 	vldr	s0, [r7, #80]	; 0x50
 800121e:	4618      	mov	r0, r3
 8001220:	f7ff ff96 	bl	8001150 <FloatToString>

    // Print the temperature
    uart_buf_len = sprintf(uart_buf, "Temperature: %sC\r\n", temperature_str);
 8001224:	1d3a      	adds	r2, r7, #4
 8001226:	f107 0318 	add.w	r3, r7, #24
 800122a:	4909      	ldr	r1, [pc, #36]	; (8001250 <main+0x64>)
 800122c:	4618      	mov	r0, r3
 800122e:	f002 fab7 	bl	80037a0 <siprintf>
 8001232:	64f8      	str	r0, [r7, #76]	; 0x4c
    HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, uart_buf_len, 100);
 8001234:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001236:	b29a      	uxth	r2, r3
 8001238:	f107 0118 	add.w	r1, r7, #24
 800123c:	2364      	movs	r3, #100	; 0x64
 800123e:	4805      	ldr	r0, [pc, #20]	; (8001254 <main+0x68>)
 8001240:	f001 fef2 	bl	8003028 <HAL_UART_Transmit>

    HAL_Delay(1000);  // 1 second delay
 8001244:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001248:	f000 fa22 	bl	8001690 <HAL_Delay>
    adc_value = Read_ADC();
 800124c:	e7db      	b.n	8001206 <main+0x1a>
 800124e:	bf00      	nop
 8001250:	08004f78 	.word	0x08004f78
 8001254:	200000d8 	.word	0x200000d8

08001258 <SystemClock_Config>:

}


void SystemClock_Config(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b094      	sub	sp, #80	; 0x50
 800125c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800125e:	f107 031c 	add.w	r3, r7, #28
 8001262:	2234      	movs	r2, #52	; 0x34
 8001264:	2100      	movs	r1, #0
 8001266:	4618      	mov	r0, r3
 8001268:	f002 faba 	bl	80037e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800126c:	f107 0308 	add.w	r3, r7, #8
 8001270:	2200      	movs	r2, #0
 8001272:	601a      	str	r2, [r3, #0]
 8001274:	605a      	str	r2, [r3, #4]
 8001276:	609a      	str	r2, [r3, #8]
 8001278:	60da      	str	r2, [r3, #12]
 800127a:	611a      	str	r2, [r3, #16]
  __HAL_RCC_PWR_CLK_ENABLE();
 800127c:	2300      	movs	r3, #0
 800127e:	607b      	str	r3, [r7, #4]
 8001280:	4b2a      	ldr	r3, [pc, #168]	; (800132c <SystemClock_Config+0xd4>)
 8001282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001284:	4a29      	ldr	r2, [pc, #164]	; (800132c <SystemClock_Config+0xd4>)
 8001286:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800128a:	6413      	str	r3, [r2, #64]	; 0x40
 800128c:	4b27      	ldr	r3, [pc, #156]	; (800132c <SystemClock_Config+0xd4>)
 800128e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001290:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001294:	607b      	str	r3, [r7, #4]
 8001296:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001298:	2300      	movs	r3, #0
 800129a:	603b      	str	r3, [r7, #0]
 800129c:	4b24      	ldr	r3, [pc, #144]	; (8001330 <SystemClock_Config+0xd8>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80012a4:	4a22      	ldr	r2, [pc, #136]	; (8001330 <SystemClock_Config+0xd8>)
 80012a6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012aa:	6013      	str	r3, [r2, #0]
 80012ac:	4b20      	ldr	r3, [pc, #128]	; (8001330 <SystemClock_Config+0xd8>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80012b4:	603b      	str	r3, [r7, #0]
 80012b6:	683b      	ldr	r3, [r7, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012b8:	2302      	movs	r3, #2
 80012ba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012bc:	2301      	movs	r3, #1
 80012be:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012c0:	2310      	movs	r3, #16
 80012c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012c4:	2302      	movs	r3, #2
 80012c6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80012c8:	2300      	movs	r3, #0
 80012ca:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80012cc:	2310      	movs	r3, #16
 80012ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80012d0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80012d4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80012d6:	2304      	movs	r3, #4
 80012d8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80012da:	2302      	movs	r3, #2
 80012dc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80012de:	2302      	movs	r3, #2
 80012e0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012e2:	f107 031c 	add.w	r3, r7, #28
 80012e6:	4618      	mov	r0, r3
 80012e8:	f001 fbb0 	bl	8002a4c <HAL_RCC_OscConfig>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80012f2:	f000 f81f 	bl	8001334 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012f6:	230f      	movs	r3, #15
 80012f8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012fa:	2302      	movs	r3, #2
 80012fc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012fe:	2300      	movs	r3, #0
 8001300:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001302:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001306:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001308:	2300      	movs	r3, #0
 800130a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800130c:	f107 0308 	add.w	r3, r7, #8
 8001310:	2102      	movs	r1, #2
 8001312:	4618      	mov	r0, r3
 8001314:	f001 f850 	bl	80023b8 <HAL_RCC_ClockConfig>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d001      	beq.n	8001322 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800131e:	f000 f809 	bl	8001334 <Error_Handler>
  }
}
 8001322:	bf00      	nop
 8001324:	3750      	adds	r7, #80	; 0x50
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	40023800 	.word	0x40023800
 8001330:	40007000 	.word	0x40007000

08001334 <Error_Handler>:

void Error_Handler(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001338:	b672      	cpsid	i
}
 800133a:	bf00      	nop

  __disable_irq();
  while (1)
 800133c:	e7fe      	b.n	800133c <Error_Handler+0x8>
	...

08001340 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001346:	2300      	movs	r3, #0
 8001348:	607b      	str	r3, [r7, #4]
 800134a:	4b10      	ldr	r3, [pc, #64]	; (800138c <HAL_MspInit+0x4c>)
 800134c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800134e:	4a0f      	ldr	r2, [pc, #60]	; (800138c <HAL_MspInit+0x4c>)
 8001350:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001354:	6453      	str	r3, [r2, #68]	; 0x44
 8001356:	4b0d      	ldr	r3, [pc, #52]	; (800138c <HAL_MspInit+0x4c>)
 8001358:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800135a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800135e:	607b      	str	r3, [r7, #4]
 8001360:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001362:	2300      	movs	r3, #0
 8001364:	603b      	str	r3, [r7, #0]
 8001366:	4b09      	ldr	r3, [pc, #36]	; (800138c <HAL_MspInit+0x4c>)
 8001368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800136a:	4a08      	ldr	r2, [pc, #32]	; (800138c <HAL_MspInit+0x4c>)
 800136c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001370:	6413      	str	r3, [r2, #64]	; 0x40
 8001372:	4b06      	ldr	r3, [pc, #24]	; (800138c <HAL_MspInit+0x4c>)
 8001374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001376:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800137a:	603b      	str	r3, [r7, #0]
 800137c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800137e:	2007      	movs	r0, #7
 8001380:	f000 fe38 	bl	8001ff4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001384:	bf00      	nop
 8001386:	3708      	adds	r7, #8
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}
 800138c:	40023800 	.word	0x40023800

08001390 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001394:	e7fe      	b.n	8001394 <NMI_Handler+0x4>

08001396 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001396:	b480      	push	{r7}
 8001398:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800139a:	e7fe      	b.n	800139a <HardFault_Handler+0x4>

0800139c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013a0:	e7fe      	b.n	80013a0 <MemManage_Handler+0x4>

080013a2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013a2:	b480      	push	{r7}
 80013a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013a6:	e7fe      	b.n	80013a6 <BusFault_Handler+0x4>

080013a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013ac:	e7fe      	b.n	80013ac <UsageFault_Handler+0x4>

080013ae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013ae:	b480      	push	{r7}
 80013b0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013b2:	bf00      	nop
 80013b4:	46bd      	mov	sp, r7
 80013b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ba:	4770      	bx	lr

080013bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013c0:	bf00      	nop
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr

080013ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013ca:	b480      	push	{r7}
 80013cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013ce:	bf00      	nop
 80013d0:	46bd      	mov	sp, r7
 80013d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d6:	4770      	bx	lr

080013d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013dc:	f000 f938 	bl	8001650 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013e0:	bf00      	nop
 80013e2:	bd80      	pop	{r7, pc}

080013e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b086      	sub	sp, #24
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013ec:	4a14      	ldr	r2, [pc, #80]	; (8001440 <_sbrk+0x5c>)
 80013ee:	4b15      	ldr	r3, [pc, #84]	; (8001444 <_sbrk+0x60>)
 80013f0:	1ad3      	subs	r3, r2, r3
 80013f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013f8:	4b13      	ldr	r3, [pc, #76]	; (8001448 <_sbrk+0x64>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d102      	bne.n	8001406 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001400:	4b11      	ldr	r3, [pc, #68]	; (8001448 <_sbrk+0x64>)
 8001402:	4a12      	ldr	r2, [pc, #72]	; (800144c <_sbrk+0x68>)
 8001404:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001406:	4b10      	ldr	r3, [pc, #64]	; (8001448 <_sbrk+0x64>)
 8001408:	681a      	ldr	r2, [r3, #0]
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	4413      	add	r3, r2
 800140e:	693a      	ldr	r2, [r7, #16]
 8001410:	429a      	cmp	r2, r3
 8001412:	d207      	bcs.n	8001424 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001414:	f002 f9ec 	bl	80037f0 <__errno>
 8001418:	4603      	mov	r3, r0
 800141a:	220c      	movs	r2, #12
 800141c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800141e:	f04f 33ff 	mov.w	r3, #4294967295
 8001422:	e009      	b.n	8001438 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001424:	4b08      	ldr	r3, [pc, #32]	; (8001448 <_sbrk+0x64>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800142a:	4b07      	ldr	r3, [pc, #28]	; (8001448 <_sbrk+0x64>)
 800142c:	681a      	ldr	r2, [r3, #0]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	4413      	add	r3, r2
 8001432:	4a05      	ldr	r2, [pc, #20]	; (8001448 <_sbrk+0x64>)
 8001434:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001436:	68fb      	ldr	r3, [r7, #12]
}
 8001438:	4618      	mov	r0, r3
 800143a:	3718      	adds	r7, #24
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	20020000 	.word	0x20020000
 8001444:	00000400 	.word	0x00000400
 8001448:	200000d4 	.word	0x200000d4
 800144c:	20000270 	.word	0x20000270

08001450 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001454:	4b06      	ldr	r3, [pc, #24]	; (8001470 <SystemInit+0x20>)
 8001456:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800145a:	4a05      	ldr	r2, [pc, #20]	; (8001470 <SystemInit+0x20>)
 800145c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001460:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001464:	bf00      	nop
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr
 800146e:	bf00      	nop
 8001470:	e000ed00 	.word	0xe000ed00

08001474 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001478:	4b11      	ldr	r3, [pc, #68]	; (80014c0 <MX_USART2_UART_Init+0x4c>)
 800147a:	4a12      	ldr	r2, [pc, #72]	; (80014c4 <MX_USART2_UART_Init+0x50>)
 800147c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800147e:	4b10      	ldr	r3, [pc, #64]	; (80014c0 <MX_USART2_UART_Init+0x4c>)
 8001480:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001484:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001486:	4b0e      	ldr	r3, [pc, #56]	; (80014c0 <MX_USART2_UART_Init+0x4c>)
 8001488:	2200      	movs	r2, #0
 800148a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800148c:	4b0c      	ldr	r3, [pc, #48]	; (80014c0 <MX_USART2_UART_Init+0x4c>)
 800148e:	2200      	movs	r2, #0
 8001490:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001492:	4b0b      	ldr	r3, [pc, #44]	; (80014c0 <MX_USART2_UART_Init+0x4c>)
 8001494:	2200      	movs	r2, #0
 8001496:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001498:	4b09      	ldr	r3, [pc, #36]	; (80014c0 <MX_USART2_UART_Init+0x4c>)
 800149a:	220c      	movs	r2, #12
 800149c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800149e:	4b08      	ldr	r3, [pc, #32]	; (80014c0 <MX_USART2_UART_Init+0x4c>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014a4:	4b06      	ldr	r3, [pc, #24]	; (80014c0 <MX_USART2_UART_Init+0x4c>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014aa:	4805      	ldr	r0, [pc, #20]	; (80014c0 <MX_USART2_UART_Init+0x4c>)
 80014ac:	f001 fd6c 	bl	8002f88 <HAL_UART_Init>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d001      	beq.n	80014ba <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80014b6:	f7ff ff3d 	bl	8001334 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014ba:	bf00      	nop
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	200000d8 	.word	0x200000d8
 80014c4:	40004400 	.word	0x40004400

080014c8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b08a      	sub	sp, #40	; 0x28
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014d0:	f107 0314 	add.w	r3, r7, #20
 80014d4:	2200      	movs	r2, #0
 80014d6:	601a      	str	r2, [r3, #0]
 80014d8:	605a      	str	r2, [r3, #4]
 80014da:	609a      	str	r2, [r3, #8]
 80014dc:	60da      	str	r2, [r3, #12]
 80014de:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a19      	ldr	r2, [pc, #100]	; (800154c <HAL_UART_MspInit+0x84>)
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d12b      	bne.n	8001542 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80014ea:	2300      	movs	r3, #0
 80014ec:	613b      	str	r3, [r7, #16]
 80014ee:	4b18      	ldr	r3, [pc, #96]	; (8001550 <HAL_UART_MspInit+0x88>)
 80014f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014f2:	4a17      	ldr	r2, [pc, #92]	; (8001550 <HAL_UART_MspInit+0x88>)
 80014f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014f8:	6413      	str	r3, [r2, #64]	; 0x40
 80014fa:	4b15      	ldr	r3, [pc, #84]	; (8001550 <HAL_UART_MspInit+0x88>)
 80014fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001502:	613b      	str	r3, [r7, #16]
 8001504:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001506:	2300      	movs	r3, #0
 8001508:	60fb      	str	r3, [r7, #12]
 800150a:	4b11      	ldr	r3, [pc, #68]	; (8001550 <HAL_UART_MspInit+0x88>)
 800150c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800150e:	4a10      	ldr	r2, [pc, #64]	; (8001550 <HAL_UART_MspInit+0x88>)
 8001510:	f043 0301 	orr.w	r3, r3, #1
 8001514:	6313      	str	r3, [r2, #48]	; 0x30
 8001516:	4b0e      	ldr	r3, [pc, #56]	; (8001550 <HAL_UART_MspInit+0x88>)
 8001518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800151a:	f003 0301 	and.w	r3, r3, #1
 800151e:	60fb      	str	r3, [r7, #12]
 8001520:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001522:	230c      	movs	r3, #12
 8001524:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001526:	2302      	movs	r3, #2
 8001528:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152a:	2300      	movs	r3, #0
 800152c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800152e:	2303      	movs	r3, #3
 8001530:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001532:	2307      	movs	r3, #7
 8001534:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001536:	f107 0314 	add.w	r3, r7, #20
 800153a:	4619      	mov	r1, r3
 800153c:	4805      	ldr	r0, [pc, #20]	; (8001554 <HAL_UART_MspInit+0x8c>)
 800153e:	f000 fd8d 	bl	800205c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001542:	bf00      	nop
 8001544:	3728      	adds	r7, #40	; 0x28
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	40004400 	.word	0x40004400
 8001550:	40023800 	.word	0x40023800
 8001554:	40020000 	.word	0x40020000

08001558 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001558:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001590 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800155c:	f7ff ff78 	bl	8001450 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001560:	480c      	ldr	r0, [pc, #48]	; (8001594 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001562:	490d      	ldr	r1, [pc, #52]	; (8001598 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001564:	4a0d      	ldr	r2, [pc, #52]	; (800159c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001566:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001568:	e002      	b.n	8001570 <LoopCopyDataInit>

0800156a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800156a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800156c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800156e:	3304      	adds	r3, #4

08001570 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001570:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001572:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001574:	d3f9      	bcc.n	800156a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001576:	4a0a      	ldr	r2, [pc, #40]	; (80015a0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001578:	4c0a      	ldr	r4, [pc, #40]	; (80015a4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800157a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800157c:	e001      	b.n	8001582 <LoopFillZerobss>

0800157e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800157e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001580:	3204      	adds	r2, #4

08001582 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001582:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001584:	d3fb      	bcc.n	800157e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001586:	f002 f939 	bl	80037fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800158a:	f7ff fe2f 	bl	80011ec <main>
  bx  lr    
 800158e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001590:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001594:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001598:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 800159c:	08005020 	.word	0x08005020
  ldr r2, =_sbss
 80015a0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80015a4:	2000026c 	.word	0x2000026c

080015a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015a8:	e7fe      	b.n	80015a8 <ADC_IRQHandler>
	...

080015ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80015b0:	4b0e      	ldr	r3, [pc, #56]	; (80015ec <HAL_Init+0x40>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4a0d      	ldr	r2, [pc, #52]	; (80015ec <HAL_Init+0x40>)
 80015b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80015ba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80015bc:	4b0b      	ldr	r3, [pc, #44]	; (80015ec <HAL_Init+0x40>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4a0a      	ldr	r2, [pc, #40]	; (80015ec <HAL_Init+0x40>)
 80015c2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80015c6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015c8:	4b08      	ldr	r3, [pc, #32]	; (80015ec <HAL_Init+0x40>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a07      	ldr	r2, [pc, #28]	; (80015ec <HAL_Init+0x40>)
 80015ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015d4:	2003      	movs	r0, #3
 80015d6:	f000 fd0d 	bl	8001ff4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015da:	2000      	movs	r0, #0
 80015dc:	f000 f808 	bl	80015f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015e0:	f7ff feae 	bl	8001340 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015e4:	2300      	movs	r3, #0
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	40023c00 	.word	0x40023c00

080015f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015f8:	4b12      	ldr	r3, [pc, #72]	; (8001644 <HAL_InitTick+0x54>)
 80015fa:	681a      	ldr	r2, [r3, #0]
 80015fc:	4b12      	ldr	r3, [pc, #72]	; (8001648 <HAL_InitTick+0x58>)
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	4619      	mov	r1, r3
 8001602:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001606:	fbb3 f3f1 	udiv	r3, r3, r1
 800160a:	fbb2 f3f3 	udiv	r3, r2, r3
 800160e:	4618      	mov	r0, r3
 8001610:	f000 fd17 	bl	8002042 <HAL_SYSTICK_Config>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800161a:	2301      	movs	r3, #1
 800161c:	e00e      	b.n	800163c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2b0f      	cmp	r3, #15
 8001622:	d80a      	bhi.n	800163a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001624:	2200      	movs	r2, #0
 8001626:	6879      	ldr	r1, [r7, #4]
 8001628:	f04f 30ff 	mov.w	r0, #4294967295
 800162c:	f000 fced 	bl	800200a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001630:	4a06      	ldr	r2, [pc, #24]	; (800164c <HAL_InitTick+0x5c>)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001636:	2300      	movs	r3, #0
 8001638:	e000      	b.n	800163c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800163a:	2301      	movs	r3, #1
}
 800163c:	4618      	mov	r0, r3
 800163e:	3708      	adds	r7, #8
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	20000000 	.word	0x20000000
 8001648:	20000008 	.word	0x20000008
 800164c:	20000004 	.word	0x20000004

08001650 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001654:	4b06      	ldr	r3, [pc, #24]	; (8001670 <HAL_IncTick+0x20>)
 8001656:	781b      	ldrb	r3, [r3, #0]
 8001658:	461a      	mov	r2, r3
 800165a:	4b06      	ldr	r3, [pc, #24]	; (8001674 <HAL_IncTick+0x24>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	4413      	add	r3, r2
 8001660:	4a04      	ldr	r2, [pc, #16]	; (8001674 <HAL_IncTick+0x24>)
 8001662:	6013      	str	r3, [r2, #0]
}
 8001664:	bf00      	nop
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr
 800166e:	bf00      	nop
 8001670:	20000008 	.word	0x20000008
 8001674:	20000120 	.word	0x20000120

08001678 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
  return uwTick;
 800167c:	4b03      	ldr	r3, [pc, #12]	; (800168c <HAL_GetTick+0x14>)
 800167e:	681b      	ldr	r3, [r3, #0]
}
 8001680:	4618      	mov	r0, r3
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr
 800168a:	bf00      	nop
 800168c:	20000120 	.word	0x20000120

08001690 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b084      	sub	sp, #16
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001698:	f7ff ffee 	bl	8001678 <HAL_GetTick>
 800169c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016a8:	d005      	beq.n	80016b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80016aa:	4b0a      	ldr	r3, [pc, #40]	; (80016d4 <HAL_Delay+0x44>)
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	461a      	mov	r2, r3
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	4413      	add	r3, r2
 80016b4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80016b6:	bf00      	nop
 80016b8:	f7ff ffde 	bl	8001678 <HAL_GetTick>
 80016bc:	4602      	mov	r2, r0
 80016be:	68bb      	ldr	r3, [r7, #8]
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	68fa      	ldr	r2, [r7, #12]
 80016c4:	429a      	cmp	r2, r3
 80016c6:	d8f7      	bhi.n	80016b8 <HAL_Delay+0x28>
  {
  }
}
 80016c8:	bf00      	nop
 80016ca:	bf00      	nop
 80016cc:	3710      	adds	r7, #16
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	20000008 	.word	0x20000008

080016d8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b084      	sub	sp, #16
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016e0:	2300      	movs	r3, #0
 80016e2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d101      	bne.n	80016ee <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80016ea:	2301      	movs	r3, #1
 80016ec:	e033      	b.n	8001756 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d109      	bne.n	800170a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80016f6:	6878      	ldr	r0, [r7, #4]
 80016f8:	f7ff fc3e 	bl	8000f78 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	2200      	movs	r2, #0
 8001700:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	2200      	movs	r2, #0
 8001706:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800170e:	f003 0310 	and.w	r3, r3, #16
 8001712:	2b00      	cmp	r3, #0
 8001714:	d118      	bne.n	8001748 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800171a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800171e:	f023 0302 	bic.w	r3, r3, #2
 8001722:	f043 0202 	orr.w	r2, r3, #2
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800172a:	6878      	ldr	r0, [r7, #4]
 800172c:	f000 fab4 	bl	8001c98 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	2200      	movs	r2, #0
 8001734:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800173a:	f023 0303 	bic.w	r3, r3, #3
 800173e:	f043 0201 	orr.w	r2, r3, #1
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	641a      	str	r2, [r3, #64]	; 0x40
 8001746:	e001      	b.n	800174c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001748:	2301      	movs	r3, #1
 800174a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2200      	movs	r2, #0
 8001750:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001754:	7bfb      	ldrb	r3, [r7, #15]
}
 8001756:	4618      	mov	r0, r3
 8001758:	3710      	adds	r7, #16
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
	...

08001760 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001760:	b480      	push	{r7}
 8001762:	b085      	sub	sp, #20
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001768:	2300      	movs	r3, #0
 800176a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001772:	2b01      	cmp	r3, #1
 8001774:	d101      	bne.n	800177a <HAL_ADC_Start+0x1a>
 8001776:	2302      	movs	r3, #2
 8001778:	e0b2      	b.n	80018e0 <HAL_ADC_Start+0x180>
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	2201      	movs	r2, #1
 800177e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	689b      	ldr	r3, [r3, #8]
 8001788:	f003 0301 	and.w	r3, r3, #1
 800178c:	2b01      	cmp	r3, #1
 800178e:	d018      	beq.n	80017c2 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	689a      	ldr	r2, [r3, #8]
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f042 0201 	orr.w	r2, r2, #1
 800179e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80017a0:	4b52      	ldr	r3, [pc, #328]	; (80018ec <HAL_ADC_Start+0x18c>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4a52      	ldr	r2, [pc, #328]	; (80018f0 <HAL_ADC_Start+0x190>)
 80017a6:	fba2 2303 	umull	r2, r3, r2, r3
 80017aa:	0c9a      	lsrs	r2, r3, #18
 80017ac:	4613      	mov	r3, r2
 80017ae:	005b      	lsls	r3, r3, #1
 80017b0:	4413      	add	r3, r2
 80017b2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80017b4:	e002      	b.n	80017bc <HAL_ADC_Start+0x5c>
    {
      counter--;
 80017b6:	68bb      	ldr	r3, [r7, #8]
 80017b8:	3b01      	subs	r3, #1
 80017ba:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80017bc:	68bb      	ldr	r3, [r7, #8]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d1f9      	bne.n	80017b6 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	689b      	ldr	r3, [r3, #8]
 80017c8:	f003 0301 	and.w	r3, r3, #1
 80017cc:	2b01      	cmp	r3, #1
 80017ce:	d17a      	bne.n	80018c6 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017d4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80017d8:	f023 0301 	bic.w	r3, r3, #1
 80017dc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d007      	beq.n	8001802 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017f6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80017fa:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001806:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800180a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800180e:	d106      	bne.n	800181e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001814:	f023 0206 	bic.w	r2, r3, #6
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	645a      	str	r2, [r3, #68]	; 0x44
 800181c:	e002      	b.n	8001824 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	2200      	movs	r2, #0
 8001822:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2200      	movs	r2, #0
 8001828:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800182c:	4b31      	ldr	r3, [pc, #196]	; (80018f4 <HAL_ADC_Start+0x194>)
 800182e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001838:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	f003 031f 	and.w	r3, r3, #31
 8001842:	2b00      	cmp	r3, #0
 8001844:	d12a      	bne.n	800189c <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4a2b      	ldr	r2, [pc, #172]	; (80018f8 <HAL_ADC_Start+0x198>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d015      	beq.n	800187c <HAL_ADC_Start+0x11c>
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a29      	ldr	r2, [pc, #164]	; (80018fc <HAL_ADC_Start+0x19c>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d105      	bne.n	8001866 <HAL_ADC_Start+0x106>
 800185a:	4b26      	ldr	r3, [pc, #152]	; (80018f4 <HAL_ADC_Start+0x194>)
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	f003 031f 	and.w	r3, r3, #31
 8001862:	2b00      	cmp	r3, #0
 8001864:	d00a      	beq.n	800187c <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4a25      	ldr	r2, [pc, #148]	; (8001900 <HAL_ADC_Start+0x1a0>)
 800186c:	4293      	cmp	r3, r2
 800186e:	d136      	bne.n	80018de <HAL_ADC_Start+0x17e>
 8001870:	4b20      	ldr	r3, [pc, #128]	; (80018f4 <HAL_ADC_Start+0x194>)
 8001872:	685b      	ldr	r3, [r3, #4]
 8001874:	f003 0310 	and.w	r3, r3, #16
 8001878:	2b00      	cmp	r3, #0
 800187a:	d130      	bne.n	80018de <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	689b      	ldr	r3, [r3, #8]
 8001882:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001886:	2b00      	cmp	r3, #0
 8001888:	d129      	bne.n	80018de <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	689a      	ldr	r2, [r3, #8]
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001898:	609a      	str	r2, [r3, #8]
 800189a:	e020      	b.n	80018de <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4a15      	ldr	r2, [pc, #84]	; (80018f8 <HAL_ADC_Start+0x198>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d11b      	bne.n	80018de <HAL_ADC_Start+0x17e>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	689b      	ldr	r3, [r3, #8]
 80018ac:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d114      	bne.n	80018de <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	689a      	ldr	r2, [r3, #8]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80018c2:	609a      	str	r2, [r3, #8]
 80018c4:	e00b      	b.n	80018de <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ca:	f043 0210 	orr.w	r2, r3, #16
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018d6:	f043 0201 	orr.w	r2, r3, #1
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 80018de:	2300      	movs	r3, #0
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	3714      	adds	r7, #20
 80018e4:	46bd      	mov	sp, r7
 80018e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ea:	4770      	bx	lr
 80018ec:	20000000 	.word	0x20000000
 80018f0:	431bde83 	.word	0x431bde83
 80018f4:	40012300 	.word	0x40012300
 80018f8:	40012000 	.word	0x40012000
 80018fc:	40012100 	.word	0x40012100
 8001900:	40012200 	.word	0x40012200

08001904 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b084      	sub	sp, #16
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
 800190c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800190e:	2300      	movs	r3, #0
 8001910:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	689b      	ldr	r3, [r3, #8]
 8001918:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800191c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001920:	d113      	bne.n	800194a <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	689b      	ldr	r3, [r3, #8]
 8001928:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800192c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001930:	d10b      	bne.n	800194a <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001936:	f043 0220 	orr.w	r2, r3, #32
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2200      	movs	r2, #0
 8001942:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8001946:	2301      	movs	r3, #1
 8001948:	e063      	b.n	8001a12 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 800194a:	f7ff fe95 	bl	8001678 <HAL_GetTick>
 800194e:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001950:	e021      	b.n	8001996 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001958:	d01d      	beq.n	8001996 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d007      	beq.n	8001970 <HAL_ADC_PollForConversion+0x6c>
 8001960:	f7ff fe8a 	bl	8001678 <HAL_GetTick>
 8001964:	4602      	mov	r2, r0
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	1ad3      	subs	r3, r2, r3
 800196a:	683a      	ldr	r2, [r7, #0]
 800196c:	429a      	cmp	r2, r3
 800196e:	d212      	bcs.n	8001996 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f003 0302 	and.w	r3, r3, #2
 800197a:	2b02      	cmp	r3, #2
 800197c:	d00b      	beq.n	8001996 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001982:	f043 0204 	orr.w	r2, r3, #4
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2200      	movs	r2, #0
 800198e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8001992:	2303      	movs	r3, #3
 8001994:	e03d      	b.n	8001a12 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f003 0302 	and.w	r3, r3, #2
 80019a0:	2b02      	cmp	r3, #2
 80019a2:	d1d6      	bne.n	8001952 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f06f 0212 	mvn.w	r2, #18
 80019ac:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019b2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	689b      	ldr	r3, [r3, #8]
 80019c0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d123      	bne.n	8001a10 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d11f      	bne.n	8001a10 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019d6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d006      	beq.n	80019ec <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	689b      	ldr	r3, [r3, #8]
 80019e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d111      	bne.n	8001a10 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019f0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	641a      	str	r2, [r3, #64]	; 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d105      	bne.n	8001a10 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a08:	f043 0201 	orr.w	r2, r3, #1
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8001a10:	2300      	movs	r3, #0
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	3710      	adds	r7, #16
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}

08001a1a <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001a1a:	b480      	push	{r7}
 8001a1c:	b083      	sub	sp, #12
 8001a1e:	af00      	add	r7, sp, #0
 8001a20:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	370c      	adds	r7, #12
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a32:	4770      	bx	lr

08001a34 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b085      	sub	sp, #20
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
 8001a3c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001a48:	2b01      	cmp	r3, #1
 8001a4a:	d101      	bne.n	8001a50 <HAL_ADC_ConfigChannel+0x1c>
 8001a4c:	2302      	movs	r3, #2
 8001a4e:	e113      	b.n	8001c78 <HAL_ADC_ConfigChannel+0x244>
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2201      	movs	r2, #1
 8001a54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	2b09      	cmp	r3, #9
 8001a5e:	d925      	bls.n	8001aac <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	68d9      	ldr	r1, [r3, #12]
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	b29b      	uxth	r3, r3
 8001a6c:	461a      	mov	r2, r3
 8001a6e:	4613      	mov	r3, r2
 8001a70:	005b      	lsls	r3, r3, #1
 8001a72:	4413      	add	r3, r2
 8001a74:	3b1e      	subs	r3, #30
 8001a76:	2207      	movs	r2, #7
 8001a78:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7c:	43da      	mvns	r2, r3
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	400a      	ands	r2, r1
 8001a84:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	68d9      	ldr	r1, [r3, #12]
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	689a      	ldr	r2, [r3, #8]
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	b29b      	uxth	r3, r3
 8001a96:	4618      	mov	r0, r3
 8001a98:	4603      	mov	r3, r0
 8001a9a:	005b      	lsls	r3, r3, #1
 8001a9c:	4403      	add	r3, r0
 8001a9e:	3b1e      	subs	r3, #30
 8001aa0:	409a      	lsls	r2, r3
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	430a      	orrs	r2, r1
 8001aa8:	60da      	str	r2, [r3, #12]
 8001aaa:	e022      	b.n	8001af2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	6919      	ldr	r1, [r3, #16]
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	b29b      	uxth	r3, r3
 8001ab8:	461a      	mov	r2, r3
 8001aba:	4613      	mov	r3, r2
 8001abc:	005b      	lsls	r3, r3, #1
 8001abe:	4413      	add	r3, r2
 8001ac0:	2207      	movs	r2, #7
 8001ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac6:	43da      	mvns	r2, r3
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	400a      	ands	r2, r1
 8001ace:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	6919      	ldr	r1, [r3, #16]
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	689a      	ldr	r2, [r3, #8]
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	b29b      	uxth	r3, r3
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	005b      	lsls	r3, r3, #1
 8001ae6:	4403      	add	r3, r0
 8001ae8:	409a      	lsls	r2, r3
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	430a      	orrs	r2, r1
 8001af0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	2b06      	cmp	r3, #6
 8001af8:	d824      	bhi.n	8001b44 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	685a      	ldr	r2, [r3, #4]
 8001b04:	4613      	mov	r3, r2
 8001b06:	009b      	lsls	r3, r3, #2
 8001b08:	4413      	add	r3, r2
 8001b0a:	3b05      	subs	r3, #5
 8001b0c:	221f      	movs	r2, #31
 8001b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b12:	43da      	mvns	r2, r3
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	400a      	ands	r2, r1
 8001b1a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	b29b      	uxth	r3, r3
 8001b28:	4618      	mov	r0, r3
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	685a      	ldr	r2, [r3, #4]
 8001b2e:	4613      	mov	r3, r2
 8001b30:	009b      	lsls	r3, r3, #2
 8001b32:	4413      	add	r3, r2
 8001b34:	3b05      	subs	r3, #5
 8001b36:	fa00 f203 	lsl.w	r2, r0, r3
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	430a      	orrs	r2, r1
 8001b40:	635a      	str	r2, [r3, #52]	; 0x34
 8001b42:	e04c      	b.n	8001bde <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	2b0c      	cmp	r3, #12
 8001b4a:	d824      	bhi.n	8001b96 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	685a      	ldr	r2, [r3, #4]
 8001b56:	4613      	mov	r3, r2
 8001b58:	009b      	lsls	r3, r3, #2
 8001b5a:	4413      	add	r3, r2
 8001b5c:	3b23      	subs	r3, #35	; 0x23
 8001b5e:	221f      	movs	r2, #31
 8001b60:	fa02 f303 	lsl.w	r3, r2, r3
 8001b64:	43da      	mvns	r2, r3
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	400a      	ands	r2, r1
 8001b6c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	b29b      	uxth	r3, r3
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	685a      	ldr	r2, [r3, #4]
 8001b80:	4613      	mov	r3, r2
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	4413      	add	r3, r2
 8001b86:	3b23      	subs	r3, #35	; 0x23
 8001b88:	fa00 f203 	lsl.w	r2, r0, r3
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	430a      	orrs	r2, r1
 8001b92:	631a      	str	r2, [r3, #48]	; 0x30
 8001b94:	e023      	b.n	8001bde <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	685a      	ldr	r2, [r3, #4]
 8001ba0:	4613      	mov	r3, r2
 8001ba2:	009b      	lsls	r3, r3, #2
 8001ba4:	4413      	add	r3, r2
 8001ba6:	3b41      	subs	r3, #65	; 0x41
 8001ba8:	221f      	movs	r2, #31
 8001baa:	fa02 f303 	lsl.w	r3, r2, r3
 8001bae:	43da      	mvns	r2, r3
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	400a      	ands	r2, r1
 8001bb6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	b29b      	uxth	r3, r3
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	685a      	ldr	r2, [r3, #4]
 8001bca:	4613      	mov	r3, r2
 8001bcc:	009b      	lsls	r3, r3, #2
 8001bce:	4413      	add	r3, r2
 8001bd0:	3b41      	subs	r3, #65	; 0x41
 8001bd2:	fa00 f203 	lsl.w	r2, r0, r3
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	430a      	orrs	r2, r1
 8001bdc:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001bde:	4b29      	ldr	r3, [pc, #164]	; (8001c84 <HAL_ADC_ConfigChannel+0x250>)
 8001be0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4a28      	ldr	r2, [pc, #160]	; (8001c88 <HAL_ADC_ConfigChannel+0x254>)
 8001be8:	4293      	cmp	r3, r2
 8001bea:	d10f      	bne.n	8001c0c <HAL_ADC_ConfigChannel+0x1d8>
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	2b12      	cmp	r3, #18
 8001bf2:	d10b      	bne.n	8001c0c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a1d      	ldr	r2, [pc, #116]	; (8001c88 <HAL_ADC_ConfigChannel+0x254>)
 8001c12:	4293      	cmp	r3, r2
 8001c14:	d12b      	bne.n	8001c6e <HAL_ADC_ConfigChannel+0x23a>
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4a1c      	ldr	r2, [pc, #112]	; (8001c8c <HAL_ADC_ConfigChannel+0x258>)
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	d003      	beq.n	8001c28 <HAL_ADC_ConfigChannel+0x1f4>
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	2b11      	cmp	r3, #17
 8001c26:	d122      	bne.n	8001c6e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a11      	ldr	r2, [pc, #68]	; (8001c8c <HAL_ADC_ConfigChannel+0x258>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d111      	bne.n	8001c6e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001c4a:	4b11      	ldr	r3, [pc, #68]	; (8001c90 <HAL_ADC_ConfigChannel+0x25c>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4a11      	ldr	r2, [pc, #68]	; (8001c94 <HAL_ADC_ConfigChannel+0x260>)
 8001c50:	fba2 2303 	umull	r2, r3, r2, r3
 8001c54:	0c9a      	lsrs	r2, r3, #18
 8001c56:	4613      	mov	r3, r2
 8001c58:	009b      	lsls	r3, r3, #2
 8001c5a:	4413      	add	r3, r2
 8001c5c:	005b      	lsls	r3, r3, #1
 8001c5e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001c60:	e002      	b.n	8001c68 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001c62:	68bb      	ldr	r3, [r7, #8]
 8001c64:	3b01      	subs	r3, #1
 8001c66:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001c68:	68bb      	ldr	r3, [r7, #8]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d1f9      	bne.n	8001c62 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2200      	movs	r2, #0
 8001c72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8001c76:	2300      	movs	r3, #0
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	3714      	adds	r7, #20
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr
 8001c84:	40012300 	.word	0x40012300
 8001c88:	40012000 	.word	0x40012000
 8001c8c:	10000012 	.word	0x10000012
 8001c90:	20000000 	.word	0x20000000
 8001c94:	431bde83 	.word	0x431bde83

08001c98 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b085      	sub	sp, #20
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001ca0:	4b79      	ldr	r3, [pc, #484]	; (8001e88 <ADC_Init+0x1f0>)
 8001ca2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	685a      	ldr	r2, [r3, #4]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	431a      	orrs	r2, r3
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	685a      	ldr	r2, [r3, #4]
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001ccc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	6859      	ldr	r1, [r3, #4]
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	691b      	ldr	r3, [r3, #16]
 8001cd8:	021a      	lsls	r2, r3, #8
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	430a      	orrs	r2, r1
 8001ce0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	685a      	ldr	r2, [r3, #4]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001cf0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	6859      	ldr	r1, [r3, #4]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	689a      	ldr	r2, [r3, #8]
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	430a      	orrs	r2, r1
 8001d02:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	689a      	ldr	r2, [r3, #8]
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001d12:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	6899      	ldr	r1, [r3, #8]
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	68da      	ldr	r2, [r3, #12]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	430a      	orrs	r2, r1
 8001d24:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d2a:	4a58      	ldr	r2, [pc, #352]	; (8001e8c <ADC_Init+0x1f4>)
 8001d2c:	4293      	cmp	r3, r2
 8001d2e:	d022      	beq.n	8001d76 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	689a      	ldr	r2, [r3, #8]
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001d3e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	6899      	ldr	r1, [r3, #8]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	430a      	orrs	r2, r1
 8001d50:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	689a      	ldr	r2, [r3, #8]
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001d60:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	6899      	ldr	r1, [r3, #8]
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	430a      	orrs	r2, r1
 8001d72:	609a      	str	r2, [r3, #8]
 8001d74:	e00f      	b.n	8001d96 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	689a      	ldr	r2, [r3, #8]
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001d84:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	689a      	ldr	r2, [r3, #8]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001d94:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	689a      	ldr	r2, [r3, #8]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f022 0202 	bic.w	r2, r2, #2
 8001da4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	6899      	ldr	r1, [r3, #8]
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	7e1b      	ldrb	r3, [r3, #24]
 8001db0:	005a      	lsls	r2, r3, #1
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	430a      	orrs	r2, r1
 8001db8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d01b      	beq.n	8001dfc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	685a      	ldr	r2, [r3, #4]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001dd2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	685a      	ldr	r2, [r3, #4]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001de2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	6859      	ldr	r1, [r3, #4]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dee:	3b01      	subs	r3, #1
 8001df0:	035a      	lsls	r2, r3, #13
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	430a      	orrs	r2, r1
 8001df8:	605a      	str	r2, [r3, #4]
 8001dfa:	e007      	b.n	8001e0c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	685a      	ldr	r2, [r3, #4]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001e0a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001e1a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	69db      	ldr	r3, [r3, #28]
 8001e26:	3b01      	subs	r3, #1
 8001e28:	051a      	lsls	r2, r3, #20
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	430a      	orrs	r2, r1
 8001e30:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	689a      	ldr	r2, [r3, #8]
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001e40:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	6899      	ldr	r1, [r3, #8]
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001e4e:	025a      	lsls	r2, r3, #9
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	430a      	orrs	r2, r1
 8001e56:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	689a      	ldr	r2, [r3, #8]
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001e66:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	6899      	ldr	r1, [r3, #8]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	695b      	ldr	r3, [r3, #20]
 8001e72:	029a      	lsls	r2, r3, #10
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	430a      	orrs	r2, r1
 8001e7a:	609a      	str	r2, [r3, #8]
}
 8001e7c:	bf00      	nop
 8001e7e:	3714      	adds	r7, #20
 8001e80:	46bd      	mov	sp, r7
 8001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e86:	4770      	bx	lr
 8001e88:	40012300 	.word	0x40012300
 8001e8c:	0f000001 	.word	0x0f000001

08001e90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b085      	sub	sp, #20
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	f003 0307 	and.w	r3, r3, #7
 8001e9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ea0:	4b0c      	ldr	r3, [pc, #48]	; (8001ed4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ea6:	68ba      	ldr	r2, [r7, #8]
 8001ea8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001eac:	4013      	ands	r3, r2
 8001eae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001eb4:	68bb      	ldr	r3, [r7, #8]
 8001eb6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001eb8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ebc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ec0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ec2:	4a04      	ldr	r2, [pc, #16]	; (8001ed4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ec4:	68bb      	ldr	r3, [r7, #8]
 8001ec6:	60d3      	str	r3, [r2, #12]
}
 8001ec8:	bf00      	nop
 8001eca:	3714      	adds	r7, #20
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed2:	4770      	bx	lr
 8001ed4:	e000ed00 	.word	0xe000ed00

08001ed8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001edc:	4b04      	ldr	r3, [pc, #16]	; (8001ef0 <__NVIC_GetPriorityGrouping+0x18>)
 8001ede:	68db      	ldr	r3, [r3, #12]
 8001ee0:	0a1b      	lsrs	r3, r3, #8
 8001ee2:	f003 0307 	and.w	r3, r3, #7
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eee:	4770      	bx	lr
 8001ef0:	e000ed00 	.word	0xe000ed00

08001ef4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	4603      	mov	r3, r0
 8001efc:	6039      	str	r1, [r7, #0]
 8001efe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	db0a      	blt.n	8001f1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	b2da      	uxtb	r2, r3
 8001f0c:	490c      	ldr	r1, [pc, #48]	; (8001f40 <__NVIC_SetPriority+0x4c>)
 8001f0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f12:	0112      	lsls	r2, r2, #4
 8001f14:	b2d2      	uxtb	r2, r2
 8001f16:	440b      	add	r3, r1
 8001f18:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f1c:	e00a      	b.n	8001f34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	b2da      	uxtb	r2, r3
 8001f22:	4908      	ldr	r1, [pc, #32]	; (8001f44 <__NVIC_SetPriority+0x50>)
 8001f24:	79fb      	ldrb	r3, [r7, #7]
 8001f26:	f003 030f 	and.w	r3, r3, #15
 8001f2a:	3b04      	subs	r3, #4
 8001f2c:	0112      	lsls	r2, r2, #4
 8001f2e:	b2d2      	uxtb	r2, r2
 8001f30:	440b      	add	r3, r1
 8001f32:	761a      	strb	r2, [r3, #24]
}
 8001f34:	bf00      	nop
 8001f36:	370c      	adds	r7, #12
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3e:	4770      	bx	lr
 8001f40:	e000e100 	.word	0xe000e100
 8001f44:	e000ed00 	.word	0xe000ed00

08001f48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b089      	sub	sp, #36	; 0x24
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	60f8      	str	r0, [r7, #12]
 8001f50:	60b9      	str	r1, [r7, #8]
 8001f52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	f003 0307 	and.w	r3, r3, #7
 8001f5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f5c:	69fb      	ldr	r3, [r7, #28]
 8001f5e:	f1c3 0307 	rsb	r3, r3, #7
 8001f62:	2b04      	cmp	r3, #4
 8001f64:	bf28      	it	cs
 8001f66:	2304      	movcs	r3, #4
 8001f68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f6a:	69fb      	ldr	r3, [r7, #28]
 8001f6c:	3304      	adds	r3, #4
 8001f6e:	2b06      	cmp	r3, #6
 8001f70:	d902      	bls.n	8001f78 <NVIC_EncodePriority+0x30>
 8001f72:	69fb      	ldr	r3, [r7, #28]
 8001f74:	3b03      	subs	r3, #3
 8001f76:	e000      	b.n	8001f7a <NVIC_EncodePriority+0x32>
 8001f78:	2300      	movs	r3, #0
 8001f7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f7c:	f04f 32ff 	mov.w	r2, #4294967295
 8001f80:	69bb      	ldr	r3, [r7, #24]
 8001f82:	fa02 f303 	lsl.w	r3, r2, r3
 8001f86:	43da      	mvns	r2, r3
 8001f88:	68bb      	ldr	r3, [r7, #8]
 8001f8a:	401a      	ands	r2, r3
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f90:	f04f 31ff 	mov.w	r1, #4294967295
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	fa01 f303 	lsl.w	r3, r1, r3
 8001f9a:	43d9      	mvns	r1, r3
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fa0:	4313      	orrs	r3, r2
         );
}
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	3724      	adds	r7, #36	; 0x24
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fac:	4770      	bx	lr
	...

08001fb0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b082      	sub	sp, #8
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	3b01      	subs	r3, #1
 8001fbc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001fc0:	d301      	bcc.n	8001fc6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	e00f      	b.n	8001fe6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fc6:	4a0a      	ldr	r2, [pc, #40]	; (8001ff0 <SysTick_Config+0x40>)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	3b01      	subs	r3, #1
 8001fcc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fce:	210f      	movs	r1, #15
 8001fd0:	f04f 30ff 	mov.w	r0, #4294967295
 8001fd4:	f7ff ff8e 	bl	8001ef4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fd8:	4b05      	ldr	r3, [pc, #20]	; (8001ff0 <SysTick_Config+0x40>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fde:	4b04      	ldr	r3, [pc, #16]	; (8001ff0 <SysTick_Config+0x40>)
 8001fe0:	2207      	movs	r2, #7
 8001fe2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fe4:	2300      	movs	r3, #0
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	3708      	adds	r7, #8
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	e000e010 	.word	0xe000e010

08001ff4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ffc:	6878      	ldr	r0, [r7, #4]
 8001ffe:	f7ff ff47 	bl	8001e90 <__NVIC_SetPriorityGrouping>
}
 8002002:	bf00      	nop
 8002004:	3708      	adds	r7, #8
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}

0800200a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800200a:	b580      	push	{r7, lr}
 800200c:	b086      	sub	sp, #24
 800200e:	af00      	add	r7, sp, #0
 8002010:	4603      	mov	r3, r0
 8002012:	60b9      	str	r1, [r7, #8]
 8002014:	607a      	str	r2, [r7, #4]
 8002016:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002018:	2300      	movs	r3, #0
 800201a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800201c:	f7ff ff5c 	bl	8001ed8 <__NVIC_GetPriorityGrouping>
 8002020:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002022:	687a      	ldr	r2, [r7, #4]
 8002024:	68b9      	ldr	r1, [r7, #8]
 8002026:	6978      	ldr	r0, [r7, #20]
 8002028:	f7ff ff8e 	bl	8001f48 <NVIC_EncodePriority>
 800202c:	4602      	mov	r2, r0
 800202e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002032:	4611      	mov	r1, r2
 8002034:	4618      	mov	r0, r3
 8002036:	f7ff ff5d 	bl	8001ef4 <__NVIC_SetPriority>
}
 800203a:	bf00      	nop
 800203c:	3718      	adds	r7, #24
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}

08002042 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002042:	b580      	push	{r7, lr}
 8002044:	b082      	sub	sp, #8
 8002046:	af00      	add	r7, sp, #0
 8002048:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800204a:	6878      	ldr	r0, [r7, #4]
 800204c:	f7ff ffb0 	bl	8001fb0 <SysTick_Config>
 8002050:	4603      	mov	r3, r0
}
 8002052:	4618      	mov	r0, r3
 8002054:	3708      	adds	r7, #8
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}
	...

0800205c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800205c:	b480      	push	{r7}
 800205e:	b089      	sub	sp, #36	; 0x24
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
 8002064:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002066:	2300      	movs	r3, #0
 8002068:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800206a:	2300      	movs	r3, #0
 800206c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800206e:	2300      	movs	r3, #0
 8002070:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002072:	2300      	movs	r3, #0
 8002074:	61fb      	str	r3, [r7, #28]
 8002076:	e165      	b.n	8002344 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002078:	2201      	movs	r2, #1
 800207a:	69fb      	ldr	r3, [r7, #28]
 800207c:	fa02 f303 	lsl.w	r3, r2, r3
 8002080:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	697a      	ldr	r2, [r7, #20]
 8002088:	4013      	ands	r3, r2
 800208a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800208c:	693a      	ldr	r2, [r7, #16]
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	429a      	cmp	r2, r3
 8002092:	f040 8154 	bne.w	800233e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	f003 0303 	and.w	r3, r3, #3
 800209e:	2b01      	cmp	r3, #1
 80020a0:	d005      	beq.n	80020ae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020aa:	2b02      	cmp	r3, #2
 80020ac:	d130      	bne.n	8002110 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	689b      	ldr	r3, [r3, #8]
 80020b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80020b4:	69fb      	ldr	r3, [r7, #28]
 80020b6:	005b      	lsls	r3, r3, #1
 80020b8:	2203      	movs	r2, #3
 80020ba:	fa02 f303 	lsl.w	r3, r2, r3
 80020be:	43db      	mvns	r3, r3
 80020c0:	69ba      	ldr	r2, [r7, #24]
 80020c2:	4013      	ands	r3, r2
 80020c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	68da      	ldr	r2, [r3, #12]
 80020ca:	69fb      	ldr	r3, [r7, #28]
 80020cc:	005b      	lsls	r3, r3, #1
 80020ce:	fa02 f303 	lsl.w	r3, r2, r3
 80020d2:	69ba      	ldr	r2, [r7, #24]
 80020d4:	4313      	orrs	r3, r2
 80020d6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	69ba      	ldr	r2, [r7, #24]
 80020dc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020e4:	2201      	movs	r2, #1
 80020e6:	69fb      	ldr	r3, [r7, #28]
 80020e8:	fa02 f303 	lsl.w	r3, r2, r3
 80020ec:	43db      	mvns	r3, r3
 80020ee:	69ba      	ldr	r2, [r7, #24]
 80020f0:	4013      	ands	r3, r2
 80020f2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	091b      	lsrs	r3, r3, #4
 80020fa:	f003 0201 	and.w	r2, r3, #1
 80020fe:	69fb      	ldr	r3, [r7, #28]
 8002100:	fa02 f303 	lsl.w	r3, r2, r3
 8002104:	69ba      	ldr	r2, [r7, #24]
 8002106:	4313      	orrs	r3, r2
 8002108:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	69ba      	ldr	r2, [r7, #24]
 800210e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	f003 0303 	and.w	r3, r3, #3
 8002118:	2b03      	cmp	r3, #3
 800211a:	d017      	beq.n	800214c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002122:	69fb      	ldr	r3, [r7, #28]
 8002124:	005b      	lsls	r3, r3, #1
 8002126:	2203      	movs	r2, #3
 8002128:	fa02 f303 	lsl.w	r3, r2, r3
 800212c:	43db      	mvns	r3, r3
 800212e:	69ba      	ldr	r2, [r7, #24]
 8002130:	4013      	ands	r3, r2
 8002132:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	689a      	ldr	r2, [r3, #8]
 8002138:	69fb      	ldr	r3, [r7, #28]
 800213a:	005b      	lsls	r3, r3, #1
 800213c:	fa02 f303 	lsl.w	r3, r2, r3
 8002140:	69ba      	ldr	r2, [r7, #24]
 8002142:	4313      	orrs	r3, r2
 8002144:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	69ba      	ldr	r2, [r7, #24]
 800214a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	f003 0303 	and.w	r3, r3, #3
 8002154:	2b02      	cmp	r3, #2
 8002156:	d123      	bne.n	80021a0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002158:	69fb      	ldr	r3, [r7, #28]
 800215a:	08da      	lsrs	r2, r3, #3
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	3208      	adds	r2, #8
 8002160:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002164:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002166:	69fb      	ldr	r3, [r7, #28]
 8002168:	f003 0307 	and.w	r3, r3, #7
 800216c:	009b      	lsls	r3, r3, #2
 800216e:	220f      	movs	r2, #15
 8002170:	fa02 f303 	lsl.w	r3, r2, r3
 8002174:	43db      	mvns	r3, r3
 8002176:	69ba      	ldr	r2, [r7, #24]
 8002178:	4013      	ands	r3, r2
 800217a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	691a      	ldr	r2, [r3, #16]
 8002180:	69fb      	ldr	r3, [r7, #28]
 8002182:	f003 0307 	and.w	r3, r3, #7
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	fa02 f303 	lsl.w	r3, r2, r3
 800218c:	69ba      	ldr	r2, [r7, #24]
 800218e:	4313      	orrs	r3, r2
 8002190:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002192:	69fb      	ldr	r3, [r7, #28]
 8002194:	08da      	lsrs	r2, r3, #3
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	3208      	adds	r2, #8
 800219a:	69b9      	ldr	r1, [r7, #24]
 800219c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80021a6:	69fb      	ldr	r3, [r7, #28]
 80021a8:	005b      	lsls	r3, r3, #1
 80021aa:	2203      	movs	r2, #3
 80021ac:	fa02 f303 	lsl.w	r3, r2, r3
 80021b0:	43db      	mvns	r3, r3
 80021b2:	69ba      	ldr	r2, [r7, #24]
 80021b4:	4013      	ands	r3, r2
 80021b6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	f003 0203 	and.w	r2, r3, #3
 80021c0:	69fb      	ldr	r3, [r7, #28]
 80021c2:	005b      	lsls	r3, r3, #1
 80021c4:	fa02 f303 	lsl.w	r3, r2, r3
 80021c8:	69ba      	ldr	r2, [r7, #24]
 80021ca:	4313      	orrs	r3, r2
 80021cc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	69ba      	ldr	r2, [r7, #24]
 80021d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80021dc:	2b00      	cmp	r3, #0
 80021de:	f000 80ae 	beq.w	800233e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021e2:	2300      	movs	r3, #0
 80021e4:	60fb      	str	r3, [r7, #12]
 80021e6:	4b5d      	ldr	r3, [pc, #372]	; (800235c <HAL_GPIO_Init+0x300>)
 80021e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021ea:	4a5c      	ldr	r2, [pc, #368]	; (800235c <HAL_GPIO_Init+0x300>)
 80021ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021f0:	6453      	str	r3, [r2, #68]	; 0x44
 80021f2:	4b5a      	ldr	r3, [pc, #360]	; (800235c <HAL_GPIO_Init+0x300>)
 80021f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021fa:	60fb      	str	r3, [r7, #12]
 80021fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021fe:	4a58      	ldr	r2, [pc, #352]	; (8002360 <HAL_GPIO_Init+0x304>)
 8002200:	69fb      	ldr	r3, [r7, #28]
 8002202:	089b      	lsrs	r3, r3, #2
 8002204:	3302      	adds	r3, #2
 8002206:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800220a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800220c:	69fb      	ldr	r3, [r7, #28]
 800220e:	f003 0303 	and.w	r3, r3, #3
 8002212:	009b      	lsls	r3, r3, #2
 8002214:	220f      	movs	r2, #15
 8002216:	fa02 f303 	lsl.w	r3, r2, r3
 800221a:	43db      	mvns	r3, r3
 800221c:	69ba      	ldr	r2, [r7, #24]
 800221e:	4013      	ands	r3, r2
 8002220:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	4a4f      	ldr	r2, [pc, #316]	; (8002364 <HAL_GPIO_Init+0x308>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d025      	beq.n	8002276 <HAL_GPIO_Init+0x21a>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	4a4e      	ldr	r2, [pc, #312]	; (8002368 <HAL_GPIO_Init+0x30c>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d01f      	beq.n	8002272 <HAL_GPIO_Init+0x216>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	4a4d      	ldr	r2, [pc, #308]	; (800236c <HAL_GPIO_Init+0x310>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d019      	beq.n	800226e <HAL_GPIO_Init+0x212>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	4a4c      	ldr	r2, [pc, #304]	; (8002370 <HAL_GPIO_Init+0x314>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d013      	beq.n	800226a <HAL_GPIO_Init+0x20e>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	4a4b      	ldr	r2, [pc, #300]	; (8002374 <HAL_GPIO_Init+0x318>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d00d      	beq.n	8002266 <HAL_GPIO_Init+0x20a>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	4a4a      	ldr	r2, [pc, #296]	; (8002378 <HAL_GPIO_Init+0x31c>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d007      	beq.n	8002262 <HAL_GPIO_Init+0x206>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	4a49      	ldr	r2, [pc, #292]	; (800237c <HAL_GPIO_Init+0x320>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d101      	bne.n	800225e <HAL_GPIO_Init+0x202>
 800225a:	2306      	movs	r3, #6
 800225c:	e00c      	b.n	8002278 <HAL_GPIO_Init+0x21c>
 800225e:	2307      	movs	r3, #7
 8002260:	e00a      	b.n	8002278 <HAL_GPIO_Init+0x21c>
 8002262:	2305      	movs	r3, #5
 8002264:	e008      	b.n	8002278 <HAL_GPIO_Init+0x21c>
 8002266:	2304      	movs	r3, #4
 8002268:	e006      	b.n	8002278 <HAL_GPIO_Init+0x21c>
 800226a:	2303      	movs	r3, #3
 800226c:	e004      	b.n	8002278 <HAL_GPIO_Init+0x21c>
 800226e:	2302      	movs	r3, #2
 8002270:	e002      	b.n	8002278 <HAL_GPIO_Init+0x21c>
 8002272:	2301      	movs	r3, #1
 8002274:	e000      	b.n	8002278 <HAL_GPIO_Init+0x21c>
 8002276:	2300      	movs	r3, #0
 8002278:	69fa      	ldr	r2, [r7, #28]
 800227a:	f002 0203 	and.w	r2, r2, #3
 800227e:	0092      	lsls	r2, r2, #2
 8002280:	4093      	lsls	r3, r2
 8002282:	69ba      	ldr	r2, [r7, #24]
 8002284:	4313      	orrs	r3, r2
 8002286:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002288:	4935      	ldr	r1, [pc, #212]	; (8002360 <HAL_GPIO_Init+0x304>)
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	089b      	lsrs	r3, r3, #2
 800228e:	3302      	adds	r3, #2
 8002290:	69ba      	ldr	r2, [r7, #24]
 8002292:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002296:	4b3a      	ldr	r3, [pc, #232]	; (8002380 <HAL_GPIO_Init+0x324>)
 8002298:	689b      	ldr	r3, [r3, #8]
 800229a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800229c:	693b      	ldr	r3, [r7, #16]
 800229e:	43db      	mvns	r3, r3
 80022a0:	69ba      	ldr	r2, [r7, #24]
 80022a2:	4013      	ands	r3, r2
 80022a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d003      	beq.n	80022ba <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80022b2:	69ba      	ldr	r2, [r7, #24]
 80022b4:	693b      	ldr	r3, [r7, #16]
 80022b6:	4313      	orrs	r3, r2
 80022b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80022ba:	4a31      	ldr	r2, [pc, #196]	; (8002380 <HAL_GPIO_Init+0x324>)
 80022bc:	69bb      	ldr	r3, [r7, #24]
 80022be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80022c0:	4b2f      	ldr	r3, [pc, #188]	; (8002380 <HAL_GPIO_Init+0x324>)
 80022c2:	68db      	ldr	r3, [r3, #12]
 80022c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022c6:	693b      	ldr	r3, [r7, #16]
 80022c8:	43db      	mvns	r3, r3
 80022ca:	69ba      	ldr	r2, [r7, #24]
 80022cc:	4013      	ands	r3, r2
 80022ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d003      	beq.n	80022e4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80022dc:	69ba      	ldr	r2, [r7, #24]
 80022de:	693b      	ldr	r3, [r7, #16]
 80022e0:	4313      	orrs	r3, r2
 80022e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80022e4:	4a26      	ldr	r2, [pc, #152]	; (8002380 <HAL_GPIO_Init+0x324>)
 80022e6:	69bb      	ldr	r3, [r7, #24]
 80022e8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80022ea:	4b25      	ldr	r3, [pc, #148]	; (8002380 <HAL_GPIO_Init+0x324>)
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022f0:	693b      	ldr	r3, [r7, #16]
 80022f2:	43db      	mvns	r3, r3
 80022f4:	69ba      	ldr	r2, [r7, #24]
 80022f6:	4013      	ands	r3, r2
 80022f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002302:	2b00      	cmp	r3, #0
 8002304:	d003      	beq.n	800230e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002306:	69ba      	ldr	r2, [r7, #24]
 8002308:	693b      	ldr	r3, [r7, #16]
 800230a:	4313      	orrs	r3, r2
 800230c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800230e:	4a1c      	ldr	r2, [pc, #112]	; (8002380 <HAL_GPIO_Init+0x324>)
 8002310:	69bb      	ldr	r3, [r7, #24]
 8002312:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002314:	4b1a      	ldr	r3, [pc, #104]	; (8002380 <HAL_GPIO_Init+0x324>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	43db      	mvns	r3, r3
 800231e:	69ba      	ldr	r2, [r7, #24]
 8002320:	4013      	ands	r3, r2
 8002322:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800232c:	2b00      	cmp	r3, #0
 800232e:	d003      	beq.n	8002338 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002330:	69ba      	ldr	r2, [r7, #24]
 8002332:	693b      	ldr	r3, [r7, #16]
 8002334:	4313      	orrs	r3, r2
 8002336:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002338:	4a11      	ldr	r2, [pc, #68]	; (8002380 <HAL_GPIO_Init+0x324>)
 800233a:	69bb      	ldr	r3, [r7, #24]
 800233c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	3301      	adds	r3, #1
 8002342:	61fb      	str	r3, [r7, #28]
 8002344:	69fb      	ldr	r3, [r7, #28]
 8002346:	2b0f      	cmp	r3, #15
 8002348:	f67f ae96 	bls.w	8002078 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800234c:	bf00      	nop
 800234e:	bf00      	nop
 8002350:	3724      	adds	r7, #36	; 0x24
 8002352:	46bd      	mov	sp, r7
 8002354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002358:	4770      	bx	lr
 800235a:	bf00      	nop
 800235c:	40023800 	.word	0x40023800
 8002360:	40013800 	.word	0x40013800
 8002364:	40020000 	.word	0x40020000
 8002368:	40020400 	.word	0x40020400
 800236c:	40020800 	.word	0x40020800
 8002370:	40020c00 	.word	0x40020c00
 8002374:	40021000 	.word	0x40021000
 8002378:	40021400 	.word	0x40021400
 800237c:	40021800 	.word	0x40021800
 8002380:	40013c00 	.word	0x40013c00

08002384 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002384:	b480      	push	{r7}
 8002386:	b083      	sub	sp, #12
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
 800238c:	460b      	mov	r3, r1
 800238e:	807b      	strh	r3, [r7, #2]
 8002390:	4613      	mov	r3, r2
 8002392:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002394:	787b      	ldrb	r3, [r7, #1]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d003      	beq.n	80023a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800239a:	887a      	ldrh	r2, [r7, #2]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80023a0:	e003      	b.n	80023aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80023a2:	887b      	ldrh	r3, [r7, #2]
 80023a4:	041a      	lsls	r2, r3, #16
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	619a      	str	r2, [r3, #24]
}
 80023aa:	bf00      	nop
 80023ac:	370c      	adds	r7, #12
 80023ae:	46bd      	mov	sp, r7
 80023b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b4:	4770      	bx	lr
	...

080023b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b084      	sub	sp, #16
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
 80023c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d101      	bne.n	80023cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023c8:	2301      	movs	r3, #1
 80023ca:	e0cc      	b.n	8002566 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80023cc:	4b68      	ldr	r3, [pc, #416]	; (8002570 <HAL_RCC_ClockConfig+0x1b8>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f003 030f 	and.w	r3, r3, #15
 80023d4:	683a      	ldr	r2, [r7, #0]
 80023d6:	429a      	cmp	r2, r3
 80023d8:	d90c      	bls.n	80023f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023da:	4b65      	ldr	r3, [pc, #404]	; (8002570 <HAL_RCC_ClockConfig+0x1b8>)
 80023dc:	683a      	ldr	r2, [r7, #0]
 80023de:	b2d2      	uxtb	r2, r2
 80023e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023e2:	4b63      	ldr	r3, [pc, #396]	; (8002570 <HAL_RCC_ClockConfig+0x1b8>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 030f 	and.w	r3, r3, #15
 80023ea:	683a      	ldr	r2, [r7, #0]
 80023ec:	429a      	cmp	r2, r3
 80023ee:	d001      	beq.n	80023f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80023f0:	2301      	movs	r3, #1
 80023f2:	e0b8      	b.n	8002566 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0302 	and.w	r3, r3, #2
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d020      	beq.n	8002442 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f003 0304 	and.w	r3, r3, #4
 8002408:	2b00      	cmp	r3, #0
 800240a:	d005      	beq.n	8002418 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800240c:	4b59      	ldr	r3, [pc, #356]	; (8002574 <HAL_RCC_ClockConfig+0x1bc>)
 800240e:	689b      	ldr	r3, [r3, #8]
 8002410:	4a58      	ldr	r2, [pc, #352]	; (8002574 <HAL_RCC_ClockConfig+0x1bc>)
 8002412:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002416:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f003 0308 	and.w	r3, r3, #8
 8002420:	2b00      	cmp	r3, #0
 8002422:	d005      	beq.n	8002430 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002424:	4b53      	ldr	r3, [pc, #332]	; (8002574 <HAL_RCC_ClockConfig+0x1bc>)
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	4a52      	ldr	r2, [pc, #328]	; (8002574 <HAL_RCC_ClockConfig+0x1bc>)
 800242a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800242e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002430:	4b50      	ldr	r3, [pc, #320]	; (8002574 <HAL_RCC_ClockConfig+0x1bc>)
 8002432:	689b      	ldr	r3, [r3, #8]
 8002434:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	689b      	ldr	r3, [r3, #8]
 800243c:	494d      	ldr	r1, [pc, #308]	; (8002574 <HAL_RCC_ClockConfig+0x1bc>)
 800243e:	4313      	orrs	r3, r2
 8002440:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f003 0301 	and.w	r3, r3, #1
 800244a:	2b00      	cmp	r3, #0
 800244c:	d044      	beq.n	80024d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	2b01      	cmp	r3, #1
 8002454:	d107      	bne.n	8002466 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002456:	4b47      	ldr	r3, [pc, #284]	; (8002574 <HAL_RCC_ClockConfig+0x1bc>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800245e:	2b00      	cmp	r3, #0
 8002460:	d119      	bne.n	8002496 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002462:	2301      	movs	r3, #1
 8002464:	e07f      	b.n	8002566 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	2b02      	cmp	r3, #2
 800246c:	d003      	beq.n	8002476 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002472:	2b03      	cmp	r3, #3
 8002474:	d107      	bne.n	8002486 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002476:	4b3f      	ldr	r3, [pc, #252]	; (8002574 <HAL_RCC_ClockConfig+0x1bc>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800247e:	2b00      	cmp	r3, #0
 8002480:	d109      	bne.n	8002496 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002482:	2301      	movs	r3, #1
 8002484:	e06f      	b.n	8002566 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002486:	4b3b      	ldr	r3, [pc, #236]	; (8002574 <HAL_RCC_ClockConfig+0x1bc>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f003 0302 	and.w	r3, r3, #2
 800248e:	2b00      	cmp	r3, #0
 8002490:	d101      	bne.n	8002496 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	e067      	b.n	8002566 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002496:	4b37      	ldr	r3, [pc, #220]	; (8002574 <HAL_RCC_ClockConfig+0x1bc>)
 8002498:	689b      	ldr	r3, [r3, #8]
 800249a:	f023 0203 	bic.w	r2, r3, #3
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	4934      	ldr	r1, [pc, #208]	; (8002574 <HAL_RCC_ClockConfig+0x1bc>)
 80024a4:	4313      	orrs	r3, r2
 80024a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024a8:	f7ff f8e6 	bl	8001678 <HAL_GetTick>
 80024ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024ae:	e00a      	b.n	80024c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024b0:	f7ff f8e2 	bl	8001678 <HAL_GetTick>
 80024b4:	4602      	mov	r2, r0
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	1ad3      	subs	r3, r2, r3
 80024ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80024be:	4293      	cmp	r3, r2
 80024c0:	d901      	bls.n	80024c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024c2:	2303      	movs	r3, #3
 80024c4:	e04f      	b.n	8002566 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024c6:	4b2b      	ldr	r3, [pc, #172]	; (8002574 <HAL_RCC_ClockConfig+0x1bc>)
 80024c8:	689b      	ldr	r3, [r3, #8]
 80024ca:	f003 020c 	and.w	r2, r3, #12
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	009b      	lsls	r3, r3, #2
 80024d4:	429a      	cmp	r2, r3
 80024d6:	d1eb      	bne.n	80024b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80024d8:	4b25      	ldr	r3, [pc, #148]	; (8002570 <HAL_RCC_ClockConfig+0x1b8>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f003 030f 	and.w	r3, r3, #15
 80024e0:	683a      	ldr	r2, [r7, #0]
 80024e2:	429a      	cmp	r2, r3
 80024e4:	d20c      	bcs.n	8002500 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024e6:	4b22      	ldr	r3, [pc, #136]	; (8002570 <HAL_RCC_ClockConfig+0x1b8>)
 80024e8:	683a      	ldr	r2, [r7, #0]
 80024ea:	b2d2      	uxtb	r2, r2
 80024ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80024ee:	4b20      	ldr	r3, [pc, #128]	; (8002570 <HAL_RCC_ClockConfig+0x1b8>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f003 030f 	and.w	r3, r3, #15
 80024f6:	683a      	ldr	r2, [r7, #0]
 80024f8:	429a      	cmp	r2, r3
 80024fa:	d001      	beq.n	8002500 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80024fc:	2301      	movs	r3, #1
 80024fe:	e032      	b.n	8002566 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f003 0304 	and.w	r3, r3, #4
 8002508:	2b00      	cmp	r3, #0
 800250a:	d008      	beq.n	800251e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800250c:	4b19      	ldr	r3, [pc, #100]	; (8002574 <HAL_RCC_ClockConfig+0x1bc>)
 800250e:	689b      	ldr	r3, [r3, #8]
 8002510:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	68db      	ldr	r3, [r3, #12]
 8002518:	4916      	ldr	r1, [pc, #88]	; (8002574 <HAL_RCC_ClockConfig+0x1bc>)
 800251a:	4313      	orrs	r3, r2
 800251c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f003 0308 	and.w	r3, r3, #8
 8002526:	2b00      	cmp	r3, #0
 8002528:	d009      	beq.n	800253e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800252a:	4b12      	ldr	r3, [pc, #72]	; (8002574 <HAL_RCC_ClockConfig+0x1bc>)
 800252c:	689b      	ldr	r3, [r3, #8]
 800252e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	691b      	ldr	r3, [r3, #16]
 8002536:	00db      	lsls	r3, r3, #3
 8002538:	490e      	ldr	r1, [pc, #56]	; (8002574 <HAL_RCC_ClockConfig+0x1bc>)
 800253a:	4313      	orrs	r3, r2
 800253c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800253e:	f000 f855 	bl	80025ec <HAL_RCC_GetSysClockFreq>
 8002542:	4602      	mov	r2, r0
 8002544:	4b0b      	ldr	r3, [pc, #44]	; (8002574 <HAL_RCC_ClockConfig+0x1bc>)
 8002546:	689b      	ldr	r3, [r3, #8]
 8002548:	091b      	lsrs	r3, r3, #4
 800254a:	f003 030f 	and.w	r3, r3, #15
 800254e:	490a      	ldr	r1, [pc, #40]	; (8002578 <HAL_RCC_ClockConfig+0x1c0>)
 8002550:	5ccb      	ldrb	r3, [r1, r3]
 8002552:	fa22 f303 	lsr.w	r3, r2, r3
 8002556:	4a09      	ldr	r2, [pc, #36]	; (800257c <HAL_RCC_ClockConfig+0x1c4>)
 8002558:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800255a:	4b09      	ldr	r3, [pc, #36]	; (8002580 <HAL_RCC_ClockConfig+0x1c8>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4618      	mov	r0, r3
 8002560:	f7ff f846 	bl	80015f0 <HAL_InitTick>

  return HAL_OK;
 8002564:	2300      	movs	r3, #0
}
 8002566:	4618      	mov	r0, r3
 8002568:	3710      	adds	r7, #16
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	40023c00 	.word	0x40023c00
 8002574:	40023800 	.word	0x40023800
 8002578:	08004f90 	.word	0x08004f90
 800257c:	20000000 	.word	0x20000000
 8002580:	20000004 	.word	0x20000004

08002584 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002584:	b480      	push	{r7}
 8002586:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002588:	4b03      	ldr	r3, [pc, #12]	; (8002598 <HAL_RCC_GetHCLKFreq+0x14>)
 800258a:	681b      	ldr	r3, [r3, #0]
}
 800258c:	4618      	mov	r0, r3
 800258e:	46bd      	mov	sp, r7
 8002590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002594:	4770      	bx	lr
 8002596:	bf00      	nop
 8002598:	20000000 	.word	0x20000000

0800259c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80025a0:	f7ff fff0 	bl	8002584 <HAL_RCC_GetHCLKFreq>
 80025a4:	4602      	mov	r2, r0
 80025a6:	4b05      	ldr	r3, [pc, #20]	; (80025bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80025a8:	689b      	ldr	r3, [r3, #8]
 80025aa:	0a9b      	lsrs	r3, r3, #10
 80025ac:	f003 0307 	and.w	r3, r3, #7
 80025b0:	4903      	ldr	r1, [pc, #12]	; (80025c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80025b2:	5ccb      	ldrb	r3, [r1, r3]
 80025b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	bd80      	pop	{r7, pc}
 80025bc:	40023800 	.word	0x40023800
 80025c0:	08004fa0 	.word	0x08004fa0

080025c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80025c8:	f7ff ffdc 	bl	8002584 <HAL_RCC_GetHCLKFreq>
 80025cc:	4602      	mov	r2, r0
 80025ce:	4b05      	ldr	r3, [pc, #20]	; (80025e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	0b5b      	lsrs	r3, r3, #13
 80025d4:	f003 0307 	and.w	r3, r3, #7
 80025d8:	4903      	ldr	r1, [pc, #12]	; (80025e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80025da:	5ccb      	ldrb	r3, [r1, r3]
 80025dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	40023800 	.word	0x40023800
 80025e8:	08004fa0 	.word	0x08004fa0

080025ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80025f0:	b0ae      	sub	sp, #184	; 0xb8
 80025f2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80025f4:	2300      	movs	r3, #0
 80025f6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80025fa:	2300      	movs	r3, #0
 80025fc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8002600:	2300      	movs	r3, #0
 8002602:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8002606:	2300      	movs	r3, #0
 8002608:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 800260c:	2300      	movs	r3, #0
 800260e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002612:	4bcb      	ldr	r3, [pc, #812]	; (8002940 <HAL_RCC_GetSysClockFreq+0x354>)
 8002614:	689b      	ldr	r3, [r3, #8]
 8002616:	f003 030c 	and.w	r3, r3, #12
 800261a:	2b0c      	cmp	r3, #12
 800261c:	f200 8206 	bhi.w	8002a2c <HAL_RCC_GetSysClockFreq+0x440>
 8002620:	a201      	add	r2, pc, #4	; (adr r2, 8002628 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002622:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002626:	bf00      	nop
 8002628:	0800265d 	.word	0x0800265d
 800262c:	08002a2d 	.word	0x08002a2d
 8002630:	08002a2d 	.word	0x08002a2d
 8002634:	08002a2d 	.word	0x08002a2d
 8002638:	08002665 	.word	0x08002665
 800263c:	08002a2d 	.word	0x08002a2d
 8002640:	08002a2d 	.word	0x08002a2d
 8002644:	08002a2d 	.word	0x08002a2d
 8002648:	0800266d 	.word	0x0800266d
 800264c:	08002a2d 	.word	0x08002a2d
 8002650:	08002a2d 	.word	0x08002a2d
 8002654:	08002a2d 	.word	0x08002a2d
 8002658:	0800285d 	.word	0x0800285d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800265c:	4bb9      	ldr	r3, [pc, #740]	; (8002944 <HAL_RCC_GetSysClockFreq+0x358>)
 800265e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8002662:	e1e7      	b.n	8002a34 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002664:	4bb8      	ldr	r3, [pc, #736]	; (8002948 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002666:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800266a:	e1e3      	b.n	8002a34 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800266c:	4bb4      	ldr	r3, [pc, #720]	; (8002940 <HAL_RCC_GetSysClockFreq+0x354>)
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002674:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002678:	4bb1      	ldr	r3, [pc, #708]	; (8002940 <HAL_RCC_GetSysClockFreq+0x354>)
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002680:	2b00      	cmp	r3, #0
 8002682:	d071      	beq.n	8002768 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002684:	4bae      	ldr	r3, [pc, #696]	; (8002940 <HAL_RCC_GetSysClockFreq+0x354>)
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	099b      	lsrs	r3, r3, #6
 800268a:	2200      	movs	r2, #0
 800268c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002690:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8002694:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002698:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800269c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80026a0:	2300      	movs	r3, #0
 80026a2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80026a6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80026aa:	4622      	mov	r2, r4
 80026ac:	462b      	mov	r3, r5
 80026ae:	f04f 0000 	mov.w	r0, #0
 80026b2:	f04f 0100 	mov.w	r1, #0
 80026b6:	0159      	lsls	r1, r3, #5
 80026b8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80026bc:	0150      	lsls	r0, r2, #5
 80026be:	4602      	mov	r2, r0
 80026c0:	460b      	mov	r3, r1
 80026c2:	4621      	mov	r1, r4
 80026c4:	1a51      	subs	r1, r2, r1
 80026c6:	6439      	str	r1, [r7, #64]	; 0x40
 80026c8:	4629      	mov	r1, r5
 80026ca:	eb63 0301 	sbc.w	r3, r3, r1
 80026ce:	647b      	str	r3, [r7, #68]	; 0x44
 80026d0:	f04f 0200 	mov.w	r2, #0
 80026d4:	f04f 0300 	mov.w	r3, #0
 80026d8:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80026dc:	4649      	mov	r1, r9
 80026de:	018b      	lsls	r3, r1, #6
 80026e0:	4641      	mov	r1, r8
 80026e2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80026e6:	4641      	mov	r1, r8
 80026e8:	018a      	lsls	r2, r1, #6
 80026ea:	4641      	mov	r1, r8
 80026ec:	1a51      	subs	r1, r2, r1
 80026ee:	63b9      	str	r1, [r7, #56]	; 0x38
 80026f0:	4649      	mov	r1, r9
 80026f2:	eb63 0301 	sbc.w	r3, r3, r1
 80026f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80026f8:	f04f 0200 	mov.w	r2, #0
 80026fc:	f04f 0300 	mov.w	r3, #0
 8002700:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8002704:	4649      	mov	r1, r9
 8002706:	00cb      	lsls	r3, r1, #3
 8002708:	4641      	mov	r1, r8
 800270a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800270e:	4641      	mov	r1, r8
 8002710:	00ca      	lsls	r2, r1, #3
 8002712:	4610      	mov	r0, r2
 8002714:	4619      	mov	r1, r3
 8002716:	4603      	mov	r3, r0
 8002718:	4622      	mov	r2, r4
 800271a:	189b      	adds	r3, r3, r2
 800271c:	633b      	str	r3, [r7, #48]	; 0x30
 800271e:	462b      	mov	r3, r5
 8002720:	460a      	mov	r2, r1
 8002722:	eb42 0303 	adc.w	r3, r2, r3
 8002726:	637b      	str	r3, [r7, #52]	; 0x34
 8002728:	f04f 0200 	mov.w	r2, #0
 800272c:	f04f 0300 	mov.w	r3, #0
 8002730:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002734:	4629      	mov	r1, r5
 8002736:	024b      	lsls	r3, r1, #9
 8002738:	4621      	mov	r1, r4
 800273a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800273e:	4621      	mov	r1, r4
 8002740:	024a      	lsls	r2, r1, #9
 8002742:	4610      	mov	r0, r2
 8002744:	4619      	mov	r1, r3
 8002746:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800274a:	2200      	movs	r2, #0
 800274c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002750:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002754:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8002758:	f7fe fa3e 	bl	8000bd8 <__aeabi_uldivmod>
 800275c:	4602      	mov	r2, r0
 800275e:	460b      	mov	r3, r1
 8002760:	4613      	mov	r3, r2
 8002762:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002766:	e067      	b.n	8002838 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002768:	4b75      	ldr	r3, [pc, #468]	; (8002940 <HAL_RCC_GetSysClockFreq+0x354>)
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	099b      	lsrs	r3, r3, #6
 800276e:	2200      	movs	r2, #0
 8002770:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002774:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8002778:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800277c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002780:	67bb      	str	r3, [r7, #120]	; 0x78
 8002782:	2300      	movs	r3, #0
 8002784:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002786:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 800278a:	4622      	mov	r2, r4
 800278c:	462b      	mov	r3, r5
 800278e:	f04f 0000 	mov.w	r0, #0
 8002792:	f04f 0100 	mov.w	r1, #0
 8002796:	0159      	lsls	r1, r3, #5
 8002798:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800279c:	0150      	lsls	r0, r2, #5
 800279e:	4602      	mov	r2, r0
 80027a0:	460b      	mov	r3, r1
 80027a2:	4621      	mov	r1, r4
 80027a4:	1a51      	subs	r1, r2, r1
 80027a6:	62b9      	str	r1, [r7, #40]	; 0x28
 80027a8:	4629      	mov	r1, r5
 80027aa:	eb63 0301 	sbc.w	r3, r3, r1
 80027ae:	62fb      	str	r3, [r7, #44]	; 0x2c
 80027b0:	f04f 0200 	mov.w	r2, #0
 80027b4:	f04f 0300 	mov.w	r3, #0
 80027b8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 80027bc:	4649      	mov	r1, r9
 80027be:	018b      	lsls	r3, r1, #6
 80027c0:	4641      	mov	r1, r8
 80027c2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80027c6:	4641      	mov	r1, r8
 80027c8:	018a      	lsls	r2, r1, #6
 80027ca:	4641      	mov	r1, r8
 80027cc:	ebb2 0a01 	subs.w	sl, r2, r1
 80027d0:	4649      	mov	r1, r9
 80027d2:	eb63 0b01 	sbc.w	fp, r3, r1
 80027d6:	f04f 0200 	mov.w	r2, #0
 80027da:	f04f 0300 	mov.w	r3, #0
 80027de:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80027e2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80027e6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80027ea:	4692      	mov	sl, r2
 80027ec:	469b      	mov	fp, r3
 80027ee:	4623      	mov	r3, r4
 80027f0:	eb1a 0303 	adds.w	r3, sl, r3
 80027f4:	623b      	str	r3, [r7, #32]
 80027f6:	462b      	mov	r3, r5
 80027f8:	eb4b 0303 	adc.w	r3, fp, r3
 80027fc:	627b      	str	r3, [r7, #36]	; 0x24
 80027fe:	f04f 0200 	mov.w	r2, #0
 8002802:	f04f 0300 	mov.w	r3, #0
 8002806:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800280a:	4629      	mov	r1, r5
 800280c:	028b      	lsls	r3, r1, #10
 800280e:	4621      	mov	r1, r4
 8002810:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002814:	4621      	mov	r1, r4
 8002816:	028a      	lsls	r2, r1, #10
 8002818:	4610      	mov	r0, r2
 800281a:	4619      	mov	r1, r3
 800281c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002820:	2200      	movs	r2, #0
 8002822:	673b      	str	r3, [r7, #112]	; 0x70
 8002824:	677a      	str	r2, [r7, #116]	; 0x74
 8002826:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800282a:	f7fe f9d5 	bl	8000bd8 <__aeabi_uldivmod>
 800282e:	4602      	mov	r2, r0
 8002830:	460b      	mov	r3, r1
 8002832:	4613      	mov	r3, r2
 8002834:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002838:	4b41      	ldr	r3, [pc, #260]	; (8002940 <HAL_RCC_GetSysClockFreq+0x354>)
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	0c1b      	lsrs	r3, r3, #16
 800283e:	f003 0303 	and.w	r3, r3, #3
 8002842:	3301      	adds	r3, #1
 8002844:	005b      	lsls	r3, r3, #1
 8002846:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 800284a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800284e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002852:	fbb2 f3f3 	udiv	r3, r2, r3
 8002856:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800285a:	e0eb      	b.n	8002a34 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800285c:	4b38      	ldr	r3, [pc, #224]	; (8002940 <HAL_RCC_GetSysClockFreq+0x354>)
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002864:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002868:	4b35      	ldr	r3, [pc, #212]	; (8002940 <HAL_RCC_GetSysClockFreq+0x354>)
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002870:	2b00      	cmp	r3, #0
 8002872:	d06b      	beq.n	800294c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002874:	4b32      	ldr	r3, [pc, #200]	; (8002940 <HAL_RCC_GetSysClockFreq+0x354>)
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	099b      	lsrs	r3, r3, #6
 800287a:	2200      	movs	r2, #0
 800287c:	66bb      	str	r3, [r7, #104]	; 0x68
 800287e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002880:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002882:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002886:	663b      	str	r3, [r7, #96]	; 0x60
 8002888:	2300      	movs	r3, #0
 800288a:	667b      	str	r3, [r7, #100]	; 0x64
 800288c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8002890:	4622      	mov	r2, r4
 8002892:	462b      	mov	r3, r5
 8002894:	f04f 0000 	mov.w	r0, #0
 8002898:	f04f 0100 	mov.w	r1, #0
 800289c:	0159      	lsls	r1, r3, #5
 800289e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80028a2:	0150      	lsls	r0, r2, #5
 80028a4:	4602      	mov	r2, r0
 80028a6:	460b      	mov	r3, r1
 80028a8:	4621      	mov	r1, r4
 80028aa:	1a51      	subs	r1, r2, r1
 80028ac:	61b9      	str	r1, [r7, #24]
 80028ae:	4629      	mov	r1, r5
 80028b0:	eb63 0301 	sbc.w	r3, r3, r1
 80028b4:	61fb      	str	r3, [r7, #28]
 80028b6:	f04f 0200 	mov.w	r2, #0
 80028ba:	f04f 0300 	mov.w	r3, #0
 80028be:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80028c2:	4659      	mov	r1, fp
 80028c4:	018b      	lsls	r3, r1, #6
 80028c6:	4651      	mov	r1, sl
 80028c8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80028cc:	4651      	mov	r1, sl
 80028ce:	018a      	lsls	r2, r1, #6
 80028d0:	4651      	mov	r1, sl
 80028d2:	ebb2 0801 	subs.w	r8, r2, r1
 80028d6:	4659      	mov	r1, fp
 80028d8:	eb63 0901 	sbc.w	r9, r3, r1
 80028dc:	f04f 0200 	mov.w	r2, #0
 80028e0:	f04f 0300 	mov.w	r3, #0
 80028e4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80028e8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80028ec:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80028f0:	4690      	mov	r8, r2
 80028f2:	4699      	mov	r9, r3
 80028f4:	4623      	mov	r3, r4
 80028f6:	eb18 0303 	adds.w	r3, r8, r3
 80028fa:	613b      	str	r3, [r7, #16]
 80028fc:	462b      	mov	r3, r5
 80028fe:	eb49 0303 	adc.w	r3, r9, r3
 8002902:	617b      	str	r3, [r7, #20]
 8002904:	f04f 0200 	mov.w	r2, #0
 8002908:	f04f 0300 	mov.w	r3, #0
 800290c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002910:	4629      	mov	r1, r5
 8002912:	024b      	lsls	r3, r1, #9
 8002914:	4621      	mov	r1, r4
 8002916:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800291a:	4621      	mov	r1, r4
 800291c:	024a      	lsls	r2, r1, #9
 800291e:	4610      	mov	r0, r2
 8002920:	4619      	mov	r1, r3
 8002922:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002926:	2200      	movs	r2, #0
 8002928:	65bb      	str	r3, [r7, #88]	; 0x58
 800292a:	65fa      	str	r2, [r7, #92]	; 0x5c
 800292c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002930:	f7fe f952 	bl	8000bd8 <__aeabi_uldivmod>
 8002934:	4602      	mov	r2, r0
 8002936:	460b      	mov	r3, r1
 8002938:	4613      	mov	r3, r2
 800293a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800293e:	e065      	b.n	8002a0c <HAL_RCC_GetSysClockFreq+0x420>
 8002940:	40023800 	.word	0x40023800
 8002944:	00f42400 	.word	0x00f42400
 8002948:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800294c:	4b3d      	ldr	r3, [pc, #244]	; (8002a44 <HAL_RCC_GetSysClockFreq+0x458>)
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	099b      	lsrs	r3, r3, #6
 8002952:	2200      	movs	r2, #0
 8002954:	4618      	mov	r0, r3
 8002956:	4611      	mov	r1, r2
 8002958:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800295c:	653b      	str	r3, [r7, #80]	; 0x50
 800295e:	2300      	movs	r3, #0
 8002960:	657b      	str	r3, [r7, #84]	; 0x54
 8002962:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8002966:	4642      	mov	r2, r8
 8002968:	464b      	mov	r3, r9
 800296a:	f04f 0000 	mov.w	r0, #0
 800296e:	f04f 0100 	mov.w	r1, #0
 8002972:	0159      	lsls	r1, r3, #5
 8002974:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002978:	0150      	lsls	r0, r2, #5
 800297a:	4602      	mov	r2, r0
 800297c:	460b      	mov	r3, r1
 800297e:	4641      	mov	r1, r8
 8002980:	1a51      	subs	r1, r2, r1
 8002982:	60b9      	str	r1, [r7, #8]
 8002984:	4649      	mov	r1, r9
 8002986:	eb63 0301 	sbc.w	r3, r3, r1
 800298a:	60fb      	str	r3, [r7, #12]
 800298c:	f04f 0200 	mov.w	r2, #0
 8002990:	f04f 0300 	mov.w	r3, #0
 8002994:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002998:	4659      	mov	r1, fp
 800299a:	018b      	lsls	r3, r1, #6
 800299c:	4651      	mov	r1, sl
 800299e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80029a2:	4651      	mov	r1, sl
 80029a4:	018a      	lsls	r2, r1, #6
 80029a6:	4651      	mov	r1, sl
 80029a8:	1a54      	subs	r4, r2, r1
 80029aa:	4659      	mov	r1, fp
 80029ac:	eb63 0501 	sbc.w	r5, r3, r1
 80029b0:	f04f 0200 	mov.w	r2, #0
 80029b4:	f04f 0300 	mov.w	r3, #0
 80029b8:	00eb      	lsls	r3, r5, #3
 80029ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80029be:	00e2      	lsls	r2, r4, #3
 80029c0:	4614      	mov	r4, r2
 80029c2:	461d      	mov	r5, r3
 80029c4:	4643      	mov	r3, r8
 80029c6:	18e3      	adds	r3, r4, r3
 80029c8:	603b      	str	r3, [r7, #0]
 80029ca:	464b      	mov	r3, r9
 80029cc:	eb45 0303 	adc.w	r3, r5, r3
 80029d0:	607b      	str	r3, [r7, #4]
 80029d2:	f04f 0200 	mov.w	r2, #0
 80029d6:	f04f 0300 	mov.w	r3, #0
 80029da:	e9d7 4500 	ldrd	r4, r5, [r7]
 80029de:	4629      	mov	r1, r5
 80029e0:	028b      	lsls	r3, r1, #10
 80029e2:	4621      	mov	r1, r4
 80029e4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80029e8:	4621      	mov	r1, r4
 80029ea:	028a      	lsls	r2, r1, #10
 80029ec:	4610      	mov	r0, r2
 80029ee:	4619      	mov	r1, r3
 80029f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80029f4:	2200      	movs	r2, #0
 80029f6:	64bb      	str	r3, [r7, #72]	; 0x48
 80029f8:	64fa      	str	r2, [r7, #76]	; 0x4c
 80029fa:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80029fe:	f7fe f8eb 	bl	8000bd8 <__aeabi_uldivmod>
 8002a02:	4602      	mov	r2, r0
 8002a04:	460b      	mov	r3, r1
 8002a06:	4613      	mov	r3, r2
 8002a08:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002a0c:	4b0d      	ldr	r3, [pc, #52]	; (8002a44 <HAL_RCC_GetSysClockFreq+0x458>)
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	0f1b      	lsrs	r3, r3, #28
 8002a12:	f003 0307 	and.w	r3, r3, #7
 8002a16:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8002a1a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002a1e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002a22:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a26:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002a2a:	e003      	b.n	8002a34 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002a2c:	4b06      	ldr	r3, [pc, #24]	; (8002a48 <HAL_RCC_GetSysClockFreq+0x45c>)
 8002a2e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002a32:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a34:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	37b8      	adds	r7, #184	; 0xb8
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a42:	bf00      	nop
 8002a44:	40023800 	.word	0x40023800
 8002a48:	00f42400 	.word	0x00f42400

08002a4c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b086      	sub	sp, #24
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d101      	bne.n	8002a5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e28d      	b.n	8002f7a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f003 0301 	and.w	r3, r3, #1
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	f000 8083 	beq.w	8002b72 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002a6c:	4b94      	ldr	r3, [pc, #592]	; (8002cc0 <HAL_RCC_OscConfig+0x274>)
 8002a6e:	689b      	ldr	r3, [r3, #8]
 8002a70:	f003 030c 	and.w	r3, r3, #12
 8002a74:	2b04      	cmp	r3, #4
 8002a76:	d019      	beq.n	8002aac <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002a78:	4b91      	ldr	r3, [pc, #580]	; (8002cc0 <HAL_RCC_OscConfig+0x274>)
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002a80:	2b08      	cmp	r3, #8
 8002a82:	d106      	bne.n	8002a92 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002a84:	4b8e      	ldr	r3, [pc, #568]	; (8002cc0 <HAL_RCC_OscConfig+0x274>)
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a8c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002a90:	d00c      	beq.n	8002aac <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a92:	4b8b      	ldr	r3, [pc, #556]	; (8002cc0 <HAL_RCC_OscConfig+0x274>)
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002a9a:	2b0c      	cmp	r3, #12
 8002a9c:	d112      	bne.n	8002ac4 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a9e:	4b88      	ldr	r3, [pc, #544]	; (8002cc0 <HAL_RCC_OscConfig+0x274>)
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002aa6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002aaa:	d10b      	bne.n	8002ac4 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002aac:	4b84      	ldr	r3, [pc, #528]	; (8002cc0 <HAL_RCC_OscConfig+0x274>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d05b      	beq.n	8002b70 <HAL_RCC_OscConfig+0x124>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d157      	bne.n	8002b70 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	e25a      	b.n	8002f7a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002acc:	d106      	bne.n	8002adc <HAL_RCC_OscConfig+0x90>
 8002ace:	4b7c      	ldr	r3, [pc, #496]	; (8002cc0 <HAL_RCC_OscConfig+0x274>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a7b      	ldr	r2, [pc, #492]	; (8002cc0 <HAL_RCC_OscConfig+0x274>)
 8002ad4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ad8:	6013      	str	r3, [r2, #0]
 8002ada:	e01d      	b.n	8002b18 <HAL_RCC_OscConfig+0xcc>
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ae4:	d10c      	bne.n	8002b00 <HAL_RCC_OscConfig+0xb4>
 8002ae6:	4b76      	ldr	r3, [pc, #472]	; (8002cc0 <HAL_RCC_OscConfig+0x274>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4a75      	ldr	r2, [pc, #468]	; (8002cc0 <HAL_RCC_OscConfig+0x274>)
 8002aec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002af0:	6013      	str	r3, [r2, #0]
 8002af2:	4b73      	ldr	r3, [pc, #460]	; (8002cc0 <HAL_RCC_OscConfig+0x274>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a72      	ldr	r2, [pc, #456]	; (8002cc0 <HAL_RCC_OscConfig+0x274>)
 8002af8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002afc:	6013      	str	r3, [r2, #0]
 8002afe:	e00b      	b.n	8002b18 <HAL_RCC_OscConfig+0xcc>
 8002b00:	4b6f      	ldr	r3, [pc, #444]	; (8002cc0 <HAL_RCC_OscConfig+0x274>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a6e      	ldr	r2, [pc, #440]	; (8002cc0 <HAL_RCC_OscConfig+0x274>)
 8002b06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b0a:	6013      	str	r3, [r2, #0]
 8002b0c:	4b6c      	ldr	r3, [pc, #432]	; (8002cc0 <HAL_RCC_OscConfig+0x274>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a6b      	ldr	r2, [pc, #428]	; (8002cc0 <HAL_RCC_OscConfig+0x274>)
 8002b12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d013      	beq.n	8002b48 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b20:	f7fe fdaa 	bl	8001678 <HAL_GetTick>
 8002b24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b26:	e008      	b.n	8002b3a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b28:	f7fe fda6 	bl	8001678 <HAL_GetTick>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	1ad3      	subs	r3, r2, r3
 8002b32:	2b64      	cmp	r3, #100	; 0x64
 8002b34:	d901      	bls.n	8002b3a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002b36:	2303      	movs	r3, #3
 8002b38:	e21f      	b.n	8002f7a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b3a:	4b61      	ldr	r3, [pc, #388]	; (8002cc0 <HAL_RCC_OscConfig+0x274>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d0f0      	beq.n	8002b28 <HAL_RCC_OscConfig+0xdc>
 8002b46:	e014      	b.n	8002b72 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b48:	f7fe fd96 	bl	8001678 <HAL_GetTick>
 8002b4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b4e:	e008      	b.n	8002b62 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b50:	f7fe fd92 	bl	8001678 <HAL_GetTick>
 8002b54:	4602      	mov	r2, r0
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	1ad3      	subs	r3, r2, r3
 8002b5a:	2b64      	cmp	r3, #100	; 0x64
 8002b5c:	d901      	bls.n	8002b62 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002b5e:	2303      	movs	r3, #3
 8002b60:	e20b      	b.n	8002f7a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b62:	4b57      	ldr	r3, [pc, #348]	; (8002cc0 <HAL_RCC_OscConfig+0x274>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d1f0      	bne.n	8002b50 <HAL_RCC_OscConfig+0x104>
 8002b6e:	e000      	b.n	8002b72 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f003 0302 	and.w	r3, r3, #2
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d06f      	beq.n	8002c5e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002b7e:	4b50      	ldr	r3, [pc, #320]	; (8002cc0 <HAL_RCC_OscConfig+0x274>)
 8002b80:	689b      	ldr	r3, [r3, #8]
 8002b82:	f003 030c 	and.w	r3, r3, #12
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d017      	beq.n	8002bba <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002b8a:	4b4d      	ldr	r3, [pc, #308]	; (8002cc0 <HAL_RCC_OscConfig+0x274>)
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002b92:	2b08      	cmp	r3, #8
 8002b94:	d105      	bne.n	8002ba2 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002b96:	4b4a      	ldr	r3, [pc, #296]	; (8002cc0 <HAL_RCC_OscConfig+0x274>)
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d00b      	beq.n	8002bba <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ba2:	4b47      	ldr	r3, [pc, #284]	; (8002cc0 <HAL_RCC_OscConfig+0x274>)
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002baa:	2b0c      	cmp	r3, #12
 8002bac:	d11c      	bne.n	8002be8 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002bae:	4b44      	ldr	r3, [pc, #272]	; (8002cc0 <HAL_RCC_OscConfig+0x274>)
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d116      	bne.n	8002be8 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bba:	4b41      	ldr	r3, [pc, #260]	; (8002cc0 <HAL_RCC_OscConfig+0x274>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f003 0302 	and.w	r3, r3, #2
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d005      	beq.n	8002bd2 <HAL_RCC_OscConfig+0x186>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	68db      	ldr	r3, [r3, #12]
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d001      	beq.n	8002bd2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	e1d3      	b.n	8002f7a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bd2:	4b3b      	ldr	r3, [pc, #236]	; (8002cc0 <HAL_RCC_OscConfig+0x274>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	691b      	ldr	r3, [r3, #16]
 8002bde:	00db      	lsls	r3, r3, #3
 8002be0:	4937      	ldr	r1, [pc, #220]	; (8002cc0 <HAL_RCC_OscConfig+0x274>)
 8002be2:	4313      	orrs	r3, r2
 8002be4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002be6:	e03a      	b.n	8002c5e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	68db      	ldr	r3, [r3, #12]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d020      	beq.n	8002c32 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002bf0:	4b34      	ldr	r3, [pc, #208]	; (8002cc4 <HAL_RCC_OscConfig+0x278>)
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bf6:	f7fe fd3f 	bl	8001678 <HAL_GetTick>
 8002bfa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bfc:	e008      	b.n	8002c10 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002bfe:	f7fe fd3b 	bl	8001678 <HAL_GetTick>
 8002c02:	4602      	mov	r2, r0
 8002c04:	693b      	ldr	r3, [r7, #16]
 8002c06:	1ad3      	subs	r3, r2, r3
 8002c08:	2b02      	cmp	r3, #2
 8002c0a:	d901      	bls.n	8002c10 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002c0c:	2303      	movs	r3, #3
 8002c0e:	e1b4      	b.n	8002f7a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c10:	4b2b      	ldr	r3, [pc, #172]	; (8002cc0 <HAL_RCC_OscConfig+0x274>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f003 0302 	and.w	r3, r3, #2
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d0f0      	beq.n	8002bfe <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c1c:	4b28      	ldr	r3, [pc, #160]	; (8002cc0 <HAL_RCC_OscConfig+0x274>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	691b      	ldr	r3, [r3, #16]
 8002c28:	00db      	lsls	r3, r3, #3
 8002c2a:	4925      	ldr	r1, [pc, #148]	; (8002cc0 <HAL_RCC_OscConfig+0x274>)
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	600b      	str	r3, [r1, #0]
 8002c30:	e015      	b.n	8002c5e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c32:	4b24      	ldr	r3, [pc, #144]	; (8002cc4 <HAL_RCC_OscConfig+0x278>)
 8002c34:	2200      	movs	r2, #0
 8002c36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c38:	f7fe fd1e 	bl	8001678 <HAL_GetTick>
 8002c3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c3e:	e008      	b.n	8002c52 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c40:	f7fe fd1a 	bl	8001678 <HAL_GetTick>
 8002c44:	4602      	mov	r2, r0
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	1ad3      	subs	r3, r2, r3
 8002c4a:	2b02      	cmp	r3, #2
 8002c4c:	d901      	bls.n	8002c52 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002c4e:	2303      	movs	r3, #3
 8002c50:	e193      	b.n	8002f7a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c52:	4b1b      	ldr	r3, [pc, #108]	; (8002cc0 <HAL_RCC_OscConfig+0x274>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 0302 	and.w	r3, r3, #2
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d1f0      	bne.n	8002c40 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 0308 	and.w	r3, r3, #8
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d036      	beq.n	8002cd8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	695b      	ldr	r3, [r3, #20]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d016      	beq.n	8002ca0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c72:	4b15      	ldr	r3, [pc, #84]	; (8002cc8 <HAL_RCC_OscConfig+0x27c>)
 8002c74:	2201      	movs	r2, #1
 8002c76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c78:	f7fe fcfe 	bl	8001678 <HAL_GetTick>
 8002c7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c7e:	e008      	b.n	8002c92 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c80:	f7fe fcfa 	bl	8001678 <HAL_GetTick>
 8002c84:	4602      	mov	r2, r0
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	1ad3      	subs	r3, r2, r3
 8002c8a:	2b02      	cmp	r3, #2
 8002c8c:	d901      	bls.n	8002c92 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002c8e:	2303      	movs	r3, #3
 8002c90:	e173      	b.n	8002f7a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c92:	4b0b      	ldr	r3, [pc, #44]	; (8002cc0 <HAL_RCC_OscConfig+0x274>)
 8002c94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c96:	f003 0302 	and.w	r3, r3, #2
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d0f0      	beq.n	8002c80 <HAL_RCC_OscConfig+0x234>
 8002c9e:	e01b      	b.n	8002cd8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ca0:	4b09      	ldr	r3, [pc, #36]	; (8002cc8 <HAL_RCC_OscConfig+0x27c>)
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ca6:	f7fe fce7 	bl	8001678 <HAL_GetTick>
 8002caa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cac:	e00e      	b.n	8002ccc <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002cae:	f7fe fce3 	bl	8001678 <HAL_GetTick>
 8002cb2:	4602      	mov	r2, r0
 8002cb4:	693b      	ldr	r3, [r7, #16]
 8002cb6:	1ad3      	subs	r3, r2, r3
 8002cb8:	2b02      	cmp	r3, #2
 8002cba:	d907      	bls.n	8002ccc <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002cbc:	2303      	movs	r3, #3
 8002cbe:	e15c      	b.n	8002f7a <HAL_RCC_OscConfig+0x52e>
 8002cc0:	40023800 	.word	0x40023800
 8002cc4:	42470000 	.word	0x42470000
 8002cc8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ccc:	4b8a      	ldr	r3, [pc, #552]	; (8002ef8 <HAL_RCC_OscConfig+0x4ac>)
 8002cce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002cd0:	f003 0302 	and.w	r3, r3, #2
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d1ea      	bne.n	8002cae <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f003 0304 	and.w	r3, r3, #4
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	f000 8097 	beq.w	8002e14 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002cea:	4b83      	ldr	r3, [pc, #524]	; (8002ef8 <HAL_RCC_OscConfig+0x4ac>)
 8002cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d10f      	bne.n	8002d16 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	60bb      	str	r3, [r7, #8]
 8002cfa:	4b7f      	ldr	r3, [pc, #508]	; (8002ef8 <HAL_RCC_OscConfig+0x4ac>)
 8002cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cfe:	4a7e      	ldr	r2, [pc, #504]	; (8002ef8 <HAL_RCC_OscConfig+0x4ac>)
 8002d00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d04:	6413      	str	r3, [r2, #64]	; 0x40
 8002d06:	4b7c      	ldr	r3, [pc, #496]	; (8002ef8 <HAL_RCC_OscConfig+0x4ac>)
 8002d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d0e:	60bb      	str	r3, [r7, #8]
 8002d10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d12:	2301      	movs	r3, #1
 8002d14:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d16:	4b79      	ldr	r3, [pc, #484]	; (8002efc <HAL_RCC_OscConfig+0x4b0>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d118      	bne.n	8002d54 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d22:	4b76      	ldr	r3, [pc, #472]	; (8002efc <HAL_RCC_OscConfig+0x4b0>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4a75      	ldr	r2, [pc, #468]	; (8002efc <HAL_RCC_OscConfig+0x4b0>)
 8002d28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d2e:	f7fe fca3 	bl	8001678 <HAL_GetTick>
 8002d32:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d34:	e008      	b.n	8002d48 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d36:	f7fe fc9f 	bl	8001678 <HAL_GetTick>
 8002d3a:	4602      	mov	r2, r0
 8002d3c:	693b      	ldr	r3, [r7, #16]
 8002d3e:	1ad3      	subs	r3, r2, r3
 8002d40:	2b02      	cmp	r3, #2
 8002d42:	d901      	bls.n	8002d48 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002d44:	2303      	movs	r3, #3
 8002d46:	e118      	b.n	8002f7a <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d48:	4b6c      	ldr	r3, [pc, #432]	; (8002efc <HAL_RCC_OscConfig+0x4b0>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d0f0      	beq.n	8002d36 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	689b      	ldr	r3, [r3, #8]
 8002d58:	2b01      	cmp	r3, #1
 8002d5a:	d106      	bne.n	8002d6a <HAL_RCC_OscConfig+0x31e>
 8002d5c:	4b66      	ldr	r3, [pc, #408]	; (8002ef8 <HAL_RCC_OscConfig+0x4ac>)
 8002d5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d60:	4a65      	ldr	r2, [pc, #404]	; (8002ef8 <HAL_RCC_OscConfig+0x4ac>)
 8002d62:	f043 0301 	orr.w	r3, r3, #1
 8002d66:	6713      	str	r3, [r2, #112]	; 0x70
 8002d68:	e01c      	b.n	8002da4 <HAL_RCC_OscConfig+0x358>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	689b      	ldr	r3, [r3, #8]
 8002d6e:	2b05      	cmp	r3, #5
 8002d70:	d10c      	bne.n	8002d8c <HAL_RCC_OscConfig+0x340>
 8002d72:	4b61      	ldr	r3, [pc, #388]	; (8002ef8 <HAL_RCC_OscConfig+0x4ac>)
 8002d74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d76:	4a60      	ldr	r2, [pc, #384]	; (8002ef8 <HAL_RCC_OscConfig+0x4ac>)
 8002d78:	f043 0304 	orr.w	r3, r3, #4
 8002d7c:	6713      	str	r3, [r2, #112]	; 0x70
 8002d7e:	4b5e      	ldr	r3, [pc, #376]	; (8002ef8 <HAL_RCC_OscConfig+0x4ac>)
 8002d80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d82:	4a5d      	ldr	r2, [pc, #372]	; (8002ef8 <HAL_RCC_OscConfig+0x4ac>)
 8002d84:	f043 0301 	orr.w	r3, r3, #1
 8002d88:	6713      	str	r3, [r2, #112]	; 0x70
 8002d8a:	e00b      	b.n	8002da4 <HAL_RCC_OscConfig+0x358>
 8002d8c:	4b5a      	ldr	r3, [pc, #360]	; (8002ef8 <HAL_RCC_OscConfig+0x4ac>)
 8002d8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d90:	4a59      	ldr	r2, [pc, #356]	; (8002ef8 <HAL_RCC_OscConfig+0x4ac>)
 8002d92:	f023 0301 	bic.w	r3, r3, #1
 8002d96:	6713      	str	r3, [r2, #112]	; 0x70
 8002d98:	4b57      	ldr	r3, [pc, #348]	; (8002ef8 <HAL_RCC_OscConfig+0x4ac>)
 8002d9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d9c:	4a56      	ldr	r2, [pc, #344]	; (8002ef8 <HAL_RCC_OscConfig+0x4ac>)
 8002d9e:	f023 0304 	bic.w	r3, r3, #4
 8002da2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d015      	beq.n	8002dd8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dac:	f7fe fc64 	bl	8001678 <HAL_GetTick>
 8002db0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002db2:	e00a      	b.n	8002dca <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002db4:	f7fe fc60 	bl	8001678 <HAL_GetTick>
 8002db8:	4602      	mov	r2, r0
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	1ad3      	subs	r3, r2, r3
 8002dbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d901      	bls.n	8002dca <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002dc6:	2303      	movs	r3, #3
 8002dc8:	e0d7      	b.n	8002f7a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dca:	4b4b      	ldr	r3, [pc, #300]	; (8002ef8 <HAL_RCC_OscConfig+0x4ac>)
 8002dcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dce:	f003 0302 	and.w	r3, r3, #2
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d0ee      	beq.n	8002db4 <HAL_RCC_OscConfig+0x368>
 8002dd6:	e014      	b.n	8002e02 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dd8:	f7fe fc4e 	bl	8001678 <HAL_GetTick>
 8002ddc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002dde:	e00a      	b.n	8002df6 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002de0:	f7fe fc4a 	bl	8001678 <HAL_GetTick>
 8002de4:	4602      	mov	r2, r0
 8002de6:	693b      	ldr	r3, [r7, #16]
 8002de8:	1ad3      	subs	r3, r2, r3
 8002dea:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d901      	bls.n	8002df6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002df2:	2303      	movs	r3, #3
 8002df4:	e0c1      	b.n	8002f7a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002df6:	4b40      	ldr	r3, [pc, #256]	; (8002ef8 <HAL_RCC_OscConfig+0x4ac>)
 8002df8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dfa:	f003 0302 	and.w	r3, r3, #2
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d1ee      	bne.n	8002de0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002e02:	7dfb      	ldrb	r3, [r7, #23]
 8002e04:	2b01      	cmp	r3, #1
 8002e06:	d105      	bne.n	8002e14 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e08:	4b3b      	ldr	r3, [pc, #236]	; (8002ef8 <HAL_RCC_OscConfig+0x4ac>)
 8002e0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e0c:	4a3a      	ldr	r2, [pc, #232]	; (8002ef8 <HAL_RCC_OscConfig+0x4ac>)
 8002e0e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e12:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	699b      	ldr	r3, [r3, #24]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	f000 80ad 	beq.w	8002f78 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002e1e:	4b36      	ldr	r3, [pc, #216]	; (8002ef8 <HAL_RCC_OscConfig+0x4ac>)
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	f003 030c 	and.w	r3, r3, #12
 8002e26:	2b08      	cmp	r3, #8
 8002e28:	d060      	beq.n	8002eec <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	699b      	ldr	r3, [r3, #24]
 8002e2e:	2b02      	cmp	r3, #2
 8002e30:	d145      	bne.n	8002ebe <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e32:	4b33      	ldr	r3, [pc, #204]	; (8002f00 <HAL_RCC_OscConfig+0x4b4>)
 8002e34:	2200      	movs	r2, #0
 8002e36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e38:	f7fe fc1e 	bl	8001678 <HAL_GetTick>
 8002e3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e3e:	e008      	b.n	8002e52 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e40:	f7fe fc1a 	bl	8001678 <HAL_GetTick>
 8002e44:	4602      	mov	r2, r0
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	1ad3      	subs	r3, r2, r3
 8002e4a:	2b02      	cmp	r3, #2
 8002e4c:	d901      	bls.n	8002e52 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002e4e:	2303      	movs	r3, #3
 8002e50:	e093      	b.n	8002f7a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e52:	4b29      	ldr	r3, [pc, #164]	; (8002ef8 <HAL_RCC_OscConfig+0x4ac>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d1f0      	bne.n	8002e40 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	69da      	ldr	r2, [r3, #28]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6a1b      	ldr	r3, [r3, #32]
 8002e66:	431a      	orrs	r2, r3
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e6c:	019b      	lsls	r3, r3, #6
 8002e6e:	431a      	orrs	r2, r3
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e74:	085b      	lsrs	r3, r3, #1
 8002e76:	3b01      	subs	r3, #1
 8002e78:	041b      	lsls	r3, r3, #16
 8002e7a:	431a      	orrs	r2, r3
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e80:	061b      	lsls	r3, r3, #24
 8002e82:	431a      	orrs	r2, r3
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e88:	071b      	lsls	r3, r3, #28
 8002e8a:	491b      	ldr	r1, [pc, #108]	; (8002ef8 <HAL_RCC_OscConfig+0x4ac>)
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e90:	4b1b      	ldr	r3, [pc, #108]	; (8002f00 <HAL_RCC_OscConfig+0x4b4>)
 8002e92:	2201      	movs	r2, #1
 8002e94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e96:	f7fe fbef 	bl	8001678 <HAL_GetTick>
 8002e9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e9c:	e008      	b.n	8002eb0 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e9e:	f7fe fbeb 	bl	8001678 <HAL_GetTick>
 8002ea2:	4602      	mov	r2, r0
 8002ea4:	693b      	ldr	r3, [r7, #16]
 8002ea6:	1ad3      	subs	r3, r2, r3
 8002ea8:	2b02      	cmp	r3, #2
 8002eaa:	d901      	bls.n	8002eb0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002eac:	2303      	movs	r3, #3
 8002eae:	e064      	b.n	8002f7a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002eb0:	4b11      	ldr	r3, [pc, #68]	; (8002ef8 <HAL_RCC_OscConfig+0x4ac>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d0f0      	beq.n	8002e9e <HAL_RCC_OscConfig+0x452>
 8002ebc:	e05c      	b.n	8002f78 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ebe:	4b10      	ldr	r3, [pc, #64]	; (8002f00 <HAL_RCC_OscConfig+0x4b4>)
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ec4:	f7fe fbd8 	bl	8001678 <HAL_GetTick>
 8002ec8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002eca:	e008      	b.n	8002ede <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ecc:	f7fe fbd4 	bl	8001678 <HAL_GetTick>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	1ad3      	subs	r3, r2, r3
 8002ed6:	2b02      	cmp	r3, #2
 8002ed8:	d901      	bls.n	8002ede <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002eda:	2303      	movs	r3, #3
 8002edc:	e04d      	b.n	8002f7a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ede:	4b06      	ldr	r3, [pc, #24]	; (8002ef8 <HAL_RCC_OscConfig+0x4ac>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d1f0      	bne.n	8002ecc <HAL_RCC_OscConfig+0x480>
 8002eea:	e045      	b.n	8002f78 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	699b      	ldr	r3, [r3, #24]
 8002ef0:	2b01      	cmp	r3, #1
 8002ef2:	d107      	bne.n	8002f04 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	e040      	b.n	8002f7a <HAL_RCC_OscConfig+0x52e>
 8002ef8:	40023800 	.word	0x40023800
 8002efc:	40007000 	.word	0x40007000
 8002f00:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002f04:	4b1f      	ldr	r3, [pc, #124]	; (8002f84 <HAL_RCC_OscConfig+0x538>)
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	699b      	ldr	r3, [r3, #24]
 8002f0e:	2b01      	cmp	r3, #1
 8002f10:	d030      	beq.n	8002f74 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	d129      	bne.n	8002f74 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f2a:	429a      	cmp	r2, r3
 8002f2c:	d122      	bne.n	8002f74 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f2e:	68fa      	ldr	r2, [r7, #12]
 8002f30:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002f34:	4013      	ands	r3, r2
 8002f36:	687a      	ldr	r2, [r7, #4]
 8002f38:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002f3a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d119      	bne.n	8002f74 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f4a:	085b      	lsrs	r3, r3, #1
 8002f4c:	3b01      	subs	r3, #1
 8002f4e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f50:	429a      	cmp	r2, r3
 8002f52:	d10f      	bne.n	8002f74 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f5e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f60:	429a      	cmp	r2, r3
 8002f62:	d107      	bne.n	8002f74 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f6e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f70:	429a      	cmp	r2, r3
 8002f72:	d001      	beq.n	8002f78 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002f74:	2301      	movs	r3, #1
 8002f76:	e000      	b.n	8002f7a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002f78:	2300      	movs	r3, #0
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	3718      	adds	r7, #24
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}
 8002f82:	bf00      	nop
 8002f84:	40023800 	.word	0x40023800

08002f88 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b082      	sub	sp, #8
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d101      	bne.n	8002f9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e042      	b.n	8003020 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d106      	bne.n	8002fb4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002fae:	6878      	ldr	r0, [r7, #4]
 8002fb0:	f7fe fa8a 	bl	80014c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2224      	movs	r2, #36	; 0x24
 8002fb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	68da      	ldr	r2, [r3, #12]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002fca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002fcc:	6878      	ldr	r0, [r7, #4]
 8002fce:	f000 f973 	bl	80032b8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	691a      	ldr	r2, [r3, #16]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002fe0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	695a      	ldr	r2, [r3, #20]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002ff0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	68da      	ldr	r2, [r3, #12]
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003000:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2200      	movs	r2, #0
 8003006:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2220      	movs	r2, #32
 800300c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2220      	movs	r2, #32
 8003014:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2200      	movs	r2, #0
 800301c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800301e:	2300      	movs	r3, #0
}
 8003020:	4618      	mov	r0, r3
 8003022:	3708      	adds	r7, #8
 8003024:	46bd      	mov	sp, r7
 8003026:	bd80      	pop	{r7, pc}

08003028 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b08a      	sub	sp, #40	; 0x28
 800302c:	af02      	add	r7, sp, #8
 800302e:	60f8      	str	r0, [r7, #12]
 8003030:	60b9      	str	r1, [r7, #8]
 8003032:	603b      	str	r3, [r7, #0]
 8003034:	4613      	mov	r3, r2
 8003036:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003038:	2300      	movs	r3, #0
 800303a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003042:	b2db      	uxtb	r3, r3
 8003044:	2b20      	cmp	r3, #32
 8003046:	d175      	bne.n	8003134 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d002      	beq.n	8003054 <HAL_UART_Transmit+0x2c>
 800304e:	88fb      	ldrh	r3, [r7, #6]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d101      	bne.n	8003058 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	e06e      	b.n	8003136 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	2200      	movs	r2, #0
 800305c:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	2221      	movs	r2, #33	; 0x21
 8003062:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003066:	f7fe fb07 	bl	8001678 <HAL_GetTick>
 800306a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	88fa      	ldrh	r2, [r7, #6]
 8003070:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	88fa      	ldrh	r2, [r7, #6]
 8003076:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	689b      	ldr	r3, [r3, #8]
 800307c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003080:	d108      	bne.n	8003094 <HAL_UART_Transmit+0x6c>
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	691b      	ldr	r3, [r3, #16]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d104      	bne.n	8003094 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800308a:	2300      	movs	r3, #0
 800308c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800308e:	68bb      	ldr	r3, [r7, #8]
 8003090:	61bb      	str	r3, [r7, #24]
 8003092:	e003      	b.n	800309c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003098:	2300      	movs	r3, #0
 800309a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800309c:	e02e      	b.n	80030fc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	9300      	str	r3, [sp, #0]
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	2200      	movs	r2, #0
 80030a6:	2180      	movs	r1, #128	; 0x80
 80030a8:	68f8      	ldr	r0, [r7, #12]
 80030aa:	f000 f848 	bl	800313e <UART_WaitOnFlagUntilTimeout>
 80030ae:	4603      	mov	r3, r0
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d005      	beq.n	80030c0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	2220      	movs	r2, #32
 80030b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 80030bc:	2303      	movs	r3, #3
 80030be:	e03a      	b.n	8003136 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80030c0:	69fb      	ldr	r3, [r7, #28]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d10b      	bne.n	80030de <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80030c6:	69bb      	ldr	r3, [r7, #24]
 80030c8:	881b      	ldrh	r3, [r3, #0]
 80030ca:	461a      	mov	r2, r3
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80030d4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80030d6:	69bb      	ldr	r3, [r7, #24]
 80030d8:	3302      	adds	r3, #2
 80030da:	61bb      	str	r3, [r7, #24]
 80030dc:	e007      	b.n	80030ee <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80030de:	69fb      	ldr	r3, [r7, #28]
 80030e0:	781a      	ldrb	r2, [r3, #0]
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80030e8:	69fb      	ldr	r3, [r7, #28]
 80030ea:	3301      	adds	r3, #1
 80030ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80030f2:	b29b      	uxth	r3, r3
 80030f4:	3b01      	subs	r3, #1
 80030f6:	b29a      	uxth	r2, r3
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003100:	b29b      	uxth	r3, r3
 8003102:	2b00      	cmp	r3, #0
 8003104:	d1cb      	bne.n	800309e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	9300      	str	r3, [sp, #0]
 800310a:	697b      	ldr	r3, [r7, #20]
 800310c:	2200      	movs	r2, #0
 800310e:	2140      	movs	r1, #64	; 0x40
 8003110:	68f8      	ldr	r0, [r7, #12]
 8003112:	f000 f814 	bl	800313e <UART_WaitOnFlagUntilTimeout>
 8003116:	4603      	mov	r3, r0
 8003118:	2b00      	cmp	r3, #0
 800311a:	d005      	beq.n	8003128 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	2220      	movs	r2, #32
 8003120:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8003124:	2303      	movs	r3, #3
 8003126:	e006      	b.n	8003136 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	2220      	movs	r2, #32
 800312c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8003130:	2300      	movs	r3, #0
 8003132:	e000      	b.n	8003136 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003134:	2302      	movs	r3, #2
  }
}
 8003136:	4618      	mov	r0, r3
 8003138:	3720      	adds	r7, #32
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}

0800313e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800313e:	b580      	push	{r7, lr}
 8003140:	b086      	sub	sp, #24
 8003142:	af00      	add	r7, sp, #0
 8003144:	60f8      	str	r0, [r7, #12]
 8003146:	60b9      	str	r1, [r7, #8]
 8003148:	603b      	str	r3, [r7, #0]
 800314a:	4613      	mov	r3, r2
 800314c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800314e:	e03b      	b.n	80031c8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003150:	6a3b      	ldr	r3, [r7, #32]
 8003152:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003156:	d037      	beq.n	80031c8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003158:	f7fe fa8e 	bl	8001678 <HAL_GetTick>
 800315c:	4602      	mov	r2, r0
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	1ad3      	subs	r3, r2, r3
 8003162:	6a3a      	ldr	r2, [r7, #32]
 8003164:	429a      	cmp	r2, r3
 8003166:	d302      	bcc.n	800316e <UART_WaitOnFlagUntilTimeout+0x30>
 8003168:	6a3b      	ldr	r3, [r7, #32]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d101      	bne.n	8003172 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800316e:	2303      	movs	r3, #3
 8003170:	e03a      	b.n	80031e8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	68db      	ldr	r3, [r3, #12]
 8003178:	f003 0304 	and.w	r3, r3, #4
 800317c:	2b00      	cmp	r3, #0
 800317e:	d023      	beq.n	80031c8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	2b80      	cmp	r3, #128	; 0x80
 8003184:	d020      	beq.n	80031c8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003186:	68bb      	ldr	r3, [r7, #8]
 8003188:	2b40      	cmp	r3, #64	; 0x40
 800318a:	d01d      	beq.n	80031c8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0308 	and.w	r3, r3, #8
 8003196:	2b08      	cmp	r3, #8
 8003198:	d116      	bne.n	80031c8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800319a:	2300      	movs	r3, #0
 800319c:	617b      	str	r3, [r7, #20]
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	617b      	str	r3, [r7, #20]
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	617b      	str	r3, [r7, #20]
 80031ae:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80031b0:	68f8      	ldr	r0, [r7, #12]
 80031b2:	f000 f81d 	bl	80031f0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2208      	movs	r2, #8
 80031ba:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2200      	movs	r2, #0
 80031c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	e00f      	b.n	80031e8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	681a      	ldr	r2, [r3, #0]
 80031ce:	68bb      	ldr	r3, [r7, #8]
 80031d0:	4013      	ands	r3, r2
 80031d2:	68ba      	ldr	r2, [r7, #8]
 80031d4:	429a      	cmp	r2, r3
 80031d6:	bf0c      	ite	eq
 80031d8:	2301      	moveq	r3, #1
 80031da:	2300      	movne	r3, #0
 80031dc:	b2db      	uxtb	r3, r3
 80031de:	461a      	mov	r2, r3
 80031e0:	79fb      	ldrb	r3, [r7, #7]
 80031e2:	429a      	cmp	r2, r3
 80031e4:	d0b4      	beq.n	8003150 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80031e6:	2300      	movs	r3, #0
}
 80031e8:	4618      	mov	r0, r3
 80031ea:	3718      	adds	r7, #24
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}

080031f0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80031f0:	b480      	push	{r7}
 80031f2:	b095      	sub	sp, #84	; 0x54
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	330c      	adds	r3, #12
 80031fe:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003200:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003202:	e853 3f00 	ldrex	r3, [r3]
 8003206:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003208:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800320a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800320e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	330c      	adds	r3, #12
 8003216:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003218:	643a      	str	r2, [r7, #64]	; 0x40
 800321a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800321c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800321e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003220:	e841 2300 	strex	r3, r2, [r1]
 8003224:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003226:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003228:	2b00      	cmp	r3, #0
 800322a:	d1e5      	bne.n	80031f8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	3314      	adds	r3, #20
 8003232:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003234:	6a3b      	ldr	r3, [r7, #32]
 8003236:	e853 3f00 	ldrex	r3, [r3]
 800323a:	61fb      	str	r3, [r7, #28]
   return(result);
 800323c:	69fb      	ldr	r3, [r7, #28]
 800323e:	f023 0301 	bic.w	r3, r3, #1
 8003242:	64bb      	str	r3, [r7, #72]	; 0x48
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	3314      	adds	r3, #20
 800324a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800324c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800324e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003250:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003252:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003254:	e841 2300 	strex	r3, r2, [r1]
 8003258:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800325a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800325c:	2b00      	cmp	r3, #0
 800325e:	d1e5      	bne.n	800322c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003264:	2b01      	cmp	r3, #1
 8003266:	d119      	bne.n	800329c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	330c      	adds	r3, #12
 800326e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	e853 3f00 	ldrex	r3, [r3]
 8003276:	60bb      	str	r3, [r7, #8]
   return(result);
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	f023 0310 	bic.w	r3, r3, #16
 800327e:	647b      	str	r3, [r7, #68]	; 0x44
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	330c      	adds	r3, #12
 8003286:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003288:	61ba      	str	r2, [r7, #24]
 800328a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800328c:	6979      	ldr	r1, [r7, #20]
 800328e:	69ba      	ldr	r2, [r7, #24]
 8003290:	e841 2300 	strex	r3, r2, [r1]
 8003294:	613b      	str	r3, [r7, #16]
   return(result);
 8003296:	693b      	ldr	r3, [r7, #16]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d1e5      	bne.n	8003268 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2220      	movs	r2, #32
 80032a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2200      	movs	r2, #0
 80032a8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80032aa:	bf00      	nop
 80032ac:	3754      	adds	r7, #84	; 0x54
 80032ae:	46bd      	mov	sp, r7
 80032b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b4:	4770      	bx	lr
	...

080032b8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80032b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80032bc:	b0c0      	sub	sp, #256	; 0x100
 80032be:	af00      	add	r7, sp, #0
 80032c0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80032c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	691b      	ldr	r3, [r3, #16]
 80032cc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80032d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032d4:	68d9      	ldr	r1, [r3, #12]
 80032d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032da:	681a      	ldr	r2, [r3, #0]
 80032dc:	ea40 0301 	orr.w	r3, r0, r1
 80032e0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80032e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032e6:	689a      	ldr	r2, [r3, #8]
 80032e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032ec:	691b      	ldr	r3, [r3, #16]
 80032ee:	431a      	orrs	r2, r3
 80032f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032f4:	695b      	ldr	r3, [r3, #20]
 80032f6:	431a      	orrs	r2, r3
 80032f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032fc:	69db      	ldr	r3, [r3, #28]
 80032fe:	4313      	orrs	r3, r2
 8003300:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003304:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	68db      	ldr	r3, [r3, #12]
 800330c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003310:	f021 010c 	bic.w	r1, r1, #12
 8003314:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800331e:	430b      	orrs	r3, r1
 8003320:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003322:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	695b      	ldr	r3, [r3, #20]
 800332a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800332e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003332:	6999      	ldr	r1, [r3, #24]
 8003334:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003338:	681a      	ldr	r2, [r3, #0]
 800333a:	ea40 0301 	orr.w	r3, r0, r1
 800333e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003340:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003344:	681a      	ldr	r2, [r3, #0]
 8003346:	4b8f      	ldr	r3, [pc, #572]	; (8003584 <UART_SetConfig+0x2cc>)
 8003348:	429a      	cmp	r2, r3
 800334a:	d005      	beq.n	8003358 <UART_SetConfig+0xa0>
 800334c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003350:	681a      	ldr	r2, [r3, #0]
 8003352:	4b8d      	ldr	r3, [pc, #564]	; (8003588 <UART_SetConfig+0x2d0>)
 8003354:	429a      	cmp	r2, r3
 8003356:	d104      	bne.n	8003362 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003358:	f7ff f934 	bl	80025c4 <HAL_RCC_GetPCLK2Freq>
 800335c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003360:	e003      	b.n	800336a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003362:	f7ff f91b 	bl	800259c <HAL_RCC_GetPCLK1Freq>
 8003366:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800336a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800336e:	69db      	ldr	r3, [r3, #28]
 8003370:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003374:	f040 810c 	bne.w	8003590 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003378:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800337c:	2200      	movs	r2, #0
 800337e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003382:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003386:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800338a:	4622      	mov	r2, r4
 800338c:	462b      	mov	r3, r5
 800338e:	1891      	adds	r1, r2, r2
 8003390:	65b9      	str	r1, [r7, #88]	; 0x58
 8003392:	415b      	adcs	r3, r3
 8003394:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003396:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800339a:	4621      	mov	r1, r4
 800339c:	eb12 0801 	adds.w	r8, r2, r1
 80033a0:	4629      	mov	r1, r5
 80033a2:	eb43 0901 	adc.w	r9, r3, r1
 80033a6:	f04f 0200 	mov.w	r2, #0
 80033aa:	f04f 0300 	mov.w	r3, #0
 80033ae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80033b2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80033b6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80033ba:	4690      	mov	r8, r2
 80033bc:	4699      	mov	r9, r3
 80033be:	4623      	mov	r3, r4
 80033c0:	eb18 0303 	adds.w	r3, r8, r3
 80033c4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80033c8:	462b      	mov	r3, r5
 80033ca:	eb49 0303 	adc.w	r3, r9, r3
 80033ce:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80033d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	2200      	movs	r2, #0
 80033da:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80033de:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80033e2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80033e6:	460b      	mov	r3, r1
 80033e8:	18db      	adds	r3, r3, r3
 80033ea:	653b      	str	r3, [r7, #80]	; 0x50
 80033ec:	4613      	mov	r3, r2
 80033ee:	eb42 0303 	adc.w	r3, r2, r3
 80033f2:	657b      	str	r3, [r7, #84]	; 0x54
 80033f4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80033f8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80033fc:	f7fd fbec 	bl	8000bd8 <__aeabi_uldivmod>
 8003400:	4602      	mov	r2, r0
 8003402:	460b      	mov	r3, r1
 8003404:	4b61      	ldr	r3, [pc, #388]	; (800358c <UART_SetConfig+0x2d4>)
 8003406:	fba3 2302 	umull	r2, r3, r3, r2
 800340a:	095b      	lsrs	r3, r3, #5
 800340c:	011c      	lsls	r4, r3, #4
 800340e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003412:	2200      	movs	r2, #0
 8003414:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003418:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800341c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003420:	4642      	mov	r2, r8
 8003422:	464b      	mov	r3, r9
 8003424:	1891      	adds	r1, r2, r2
 8003426:	64b9      	str	r1, [r7, #72]	; 0x48
 8003428:	415b      	adcs	r3, r3
 800342a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800342c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003430:	4641      	mov	r1, r8
 8003432:	eb12 0a01 	adds.w	sl, r2, r1
 8003436:	4649      	mov	r1, r9
 8003438:	eb43 0b01 	adc.w	fp, r3, r1
 800343c:	f04f 0200 	mov.w	r2, #0
 8003440:	f04f 0300 	mov.w	r3, #0
 8003444:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003448:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800344c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003450:	4692      	mov	sl, r2
 8003452:	469b      	mov	fp, r3
 8003454:	4643      	mov	r3, r8
 8003456:	eb1a 0303 	adds.w	r3, sl, r3
 800345a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800345e:	464b      	mov	r3, r9
 8003460:	eb4b 0303 	adc.w	r3, fp, r3
 8003464:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003468:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	2200      	movs	r2, #0
 8003470:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003474:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003478:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800347c:	460b      	mov	r3, r1
 800347e:	18db      	adds	r3, r3, r3
 8003480:	643b      	str	r3, [r7, #64]	; 0x40
 8003482:	4613      	mov	r3, r2
 8003484:	eb42 0303 	adc.w	r3, r2, r3
 8003488:	647b      	str	r3, [r7, #68]	; 0x44
 800348a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800348e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003492:	f7fd fba1 	bl	8000bd8 <__aeabi_uldivmod>
 8003496:	4602      	mov	r2, r0
 8003498:	460b      	mov	r3, r1
 800349a:	4611      	mov	r1, r2
 800349c:	4b3b      	ldr	r3, [pc, #236]	; (800358c <UART_SetConfig+0x2d4>)
 800349e:	fba3 2301 	umull	r2, r3, r3, r1
 80034a2:	095b      	lsrs	r3, r3, #5
 80034a4:	2264      	movs	r2, #100	; 0x64
 80034a6:	fb02 f303 	mul.w	r3, r2, r3
 80034aa:	1acb      	subs	r3, r1, r3
 80034ac:	00db      	lsls	r3, r3, #3
 80034ae:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80034b2:	4b36      	ldr	r3, [pc, #216]	; (800358c <UART_SetConfig+0x2d4>)
 80034b4:	fba3 2302 	umull	r2, r3, r3, r2
 80034b8:	095b      	lsrs	r3, r3, #5
 80034ba:	005b      	lsls	r3, r3, #1
 80034bc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80034c0:	441c      	add	r4, r3
 80034c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80034c6:	2200      	movs	r2, #0
 80034c8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80034cc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80034d0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80034d4:	4642      	mov	r2, r8
 80034d6:	464b      	mov	r3, r9
 80034d8:	1891      	adds	r1, r2, r2
 80034da:	63b9      	str	r1, [r7, #56]	; 0x38
 80034dc:	415b      	adcs	r3, r3
 80034de:	63fb      	str	r3, [r7, #60]	; 0x3c
 80034e0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80034e4:	4641      	mov	r1, r8
 80034e6:	1851      	adds	r1, r2, r1
 80034e8:	6339      	str	r1, [r7, #48]	; 0x30
 80034ea:	4649      	mov	r1, r9
 80034ec:	414b      	adcs	r3, r1
 80034ee:	637b      	str	r3, [r7, #52]	; 0x34
 80034f0:	f04f 0200 	mov.w	r2, #0
 80034f4:	f04f 0300 	mov.w	r3, #0
 80034f8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80034fc:	4659      	mov	r1, fp
 80034fe:	00cb      	lsls	r3, r1, #3
 8003500:	4651      	mov	r1, sl
 8003502:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003506:	4651      	mov	r1, sl
 8003508:	00ca      	lsls	r2, r1, #3
 800350a:	4610      	mov	r0, r2
 800350c:	4619      	mov	r1, r3
 800350e:	4603      	mov	r3, r0
 8003510:	4642      	mov	r2, r8
 8003512:	189b      	adds	r3, r3, r2
 8003514:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003518:	464b      	mov	r3, r9
 800351a:	460a      	mov	r2, r1
 800351c:	eb42 0303 	adc.w	r3, r2, r3
 8003520:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003524:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	2200      	movs	r2, #0
 800352c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003530:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003534:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003538:	460b      	mov	r3, r1
 800353a:	18db      	adds	r3, r3, r3
 800353c:	62bb      	str	r3, [r7, #40]	; 0x28
 800353e:	4613      	mov	r3, r2
 8003540:	eb42 0303 	adc.w	r3, r2, r3
 8003544:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003546:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800354a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800354e:	f7fd fb43 	bl	8000bd8 <__aeabi_uldivmod>
 8003552:	4602      	mov	r2, r0
 8003554:	460b      	mov	r3, r1
 8003556:	4b0d      	ldr	r3, [pc, #52]	; (800358c <UART_SetConfig+0x2d4>)
 8003558:	fba3 1302 	umull	r1, r3, r3, r2
 800355c:	095b      	lsrs	r3, r3, #5
 800355e:	2164      	movs	r1, #100	; 0x64
 8003560:	fb01 f303 	mul.w	r3, r1, r3
 8003564:	1ad3      	subs	r3, r2, r3
 8003566:	00db      	lsls	r3, r3, #3
 8003568:	3332      	adds	r3, #50	; 0x32
 800356a:	4a08      	ldr	r2, [pc, #32]	; (800358c <UART_SetConfig+0x2d4>)
 800356c:	fba2 2303 	umull	r2, r3, r2, r3
 8003570:	095b      	lsrs	r3, r3, #5
 8003572:	f003 0207 	and.w	r2, r3, #7
 8003576:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4422      	add	r2, r4
 800357e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003580:	e106      	b.n	8003790 <UART_SetConfig+0x4d8>
 8003582:	bf00      	nop
 8003584:	40011000 	.word	0x40011000
 8003588:	40011400 	.word	0x40011400
 800358c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003590:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003594:	2200      	movs	r2, #0
 8003596:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800359a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800359e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80035a2:	4642      	mov	r2, r8
 80035a4:	464b      	mov	r3, r9
 80035a6:	1891      	adds	r1, r2, r2
 80035a8:	6239      	str	r1, [r7, #32]
 80035aa:	415b      	adcs	r3, r3
 80035ac:	627b      	str	r3, [r7, #36]	; 0x24
 80035ae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80035b2:	4641      	mov	r1, r8
 80035b4:	1854      	adds	r4, r2, r1
 80035b6:	4649      	mov	r1, r9
 80035b8:	eb43 0501 	adc.w	r5, r3, r1
 80035bc:	f04f 0200 	mov.w	r2, #0
 80035c0:	f04f 0300 	mov.w	r3, #0
 80035c4:	00eb      	lsls	r3, r5, #3
 80035c6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80035ca:	00e2      	lsls	r2, r4, #3
 80035cc:	4614      	mov	r4, r2
 80035ce:	461d      	mov	r5, r3
 80035d0:	4643      	mov	r3, r8
 80035d2:	18e3      	adds	r3, r4, r3
 80035d4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80035d8:	464b      	mov	r3, r9
 80035da:	eb45 0303 	adc.w	r3, r5, r3
 80035de:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80035e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	2200      	movs	r2, #0
 80035ea:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80035ee:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80035f2:	f04f 0200 	mov.w	r2, #0
 80035f6:	f04f 0300 	mov.w	r3, #0
 80035fa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80035fe:	4629      	mov	r1, r5
 8003600:	008b      	lsls	r3, r1, #2
 8003602:	4621      	mov	r1, r4
 8003604:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003608:	4621      	mov	r1, r4
 800360a:	008a      	lsls	r2, r1, #2
 800360c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003610:	f7fd fae2 	bl	8000bd8 <__aeabi_uldivmod>
 8003614:	4602      	mov	r2, r0
 8003616:	460b      	mov	r3, r1
 8003618:	4b60      	ldr	r3, [pc, #384]	; (800379c <UART_SetConfig+0x4e4>)
 800361a:	fba3 2302 	umull	r2, r3, r3, r2
 800361e:	095b      	lsrs	r3, r3, #5
 8003620:	011c      	lsls	r4, r3, #4
 8003622:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003626:	2200      	movs	r2, #0
 8003628:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800362c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003630:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003634:	4642      	mov	r2, r8
 8003636:	464b      	mov	r3, r9
 8003638:	1891      	adds	r1, r2, r2
 800363a:	61b9      	str	r1, [r7, #24]
 800363c:	415b      	adcs	r3, r3
 800363e:	61fb      	str	r3, [r7, #28]
 8003640:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003644:	4641      	mov	r1, r8
 8003646:	1851      	adds	r1, r2, r1
 8003648:	6139      	str	r1, [r7, #16]
 800364a:	4649      	mov	r1, r9
 800364c:	414b      	adcs	r3, r1
 800364e:	617b      	str	r3, [r7, #20]
 8003650:	f04f 0200 	mov.w	r2, #0
 8003654:	f04f 0300 	mov.w	r3, #0
 8003658:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800365c:	4659      	mov	r1, fp
 800365e:	00cb      	lsls	r3, r1, #3
 8003660:	4651      	mov	r1, sl
 8003662:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003666:	4651      	mov	r1, sl
 8003668:	00ca      	lsls	r2, r1, #3
 800366a:	4610      	mov	r0, r2
 800366c:	4619      	mov	r1, r3
 800366e:	4603      	mov	r3, r0
 8003670:	4642      	mov	r2, r8
 8003672:	189b      	adds	r3, r3, r2
 8003674:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003678:	464b      	mov	r3, r9
 800367a:	460a      	mov	r2, r1
 800367c:	eb42 0303 	adc.w	r3, r2, r3
 8003680:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003684:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	2200      	movs	r2, #0
 800368c:	67bb      	str	r3, [r7, #120]	; 0x78
 800368e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003690:	f04f 0200 	mov.w	r2, #0
 8003694:	f04f 0300 	mov.w	r3, #0
 8003698:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800369c:	4649      	mov	r1, r9
 800369e:	008b      	lsls	r3, r1, #2
 80036a0:	4641      	mov	r1, r8
 80036a2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80036a6:	4641      	mov	r1, r8
 80036a8:	008a      	lsls	r2, r1, #2
 80036aa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80036ae:	f7fd fa93 	bl	8000bd8 <__aeabi_uldivmod>
 80036b2:	4602      	mov	r2, r0
 80036b4:	460b      	mov	r3, r1
 80036b6:	4611      	mov	r1, r2
 80036b8:	4b38      	ldr	r3, [pc, #224]	; (800379c <UART_SetConfig+0x4e4>)
 80036ba:	fba3 2301 	umull	r2, r3, r3, r1
 80036be:	095b      	lsrs	r3, r3, #5
 80036c0:	2264      	movs	r2, #100	; 0x64
 80036c2:	fb02 f303 	mul.w	r3, r2, r3
 80036c6:	1acb      	subs	r3, r1, r3
 80036c8:	011b      	lsls	r3, r3, #4
 80036ca:	3332      	adds	r3, #50	; 0x32
 80036cc:	4a33      	ldr	r2, [pc, #204]	; (800379c <UART_SetConfig+0x4e4>)
 80036ce:	fba2 2303 	umull	r2, r3, r2, r3
 80036d2:	095b      	lsrs	r3, r3, #5
 80036d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80036d8:	441c      	add	r4, r3
 80036da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80036de:	2200      	movs	r2, #0
 80036e0:	673b      	str	r3, [r7, #112]	; 0x70
 80036e2:	677a      	str	r2, [r7, #116]	; 0x74
 80036e4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80036e8:	4642      	mov	r2, r8
 80036ea:	464b      	mov	r3, r9
 80036ec:	1891      	adds	r1, r2, r2
 80036ee:	60b9      	str	r1, [r7, #8]
 80036f0:	415b      	adcs	r3, r3
 80036f2:	60fb      	str	r3, [r7, #12]
 80036f4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80036f8:	4641      	mov	r1, r8
 80036fa:	1851      	adds	r1, r2, r1
 80036fc:	6039      	str	r1, [r7, #0]
 80036fe:	4649      	mov	r1, r9
 8003700:	414b      	adcs	r3, r1
 8003702:	607b      	str	r3, [r7, #4]
 8003704:	f04f 0200 	mov.w	r2, #0
 8003708:	f04f 0300 	mov.w	r3, #0
 800370c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003710:	4659      	mov	r1, fp
 8003712:	00cb      	lsls	r3, r1, #3
 8003714:	4651      	mov	r1, sl
 8003716:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800371a:	4651      	mov	r1, sl
 800371c:	00ca      	lsls	r2, r1, #3
 800371e:	4610      	mov	r0, r2
 8003720:	4619      	mov	r1, r3
 8003722:	4603      	mov	r3, r0
 8003724:	4642      	mov	r2, r8
 8003726:	189b      	adds	r3, r3, r2
 8003728:	66bb      	str	r3, [r7, #104]	; 0x68
 800372a:	464b      	mov	r3, r9
 800372c:	460a      	mov	r2, r1
 800372e:	eb42 0303 	adc.w	r3, r2, r3
 8003732:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003734:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	2200      	movs	r2, #0
 800373c:	663b      	str	r3, [r7, #96]	; 0x60
 800373e:	667a      	str	r2, [r7, #100]	; 0x64
 8003740:	f04f 0200 	mov.w	r2, #0
 8003744:	f04f 0300 	mov.w	r3, #0
 8003748:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800374c:	4649      	mov	r1, r9
 800374e:	008b      	lsls	r3, r1, #2
 8003750:	4641      	mov	r1, r8
 8003752:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003756:	4641      	mov	r1, r8
 8003758:	008a      	lsls	r2, r1, #2
 800375a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800375e:	f7fd fa3b 	bl	8000bd8 <__aeabi_uldivmod>
 8003762:	4602      	mov	r2, r0
 8003764:	460b      	mov	r3, r1
 8003766:	4b0d      	ldr	r3, [pc, #52]	; (800379c <UART_SetConfig+0x4e4>)
 8003768:	fba3 1302 	umull	r1, r3, r3, r2
 800376c:	095b      	lsrs	r3, r3, #5
 800376e:	2164      	movs	r1, #100	; 0x64
 8003770:	fb01 f303 	mul.w	r3, r1, r3
 8003774:	1ad3      	subs	r3, r2, r3
 8003776:	011b      	lsls	r3, r3, #4
 8003778:	3332      	adds	r3, #50	; 0x32
 800377a:	4a08      	ldr	r2, [pc, #32]	; (800379c <UART_SetConfig+0x4e4>)
 800377c:	fba2 2303 	umull	r2, r3, r2, r3
 8003780:	095b      	lsrs	r3, r3, #5
 8003782:	f003 020f 	and.w	r2, r3, #15
 8003786:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4422      	add	r2, r4
 800378e:	609a      	str	r2, [r3, #8]
}
 8003790:	bf00      	nop
 8003792:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003796:	46bd      	mov	sp, r7
 8003798:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800379c:	51eb851f 	.word	0x51eb851f

080037a0 <siprintf>:
 80037a0:	b40e      	push	{r1, r2, r3}
 80037a2:	b500      	push	{lr}
 80037a4:	b09c      	sub	sp, #112	; 0x70
 80037a6:	ab1d      	add	r3, sp, #116	; 0x74
 80037a8:	9002      	str	r0, [sp, #8]
 80037aa:	9006      	str	r0, [sp, #24]
 80037ac:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80037b0:	4809      	ldr	r0, [pc, #36]	; (80037d8 <siprintf+0x38>)
 80037b2:	9107      	str	r1, [sp, #28]
 80037b4:	9104      	str	r1, [sp, #16]
 80037b6:	4909      	ldr	r1, [pc, #36]	; (80037dc <siprintf+0x3c>)
 80037b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80037bc:	9105      	str	r1, [sp, #20]
 80037be:	6800      	ldr	r0, [r0, #0]
 80037c0:	9301      	str	r3, [sp, #4]
 80037c2:	a902      	add	r1, sp, #8
 80037c4:	f000 f992 	bl	8003aec <_svfiprintf_r>
 80037c8:	9b02      	ldr	r3, [sp, #8]
 80037ca:	2200      	movs	r2, #0
 80037cc:	701a      	strb	r2, [r3, #0]
 80037ce:	b01c      	add	sp, #112	; 0x70
 80037d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80037d4:	b003      	add	sp, #12
 80037d6:	4770      	bx	lr
 80037d8:	20000058 	.word	0x20000058
 80037dc:	ffff0208 	.word	0xffff0208

080037e0 <memset>:
 80037e0:	4402      	add	r2, r0
 80037e2:	4603      	mov	r3, r0
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d100      	bne.n	80037ea <memset+0xa>
 80037e8:	4770      	bx	lr
 80037ea:	f803 1b01 	strb.w	r1, [r3], #1
 80037ee:	e7f9      	b.n	80037e4 <memset+0x4>

080037f0 <__errno>:
 80037f0:	4b01      	ldr	r3, [pc, #4]	; (80037f8 <__errno+0x8>)
 80037f2:	6818      	ldr	r0, [r3, #0]
 80037f4:	4770      	bx	lr
 80037f6:	bf00      	nop
 80037f8:	20000058 	.word	0x20000058

080037fc <__libc_init_array>:
 80037fc:	b570      	push	{r4, r5, r6, lr}
 80037fe:	4d0d      	ldr	r5, [pc, #52]	; (8003834 <__libc_init_array+0x38>)
 8003800:	4c0d      	ldr	r4, [pc, #52]	; (8003838 <__libc_init_array+0x3c>)
 8003802:	1b64      	subs	r4, r4, r5
 8003804:	10a4      	asrs	r4, r4, #2
 8003806:	2600      	movs	r6, #0
 8003808:	42a6      	cmp	r6, r4
 800380a:	d109      	bne.n	8003820 <__libc_init_array+0x24>
 800380c:	4d0b      	ldr	r5, [pc, #44]	; (800383c <__libc_init_array+0x40>)
 800380e:	4c0c      	ldr	r4, [pc, #48]	; (8003840 <__libc_init_array+0x44>)
 8003810:	f001 fba2 	bl	8004f58 <_init>
 8003814:	1b64      	subs	r4, r4, r5
 8003816:	10a4      	asrs	r4, r4, #2
 8003818:	2600      	movs	r6, #0
 800381a:	42a6      	cmp	r6, r4
 800381c:	d105      	bne.n	800382a <__libc_init_array+0x2e>
 800381e:	bd70      	pop	{r4, r5, r6, pc}
 8003820:	f855 3b04 	ldr.w	r3, [r5], #4
 8003824:	4798      	blx	r3
 8003826:	3601      	adds	r6, #1
 8003828:	e7ee      	b.n	8003808 <__libc_init_array+0xc>
 800382a:	f855 3b04 	ldr.w	r3, [r5], #4
 800382e:	4798      	blx	r3
 8003830:	3601      	adds	r6, #1
 8003832:	e7f2      	b.n	800381a <__libc_init_array+0x1e>
 8003834:	08005018 	.word	0x08005018
 8003838:	08005018 	.word	0x08005018
 800383c:	08005018 	.word	0x08005018
 8003840:	0800501c 	.word	0x0800501c

08003844 <__retarget_lock_acquire_recursive>:
 8003844:	4770      	bx	lr

08003846 <__retarget_lock_release_recursive>:
 8003846:	4770      	bx	lr

08003848 <_free_r>:
 8003848:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800384a:	2900      	cmp	r1, #0
 800384c:	d044      	beq.n	80038d8 <_free_r+0x90>
 800384e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003852:	9001      	str	r0, [sp, #4]
 8003854:	2b00      	cmp	r3, #0
 8003856:	f1a1 0404 	sub.w	r4, r1, #4
 800385a:	bfb8      	it	lt
 800385c:	18e4      	addlt	r4, r4, r3
 800385e:	f000 f8df 	bl	8003a20 <__malloc_lock>
 8003862:	4a1e      	ldr	r2, [pc, #120]	; (80038dc <_free_r+0x94>)
 8003864:	9801      	ldr	r0, [sp, #4]
 8003866:	6813      	ldr	r3, [r2, #0]
 8003868:	b933      	cbnz	r3, 8003878 <_free_r+0x30>
 800386a:	6063      	str	r3, [r4, #4]
 800386c:	6014      	str	r4, [r2, #0]
 800386e:	b003      	add	sp, #12
 8003870:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003874:	f000 b8da 	b.w	8003a2c <__malloc_unlock>
 8003878:	42a3      	cmp	r3, r4
 800387a:	d908      	bls.n	800388e <_free_r+0x46>
 800387c:	6825      	ldr	r5, [r4, #0]
 800387e:	1961      	adds	r1, r4, r5
 8003880:	428b      	cmp	r3, r1
 8003882:	bf01      	itttt	eq
 8003884:	6819      	ldreq	r1, [r3, #0]
 8003886:	685b      	ldreq	r3, [r3, #4]
 8003888:	1949      	addeq	r1, r1, r5
 800388a:	6021      	streq	r1, [r4, #0]
 800388c:	e7ed      	b.n	800386a <_free_r+0x22>
 800388e:	461a      	mov	r2, r3
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	b10b      	cbz	r3, 8003898 <_free_r+0x50>
 8003894:	42a3      	cmp	r3, r4
 8003896:	d9fa      	bls.n	800388e <_free_r+0x46>
 8003898:	6811      	ldr	r1, [r2, #0]
 800389a:	1855      	adds	r5, r2, r1
 800389c:	42a5      	cmp	r5, r4
 800389e:	d10b      	bne.n	80038b8 <_free_r+0x70>
 80038a0:	6824      	ldr	r4, [r4, #0]
 80038a2:	4421      	add	r1, r4
 80038a4:	1854      	adds	r4, r2, r1
 80038a6:	42a3      	cmp	r3, r4
 80038a8:	6011      	str	r1, [r2, #0]
 80038aa:	d1e0      	bne.n	800386e <_free_r+0x26>
 80038ac:	681c      	ldr	r4, [r3, #0]
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	6053      	str	r3, [r2, #4]
 80038b2:	440c      	add	r4, r1
 80038b4:	6014      	str	r4, [r2, #0]
 80038b6:	e7da      	b.n	800386e <_free_r+0x26>
 80038b8:	d902      	bls.n	80038c0 <_free_r+0x78>
 80038ba:	230c      	movs	r3, #12
 80038bc:	6003      	str	r3, [r0, #0]
 80038be:	e7d6      	b.n	800386e <_free_r+0x26>
 80038c0:	6825      	ldr	r5, [r4, #0]
 80038c2:	1961      	adds	r1, r4, r5
 80038c4:	428b      	cmp	r3, r1
 80038c6:	bf04      	itt	eq
 80038c8:	6819      	ldreq	r1, [r3, #0]
 80038ca:	685b      	ldreq	r3, [r3, #4]
 80038cc:	6063      	str	r3, [r4, #4]
 80038ce:	bf04      	itt	eq
 80038d0:	1949      	addeq	r1, r1, r5
 80038d2:	6021      	streq	r1, [r4, #0]
 80038d4:	6054      	str	r4, [r2, #4]
 80038d6:	e7ca      	b.n	800386e <_free_r+0x26>
 80038d8:	b003      	add	sp, #12
 80038da:	bd30      	pop	{r4, r5, pc}
 80038dc:	20000264 	.word	0x20000264

080038e0 <sbrk_aligned>:
 80038e0:	b570      	push	{r4, r5, r6, lr}
 80038e2:	4e0e      	ldr	r6, [pc, #56]	; (800391c <sbrk_aligned+0x3c>)
 80038e4:	460c      	mov	r4, r1
 80038e6:	6831      	ldr	r1, [r6, #0]
 80038e8:	4605      	mov	r5, r0
 80038ea:	b911      	cbnz	r1, 80038f2 <sbrk_aligned+0x12>
 80038ec:	f000 fba6 	bl	800403c <_sbrk_r>
 80038f0:	6030      	str	r0, [r6, #0]
 80038f2:	4621      	mov	r1, r4
 80038f4:	4628      	mov	r0, r5
 80038f6:	f000 fba1 	bl	800403c <_sbrk_r>
 80038fa:	1c43      	adds	r3, r0, #1
 80038fc:	d00a      	beq.n	8003914 <sbrk_aligned+0x34>
 80038fe:	1cc4      	adds	r4, r0, #3
 8003900:	f024 0403 	bic.w	r4, r4, #3
 8003904:	42a0      	cmp	r0, r4
 8003906:	d007      	beq.n	8003918 <sbrk_aligned+0x38>
 8003908:	1a21      	subs	r1, r4, r0
 800390a:	4628      	mov	r0, r5
 800390c:	f000 fb96 	bl	800403c <_sbrk_r>
 8003910:	3001      	adds	r0, #1
 8003912:	d101      	bne.n	8003918 <sbrk_aligned+0x38>
 8003914:	f04f 34ff 	mov.w	r4, #4294967295
 8003918:	4620      	mov	r0, r4
 800391a:	bd70      	pop	{r4, r5, r6, pc}
 800391c:	20000268 	.word	0x20000268

08003920 <_malloc_r>:
 8003920:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003924:	1ccd      	adds	r5, r1, #3
 8003926:	f025 0503 	bic.w	r5, r5, #3
 800392a:	3508      	adds	r5, #8
 800392c:	2d0c      	cmp	r5, #12
 800392e:	bf38      	it	cc
 8003930:	250c      	movcc	r5, #12
 8003932:	2d00      	cmp	r5, #0
 8003934:	4607      	mov	r7, r0
 8003936:	db01      	blt.n	800393c <_malloc_r+0x1c>
 8003938:	42a9      	cmp	r1, r5
 800393a:	d905      	bls.n	8003948 <_malloc_r+0x28>
 800393c:	230c      	movs	r3, #12
 800393e:	603b      	str	r3, [r7, #0]
 8003940:	2600      	movs	r6, #0
 8003942:	4630      	mov	r0, r6
 8003944:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003948:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8003a1c <_malloc_r+0xfc>
 800394c:	f000 f868 	bl	8003a20 <__malloc_lock>
 8003950:	f8d8 3000 	ldr.w	r3, [r8]
 8003954:	461c      	mov	r4, r3
 8003956:	bb5c      	cbnz	r4, 80039b0 <_malloc_r+0x90>
 8003958:	4629      	mov	r1, r5
 800395a:	4638      	mov	r0, r7
 800395c:	f7ff ffc0 	bl	80038e0 <sbrk_aligned>
 8003960:	1c43      	adds	r3, r0, #1
 8003962:	4604      	mov	r4, r0
 8003964:	d155      	bne.n	8003a12 <_malloc_r+0xf2>
 8003966:	f8d8 4000 	ldr.w	r4, [r8]
 800396a:	4626      	mov	r6, r4
 800396c:	2e00      	cmp	r6, #0
 800396e:	d145      	bne.n	80039fc <_malloc_r+0xdc>
 8003970:	2c00      	cmp	r4, #0
 8003972:	d048      	beq.n	8003a06 <_malloc_r+0xe6>
 8003974:	6823      	ldr	r3, [r4, #0]
 8003976:	4631      	mov	r1, r6
 8003978:	4638      	mov	r0, r7
 800397a:	eb04 0903 	add.w	r9, r4, r3
 800397e:	f000 fb5d 	bl	800403c <_sbrk_r>
 8003982:	4581      	cmp	r9, r0
 8003984:	d13f      	bne.n	8003a06 <_malloc_r+0xe6>
 8003986:	6821      	ldr	r1, [r4, #0]
 8003988:	1a6d      	subs	r5, r5, r1
 800398a:	4629      	mov	r1, r5
 800398c:	4638      	mov	r0, r7
 800398e:	f7ff ffa7 	bl	80038e0 <sbrk_aligned>
 8003992:	3001      	adds	r0, #1
 8003994:	d037      	beq.n	8003a06 <_malloc_r+0xe6>
 8003996:	6823      	ldr	r3, [r4, #0]
 8003998:	442b      	add	r3, r5
 800399a:	6023      	str	r3, [r4, #0]
 800399c:	f8d8 3000 	ldr.w	r3, [r8]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d038      	beq.n	8003a16 <_malloc_r+0xf6>
 80039a4:	685a      	ldr	r2, [r3, #4]
 80039a6:	42a2      	cmp	r2, r4
 80039a8:	d12b      	bne.n	8003a02 <_malloc_r+0xe2>
 80039aa:	2200      	movs	r2, #0
 80039ac:	605a      	str	r2, [r3, #4]
 80039ae:	e00f      	b.n	80039d0 <_malloc_r+0xb0>
 80039b0:	6822      	ldr	r2, [r4, #0]
 80039b2:	1b52      	subs	r2, r2, r5
 80039b4:	d41f      	bmi.n	80039f6 <_malloc_r+0xd6>
 80039b6:	2a0b      	cmp	r2, #11
 80039b8:	d917      	bls.n	80039ea <_malloc_r+0xca>
 80039ba:	1961      	adds	r1, r4, r5
 80039bc:	42a3      	cmp	r3, r4
 80039be:	6025      	str	r5, [r4, #0]
 80039c0:	bf18      	it	ne
 80039c2:	6059      	strne	r1, [r3, #4]
 80039c4:	6863      	ldr	r3, [r4, #4]
 80039c6:	bf08      	it	eq
 80039c8:	f8c8 1000 	streq.w	r1, [r8]
 80039cc:	5162      	str	r2, [r4, r5]
 80039ce:	604b      	str	r3, [r1, #4]
 80039d0:	4638      	mov	r0, r7
 80039d2:	f104 060b 	add.w	r6, r4, #11
 80039d6:	f000 f829 	bl	8003a2c <__malloc_unlock>
 80039da:	f026 0607 	bic.w	r6, r6, #7
 80039de:	1d23      	adds	r3, r4, #4
 80039e0:	1af2      	subs	r2, r6, r3
 80039e2:	d0ae      	beq.n	8003942 <_malloc_r+0x22>
 80039e4:	1b9b      	subs	r3, r3, r6
 80039e6:	50a3      	str	r3, [r4, r2]
 80039e8:	e7ab      	b.n	8003942 <_malloc_r+0x22>
 80039ea:	42a3      	cmp	r3, r4
 80039ec:	6862      	ldr	r2, [r4, #4]
 80039ee:	d1dd      	bne.n	80039ac <_malloc_r+0x8c>
 80039f0:	f8c8 2000 	str.w	r2, [r8]
 80039f4:	e7ec      	b.n	80039d0 <_malloc_r+0xb0>
 80039f6:	4623      	mov	r3, r4
 80039f8:	6864      	ldr	r4, [r4, #4]
 80039fa:	e7ac      	b.n	8003956 <_malloc_r+0x36>
 80039fc:	4634      	mov	r4, r6
 80039fe:	6876      	ldr	r6, [r6, #4]
 8003a00:	e7b4      	b.n	800396c <_malloc_r+0x4c>
 8003a02:	4613      	mov	r3, r2
 8003a04:	e7cc      	b.n	80039a0 <_malloc_r+0x80>
 8003a06:	230c      	movs	r3, #12
 8003a08:	603b      	str	r3, [r7, #0]
 8003a0a:	4638      	mov	r0, r7
 8003a0c:	f000 f80e 	bl	8003a2c <__malloc_unlock>
 8003a10:	e797      	b.n	8003942 <_malloc_r+0x22>
 8003a12:	6025      	str	r5, [r4, #0]
 8003a14:	e7dc      	b.n	80039d0 <_malloc_r+0xb0>
 8003a16:	605b      	str	r3, [r3, #4]
 8003a18:	deff      	udf	#255	; 0xff
 8003a1a:	bf00      	nop
 8003a1c:	20000264 	.word	0x20000264

08003a20 <__malloc_lock>:
 8003a20:	4801      	ldr	r0, [pc, #4]	; (8003a28 <__malloc_lock+0x8>)
 8003a22:	f7ff bf0f 	b.w	8003844 <__retarget_lock_acquire_recursive>
 8003a26:	bf00      	nop
 8003a28:	20000260 	.word	0x20000260

08003a2c <__malloc_unlock>:
 8003a2c:	4801      	ldr	r0, [pc, #4]	; (8003a34 <__malloc_unlock+0x8>)
 8003a2e:	f7ff bf0a 	b.w	8003846 <__retarget_lock_release_recursive>
 8003a32:	bf00      	nop
 8003a34:	20000260 	.word	0x20000260

08003a38 <__ssputs_r>:
 8003a38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a3c:	688e      	ldr	r6, [r1, #8]
 8003a3e:	461f      	mov	r7, r3
 8003a40:	42be      	cmp	r6, r7
 8003a42:	680b      	ldr	r3, [r1, #0]
 8003a44:	4682      	mov	sl, r0
 8003a46:	460c      	mov	r4, r1
 8003a48:	4690      	mov	r8, r2
 8003a4a:	d82c      	bhi.n	8003aa6 <__ssputs_r+0x6e>
 8003a4c:	898a      	ldrh	r2, [r1, #12]
 8003a4e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003a52:	d026      	beq.n	8003aa2 <__ssputs_r+0x6a>
 8003a54:	6965      	ldr	r5, [r4, #20]
 8003a56:	6909      	ldr	r1, [r1, #16]
 8003a58:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003a5c:	eba3 0901 	sub.w	r9, r3, r1
 8003a60:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003a64:	1c7b      	adds	r3, r7, #1
 8003a66:	444b      	add	r3, r9
 8003a68:	106d      	asrs	r5, r5, #1
 8003a6a:	429d      	cmp	r5, r3
 8003a6c:	bf38      	it	cc
 8003a6e:	461d      	movcc	r5, r3
 8003a70:	0553      	lsls	r3, r2, #21
 8003a72:	d527      	bpl.n	8003ac4 <__ssputs_r+0x8c>
 8003a74:	4629      	mov	r1, r5
 8003a76:	f7ff ff53 	bl	8003920 <_malloc_r>
 8003a7a:	4606      	mov	r6, r0
 8003a7c:	b360      	cbz	r0, 8003ad8 <__ssputs_r+0xa0>
 8003a7e:	6921      	ldr	r1, [r4, #16]
 8003a80:	464a      	mov	r2, r9
 8003a82:	f000 faeb 	bl	800405c <memcpy>
 8003a86:	89a3      	ldrh	r3, [r4, #12]
 8003a88:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003a8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a90:	81a3      	strh	r3, [r4, #12]
 8003a92:	6126      	str	r6, [r4, #16]
 8003a94:	6165      	str	r5, [r4, #20]
 8003a96:	444e      	add	r6, r9
 8003a98:	eba5 0509 	sub.w	r5, r5, r9
 8003a9c:	6026      	str	r6, [r4, #0]
 8003a9e:	60a5      	str	r5, [r4, #8]
 8003aa0:	463e      	mov	r6, r7
 8003aa2:	42be      	cmp	r6, r7
 8003aa4:	d900      	bls.n	8003aa8 <__ssputs_r+0x70>
 8003aa6:	463e      	mov	r6, r7
 8003aa8:	6820      	ldr	r0, [r4, #0]
 8003aaa:	4632      	mov	r2, r6
 8003aac:	4641      	mov	r1, r8
 8003aae:	f000 faab 	bl	8004008 <memmove>
 8003ab2:	68a3      	ldr	r3, [r4, #8]
 8003ab4:	1b9b      	subs	r3, r3, r6
 8003ab6:	60a3      	str	r3, [r4, #8]
 8003ab8:	6823      	ldr	r3, [r4, #0]
 8003aba:	4433      	add	r3, r6
 8003abc:	6023      	str	r3, [r4, #0]
 8003abe:	2000      	movs	r0, #0
 8003ac0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ac4:	462a      	mov	r2, r5
 8003ac6:	f000 fad7 	bl	8004078 <_realloc_r>
 8003aca:	4606      	mov	r6, r0
 8003acc:	2800      	cmp	r0, #0
 8003ace:	d1e0      	bne.n	8003a92 <__ssputs_r+0x5a>
 8003ad0:	6921      	ldr	r1, [r4, #16]
 8003ad2:	4650      	mov	r0, sl
 8003ad4:	f7ff feb8 	bl	8003848 <_free_r>
 8003ad8:	230c      	movs	r3, #12
 8003ada:	f8ca 3000 	str.w	r3, [sl]
 8003ade:	89a3      	ldrh	r3, [r4, #12]
 8003ae0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003ae4:	81a3      	strh	r3, [r4, #12]
 8003ae6:	f04f 30ff 	mov.w	r0, #4294967295
 8003aea:	e7e9      	b.n	8003ac0 <__ssputs_r+0x88>

08003aec <_svfiprintf_r>:
 8003aec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003af0:	4698      	mov	r8, r3
 8003af2:	898b      	ldrh	r3, [r1, #12]
 8003af4:	061b      	lsls	r3, r3, #24
 8003af6:	b09d      	sub	sp, #116	; 0x74
 8003af8:	4607      	mov	r7, r0
 8003afa:	460d      	mov	r5, r1
 8003afc:	4614      	mov	r4, r2
 8003afe:	d50e      	bpl.n	8003b1e <_svfiprintf_r+0x32>
 8003b00:	690b      	ldr	r3, [r1, #16]
 8003b02:	b963      	cbnz	r3, 8003b1e <_svfiprintf_r+0x32>
 8003b04:	2140      	movs	r1, #64	; 0x40
 8003b06:	f7ff ff0b 	bl	8003920 <_malloc_r>
 8003b0a:	6028      	str	r0, [r5, #0]
 8003b0c:	6128      	str	r0, [r5, #16]
 8003b0e:	b920      	cbnz	r0, 8003b1a <_svfiprintf_r+0x2e>
 8003b10:	230c      	movs	r3, #12
 8003b12:	603b      	str	r3, [r7, #0]
 8003b14:	f04f 30ff 	mov.w	r0, #4294967295
 8003b18:	e0d0      	b.n	8003cbc <_svfiprintf_r+0x1d0>
 8003b1a:	2340      	movs	r3, #64	; 0x40
 8003b1c:	616b      	str	r3, [r5, #20]
 8003b1e:	2300      	movs	r3, #0
 8003b20:	9309      	str	r3, [sp, #36]	; 0x24
 8003b22:	2320      	movs	r3, #32
 8003b24:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003b28:	f8cd 800c 	str.w	r8, [sp, #12]
 8003b2c:	2330      	movs	r3, #48	; 0x30
 8003b2e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003cd4 <_svfiprintf_r+0x1e8>
 8003b32:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003b36:	f04f 0901 	mov.w	r9, #1
 8003b3a:	4623      	mov	r3, r4
 8003b3c:	469a      	mov	sl, r3
 8003b3e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003b42:	b10a      	cbz	r2, 8003b48 <_svfiprintf_r+0x5c>
 8003b44:	2a25      	cmp	r2, #37	; 0x25
 8003b46:	d1f9      	bne.n	8003b3c <_svfiprintf_r+0x50>
 8003b48:	ebba 0b04 	subs.w	fp, sl, r4
 8003b4c:	d00b      	beq.n	8003b66 <_svfiprintf_r+0x7a>
 8003b4e:	465b      	mov	r3, fp
 8003b50:	4622      	mov	r2, r4
 8003b52:	4629      	mov	r1, r5
 8003b54:	4638      	mov	r0, r7
 8003b56:	f7ff ff6f 	bl	8003a38 <__ssputs_r>
 8003b5a:	3001      	adds	r0, #1
 8003b5c:	f000 80a9 	beq.w	8003cb2 <_svfiprintf_r+0x1c6>
 8003b60:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003b62:	445a      	add	r2, fp
 8003b64:	9209      	str	r2, [sp, #36]	; 0x24
 8003b66:	f89a 3000 	ldrb.w	r3, [sl]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	f000 80a1 	beq.w	8003cb2 <_svfiprintf_r+0x1c6>
 8003b70:	2300      	movs	r3, #0
 8003b72:	f04f 32ff 	mov.w	r2, #4294967295
 8003b76:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003b7a:	f10a 0a01 	add.w	sl, sl, #1
 8003b7e:	9304      	str	r3, [sp, #16]
 8003b80:	9307      	str	r3, [sp, #28]
 8003b82:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003b86:	931a      	str	r3, [sp, #104]	; 0x68
 8003b88:	4654      	mov	r4, sl
 8003b8a:	2205      	movs	r2, #5
 8003b8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b90:	4850      	ldr	r0, [pc, #320]	; (8003cd4 <_svfiprintf_r+0x1e8>)
 8003b92:	f7fc fb3d 	bl	8000210 <memchr>
 8003b96:	9a04      	ldr	r2, [sp, #16]
 8003b98:	b9d8      	cbnz	r0, 8003bd2 <_svfiprintf_r+0xe6>
 8003b9a:	06d0      	lsls	r0, r2, #27
 8003b9c:	bf44      	itt	mi
 8003b9e:	2320      	movmi	r3, #32
 8003ba0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003ba4:	0711      	lsls	r1, r2, #28
 8003ba6:	bf44      	itt	mi
 8003ba8:	232b      	movmi	r3, #43	; 0x2b
 8003baa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003bae:	f89a 3000 	ldrb.w	r3, [sl]
 8003bb2:	2b2a      	cmp	r3, #42	; 0x2a
 8003bb4:	d015      	beq.n	8003be2 <_svfiprintf_r+0xf6>
 8003bb6:	9a07      	ldr	r2, [sp, #28]
 8003bb8:	4654      	mov	r4, sl
 8003bba:	2000      	movs	r0, #0
 8003bbc:	f04f 0c0a 	mov.w	ip, #10
 8003bc0:	4621      	mov	r1, r4
 8003bc2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003bc6:	3b30      	subs	r3, #48	; 0x30
 8003bc8:	2b09      	cmp	r3, #9
 8003bca:	d94d      	bls.n	8003c68 <_svfiprintf_r+0x17c>
 8003bcc:	b1b0      	cbz	r0, 8003bfc <_svfiprintf_r+0x110>
 8003bce:	9207      	str	r2, [sp, #28]
 8003bd0:	e014      	b.n	8003bfc <_svfiprintf_r+0x110>
 8003bd2:	eba0 0308 	sub.w	r3, r0, r8
 8003bd6:	fa09 f303 	lsl.w	r3, r9, r3
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	9304      	str	r3, [sp, #16]
 8003bde:	46a2      	mov	sl, r4
 8003be0:	e7d2      	b.n	8003b88 <_svfiprintf_r+0x9c>
 8003be2:	9b03      	ldr	r3, [sp, #12]
 8003be4:	1d19      	adds	r1, r3, #4
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	9103      	str	r1, [sp, #12]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	bfbb      	ittet	lt
 8003bee:	425b      	neglt	r3, r3
 8003bf0:	f042 0202 	orrlt.w	r2, r2, #2
 8003bf4:	9307      	strge	r3, [sp, #28]
 8003bf6:	9307      	strlt	r3, [sp, #28]
 8003bf8:	bfb8      	it	lt
 8003bfa:	9204      	strlt	r2, [sp, #16]
 8003bfc:	7823      	ldrb	r3, [r4, #0]
 8003bfe:	2b2e      	cmp	r3, #46	; 0x2e
 8003c00:	d10c      	bne.n	8003c1c <_svfiprintf_r+0x130>
 8003c02:	7863      	ldrb	r3, [r4, #1]
 8003c04:	2b2a      	cmp	r3, #42	; 0x2a
 8003c06:	d134      	bne.n	8003c72 <_svfiprintf_r+0x186>
 8003c08:	9b03      	ldr	r3, [sp, #12]
 8003c0a:	1d1a      	adds	r2, r3, #4
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	9203      	str	r2, [sp, #12]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	bfb8      	it	lt
 8003c14:	f04f 33ff 	movlt.w	r3, #4294967295
 8003c18:	3402      	adds	r4, #2
 8003c1a:	9305      	str	r3, [sp, #20]
 8003c1c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8003ce4 <_svfiprintf_r+0x1f8>
 8003c20:	7821      	ldrb	r1, [r4, #0]
 8003c22:	2203      	movs	r2, #3
 8003c24:	4650      	mov	r0, sl
 8003c26:	f7fc faf3 	bl	8000210 <memchr>
 8003c2a:	b138      	cbz	r0, 8003c3c <_svfiprintf_r+0x150>
 8003c2c:	9b04      	ldr	r3, [sp, #16]
 8003c2e:	eba0 000a 	sub.w	r0, r0, sl
 8003c32:	2240      	movs	r2, #64	; 0x40
 8003c34:	4082      	lsls	r2, r0
 8003c36:	4313      	orrs	r3, r2
 8003c38:	3401      	adds	r4, #1
 8003c3a:	9304      	str	r3, [sp, #16]
 8003c3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c40:	4825      	ldr	r0, [pc, #148]	; (8003cd8 <_svfiprintf_r+0x1ec>)
 8003c42:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003c46:	2206      	movs	r2, #6
 8003c48:	f7fc fae2 	bl	8000210 <memchr>
 8003c4c:	2800      	cmp	r0, #0
 8003c4e:	d038      	beq.n	8003cc2 <_svfiprintf_r+0x1d6>
 8003c50:	4b22      	ldr	r3, [pc, #136]	; (8003cdc <_svfiprintf_r+0x1f0>)
 8003c52:	bb1b      	cbnz	r3, 8003c9c <_svfiprintf_r+0x1b0>
 8003c54:	9b03      	ldr	r3, [sp, #12]
 8003c56:	3307      	adds	r3, #7
 8003c58:	f023 0307 	bic.w	r3, r3, #7
 8003c5c:	3308      	adds	r3, #8
 8003c5e:	9303      	str	r3, [sp, #12]
 8003c60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c62:	4433      	add	r3, r6
 8003c64:	9309      	str	r3, [sp, #36]	; 0x24
 8003c66:	e768      	b.n	8003b3a <_svfiprintf_r+0x4e>
 8003c68:	fb0c 3202 	mla	r2, ip, r2, r3
 8003c6c:	460c      	mov	r4, r1
 8003c6e:	2001      	movs	r0, #1
 8003c70:	e7a6      	b.n	8003bc0 <_svfiprintf_r+0xd4>
 8003c72:	2300      	movs	r3, #0
 8003c74:	3401      	adds	r4, #1
 8003c76:	9305      	str	r3, [sp, #20]
 8003c78:	4619      	mov	r1, r3
 8003c7a:	f04f 0c0a 	mov.w	ip, #10
 8003c7e:	4620      	mov	r0, r4
 8003c80:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003c84:	3a30      	subs	r2, #48	; 0x30
 8003c86:	2a09      	cmp	r2, #9
 8003c88:	d903      	bls.n	8003c92 <_svfiprintf_r+0x1a6>
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d0c6      	beq.n	8003c1c <_svfiprintf_r+0x130>
 8003c8e:	9105      	str	r1, [sp, #20]
 8003c90:	e7c4      	b.n	8003c1c <_svfiprintf_r+0x130>
 8003c92:	fb0c 2101 	mla	r1, ip, r1, r2
 8003c96:	4604      	mov	r4, r0
 8003c98:	2301      	movs	r3, #1
 8003c9a:	e7f0      	b.n	8003c7e <_svfiprintf_r+0x192>
 8003c9c:	ab03      	add	r3, sp, #12
 8003c9e:	9300      	str	r3, [sp, #0]
 8003ca0:	462a      	mov	r2, r5
 8003ca2:	4b0f      	ldr	r3, [pc, #60]	; (8003ce0 <_svfiprintf_r+0x1f4>)
 8003ca4:	a904      	add	r1, sp, #16
 8003ca6:	4638      	mov	r0, r7
 8003ca8:	f3af 8000 	nop.w
 8003cac:	1c42      	adds	r2, r0, #1
 8003cae:	4606      	mov	r6, r0
 8003cb0:	d1d6      	bne.n	8003c60 <_svfiprintf_r+0x174>
 8003cb2:	89ab      	ldrh	r3, [r5, #12]
 8003cb4:	065b      	lsls	r3, r3, #25
 8003cb6:	f53f af2d 	bmi.w	8003b14 <_svfiprintf_r+0x28>
 8003cba:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003cbc:	b01d      	add	sp, #116	; 0x74
 8003cbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003cc2:	ab03      	add	r3, sp, #12
 8003cc4:	9300      	str	r3, [sp, #0]
 8003cc6:	462a      	mov	r2, r5
 8003cc8:	4b05      	ldr	r3, [pc, #20]	; (8003ce0 <_svfiprintf_r+0x1f4>)
 8003cca:	a904      	add	r1, sp, #16
 8003ccc:	4638      	mov	r0, r7
 8003cce:	f000 f879 	bl	8003dc4 <_printf_i>
 8003cd2:	e7eb      	b.n	8003cac <_svfiprintf_r+0x1c0>
 8003cd4:	08004fa8 	.word	0x08004fa8
 8003cd8:	08004fb2 	.word	0x08004fb2
 8003cdc:	00000000 	.word	0x00000000
 8003ce0:	08003a39 	.word	0x08003a39
 8003ce4:	08004fae 	.word	0x08004fae

08003ce8 <_printf_common>:
 8003ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003cec:	4616      	mov	r6, r2
 8003cee:	4699      	mov	r9, r3
 8003cf0:	688a      	ldr	r2, [r1, #8]
 8003cf2:	690b      	ldr	r3, [r1, #16]
 8003cf4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	bfb8      	it	lt
 8003cfc:	4613      	movlt	r3, r2
 8003cfe:	6033      	str	r3, [r6, #0]
 8003d00:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003d04:	4607      	mov	r7, r0
 8003d06:	460c      	mov	r4, r1
 8003d08:	b10a      	cbz	r2, 8003d0e <_printf_common+0x26>
 8003d0a:	3301      	adds	r3, #1
 8003d0c:	6033      	str	r3, [r6, #0]
 8003d0e:	6823      	ldr	r3, [r4, #0]
 8003d10:	0699      	lsls	r1, r3, #26
 8003d12:	bf42      	ittt	mi
 8003d14:	6833      	ldrmi	r3, [r6, #0]
 8003d16:	3302      	addmi	r3, #2
 8003d18:	6033      	strmi	r3, [r6, #0]
 8003d1a:	6825      	ldr	r5, [r4, #0]
 8003d1c:	f015 0506 	ands.w	r5, r5, #6
 8003d20:	d106      	bne.n	8003d30 <_printf_common+0x48>
 8003d22:	f104 0a19 	add.w	sl, r4, #25
 8003d26:	68e3      	ldr	r3, [r4, #12]
 8003d28:	6832      	ldr	r2, [r6, #0]
 8003d2a:	1a9b      	subs	r3, r3, r2
 8003d2c:	42ab      	cmp	r3, r5
 8003d2e:	dc26      	bgt.n	8003d7e <_printf_common+0x96>
 8003d30:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003d34:	1e13      	subs	r3, r2, #0
 8003d36:	6822      	ldr	r2, [r4, #0]
 8003d38:	bf18      	it	ne
 8003d3a:	2301      	movne	r3, #1
 8003d3c:	0692      	lsls	r2, r2, #26
 8003d3e:	d42b      	bmi.n	8003d98 <_printf_common+0xb0>
 8003d40:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003d44:	4649      	mov	r1, r9
 8003d46:	4638      	mov	r0, r7
 8003d48:	47c0      	blx	r8
 8003d4a:	3001      	adds	r0, #1
 8003d4c:	d01e      	beq.n	8003d8c <_printf_common+0xa4>
 8003d4e:	6823      	ldr	r3, [r4, #0]
 8003d50:	6922      	ldr	r2, [r4, #16]
 8003d52:	f003 0306 	and.w	r3, r3, #6
 8003d56:	2b04      	cmp	r3, #4
 8003d58:	bf02      	ittt	eq
 8003d5a:	68e5      	ldreq	r5, [r4, #12]
 8003d5c:	6833      	ldreq	r3, [r6, #0]
 8003d5e:	1aed      	subeq	r5, r5, r3
 8003d60:	68a3      	ldr	r3, [r4, #8]
 8003d62:	bf0c      	ite	eq
 8003d64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003d68:	2500      	movne	r5, #0
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	bfc4      	itt	gt
 8003d6e:	1a9b      	subgt	r3, r3, r2
 8003d70:	18ed      	addgt	r5, r5, r3
 8003d72:	2600      	movs	r6, #0
 8003d74:	341a      	adds	r4, #26
 8003d76:	42b5      	cmp	r5, r6
 8003d78:	d11a      	bne.n	8003db0 <_printf_common+0xc8>
 8003d7a:	2000      	movs	r0, #0
 8003d7c:	e008      	b.n	8003d90 <_printf_common+0xa8>
 8003d7e:	2301      	movs	r3, #1
 8003d80:	4652      	mov	r2, sl
 8003d82:	4649      	mov	r1, r9
 8003d84:	4638      	mov	r0, r7
 8003d86:	47c0      	blx	r8
 8003d88:	3001      	adds	r0, #1
 8003d8a:	d103      	bne.n	8003d94 <_printf_common+0xac>
 8003d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8003d90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d94:	3501      	adds	r5, #1
 8003d96:	e7c6      	b.n	8003d26 <_printf_common+0x3e>
 8003d98:	18e1      	adds	r1, r4, r3
 8003d9a:	1c5a      	adds	r2, r3, #1
 8003d9c:	2030      	movs	r0, #48	; 0x30
 8003d9e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003da2:	4422      	add	r2, r4
 8003da4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003da8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003dac:	3302      	adds	r3, #2
 8003dae:	e7c7      	b.n	8003d40 <_printf_common+0x58>
 8003db0:	2301      	movs	r3, #1
 8003db2:	4622      	mov	r2, r4
 8003db4:	4649      	mov	r1, r9
 8003db6:	4638      	mov	r0, r7
 8003db8:	47c0      	blx	r8
 8003dba:	3001      	adds	r0, #1
 8003dbc:	d0e6      	beq.n	8003d8c <_printf_common+0xa4>
 8003dbe:	3601      	adds	r6, #1
 8003dc0:	e7d9      	b.n	8003d76 <_printf_common+0x8e>
	...

08003dc4 <_printf_i>:
 8003dc4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003dc8:	7e0f      	ldrb	r7, [r1, #24]
 8003dca:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003dcc:	2f78      	cmp	r7, #120	; 0x78
 8003dce:	4691      	mov	r9, r2
 8003dd0:	4680      	mov	r8, r0
 8003dd2:	460c      	mov	r4, r1
 8003dd4:	469a      	mov	sl, r3
 8003dd6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003dda:	d807      	bhi.n	8003dec <_printf_i+0x28>
 8003ddc:	2f62      	cmp	r7, #98	; 0x62
 8003dde:	d80a      	bhi.n	8003df6 <_printf_i+0x32>
 8003de0:	2f00      	cmp	r7, #0
 8003de2:	f000 80d4 	beq.w	8003f8e <_printf_i+0x1ca>
 8003de6:	2f58      	cmp	r7, #88	; 0x58
 8003de8:	f000 80c0 	beq.w	8003f6c <_printf_i+0x1a8>
 8003dec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003df0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003df4:	e03a      	b.n	8003e6c <_printf_i+0xa8>
 8003df6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003dfa:	2b15      	cmp	r3, #21
 8003dfc:	d8f6      	bhi.n	8003dec <_printf_i+0x28>
 8003dfe:	a101      	add	r1, pc, #4	; (adr r1, 8003e04 <_printf_i+0x40>)
 8003e00:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003e04:	08003e5d 	.word	0x08003e5d
 8003e08:	08003e71 	.word	0x08003e71
 8003e0c:	08003ded 	.word	0x08003ded
 8003e10:	08003ded 	.word	0x08003ded
 8003e14:	08003ded 	.word	0x08003ded
 8003e18:	08003ded 	.word	0x08003ded
 8003e1c:	08003e71 	.word	0x08003e71
 8003e20:	08003ded 	.word	0x08003ded
 8003e24:	08003ded 	.word	0x08003ded
 8003e28:	08003ded 	.word	0x08003ded
 8003e2c:	08003ded 	.word	0x08003ded
 8003e30:	08003f75 	.word	0x08003f75
 8003e34:	08003e9d 	.word	0x08003e9d
 8003e38:	08003f2f 	.word	0x08003f2f
 8003e3c:	08003ded 	.word	0x08003ded
 8003e40:	08003ded 	.word	0x08003ded
 8003e44:	08003f97 	.word	0x08003f97
 8003e48:	08003ded 	.word	0x08003ded
 8003e4c:	08003e9d 	.word	0x08003e9d
 8003e50:	08003ded 	.word	0x08003ded
 8003e54:	08003ded 	.word	0x08003ded
 8003e58:	08003f37 	.word	0x08003f37
 8003e5c:	682b      	ldr	r3, [r5, #0]
 8003e5e:	1d1a      	adds	r2, r3, #4
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	602a      	str	r2, [r5, #0]
 8003e64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003e68:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	e09f      	b.n	8003fb0 <_printf_i+0x1ec>
 8003e70:	6820      	ldr	r0, [r4, #0]
 8003e72:	682b      	ldr	r3, [r5, #0]
 8003e74:	0607      	lsls	r7, r0, #24
 8003e76:	f103 0104 	add.w	r1, r3, #4
 8003e7a:	6029      	str	r1, [r5, #0]
 8003e7c:	d501      	bpl.n	8003e82 <_printf_i+0xbe>
 8003e7e:	681e      	ldr	r6, [r3, #0]
 8003e80:	e003      	b.n	8003e8a <_printf_i+0xc6>
 8003e82:	0646      	lsls	r6, r0, #25
 8003e84:	d5fb      	bpl.n	8003e7e <_printf_i+0xba>
 8003e86:	f9b3 6000 	ldrsh.w	r6, [r3]
 8003e8a:	2e00      	cmp	r6, #0
 8003e8c:	da03      	bge.n	8003e96 <_printf_i+0xd2>
 8003e8e:	232d      	movs	r3, #45	; 0x2d
 8003e90:	4276      	negs	r6, r6
 8003e92:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003e96:	485a      	ldr	r0, [pc, #360]	; (8004000 <_printf_i+0x23c>)
 8003e98:	230a      	movs	r3, #10
 8003e9a:	e012      	b.n	8003ec2 <_printf_i+0xfe>
 8003e9c:	682b      	ldr	r3, [r5, #0]
 8003e9e:	6820      	ldr	r0, [r4, #0]
 8003ea0:	1d19      	adds	r1, r3, #4
 8003ea2:	6029      	str	r1, [r5, #0]
 8003ea4:	0605      	lsls	r5, r0, #24
 8003ea6:	d501      	bpl.n	8003eac <_printf_i+0xe8>
 8003ea8:	681e      	ldr	r6, [r3, #0]
 8003eaa:	e002      	b.n	8003eb2 <_printf_i+0xee>
 8003eac:	0641      	lsls	r1, r0, #25
 8003eae:	d5fb      	bpl.n	8003ea8 <_printf_i+0xe4>
 8003eb0:	881e      	ldrh	r6, [r3, #0]
 8003eb2:	4853      	ldr	r0, [pc, #332]	; (8004000 <_printf_i+0x23c>)
 8003eb4:	2f6f      	cmp	r7, #111	; 0x6f
 8003eb6:	bf0c      	ite	eq
 8003eb8:	2308      	moveq	r3, #8
 8003eba:	230a      	movne	r3, #10
 8003ebc:	2100      	movs	r1, #0
 8003ebe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003ec2:	6865      	ldr	r5, [r4, #4]
 8003ec4:	60a5      	str	r5, [r4, #8]
 8003ec6:	2d00      	cmp	r5, #0
 8003ec8:	bfa2      	ittt	ge
 8003eca:	6821      	ldrge	r1, [r4, #0]
 8003ecc:	f021 0104 	bicge.w	r1, r1, #4
 8003ed0:	6021      	strge	r1, [r4, #0]
 8003ed2:	b90e      	cbnz	r6, 8003ed8 <_printf_i+0x114>
 8003ed4:	2d00      	cmp	r5, #0
 8003ed6:	d04b      	beq.n	8003f70 <_printf_i+0x1ac>
 8003ed8:	4615      	mov	r5, r2
 8003eda:	fbb6 f1f3 	udiv	r1, r6, r3
 8003ede:	fb03 6711 	mls	r7, r3, r1, r6
 8003ee2:	5dc7      	ldrb	r7, [r0, r7]
 8003ee4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003ee8:	4637      	mov	r7, r6
 8003eea:	42bb      	cmp	r3, r7
 8003eec:	460e      	mov	r6, r1
 8003eee:	d9f4      	bls.n	8003eda <_printf_i+0x116>
 8003ef0:	2b08      	cmp	r3, #8
 8003ef2:	d10b      	bne.n	8003f0c <_printf_i+0x148>
 8003ef4:	6823      	ldr	r3, [r4, #0]
 8003ef6:	07de      	lsls	r6, r3, #31
 8003ef8:	d508      	bpl.n	8003f0c <_printf_i+0x148>
 8003efa:	6923      	ldr	r3, [r4, #16]
 8003efc:	6861      	ldr	r1, [r4, #4]
 8003efe:	4299      	cmp	r1, r3
 8003f00:	bfde      	ittt	le
 8003f02:	2330      	movle	r3, #48	; 0x30
 8003f04:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003f08:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003f0c:	1b52      	subs	r2, r2, r5
 8003f0e:	6122      	str	r2, [r4, #16]
 8003f10:	f8cd a000 	str.w	sl, [sp]
 8003f14:	464b      	mov	r3, r9
 8003f16:	aa03      	add	r2, sp, #12
 8003f18:	4621      	mov	r1, r4
 8003f1a:	4640      	mov	r0, r8
 8003f1c:	f7ff fee4 	bl	8003ce8 <_printf_common>
 8003f20:	3001      	adds	r0, #1
 8003f22:	d14a      	bne.n	8003fba <_printf_i+0x1f6>
 8003f24:	f04f 30ff 	mov.w	r0, #4294967295
 8003f28:	b004      	add	sp, #16
 8003f2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f2e:	6823      	ldr	r3, [r4, #0]
 8003f30:	f043 0320 	orr.w	r3, r3, #32
 8003f34:	6023      	str	r3, [r4, #0]
 8003f36:	4833      	ldr	r0, [pc, #204]	; (8004004 <_printf_i+0x240>)
 8003f38:	2778      	movs	r7, #120	; 0x78
 8003f3a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003f3e:	6823      	ldr	r3, [r4, #0]
 8003f40:	6829      	ldr	r1, [r5, #0]
 8003f42:	061f      	lsls	r7, r3, #24
 8003f44:	f851 6b04 	ldr.w	r6, [r1], #4
 8003f48:	d402      	bmi.n	8003f50 <_printf_i+0x18c>
 8003f4a:	065f      	lsls	r7, r3, #25
 8003f4c:	bf48      	it	mi
 8003f4e:	b2b6      	uxthmi	r6, r6
 8003f50:	07df      	lsls	r7, r3, #31
 8003f52:	bf48      	it	mi
 8003f54:	f043 0320 	orrmi.w	r3, r3, #32
 8003f58:	6029      	str	r1, [r5, #0]
 8003f5a:	bf48      	it	mi
 8003f5c:	6023      	strmi	r3, [r4, #0]
 8003f5e:	b91e      	cbnz	r6, 8003f68 <_printf_i+0x1a4>
 8003f60:	6823      	ldr	r3, [r4, #0]
 8003f62:	f023 0320 	bic.w	r3, r3, #32
 8003f66:	6023      	str	r3, [r4, #0]
 8003f68:	2310      	movs	r3, #16
 8003f6a:	e7a7      	b.n	8003ebc <_printf_i+0xf8>
 8003f6c:	4824      	ldr	r0, [pc, #144]	; (8004000 <_printf_i+0x23c>)
 8003f6e:	e7e4      	b.n	8003f3a <_printf_i+0x176>
 8003f70:	4615      	mov	r5, r2
 8003f72:	e7bd      	b.n	8003ef0 <_printf_i+0x12c>
 8003f74:	682b      	ldr	r3, [r5, #0]
 8003f76:	6826      	ldr	r6, [r4, #0]
 8003f78:	6961      	ldr	r1, [r4, #20]
 8003f7a:	1d18      	adds	r0, r3, #4
 8003f7c:	6028      	str	r0, [r5, #0]
 8003f7e:	0635      	lsls	r5, r6, #24
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	d501      	bpl.n	8003f88 <_printf_i+0x1c4>
 8003f84:	6019      	str	r1, [r3, #0]
 8003f86:	e002      	b.n	8003f8e <_printf_i+0x1ca>
 8003f88:	0670      	lsls	r0, r6, #25
 8003f8a:	d5fb      	bpl.n	8003f84 <_printf_i+0x1c0>
 8003f8c:	8019      	strh	r1, [r3, #0]
 8003f8e:	2300      	movs	r3, #0
 8003f90:	6123      	str	r3, [r4, #16]
 8003f92:	4615      	mov	r5, r2
 8003f94:	e7bc      	b.n	8003f10 <_printf_i+0x14c>
 8003f96:	682b      	ldr	r3, [r5, #0]
 8003f98:	1d1a      	adds	r2, r3, #4
 8003f9a:	602a      	str	r2, [r5, #0]
 8003f9c:	681d      	ldr	r5, [r3, #0]
 8003f9e:	6862      	ldr	r2, [r4, #4]
 8003fa0:	2100      	movs	r1, #0
 8003fa2:	4628      	mov	r0, r5
 8003fa4:	f7fc f934 	bl	8000210 <memchr>
 8003fa8:	b108      	cbz	r0, 8003fae <_printf_i+0x1ea>
 8003faa:	1b40      	subs	r0, r0, r5
 8003fac:	6060      	str	r0, [r4, #4]
 8003fae:	6863      	ldr	r3, [r4, #4]
 8003fb0:	6123      	str	r3, [r4, #16]
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003fb8:	e7aa      	b.n	8003f10 <_printf_i+0x14c>
 8003fba:	6923      	ldr	r3, [r4, #16]
 8003fbc:	462a      	mov	r2, r5
 8003fbe:	4649      	mov	r1, r9
 8003fc0:	4640      	mov	r0, r8
 8003fc2:	47d0      	blx	sl
 8003fc4:	3001      	adds	r0, #1
 8003fc6:	d0ad      	beq.n	8003f24 <_printf_i+0x160>
 8003fc8:	6823      	ldr	r3, [r4, #0]
 8003fca:	079b      	lsls	r3, r3, #30
 8003fcc:	d413      	bmi.n	8003ff6 <_printf_i+0x232>
 8003fce:	68e0      	ldr	r0, [r4, #12]
 8003fd0:	9b03      	ldr	r3, [sp, #12]
 8003fd2:	4298      	cmp	r0, r3
 8003fd4:	bfb8      	it	lt
 8003fd6:	4618      	movlt	r0, r3
 8003fd8:	e7a6      	b.n	8003f28 <_printf_i+0x164>
 8003fda:	2301      	movs	r3, #1
 8003fdc:	4632      	mov	r2, r6
 8003fde:	4649      	mov	r1, r9
 8003fe0:	4640      	mov	r0, r8
 8003fe2:	47d0      	blx	sl
 8003fe4:	3001      	adds	r0, #1
 8003fe6:	d09d      	beq.n	8003f24 <_printf_i+0x160>
 8003fe8:	3501      	adds	r5, #1
 8003fea:	68e3      	ldr	r3, [r4, #12]
 8003fec:	9903      	ldr	r1, [sp, #12]
 8003fee:	1a5b      	subs	r3, r3, r1
 8003ff0:	42ab      	cmp	r3, r5
 8003ff2:	dcf2      	bgt.n	8003fda <_printf_i+0x216>
 8003ff4:	e7eb      	b.n	8003fce <_printf_i+0x20a>
 8003ff6:	2500      	movs	r5, #0
 8003ff8:	f104 0619 	add.w	r6, r4, #25
 8003ffc:	e7f5      	b.n	8003fea <_printf_i+0x226>
 8003ffe:	bf00      	nop
 8004000:	08004fb9 	.word	0x08004fb9
 8004004:	08004fca 	.word	0x08004fca

08004008 <memmove>:
 8004008:	4288      	cmp	r0, r1
 800400a:	b510      	push	{r4, lr}
 800400c:	eb01 0402 	add.w	r4, r1, r2
 8004010:	d902      	bls.n	8004018 <memmove+0x10>
 8004012:	4284      	cmp	r4, r0
 8004014:	4623      	mov	r3, r4
 8004016:	d807      	bhi.n	8004028 <memmove+0x20>
 8004018:	1e43      	subs	r3, r0, #1
 800401a:	42a1      	cmp	r1, r4
 800401c:	d008      	beq.n	8004030 <memmove+0x28>
 800401e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004022:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004026:	e7f8      	b.n	800401a <memmove+0x12>
 8004028:	4402      	add	r2, r0
 800402a:	4601      	mov	r1, r0
 800402c:	428a      	cmp	r2, r1
 800402e:	d100      	bne.n	8004032 <memmove+0x2a>
 8004030:	bd10      	pop	{r4, pc}
 8004032:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004036:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800403a:	e7f7      	b.n	800402c <memmove+0x24>

0800403c <_sbrk_r>:
 800403c:	b538      	push	{r3, r4, r5, lr}
 800403e:	4d06      	ldr	r5, [pc, #24]	; (8004058 <_sbrk_r+0x1c>)
 8004040:	2300      	movs	r3, #0
 8004042:	4604      	mov	r4, r0
 8004044:	4608      	mov	r0, r1
 8004046:	602b      	str	r3, [r5, #0]
 8004048:	f7fd f9cc 	bl	80013e4 <_sbrk>
 800404c:	1c43      	adds	r3, r0, #1
 800404e:	d102      	bne.n	8004056 <_sbrk_r+0x1a>
 8004050:	682b      	ldr	r3, [r5, #0]
 8004052:	b103      	cbz	r3, 8004056 <_sbrk_r+0x1a>
 8004054:	6023      	str	r3, [r4, #0]
 8004056:	bd38      	pop	{r3, r4, r5, pc}
 8004058:	2000025c 	.word	0x2000025c

0800405c <memcpy>:
 800405c:	440a      	add	r2, r1
 800405e:	4291      	cmp	r1, r2
 8004060:	f100 33ff 	add.w	r3, r0, #4294967295
 8004064:	d100      	bne.n	8004068 <memcpy+0xc>
 8004066:	4770      	bx	lr
 8004068:	b510      	push	{r4, lr}
 800406a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800406e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004072:	4291      	cmp	r1, r2
 8004074:	d1f9      	bne.n	800406a <memcpy+0xe>
 8004076:	bd10      	pop	{r4, pc}

08004078 <_realloc_r>:
 8004078:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800407c:	4680      	mov	r8, r0
 800407e:	4614      	mov	r4, r2
 8004080:	460e      	mov	r6, r1
 8004082:	b921      	cbnz	r1, 800408e <_realloc_r+0x16>
 8004084:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004088:	4611      	mov	r1, r2
 800408a:	f7ff bc49 	b.w	8003920 <_malloc_r>
 800408e:	b92a      	cbnz	r2, 800409c <_realloc_r+0x24>
 8004090:	f7ff fbda 	bl	8003848 <_free_r>
 8004094:	4625      	mov	r5, r4
 8004096:	4628      	mov	r0, r5
 8004098:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800409c:	f000 f81b 	bl	80040d6 <_malloc_usable_size_r>
 80040a0:	4284      	cmp	r4, r0
 80040a2:	4607      	mov	r7, r0
 80040a4:	d802      	bhi.n	80040ac <_realloc_r+0x34>
 80040a6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80040aa:	d812      	bhi.n	80040d2 <_realloc_r+0x5a>
 80040ac:	4621      	mov	r1, r4
 80040ae:	4640      	mov	r0, r8
 80040b0:	f7ff fc36 	bl	8003920 <_malloc_r>
 80040b4:	4605      	mov	r5, r0
 80040b6:	2800      	cmp	r0, #0
 80040b8:	d0ed      	beq.n	8004096 <_realloc_r+0x1e>
 80040ba:	42bc      	cmp	r4, r7
 80040bc:	4622      	mov	r2, r4
 80040be:	4631      	mov	r1, r6
 80040c0:	bf28      	it	cs
 80040c2:	463a      	movcs	r2, r7
 80040c4:	f7ff ffca 	bl	800405c <memcpy>
 80040c8:	4631      	mov	r1, r6
 80040ca:	4640      	mov	r0, r8
 80040cc:	f7ff fbbc 	bl	8003848 <_free_r>
 80040d0:	e7e1      	b.n	8004096 <_realloc_r+0x1e>
 80040d2:	4635      	mov	r5, r6
 80040d4:	e7df      	b.n	8004096 <_realloc_r+0x1e>

080040d6 <_malloc_usable_size_r>:
 80040d6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80040da:	1f18      	subs	r0, r3, #4
 80040dc:	2b00      	cmp	r3, #0
 80040de:	bfbc      	itt	lt
 80040e0:	580b      	ldrlt	r3, [r1, r0]
 80040e2:	18c0      	addlt	r0, r0, r3
 80040e4:	4770      	bx	lr
	...

080040e8 <pow>:
 80040e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040ea:	ed2d 8b02 	vpush	{d8}
 80040ee:	eeb0 8a40 	vmov.f32	s16, s0
 80040f2:	eef0 8a60 	vmov.f32	s17, s1
 80040f6:	ec55 4b11 	vmov	r4, r5, d1
 80040fa:	f000 f871 	bl	80041e0 <__ieee754_pow>
 80040fe:	4622      	mov	r2, r4
 8004100:	462b      	mov	r3, r5
 8004102:	4620      	mov	r0, r4
 8004104:	4629      	mov	r1, r5
 8004106:	ec57 6b10 	vmov	r6, r7, d0
 800410a:	f7fc fd27 	bl	8000b5c <__aeabi_dcmpun>
 800410e:	2800      	cmp	r0, #0
 8004110:	d13b      	bne.n	800418a <pow+0xa2>
 8004112:	ec51 0b18 	vmov	r0, r1, d8
 8004116:	2200      	movs	r2, #0
 8004118:	2300      	movs	r3, #0
 800411a:	f7fc fced 	bl	8000af8 <__aeabi_dcmpeq>
 800411e:	b1b8      	cbz	r0, 8004150 <pow+0x68>
 8004120:	2200      	movs	r2, #0
 8004122:	2300      	movs	r3, #0
 8004124:	4620      	mov	r0, r4
 8004126:	4629      	mov	r1, r5
 8004128:	f7fc fce6 	bl	8000af8 <__aeabi_dcmpeq>
 800412c:	2800      	cmp	r0, #0
 800412e:	d146      	bne.n	80041be <pow+0xd6>
 8004130:	ec45 4b10 	vmov	d0, r4, r5
 8004134:	f000 f848 	bl	80041c8 <finite>
 8004138:	b338      	cbz	r0, 800418a <pow+0xa2>
 800413a:	2200      	movs	r2, #0
 800413c:	2300      	movs	r3, #0
 800413e:	4620      	mov	r0, r4
 8004140:	4629      	mov	r1, r5
 8004142:	f7fc fce3 	bl	8000b0c <__aeabi_dcmplt>
 8004146:	b300      	cbz	r0, 800418a <pow+0xa2>
 8004148:	f7ff fb52 	bl	80037f0 <__errno>
 800414c:	2322      	movs	r3, #34	; 0x22
 800414e:	e01b      	b.n	8004188 <pow+0xa0>
 8004150:	ec47 6b10 	vmov	d0, r6, r7
 8004154:	f000 f838 	bl	80041c8 <finite>
 8004158:	b9e0      	cbnz	r0, 8004194 <pow+0xac>
 800415a:	eeb0 0a48 	vmov.f32	s0, s16
 800415e:	eef0 0a68 	vmov.f32	s1, s17
 8004162:	f000 f831 	bl	80041c8 <finite>
 8004166:	b1a8      	cbz	r0, 8004194 <pow+0xac>
 8004168:	ec45 4b10 	vmov	d0, r4, r5
 800416c:	f000 f82c 	bl	80041c8 <finite>
 8004170:	b180      	cbz	r0, 8004194 <pow+0xac>
 8004172:	4632      	mov	r2, r6
 8004174:	463b      	mov	r3, r7
 8004176:	4630      	mov	r0, r6
 8004178:	4639      	mov	r1, r7
 800417a:	f7fc fcef 	bl	8000b5c <__aeabi_dcmpun>
 800417e:	2800      	cmp	r0, #0
 8004180:	d0e2      	beq.n	8004148 <pow+0x60>
 8004182:	f7ff fb35 	bl	80037f0 <__errno>
 8004186:	2321      	movs	r3, #33	; 0x21
 8004188:	6003      	str	r3, [r0, #0]
 800418a:	ecbd 8b02 	vpop	{d8}
 800418e:	ec47 6b10 	vmov	d0, r6, r7
 8004192:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004194:	2200      	movs	r2, #0
 8004196:	2300      	movs	r3, #0
 8004198:	4630      	mov	r0, r6
 800419a:	4639      	mov	r1, r7
 800419c:	f7fc fcac 	bl	8000af8 <__aeabi_dcmpeq>
 80041a0:	2800      	cmp	r0, #0
 80041a2:	d0f2      	beq.n	800418a <pow+0xa2>
 80041a4:	eeb0 0a48 	vmov.f32	s0, s16
 80041a8:	eef0 0a68 	vmov.f32	s1, s17
 80041ac:	f000 f80c 	bl	80041c8 <finite>
 80041b0:	2800      	cmp	r0, #0
 80041b2:	d0ea      	beq.n	800418a <pow+0xa2>
 80041b4:	ec45 4b10 	vmov	d0, r4, r5
 80041b8:	f000 f806 	bl	80041c8 <finite>
 80041bc:	e7c3      	b.n	8004146 <pow+0x5e>
 80041be:	4f01      	ldr	r7, [pc, #4]	; (80041c4 <pow+0xdc>)
 80041c0:	2600      	movs	r6, #0
 80041c2:	e7e2      	b.n	800418a <pow+0xa2>
 80041c4:	3ff00000 	.word	0x3ff00000

080041c8 <finite>:
 80041c8:	b082      	sub	sp, #8
 80041ca:	ed8d 0b00 	vstr	d0, [sp]
 80041ce:	9801      	ldr	r0, [sp, #4]
 80041d0:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 80041d4:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80041d8:	0fc0      	lsrs	r0, r0, #31
 80041da:	b002      	add	sp, #8
 80041dc:	4770      	bx	lr
	...

080041e0 <__ieee754_pow>:
 80041e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041e4:	ed2d 8b06 	vpush	{d8-d10}
 80041e8:	b089      	sub	sp, #36	; 0x24
 80041ea:	ed8d 1b00 	vstr	d1, [sp]
 80041ee:	e9dd 2900 	ldrd	r2, r9, [sp]
 80041f2:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80041f6:	ea58 0102 	orrs.w	r1, r8, r2
 80041fa:	ec57 6b10 	vmov	r6, r7, d0
 80041fe:	d115      	bne.n	800422c <__ieee754_pow+0x4c>
 8004200:	19b3      	adds	r3, r6, r6
 8004202:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8004206:	4152      	adcs	r2, r2
 8004208:	4299      	cmp	r1, r3
 800420a:	4b89      	ldr	r3, [pc, #548]	; (8004430 <__ieee754_pow+0x250>)
 800420c:	4193      	sbcs	r3, r2
 800420e:	f080 84d1 	bcs.w	8004bb4 <__ieee754_pow+0x9d4>
 8004212:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004216:	4630      	mov	r0, r6
 8004218:	4639      	mov	r1, r7
 800421a:	f7fc f84f 	bl	80002bc <__adddf3>
 800421e:	ec41 0b10 	vmov	d0, r0, r1
 8004222:	b009      	add	sp, #36	; 0x24
 8004224:	ecbd 8b06 	vpop	{d8-d10}
 8004228:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800422c:	4b81      	ldr	r3, [pc, #516]	; (8004434 <__ieee754_pow+0x254>)
 800422e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8004232:	429c      	cmp	r4, r3
 8004234:	ee10 aa10 	vmov	sl, s0
 8004238:	463d      	mov	r5, r7
 800423a:	dc06      	bgt.n	800424a <__ieee754_pow+0x6a>
 800423c:	d101      	bne.n	8004242 <__ieee754_pow+0x62>
 800423e:	2e00      	cmp	r6, #0
 8004240:	d1e7      	bne.n	8004212 <__ieee754_pow+0x32>
 8004242:	4598      	cmp	r8, r3
 8004244:	dc01      	bgt.n	800424a <__ieee754_pow+0x6a>
 8004246:	d10f      	bne.n	8004268 <__ieee754_pow+0x88>
 8004248:	b172      	cbz	r2, 8004268 <__ieee754_pow+0x88>
 800424a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800424e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8004252:	ea55 050a 	orrs.w	r5, r5, sl
 8004256:	d1dc      	bne.n	8004212 <__ieee754_pow+0x32>
 8004258:	e9dd 3200 	ldrd	r3, r2, [sp]
 800425c:	18db      	adds	r3, r3, r3
 800425e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8004262:	4152      	adcs	r2, r2
 8004264:	429d      	cmp	r5, r3
 8004266:	e7d0      	b.n	800420a <__ieee754_pow+0x2a>
 8004268:	2d00      	cmp	r5, #0
 800426a:	da3b      	bge.n	80042e4 <__ieee754_pow+0x104>
 800426c:	4b72      	ldr	r3, [pc, #456]	; (8004438 <__ieee754_pow+0x258>)
 800426e:	4598      	cmp	r8, r3
 8004270:	dc51      	bgt.n	8004316 <__ieee754_pow+0x136>
 8004272:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8004276:	4598      	cmp	r8, r3
 8004278:	f340 84ab 	ble.w	8004bd2 <__ieee754_pow+0x9f2>
 800427c:	ea4f 5328 	mov.w	r3, r8, asr #20
 8004280:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8004284:	2b14      	cmp	r3, #20
 8004286:	dd0f      	ble.n	80042a8 <__ieee754_pow+0xc8>
 8004288:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800428c:	fa22 f103 	lsr.w	r1, r2, r3
 8004290:	fa01 f303 	lsl.w	r3, r1, r3
 8004294:	4293      	cmp	r3, r2
 8004296:	f040 849c 	bne.w	8004bd2 <__ieee754_pow+0x9f2>
 800429a:	f001 0101 	and.w	r1, r1, #1
 800429e:	f1c1 0302 	rsb	r3, r1, #2
 80042a2:	9304      	str	r3, [sp, #16]
 80042a4:	b182      	cbz	r2, 80042c8 <__ieee754_pow+0xe8>
 80042a6:	e05f      	b.n	8004368 <__ieee754_pow+0x188>
 80042a8:	2a00      	cmp	r2, #0
 80042aa:	d15b      	bne.n	8004364 <__ieee754_pow+0x184>
 80042ac:	f1c3 0314 	rsb	r3, r3, #20
 80042b0:	fa48 f103 	asr.w	r1, r8, r3
 80042b4:	fa01 f303 	lsl.w	r3, r1, r3
 80042b8:	4543      	cmp	r3, r8
 80042ba:	f040 8487 	bne.w	8004bcc <__ieee754_pow+0x9ec>
 80042be:	f001 0101 	and.w	r1, r1, #1
 80042c2:	f1c1 0302 	rsb	r3, r1, #2
 80042c6:	9304      	str	r3, [sp, #16]
 80042c8:	4b5c      	ldr	r3, [pc, #368]	; (800443c <__ieee754_pow+0x25c>)
 80042ca:	4598      	cmp	r8, r3
 80042cc:	d132      	bne.n	8004334 <__ieee754_pow+0x154>
 80042ce:	f1b9 0f00 	cmp.w	r9, #0
 80042d2:	f280 8477 	bge.w	8004bc4 <__ieee754_pow+0x9e4>
 80042d6:	4959      	ldr	r1, [pc, #356]	; (800443c <__ieee754_pow+0x25c>)
 80042d8:	4632      	mov	r2, r6
 80042da:	463b      	mov	r3, r7
 80042dc:	2000      	movs	r0, #0
 80042de:	f7fc facd 	bl	800087c <__aeabi_ddiv>
 80042e2:	e79c      	b.n	800421e <__ieee754_pow+0x3e>
 80042e4:	2300      	movs	r3, #0
 80042e6:	9304      	str	r3, [sp, #16]
 80042e8:	2a00      	cmp	r2, #0
 80042ea:	d13d      	bne.n	8004368 <__ieee754_pow+0x188>
 80042ec:	4b51      	ldr	r3, [pc, #324]	; (8004434 <__ieee754_pow+0x254>)
 80042ee:	4598      	cmp	r8, r3
 80042f0:	d1ea      	bne.n	80042c8 <__ieee754_pow+0xe8>
 80042f2:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80042f6:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80042fa:	ea53 030a 	orrs.w	r3, r3, sl
 80042fe:	f000 8459 	beq.w	8004bb4 <__ieee754_pow+0x9d4>
 8004302:	4b4f      	ldr	r3, [pc, #316]	; (8004440 <__ieee754_pow+0x260>)
 8004304:	429c      	cmp	r4, r3
 8004306:	dd08      	ble.n	800431a <__ieee754_pow+0x13a>
 8004308:	f1b9 0f00 	cmp.w	r9, #0
 800430c:	f2c0 8456 	blt.w	8004bbc <__ieee754_pow+0x9dc>
 8004310:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004314:	e783      	b.n	800421e <__ieee754_pow+0x3e>
 8004316:	2302      	movs	r3, #2
 8004318:	e7e5      	b.n	80042e6 <__ieee754_pow+0x106>
 800431a:	f1b9 0f00 	cmp.w	r9, #0
 800431e:	f04f 0000 	mov.w	r0, #0
 8004322:	f04f 0100 	mov.w	r1, #0
 8004326:	f6bf af7a 	bge.w	800421e <__ieee754_pow+0x3e>
 800432a:	e9dd 0300 	ldrd	r0, r3, [sp]
 800432e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8004332:	e774      	b.n	800421e <__ieee754_pow+0x3e>
 8004334:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8004338:	d106      	bne.n	8004348 <__ieee754_pow+0x168>
 800433a:	4632      	mov	r2, r6
 800433c:	463b      	mov	r3, r7
 800433e:	4630      	mov	r0, r6
 8004340:	4639      	mov	r1, r7
 8004342:	f7fc f971 	bl	8000628 <__aeabi_dmul>
 8004346:	e76a      	b.n	800421e <__ieee754_pow+0x3e>
 8004348:	4b3e      	ldr	r3, [pc, #248]	; (8004444 <__ieee754_pow+0x264>)
 800434a:	4599      	cmp	r9, r3
 800434c:	d10c      	bne.n	8004368 <__ieee754_pow+0x188>
 800434e:	2d00      	cmp	r5, #0
 8004350:	db0a      	blt.n	8004368 <__ieee754_pow+0x188>
 8004352:	ec47 6b10 	vmov	d0, r6, r7
 8004356:	b009      	add	sp, #36	; 0x24
 8004358:	ecbd 8b06 	vpop	{d8-d10}
 800435c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004360:	f000 bd20 	b.w	8004da4 <__ieee754_sqrt>
 8004364:	2300      	movs	r3, #0
 8004366:	9304      	str	r3, [sp, #16]
 8004368:	ec47 6b10 	vmov	d0, r6, r7
 800436c:	f000 fc62 	bl	8004c34 <fabs>
 8004370:	ec51 0b10 	vmov	r0, r1, d0
 8004374:	f1ba 0f00 	cmp.w	sl, #0
 8004378:	d129      	bne.n	80043ce <__ieee754_pow+0x1ee>
 800437a:	b124      	cbz	r4, 8004386 <__ieee754_pow+0x1a6>
 800437c:	4b2f      	ldr	r3, [pc, #188]	; (800443c <__ieee754_pow+0x25c>)
 800437e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8004382:	429a      	cmp	r2, r3
 8004384:	d123      	bne.n	80043ce <__ieee754_pow+0x1ee>
 8004386:	f1b9 0f00 	cmp.w	r9, #0
 800438a:	da05      	bge.n	8004398 <__ieee754_pow+0x1b8>
 800438c:	4602      	mov	r2, r0
 800438e:	460b      	mov	r3, r1
 8004390:	2000      	movs	r0, #0
 8004392:	492a      	ldr	r1, [pc, #168]	; (800443c <__ieee754_pow+0x25c>)
 8004394:	f7fc fa72 	bl	800087c <__aeabi_ddiv>
 8004398:	2d00      	cmp	r5, #0
 800439a:	f6bf af40 	bge.w	800421e <__ieee754_pow+0x3e>
 800439e:	9b04      	ldr	r3, [sp, #16]
 80043a0:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80043a4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80043a8:	431c      	orrs	r4, r3
 80043aa:	d108      	bne.n	80043be <__ieee754_pow+0x1de>
 80043ac:	4602      	mov	r2, r0
 80043ae:	460b      	mov	r3, r1
 80043b0:	4610      	mov	r0, r2
 80043b2:	4619      	mov	r1, r3
 80043b4:	f7fb ff80 	bl	80002b8 <__aeabi_dsub>
 80043b8:	4602      	mov	r2, r0
 80043ba:	460b      	mov	r3, r1
 80043bc:	e78f      	b.n	80042de <__ieee754_pow+0xfe>
 80043be:	9b04      	ldr	r3, [sp, #16]
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	f47f af2c 	bne.w	800421e <__ieee754_pow+0x3e>
 80043c6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80043ca:	4619      	mov	r1, r3
 80043cc:	e727      	b.n	800421e <__ieee754_pow+0x3e>
 80043ce:	0feb      	lsrs	r3, r5, #31
 80043d0:	3b01      	subs	r3, #1
 80043d2:	9306      	str	r3, [sp, #24]
 80043d4:	9a06      	ldr	r2, [sp, #24]
 80043d6:	9b04      	ldr	r3, [sp, #16]
 80043d8:	4313      	orrs	r3, r2
 80043da:	d102      	bne.n	80043e2 <__ieee754_pow+0x202>
 80043dc:	4632      	mov	r2, r6
 80043de:	463b      	mov	r3, r7
 80043e0:	e7e6      	b.n	80043b0 <__ieee754_pow+0x1d0>
 80043e2:	4b19      	ldr	r3, [pc, #100]	; (8004448 <__ieee754_pow+0x268>)
 80043e4:	4598      	cmp	r8, r3
 80043e6:	f340 80fb 	ble.w	80045e0 <__ieee754_pow+0x400>
 80043ea:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80043ee:	4598      	cmp	r8, r3
 80043f0:	4b13      	ldr	r3, [pc, #76]	; (8004440 <__ieee754_pow+0x260>)
 80043f2:	dd0c      	ble.n	800440e <__ieee754_pow+0x22e>
 80043f4:	429c      	cmp	r4, r3
 80043f6:	dc0f      	bgt.n	8004418 <__ieee754_pow+0x238>
 80043f8:	f1b9 0f00 	cmp.w	r9, #0
 80043fc:	da0f      	bge.n	800441e <__ieee754_pow+0x23e>
 80043fe:	2000      	movs	r0, #0
 8004400:	b009      	add	sp, #36	; 0x24
 8004402:	ecbd 8b06 	vpop	{d8-d10}
 8004406:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800440a:	f000 bcc2 	b.w	8004d92 <__math_oflow>
 800440e:	429c      	cmp	r4, r3
 8004410:	dbf2      	blt.n	80043f8 <__ieee754_pow+0x218>
 8004412:	4b0a      	ldr	r3, [pc, #40]	; (800443c <__ieee754_pow+0x25c>)
 8004414:	429c      	cmp	r4, r3
 8004416:	dd19      	ble.n	800444c <__ieee754_pow+0x26c>
 8004418:	f1b9 0f00 	cmp.w	r9, #0
 800441c:	dcef      	bgt.n	80043fe <__ieee754_pow+0x21e>
 800441e:	2000      	movs	r0, #0
 8004420:	b009      	add	sp, #36	; 0x24
 8004422:	ecbd 8b06 	vpop	{d8-d10}
 8004426:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800442a:	f000 bca9 	b.w	8004d80 <__math_uflow>
 800442e:	bf00      	nop
 8004430:	fff00000 	.word	0xfff00000
 8004434:	7ff00000 	.word	0x7ff00000
 8004438:	433fffff 	.word	0x433fffff
 800443c:	3ff00000 	.word	0x3ff00000
 8004440:	3fefffff 	.word	0x3fefffff
 8004444:	3fe00000 	.word	0x3fe00000
 8004448:	41e00000 	.word	0x41e00000
 800444c:	4b60      	ldr	r3, [pc, #384]	; (80045d0 <__ieee754_pow+0x3f0>)
 800444e:	2200      	movs	r2, #0
 8004450:	f7fb ff32 	bl	80002b8 <__aeabi_dsub>
 8004454:	a354      	add	r3, pc, #336	; (adr r3, 80045a8 <__ieee754_pow+0x3c8>)
 8004456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800445a:	4604      	mov	r4, r0
 800445c:	460d      	mov	r5, r1
 800445e:	f7fc f8e3 	bl	8000628 <__aeabi_dmul>
 8004462:	a353      	add	r3, pc, #332	; (adr r3, 80045b0 <__ieee754_pow+0x3d0>)
 8004464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004468:	4606      	mov	r6, r0
 800446a:	460f      	mov	r7, r1
 800446c:	4620      	mov	r0, r4
 800446e:	4629      	mov	r1, r5
 8004470:	f7fc f8da 	bl	8000628 <__aeabi_dmul>
 8004474:	4b57      	ldr	r3, [pc, #348]	; (80045d4 <__ieee754_pow+0x3f4>)
 8004476:	4682      	mov	sl, r0
 8004478:	468b      	mov	fp, r1
 800447a:	2200      	movs	r2, #0
 800447c:	4620      	mov	r0, r4
 800447e:	4629      	mov	r1, r5
 8004480:	f7fc f8d2 	bl	8000628 <__aeabi_dmul>
 8004484:	4602      	mov	r2, r0
 8004486:	460b      	mov	r3, r1
 8004488:	a14b      	add	r1, pc, #300	; (adr r1, 80045b8 <__ieee754_pow+0x3d8>)
 800448a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800448e:	f7fb ff13 	bl	80002b8 <__aeabi_dsub>
 8004492:	4622      	mov	r2, r4
 8004494:	462b      	mov	r3, r5
 8004496:	f7fc f8c7 	bl	8000628 <__aeabi_dmul>
 800449a:	4602      	mov	r2, r0
 800449c:	460b      	mov	r3, r1
 800449e:	2000      	movs	r0, #0
 80044a0:	494d      	ldr	r1, [pc, #308]	; (80045d8 <__ieee754_pow+0x3f8>)
 80044a2:	f7fb ff09 	bl	80002b8 <__aeabi_dsub>
 80044a6:	4622      	mov	r2, r4
 80044a8:	4680      	mov	r8, r0
 80044aa:	4689      	mov	r9, r1
 80044ac:	462b      	mov	r3, r5
 80044ae:	4620      	mov	r0, r4
 80044b0:	4629      	mov	r1, r5
 80044b2:	f7fc f8b9 	bl	8000628 <__aeabi_dmul>
 80044b6:	4602      	mov	r2, r0
 80044b8:	460b      	mov	r3, r1
 80044ba:	4640      	mov	r0, r8
 80044bc:	4649      	mov	r1, r9
 80044be:	f7fc f8b3 	bl	8000628 <__aeabi_dmul>
 80044c2:	a33f      	add	r3, pc, #252	; (adr r3, 80045c0 <__ieee754_pow+0x3e0>)
 80044c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044c8:	f7fc f8ae 	bl	8000628 <__aeabi_dmul>
 80044cc:	4602      	mov	r2, r0
 80044ce:	460b      	mov	r3, r1
 80044d0:	4650      	mov	r0, sl
 80044d2:	4659      	mov	r1, fp
 80044d4:	f7fb fef0 	bl	80002b8 <__aeabi_dsub>
 80044d8:	4602      	mov	r2, r0
 80044da:	460b      	mov	r3, r1
 80044dc:	4680      	mov	r8, r0
 80044de:	4689      	mov	r9, r1
 80044e0:	4630      	mov	r0, r6
 80044e2:	4639      	mov	r1, r7
 80044e4:	f7fb feea 	bl	80002bc <__adddf3>
 80044e8:	2000      	movs	r0, #0
 80044ea:	4632      	mov	r2, r6
 80044ec:	463b      	mov	r3, r7
 80044ee:	4604      	mov	r4, r0
 80044f0:	460d      	mov	r5, r1
 80044f2:	f7fb fee1 	bl	80002b8 <__aeabi_dsub>
 80044f6:	4602      	mov	r2, r0
 80044f8:	460b      	mov	r3, r1
 80044fa:	4640      	mov	r0, r8
 80044fc:	4649      	mov	r1, r9
 80044fe:	f7fb fedb 	bl	80002b8 <__aeabi_dsub>
 8004502:	9b04      	ldr	r3, [sp, #16]
 8004504:	9a06      	ldr	r2, [sp, #24]
 8004506:	3b01      	subs	r3, #1
 8004508:	4313      	orrs	r3, r2
 800450a:	4682      	mov	sl, r0
 800450c:	468b      	mov	fp, r1
 800450e:	f040 81e7 	bne.w	80048e0 <__ieee754_pow+0x700>
 8004512:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 80045c8 <__ieee754_pow+0x3e8>
 8004516:	eeb0 8a47 	vmov.f32	s16, s14
 800451a:	eef0 8a67 	vmov.f32	s17, s15
 800451e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8004522:	2600      	movs	r6, #0
 8004524:	4632      	mov	r2, r6
 8004526:	463b      	mov	r3, r7
 8004528:	e9dd 0100 	ldrd	r0, r1, [sp]
 800452c:	f7fb fec4 	bl	80002b8 <__aeabi_dsub>
 8004530:	4622      	mov	r2, r4
 8004532:	462b      	mov	r3, r5
 8004534:	f7fc f878 	bl	8000628 <__aeabi_dmul>
 8004538:	e9dd 2300 	ldrd	r2, r3, [sp]
 800453c:	4680      	mov	r8, r0
 800453e:	4689      	mov	r9, r1
 8004540:	4650      	mov	r0, sl
 8004542:	4659      	mov	r1, fp
 8004544:	f7fc f870 	bl	8000628 <__aeabi_dmul>
 8004548:	4602      	mov	r2, r0
 800454a:	460b      	mov	r3, r1
 800454c:	4640      	mov	r0, r8
 800454e:	4649      	mov	r1, r9
 8004550:	f7fb feb4 	bl	80002bc <__adddf3>
 8004554:	4632      	mov	r2, r6
 8004556:	463b      	mov	r3, r7
 8004558:	4680      	mov	r8, r0
 800455a:	4689      	mov	r9, r1
 800455c:	4620      	mov	r0, r4
 800455e:	4629      	mov	r1, r5
 8004560:	f7fc f862 	bl	8000628 <__aeabi_dmul>
 8004564:	460b      	mov	r3, r1
 8004566:	4604      	mov	r4, r0
 8004568:	460d      	mov	r5, r1
 800456a:	4602      	mov	r2, r0
 800456c:	4649      	mov	r1, r9
 800456e:	4640      	mov	r0, r8
 8004570:	f7fb fea4 	bl	80002bc <__adddf3>
 8004574:	4b19      	ldr	r3, [pc, #100]	; (80045dc <__ieee754_pow+0x3fc>)
 8004576:	4299      	cmp	r1, r3
 8004578:	ec45 4b19 	vmov	d9, r4, r5
 800457c:	4606      	mov	r6, r0
 800457e:	460f      	mov	r7, r1
 8004580:	468b      	mov	fp, r1
 8004582:	f340 82f0 	ble.w	8004b66 <__ieee754_pow+0x986>
 8004586:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800458a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800458e:	4303      	orrs	r3, r0
 8004590:	f000 81e4 	beq.w	800495c <__ieee754_pow+0x77c>
 8004594:	ec51 0b18 	vmov	r0, r1, d8
 8004598:	2200      	movs	r2, #0
 800459a:	2300      	movs	r3, #0
 800459c:	f7fc fab6 	bl	8000b0c <__aeabi_dcmplt>
 80045a0:	3800      	subs	r0, #0
 80045a2:	bf18      	it	ne
 80045a4:	2001      	movne	r0, #1
 80045a6:	e72b      	b.n	8004400 <__ieee754_pow+0x220>
 80045a8:	60000000 	.word	0x60000000
 80045ac:	3ff71547 	.word	0x3ff71547
 80045b0:	f85ddf44 	.word	0xf85ddf44
 80045b4:	3e54ae0b 	.word	0x3e54ae0b
 80045b8:	55555555 	.word	0x55555555
 80045bc:	3fd55555 	.word	0x3fd55555
 80045c0:	652b82fe 	.word	0x652b82fe
 80045c4:	3ff71547 	.word	0x3ff71547
 80045c8:	00000000 	.word	0x00000000
 80045cc:	bff00000 	.word	0xbff00000
 80045d0:	3ff00000 	.word	0x3ff00000
 80045d4:	3fd00000 	.word	0x3fd00000
 80045d8:	3fe00000 	.word	0x3fe00000
 80045dc:	408fffff 	.word	0x408fffff
 80045e0:	4bd5      	ldr	r3, [pc, #852]	; (8004938 <__ieee754_pow+0x758>)
 80045e2:	402b      	ands	r3, r5
 80045e4:	2200      	movs	r2, #0
 80045e6:	b92b      	cbnz	r3, 80045f4 <__ieee754_pow+0x414>
 80045e8:	4bd4      	ldr	r3, [pc, #848]	; (800493c <__ieee754_pow+0x75c>)
 80045ea:	f7fc f81d 	bl	8000628 <__aeabi_dmul>
 80045ee:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80045f2:	460c      	mov	r4, r1
 80045f4:	1523      	asrs	r3, r4, #20
 80045f6:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80045fa:	4413      	add	r3, r2
 80045fc:	9305      	str	r3, [sp, #20]
 80045fe:	4bd0      	ldr	r3, [pc, #832]	; (8004940 <__ieee754_pow+0x760>)
 8004600:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8004604:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8004608:	429c      	cmp	r4, r3
 800460a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800460e:	dd08      	ble.n	8004622 <__ieee754_pow+0x442>
 8004610:	4bcc      	ldr	r3, [pc, #816]	; (8004944 <__ieee754_pow+0x764>)
 8004612:	429c      	cmp	r4, r3
 8004614:	f340 8162 	ble.w	80048dc <__ieee754_pow+0x6fc>
 8004618:	9b05      	ldr	r3, [sp, #20]
 800461a:	3301      	adds	r3, #1
 800461c:	9305      	str	r3, [sp, #20]
 800461e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8004622:	2400      	movs	r4, #0
 8004624:	00e3      	lsls	r3, r4, #3
 8004626:	9307      	str	r3, [sp, #28]
 8004628:	4bc7      	ldr	r3, [pc, #796]	; (8004948 <__ieee754_pow+0x768>)
 800462a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800462e:	ed93 7b00 	vldr	d7, [r3]
 8004632:	4629      	mov	r1, r5
 8004634:	ec53 2b17 	vmov	r2, r3, d7
 8004638:	eeb0 9a47 	vmov.f32	s18, s14
 800463c:	eef0 9a67 	vmov.f32	s19, s15
 8004640:	4682      	mov	sl, r0
 8004642:	f7fb fe39 	bl	80002b8 <__aeabi_dsub>
 8004646:	4652      	mov	r2, sl
 8004648:	4606      	mov	r6, r0
 800464a:	460f      	mov	r7, r1
 800464c:	462b      	mov	r3, r5
 800464e:	ec51 0b19 	vmov	r0, r1, d9
 8004652:	f7fb fe33 	bl	80002bc <__adddf3>
 8004656:	4602      	mov	r2, r0
 8004658:	460b      	mov	r3, r1
 800465a:	2000      	movs	r0, #0
 800465c:	49bb      	ldr	r1, [pc, #748]	; (800494c <__ieee754_pow+0x76c>)
 800465e:	f7fc f90d 	bl	800087c <__aeabi_ddiv>
 8004662:	ec41 0b1a 	vmov	d10, r0, r1
 8004666:	4602      	mov	r2, r0
 8004668:	460b      	mov	r3, r1
 800466a:	4630      	mov	r0, r6
 800466c:	4639      	mov	r1, r7
 800466e:	f7fb ffdb 	bl	8000628 <__aeabi_dmul>
 8004672:	2300      	movs	r3, #0
 8004674:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004678:	9302      	str	r3, [sp, #8]
 800467a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800467e:	46ab      	mov	fp, r5
 8004680:	106d      	asrs	r5, r5, #1
 8004682:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8004686:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800468a:	ec41 0b18 	vmov	d8, r0, r1
 800468e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8004692:	2200      	movs	r2, #0
 8004694:	4640      	mov	r0, r8
 8004696:	4649      	mov	r1, r9
 8004698:	4614      	mov	r4, r2
 800469a:	461d      	mov	r5, r3
 800469c:	f7fb ffc4 	bl	8000628 <__aeabi_dmul>
 80046a0:	4602      	mov	r2, r0
 80046a2:	460b      	mov	r3, r1
 80046a4:	4630      	mov	r0, r6
 80046a6:	4639      	mov	r1, r7
 80046a8:	f7fb fe06 	bl	80002b8 <__aeabi_dsub>
 80046ac:	ec53 2b19 	vmov	r2, r3, d9
 80046b0:	4606      	mov	r6, r0
 80046b2:	460f      	mov	r7, r1
 80046b4:	4620      	mov	r0, r4
 80046b6:	4629      	mov	r1, r5
 80046b8:	f7fb fdfe 	bl	80002b8 <__aeabi_dsub>
 80046bc:	4602      	mov	r2, r0
 80046be:	460b      	mov	r3, r1
 80046c0:	4650      	mov	r0, sl
 80046c2:	4659      	mov	r1, fp
 80046c4:	f7fb fdf8 	bl	80002b8 <__aeabi_dsub>
 80046c8:	4642      	mov	r2, r8
 80046ca:	464b      	mov	r3, r9
 80046cc:	f7fb ffac 	bl	8000628 <__aeabi_dmul>
 80046d0:	4602      	mov	r2, r0
 80046d2:	460b      	mov	r3, r1
 80046d4:	4630      	mov	r0, r6
 80046d6:	4639      	mov	r1, r7
 80046d8:	f7fb fdee 	bl	80002b8 <__aeabi_dsub>
 80046dc:	ec53 2b1a 	vmov	r2, r3, d10
 80046e0:	f7fb ffa2 	bl	8000628 <__aeabi_dmul>
 80046e4:	ec53 2b18 	vmov	r2, r3, d8
 80046e8:	ec41 0b19 	vmov	d9, r0, r1
 80046ec:	ec51 0b18 	vmov	r0, r1, d8
 80046f0:	f7fb ff9a 	bl	8000628 <__aeabi_dmul>
 80046f4:	a37c      	add	r3, pc, #496	; (adr r3, 80048e8 <__ieee754_pow+0x708>)
 80046f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046fa:	4604      	mov	r4, r0
 80046fc:	460d      	mov	r5, r1
 80046fe:	f7fb ff93 	bl	8000628 <__aeabi_dmul>
 8004702:	a37b      	add	r3, pc, #492	; (adr r3, 80048f0 <__ieee754_pow+0x710>)
 8004704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004708:	f7fb fdd8 	bl	80002bc <__adddf3>
 800470c:	4622      	mov	r2, r4
 800470e:	462b      	mov	r3, r5
 8004710:	f7fb ff8a 	bl	8000628 <__aeabi_dmul>
 8004714:	a378      	add	r3, pc, #480	; (adr r3, 80048f8 <__ieee754_pow+0x718>)
 8004716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800471a:	f7fb fdcf 	bl	80002bc <__adddf3>
 800471e:	4622      	mov	r2, r4
 8004720:	462b      	mov	r3, r5
 8004722:	f7fb ff81 	bl	8000628 <__aeabi_dmul>
 8004726:	a376      	add	r3, pc, #472	; (adr r3, 8004900 <__ieee754_pow+0x720>)
 8004728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800472c:	f7fb fdc6 	bl	80002bc <__adddf3>
 8004730:	4622      	mov	r2, r4
 8004732:	462b      	mov	r3, r5
 8004734:	f7fb ff78 	bl	8000628 <__aeabi_dmul>
 8004738:	a373      	add	r3, pc, #460	; (adr r3, 8004908 <__ieee754_pow+0x728>)
 800473a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800473e:	f7fb fdbd 	bl	80002bc <__adddf3>
 8004742:	4622      	mov	r2, r4
 8004744:	462b      	mov	r3, r5
 8004746:	f7fb ff6f 	bl	8000628 <__aeabi_dmul>
 800474a:	a371      	add	r3, pc, #452	; (adr r3, 8004910 <__ieee754_pow+0x730>)
 800474c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004750:	f7fb fdb4 	bl	80002bc <__adddf3>
 8004754:	4622      	mov	r2, r4
 8004756:	4606      	mov	r6, r0
 8004758:	460f      	mov	r7, r1
 800475a:	462b      	mov	r3, r5
 800475c:	4620      	mov	r0, r4
 800475e:	4629      	mov	r1, r5
 8004760:	f7fb ff62 	bl	8000628 <__aeabi_dmul>
 8004764:	4602      	mov	r2, r0
 8004766:	460b      	mov	r3, r1
 8004768:	4630      	mov	r0, r6
 800476a:	4639      	mov	r1, r7
 800476c:	f7fb ff5c 	bl	8000628 <__aeabi_dmul>
 8004770:	4642      	mov	r2, r8
 8004772:	4604      	mov	r4, r0
 8004774:	460d      	mov	r5, r1
 8004776:	464b      	mov	r3, r9
 8004778:	ec51 0b18 	vmov	r0, r1, d8
 800477c:	f7fb fd9e 	bl	80002bc <__adddf3>
 8004780:	ec53 2b19 	vmov	r2, r3, d9
 8004784:	f7fb ff50 	bl	8000628 <__aeabi_dmul>
 8004788:	4622      	mov	r2, r4
 800478a:	462b      	mov	r3, r5
 800478c:	f7fb fd96 	bl	80002bc <__adddf3>
 8004790:	4642      	mov	r2, r8
 8004792:	4682      	mov	sl, r0
 8004794:	468b      	mov	fp, r1
 8004796:	464b      	mov	r3, r9
 8004798:	4640      	mov	r0, r8
 800479a:	4649      	mov	r1, r9
 800479c:	f7fb ff44 	bl	8000628 <__aeabi_dmul>
 80047a0:	4b6b      	ldr	r3, [pc, #428]	; (8004950 <__ieee754_pow+0x770>)
 80047a2:	2200      	movs	r2, #0
 80047a4:	4606      	mov	r6, r0
 80047a6:	460f      	mov	r7, r1
 80047a8:	f7fb fd88 	bl	80002bc <__adddf3>
 80047ac:	4652      	mov	r2, sl
 80047ae:	465b      	mov	r3, fp
 80047b0:	f7fb fd84 	bl	80002bc <__adddf3>
 80047b4:	2000      	movs	r0, #0
 80047b6:	4604      	mov	r4, r0
 80047b8:	460d      	mov	r5, r1
 80047ba:	4602      	mov	r2, r0
 80047bc:	460b      	mov	r3, r1
 80047be:	4640      	mov	r0, r8
 80047c0:	4649      	mov	r1, r9
 80047c2:	f7fb ff31 	bl	8000628 <__aeabi_dmul>
 80047c6:	4b62      	ldr	r3, [pc, #392]	; (8004950 <__ieee754_pow+0x770>)
 80047c8:	4680      	mov	r8, r0
 80047ca:	4689      	mov	r9, r1
 80047cc:	2200      	movs	r2, #0
 80047ce:	4620      	mov	r0, r4
 80047d0:	4629      	mov	r1, r5
 80047d2:	f7fb fd71 	bl	80002b8 <__aeabi_dsub>
 80047d6:	4632      	mov	r2, r6
 80047d8:	463b      	mov	r3, r7
 80047da:	f7fb fd6d 	bl	80002b8 <__aeabi_dsub>
 80047de:	4602      	mov	r2, r0
 80047e0:	460b      	mov	r3, r1
 80047e2:	4650      	mov	r0, sl
 80047e4:	4659      	mov	r1, fp
 80047e6:	f7fb fd67 	bl	80002b8 <__aeabi_dsub>
 80047ea:	ec53 2b18 	vmov	r2, r3, d8
 80047ee:	f7fb ff1b 	bl	8000628 <__aeabi_dmul>
 80047f2:	4622      	mov	r2, r4
 80047f4:	4606      	mov	r6, r0
 80047f6:	460f      	mov	r7, r1
 80047f8:	462b      	mov	r3, r5
 80047fa:	ec51 0b19 	vmov	r0, r1, d9
 80047fe:	f7fb ff13 	bl	8000628 <__aeabi_dmul>
 8004802:	4602      	mov	r2, r0
 8004804:	460b      	mov	r3, r1
 8004806:	4630      	mov	r0, r6
 8004808:	4639      	mov	r1, r7
 800480a:	f7fb fd57 	bl	80002bc <__adddf3>
 800480e:	4606      	mov	r6, r0
 8004810:	460f      	mov	r7, r1
 8004812:	4602      	mov	r2, r0
 8004814:	460b      	mov	r3, r1
 8004816:	4640      	mov	r0, r8
 8004818:	4649      	mov	r1, r9
 800481a:	f7fb fd4f 	bl	80002bc <__adddf3>
 800481e:	a33e      	add	r3, pc, #248	; (adr r3, 8004918 <__ieee754_pow+0x738>)
 8004820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004824:	2000      	movs	r0, #0
 8004826:	4604      	mov	r4, r0
 8004828:	460d      	mov	r5, r1
 800482a:	f7fb fefd 	bl	8000628 <__aeabi_dmul>
 800482e:	4642      	mov	r2, r8
 8004830:	ec41 0b18 	vmov	d8, r0, r1
 8004834:	464b      	mov	r3, r9
 8004836:	4620      	mov	r0, r4
 8004838:	4629      	mov	r1, r5
 800483a:	f7fb fd3d 	bl	80002b8 <__aeabi_dsub>
 800483e:	4602      	mov	r2, r0
 8004840:	460b      	mov	r3, r1
 8004842:	4630      	mov	r0, r6
 8004844:	4639      	mov	r1, r7
 8004846:	f7fb fd37 	bl	80002b8 <__aeabi_dsub>
 800484a:	a335      	add	r3, pc, #212	; (adr r3, 8004920 <__ieee754_pow+0x740>)
 800484c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004850:	f7fb feea 	bl	8000628 <__aeabi_dmul>
 8004854:	a334      	add	r3, pc, #208	; (adr r3, 8004928 <__ieee754_pow+0x748>)
 8004856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800485a:	4606      	mov	r6, r0
 800485c:	460f      	mov	r7, r1
 800485e:	4620      	mov	r0, r4
 8004860:	4629      	mov	r1, r5
 8004862:	f7fb fee1 	bl	8000628 <__aeabi_dmul>
 8004866:	4602      	mov	r2, r0
 8004868:	460b      	mov	r3, r1
 800486a:	4630      	mov	r0, r6
 800486c:	4639      	mov	r1, r7
 800486e:	f7fb fd25 	bl	80002bc <__adddf3>
 8004872:	9a07      	ldr	r2, [sp, #28]
 8004874:	4b37      	ldr	r3, [pc, #220]	; (8004954 <__ieee754_pow+0x774>)
 8004876:	4413      	add	r3, r2
 8004878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800487c:	f7fb fd1e 	bl	80002bc <__adddf3>
 8004880:	4682      	mov	sl, r0
 8004882:	9805      	ldr	r0, [sp, #20]
 8004884:	468b      	mov	fp, r1
 8004886:	f7fb fe65 	bl	8000554 <__aeabi_i2d>
 800488a:	9a07      	ldr	r2, [sp, #28]
 800488c:	4b32      	ldr	r3, [pc, #200]	; (8004958 <__ieee754_pow+0x778>)
 800488e:	4413      	add	r3, r2
 8004890:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004894:	4606      	mov	r6, r0
 8004896:	460f      	mov	r7, r1
 8004898:	4652      	mov	r2, sl
 800489a:	465b      	mov	r3, fp
 800489c:	ec51 0b18 	vmov	r0, r1, d8
 80048a0:	f7fb fd0c 	bl	80002bc <__adddf3>
 80048a4:	4642      	mov	r2, r8
 80048a6:	464b      	mov	r3, r9
 80048a8:	f7fb fd08 	bl	80002bc <__adddf3>
 80048ac:	4632      	mov	r2, r6
 80048ae:	463b      	mov	r3, r7
 80048b0:	f7fb fd04 	bl	80002bc <__adddf3>
 80048b4:	2000      	movs	r0, #0
 80048b6:	4632      	mov	r2, r6
 80048b8:	463b      	mov	r3, r7
 80048ba:	4604      	mov	r4, r0
 80048bc:	460d      	mov	r5, r1
 80048be:	f7fb fcfb 	bl	80002b8 <__aeabi_dsub>
 80048c2:	4642      	mov	r2, r8
 80048c4:	464b      	mov	r3, r9
 80048c6:	f7fb fcf7 	bl	80002b8 <__aeabi_dsub>
 80048ca:	ec53 2b18 	vmov	r2, r3, d8
 80048ce:	f7fb fcf3 	bl	80002b8 <__aeabi_dsub>
 80048d2:	4602      	mov	r2, r0
 80048d4:	460b      	mov	r3, r1
 80048d6:	4650      	mov	r0, sl
 80048d8:	4659      	mov	r1, fp
 80048da:	e610      	b.n	80044fe <__ieee754_pow+0x31e>
 80048dc:	2401      	movs	r4, #1
 80048de:	e6a1      	b.n	8004624 <__ieee754_pow+0x444>
 80048e0:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8004930 <__ieee754_pow+0x750>
 80048e4:	e617      	b.n	8004516 <__ieee754_pow+0x336>
 80048e6:	bf00      	nop
 80048e8:	4a454eef 	.word	0x4a454eef
 80048ec:	3fca7e28 	.word	0x3fca7e28
 80048f0:	93c9db65 	.word	0x93c9db65
 80048f4:	3fcd864a 	.word	0x3fcd864a
 80048f8:	a91d4101 	.word	0xa91d4101
 80048fc:	3fd17460 	.word	0x3fd17460
 8004900:	518f264d 	.word	0x518f264d
 8004904:	3fd55555 	.word	0x3fd55555
 8004908:	db6fabff 	.word	0xdb6fabff
 800490c:	3fdb6db6 	.word	0x3fdb6db6
 8004910:	33333303 	.word	0x33333303
 8004914:	3fe33333 	.word	0x3fe33333
 8004918:	e0000000 	.word	0xe0000000
 800491c:	3feec709 	.word	0x3feec709
 8004920:	dc3a03fd 	.word	0xdc3a03fd
 8004924:	3feec709 	.word	0x3feec709
 8004928:	145b01f5 	.word	0x145b01f5
 800492c:	be3e2fe0 	.word	0xbe3e2fe0
 8004930:	00000000 	.word	0x00000000
 8004934:	3ff00000 	.word	0x3ff00000
 8004938:	7ff00000 	.word	0x7ff00000
 800493c:	43400000 	.word	0x43400000
 8004940:	0003988e 	.word	0x0003988e
 8004944:	000bb679 	.word	0x000bb679
 8004948:	08004fe0 	.word	0x08004fe0
 800494c:	3ff00000 	.word	0x3ff00000
 8004950:	40080000 	.word	0x40080000
 8004954:	08005000 	.word	0x08005000
 8004958:	08004ff0 	.word	0x08004ff0
 800495c:	a3b3      	add	r3, pc, #716	; (adr r3, 8004c2c <__ieee754_pow+0xa4c>)
 800495e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004962:	4640      	mov	r0, r8
 8004964:	4649      	mov	r1, r9
 8004966:	f7fb fca9 	bl	80002bc <__adddf3>
 800496a:	4622      	mov	r2, r4
 800496c:	ec41 0b1a 	vmov	d10, r0, r1
 8004970:	462b      	mov	r3, r5
 8004972:	4630      	mov	r0, r6
 8004974:	4639      	mov	r1, r7
 8004976:	f7fb fc9f 	bl	80002b8 <__aeabi_dsub>
 800497a:	4602      	mov	r2, r0
 800497c:	460b      	mov	r3, r1
 800497e:	ec51 0b1a 	vmov	r0, r1, d10
 8004982:	f7fc f8e1 	bl	8000b48 <__aeabi_dcmpgt>
 8004986:	2800      	cmp	r0, #0
 8004988:	f47f ae04 	bne.w	8004594 <__ieee754_pow+0x3b4>
 800498c:	4aa2      	ldr	r2, [pc, #648]	; (8004c18 <__ieee754_pow+0xa38>)
 800498e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8004992:	4293      	cmp	r3, r2
 8004994:	f340 8107 	ble.w	8004ba6 <__ieee754_pow+0x9c6>
 8004998:	151b      	asrs	r3, r3, #20
 800499a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800499e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80049a2:	fa4a fa03 	asr.w	sl, sl, r3
 80049a6:	44da      	add	sl, fp
 80049a8:	f3ca 510a 	ubfx	r1, sl, #20, #11
 80049ac:	489b      	ldr	r0, [pc, #620]	; (8004c1c <__ieee754_pow+0xa3c>)
 80049ae:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 80049b2:	4108      	asrs	r0, r1
 80049b4:	ea00 030a 	and.w	r3, r0, sl
 80049b8:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 80049bc:	f1c1 0114 	rsb	r1, r1, #20
 80049c0:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80049c4:	fa4a fa01 	asr.w	sl, sl, r1
 80049c8:	f1bb 0f00 	cmp.w	fp, #0
 80049cc:	f04f 0200 	mov.w	r2, #0
 80049d0:	4620      	mov	r0, r4
 80049d2:	4629      	mov	r1, r5
 80049d4:	bfb8      	it	lt
 80049d6:	f1ca 0a00 	rsblt	sl, sl, #0
 80049da:	f7fb fc6d 	bl	80002b8 <__aeabi_dsub>
 80049de:	ec41 0b19 	vmov	d9, r0, r1
 80049e2:	4642      	mov	r2, r8
 80049e4:	464b      	mov	r3, r9
 80049e6:	ec51 0b19 	vmov	r0, r1, d9
 80049ea:	f7fb fc67 	bl	80002bc <__adddf3>
 80049ee:	a37a      	add	r3, pc, #488	; (adr r3, 8004bd8 <__ieee754_pow+0x9f8>)
 80049f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049f4:	2000      	movs	r0, #0
 80049f6:	4604      	mov	r4, r0
 80049f8:	460d      	mov	r5, r1
 80049fa:	f7fb fe15 	bl	8000628 <__aeabi_dmul>
 80049fe:	ec53 2b19 	vmov	r2, r3, d9
 8004a02:	4606      	mov	r6, r0
 8004a04:	460f      	mov	r7, r1
 8004a06:	4620      	mov	r0, r4
 8004a08:	4629      	mov	r1, r5
 8004a0a:	f7fb fc55 	bl	80002b8 <__aeabi_dsub>
 8004a0e:	4602      	mov	r2, r0
 8004a10:	460b      	mov	r3, r1
 8004a12:	4640      	mov	r0, r8
 8004a14:	4649      	mov	r1, r9
 8004a16:	f7fb fc4f 	bl	80002b8 <__aeabi_dsub>
 8004a1a:	a371      	add	r3, pc, #452	; (adr r3, 8004be0 <__ieee754_pow+0xa00>)
 8004a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a20:	f7fb fe02 	bl	8000628 <__aeabi_dmul>
 8004a24:	a370      	add	r3, pc, #448	; (adr r3, 8004be8 <__ieee754_pow+0xa08>)
 8004a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a2a:	4680      	mov	r8, r0
 8004a2c:	4689      	mov	r9, r1
 8004a2e:	4620      	mov	r0, r4
 8004a30:	4629      	mov	r1, r5
 8004a32:	f7fb fdf9 	bl	8000628 <__aeabi_dmul>
 8004a36:	4602      	mov	r2, r0
 8004a38:	460b      	mov	r3, r1
 8004a3a:	4640      	mov	r0, r8
 8004a3c:	4649      	mov	r1, r9
 8004a3e:	f7fb fc3d 	bl	80002bc <__adddf3>
 8004a42:	4604      	mov	r4, r0
 8004a44:	460d      	mov	r5, r1
 8004a46:	4602      	mov	r2, r0
 8004a48:	460b      	mov	r3, r1
 8004a4a:	4630      	mov	r0, r6
 8004a4c:	4639      	mov	r1, r7
 8004a4e:	f7fb fc35 	bl	80002bc <__adddf3>
 8004a52:	4632      	mov	r2, r6
 8004a54:	463b      	mov	r3, r7
 8004a56:	4680      	mov	r8, r0
 8004a58:	4689      	mov	r9, r1
 8004a5a:	f7fb fc2d 	bl	80002b8 <__aeabi_dsub>
 8004a5e:	4602      	mov	r2, r0
 8004a60:	460b      	mov	r3, r1
 8004a62:	4620      	mov	r0, r4
 8004a64:	4629      	mov	r1, r5
 8004a66:	f7fb fc27 	bl	80002b8 <__aeabi_dsub>
 8004a6a:	4642      	mov	r2, r8
 8004a6c:	4606      	mov	r6, r0
 8004a6e:	460f      	mov	r7, r1
 8004a70:	464b      	mov	r3, r9
 8004a72:	4640      	mov	r0, r8
 8004a74:	4649      	mov	r1, r9
 8004a76:	f7fb fdd7 	bl	8000628 <__aeabi_dmul>
 8004a7a:	a35d      	add	r3, pc, #372	; (adr r3, 8004bf0 <__ieee754_pow+0xa10>)
 8004a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a80:	4604      	mov	r4, r0
 8004a82:	460d      	mov	r5, r1
 8004a84:	f7fb fdd0 	bl	8000628 <__aeabi_dmul>
 8004a88:	a35b      	add	r3, pc, #364	; (adr r3, 8004bf8 <__ieee754_pow+0xa18>)
 8004a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a8e:	f7fb fc13 	bl	80002b8 <__aeabi_dsub>
 8004a92:	4622      	mov	r2, r4
 8004a94:	462b      	mov	r3, r5
 8004a96:	f7fb fdc7 	bl	8000628 <__aeabi_dmul>
 8004a9a:	a359      	add	r3, pc, #356	; (adr r3, 8004c00 <__ieee754_pow+0xa20>)
 8004a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aa0:	f7fb fc0c 	bl	80002bc <__adddf3>
 8004aa4:	4622      	mov	r2, r4
 8004aa6:	462b      	mov	r3, r5
 8004aa8:	f7fb fdbe 	bl	8000628 <__aeabi_dmul>
 8004aac:	a356      	add	r3, pc, #344	; (adr r3, 8004c08 <__ieee754_pow+0xa28>)
 8004aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ab2:	f7fb fc01 	bl	80002b8 <__aeabi_dsub>
 8004ab6:	4622      	mov	r2, r4
 8004ab8:	462b      	mov	r3, r5
 8004aba:	f7fb fdb5 	bl	8000628 <__aeabi_dmul>
 8004abe:	a354      	add	r3, pc, #336	; (adr r3, 8004c10 <__ieee754_pow+0xa30>)
 8004ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ac4:	f7fb fbfa 	bl	80002bc <__adddf3>
 8004ac8:	4622      	mov	r2, r4
 8004aca:	462b      	mov	r3, r5
 8004acc:	f7fb fdac 	bl	8000628 <__aeabi_dmul>
 8004ad0:	4602      	mov	r2, r0
 8004ad2:	460b      	mov	r3, r1
 8004ad4:	4640      	mov	r0, r8
 8004ad6:	4649      	mov	r1, r9
 8004ad8:	f7fb fbee 	bl	80002b8 <__aeabi_dsub>
 8004adc:	4604      	mov	r4, r0
 8004ade:	460d      	mov	r5, r1
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	460b      	mov	r3, r1
 8004ae4:	4640      	mov	r0, r8
 8004ae6:	4649      	mov	r1, r9
 8004ae8:	f7fb fd9e 	bl	8000628 <__aeabi_dmul>
 8004aec:	2200      	movs	r2, #0
 8004aee:	ec41 0b19 	vmov	d9, r0, r1
 8004af2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004af6:	4620      	mov	r0, r4
 8004af8:	4629      	mov	r1, r5
 8004afa:	f7fb fbdd 	bl	80002b8 <__aeabi_dsub>
 8004afe:	4602      	mov	r2, r0
 8004b00:	460b      	mov	r3, r1
 8004b02:	ec51 0b19 	vmov	r0, r1, d9
 8004b06:	f7fb feb9 	bl	800087c <__aeabi_ddiv>
 8004b0a:	4632      	mov	r2, r6
 8004b0c:	4604      	mov	r4, r0
 8004b0e:	460d      	mov	r5, r1
 8004b10:	463b      	mov	r3, r7
 8004b12:	4640      	mov	r0, r8
 8004b14:	4649      	mov	r1, r9
 8004b16:	f7fb fd87 	bl	8000628 <__aeabi_dmul>
 8004b1a:	4632      	mov	r2, r6
 8004b1c:	463b      	mov	r3, r7
 8004b1e:	f7fb fbcd 	bl	80002bc <__adddf3>
 8004b22:	4602      	mov	r2, r0
 8004b24:	460b      	mov	r3, r1
 8004b26:	4620      	mov	r0, r4
 8004b28:	4629      	mov	r1, r5
 8004b2a:	f7fb fbc5 	bl	80002b8 <__aeabi_dsub>
 8004b2e:	4642      	mov	r2, r8
 8004b30:	464b      	mov	r3, r9
 8004b32:	f7fb fbc1 	bl	80002b8 <__aeabi_dsub>
 8004b36:	460b      	mov	r3, r1
 8004b38:	4602      	mov	r2, r0
 8004b3a:	4939      	ldr	r1, [pc, #228]	; (8004c20 <__ieee754_pow+0xa40>)
 8004b3c:	2000      	movs	r0, #0
 8004b3e:	f7fb fbbb 	bl	80002b8 <__aeabi_dsub>
 8004b42:	ec41 0b10 	vmov	d0, r0, r1
 8004b46:	ee10 3a90 	vmov	r3, s1
 8004b4a:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8004b4e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004b52:	da2b      	bge.n	8004bac <__ieee754_pow+0x9cc>
 8004b54:	4650      	mov	r0, sl
 8004b56:	f000 f877 	bl	8004c48 <scalbn>
 8004b5a:	ec51 0b10 	vmov	r0, r1, d0
 8004b5e:	ec53 2b18 	vmov	r2, r3, d8
 8004b62:	f7ff bbee 	b.w	8004342 <__ieee754_pow+0x162>
 8004b66:	4b2f      	ldr	r3, [pc, #188]	; (8004c24 <__ieee754_pow+0xa44>)
 8004b68:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8004b6c:	429e      	cmp	r6, r3
 8004b6e:	f77f af0d 	ble.w	800498c <__ieee754_pow+0x7ac>
 8004b72:	4b2d      	ldr	r3, [pc, #180]	; (8004c28 <__ieee754_pow+0xa48>)
 8004b74:	440b      	add	r3, r1
 8004b76:	4303      	orrs	r3, r0
 8004b78:	d009      	beq.n	8004b8e <__ieee754_pow+0x9ae>
 8004b7a:	ec51 0b18 	vmov	r0, r1, d8
 8004b7e:	2200      	movs	r2, #0
 8004b80:	2300      	movs	r3, #0
 8004b82:	f7fb ffc3 	bl	8000b0c <__aeabi_dcmplt>
 8004b86:	3800      	subs	r0, #0
 8004b88:	bf18      	it	ne
 8004b8a:	2001      	movne	r0, #1
 8004b8c:	e448      	b.n	8004420 <__ieee754_pow+0x240>
 8004b8e:	4622      	mov	r2, r4
 8004b90:	462b      	mov	r3, r5
 8004b92:	f7fb fb91 	bl	80002b8 <__aeabi_dsub>
 8004b96:	4642      	mov	r2, r8
 8004b98:	464b      	mov	r3, r9
 8004b9a:	f7fb ffcb 	bl	8000b34 <__aeabi_dcmpge>
 8004b9e:	2800      	cmp	r0, #0
 8004ba0:	f43f aef4 	beq.w	800498c <__ieee754_pow+0x7ac>
 8004ba4:	e7e9      	b.n	8004b7a <__ieee754_pow+0x99a>
 8004ba6:	f04f 0a00 	mov.w	sl, #0
 8004baa:	e71a      	b.n	80049e2 <__ieee754_pow+0x802>
 8004bac:	ec51 0b10 	vmov	r0, r1, d0
 8004bb0:	4619      	mov	r1, r3
 8004bb2:	e7d4      	b.n	8004b5e <__ieee754_pow+0x97e>
 8004bb4:	491a      	ldr	r1, [pc, #104]	; (8004c20 <__ieee754_pow+0xa40>)
 8004bb6:	2000      	movs	r0, #0
 8004bb8:	f7ff bb31 	b.w	800421e <__ieee754_pow+0x3e>
 8004bbc:	2000      	movs	r0, #0
 8004bbe:	2100      	movs	r1, #0
 8004bc0:	f7ff bb2d 	b.w	800421e <__ieee754_pow+0x3e>
 8004bc4:	4630      	mov	r0, r6
 8004bc6:	4639      	mov	r1, r7
 8004bc8:	f7ff bb29 	b.w	800421e <__ieee754_pow+0x3e>
 8004bcc:	9204      	str	r2, [sp, #16]
 8004bce:	f7ff bb7b 	b.w	80042c8 <__ieee754_pow+0xe8>
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	f7ff bb65 	b.w	80042a2 <__ieee754_pow+0xc2>
 8004bd8:	00000000 	.word	0x00000000
 8004bdc:	3fe62e43 	.word	0x3fe62e43
 8004be0:	fefa39ef 	.word	0xfefa39ef
 8004be4:	3fe62e42 	.word	0x3fe62e42
 8004be8:	0ca86c39 	.word	0x0ca86c39
 8004bec:	be205c61 	.word	0xbe205c61
 8004bf0:	72bea4d0 	.word	0x72bea4d0
 8004bf4:	3e663769 	.word	0x3e663769
 8004bf8:	c5d26bf1 	.word	0xc5d26bf1
 8004bfc:	3ebbbd41 	.word	0x3ebbbd41
 8004c00:	af25de2c 	.word	0xaf25de2c
 8004c04:	3f11566a 	.word	0x3f11566a
 8004c08:	16bebd93 	.word	0x16bebd93
 8004c0c:	3f66c16c 	.word	0x3f66c16c
 8004c10:	5555553e 	.word	0x5555553e
 8004c14:	3fc55555 	.word	0x3fc55555
 8004c18:	3fe00000 	.word	0x3fe00000
 8004c1c:	fff00000 	.word	0xfff00000
 8004c20:	3ff00000 	.word	0x3ff00000
 8004c24:	4090cbff 	.word	0x4090cbff
 8004c28:	3f6f3400 	.word	0x3f6f3400
 8004c2c:	652b82fe 	.word	0x652b82fe
 8004c30:	3c971547 	.word	0x3c971547

08004c34 <fabs>:
 8004c34:	ec51 0b10 	vmov	r0, r1, d0
 8004c38:	ee10 2a10 	vmov	r2, s0
 8004c3c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004c40:	ec43 2b10 	vmov	d0, r2, r3
 8004c44:	4770      	bx	lr
	...

08004c48 <scalbn>:
 8004c48:	b570      	push	{r4, r5, r6, lr}
 8004c4a:	ec55 4b10 	vmov	r4, r5, d0
 8004c4e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8004c52:	4606      	mov	r6, r0
 8004c54:	462b      	mov	r3, r5
 8004c56:	b999      	cbnz	r1, 8004c80 <scalbn+0x38>
 8004c58:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8004c5c:	4323      	orrs	r3, r4
 8004c5e:	d03f      	beq.n	8004ce0 <scalbn+0x98>
 8004c60:	4b35      	ldr	r3, [pc, #212]	; (8004d38 <scalbn+0xf0>)
 8004c62:	4629      	mov	r1, r5
 8004c64:	ee10 0a10 	vmov	r0, s0
 8004c68:	2200      	movs	r2, #0
 8004c6a:	f7fb fcdd 	bl	8000628 <__aeabi_dmul>
 8004c6e:	4b33      	ldr	r3, [pc, #204]	; (8004d3c <scalbn+0xf4>)
 8004c70:	429e      	cmp	r6, r3
 8004c72:	4604      	mov	r4, r0
 8004c74:	460d      	mov	r5, r1
 8004c76:	da10      	bge.n	8004c9a <scalbn+0x52>
 8004c78:	a327      	add	r3, pc, #156	; (adr r3, 8004d18 <scalbn+0xd0>)
 8004c7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c7e:	e01f      	b.n	8004cc0 <scalbn+0x78>
 8004c80:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8004c84:	4291      	cmp	r1, r2
 8004c86:	d10c      	bne.n	8004ca2 <scalbn+0x5a>
 8004c88:	ee10 2a10 	vmov	r2, s0
 8004c8c:	4620      	mov	r0, r4
 8004c8e:	4629      	mov	r1, r5
 8004c90:	f7fb fb14 	bl	80002bc <__adddf3>
 8004c94:	4604      	mov	r4, r0
 8004c96:	460d      	mov	r5, r1
 8004c98:	e022      	b.n	8004ce0 <scalbn+0x98>
 8004c9a:	460b      	mov	r3, r1
 8004c9c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8004ca0:	3936      	subs	r1, #54	; 0x36
 8004ca2:	f24c 3250 	movw	r2, #50000	; 0xc350
 8004ca6:	4296      	cmp	r6, r2
 8004ca8:	dd0d      	ble.n	8004cc6 <scalbn+0x7e>
 8004caa:	2d00      	cmp	r5, #0
 8004cac:	a11c      	add	r1, pc, #112	; (adr r1, 8004d20 <scalbn+0xd8>)
 8004cae:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004cb2:	da02      	bge.n	8004cba <scalbn+0x72>
 8004cb4:	a11c      	add	r1, pc, #112	; (adr r1, 8004d28 <scalbn+0xe0>)
 8004cb6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004cba:	a319      	add	r3, pc, #100	; (adr r3, 8004d20 <scalbn+0xd8>)
 8004cbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cc0:	f7fb fcb2 	bl	8000628 <__aeabi_dmul>
 8004cc4:	e7e6      	b.n	8004c94 <scalbn+0x4c>
 8004cc6:	1872      	adds	r2, r6, r1
 8004cc8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8004ccc:	428a      	cmp	r2, r1
 8004cce:	dcec      	bgt.n	8004caa <scalbn+0x62>
 8004cd0:	2a00      	cmp	r2, #0
 8004cd2:	dd08      	ble.n	8004ce6 <scalbn+0x9e>
 8004cd4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8004cd8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004cdc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8004ce0:	ec45 4b10 	vmov	d0, r4, r5
 8004ce4:	bd70      	pop	{r4, r5, r6, pc}
 8004ce6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8004cea:	da08      	bge.n	8004cfe <scalbn+0xb6>
 8004cec:	2d00      	cmp	r5, #0
 8004cee:	a10a      	add	r1, pc, #40	; (adr r1, 8004d18 <scalbn+0xd0>)
 8004cf0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004cf4:	dac0      	bge.n	8004c78 <scalbn+0x30>
 8004cf6:	a10e      	add	r1, pc, #56	; (adr r1, 8004d30 <scalbn+0xe8>)
 8004cf8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004cfc:	e7bc      	b.n	8004c78 <scalbn+0x30>
 8004cfe:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8004d02:	3236      	adds	r2, #54	; 0x36
 8004d04:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004d08:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8004d0c:	4620      	mov	r0, r4
 8004d0e:	4b0c      	ldr	r3, [pc, #48]	; (8004d40 <scalbn+0xf8>)
 8004d10:	2200      	movs	r2, #0
 8004d12:	e7d5      	b.n	8004cc0 <scalbn+0x78>
 8004d14:	f3af 8000 	nop.w
 8004d18:	c2f8f359 	.word	0xc2f8f359
 8004d1c:	01a56e1f 	.word	0x01a56e1f
 8004d20:	8800759c 	.word	0x8800759c
 8004d24:	7e37e43c 	.word	0x7e37e43c
 8004d28:	8800759c 	.word	0x8800759c
 8004d2c:	fe37e43c 	.word	0xfe37e43c
 8004d30:	c2f8f359 	.word	0xc2f8f359
 8004d34:	81a56e1f 	.word	0x81a56e1f
 8004d38:	43500000 	.word	0x43500000
 8004d3c:	ffff3cb0 	.word	0xffff3cb0
 8004d40:	3c900000 	.word	0x3c900000

08004d44 <with_errno>:
 8004d44:	b570      	push	{r4, r5, r6, lr}
 8004d46:	4604      	mov	r4, r0
 8004d48:	460d      	mov	r5, r1
 8004d4a:	4616      	mov	r6, r2
 8004d4c:	f7fe fd50 	bl	80037f0 <__errno>
 8004d50:	4629      	mov	r1, r5
 8004d52:	6006      	str	r6, [r0, #0]
 8004d54:	4620      	mov	r0, r4
 8004d56:	bd70      	pop	{r4, r5, r6, pc}

08004d58 <xflow>:
 8004d58:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004d5a:	4614      	mov	r4, r2
 8004d5c:	461d      	mov	r5, r3
 8004d5e:	b108      	cbz	r0, 8004d64 <xflow+0xc>
 8004d60:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8004d64:	e9cd 2300 	strd	r2, r3, [sp]
 8004d68:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004d6c:	4620      	mov	r0, r4
 8004d6e:	4629      	mov	r1, r5
 8004d70:	f7fb fc5a 	bl	8000628 <__aeabi_dmul>
 8004d74:	2222      	movs	r2, #34	; 0x22
 8004d76:	b003      	add	sp, #12
 8004d78:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004d7c:	f7ff bfe2 	b.w	8004d44 <with_errno>

08004d80 <__math_uflow>:
 8004d80:	b508      	push	{r3, lr}
 8004d82:	2200      	movs	r2, #0
 8004d84:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004d88:	f7ff ffe6 	bl	8004d58 <xflow>
 8004d8c:	ec41 0b10 	vmov	d0, r0, r1
 8004d90:	bd08      	pop	{r3, pc}

08004d92 <__math_oflow>:
 8004d92:	b508      	push	{r3, lr}
 8004d94:	2200      	movs	r2, #0
 8004d96:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8004d9a:	f7ff ffdd 	bl	8004d58 <xflow>
 8004d9e:	ec41 0b10 	vmov	d0, r0, r1
 8004da2:	bd08      	pop	{r3, pc}

08004da4 <__ieee754_sqrt>:
 8004da4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004da8:	ec55 4b10 	vmov	r4, r5, d0
 8004dac:	4e67      	ldr	r6, [pc, #412]	; (8004f4c <__ieee754_sqrt+0x1a8>)
 8004dae:	43ae      	bics	r6, r5
 8004db0:	ee10 0a10 	vmov	r0, s0
 8004db4:	ee10 2a10 	vmov	r2, s0
 8004db8:	4629      	mov	r1, r5
 8004dba:	462b      	mov	r3, r5
 8004dbc:	d10d      	bne.n	8004dda <__ieee754_sqrt+0x36>
 8004dbe:	f7fb fc33 	bl	8000628 <__aeabi_dmul>
 8004dc2:	4602      	mov	r2, r0
 8004dc4:	460b      	mov	r3, r1
 8004dc6:	4620      	mov	r0, r4
 8004dc8:	4629      	mov	r1, r5
 8004dca:	f7fb fa77 	bl	80002bc <__adddf3>
 8004dce:	4604      	mov	r4, r0
 8004dd0:	460d      	mov	r5, r1
 8004dd2:	ec45 4b10 	vmov	d0, r4, r5
 8004dd6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004dda:	2d00      	cmp	r5, #0
 8004ddc:	dc0b      	bgt.n	8004df6 <__ieee754_sqrt+0x52>
 8004dde:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8004de2:	4326      	orrs	r6, r4
 8004de4:	d0f5      	beq.n	8004dd2 <__ieee754_sqrt+0x2e>
 8004de6:	b135      	cbz	r5, 8004df6 <__ieee754_sqrt+0x52>
 8004de8:	f7fb fa66 	bl	80002b8 <__aeabi_dsub>
 8004dec:	4602      	mov	r2, r0
 8004dee:	460b      	mov	r3, r1
 8004df0:	f7fb fd44 	bl	800087c <__aeabi_ddiv>
 8004df4:	e7eb      	b.n	8004dce <__ieee754_sqrt+0x2a>
 8004df6:	1509      	asrs	r1, r1, #20
 8004df8:	f000 808d 	beq.w	8004f16 <__ieee754_sqrt+0x172>
 8004dfc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004e00:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 8004e04:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004e08:	07c9      	lsls	r1, r1, #31
 8004e0a:	bf5c      	itt	pl
 8004e0c:	005b      	lslpl	r3, r3, #1
 8004e0e:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 8004e12:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004e16:	bf58      	it	pl
 8004e18:	0052      	lslpl	r2, r2, #1
 8004e1a:	2500      	movs	r5, #0
 8004e1c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8004e20:	1076      	asrs	r6, r6, #1
 8004e22:	0052      	lsls	r2, r2, #1
 8004e24:	f04f 0e16 	mov.w	lr, #22
 8004e28:	46ac      	mov	ip, r5
 8004e2a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004e2e:	eb0c 0001 	add.w	r0, ip, r1
 8004e32:	4298      	cmp	r0, r3
 8004e34:	bfde      	ittt	le
 8004e36:	1a1b      	suble	r3, r3, r0
 8004e38:	eb00 0c01 	addle.w	ip, r0, r1
 8004e3c:	186d      	addle	r5, r5, r1
 8004e3e:	005b      	lsls	r3, r3, #1
 8004e40:	f1be 0e01 	subs.w	lr, lr, #1
 8004e44:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8004e48:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8004e4c:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8004e50:	d1ed      	bne.n	8004e2e <__ieee754_sqrt+0x8a>
 8004e52:	4674      	mov	r4, lr
 8004e54:	2720      	movs	r7, #32
 8004e56:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8004e5a:	4563      	cmp	r3, ip
 8004e5c:	eb01 000e 	add.w	r0, r1, lr
 8004e60:	dc02      	bgt.n	8004e68 <__ieee754_sqrt+0xc4>
 8004e62:	d113      	bne.n	8004e8c <__ieee754_sqrt+0xe8>
 8004e64:	4290      	cmp	r0, r2
 8004e66:	d811      	bhi.n	8004e8c <__ieee754_sqrt+0xe8>
 8004e68:	2800      	cmp	r0, #0
 8004e6a:	eb00 0e01 	add.w	lr, r0, r1
 8004e6e:	da57      	bge.n	8004f20 <__ieee754_sqrt+0x17c>
 8004e70:	f1be 0f00 	cmp.w	lr, #0
 8004e74:	db54      	blt.n	8004f20 <__ieee754_sqrt+0x17c>
 8004e76:	f10c 0801 	add.w	r8, ip, #1
 8004e7a:	eba3 030c 	sub.w	r3, r3, ip
 8004e7e:	4290      	cmp	r0, r2
 8004e80:	bf88      	it	hi
 8004e82:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8004e86:	1a12      	subs	r2, r2, r0
 8004e88:	440c      	add	r4, r1
 8004e8a:	46c4      	mov	ip, r8
 8004e8c:	005b      	lsls	r3, r3, #1
 8004e8e:	3f01      	subs	r7, #1
 8004e90:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8004e94:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8004e98:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8004e9c:	d1dd      	bne.n	8004e5a <__ieee754_sqrt+0xb6>
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	d01b      	beq.n	8004eda <__ieee754_sqrt+0x136>
 8004ea2:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 8004f50 <__ieee754_sqrt+0x1ac>
 8004ea6:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 8004f54 <__ieee754_sqrt+0x1b0>
 8004eaa:	e9da 0100 	ldrd	r0, r1, [sl]
 8004eae:	e9db 2300 	ldrd	r2, r3, [fp]
 8004eb2:	f7fb fa01 	bl	80002b8 <__aeabi_dsub>
 8004eb6:	e9da 8900 	ldrd	r8, r9, [sl]
 8004eba:	4602      	mov	r2, r0
 8004ebc:	460b      	mov	r3, r1
 8004ebe:	4640      	mov	r0, r8
 8004ec0:	4649      	mov	r1, r9
 8004ec2:	f7fb fe2d 	bl	8000b20 <__aeabi_dcmple>
 8004ec6:	b140      	cbz	r0, 8004eda <__ieee754_sqrt+0x136>
 8004ec8:	f1b4 3fff 	cmp.w	r4, #4294967295
 8004ecc:	e9da 0100 	ldrd	r0, r1, [sl]
 8004ed0:	e9db 2300 	ldrd	r2, r3, [fp]
 8004ed4:	d126      	bne.n	8004f24 <__ieee754_sqrt+0x180>
 8004ed6:	3501      	adds	r5, #1
 8004ed8:	463c      	mov	r4, r7
 8004eda:	106a      	asrs	r2, r5, #1
 8004edc:	0863      	lsrs	r3, r4, #1
 8004ede:	07e9      	lsls	r1, r5, #31
 8004ee0:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8004ee4:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8004ee8:	bf48      	it	mi
 8004eea:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8004eee:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 8004ef2:	461c      	mov	r4, r3
 8004ef4:	e76d      	b.n	8004dd2 <__ieee754_sqrt+0x2e>
 8004ef6:	0ad3      	lsrs	r3, r2, #11
 8004ef8:	3815      	subs	r0, #21
 8004efa:	0552      	lsls	r2, r2, #21
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d0fa      	beq.n	8004ef6 <__ieee754_sqrt+0x152>
 8004f00:	02dc      	lsls	r4, r3, #11
 8004f02:	d50a      	bpl.n	8004f1a <__ieee754_sqrt+0x176>
 8004f04:	f1c1 0420 	rsb	r4, r1, #32
 8004f08:	fa22 f404 	lsr.w	r4, r2, r4
 8004f0c:	1e4d      	subs	r5, r1, #1
 8004f0e:	408a      	lsls	r2, r1
 8004f10:	4323      	orrs	r3, r4
 8004f12:	1b41      	subs	r1, r0, r5
 8004f14:	e772      	b.n	8004dfc <__ieee754_sqrt+0x58>
 8004f16:	4608      	mov	r0, r1
 8004f18:	e7f0      	b.n	8004efc <__ieee754_sqrt+0x158>
 8004f1a:	005b      	lsls	r3, r3, #1
 8004f1c:	3101      	adds	r1, #1
 8004f1e:	e7ef      	b.n	8004f00 <__ieee754_sqrt+0x15c>
 8004f20:	46e0      	mov	r8, ip
 8004f22:	e7aa      	b.n	8004e7a <__ieee754_sqrt+0xd6>
 8004f24:	f7fb f9ca 	bl	80002bc <__adddf3>
 8004f28:	e9da 8900 	ldrd	r8, r9, [sl]
 8004f2c:	4602      	mov	r2, r0
 8004f2e:	460b      	mov	r3, r1
 8004f30:	4640      	mov	r0, r8
 8004f32:	4649      	mov	r1, r9
 8004f34:	f7fb fdea 	bl	8000b0c <__aeabi_dcmplt>
 8004f38:	b120      	cbz	r0, 8004f44 <__ieee754_sqrt+0x1a0>
 8004f3a:	1ca0      	adds	r0, r4, #2
 8004f3c:	bf08      	it	eq
 8004f3e:	3501      	addeq	r5, #1
 8004f40:	3402      	adds	r4, #2
 8004f42:	e7ca      	b.n	8004eda <__ieee754_sqrt+0x136>
 8004f44:	3401      	adds	r4, #1
 8004f46:	f024 0401 	bic.w	r4, r4, #1
 8004f4a:	e7c6      	b.n	8004eda <__ieee754_sqrt+0x136>
 8004f4c:	7ff00000 	.word	0x7ff00000
 8004f50:	20000060 	.word	0x20000060
 8004f54:	20000068 	.word	0x20000068

08004f58 <_init>:
 8004f58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f5a:	bf00      	nop
 8004f5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f5e:	bc08      	pop	{r3}
 8004f60:	469e      	mov	lr, r3
 8004f62:	4770      	bx	lr

08004f64 <_fini>:
 8004f64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f66:	bf00      	nop
 8004f68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f6a:	bc08      	pop	{r3}
 8004f6c:	469e      	mov	lr, r3
 8004f6e:	4770      	bx	lr
