Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Sep 22 22:10:41 2021
| Host         : szn-thinkpad running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.846        0.000                      0                  198        0.141        0.000                      0                  198        4.500        0.000                       0                   112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 10.000}     20.000          50.000          
  clk_100m_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk_25m_clk_wiz_0   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     7.000        0.000                       0                     1  
  clk_100m_clk_wiz_0        5.846        0.000                      0                  198        0.141        0.000                      0                  198        4.500        0.000                       0                   106  
  clk_25m_clk_wiz_0                                                                                                                                                    38.408        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100m_clk_wiz_0
  To Clock:  clk_100m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.846ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.846ns  (required time - arrival time)
  Source:                 u_cop/pos_delay_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/pos_delay_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 1.663ns (40.956%)  route 2.397ns (59.044%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.942ns = ( 9.058 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.561    -0.465    u_cop/CLK
    SLICE_X112Y71        FDCE                                         r  u_cop/pos_delay_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDCE (Prop_fdce_C_Q)         0.433    -0.032 f  u_cop/pos_delay_flag_reg/Q
                         net (fo=19, routed)          0.765     0.733    u_cop/pos_delay_flag
    SLICE_X107Y70        LUT6 (Prop_lut6_I4_O)        0.105     0.838 f  u_cop/add_pos_hig_level_time_flag_i_12/O
                         net (fo=2, routed)           0.791     1.629    u_cop/add_pos_hig_level_time_flag_i_12_n_0
    SLICE_X108Y68        LUT4 (Prop_lut4_I3_O)        0.105     1.734 f  u_cop/add_pos_hig_level_time_flag_i_2/O
                         net (fo=19, routed)          0.842     2.576    u_cop/end_pos_delay
    SLICE_X106Y67        LUT2 (Prop_lut2_I1_O)        0.105     2.681 r  u_cop/pos_delay[0]_i_4/O
                         net (fo=1, routed)           0.000     2.681    u_cop/pos_delay[0]_i_4_n_0
    SLICE_X106Y67        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.121 r  u_cop/pos_delay_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.121    u_cop/pos_delay_reg[0]_i_1_n_0
    SLICE_X106Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.219 r  u_cop/pos_delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.219    u_cop/pos_delay_reg[4]_i_1_n_0
    SLICE_X106Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.317 r  u_cop/pos_delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.317    u_cop/pos_delay_reg[8]_i_1_n_0
    SLICE_X106Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.415 r  u_cop/pos_delay_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.415    u_cop/pos_delay_reg[12]_i_1_n_0
    SLICE_X106Y71        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     3.596 r  u_cop/pos_delay_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.596    u_cop/pos_delay_reg[16]_i_1_n_7
    SLICE_X106Y71        FDCE                                         r  u_cop/pos_delay_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.401     9.058    u_cop/CLK
    SLICE_X106Y71        FDCE                                         r  u_cop/pos_delay_reg[16]/C
                         clock pessimism              0.413     9.471    
                         clock uncertainty           -0.088     9.383    
    SLICE_X106Y71        FDCE (Setup_fdce_C_D)        0.059     9.442    u_cop/pos_delay_reg[16]
  -------------------------------------------------------------------
                         required time                          9.442    
                         arrival time                          -3.596    
  -------------------------------------------------------------------
                         slack                                  5.846    

Slack (MET) :             5.862ns  (required time - arrival time)
  Source:                 u_cop/pos_delay_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/pos_delay_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 1.649ns (40.751%)  route 2.397ns (59.249%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 9.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.561    -0.465    u_cop/CLK
    SLICE_X112Y71        FDCE                                         r  u_cop/pos_delay_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDCE (Prop_fdce_C_Q)         0.433    -0.032 f  u_cop/pos_delay_flag_reg/Q
                         net (fo=19, routed)          0.765     0.733    u_cop/pos_delay_flag
    SLICE_X107Y70        LUT6 (Prop_lut6_I4_O)        0.105     0.838 f  u_cop/add_pos_hig_level_time_flag_i_12/O
                         net (fo=2, routed)           0.791     1.629    u_cop/add_pos_hig_level_time_flag_i_12_n_0
    SLICE_X108Y68        LUT4 (Prop_lut4_I3_O)        0.105     1.734 f  u_cop/add_pos_hig_level_time_flag_i_2/O
                         net (fo=19, routed)          0.842     2.576    u_cop/end_pos_delay
    SLICE_X106Y67        LUT2 (Prop_lut2_I1_O)        0.105     2.681 r  u_cop/pos_delay[0]_i_4/O
                         net (fo=1, routed)           0.000     2.681    u_cop/pos_delay[0]_i_4_n_0
    SLICE_X106Y67        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.121 r  u_cop/pos_delay_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.121    u_cop/pos_delay_reg[0]_i_1_n_0
    SLICE_X106Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.219 r  u_cop/pos_delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.219    u_cop/pos_delay_reg[4]_i_1_n_0
    SLICE_X106Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.317 r  u_cop/pos_delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.317    u_cop/pos_delay_reg[8]_i_1_n_0
    SLICE_X106Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.582 r  u_cop/pos_delay_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.582    u_cop/pos_delay_reg[12]_i_1_n_6
    SLICE_X106Y70        FDCE                                         r  u_cop/pos_delay_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.403     9.060    u_cop/CLK
    SLICE_X106Y70        FDCE                                         r  u_cop/pos_delay_reg[13]/C
                         clock pessimism              0.413     9.473    
                         clock uncertainty           -0.088     9.385    
    SLICE_X106Y70        FDCE (Setup_fdce_C_D)        0.059     9.444    u_cop/pos_delay_reg[13]
  -------------------------------------------------------------------
                         required time                          9.444    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                  5.862    

Slack (MET) :             5.867ns  (required time - arrival time)
  Source:                 u_cop/pos_delay_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/pos_delay_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 1.644ns (40.678%)  route 2.397ns (59.322%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 9.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.561    -0.465    u_cop/CLK
    SLICE_X112Y71        FDCE                                         r  u_cop/pos_delay_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDCE (Prop_fdce_C_Q)         0.433    -0.032 f  u_cop/pos_delay_flag_reg/Q
                         net (fo=19, routed)          0.765     0.733    u_cop/pos_delay_flag
    SLICE_X107Y70        LUT6 (Prop_lut6_I4_O)        0.105     0.838 f  u_cop/add_pos_hig_level_time_flag_i_12/O
                         net (fo=2, routed)           0.791     1.629    u_cop/add_pos_hig_level_time_flag_i_12_n_0
    SLICE_X108Y68        LUT4 (Prop_lut4_I3_O)        0.105     1.734 f  u_cop/add_pos_hig_level_time_flag_i_2/O
                         net (fo=19, routed)          0.842     2.576    u_cop/end_pos_delay
    SLICE_X106Y67        LUT2 (Prop_lut2_I1_O)        0.105     2.681 r  u_cop/pos_delay[0]_i_4/O
                         net (fo=1, routed)           0.000     2.681    u_cop/pos_delay[0]_i_4_n_0
    SLICE_X106Y67        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.121 r  u_cop/pos_delay_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.121    u_cop/pos_delay_reg[0]_i_1_n_0
    SLICE_X106Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.219 r  u_cop/pos_delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.219    u_cop/pos_delay_reg[4]_i_1_n_0
    SLICE_X106Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.317 r  u_cop/pos_delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.317    u_cop/pos_delay_reg[8]_i_1_n_0
    SLICE_X106Y70        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.577 r  u_cop/pos_delay_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.577    u_cop/pos_delay_reg[12]_i_1_n_4
    SLICE_X106Y70        FDCE                                         r  u_cop/pos_delay_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.403     9.060    u_cop/CLK
    SLICE_X106Y70        FDCE                                         r  u_cop/pos_delay_reg[15]/C
                         clock pessimism              0.413     9.473    
                         clock uncertainty           -0.088     9.385    
    SLICE_X106Y70        FDCE (Setup_fdce_C_D)        0.059     9.444    u_cop/pos_delay_reg[15]
  -------------------------------------------------------------------
                         required time                          9.444    
                         arrival time                          -3.577    
  -------------------------------------------------------------------
                         slack                                  5.867    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 u_cop/pos_delay_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/pos_delay_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 1.584ns (39.784%)  route 2.397ns (60.216%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 9.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.561    -0.465    u_cop/CLK
    SLICE_X112Y71        FDCE                                         r  u_cop/pos_delay_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDCE (Prop_fdce_C_Q)         0.433    -0.032 f  u_cop/pos_delay_flag_reg/Q
                         net (fo=19, routed)          0.765     0.733    u_cop/pos_delay_flag
    SLICE_X107Y70        LUT6 (Prop_lut6_I4_O)        0.105     0.838 f  u_cop/add_pos_hig_level_time_flag_i_12/O
                         net (fo=2, routed)           0.791     1.629    u_cop/add_pos_hig_level_time_flag_i_12_n_0
    SLICE_X108Y68        LUT4 (Prop_lut4_I3_O)        0.105     1.734 f  u_cop/add_pos_hig_level_time_flag_i_2/O
                         net (fo=19, routed)          0.842     2.576    u_cop/end_pos_delay
    SLICE_X106Y67        LUT2 (Prop_lut2_I1_O)        0.105     2.681 r  u_cop/pos_delay[0]_i_4/O
                         net (fo=1, routed)           0.000     2.681    u_cop/pos_delay[0]_i_4_n_0
    SLICE_X106Y67        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.121 r  u_cop/pos_delay_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.121    u_cop/pos_delay_reg[0]_i_1_n_0
    SLICE_X106Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.219 r  u_cop/pos_delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.219    u_cop/pos_delay_reg[4]_i_1_n_0
    SLICE_X106Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.317 r  u_cop/pos_delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.317    u_cop/pos_delay_reg[8]_i_1_n_0
    SLICE_X106Y70        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.517 r  u_cop/pos_delay_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.517    u_cop/pos_delay_reg[12]_i_1_n_5
    SLICE_X106Y70        FDCE                                         r  u_cop/pos_delay_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.403     9.060    u_cop/CLK
    SLICE_X106Y70        FDCE                                         r  u_cop/pos_delay_reg[14]/C
                         clock pessimism              0.413     9.473    
                         clock uncertainty           -0.088     9.385    
    SLICE_X106Y70        FDCE (Setup_fdce_C_D)        0.059     9.444    u_cop/pos_delay_reg[14]
  -------------------------------------------------------------------
                         required time                          9.444    
                         arrival time                          -3.517    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 u_cop/pos_delay_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/pos_delay_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 1.565ns (39.495%)  route 2.397ns (60.505%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 9.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.561    -0.465    u_cop/CLK
    SLICE_X112Y71        FDCE                                         r  u_cop/pos_delay_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDCE (Prop_fdce_C_Q)         0.433    -0.032 f  u_cop/pos_delay_flag_reg/Q
                         net (fo=19, routed)          0.765     0.733    u_cop/pos_delay_flag
    SLICE_X107Y70        LUT6 (Prop_lut6_I4_O)        0.105     0.838 f  u_cop/add_pos_hig_level_time_flag_i_12/O
                         net (fo=2, routed)           0.791     1.629    u_cop/add_pos_hig_level_time_flag_i_12_n_0
    SLICE_X108Y68        LUT4 (Prop_lut4_I3_O)        0.105     1.734 f  u_cop/add_pos_hig_level_time_flag_i_2/O
                         net (fo=19, routed)          0.842     2.576    u_cop/end_pos_delay
    SLICE_X106Y67        LUT2 (Prop_lut2_I1_O)        0.105     2.681 r  u_cop/pos_delay[0]_i_4/O
                         net (fo=1, routed)           0.000     2.681    u_cop/pos_delay[0]_i_4_n_0
    SLICE_X106Y67        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.121 r  u_cop/pos_delay_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.121    u_cop/pos_delay_reg[0]_i_1_n_0
    SLICE_X106Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.219 r  u_cop/pos_delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.219    u_cop/pos_delay_reg[4]_i_1_n_0
    SLICE_X106Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.317 r  u_cop/pos_delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.317    u_cop/pos_delay_reg[8]_i_1_n_0
    SLICE_X106Y70        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     3.498 r  u_cop/pos_delay_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.498    u_cop/pos_delay_reg[12]_i_1_n_7
    SLICE_X106Y70        FDCE                                         r  u_cop/pos_delay_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.403     9.060    u_cop/CLK
    SLICE_X106Y70        FDCE                                         r  u_cop/pos_delay_reg[12]/C
                         clock pessimism              0.413     9.473    
                         clock uncertainty           -0.088     9.385    
    SLICE_X106Y70        FDCE (Setup_fdce_C_D)        0.059     9.444    u_cop/pos_delay_reg[12]
  -------------------------------------------------------------------
                         required time                          9.444    
                         arrival time                          -3.498    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 u_cop/pos_delay_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/pos_delay_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.551ns (39.281%)  route 2.397ns (60.719%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.939ns = ( 9.061 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.561    -0.465    u_cop/CLK
    SLICE_X112Y71        FDCE                                         r  u_cop/pos_delay_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDCE (Prop_fdce_C_Q)         0.433    -0.032 f  u_cop/pos_delay_flag_reg/Q
                         net (fo=19, routed)          0.765     0.733    u_cop/pos_delay_flag
    SLICE_X107Y70        LUT6 (Prop_lut6_I4_O)        0.105     0.838 f  u_cop/add_pos_hig_level_time_flag_i_12/O
                         net (fo=2, routed)           0.791     1.629    u_cop/add_pos_hig_level_time_flag_i_12_n_0
    SLICE_X108Y68        LUT4 (Prop_lut4_I3_O)        0.105     1.734 f  u_cop/add_pos_hig_level_time_flag_i_2/O
                         net (fo=19, routed)          0.842     2.576    u_cop/end_pos_delay
    SLICE_X106Y67        LUT2 (Prop_lut2_I1_O)        0.105     2.681 r  u_cop/pos_delay[0]_i_4/O
                         net (fo=1, routed)           0.000     2.681    u_cop/pos_delay[0]_i_4_n_0
    SLICE_X106Y67        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.121 r  u_cop/pos_delay_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.121    u_cop/pos_delay_reg[0]_i_1_n_0
    SLICE_X106Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.219 r  u_cop/pos_delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.219    u_cop/pos_delay_reg[4]_i_1_n_0
    SLICE_X106Y69        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.484 r  u_cop/pos_delay_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.484    u_cop/pos_delay_reg[8]_i_1_n_6
    SLICE_X106Y69        FDCE                                         r  u_cop/pos_delay_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.404     9.061    u_cop/CLK
    SLICE_X106Y69        FDCE                                         r  u_cop/pos_delay_reg[9]/C
                         clock pessimism              0.413     9.474    
                         clock uncertainty           -0.088     9.386    
    SLICE_X106Y69        FDCE (Setup_fdce_C_D)        0.059     9.445    u_cop/pos_delay_reg[9]
  -------------------------------------------------------------------
                         required time                          9.445    
                         arrival time                          -3.484    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 u_cop/pos_delay_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/pos_delay_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 1.546ns (39.204%)  route 2.397ns (60.796%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.939ns = ( 9.061 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.561    -0.465    u_cop/CLK
    SLICE_X112Y71        FDCE                                         r  u_cop/pos_delay_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDCE (Prop_fdce_C_Q)         0.433    -0.032 f  u_cop/pos_delay_flag_reg/Q
                         net (fo=19, routed)          0.765     0.733    u_cop/pos_delay_flag
    SLICE_X107Y70        LUT6 (Prop_lut6_I4_O)        0.105     0.838 f  u_cop/add_pos_hig_level_time_flag_i_12/O
                         net (fo=2, routed)           0.791     1.629    u_cop/add_pos_hig_level_time_flag_i_12_n_0
    SLICE_X108Y68        LUT4 (Prop_lut4_I3_O)        0.105     1.734 f  u_cop/add_pos_hig_level_time_flag_i_2/O
                         net (fo=19, routed)          0.842     2.576    u_cop/end_pos_delay
    SLICE_X106Y67        LUT2 (Prop_lut2_I1_O)        0.105     2.681 r  u_cop/pos_delay[0]_i_4/O
                         net (fo=1, routed)           0.000     2.681    u_cop/pos_delay[0]_i_4_n_0
    SLICE_X106Y67        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.121 r  u_cop/pos_delay_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.121    u_cop/pos_delay_reg[0]_i_1_n_0
    SLICE_X106Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.219 r  u_cop/pos_delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.219    u_cop/pos_delay_reg[4]_i_1_n_0
    SLICE_X106Y69        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.479 r  u_cop/pos_delay_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.479    u_cop/pos_delay_reg[8]_i_1_n_4
    SLICE_X106Y69        FDCE                                         r  u_cop/pos_delay_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.404     9.061    u_cop/CLK
    SLICE_X106Y69        FDCE                                         r  u_cop/pos_delay_reg[11]/C
                         clock pessimism              0.413     9.474    
                         clock uncertainty           -0.088     9.386    
    SLICE_X106Y69        FDCE (Setup_fdce_C_D)        0.059     9.445    u_cop/pos_delay_reg[11]
  -------------------------------------------------------------------
                         required time                          9.445    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             6.016ns  (required time - arrival time)
  Source:                 u_cop/pos_med_level_time_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/da_data_reg[5]_lopt_replica_2/D
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.974ns (25.452%)  route 2.853ns (74.548%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.935ns = ( 9.065 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.561    -0.465    u_cop/CLK
    SLICE_X109Y69        FDCE                                         r  u_cop/pos_med_level_time_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69        FDCE (Prop_fdce_C_Q)         0.348    -0.117 f  u_cop/pos_med_level_time_reg[2]/Q
                         net (fo=6, routed)           0.707     0.590    u_cop/pos_med_level_time_reg__0[2]
    SLICE_X109Y70        LUT6 (Prop_lut6_I0_O)        0.240     0.830 f  u_cop/add_pos_hig_level_time_flag_i_17/O
                         net (fo=2, routed)           0.666     1.496    u_cop/add_pos_hig_level_time_flag_i_17_n_0
    SLICE_X109Y69        LUT4 (Prop_lut4_I0_O)        0.119     1.615 f  u_cop/add_pos_low_level_time_flag_i_2/O
                         net (fo=6, routed)           1.042     2.657    u_cop/add_pos_low_level_time_flag_i_2_n_0
    SLICE_X112Y67        LUT6 (Prop_lut6_I3_O)        0.267     2.924 r  u_cop/da_data[5]_i_1/O
                         net (fo=3, routed)           0.438     3.362    u_cop/da_data[5]_i_1_n_0
    SLICE_X112Y67        FDPE                                         r  u_cop/da_data_reg[5]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.408     9.065    u_cop/CLK
    SLICE_X112Y67        FDPE                                         r  u_cop/da_data_reg[5]_lopt_replica_2/C
                         clock pessimism              0.413     9.478    
                         clock uncertainty           -0.088     9.390    
    SLICE_X112Y67        FDPE (Setup_fdpe_C_D)       -0.012     9.378    u_cop/da_data_reg[5]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          9.378    
                         arrival time                          -3.362    
  -------------------------------------------------------------------
                         slack                                  6.016    

Slack (MET) :             6.026ns  (required time - arrival time)
  Source:                 u_cop/pos_delay_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/pos_delay_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 1.486ns (38.264%)  route 2.397ns (61.736%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.939ns = ( 9.061 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.561    -0.465    u_cop/CLK
    SLICE_X112Y71        FDCE                                         r  u_cop/pos_delay_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDCE (Prop_fdce_C_Q)         0.433    -0.032 f  u_cop/pos_delay_flag_reg/Q
                         net (fo=19, routed)          0.765     0.733    u_cop/pos_delay_flag
    SLICE_X107Y70        LUT6 (Prop_lut6_I4_O)        0.105     0.838 f  u_cop/add_pos_hig_level_time_flag_i_12/O
                         net (fo=2, routed)           0.791     1.629    u_cop/add_pos_hig_level_time_flag_i_12_n_0
    SLICE_X108Y68        LUT4 (Prop_lut4_I3_O)        0.105     1.734 f  u_cop/add_pos_hig_level_time_flag_i_2/O
                         net (fo=19, routed)          0.842     2.576    u_cop/end_pos_delay
    SLICE_X106Y67        LUT2 (Prop_lut2_I1_O)        0.105     2.681 r  u_cop/pos_delay[0]_i_4/O
                         net (fo=1, routed)           0.000     2.681    u_cop/pos_delay[0]_i_4_n_0
    SLICE_X106Y67        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.121 r  u_cop/pos_delay_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.121    u_cop/pos_delay_reg[0]_i_1_n_0
    SLICE_X106Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.219 r  u_cop/pos_delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.219    u_cop/pos_delay_reg[4]_i_1_n_0
    SLICE_X106Y69        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.419 r  u_cop/pos_delay_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.419    u_cop/pos_delay_reg[8]_i_1_n_5
    SLICE_X106Y69        FDCE                                         r  u_cop/pos_delay_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.404     9.061    u_cop/CLK
    SLICE_X106Y69        FDCE                                         r  u_cop/pos_delay_reg[10]/C
                         clock pessimism              0.413     9.474    
                         clock uncertainty           -0.088     9.386    
    SLICE_X106Y69        FDCE (Setup_fdce_C_D)        0.059     9.445    u_cop/pos_delay_reg[10]
  -------------------------------------------------------------------
                         required time                          9.445    
                         arrival time                          -3.419    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 u_cop/pos_delay_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/pos_delay_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 1.467ns (37.961%)  route 2.397ns (62.039%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.939ns = ( 9.061 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.561    -0.465    u_cop/CLK
    SLICE_X112Y71        FDCE                                         r  u_cop/pos_delay_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDCE (Prop_fdce_C_Q)         0.433    -0.032 f  u_cop/pos_delay_flag_reg/Q
                         net (fo=19, routed)          0.765     0.733    u_cop/pos_delay_flag
    SLICE_X107Y70        LUT6 (Prop_lut6_I4_O)        0.105     0.838 f  u_cop/add_pos_hig_level_time_flag_i_12/O
                         net (fo=2, routed)           0.791     1.629    u_cop/add_pos_hig_level_time_flag_i_12_n_0
    SLICE_X108Y68        LUT4 (Prop_lut4_I3_O)        0.105     1.734 f  u_cop/add_pos_hig_level_time_flag_i_2/O
                         net (fo=19, routed)          0.842     2.576    u_cop/end_pos_delay
    SLICE_X106Y67        LUT2 (Prop_lut2_I1_O)        0.105     2.681 r  u_cop/pos_delay[0]_i_4/O
                         net (fo=1, routed)           0.000     2.681    u_cop/pos_delay[0]_i_4_n_0
    SLICE_X106Y67        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.121 r  u_cop/pos_delay_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.121    u_cop/pos_delay_reg[0]_i_1_n_0
    SLICE_X106Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.219 r  u_cop/pos_delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.219    u_cop/pos_delay_reg[4]_i_1_n_0
    SLICE_X106Y69        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     3.400 r  u_cop/pos_delay_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.400    u_cop/pos_delay_reg[8]_i_1_n_7
    SLICE_X106Y69        FDCE                                         r  u_cop/pos_delay_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         1.404     9.061    u_cop/CLK
    SLICE_X106Y69        FDCE                                         r  u_cop/pos_delay_reg[8]/C
                         clock pessimism              0.413     9.474    
                         clock uncertainty           -0.088     9.386    
    SLICE_X106Y69        FDCE (Setup_fdce_C_D)        0.059     9.445    u_cop/pos_delay_reg[8]
  -------------------------------------------------------------------
                         required time                          9.445    
                         arrival time                          -3.400    
  -------------------------------------------------------------------
                         slack                                  6.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u_cop/neg_low_level_time_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/neg_low_level_time_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.902%)  route 0.088ns (32.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.629    -0.554    u_cop/CLK
    SLICE_X109Y67        FDCE                                         r  u_cop/neg_low_level_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDCE (Prop_fdce_C_Q)         0.141    -0.413 r  u_cop/neg_low_level_time_reg[3]/Q
                         net (fo=6, routed)           0.088    -0.325    u_cop/neg_low_level_time_reg__0[3]
    SLICE_X108Y67        LUT6 (Prop_lut6_I3_O)        0.045    -0.280 r  u_cop/neg_low_level_time[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    u_cop/p_0_in__5[7]
    SLICE_X108Y67        FDCE                                         r  u_cop/neg_low_level_time_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.897    -0.795    u_cop/CLK
    SLICE_X108Y67        FDCE                                         r  u_cop/neg_low_level_time_reg[7]/C
                         clock pessimism              0.254    -0.541    
    SLICE_X108Y67        FDCE (Hold_fdce_C_D)         0.120    -0.421    u_cop/neg_low_level_time_reg[7]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u_cop/neg_med_level_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/neg_med_level_time_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.209ns (75.134%)  route 0.069ns (24.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.629    -0.554    u_cop/CLK
    SLICE_X112Y68        FDCE                                         r  u_cop/neg_med_level_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y68        FDCE (Prop_fdce_C_Q)         0.164    -0.390 r  u_cop/neg_med_level_time_reg[1]/Q
                         net (fo=7, routed)           0.069    -0.321    u_cop/neg_med_level_time_reg__0[1]
    SLICE_X113Y68        LUT6 (Prop_lut6_I1_O)        0.045    -0.276 r  u_cop/neg_med_level_time[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    u_cop/p_0_in__4[5]
    SLICE_X113Y68        FDCE                                         r  u_cop/neg_med_level_time_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.899    -0.793    u_cop/CLK
    SLICE_X113Y68        FDCE                                         r  u_cop/neg_med_level_time_reg[5]/C
                         clock pessimism              0.252    -0.541    
    SLICE_X113Y68        FDCE (Hold_fdce_C_D)         0.092    -0.449    u_cop/neg_med_level_time_reg[5]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_cop/neg_low_level_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/neg_low_level_time_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.246ns (78.589%)  route 0.067ns (21.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.629    -0.554    u_cop/CLK
    SLICE_X108Y67        FDCE                                         r  u_cop/neg_low_level_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y67        FDCE (Prop_fdce_C_Q)         0.148    -0.406 r  u_cop/neg_low_level_time_reg[1]/Q
                         net (fo=7, routed)           0.067    -0.339    u_cop/neg_low_level_time_reg__0[1]
    SLICE_X108Y67        LUT6 (Prop_lut6_I1_O)        0.098    -0.241 r  u_cop/neg_low_level_time[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    u_cop/p_0_in__5[5]
    SLICE_X108Y67        FDCE                                         r  u_cop/neg_low_level_time_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.897    -0.795    u_cop/CLK
    SLICE_X108Y67        FDCE                                         r  u_cop/neg_low_level_time_reg[5]/C
                         clock pessimism              0.241    -0.554    
    SLICE_X108Y67        FDCE (Hold_fdce_C_D)         0.121    -0.433    u_cop/neg_low_level_time_reg[5]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_cop/neg_flag_btn2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/neg_delay_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.227ns (79.523%)  route 0.058ns (20.477%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.627    -0.556    u_cop/CLK
    SLICE_X110Y70        FDPE                                         r  u_cop/neg_flag_btn2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70        FDPE (Prop_fdpe_C_Q)         0.128    -0.428 f  u_cop/neg_flag_btn2_reg/Q
                         net (fo=1, routed)           0.058    -0.369    u_cop/neg_flag_btn2
    SLICE_X110Y70        LUT4 (Prop_lut4_I0_O)        0.099    -0.270 r  u_cop/neg_delay_flag_i_1/O
                         net (fo=1, routed)           0.000    -0.270    u_cop/neg_delay_flag_i_1_n_0
    SLICE_X110Y70        FDCE                                         r  u_cop/neg_delay_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.897    -0.795    u_cop/CLK
    SLICE_X110Y70        FDCE                                         r  u_cop/neg_delay_flag_reg/C
                         clock pessimism              0.239    -0.556    
    SLICE_X110Y70        FDCE (Hold_fdce_C_D)         0.091    -0.465    u_cop/neg_delay_flag_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 u_cop/pos_hig_level_time_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/pos_hig_level_time_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.227ns (77.690%)  route 0.065ns (22.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.627    -0.556    u_cop/CLK
    SLICE_X107Y69        FDCE                                         r  u_cop/pos_hig_level_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y69        FDCE (Prop_fdce_C_Q)         0.128    -0.428 r  u_cop/pos_hig_level_time_reg[3]/Q
                         net (fo=5, routed)           0.065    -0.363    u_cop/pos_hig_level_time_reg__0[3]
    SLICE_X107Y69        LUT6 (Prop_lut6_I4_O)        0.099    -0.264 r  u_cop/pos_hig_level_time[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    u_cop/p_0_in__0[5]
    SLICE_X107Y69        FDCE                                         r  u_cop/pos_hig_level_time_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.895    -0.797    u_cop/CLK
    SLICE_X107Y69        FDCE                                         r  u_cop/pos_hig_level_time_reg[5]/C
                         clock pessimism              0.241    -0.556    
    SLICE_X107Y69        FDCE (Hold_fdce_C_D)         0.092    -0.464    u_cop/pos_hig_level_time_reg[5]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_cop/pos_flag_btn1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/pos_delay_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.338%)  route 0.150ns (44.662%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.626    -0.557    u_cop/CLK
    SLICE_X113Y71        FDPE                                         r  u_cop/pos_flag_btn1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDPE (Prop_fdpe_C_Q)         0.141    -0.416 r  u_cop/pos_flag_btn1_reg/Q
                         net (fo=2, routed)           0.150    -0.266    u_cop/pos_flag_btn1
    SLICE_X112Y71        LUT4 (Prop_lut4_I1_O)        0.045    -0.221 r  u_cop/pos_delay_flag_i_1/O
                         net (fo=1, routed)           0.000    -0.221    u_cop/pos_delay_flag_i_1_n_0
    SLICE_X112Y71        FDCE                                         r  u_cop/pos_delay_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.896    -0.796    u_cop/CLK
    SLICE_X112Y71        FDCE                                         r  u_cop/pos_delay_flag_reg/C
                         clock pessimism              0.252    -0.544    
    SLICE_X112Y71        FDCE (Hold_fdce_C_D)         0.121    -0.423    u_cop/pos_delay_flag_reg
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 u_cop/pos_low_level_time_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/pos_low_level_time_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.151%)  route 0.164ns (46.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.628    -0.555    u_cop/CLK
    SLICE_X110Y69        FDCE                                         r  u_cop/pos_low_level_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y69        FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  u_cop/pos_low_level_time_reg[4]/Q
                         net (fo=5, routed)           0.164    -0.250    u_cop/pos_low_level_time_reg__0[4]
    SLICE_X112Y69        LUT6 (Prop_lut6_I0_O)        0.045    -0.205 r  u_cop/pos_low_level_time[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    u_cop/p_0_in__2[5]
    SLICE_X112Y69        FDCE                                         r  u_cop/pos_low_level_time_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.898    -0.794    u_cop/CLK
    SLICE_X112Y69        FDCE                                         r  u_cop/pos_low_level_time_reg[5]/C
                         clock pessimism              0.253    -0.541    
    SLICE_X112Y69        FDCE (Hold_fdce_C_D)         0.121    -0.420    u_cop/pos_low_level_time_reg[5]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 u_cop/neg_flag_btn1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/neg_flag_btn2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.873%)  route 0.166ns (54.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.626    -0.557    u_cop/CLK
    SLICE_X113Y71        FDPE                                         r  u_cop/neg_flag_btn1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDPE (Prop_fdpe_C_Q)         0.141    -0.416 r  u_cop/neg_flag_btn1_reg/Q
                         net (fo=2, routed)           0.166    -0.249    u_cop/neg_flag_btn1
    SLICE_X110Y70        FDPE                                         r  u_cop/neg_flag_btn2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.897    -0.795    u_cop/CLK
    SLICE_X110Y70        FDPE                                         r  u_cop/neg_flag_btn2_reg/C
                         clock pessimism              0.253    -0.542    
    SLICE_X110Y70        FDPE (Hold_fdpe_C_D)         0.075    -0.467    u_cop/neg_flag_btn2_reg
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 u_cop/neg_med_level_time_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/neg_med_level_time_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.213ns (62.949%)  route 0.125ns (37.051%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.629    -0.554    u_cop/CLK
    SLICE_X112Y68        FDCE                                         r  u_cop/neg_med_level_time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y68        FDCE (Prop_fdce_C_Q)         0.164    -0.390 r  u_cop/neg_med_level_time_reg[0]/Q
                         net (fo=8, routed)           0.125    -0.264    u_cop/neg_med_level_time_reg__0[0]
    SLICE_X113Y68        LUT5 (Prop_lut5_I3_O)        0.049    -0.215 r  u_cop/neg_med_level_time[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    u_cop/p_0_in__4[4]
    SLICE_X113Y68        FDCE                                         r  u_cop/neg_med_level_time_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.899    -0.793    u_cop/CLK
    SLICE_X113Y68        FDCE                                         r  u_cop/neg_med_level_time_reg[4]/C
                         clock pessimism              0.252    -0.541    
    SLICE_X113Y68        FDCE (Hold_fdce_C_D)         0.104    -0.437    u_cop/neg_med_level_time_reg[4]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 u_cop/neg_low_level_time_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/neg_low_level_time_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.258%)  route 0.170ns (47.742%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.629    -0.554    u_cop/CLK
    SLICE_X109Y67        FDCE                                         r  u_cop/neg_low_level_time_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDCE (Prop_fdce_C_Q)         0.141    -0.413 r  u_cop/neg_low_level_time_reg[3]/Q
                         net (fo=6, routed)           0.170    -0.243    u_cop/neg_low_level_time_reg__0[3]
    SLICE_X108Y67        LUT5 (Prop_lut5_I1_O)        0.045    -0.198 r  u_cop/neg_low_level_time[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    u_cop/p_0_in__5[6]
    SLICE_X108Y67        FDCE                                         r  u_cop/neg_low_level_time_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=105, routed)         0.897    -0.795    u_cop/CLK
    SLICE_X108Y67        FDCE                                         r  u_cop/neg_low_level_time_reg[6]/C
                         clock pessimism              0.254    -0.541    
    SLICE_X108Y67        FDCE (Hold_fdce_C_D)         0.121    -0.420    u_cop/neg_low_level_time_reg[6]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100m_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X110Y68    u_cop/add_neg_hig_level_time_flag_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X110Y67    u_cop/add_neg_low_level_time_flag_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X112Y67    u_cop/add_neg_med_level_time_flag_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X108Y69    u_cop/add_pos_hig_level_time_flag_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X110Y68    u_cop/add_pos_low_level_time_flag_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X109Y68    u_cop/add_pos_med_level_time_flag_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X112Y67    u_cop/da_data_reg[5]_lopt_replica/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X112Y67    u_cop/da_data_reg[5]_lopt_replica_2/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X108Y69    u_cop/add_pos_hig_level_time_flag_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X109Y68    u_cop/add_pos_med_level_time_flag_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X110Y70    u_cop/neg_delay_flag_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X111Y70    u_cop/neg_delay_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X111Y70    u_cop/neg_delay_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X111Y70    u_cop/neg_delay_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X111Y70    u_cop/neg_delay_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X111Y71    u_cop/neg_delay_reg[16]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X113Y71    u_cop/neg_flag_btn1_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X110Y70    u_cop/neg_flag_btn2_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X108Y69    u_cop/add_pos_hig_level_time_flag_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X109Y68    u_cop/add_pos_med_level_time_flag_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X107Y71    u_cop/neg_hig_level_time_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X107Y71    u_cop/neg_hig_level_time_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X109Y67    u_cop/neg_low_level_time_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X108Y67    u_cop/neg_low_level_time_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X109Y67    u_cop/neg_low_level_time_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X109Y67    u_cop/neg_low_level_time_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X109Y67    u_cop/neg_low_level_time_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X108Y67    u_cop/neg_low_level_time_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25m_clk_wiz_0
  To Clock:  clk_25m_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25m_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y16   u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18   u_ip_clk_wiz/u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



