Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Mon Jun 13 15:18:33 2016
| Host         : ilim-Lenovo-YOGA-700-14ISK running 64-bit Ubuntu 14.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z030-fbg676
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 342 register/latch pins with no clock driven by root clock pin: design_1_i/bus_doubler_0/inst/out_clk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.175        0.000                      0                16977        0.053        0.000                      0                16815        0.264        0.000                       0                  7476  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
channel_x_clk_p                    {0.000 15.384}       30.769          32.500          
  rx_mmcmout_x1                    {15.384 30.769}      30.769          32.500          
  rx_mmcmout_xs                    {2.198 4.396}        4.396           227.502         
clk_fpga_0                         {0.000 5.000}        10.000          100.000         
clk_fpga_1                         {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 12.302}       24.603          40.645          
  clk_out2_design_1_clk_wiz_0_0    {0.000 6.349}        12.698          78.750          
  clkfbout_design_1_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          
diff_clock_clk_p                   {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
channel_x_clk_p                                                                                                                                                                     10.384        0.000                       0                     1  
  rx_mmcmout_x1                         19.906        0.000                      0                 3002        0.084        0.000                      0                 2876       14.604        0.000                       0                  1508  
  rx_mmcmout_xs                                                                                                                                                                      2.796        0.000                       0                    56  
clk_fpga_0                               0.912        0.000                      0                 8826        0.053        0.000                      0                 8826        4.220        0.000                       0                  3709  
clk_fpga_1                                                                                                                                                                           8.400        0.000                       0                     1  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         10.231        0.000                      0                 3405        0.065        0.000                      0                 3369       11.522        0.000                       0                  1487  
  clk_out2_design_1_clk_wiz_0_0          0.175        0.000                      0                 1734        0.088        0.000                      0                 1734        5.569        0.000                       0                   708  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      2.633        0.000                       0                     3  
diff_clock_clk_p                                                                                                                                                                     0.264        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0       22.720        0.000                      0                    4        0.392        0.000                      0                    4  
**async_default**              clk_out2_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0       11.106        0.000                      0                    4        0.361        0.000                      0                    4  
**async_default**              rx_mmcmout_x1                  rx_mmcmout_x1                       28.511        0.000                      0                    2        0.507        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  channel_x_clk_p
  To Clock:  channel_x_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.384ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         channel_x_clk_p
Waveform(ns):       { 0.000 15.384 }
Period(ns):         30.769
Sources:            { channel_x_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         30.769      29.520     MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       30.769      69.231     MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         15.384      10.384     MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         15.384      10.384     MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         15.385      10.385     MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         15.385      10.385     MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  rx_mmcmout_x1
  To Clock:  rx_mmcmout_x1

Setup :            0  Failing Endpoints,  Worst Slack       19.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.604ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.906ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_2/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (MaxDelay Path 30.769ns)
  Data Path Delay:        10.488ns  (logic 0.651ns (6.207%)  route 9.837ns (93.793%))
  Logic Levels:           4  (LUT2=2 LUT3=2)
  Timing Exception:       MaxDelay Path 30.769ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y128                                     0.000     0.000 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
    SLICE_X32Y128        FDRE (Prop_fdre_C_Q)         0.308     0.308 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/Q
                         net (fo=8, routed)           1.030     1.338    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg_n_0
    SLICE_X28Y120        LUT3 (Prop_lut3_I2_O)        0.068     1.406 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcm_lckdps_INST_0/O
                         net (fo=4, routed)           0.628     2.034    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/reset
    SLICE_X29Y121        LUT2 (Prop_lut2_I1_O)        0.169     2.203 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/bitslip_finished_INST_0/O
                         net (fo=1, routed)           0.457     2.660    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx_mmcm_lckdpsbs[2]
    SLICE_X29Y121        LUT3 (Prop_lut3_I1_O)        0.053     2.713 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/data_locked_INST_0/O
                         net (fo=186, routed)         7.128     9.841    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ce
    SLICE_X8Y5           LUT2 (Prop_lut2_I1_O)        0.053     9.894 r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_2_ENARDEN_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.594    10.488    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_2_ENARDEN_cooolgate_en_sig_10
    RAMB18_X0Y0          RAMB18E1                                     r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         max delay                   30.769    30.769    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.375    30.394    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_2
  -------------------------------------------------------------------
                         required time                         30.394    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                 19.906    

Slack (MET) :             20.138ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        10.545ns  (logic 0.651ns (6.173%)  route 9.894ns (93.827%))
  Logic Levels:           4  (LUT2=1 LUT3=3)
  Clock Path Skew:        0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.311ns = ( 45.843 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.863ns = ( 14.521 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.378    14.521    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rxclk_div
    SLICE_X32Y128        FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y128        FDRE (Prop_fdre_C_Q)         0.308    14.829 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/Q
                         net (fo=8, routed)           1.030    15.859    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg_n_0
    SLICE_X28Y120        LUT3 (Prop_lut3_I2_O)        0.068    15.927 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcm_lckdps_INST_0/O
                         net (fo=4, routed)           0.628    16.555    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/reset
    SLICE_X29Y121        LUT2 (Prop_lut2_I1_O)        0.169    16.724 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/bitslip_finished_INST_0/O
                         net (fo=1, routed)           0.457    17.181    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx_mmcm_lckdpsbs[2]
    SLICE_X29Y121        LUT3 (Prop_lut3_I1_O)        0.053    17.234 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/data_locked_INST_0/O
                         net (fo=186, routed)         7.146    24.380    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ce
    SLICE_X4Y3           LUT3 (Prop_lut3_I1_O)        0.053    24.433 r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr[0]_i_1/O
                         net (fo=12, routed)          0.633    25.067    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr[0]_i_1_n_0
    SLICE_X2Y5           FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.605    45.843    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_clk
    SLICE_X2Y5           FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[10]/C
                         clock pessimism             -0.326    45.517    
                         clock uncertainty           -0.093    45.424    
    SLICE_X2Y5           FDRE (Setup_fdre_C_CE)      -0.219    45.205    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[10]
  -------------------------------------------------------------------
                         required time                         45.205    
                         arrival time                         -25.067    
  -------------------------------------------------------------------
                         slack                                 20.138    

Slack (MET) :             20.138ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        10.545ns  (logic 0.651ns (6.173%)  route 9.894ns (93.827%))
  Logic Levels:           4  (LUT2=1 LUT3=3)
  Clock Path Skew:        0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.311ns = ( 45.843 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.863ns = ( 14.521 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.378    14.521    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rxclk_div
    SLICE_X32Y128        FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y128        FDRE (Prop_fdre_C_Q)         0.308    14.829 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/Q
                         net (fo=8, routed)           1.030    15.859    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg_n_0
    SLICE_X28Y120        LUT3 (Prop_lut3_I2_O)        0.068    15.927 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcm_lckdps_INST_0/O
                         net (fo=4, routed)           0.628    16.555    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/reset
    SLICE_X29Y121        LUT2 (Prop_lut2_I1_O)        0.169    16.724 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/bitslip_finished_INST_0/O
                         net (fo=1, routed)           0.457    17.181    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx_mmcm_lckdpsbs[2]
    SLICE_X29Y121        LUT3 (Prop_lut3_I1_O)        0.053    17.234 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/data_locked_INST_0/O
                         net (fo=186, routed)         7.146    24.380    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ce
    SLICE_X4Y3           LUT3 (Prop_lut3_I1_O)        0.053    24.433 r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr[0]_i_1/O
                         net (fo=12, routed)          0.633    25.067    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr[0]_i_1_n_0
    SLICE_X2Y5           FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.605    45.843    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_clk
    SLICE_X2Y5           FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[11]/C
                         clock pessimism             -0.326    45.517    
                         clock uncertainty           -0.093    45.424    
    SLICE_X2Y5           FDRE (Setup_fdre_C_CE)      -0.219    45.205    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[11]
  -------------------------------------------------------------------
                         required time                         45.205    
                         arrival time                         -25.067    
  -------------------------------------------------------------------
                         slack                                 20.138    

Slack (MET) :             20.138ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        10.545ns  (logic 0.651ns (6.173%)  route 9.894ns (93.827%))
  Logic Levels:           4  (LUT2=1 LUT3=3)
  Clock Path Skew:        0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.311ns = ( 45.843 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.863ns = ( 14.521 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.378    14.521    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rxclk_div
    SLICE_X32Y128        FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y128        FDRE (Prop_fdre_C_Q)         0.308    14.829 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/Q
                         net (fo=8, routed)           1.030    15.859    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg_n_0
    SLICE_X28Y120        LUT3 (Prop_lut3_I2_O)        0.068    15.927 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcm_lckdps_INST_0/O
                         net (fo=4, routed)           0.628    16.555    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/reset
    SLICE_X29Y121        LUT2 (Prop_lut2_I1_O)        0.169    16.724 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/bitslip_finished_INST_0/O
                         net (fo=1, routed)           0.457    17.181    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx_mmcm_lckdpsbs[2]
    SLICE_X29Y121        LUT3 (Prop_lut3_I1_O)        0.053    17.234 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/data_locked_INST_0/O
                         net (fo=186, routed)         7.146    24.380    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ce
    SLICE_X4Y3           LUT3 (Prop_lut3_I1_O)        0.053    24.433 r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr[0]_i_1/O
                         net (fo=12, routed)          0.633    25.067    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr[0]_i_1_n_0
    SLICE_X2Y5           FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.605    45.843    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_clk
    SLICE_X2Y5           FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[8]/C
                         clock pessimism             -0.326    45.517    
                         clock uncertainty           -0.093    45.424    
    SLICE_X2Y5           FDRE (Setup_fdre_C_CE)      -0.219    45.205    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[8]
  -------------------------------------------------------------------
                         required time                         45.205    
                         arrival time                         -25.067    
  -------------------------------------------------------------------
                         slack                                 20.138    

Slack (MET) :             20.138ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        10.545ns  (logic 0.651ns (6.173%)  route 9.894ns (93.827%))
  Logic Levels:           4  (LUT2=1 LUT3=3)
  Clock Path Skew:        0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.311ns = ( 45.843 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.863ns = ( 14.521 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.378    14.521    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rxclk_div
    SLICE_X32Y128        FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y128        FDRE (Prop_fdre_C_Q)         0.308    14.829 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/Q
                         net (fo=8, routed)           1.030    15.859    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg_n_0
    SLICE_X28Y120        LUT3 (Prop_lut3_I2_O)        0.068    15.927 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcm_lckdps_INST_0/O
                         net (fo=4, routed)           0.628    16.555    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/reset
    SLICE_X29Y121        LUT2 (Prop_lut2_I1_O)        0.169    16.724 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/bitslip_finished_INST_0/O
                         net (fo=1, routed)           0.457    17.181    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx_mmcm_lckdpsbs[2]
    SLICE_X29Y121        LUT3 (Prop_lut3_I1_O)        0.053    17.234 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/data_locked_INST_0/O
                         net (fo=186, routed)         7.146    24.380    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ce
    SLICE_X4Y3           LUT3 (Prop_lut3_I1_O)        0.053    24.433 r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr[0]_i_1/O
                         net (fo=12, routed)          0.633    25.067    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr[0]_i_1_n_0
    SLICE_X2Y5           FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.605    45.843    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_clk
    SLICE_X2Y5           FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[9]/C
                         clock pessimism             -0.326    45.517    
                         clock uncertainty           -0.093    45.424    
    SLICE_X2Y5           FDRE (Setup_fdre_C_CE)      -0.219    45.205    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[9]
  -------------------------------------------------------------------
                         required time                         45.205    
                         arrival time                         -25.067    
  -------------------------------------------------------------------
                         slack                                 20.138    

Slack (MET) :             20.278ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        10.406ns  (logic 0.651ns (6.256%)  route 9.755ns (93.744%))
  Logic Levels:           4  (LUT2=1 LUT3=3)
  Clock Path Skew:        0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.311ns = ( 45.843 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.863ns = ( 14.521 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.378    14.521    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rxclk_div
    SLICE_X32Y128        FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y128        FDRE (Prop_fdre_C_Q)         0.308    14.829 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/Q
                         net (fo=8, routed)           1.030    15.859    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg_n_0
    SLICE_X28Y120        LUT3 (Prop_lut3_I2_O)        0.068    15.927 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcm_lckdps_INST_0/O
                         net (fo=4, routed)           0.628    16.555    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/reset
    SLICE_X29Y121        LUT2 (Prop_lut2_I1_O)        0.169    16.724 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/bitslip_finished_INST_0/O
                         net (fo=1, routed)           0.457    17.181    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx_mmcm_lckdpsbs[2]
    SLICE_X29Y121        LUT3 (Prop_lut3_I1_O)        0.053    17.234 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/data_locked_INST_0/O
                         net (fo=186, routed)         7.146    24.380    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ce
    SLICE_X4Y3           LUT3 (Prop_lut3_I1_O)        0.053    24.433 r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr[0]_i_1/O
                         net (fo=12, routed)          0.494    24.927    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr[0]_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.605    45.843    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_clk
    SLICE_X2Y4           FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[4]/C
                         clock pessimism             -0.326    45.517    
                         clock uncertainty           -0.093    45.424    
    SLICE_X2Y4           FDRE (Setup_fdre_C_CE)      -0.219    45.205    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[4]
  -------------------------------------------------------------------
                         required time                         45.205    
                         arrival time                         -24.927    
  -------------------------------------------------------------------
                         slack                                 20.278    

Slack (MET) :             20.278ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        10.406ns  (logic 0.651ns (6.256%)  route 9.755ns (93.744%))
  Logic Levels:           4  (LUT2=1 LUT3=3)
  Clock Path Skew:        0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.311ns = ( 45.843 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.863ns = ( 14.521 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.378    14.521    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rxclk_div
    SLICE_X32Y128        FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y128        FDRE (Prop_fdre_C_Q)         0.308    14.829 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/Q
                         net (fo=8, routed)           1.030    15.859    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg_n_0
    SLICE_X28Y120        LUT3 (Prop_lut3_I2_O)        0.068    15.927 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcm_lckdps_INST_0/O
                         net (fo=4, routed)           0.628    16.555    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/reset
    SLICE_X29Y121        LUT2 (Prop_lut2_I1_O)        0.169    16.724 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/bitslip_finished_INST_0/O
                         net (fo=1, routed)           0.457    17.181    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx_mmcm_lckdpsbs[2]
    SLICE_X29Y121        LUT3 (Prop_lut3_I1_O)        0.053    17.234 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/data_locked_INST_0/O
                         net (fo=186, routed)         7.146    24.380    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ce
    SLICE_X4Y3           LUT3 (Prop_lut3_I1_O)        0.053    24.433 r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr[0]_i_1/O
                         net (fo=12, routed)          0.494    24.927    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr[0]_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.605    45.843    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_clk
    SLICE_X2Y4           FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[5]/C
                         clock pessimism             -0.326    45.517    
                         clock uncertainty           -0.093    45.424    
    SLICE_X2Y4           FDRE (Setup_fdre_C_CE)      -0.219    45.205    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[5]
  -------------------------------------------------------------------
                         required time                         45.205    
                         arrival time                         -24.927    
  -------------------------------------------------------------------
                         slack                                 20.278    

Slack (MET) :             20.278ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        10.406ns  (logic 0.651ns (6.256%)  route 9.755ns (93.744%))
  Logic Levels:           4  (LUT2=1 LUT3=3)
  Clock Path Skew:        0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.311ns = ( 45.843 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.863ns = ( 14.521 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.378    14.521    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rxclk_div
    SLICE_X32Y128        FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y128        FDRE (Prop_fdre_C_Q)         0.308    14.829 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/Q
                         net (fo=8, routed)           1.030    15.859    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg_n_0
    SLICE_X28Y120        LUT3 (Prop_lut3_I2_O)        0.068    15.927 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcm_lckdps_INST_0/O
                         net (fo=4, routed)           0.628    16.555    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/reset
    SLICE_X29Y121        LUT2 (Prop_lut2_I1_O)        0.169    16.724 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/bitslip_finished_INST_0/O
                         net (fo=1, routed)           0.457    17.181    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx_mmcm_lckdpsbs[2]
    SLICE_X29Y121        LUT3 (Prop_lut3_I1_O)        0.053    17.234 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/data_locked_INST_0/O
                         net (fo=186, routed)         7.146    24.380    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ce
    SLICE_X4Y3           LUT3 (Prop_lut3_I1_O)        0.053    24.433 r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr[0]_i_1/O
                         net (fo=12, routed)          0.494    24.927    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr[0]_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.605    45.843    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_clk
    SLICE_X2Y4           FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[6]/C
                         clock pessimism             -0.326    45.517    
                         clock uncertainty           -0.093    45.424    
    SLICE_X2Y4           FDRE (Setup_fdre_C_CE)      -0.219    45.205    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[6]
  -------------------------------------------------------------------
                         required time                         45.205    
                         arrival time                         -24.927    
  -------------------------------------------------------------------
                         slack                                 20.278    

Slack (MET) :             20.278ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        10.406ns  (logic 0.651ns (6.256%)  route 9.755ns (93.744%))
  Logic Levels:           4  (LUT2=1 LUT3=3)
  Clock Path Skew:        0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.311ns = ( 45.843 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.863ns = ( 14.521 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.378    14.521    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rxclk_div
    SLICE_X32Y128        FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y128        FDRE (Prop_fdre_C_Q)         0.308    14.829 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/Q
                         net (fo=8, routed)           1.030    15.859    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg_n_0
    SLICE_X28Y120        LUT3 (Prop_lut3_I2_O)        0.068    15.927 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcm_lckdps_INST_0/O
                         net (fo=4, routed)           0.628    16.555    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/reset
    SLICE_X29Y121        LUT2 (Prop_lut2_I1_O)        0.169    16.724 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/bitslip_finished_INST_0/O
                         net (fo=1, routed)           0.457    17.181    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx_mmcm_lckdpsbs[2]
    SLICE_X29Y121        LUT3 (Prop_lut3_I1_O)        0.053    17.234 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/data_locked_INST_0/O
                         net (fo=186, routed)         7.146    24.380    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ce
    SLICE_X4Y3           LUT3 (Prop_lut3_I1_O)        0.053    24.433 r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr[0]_i_1/O
                         net (fo=12, routed)          0.494    24.927    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr[0]_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.605    45.843    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_clk
    SLICE_X2Y4           FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[7]/C
                         clock pessimism             -0.326    45.517    
                         clock uncertainty           -0.093    45.424    
    SLICE_X2Y4           FDRE (Setup_fdre_C_CE)      -0.219    45.205    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[7]
  -------------------------------------------------------------------
                         required time                         45.205    
                         arrival time                         -24.927    
  -------------------------------------------------------------------
                         slack                                 20.278    

Slack (MET) :             20.401ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        10.282ns  (logic 0.651ns (6.331%)  route 9.631ns (93.669%))
  Logic Levels:           4  (LUT2=1 LUT3=3)
  Clock Path Skew:        0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.311ns = ( 45.843 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.863ns = ( 14.521 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.378    14.521    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rxclk_div
    SLICE_X32Y128        FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y128        FDRE (Prop_fdre_C_Q)         0.308    14.829 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/Q
                         net (fo=8, routed)           1.030    15.859    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg_n_0
    SLICE_X28Y120        LUT3 (Prop_lut3_I2_O)        0.068    15.927 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcm_lckdps_INST_0/O
                         net (fo=4, routed)           0.628    16.555    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/reset
    SLICE_X29Y121        LUT2 (Prop_lut2_I1_O)        0.169    16.724 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/bitslip_finished_INST_0/O
                         net (fo=1, routed)           0.457    17.181    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx_mmcm_lckdpsbs[2]
    SLICE_X29Y121        LUT3 (Prop_lut3_I1_O)        0.053    17.234 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/data_locked_INST_0/O
                         net (fo=186, routed)         7.146    24.380    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ce
    SLICE_X4Y3           LUT3 (Prop_lut3_I1_O)        0.053    24.433 r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr[0]_i_1/O
                         net (fo=12, routed)          0.370    24.804    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr[0]_i_1_n_0
    SLICE_X2Y3           FDSE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.605    45.843    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_clk
    SLICE_X2Y3           FDSE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[0]/C
                         clock pessimism             -0.326    45.517    
                         clock uncertainty           -0.093    45.424    
    SLICE_X2Y3           FDSE (Setup_fdse_C_CE)      -0.219    45.205    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                         45.205    
                         arrival time                         -24.804    
  -------------------------------------------------------------------
                         slack                                 20.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/mdataoutc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.221%)  route 0.054ns (29.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.305ns = ( 15.689 - 15.384 ) 
    Source Clock Delay      (SCD):    0.106ns = ( 15.491 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.548    15.491    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/clk
    SLICE_X27Y115        FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/mdataoutc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y115        FDRE (Prop_fdre_C_Q)         0.100    15.591 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/mdataoutc_reg[6]/Q
                         net (fo=1, routed)           0.054    15.645    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/mdataoutc[6]
    SLICE_X26Y115        LUT3 (Prop_lut3_I0_O)        0.028    15.673 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000    15.673    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/data_out[6]_i_1_n_0
    SLICE_X26Y115        FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.752    15.689    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/clk
    SLICE_X26Y115        FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/data_out_reg[6]/C
                         clock pessimism             -0.188    15.502    
    SLICE_X26Y115        FDRE (Hold_fdre_C_D)         0.087    15.589    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                        -15.589    
                         arrival time                          15.673    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/sdataoutc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.837%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.410ns = ( 15.794 - 15.384 ) 
    Source Clock Delay      (SCD):    0.193ns = ( 15.578 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.635    15.578    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/clk
    SLICE_X9Y8           FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/sdataoutc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.100    15.678 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/sdataoutc_reg[2]/Q
                         net (fo=1, routed)           0.055    15.733    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/sdataoutc[2]
    SLICE_X8Y8           LUT3 (Prop_lut3_I1_O)        0.028    15.761 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000    15.761    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/data_out[2]_i_1_n_0
    SLICE_X8Y8           FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.857    15.794    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/clk
    SLICE_X8Y8           FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/data_out_reg[2]/C
                         clock pessimism             -0.206    15.589    
    SLICE_X8Y8           FDRE (Hold_fdre_C_D)         0.087    15.676    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                        -15.676    
                         arrival time                          15.761    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/mdataoutc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.837%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.410ns = ( 15.794 - 15.384 ) 
    Source Clock Delay      (SCD):    0.193ns = ( 15.578 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.635    15.578    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/clk
    SLICE_X9Y8           FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/mdataoutc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.100    15.678 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/mdataoutc_reg[6]/Q
                         net (fo=1, routed)           0.055    15.733    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/mdataoutc[6]
    SLICE_X8Y8           LUT3 (Prop_lut3_I0_O)        0.028    15.761 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000    15.761    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/data_out[6]_i_1_n_0
    SLICE_X8Y8           FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.857    15.794    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/clk
    SLICE_X8Y8           FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/data_out_reg[6]/C
                         clock pessimism             -0.206    15.589    
    SLICE_X8Y8           FDRE (Hold_fdre_C_D)         0.087    15.676    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                        -15.676    
                         arrival time                          15.761    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/pd_hold_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/pd_hold_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.837%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.412ns = ( 15.796 - 15.384 ) 
    Source Clock Delay      (SCD):    0.195ns = ( 15.580 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.637    15.580    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/clk
    SLICE_X11Y0          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/pd_hold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.100    15.680 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/pd_hold_reg[4]/Q
                         net (fo=1, routed)           0.055    15.735    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/p_0_in1_in[5]
    SLICE_X10Y0          LUT5 (Prop_lut5_I0_O)        0.028    15.763 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/pd_hold[5]_i_1/O
                         net (fo=1, routed)           0.000    15.763    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/pd_hold[5]_i_1_n_0
    SLICE_X10Y0          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/pd_hold_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.859    15.796    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/clk
    SLICE_X10Y0          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/pd_hold_reg[5]/C
                         clock pessimism             -0.206    15.591    
    SLICE_X10Y0          FDRE (Hold_fdre_C_D)         0.087    15.678    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/pd_hold_reg[5]
  -------------------------------------------------------------------
                         required time                        -15.678    
                         arrival time                          15.763    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/sdataoutc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.837%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.305ns = ( 15.689 - 15.384 ) 
    Source Clock Delay      (SCD):    0.106ns = ( 15.491 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.548    15.491    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/clk
    SLICE_X27Y115        FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/sdataoutc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y115        FDRE (Prop_fdre_C_Q)         0.100    15.591 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/sdataoutc_reg[2]/Q
                         net (fo=1, routed)           0.055    15.646    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/sdataoutc[2]
    SLICE_X26Y115        LUT3 (Prop_lut3_I1_O)        0.028    15.674 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000    15.674    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/data_out[2]_i_1_n_0
    SLICE_X26Y115        FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.752    15.689    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/clk
    SLICE_X26Y115        FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/data_out_reg[2]/C
                         clock pessimism             -0.188    15.502    
    SLICE_X26Y115        FDRE (Hold_fdre_C_D)         0.087    15.589    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[0].dc_inst/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                        -15.589    
                         arrival time                          15.674    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/sdataoutc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.458%)  route 0.056ns (30.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.299ns = ( 15.683 - 15.384 ) 
    Source Clock Delay      (SCD):    0.101ns = ( 15.486 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.543    15.486    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/clk
    SLICE_X31Y127        FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/sdataoutc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y127        FDRE (Prop_fdre_C_Q)         0.100    15.586 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/sdataoutc_reg[4]/Q
                         net (fo=1, routed)           0.056    15.642    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/sdataoutc[4]
    SLICE_X30Y127        LUT3 (Prop_lut3_I1_O)        0.028    15.670 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/data_out[4]_i_1/O
                         net (fo=1, routed)           0.000    15.670    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/data_out[4]_i_1_n_0
    SLICE_X30Y127        FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.746    15.683    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/clk
    SLICE_X30Y127        FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/data_out_reg[4]/C
                         clock pessimism             -0.187    15.497    
    SLICE_X30Y127        FDRE (Hold_fdre_C_D)         0.087    15.584    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/loop3[2].dc_inst/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                        -15.584    
                         arrival time                          15.670    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[39]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.269ns  (logic 0.118ns (43.811%)  route 0.151ns (56.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.410ns = ( 15.794 - 15.384 ) 
    Source Clock Delay      (SCD):    0.193ns = ( 15.578 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.635    15.578    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/clk
    SLICE_X8Y7           FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.118    15.696 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/data_out_reg[3]/Q
                         net (fo=1, routed)           0.151    15.847    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_data[39]
    SLICE_X8Y9           SRL16E                                       r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[39]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.857    15.794    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_in_clk
    SLICE_X8Y9           SRL16E                                       r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[39]_srl2/CLK
                         clock pessimism             -0.203    15.592    
    SLICE_X8Y9           SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    15.746    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[39]_srl2
  -------------------------------------------------------------------
                         required time                        -15.746    
                         arrival time                          15.847    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/req_wr_dom_1_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/req_wr_dom_2_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.444ns = ( 15.828 - 15.384 ) 
    Source Clock Delay      (SCD):    0.227ns = ( 15.612 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.669    15.612    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_clk
    SLICE_X1Y0           FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/req_wr_dom_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.100    15.712 r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/req_wr_dom_1_reg/Q
                         net (fo=1, routed)           0.055    15.767    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/req_wr_dom_1
    SLICE_X1Y0           FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/req_wr_dom_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.891    15.828    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_clk
    SLICE_X1Y0           FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/req_wr_dom_2_reg/C
                         clock pessimism             -0.217    15.612    
    SLICE_X1Y0           FDRE (Hold_fdre_C_D)         0.047    15.659    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/req_wr_dom_2_reg
  -------------------------------------------------------------------
                         required time                        -15.659    
                         arrival time                          15.767    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_wr_1_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_wr_2_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.442ns = ( 15.826 - 15.384 ) 
    Source Clock Delay      (SCD):    0.225ns = ( 15.610 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.667    15.610    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_clk
    SLICE_X7Y4           FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_wr_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.100    15.710 r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_wr_1_reg/Q
                         net (fo=1, routed)           0.055    15.765    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_wr_1
    SLICE_X7Y4           FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_wr_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.889    15.826    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_clk
    SLICE_X7Y4           FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_wr_2_reg/C
                         clock pessimism             -0.217    15.610    
    SLICE_X7Y4           FDRE (Hold_fdre_C_D)         0.047    15.657    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_wr_2_reg
  -------------------------------------------------------------------
                         required time                        -15.657    
                         arrival time                          15.765    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/sdataoutc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.245%)  route 0.104ns (44.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.410ns = ( 15.794 - 15.384 ) 
    Source Clock Delay      (SCD):    0.193ns = ( 15.578 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.635    15.578    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/clk
    SLICE_X9Y9           FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/sdataoutc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.100    15.678 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/sdataoutc_reg[5]/Q
                         net (fo=1, routed)           0.104    15.781    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/sdataoutc[5]
    SLICE_X10Y9          LUT3 (Prop_lut3_I1_O)        0.028    15.809 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/data_out[5]_i_1/O
                         net (fo=1, routed)           0.000    15.809    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/data_out[5]_i_1_n_0
    SLICE_X10Y9          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.857    15.794    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/clk
    SLICE_X10Y9          FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/data_out_reg[5]/C
                         clock pessimism             -0.183    15.612    
    SLICE_X10Y9          FDRE (Hold_fdre_C_D)         0.087    15.699    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                        -15.699    
                         arrival time                          15.809    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_mmcmout_x1
Waveform(ns):       { 15.384 30.769 }
Period(ns):         30.769
Sources:            { design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK   n/a            2.183         30.769      28.586     RAMB36_X0Y1      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK   n/a            2.183         30.769      28.586     RAMB36_X0Y2      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK   n/a            2.183         30.769      28.586     RAMB18_X0Y0      design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_2/CLKARDCLK
Min Period        n/a     IDELAYE2/C           n/a            2.000         30.769      28.769     IDELAY_X0Y74     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/idelay_cm/C
Min Period        n/a     IDELAYE2/C           n/a            2.000         30.769      28.769     IDELAY_X0Y58     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].idelay_m/C
Min Period        n/a     IDELAYE2/C           n/a            2.000         30.769      28.769     IDELAY_X0Y57     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].idelay_s/C
Min Period        n/a     IDELAYE2/C           n/a            2.000         30.769      28.769     IDELAY_X0Y56     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].idelay_m/C
Min Period        n/a     IDELAYE2/C           n/a            2.000         30.769      28.769     IDELAY_X0Y55     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].idelay_s/C
Min Period        n/a     IDELAYE2/C           n/a            2.000         30.769      28.769     IDELAY_X0Y52     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].idelay_m/C
Min Period        n/a     IDELAYE2/C           n/a            2.000         30.769      28.769     IDELAY_X0Y51     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].idelay_s/C
Max Period        n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       30.769      69.231     MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBIN
Max Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       30.769      182.591    MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X10Y46     design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X12Y45     design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X12Y45     design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[11]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X12Y45     design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[12]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X12Y45     design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[13]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X12Y45     design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[14]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X12Y45     design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[15]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X18Y42     design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[16]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X18Y42     design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[17]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X18Y42     design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[18]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X12Y45     design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X12Y45     design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[11]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X12Y45     design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[12]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X12Y45     design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[13]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X12Y45     design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[14]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X12Y45     design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[15]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X8Y9       design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[32]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X8Y9       design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[33]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X8Y9       design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[34]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780         15.384      14.604     SLICE_X8Y9       design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[35]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_mmcmout_xs
  To Clock:  rx_mmcmout_xs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.796ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_mmcmout_xs
Waveform(ns):       { 2.198 4.396 }
Period(ns):         4.396
Sources:            { design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         4.396       2.796      BUFGCTRL_X0Y1    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_xn/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         4.396       3.147      ILOGIC_X0Y74     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/iserdes_cm/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         4.396       3.147      ILOGIC_X0Y74     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/iserdes_cm/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         4.396       3.147      ILOGIC_X0Y58     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].iserdes_m/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         4.396       3.147      ILOGIC_X0Y58     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].iserdes_m/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         4.396       3.147      ILOGIC_X0Y57     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].iserdes_s/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         4.396       3.147      ILOGIC_X0Y57     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].iserdes_s/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         4.396       3.147      ILOGIC_X0Y56     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].iserdes_m/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         4.396       3.147      ILOGIC_X0Y56     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].iserdes_m/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         4.396       3.147      ILOGIC_X0Y55     design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].iserdes_s/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.396       208.964    MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[3].bram_wrdata_int_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.642ns  (logic 1.440ns (16.664%)  route 7.202ns (83.336%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.414ns = ( 12.414 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.456     2.512    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     3.846 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.489     5.335    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/S_WVALID
    SLICE_X39Y156        LUT6 (Prop_lut6_I0_O)        0.053     5.388 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/M_WVALID[1]_INST_0/O
                         net (fo=11, routed)          0.417     5.806    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/AXI_WVALID
    SLICE_X42Y158        LUT4 (Prop_lut4_I3_O)        0.053     5.859 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_2/O
                         net (fo=36, routed)          5.295    11.154    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld
    SLICE_X89Y174        FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[3].bram_wrdata_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.398    12.414    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/S_AXI_AClk
    SLICE_X89Y174        FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[3].bram_wrdata_int_reg[3]/C
                         clock pessimism              0.050    12.464    
                         clock uncertainty           -0.154    12.310    
    SLICE_X89Y174        FDRE (Setup_fdre_C_CE)      -0.244    12.066    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[3].bram_wrdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         12.066    
                         arrival time                         -11.154    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.346ns  (logic 2.216ns (26.552%)  route 6.130ns (73.448%))
  Logic Levels:           10  (LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.418ns = ( 12.418 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.456     2.512    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[20])
                                                      1.438     3.950 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[20]
                         net (fo=5, routed)           0.714     4.664    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/A[18]
    SLICE_X27Y145        LUT6 (Prop_lut6_I3_O)        0.053     4.717 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst_i_1/O
                         net (fo=1, routed)           0.552     5.269    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/S
    SLICE_X27Y146        LUT2 (Prop_lut2_I1_O)        0.066     5.335 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/COUT_INST_0/O
                         net (fo=1, routed)           0.372     5.706    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[4].compare_inst/CIN
    SLICE_X28Y148        LUT2 (Prop_lut2_I0_O)        0.168     5.874 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[4].compare_inst/COUT_INST_0/O
                         net (fo=4, routed)           0.571     6.446    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/TARGET_ENC[2]
    SLICE_X29Y149        LUT5 (Prop_lut5_I4_O)        0.053     6.499 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/MATCH_INST_0/O
                         net (fo=10, routed)          0.436     6.935    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_ATARGET_HOT[5]
    SLICE_X29Y150        LUT2 (Prop_lut2_I1_O)        0.056     6.991 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_1/O
                         net (fo=16, routed)          0.863     7.854    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_1_n_0
    SLICE_X27Y142        LUT6 (Prop_lut6_I3_O)        0.170     8.024 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_21/O
                         net (fo=1, routed)           0.411     8.435    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_21_n_0
    SLICE_X28Y142        LUT4 (Prop_lut4_I2_O)        0.053     8.488 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_3/O
                         net (fo=1, routed)           0.460     8.948    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_3_n_0
    SLICE_X29Y144        LUT6 (Prop_lut6_I2_O)        0.053     9.001 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0/O
                         net (fo=1, routed)           0.418     9.419    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/S_VALID_QUAL[0]
    SLICE_X29Y146        LUT3 (Prop_lut3_I0_O)        0.053     9.472 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_4/O
                         net (fo=3, routed)           0.891    10.363    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_4_n_0
    SLICE_X42Y155        LUT5 (Prop_lut5_I4_O)        0.053    10.416 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[5]_i_1/O
                         net (fo=6, routed)           0.442    10.858    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[5]_i_1_n_0
    SLICE_X43Y155        FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.402    12.418    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/ACLK
    SLICE_X43Y155        FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3]/C
                         clock pessimism              0.050    12.468    
                         clock uncertainty           -0.154    12.314    
    SLICE_X43Y155        FDRE (Setup_fdre_C_CE)      -0.244    12.070    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                         -10.858    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.346ns  (logic 2.216ns (26.552%)  route 6.130ns (73.448%))
  Logic Levels:           10  (LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.418ns = ( 12.418 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.456     2.512    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[20])
                                                      1.438     3.950 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[20]
                         net (fo=5, routed)           0.714     4.664    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/A[18]
    SLICE_X27Y145        LUT6 (Prop_lut6_I3_O)        0.053     4.717 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst_i_1/O
                         net (fo=1, routed)           0.552     5.269    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/S
    SLICE_X27Y146        LUT2 (Prop_lut2_I1_O)        0.066     5.335 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/COUT_INST_0/O
                         net (fo=1, routed)           0.372     5.706    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[4].compare_inst/CIN
    SLICE_X28Y148        LUT2 (Prop_lut2_I0_O)        0.168     5.874 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[4].compare_inst/COUT_INST_0/O
                         net (fo=4, routed)           0.571     6.446    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/TARGET_ENC[2]
    SLICE_X29Y149        LUT5 (Prop_lut5_I4_O)        0.053     6.499 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/MATCH_INST_0/O
                         net (fo=10, routed)          0.436     6.935    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_ATARGET_HOT[5]
    SLICE_X29Y150        LUT2 (Prop_lut2_I1_O)        0.056     6.991 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_1/O
                         net (fo=16, routed)          0.863     7.854    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_1_n_0
    SLICE_X27Y142        LUT6 (Prop_lut6_I3_O)        0.170     8.024 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_21/O
                         net (fo=1, routed)           0.411     8.435    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_21_n_0
    SLICE_X28Y142        LUT4 (Prop_lut4_I2_O)        0.053     8.488 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_3/O
                         net (fo=1, routed)           0.460     8.948    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_3_n_0
    SLICE_X29Y144        LUT6 (Prop_lut6_I2_O)        0.053     9.001 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0/O
                         net (fo=1, routed)           0.418     9.419    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/S_VALID_QUAL[0]
    SLICE_X29Y146        LUT3 (Prop_lut3_I0_O)        0.053     9.472 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_4/O
                         net (fo=3, routed)           0.891    10.363    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_4_n_0
    SLICE_X42Y155        LUT5 (Prop_lut5_I4_O)        0.053    10.416 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[5]_i_1/O
                         net (fo=6, routed)           0.442    10.858    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[5]_i_1_n_0
    SLICE_X43Y155        FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.402    12.418    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/ACLK
    SLICE_X43Y155        FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[4]/C
                         clock pessimism              0.050    12.468    
                         clock uncertainty           -0.154    12.314    
    SLICE_X43Y155        FDRE (Setup_fdre_C_CE)      -0.244    12.070    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[4]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                         -10.858    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.346ns  (logic 2.216ns (26.552%)  route 6.130ns (73.448%))
  Logic Levels:           10  (LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.418ns = ( 12.418 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.456     2.512    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[20])
                                                      1.438     3.950 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[20]
                         net (fo=5, routed)           0.714     4.664    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/A[18]
    SLICE_X27Y145        LUT6 (Prop_lut6_I3_O)        0.053     4.717 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst_i_1/O
                         net (fo=1, routed)           0.552     5.269    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/S
    SLICE_X27Y146        LUT2 (Prop_lut2_I1_O)        0.066     5.335 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/COUT_INST_0/O
                         net (fo=1, routed)           0.372     5.706    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[4].compare_inst/CIN
    SLICE_X28Y148        LUT2 (Prop_lut2_I0_O)        0.168     5.874 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[4].compare_inst/COUT_INST_0/O
                         net (fo=4, routed)           0.571     6.446    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/TARGET_ENC[2]
    SLICE_X29Y149        LUT5 (Prop_lut5_I4_O)        0.053     6.499 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/MATCH_INST_0/O
                         net (fo=10, routed)          0.436     6.935    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_ATARGET_HOT[5]
    SLICE_X29Y150        LUT2 (Prop_lut2_I1_O)        0.056     6.991 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_1/O
                         net (fo=16, routed)          0.863     7.854    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_1_n_0
    SLICE_X27Y142        LUT6 (Prop_lut6_I3_O)        0.170     8.024 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_21/O
                         net (fo=1, routed)           0.411     8.435    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_21_n_0
    SLICE_X28Y142        LUT4 (Prop_lut4_I2_O)        0.053     8.488 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_3/O
                         net (fo=1, routed)           0.460     8.948    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_3_n_0
    SLICE_X29Y144        LUT6 (Prop_lut6_I2_O)        0.053     9.001 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0/O
                         net (fo=1, routed)           0.418     9.419    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/S_VALID_QUAL[0]
    SLICE_X29Y146        LUT3 (Prop_lut3_I0_O)        0.053     9.472 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_4/O
                         net (fo=3, routed)           0.891    10.363    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_4_n_0
    SLICE_X42Y155        LUT5 (Prop_lut5_I4_O)        0.053    10.416 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[5]_i_1/O
                         net (fo=6, routed)           0.442    10.858    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[5]_i_1_n_0
    SLICE_X43Y155        FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.402    12.418    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/ACLK
    SLICE_X43Y155        FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[5]/C
                         clock pessimism              0.050    12.468    
                         clock uncertainty           -0.154    12.314    
    SLICE_X43Y155        FDRE (Setup_fdre_C_CE)      -0.244    12.070    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[5]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                         -10.858    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.399ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[23].bram_wrdata_int_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.168ns  (logic 1.440ns (17.629%)  route 6.728ns (82.371%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.427ns = ( 12.427 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.456     2.512    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     3.846 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.489     5.335    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/S_WVALID
    SLICE_X39Y156        LUT6 (Prop_lut6_I0_O)        0.053     5.388 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/M_WVALID[1]_INST_0/O
                         net (fo=11, routed)          0.417     5.806    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/AXI_WVALID
    SLICE_X42Y158        LUT4 (Prop_lut4_I3_O)        0.053     5.859 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_2/O
                         net (fo=36, routed)          4.822    10.680    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld
    SLICE_X91Y161        FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[23].bram_wrdata_int_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.411    12.427    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/S_AXI_AClk
    SLICE_X91Y161        FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[23].bram_wrdata_int_reg[23]/C
                         clock pessimism              0.050    12.477    
                         clock uncertainty           -0.154    12.323    
    SLICE_X91Y161        FDRE (Setup_fdre_C_CE)      -0.244    12.079    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[23].bram_wrdata_int_reg[23]
  -------------------------------------------------------------------
                         required time                         12.079    
                         arrival time                         -10.680    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.399ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.159ns  (logic 2.216ns (27.160%)  route 5.943ns (72.840%))
  Logic Levels:           10  (LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.418ns = ( 12.418 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.456     2.512    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[20])
                                                      1.438     3.950 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[20]
                         net (fo=5, routed)           0.714     4.664    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/A[18]
    SLICE_X27Y145        LUT6 (Prop_lut6_I3_O)        0.053     4.717 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst_i_1/O
                         net (fo=1, routed)           0.552     5.269    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/S
    SLICE_X27Y146        LUT2 (Prop_lut2_I1_O)        0.066     5.335 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/COUT_INST_0/O
                         net (fo=1, routed)           0.372     5.706    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[4].compare_inst/CIN
    SLICE_X28Y148        LUT2 (Prop_lut2_I0_O)        0.168     5.874 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[4].compare_inst/COUT_INST_0/O
                         net (fo=4, routed)           0.571     6.446    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/TARGET_ENC[2]
    SLICE_X29Y149        LUT5 (Prop_lut5_I4_O)        0.053     6.499 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/MATCH_INST_0/O
                         net (fo=10, routed)          0.436     6.935    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_ATARGET_HOT[5]
    SLICE_X29Y150        LUT2 (Prop_lut2_I1_O)        0.056     6.991 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_1/O
                         net (fo=16, routed)          0.863     7.854    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_1_n_0
    SLICE_X27Y142        LUT6 (Prop_lut6_I3_O)        0.170     8.024 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_21/O
                         net (fo=1, routed)           0.411     8.435    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_21_n_0
    SLICE_X28Y142        LUT4 (Prop_lut4_I2_O)        0.053     8.488 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_3/O
                         net (fo=1, routed)           0.460     8.948    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_3_n_0
    SLICE_X29Y144        LUT6 (Prop_lut6_I2_O)        0.053     9.001 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0/O
                         net (fo=1, routed)           0.418     9.419    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/S_VALID_QUAL[0]
    SLICE_X29Y146        LUT3 (Prop_lut3_I0_O)        0.053     9.472 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_4/O
                         net (fo=3, routed)           0.891    10.363    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_4_n_0
    SLICE_X42Y155        LUT5 (Prop_lut5_I4_O)        0.053    10.416 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[5]_i_1/O
                         net (fo=6, routed)           0.255    10.671    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[5]_i_1_n_0
    SLICE_X43Y156        FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.402    12.418    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/ACLK
    SLICE_X43Y156        FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/C
                         clock pessimism              0.050    12.468    
                         clock uncertainty           -0.154    12.314    
    SLICE_X43Y156        FDRE (Setup_fdre_C_CE)      -0.244    12.070    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                         -10.671    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.399ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.159ns  (logic 2.216ns (27.160%)  route 5.943ns (72.840%))
  Logic Levels:           10  (LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.418ns = ( 12.418 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.456     2.512    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[20])
                                                      1.438     3.950 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[20]
                         net (fo=5, routed)           0.714     4.664    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/A[18]
    SLICE_X27Y145        LUT6 (Prop_lut6_I3_O)        0.053     4.717 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst_i_1/O
                         net (fo=1, routed)           0.552     5.269    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/S
    SLICE_X27Y146        LUT2 (Prop_lut2_I1_O)        0.066     5.335 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/COUT_INST_0/O
                         net (fo=1, routed)           0.372     5.706    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[4].compare_inst/CIN
    SLICE_X28Y148        LUT2 (Prop_lut2_I0_O)        0.168     5.874 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[4].compare_inst/COUT_INST_0/O
                         net (fo=4, routed)           0.571     6.446    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/TARGET_ENC[2]
    SLICE_X29Y149        LUT5 (Prop_lut5_I4_O)        0.053     6.499 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/MATCH_INST_0/O
                         net (fo=10, routed)          0.436     6.935    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_ATARGET_HOT[5]
    SLICE_X29Y150        LUT2 (Prop_lut2_I1_O)        0.056     6.991 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_1/O
                         net (fo=16, routed)          0.863     7.854    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_1_n_0
    SLICE_X27Y142        LUT6 (Prop_lut6_I3_O)        0.170     8.024 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_21/O
                         net (fo=1, routed)           0.411     8.435    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_21_n_0
    SLICE_X28Y142        LUT4 (Prop_lut4_I2_O)        0.053     8.488 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_3/O
                         net (fo=1, routed)           0.460     8.948    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_3_n_0
    SLICE_X29Y144        LUT6 (Prop_lut6_I2_O)        0.053     9.001 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0/O
                         net (fo=1, routed)           0.418     9.419    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/S_VALID_QUAL[0]
    SLICE_X29Y146        LUT3 (Prop_lut3_I0_O)        0.053     9.472 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_4/O
                         net (fo=3, routed)           0.891    10.363    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_4_n_0
    SLICE_X42Y155        LUT5 (Prop_lut5_I4_O)        0.053    10.416 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[5]_i_1/O
                         net (fo=6, routed)           0.255    10.671    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[5]_i_1_n_0
    SLICE_X43Y156        FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.402    12.418    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/ACLK
    SLICE_X43Y156        FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/C
                         clock pessimism              0.050    12.468    
                         clock uncertainty           -0.154    12.314    
    SLICE_X43Y156        FDRE (Setup_fdre_C_CE)      -0.244    12.070    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                         -10.671    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.399ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.159ns  (logic 2.216ns (27.160%)  route 5.943ns (72.840%))
  Logic Levels:           10  (LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.418ns = ( 12.418 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.456     2.512    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[20])
                                                      1.438     3.950 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[20]
                         net (fo=5, routed)           0.714     4.664    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/A[18]
    SLICE_X27Y145        LUT6 (Prop_lut6_I3_O)        0.053     4.717 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst_i_1/O
                         net (fo=1, routed)           0.552     5.269    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/S
    SLICE_X27Y146        LUT2 (Prop_lut2_I1_O)        0.066     5.335 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/COUT_INST_0/O
                         net (fo=1, routed)           0.372     5.706    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[4].compare_inst/CIN
    SLICE_X28Y148        LUT2 (Prop_lut2_I0_O)        0.168     5.874 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[4].compare_inst/COUT_INST_0/O
                         net (fo=4, routed)           0.571     6.446    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/TARGET_ENC[2]
    SLICE_X29Y149        LUT5 (Prop_lut5_I4_O)        0.053     6.499 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/MATCH_INST_0/O
                         net (fo=10, routed)          0.436     6.935    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_ATARGET_HOT[5]
    SLICE_X29Y150        LUT2 (Prop_lut2_I1_O)        0.056     6.991 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_1/O
                         net (fo=16, routed)          0.863     7.854    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[56]_i_1_n_0
    SLICE_X27Y142        LUT6 (Prop_lut6_I3_O)        0.170     8.024 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_21/O
                         net (fo=1, routed)           0.411     8.435    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_21_n_0
    SLICE_X28Y142        LUT4 (Prop_lut4_I2_O)        0.053     8.488 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_3/O
                         net (fo=1, routed)           0.460     8.948    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0_i_3_n_0
    SLICE_X29Y144        LUT6 (Prop_lut6_I2_O)        0.053     9.001 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/M_AVALID_QUAL_INST_0/O
                         net (fo=1, routed)           0.418     9.419    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/S_VALID_QUAL[0]
    SLICE_X29Y146        LUT3 (Prop_lut3_I0_O)        0.053     9.472 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_4/O
                         net (fo=3, routed)           0.891    10.363    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_4_n_0
    SLICE_X42Y155        LUT5 (Prop_lut5_I4_O)        0.053    10.416 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[5]_i_1/O
                         net (fo=6, routed)           0.255    10.671    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[5]_i_1_n_0
    SLICE_X43Y156        FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.402    12.418    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/ACLK
    SLICE_X43Y156        FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]/C
                         clock pessimism              0.050    12.468    
                         clock uncertainty           -0.154    12.314    
    SLICE_X43Y156        FDRE (Setup_fdre_C_CE)      -0.244    12.070    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                         -10.671    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.569ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.986ns  (logic 2.222ns (27.822%)  route 5.764ns (72.178%))
  Logic Levels:           10  (LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.416ns = ( 12.416 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.456     2.512    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[19])
                                                      1.447     3.959 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[19]
                         net (fo=5, routed)           0.856     4.815    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/A[17]
    SLICE_X26Y148        LUT4 (Prop_lut4_I2_O)        0.053     4.868 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[2].compare_inst_i_1/O
                         net (fo=1, routed)           0.606     5.474    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/CIN
    SLICE_X27Y148        LUT2 (Prop_lut2_I0_O)        0.064     5.538 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/COUT_INST_0/O
                         net (fo=1, routed)           0.451     5.989    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[4].compare_inst/CIN
    SLICE_X27Y150        LUT2 (Prop_lut2_I0_O)        0.172     6.161 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[4].compare_inst/COUT_INST_0/O
                         net (fo=4, routed)           0.709     6.871    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/TARGET_ENC[2]
    SLICE_X31Y156        LUT5 (Prop_lut5_I4_O)        0.168     7.039 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/MATCH_INST_0/O
                         net (fo=10, routed)          0.489     7.528    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/M_ATARGET_HOT[5]
    SLICE_X33Y156        LUT2 (Prop_lut2_I1_O)        0.053     7.581 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/M_ATARGET_ENC[0]_INST_0/O
                         net (fo=18, routed)          0.578     8.158    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/M_ATARGET_ENC[0]
    SLICE_X31Y156        LUT6 (Prop_lut6_I3_O)        0.053     8.211 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/M_AVALID_QUAL_INST_0_i_21/O
                         net (fo=1, routed)           0.315     8.526    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/M_AVALID_QUAL_INST_0_i_21_n_0
    SLICE_X30Y156        LUT4 (Prop_lut4_I2_O)        0.053     8.579 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/M_AVALID_QUAL_INST_0_i_3/O
                         net (fo=1, routed)           0.708     9.287    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/M_AVALID_QUAL_INST_0_i_3_n_0
    SLICE_X31Y161        LUT6 (Prop_lut6_I2_O)        0.053     9.340 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/M_AVALID_QUAL_INST_0/O
                         net (fo=1, routed)           0.408     9.748    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/S_VALID_QUAL[0]
    SLICE_X37Y161        LUT3 (Prop_lut3_I0_O)        0.053     9.801 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.s_ready_i[0]_i_4/O
                         net (fo=3, routed)           0.244    10.045    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.s_ready_i[0]_i_4_n_0
    SLICE_X39Y161        LUT5 (Prop_lut5_I4_O)        0.053    10.098 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[5]_i_1/O
                         net (fo=6, routed)           0.401    10.498    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[5]_i_1_n_0
    SLICE_X39Y162        FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.400    12.416    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/ACLK
    SLICE_X39Y162        FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]/C
                         clock pessimism              0.050    12.466    
                         clock uncertainty           -0.154    12.312    
    SLICE_X39Y162        FDRE (Setup_fdre_C_CE)      -0.244    12.068    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.068    
                         arrival time                         -10.498    
  -------------------------------------------------------------------
                         slack                                  1.569    

Slack (MET) :             1.569ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.986ns  (logic 2.222ns (27.822%)  route 5.764ns (72.178%))
  Logic Levels:           10  (LUT2=3 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.416ns = ( 12.416 - 10.000 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.456     2.512    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[19])
                                                      1.447     3.959 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[19]
                         net (fo=5, routed)           0.856     4.815    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/A[17]
    SLICE_X26Y148        LUT4 (Prop_lut4_I2_O)        0.053     4.868 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[2].compare_inst_i_1/O
                         net (fo=1, routed)           0.606     5.474    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/CIN
    SLICE_X27Y148        LUT2 (Prop_lut2_I0_O)        0.064     5.538 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/COUT_INST_0/O
                         net (fo=1, routed)           0.451     5.989    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[4].compare_inst/CIN
    SLICE_X27Y150        LUT2 (Prop_lut2_I0_O)        0.172     6.161 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[4].compare_inst/COUT_INST_0/O
                         net (fo=4, routed)           0.709     6.871    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/TARGET_ENC[2]
    SLICE_X31Y156        LUT5 (Prop_lut5_I4_O)        0.168     7.039 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/MATCH_INST_0/O
                         net (fo=10, routed)          0.489     7.528    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/M_ATARGET_HOT[5]
    SLICE_X33Y156        LUT2 (Prop_lut2_I1_O)        0.053     7.581 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/M_ATARGET_ENC[0]_INST_0/O
                         net (fo=18, routed)          0.578     8.158    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/M_ATARGET_ENC[0]
    SLICE_X31Y156        LUT6 (Prop_lut6_I3_O)        0.053     8.211 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/M_AVALID_QUAL_INST_0_i_21/O
                         net (fo=1, routed)           0.315     8.526    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/M_AVALID_QUAL_INST_0_i_21_n_0
    SLICE_X30Y156        LUT4 (Prop_lut4_I2_O)        0.053     8.579 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/M_AVALID_QUAL_INST_0_i_3/O
                         net (fo=1, routed)           0.708     9.287    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/M_AVALID_QUAL_INST_0_i_3_n_0
    SLICE_X31Y161        LUT6 (Prop_lut6_I2_O)        0.053     9.340 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/M_AVALID_QUAL_INST_0/O
                         net (fo=1, routed)           0.408     9.748    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/S_VALID_QUAL[0]
    SLICE_X37Y161        LUT3 (Prop_lut3_I0_O)        0.053     9.801 f  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.s_ready_i[0]_i_4/O
                         net (fo=3, routed)           0.244    10.045    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.s_ready_i[0]_i_4_n_0
    SLICE_X39Y161        LUT5 (Prop_lut5_I4_O)        0.053    10.098 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[5]_i_1/O
                         net (fo=6, routed)           0.401    10.498    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[5]_i_1_n_0
    SLICE_X39Y162        FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        1.400    12.416    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/ACLK
    SLICE_X39Y162        FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]/C
                         clock pessimism              0.050    12.466    
                         clock uncertainty           -0.154    12.312    
    SLICE_X39Y162        FDRE (Setup_fdre_C_CE)      -0.244    12.068    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.068    
                         arrival time                         -10.498    
  -------------------------------------------------------------------
                         slack                                  1.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.283ns (67.006%)  route 0.139ns (32.994%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.868ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.526     0.868    design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/clk
    SLICE_X60Y149        FDRE                                         r  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y149        FDRE (Prop_fdre_C_Q)         0.100     0.968 r  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/Q
                         net (fo=1, routed)           0.139     1.107    design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
    SLICE_X60Y149        LUT3 (Prop_lut3_I2_O)        0.028     1.135 r  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2/O
                         net (fo=1, routed)           0.000     1.135    design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2_n_0
    SLICE_X60Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     1.249 r  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.249    design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_3_n_0
    SLICE_X60Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.290 r  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.290    design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_0
    SLICE_X60Y150        FDRE                                         r  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.832     1.212    design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/clk
    SLICE_X60Y150        FDRE                                         r  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism             -0.046     1.166    
    SLICE_X60Y150        FDRE (Hold_fdre_C_D)         0.071     1.237    design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.513%)  route 0.188ns (59.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.114ns
    Source Clock Delay      (SCD):    0.868ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.526     0.868    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/clk
    SLICE_X59Y149        FDRE                                         r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y149        FDRE (Prop_fdre_C_Q)         0.100     0.968 r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/Q
                         net (fo=1, routed)           0.188     1.156    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[2]
    SLICE_X55Y148        LUT5 (Prop_lut5_I1_O)        0.028     1.184 r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1/O
                         net (fo=1, routed)           0.000     1.184    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/p_1_in[2]
    SLICE_X55Y148        FDRE                                         r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.734     1.114    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/clk
    SLICE_X55Y148        FDRE                                         r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism             -0.046     1.068    
    SLICE_X55Y148        FDRE (Hold_fdre_C_D)         0.060     1.128    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.006%)  route 0.184ns (58.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.110ns
    Source Clock Delay      (SCD):    0.868ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.526     0.868    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/clk
    SLICE_X59Y149        FDRE                                         r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y149        FDRE (Prop_fdre_C_Q)         0.100     0.968 r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/Q
                         net (fo=1, routed)           0.184     1.152    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[3]
    SLICE_X56Y149        LUT5 (Prop_lut5_I1_O)        0.028     1.180 r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[3]_i_1/O
                         net (fo=1, routed)           0.000     1.180    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/p_1_in[3]
    SLICE_X56Y149        FDRE                                         r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.730     1.110    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/clk
    SLICE_X56Y149        FDRE                                         r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/C
                         clock pessimism             -0.046     1.064    
    SLICE_X56Y149        FDRE (Hold_fdre_C_D)         0.060     1.124    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.128ns (30.726%)  route 0.289ns (69.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.528     0.870    design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/clk
    SLICE_X65Y149        FDRE                                         r  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y149        FDRE (Prop_fdre_C_Q)         0.100     0.970 r  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/Q
                         net (fo=1, routed)           0.289     1.259    design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[1]
    SLICE_X65Y151        LUT5 (Prop_lut5_I1_O)        0.028     1.287 r  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[1]_i_1/O
                         net (fo=1, routed)           0.000     1.287    design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/p_1_in[1]
    SLICE_X65Y151        FDRE                                         r  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.834     1.214    design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/clk
    SLICE_X65Y151        FDRE                                         r  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/C
                         clock pessimism             -0.046     1.168    
    SLICE_X65Y151        FDRE (Hold_fdre_C_D)         0.060     1.228    design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.294ns (67.844%)  route 0.139ns (32.156%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.868ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.526     0.868    design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/clk
    SLICE_X60Y149        FDRE                                         r  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y149        FDRE (Prop_fdre_C_Q)         0.100     0.968 r  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/Q
                         net (fo=1, routed)           0.139     1.107    design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
    SLICE_X60Y149        LUT3 (Prop_lut3_I2_O)        0.028     1.135 r  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2/O
                         net (fo=1, routed)           0.000     1.135    design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2_n_0
    SLICE_X60Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     1.249 r  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.249    design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_3_n_0
    SLICE_X60Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     1.301 r  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.301    design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]_i_1_n_0
    SLICE_X60Y150        FDRE                                         r  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.832     1.212    design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/clk
    SLICE_X60Y150        FDRE                                         r  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism             -0.046     1.166    
    SLICE_X60Y150        FDRE (Hold_fdre_C_D)         0.071     1.237    design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.100ns (36.739%)  route 0.172ns (63.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.602     0.944    design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X56Y158        FDRE                                         r  design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y158        FDRE (Prop_fdre_C_Q)         0.100     1.044 r  design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=18, routed)          0.172     1.216    design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X58Y158        FDRE                                         r  design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.830     1.210    design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X58Y158        FDRE                                         r  design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.066     1.144    
    SLICE_X58Y158        FDRE (Hold_fdre_C_R)         0.006     1.150    design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.100ns (36.739%)  route 0.172ns (63.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.602     0.944    design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X56Y158        FDRE                                         r  design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y158        FDRE (Prop_fdre_C_Q)         0.100     1.044 r  design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=18, routed)          0.172     1.216    design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X58Y158        FDRE                                         r  design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.830     1.210    design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X58Y158        FDRE                                         r  design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism             -0.066     1.144    
    SLICE_X58Y158        FDRE (Hold_fdre_C_R)         0.006     1.150    design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.100ns (36.739%)  route 0.172ns (63.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.602     0.944    design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X56Y158        FDRE                                         r  design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y158        FDRE (Prop_fdre_C_Q)         0.100     1.044 r  design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=18, routed)          0.172     1.216    design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X58Y158        FDRE                                         r  design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.830     1.210    design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X58Y158        FDRE                                         r  design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism             -0.066     1.144    
    SLICE_X58Y158        FDRE (Hold_fdre_C_R)         0.006     1.150    design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.118ns (53.458%)  route 0.103ns (46.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.114ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.608     0.950    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/ACLK
    SLICE_X62Y151        FDRE                                         r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y151        FDRE (Prop_fdre_C_Q)         0.118     1.068 r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[62]/Q
                         net (fo=1, routed)           0.103     1.171    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid[9]
    SLICE_X63Y149        FDRE                                         r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.734     1.114    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/clk
    SLICE_X63Y149        FDRE                                         r  design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                         clock pessimism             -0.046     1.068    
    SLICE_X63Y149        FDRE (Hold_fdre_C_D)         0.033     1.101    design_1_i/axi_mem_intercon/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_2/U0/gpio_core_1/iGPIO_xferAck_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_2/U0/ip2bus_wrack_i_D1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.129ns (37.735%)  route 0.213ns (62.265%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.604     0.946    design_1_i/axi_gpio_2/U0/gpio_core_1/Clk
    SLICE_X59Y158        FDRE                                         r  design_1_i/axi_gpio_2/U0/gpio_core_1/iGPIO_xferAck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y158        FDRE (Prop_fdre_C_Q)         0.100     1.046 r  design_1_i/axi_gpio_2/U0/gpio_core_1/iGPIO_xferAck_reg/Q
                         net (fo=5, routed)           0.213     1.259    design_1_i/axi_gpio_2/U0/GPIO_xferAck_i
    SLICE_X57Y158        LUT2 (Prop_lut2_I0_O)        0.029     1.288 r  design_1_i/axi_gpio_2/U0/ip2bus_wrack_i_D1_i_1/O
                         net (fo=1, routed)           0.000     1.288    design_1_i/axi_gpio_2/U0/ip2bus_wrack_i_D1_i_1_n_0
    SLICE_X57Y158        FDRE                                         r  design_1_i/axi_gpio_2/U0/ip2bus_wrack_i_D1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3709, routed)        0.828     1.208    design_1_i/axi_gpio_2/U0/bus2ip_clk
    SLICE_X57Y158        FDRE                                         r  design_1_i/axi_gpio_2/U0/ip2bus_wrack_i_D1_reg/C
                         clock pessimism             -0.066     1.142    
    SLICE_X57Y158        FDRE (Hold_fdre_C_D)         0.075     1.217    design_1_i/axi_gpio_2/U0/ip2bus_wrack_i_D1_reg
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X3Y28   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X5Y25   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X4Y25   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X4Y34   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X4Y36   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X2Y28   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X6Y34   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X4Y27   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X3Y26   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         10.000      7.817      RAMB36_X4Y32   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X30Y140  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X42Y165  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X42Y165  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X42Y165  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X42Y165  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X42Y165  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X42Y165  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[5].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X42Y165  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[6].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X42Y165  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[7].SRL16E_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X62Y161  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X42Y164  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X42Y164  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X42Y164  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[8].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X42Y164  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[9].SRL16E_I/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X70Y160  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X70Y160  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X70Y160  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X66Y156  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X66Y156  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X66Y156  design_1_i/axi_mem_intercon/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            1.600         10.000      8.400      BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.522ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.231ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[93]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.664ns  (logic 0.950ns (6.953%)  route 12.714ns (93.047%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 25.878 - 24.603 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.650     1.652    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/ACLK
    SLICE_X30Y0          FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.308     1.960 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/Q
                         net (fo=148, routed)         2.356     4.316    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[1]
    SLICE_X25Y5          LUT5 (Prop_lut5_I1_O)        0.053     4.369 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TDATA[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.543     4.912    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TDATA[11]_INST_0_i_1_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I5_O)        0.053     4.965 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TDATA[11]_INST_0/O
                         net (fo=2, routed)           0.414     5.379    design_1_i/hls_threshold_1/inst/src_TDATA[11]
    SLICE_X29Y5          LUT4 (Prop_lut4_I2_O)        0.053     5.432 r  design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     5.432    design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_8_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.756 r  design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_1/CO[3]
                         net (fo=2, routed)           4.388    10.143    design_1_i/address_gen_param_0/inst/data_in[6]
    SLICE_X51Y114        LUT6 (Prop_lut6_I2_O)        0.053    10.196 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_11/O
                         net (fo=1, routed)           0.194    10.390    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_11_n_0
    SLICE_X51Y114        LUT3 (Prop_lut3_I2_O)        0.053    10.443 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_4/O
                         net (fo=122, routed)         2.132    12.575    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_4_n_0
    SLICE_X41Y145        LUT3 (Prop_lut3_I2_O)        0.053    12.628 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_2/O
                         net (fo=120, routed)         2.688    15.316    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_2_n_0
    SLICE_X66Y144        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[93]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.273    25.878    design_1_i/address_gen_param_0/inst/clk
    SLICE_X66Y144        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[93]/C
                         clock pessimism              0.000    25.878    
                         clock uncertainty           -0.113    25.765    
    SLICE_X66Y144        FDRE (Setup_fdre_C_CE)      -0.219    25.546    design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[93]
  -------------------------------------------------------------------
                         required time                         25.546    
                         arrival time                         -15.316    
  -------------------------------------------------------------------
                         slack                                 10.231    

Slack (MET) :             10.231ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[94]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.664ns  (logic 0.950ns (6.953%)  route 12.714ns (93.047%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 25.878 - 24.603 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.650     1.652    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/ACLK
    SLICE_X30Y0          FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.308     1.960 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/Q
                         net (fo=148, routed)         2.356     4.316    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[1]
    SLICE_X25Y5          LUT5 (Prop_lut5_I1_O)        0.053     4.369 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TDATA[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.543     4.912    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TDATA[11]_INST_0_i_1_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I5_O)        0.053     4.965 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TDATA[11]_INST_0/O
                         net (fo=2, routed)           0.414     5.379    design_1_i/hls_threshold_1/inst/src_TDATA[11]
    SLICE_X29Y5          LUT4 (Prop_lut4_I2_O)        0.053     5.432 r  design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     5.432    design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_8_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.756 r  design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_1/CO[3]
                         net (fo=2, routed)           4.388    10.143    design_1_i/address_gen_param_0/inst/data_in[6]
    SLICE_X51Y114        LUT6 (Prop_lut6_I2_O)        0.053    10.196 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_11/O
                         net (fo=1, routed)           0.194    10.390    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_11_n_0
    SLICE_X51Y114        LUT3 (Prop_lut3_I2_O)        0.053    10.443 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_4/O
                         net (fo=122, routed)         2.132    12.575    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_4_n_0
    SLICE_X41Y145        LUT3 (Prop_lut3_I2_O)        0.053    12.628 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_2/O
                         net (fo=120, routed)         2.688    15.316    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_2_n_0
    SLICE_X66Y144        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[94]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.273    25.878    design_1_i/address_gen_param_0/inst/clk
    SLICE_X66Y144        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[94]/C
                         clock pessimism              0.000    25.878    
                         clock uncertainty           -0.113    25.765    
    SLICE_X66Y144        FDRE (Setup_fdre_C_CE)      -0.219    25.546    design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[94]
  -------------------------------------------------------------------
                         required time                         25.546    
                         arrival time                         -15.316    
  -------------------------------------------------------------------
                         slack                                 10.231    

Slack (MET) :             10.238ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[90]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.632ns  (logic 0.950ns (6.969%)  route 12.682ns (93.031%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 25.878 - 24.603 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.650     1.652    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/ACLK
    SLICE_X30Y0          FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.308     1.960 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/Q
                         net (fo=148, routed)         2.356     4.316    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[1]
    SLICE_X25Y5          LUT5 (Prop_lut5_I1_O)        0.053     4.369 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TDATA[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.543     4.912    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TDATA[11]_INST_0_i_1_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I5_O)        0.053     4.965 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TDATA[11]_INST_0/O
                         net (fo=2, routed)           0.414     5.379    design_1_i/hls_threshold_1/inst/src_TDATA[11]
    SLICE_X29Y5          LUT4 (Prop_lut4_I2_O)        0.053     5.432 r  design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     5.432    design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_8_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.756 r  design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_1/CO[3]
                         net (fo=2, routed)           4.388    10.143    design_1_i/address_gen_param_0/inst/data_in[6]
    SLICE_X51Y114        LUT6 (Prop_lut6_I2_O)        0.053    10.196 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_11/O
                         net (fo=1, routed)           0.194    10.390    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_11_n_0
    SLICE_X51Y114        LUT3 (Prop_lut3_I2_O)        0.053    10.443 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_4/O
                         net (fo=122, routed)         2.132    12.575    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_4_n_0
    SLICE_X41Y145        LUT3 (Prop_lut3_I2_O)        0.053    12.628 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_2/O
                         net (fo=120, routed)         2.656    15.284    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_2_n_0
    SLICE_X67Y142        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[90]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.273    25.878    design_1_i/address_gen_param_0/inst/clk
    SLICE_X67Y142        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[90]/C
                         clock pessimism              0.000    25.878    
                         clock uncertainty           -0.113    25.765    
    SLICE_X67Y142        FDRE (Setup_fdre_C_CE)      -0.244    25.521    design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[90]
  -------------------------------------------------------------------
                         required time                         25.521    
                         arrival time                         -15.284    
  -------------------------------------------------------------------
                         slack                                 10.238    

Slack (MET) :             10.322ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[105]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.546ns  (logic 0.950ns (7.013%)  route 12.596ns (92.987%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 25.876 - 24.603 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.650     1.652    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/ACLK
    SLICE_X30Y0          FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.308     1.960 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/Q
                         net (fo=148, routed)         2.356     4.316    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[1]
    SLICE_X25Y5          LUT5 (Prop_lut5_I1_O)        0.053     4.369 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TDATA[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.543     4.912    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TDATA[11]_INST_0_i_1_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I5_O)        0.053     4.965 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TDATA[11]_INST_0/O
                         net (fo=2, routed)           0.414     5.379    design_1_i/hls_threshold_1/inst/src_TDATA[11]
    SLICE_X29Y5          LUT4 (Prop_lut4_I2_O)        0.053     5.432 r  design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     5.432    design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_8_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.756 r  design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_1/CO[3]
                         net (fo=2, routed)           4.388    10.143    design_1_i/address_gen_param_0/inst/data_in[6]
    SLICE_X51Y114        LUT6 (Prop_lut6_I2_O)        0.053    10.196 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_11/O
                         net (fo=1, routed)           0.194    10.390    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_11_n_0
    SLICE_X51Y114        LUT3 (Prop_lut3_I2_O)        0.053    10.443 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_4/O
                         net (fo=122, routed)         2.132    12.575    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_4_n_0
    SLICE_X41Y145        LUT3 (Prop_lut3_I2_O)        0.053    12.628 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_2/O
                         net (fo=120, routed)         2.570    15.198    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_2_n_0
    SLICE_X65Y144        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[105]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.271    25.876    design_1_i/address_gen_param_0/inst/clk
    SLICE_X65Y144        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[105]/C
                         clock pessimism              0.000    25.876    
                         clock uncertainty           -0.113    25.763    
    SLICE_X65Y144        FDRE (Setup_fdre_C_CE)      -0.244    25.519    design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[105]
  -------------------------------------------------------------------
                         required time                         25.519    
                         arrival time                         -15.198    
  -------------------------------------------------------------------
                         slack                                 10.322    

Slack (MET) :             10.322ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[106]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.546ns  (logic 0.950ns (7.013%)  route 12.596ns (92.987%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 25.876 - 24.603 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.650     1.652    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/ACLK
    SLICE_X30Y0          FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.308     1.960 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/Q
                         net (fo=148, routed)         2.356     4.316    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[1]
    SLICE_X25Y5          LUT5 (Prop_lut5_I1_O)        0.053     4.369 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TDATA[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.543     4.912    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TDATA[11]_INST_0_i_1_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I5_O)        0.053     4.965 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TDATA[11]_INST_0/O
                         net (fo=2, routed)           0.414     5.379    design_1_i/hls_threshold_1/inst/src_TDATA[11]
    SLICE_X29Y5          LUT4 (Prop_lut4_I2_O)        0.053     5.432 r  design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     5.432    design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_8_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.756 r  design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_1/CO[3]
                         net (fo=2, routed)           4.388    10.143    design_1_i/address_gen_param_0/inst/data_in[6]
    SLICE_X51Y114        LUT6 (Prop_lut6_I2_O)        0.053    10.196 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_11/O
                         net (fo=1, routed)           0.194    10.390    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_11_n_0
    SLICE_X51Y114        LUT3 (Prop_lut3_I2_O)        0.053    10.443 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_4/O
                         net (fo=122, routed)         2.132    12.575    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_4_n_0
    SLICE_X41Y145        LUT3 (Prop_lut3_I2_O)        0.053    12.628 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_2/O
                         net (fo=120, routed)         2.570    15.198    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_2_n_0
    SLICE_X65Y144        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[106]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.271    25.876    design_1_i/address_gen_param_0/inst/clk
    SLICE_X65Y144        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[106]/C
                         clock pessimism              0.000    25.876    
                         clock uncertainty           -0.113    25.763    
    SLICE_X65Y144        FDRE (Setup_fdre_C_CE)      -0.244    25.519    design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[106]
  -------------------------------------------------------------------
                         required time                         25.519    
                         arrival time                         -15.198    
  -------------------------------------------------------------------
                         slack                                 10.322    

Slack (MET) :             10.322ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[107]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.546ns  (logic 0.950ns (7.013%)  route 12.596ns (92.987%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 25.876 - 24.603 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.650     1.652    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/ACLK
    SLICE_X30Y0          FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.308     1.960 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/Q
                         net (fo=148, routed)         2.356     4.316    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[1]
    SLICE_X25Y5          LUT5 (Prop_lut5_I1_O)        0.053     4.369 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TDATA[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.543     4.912    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TDATA[11]_INST_0_i_1_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I5_O)        0.053     4.965 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TDATA[11]_INST_0/O
                         net (fo=2, routed)           0.414     5.379    design_1_i/hls_threshold_1/inst/src_TDATA[11]
    SLICE_X29Y5          LUT4 (Prop_lut4_I2_O)        0.053     5.432 r  design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     5.432    design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_8_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.756 r  design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_1/CO[3]
                         net (fo=2, routed)           4.388    10.143    design_1_i/address_gen_param_0/inst/data_in[6]
    SLICE_X51Y114        LUT6 (Prop_lut6_I2_O)        0.053    10.196 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_11/O
                         net (fo=1, routed)           0.194    10.390    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_11_n_0
    SLICE_X51Y114        LUT3 (Prop_lut3_I2_O)        0.053    10.443 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_4/O
                         net (fo=122, routed)         2.132    12.575    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_4_n_0
    SLICE_X41Y145        LUT3 (Prop_lut3_I2_O)        0.053    12.628 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_2/O
                         net (fo=120, routed)         2.570    15.198    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_2_n_0
    SLICE_X65Y144        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[107]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.271    25.876    design_1_i/address_gen_param_0/inst/clk
    SLICE_X65Y144        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[107]/C
                         clock pessimism              0.000    25.876    
                         clock uncertainty           -0.113    25.763    
    SLICE_X65Y144        FDRE (Setup_fdre_C_CE)      -0.244    25.519    design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[107]
  -------------------------------------------------------------------
                         required time                         25.519    
                         arrival time                         -15.198    
  -------------------------------------------------------------------
                         slack                                 10.322    

Slack (MET) :             10.349ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[95]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.520ns  (logic 0.950ns (7.027%)  route 12.570ns (92.973%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 25.878 - 24.603 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.650     1.652    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/ACLK
    SLICE_X30Y0          FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.308     1.960 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/Q
                         net (fo=148, routed)         2.356     4.316    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[1]
    SLICE_X25Y5          LUT5 (Prop_lut5_I1_O)        0.053     4.369 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TDATA[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.543     4.912    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TDATA[11]_INST_0_i_1_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I5_O)        0.053     4.965 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TDATA[11]_INST_0/O
                         net (fo=2, routed)           0.414     5.379    design_1_i/hls_threshold_1/inst/src_TDATA[11]
    SLICE_X29Y5          LUT4 (Prop_lut4_I2_O)        0.053     5.432 r  design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     5.432    design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_8_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.756 r  design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_1/CO[3]
                         net (fo=2, routed)           4.388    10.143    design_1_i/address_gen_param_0/inst/data_in[6]
    SLICE_X51Y114        LUT6 (Prop_lut6_I2_O)        0.053    10.196 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_11/O
                         net (fo=1, routed)           0.194    10.390    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_11_n_0
    SLICE_X51Y114        LUT3 (Prop_lut3_I2_O)        0.053    10.443 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_4/O
                         net (fo=122, routed)         2.132    12.575    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_4_n_0
    SLICE_X41Y145        LUT3 (Prop_lut3_I2_O)        0.053    12.628 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_2/O
                         net (fo=120, routed)         2.544    15.172    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_2_n_0
    SLICE_X67Y144        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[95]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.273    25.878    design_1_i/address_gen_param_0/inst/clk
    SLICE_X67Y144        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[95]/C
                         clock pessimism              0.000    25.878    
                         clock uncertainty           -0.113    25.765    
    SLICE_X67Y144        FDRE (Setup_fdre_C_CE)      -0.244    25.521    design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[95]
  -------------------------------------------------------------------
                         required time                         25.521    
                         arrival time                         -15.172    
  -------------------------------------------------------------------
                         slack                                 10.349    

Slack (MET) :             10.349ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[96]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.520ns  (logic 0.950ns (7.027%)  route 12.570ns (92.973%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 25.878 - 24.603 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.650     1.652    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/ACLK
    SLICE_X30Y0          FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.308     1.960 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/Q
                         net (fo=148, routed)         2.356     4.316    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[1]
    SLICE_X25Y5          LUT5 (Prop_lut5_I1_O)        0.053     4.369 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TDATA[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.543     4.912    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TDATA[11]_INST_0_i_1_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I5_O)        0.053     4.965 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TDATA[11]_INST_0/O
                         net (fo=2, routed)           0.414     5.379    design_1_i/hls_threshold_1/inst/src_TDATA[11]
    SLICE_X29Y5          LUT4 (Prop_lut4_I2_O)        0.053     5.432 r  design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     5.432    design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_8_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.756 r  design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_1/CO[3]
                         net (fo=2, routed)           4.388    10.143    design_1_i/address_gen_param_0/inst/data_in[6]
    SLICE_X51Y114        LUT6 (Prop_lut6_I2_O)        0.053    10.196 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_11/O
                         net (fo=1, routed)           0.194    10.390    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_11_n_0
    SLICE_X51Y114        LUT3 (Prop_lut3_I2_O)        0.053    10.443 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_4/O
                         net (fo=122, routed)         2.132    12.575    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_4_n_0
    SLICE_X41Y145        LUT3 (Prop_lut3_I2_O)        0.053    12.628 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_2/O
                         net (fo=120, routed)         2.544    15.172    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_2_n_0
    SLICE_X67Y144        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[96]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.273    25.878    design_1_i/address_gen_param_0/inst/clk
    SLICE_X67Y144        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[96]/C
                         clock pessimism              0.000    25.878    
                         clock uncertainty           -0.113    25.765    
    SLICE_X67Y144        FDRE (Setup_fdre_C_CE)      -0.244    25.521    design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[96]
  -------------------------------------------------------------------
                         required time                         25.521    
                         arrival time                         -15.172    
  -------------------------------------------------------------------
                         slack                                 10.349    

Slack (MET) :             10.362ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[91]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.532ns  (logic 0.950ns (7.020%)  route 12.582ns (92.980%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 25.878 - 24.603 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.650     1.652    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/ACLK
    SLICE_X30Y0          FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.308     1.960 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/Q
                         net (fo=148, routed)         2.356     4.316    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[1]
    SLICE_X25Y5          LUT5 (Prop_lut5_I1_O)        0.053     4.369 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TDATA[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.543     4.912    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TDATA[11]_INST_0_i_1_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I5_O)        0.053     4.965 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TDATA[11]_INST_0/O
                         net (fo=2, routed)           0.414     5.379    design_1_i/hls_threshold_1/inst/src_TDATA[11]
    SLICE_X29Y5          LUT4 (Prop_lut4_I2_O)        0.053     5.432 r  design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     5.432    design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_8_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.756 r  design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_1/CO[3]
                         net (fo=2, routed)           4.388    10.143    design_1_i/address_gen_param_0/inst/data_in[6]
    SLICE_X51Y114        LUT6 (Prop_lut6_I2_O)        0.053    10.196 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_11/O
                         net (fo=1, routed)           0.194    10.390    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_11_n_0
    SLICE_X51Y114        LUT3 (Prop_lut3_I2_O)        0.053    10.443 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_4/O
                         net (fo=122, routed)         2.132    12.575    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_4_n_0
    SLICE_X41Y145        LUT3 (Prop_lut3_I2_O)        0.053    12.628 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_2/O
                         net (fo=120, routed)         2.556    15.184    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_2_n_0
    SLICE_X66Y143        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[91]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.273    25.878    design_1_i/address_gen_param_0/inst/clk
    SLICE_X66Y143        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[91]/C
                         clock pessimism              0.000    25.878    
                         clock uncertainty           -0.113    25.765    
    SLICE_X66Y143        FDRE (Setup_fdre_C_CE)      -0.219    25.546    design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[91]
  -------------------------------------------------------------------
                         required time                         25.546    
                         arrival time                         -15.184    
  -------------------------------------------------------------------
                         slack                                 10.362    

Slack (MET) :             10.362ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[92]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.532ns  (logic 0.950ns (7.020%)  route 12.582ns (92.980%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 25.878 - 24.603 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.650     1.652    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/ACLK
    SLICE_X30Y0          FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.308     1.960 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[1]/Q
                         net (fo=148, routed)         2.356     4.316    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg_n_0_[1]
    SLICE_X25Y5          LUT5 (Prop_lut5_I1_O)        0.053     4.369 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TDATA[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.543     4.912    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TDATA[11]_INST_0_i_1_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I5_O)        0.053     4.965 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/M_AXIS_TDATA[11]_INST_0/O
                         net (fo=2, routed)           0.414     5.379    design_1_i/hls_threshold_1/inst/src_TDATA[11]
    SLICE_X29Y5          LUT4 (Prop_lut4_I2_O)        0.053     5.432 r  design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     5.432    design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_8_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     5.756 r  design_1_i/hls_threshold_1/inst/dst_TDATA[6]_INST_0_i_1/CO[3]
                         net (fo=2, routed)           4.388    10.143    design_1_i/address_gen_param_0/inst/data_in[6]
    SLICE_X51Y114        LUT6 (Prop_lut6_I2_O)        0.053    10.196 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_11/O
                         net (fo=1, routed)           0.194    10.390    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_11_n_0
    SLICE_X51Y114        LUT3 (Prop_lut3_I2_O)        0.053    10.443 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_4/O
                         net (fo=122, routed)         2.132    12.575    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_4_n_0
    SLICE_X41Y145        LUT3 (Prop_lut3_I2_O)        0.053    12.628 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_2/O
                         net (fo=120, routed)         2.556    15.184    design_1_i/address_gen_param_0/inst/flag_blackout_mask[119]_i_2_n_0
    SLICE_X66Y143        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[92]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.273    25.878    design_1_i/address_gen_param_0/inst/clk
    SLICE_X66Y143        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[92]/C
                         clock pessimism              0.000    25.878    
                         clock uncertainty           -0.113    25.765    
    SLICE_X66Y143        FDRE (Setup_fdre_C_CE)      -0.219    25.546    design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[92]
  -------------------------------------------------------------------
                         required time                         25.546    
                         arrival time                         -15.184    
  -------------------------------------------------------------------
                         slack                                 10.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.907%)  route 0.213ns (68.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.565     0.567    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X97Y142        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y142        FDCE (Prop_fdce_C_Q)         0.100     0.667 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=3, routed)           0.213     0.880    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRA[1]
    RAMB18_X5Y56         RAMB18E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.804     0.806    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKA
    RAMB18_X5Y56         RAMB18E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.173     0.633    
    RAMB18_X5Y56         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.816    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.100ns (30.624%)  route 0.227ns (69.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.565     0.567    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X97Y142        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y142        FDCE (Prop_fdce_C_Q)         0.100     0.667 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=3, routed)           0.227     0.894    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRA[3]
    RAMB18_X5Y56         RAMB18E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.804     0.806    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKA
    RAMB18_X5Y56         RAMB18E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.173     0.633    
    RAMB18_X5Y56         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.816    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.100ns (30.402%)  route 0.229ns (69.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.567     0.569    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X99Y143        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y143        FDCE (Prop_fdce_C_Q)         0.100     0.669 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=3, routed)           0.229     0.898    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRA[2]
    RAMB18_X5Y56         RAMB18E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.804     0.806    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKA
    RAMB18_X5Y56         RAMB18E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.173     0.633    
    RAMB18_X5Y56         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.816    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.128ns (34.618%)  route 0.242ns (65.382%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.526     0.528    design_1_i/address_gen_param_0/inst/clk
    SLICE_X61Y142        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y142        FDRE (Prop_fdre_C_Q)         0.100     0.628 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[80]/Q
                         net (fo=1, routed)           0.242     0.870    design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg_n_0_[80]
    SLICE_X54Y139        LUT5 (Prop_lut5_I1_O)        0.028     0.898 r  design_1_i/address_gen_param_0/inst/flag_blackout[80]_i_1/O
                         net (fo=1, routed)           0.000     0.898    design_1_i/address_gen_param_0/inst/flag_blackout[80]_i_1_n_0
    SLICE_X54Y139        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.733     0.735    design_1_i/address_gen_param_0/inst/clk
    SLICE_X54Y139        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[80]/C
                         clock pessimism             -0.008     0.727    
    SLICE_X54Y139        FDRE (Hold_fdre_C_D)         0.087     0.814    design_1_i/address_gen_param_0/inst/flag_blackout_reg[80]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.459%)  route 0.056ns (30.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.567     0.569    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X101Y146       FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y146       FDCE (Prop_fdce_C_Q)         0.100     0.669 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/Q
                         net (fo=1, routed)           0.056     0.725    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/RST_FULL_GEN
    SLICE_X100Y146       LUT4 (Prop_lut4_I0_O)        0.028     0.753 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_i_1/O
                         net (fo=1, routed)           0.000     0.753    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X100Y146       FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.774     0.776    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/WR_CLK
    SLICE_X100Y146       FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.196     0.580    
    SLICE_X100Y146       FDPE (Hold_fdpe_C_D)         0.087     0.667    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.091ns (30.111%)  route 0.211ns (69.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.565     0.567    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X97Y142        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y142        FDCE (Prop_fdce_C_Q)         0.091     0.658 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=2, routed)           0.211     0.869    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRA[0]
    RAMB18_X5Y56         RAMB18E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.804     0.806    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKA
    RAMB18_X5Y56         RAMB18E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.173     0.633    
    RAMB18_X5Y56         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.145     0.778    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.146ns (40.902%)  route 0.211ns (59.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.734ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.528     0.530    design_1_i/address_gen_param_0/inst/clk
    SLICE_X54Y141        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y141        FDRE (Prop_fdre_C_Q)         0.118     0.648 r  design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg[72]/Q
                         net (fo=1, routed)           0.211     0.859    design_1_i/address_gen_param_0/inst/flag_blackout_mask_reg_n_0_[72]
    SLICE_X61Y141        LUT5 (Prop_lut5_I1_O)        0.028     0.887 r  design_1_i/address_gen_param_0/inst/flag_blackout[72]_i_1/O
                         net (fo=1, routed)           0.000     0.887    design_1_i/address_gen_param_0/inst/flag_blackout[72]_i_1_n_0
    SLICE_X61Y141        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.732     0.734    design_1_i/address_gen_param_0/inst/clk
    SLICE_X61Y141        FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[72]/C
                         clock pessimism             -0.008     0.726    
    SLICE_X61Y141        FDRE (Hold_fdre_C_D)         0.060     0.786    design_1_i/address_gen_param_0/inst/flag_blackout_reg[72]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_rd_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_rd_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.667     0.669    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rd_clk
    SLICE_X7Y6           FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_rd_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.100     0.769 r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_rd_1_reg/Q
                         net (fo=1, routed)           0.055     0.824    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_rd_1
    SLICE_X7Y6           FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_rd_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.889     0.891    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rd_clk
    SLICE_X7Y6           FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_rd_2_reg/C
                         clock pessimism             -0.222     0.669    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.047     0.716    design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/rst_rd_2_reg
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.567     0.569    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X101Y146       FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y146       FDPE (Prop_fdpe_C_Q)         0.100     0.669 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     0.724    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X101Y146       FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.774     0.776    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X101Y146       FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.207     0.569    
    SLICE_X101Y146       FDPE (Hold_fdpe_C_D)         0.047     0.616    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           0.724    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.566     0.568    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/CLK
    SLICE_X99Y141        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y141        FDCE (Prop_fdce_C_Q)         0.100     0.668 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     0.723    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[2]
    SLICE_X99Y141        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.773     0.775    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/CLK
    SLICE_X99Y141        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.207     0.568    
    SLICE_X99Y141        FDCE (Hold_fdce_C_D)         0.047     0.615    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 12.302 }
Period(ns):         24.603
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         24.603      22.420     RAMB36_X3Y24    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         24.603      22.420     RAMB36_X3Y25    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         24.603      22.420     RAMB36_X0Y1     design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         24.603      22.420     RAMB36_X0Y2     design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         24.603      22.420     RAMB18_X0Y0     design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         24.603      22.420     RAMB18_X5Y56    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.600         24.603      23.003     BUFGCTRL_X0Y3   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         24.603      23.354     PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         24.603      23.853     SLICE_X15Y8     design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[207]/C
Min Period        n/a     FDRE/C              n/a            0.750         24.603      23.853     SLICE_X34Y7     design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[221]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       24.603      135.397    PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         12.302      11.522     SLICE_X38Y134   design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         12.302      11.522     SLICE_X38Y134   design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.302      11.902     SLICE_X40Y135   design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.302      11.902     SLICE_X40Y135   design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.302      11.902     SLICE_X22Y2     design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[232]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.302      11.902     SLICE_X24Y5     design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[250]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.302      11.902     SLICE_X26Y6     design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[314]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.302      11.902     SLICE_X24Y5     design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[315]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.302      11.902     SLICE_X20Y3     design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[316]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.302      11.902     SLICE_X24Y5     design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[42]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         12.302      11.522     SLICE_X38Y134   design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         12.302      11.522     SLICE_X38Y134   design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.302      11.952     SLICE_X56Y114   design_1_i/address_gen_param_0/inst/bram_addr_in_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.302      11.952     SLICE_X56Y114   design_1_i/address_gen_param_0/inst/bram_addr_in_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.302      11.952     SLICE_X56Y115   design_1_i/address_gen_param_0/inst/bram_addr_in_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.302      11.952     SLICE_X56Y113   design_1_i/address_gen_param_0/inst/bram_addr_in_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.302      11.952     SLICE_X56Y113   design_1_i/address_gen_param_0/inst/bram_addr_in_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.302      11.952     SLICE_X56Y113   design_1_i/address_gen_param_0/inst/bram_addr_in_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.302      11.952     SLICE_X56Y113   design_1_i/address_gen_param_0/inst/bram_addr_in_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.302      11.952     SLICE_X56Y114   design_1_i/address_gen_param_0/inst/bram_addr_in_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.569ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.387ns  (logic 0.816ns (6.588%)  route 11.571ns (93.412%))
  Logic Levels:           7  (LUT2=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 13.971 - 12.698 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         1.384     1.386    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X55Y66         FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.269     1.655 r  design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[6]/Q
                         net (fo=5405, routed)        2.389     4.044    design_1_i/homography_latest_0/inst/lut_bram_inst/addra[6]
    SLICE_X84Y106        LUT2 (Prop_lut2_I1_O)        0.053     4.097 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[21]_i_56/O
                         net (fo=17, routed)          4.673     8.770    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[21]_i_56_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.053     8.823 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[11]_i_1193/O
                         net (fo=1, routed)           0.713     9.535    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[11]_i_1193_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.053     9.588 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[11]_i_464/O
                         net (fo=1, routed)           1.013    10.601    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[11]_i_464_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I5_O)        0.053    10.654 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[11]_i_127/O
                         net (fo=1, routed)           1.826    12.480    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[11]_i_127_n_0
    SLICE_X73Y69         LUT6 (Prop_lut6_I3_O)        0.053    12.533 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[11]_i_31/O
                         net (fo=1, routed)           0.000    12.533    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[11]_i_31_n_0
    SLICE_X73Y69         MUXF7 (Prop_muxf7_I1_O)      0.129    12.662 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[11]_i_7/O
                         net (fo=1, routed)           0.958    13.620    design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[11]_i_7_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I5_O)        0.153    13.773 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[11]_i_1/O
                         net (fo=1, routed)           0.000    13.773    design_1_i/homography_latest_0/inst/lut_bram_inst/doa0[11]
    SLICE_X62Y72         FDRE                                         r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         1.271    13.971    design_1_i/homography_latest_0/inst/lut_bram_inst/clka
    SLICE_X62Y72         FDRE                                         r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[11]/C
                         clock pessimism              0.010    13.981    
                         clock uncertainty           -0.104    13.877    
    SLICE_X62Y72         FDRE (Setup_fdre_C_D)        0.071    13.948    design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[11]
  -------------------------------------------------------------------
                         required time                         13.948    
                         arrival time                         -13.773    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.358ns  (logic 0.867ns (7.016%)  route 11.491ns (92.984%))
  Logic Levels:           8  (LUT2=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 13.979 - 12.698 ) 
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         1.376     1.378    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X55Y72         FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.269     1.647 r  design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[5]/Q
                         net (fo=3883, routed)        1.892     3.539    design_1_i/homography_latest_0/inst/lut_bram_inst/addra[5]
    SLICE_X56Y121        LUT2 (Prop_lut2_I1_O)        0.053     3.592 f  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[51]_i_109/O
                         net (fo=77, routed)          4.269     7.861    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[51]_i_109_n_0
    SLICE_X20Y19         LUT6 (Prop_lut6_I5_O)        0.053     7.914 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[2]_i_585/O
                         net (fo=1, routed)           0.311     8.225    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[2]_i_585_n_0
    SLICE_X19Y19         LUT6 (Prop_lut6_I5_O)        0.053     8.278 f  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[2]_i_390/O
                         net (fo=1, routed)           2.839    11.117    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[2]_i_390_n_0
    SLICE_X66Y91         LUT6 (Prop_lut6_I5_O)        0.053    11.170 f  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[2]_i_175/O
                         net (fo=1, routed)           0.721    11.891    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[2]_i_175_n_0
    SLICE_X71Y101        LUT6 (Prop_lut6_I1_O)        0.053    11.944 f  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[2]_i_63/O
                         net (fo=1, routed)           0.986    12.930    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[2]_i_63_n_0
    SLICE_X91Y113        LUT6 (Prop_lut6_I1_O)        0.053    12.983 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[2]_i_18/O
                         net (fo=1, routed)           0.000    12.983    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[2]_i_18_n_0
    SLICE_X91Y113        MUXF7 (Prop_muxf7_I0_O)      0.127    13.110 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[2]_i_5/O
                         net (fo=2, routed)           0.472    13.583    design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[2]_i_5_n_0
    SLICE_X90Y113        LUT6 (Prop_lut6_I5_O)        0.153    13.736 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[1]_i_1/O
                         net (fo=1, routed)           0.000    13.736    design_1_i/homography_latest_0/inst/lut_bram_inst/doa0[1]
    SLICE_X90Y113        FDRE                                         r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         1.279    13.979    design_1_i/homography_latest_0/inst/lut_bram_inst/clka
    SLICE_X90Y113        FDRE                                         r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[1]/C
                         clock pessimism              0.000    13.979    
                         clock uncertainty           -0.104    13.875    
    SLICE_X90Y113        FDRE (Setup_fdre_C_D)        0.071    13.946    design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[1]
  -------------------------------------------------------------------
                         required time                         13.946    
                         arrival time                         -13.736    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.356ns  (logic 0.867ns (7.017%)  route 11.489ns (92.983%))
  Logic Levels:           8  (LUT2=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 13.979 - 12.698 ) 
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         1.376     1.378    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X55Y72         FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.269     1.647 r  design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[5]/Q
                         net (fo=3883, routed)        1.892     3.539    design_1_i/homography_latest_0/inst/lut_bram_inst/addra[5]
    SLICE_X56Y121        LUT2 (Prop_lut2_I1_O)        0.053     3.592 f  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[51]_i_109/O
                         net (fo=77, routed)          4.269     7.861    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[51]_i_109_n_0
    SLICE_X20Y19         LUT6 (Prop_lut6_I5_O)        0.053     7.914 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[2]_i_585/O
                         net (fo=1, routed)           0.311     8.225    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[2]_i_585_n_0
    SLICE_X19Y19         LUT6 (Prop_lut6_I5_O)        0.053     8.278 f  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[2]_i_390/O
                         net (fo=1, routed)           2.839    11.117    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[2]_i_390_n_0
    SLICE_X66Y91         LUT6 (Prop_lut6_I5_O)        0.053    11.170 f  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[2]_i_175/O
                         net (fo=1, routed)           0.721    11.891    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[2]_i_175_n_0
    SLICE_X71Y101        LUT6 (Prop_lut6_I1_O)        0.053    11.944 f  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[2]_i_63/O
                         net (fo=1, routed)           0.986    12.930    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[2]_i_63_n_0
    SLICE_X91Y113        LUT6 (Prop_lut6_I1_O)        0.053    12.983 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[2]_i_18/O
                         net (fo=1, routed)           0.000    12.983    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[2]_i_18_n_0
    SLICE_X91Y113        MUXF7 (Prop_muxf7_I0_O)      0.127    13.110 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[2]_i_5/O
                         net (fo=2, routed)           0.470    13.581    design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[2]_i_5_n_0
    SLICE_X90Y113        LUT6 (Prop_lut6_I5_O)        0.153    13.734 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[2]_i_1/O
                         net (fo=1, routed)           0.000    13.734    design_1_i/homography_latest_0/inst/lut_bram_inst/doa0[2]
    SLICE_X90Y113        FDRE                                         r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         1.279    13.979    design_1_i/homography_latest_0/inst/lut_bram_inst/clka
    SLICE_X90Y113        FDRE                                         r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[2]/C
                         clock pessimism              0.000    13.979    
                         clock uncertainty           -0.104    13.875    
    SLICE_X90Y113        FDRE (Setup_fdre_C_D)        0.072    13.947    design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[2]
  -------------------------------------------------------------------
                         required time                         13.947    
                         arrival time                         -13.734    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.308ns  (logic 0.973ns (7.906%)  route 11.335ns (92.094%))
  Logic Levels:           9  (LUT2=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 13.970 - 12.698 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         1.381     1.383    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X66Y73         FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y73         FDRE (Prop_fdre_C_Q)         0.308     1.691 r  design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[12]/Q
                         net (fo=7452, routed)        0.749     2.440    design_1_i/homography_latest_0/inst/lut_bram_inst/addra[12]
    SLICE_X66Y66         LUT2 (Prop_lut2_I1_O)        0.053     2.493 f  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[56]_i_65/O
                         net (fo=112, routed)         2.348     4.841    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[56]_i_65_n_0
    SLICE_X42Y8          LUT2 (Prop_lut2_I1_O)        0.053     4.894 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[34]_i_265/O
                         net (fo=9, routed)           4.756     9.650    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[34]_i_265_n_0
    SLICE_X105Y118       LUT6 (Prop_lut6_I1_O)        0.053     9.703 f  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[60]_i_361/O
                         net (fo=1, routed)           0.482    10.185    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[60]_i_361_n_0
    SLICE_X108Y121       LUT6 (Prop_lut6_I4_O)        0.053    10.238 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[60]_i_218/O
                         net (fo=1, routed)           0.414    10.652    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[60]_i_218_n_0
    SLICE_X110Y121       LUT6 (Prop_lut6_I0_O)        0.053    10.705 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[60]_i_84/O
                         net (fo=1, routed)           0.000    10.705    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[60]_i_84_n_0
    SLICE_X110Y121       MUXF7 (Prop_muxf7_I0_O)      0.143    10.848 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[60]_i_28/O
                         net (fo=1, routed)           1.561    12.408    design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[60]_i_28_n_0
    SLICE_X62Y108        LUT6 (Prop_lut6_I0_O)        0.151    12.559 f  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[60]_i_8/O
                         net (fo=1, routed)           0.566    13.126    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[60]_i_8_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I1_O)        0.053    13.179 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[60]_i_2/O
                         net (fo=1, routed)           0.459    13.638    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[60]_i_2_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I1_O)        0.053    13.691 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[60]_i_1/O
                         net (fo=1, routed)           0.000    13.691    design_1_i/homography_latest_0/inst/lut_bram_inst/doa0[60]
    SLICE_X48Y108        FDRE                                         r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         1.270    13.970    design_1_i/homography_latest_0/inst/lut_bram_inst/clka
    SLICE_X48Y108        FDRE                                         r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[60]/C
                         clock pessimism              0.000    13.970    
                         clock uncertainty           -0.104    13.866    
    SLICE_X48Y108        FDRE (Setup_fdre_C_D)        0.071    13.937    design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[60]
  -------------------------------------------------------------------
                         required time                         13.937    
                         arrival time                         -13.691    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.297ns  (logic 0.986ns (8.019%)  route 11.311ns (91.981%))
  Logic Levels:           7  (LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 13.979 - 12.698 ) 
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         1.385     1.387    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X66Y70         FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y70         FDRE (Prop_fdre_C_Q)         0.308     1.695 f  design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[7]/Q
                         net (fo=6617, routed)        2.670     4.365    design_1_i/homography_latest_0/inst/lut_bram_inst/addra[7]
    SLICE_X7Y68          LUT4 (Prop_lut4_I3_O)        0.067     4.432 f  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[50]_i_180/O
                         net (fo=21, routed)          4.713     9.144    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[50]_i_180_n_0
    SLICE_X105Y8         LUT6 (Prop_lut6_I3_O)        0.170     9.314 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[59]_i_696/O
                         net (fo=1, routed)           1.203    10.517    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[59]_i_696_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.053    10.570 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[59]_i_192/O
                         net (fo=1, routed)           1.013    11.583    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[59]_i_192_n_0
    SLICE_X56Y37         LUT6 (Prop_lut6_I5_O)        0.053    11.636 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[59]_i_40/O
                         net (fo=1, routed)           0.788    12.424    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[59]_i_40_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.053    12.477 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[59]_i_9/O
                         net (fo=1, routed)           0.000    12.477    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[59]_i_9_n_0
    SLICE_X49Y49         MUXF7 (Prop_muxf7_I1_O)      0.129    12.606 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[59]_i_2/O
                         net (fo=1, routed)           0.925    13.531    design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[59]_i_2_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I0_O)        0.153    13.684 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[59]_i_1/O
                         net (fo=1, routed)           0.000    13.684    design_1_i/homography_latest_0/inst/lut_bram_inst/doa0[59]
    SLICE_X42Y64         FDRE                                         r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         1.279    13.979    design_1_i/homography_latest_0/inst/lut_bram_inst/clka
    SLICE_X42Y64         FDRE                                         r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[59]/C
                         clock pessimism              0.010    13.989    
                         clock uncertainty           -0.104    13.885    
    SLICE_X42Y64         FDRE (Setup_fdre_C_D)        0.071    13.956    design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[59]
  -------------------------------------------------------------------
                         required time                         13.956    
                         arrival time                         -13.684    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.449ns  (logic 0.998ns (8.017%)  route 11.451ns (91.983%))
  Logic Levels:           8  (LUT2=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 14.172 - 12.698 ) 
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         1.376     1.378    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X55Y72         FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.269     1.647 r  design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[5]/Q
                         net (fo=3883, routed)        3.008     4.655    design_1_i/homography_latest_0/inst/lut_bram_inst/addra[5]
    SLICE_X92Y132        LUT2 (Prop_lut2_I1_O)        0.067     4.722 f  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[35]_i_788/O
                         net (fo=12, routed)          4.616     9.338    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[35]_i_788_n_0
    SLICE_X45Y17         LUT6 (Prop_lut6_I4_O)        0.170     9.508 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[6]_i_1972/O
                         net (fo=1, routed)           0.229     9.736    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[6]_i_1972_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I0_O)        0.053     9.789 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[6]_i_1276/O
                         net (fo=1, routed)           0.952    10.742    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[6]_i_1276_n_0
    SLICE_X19Y16         LUT6 (Prop_lut6_I5_O)        0.053    10.795 f  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[6]_i_513/O
                         net (fo=1, routed)           0.754    11.549    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[6]_i_513_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.053    11.602 f  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[6]_i_138/O
                         net (fo=1, routed)           0.000    11.602    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[6]_i_138_n_0
    SLICE_X21Y28         MUXF7 (Prop_muxf7_I0_O)      0.127    11.729 f  design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[6]_i_31/O
                         net (fo=1, routed)           0.790    12.519    design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[6]_i_31_n_0
    SLICE_X35Y28         LUT6 (Prop_lut6_I4_O)        0.153    12.672 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[6]_i_6/O
                         net (fo=1, routed)           1.101    13.774    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[6]_i_6_n_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I4_O)        0.053    13.827 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[6]_i_1/O
                         net (fo=1, routed)           0.000    13.827    design_1_i/homography_latest_0/inst/lut_bram_inst/doa0[6]
    SLICE_X64Y34         FDRE                                         r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         1.472    14.172    design_1_i/homography_latest_0/inst/lut_bram_inst/clka
    SLICE_X64Y34         FDRE                                         r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[6]/C
                         clock pessimism              0.010    14.182    
                         clock uncertainty           -0.104    14.078    
    SLICE_X64Y34         FDRE (Setup_fdre_C_D)        0.034    14.112    design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[6]
  -------------------------------------------------------------------
                         required time                         14.112    
                         arrival time                         -13.827    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.470ns  (logic 1.055ns (8.460%)  route 11.415ns (91.540%))
  Logic Levels:           8  (LUT4=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 14.174 - 12.698 ) 
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         1.385     1.387    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X69Y70         FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y70         FDRE (Prop_fdre_C_Q)         0.269     1.656 f  design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[8]/Q
                         net (fo=7432, routed)        2.663     4.319    design_1_i/homography_latest_0/inst/lut_bram_inst/addra[8]
    SLICE_X109Y91        LUT4 (Prop_lut4_I3_O)        0.053     4.372 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[51]_i_890/O
                         net (fo=18, routed)          4.936     9.308    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[51]_i_890_n_0
    SLICE_X21Y32         LUT6 (Prop_lut6_I1_O)        0.053     9.361 f  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[27]_i_1969/O
                         net (fo=1, routed)           0.000     9.361    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[27]_i_1969_n_0
    SLICE_X21Y32         MUXF7 (Prop_muxf7_I0_O)      0.127     9.488 f  design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[27]_i_1286/O
                         net (fo=1, routed)           0.307     9.795    design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[27]_i_1286_n_0
    SLICE_X21Y32         LUT6 (Prop_lut6_I1_O)        0.153     9.948 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[27]_i_501/O
                         net (fo=1, routed)           0.000     9.948    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[27]_i_501_n_0
    SLICE_X21Y32         MUXF7 (Prop_muxf7_I0_O)      0.143    10.091 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[27]_i_128/O
                         net (fo=1, routed)           1.462    11.553    design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[27]_i_128_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.151    11.704 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[27]_i_29/O
                         net (fo=1, routed)           0.867    12.570    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[27]_i_29_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I2_O)        0.053    12.623 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[27]_i_7/O
                         net (fo=1, routed)           1.180    13.804    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[27]_i_7_n_0
    SLICE_X48Y40         LUT6 (Prop_lut6_I5_O)        0.053    13.857 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[27]_i_1/O
                         net (fo=1, routed)           0.000    13.857    design_1_i/homography_latest_0/inst/lut_bram_inst/doa0[27]
    SLICE_X48Y40         FDRE                                         r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         1.474    14.174    design_1_i/homography_latest_0/inst/lut_bram_inst/clka
    SLICE_X48Y40         FDRE                                         r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[27]/C
                         clock pessimism              0.010    14.184    
                         clock uncertainty           -0.104    14.080    
    SLICE_X48Y40         FDRE (Setup_fdre_C_D)        0.071    14.151    design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[27]
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                         -13.857    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.233ns  (logic 0.820ns (6.703%)  route 11.413ns (93.297%))
  Logic Levels:           8  (LUT3=1 LUT6=7)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 13.983 - 12.698 ) 
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         1.384     1.386    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X55Y66         FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.269     1.655 r  design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[6]/Q
                         net (fo=5405, routed)        2.783     4.438    design_1_i/homography_latest_0/inst/lut_bram_inst/addra[6]
    SLICE_X88Y105        LUT3 (Prop_lut3_I0_O)        0.065     4.503 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[59]_i_1050/O
                         net (fo=4, routed)           4.120     8.623    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[59]_i_1050_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.168     8.791 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[37]_i_2076/O
                         net (fo=1, routed)           0.382     9.174    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[37]_i_2076_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.053     9.227 f  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[37]_i_1408/O
                         net (fo=1, routed)           0.468     9.695    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[37]_i_1408_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I0_O)        0.053     9.748 f  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[37]_i_557/O
                         net (fo=1, routed)           1.116    10.864    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[37]_i_557_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I2_O)        0.053    10.917 f  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[37]_i_134/O
                         net (fo=1, routed)           1.097    12.014    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[37]_i_134_n_0
    SLICE_X27Y56         LUT6 (Prop_lut6_I1_O)        0.053    12.067 f  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[37]_i_29/O
                         net (fo=1, routed)           0.616    12.682    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[37]_i_29_n_0
    SLICE_X34Y57         LUT6 (Prop_lut6_I2_O)        0.053    12.735 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[37]_i_6/O
                         net (fo=1, routed)           0.831    13.566    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[37]_i_6_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.053    13.619 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[37]_i_1/O
                         net (fo=1, routed)           0.000    13.619    design_1_i/homography_latest_0/inst/lut_bram_inst/doa0[37]
    SLICE_X63Y58         FDRE                                         r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         1.283    13.983    design_1_i/homography_latest_0/inst/lut_bram_inst/clka
    SLICE_X63Y58         FDRE                                         r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[37]/C
                         clock pessimism              0.010    13.993    
                         clock uncertainty           -0.104    13.889    
    SLICE_X63Y58         FDRE (Setup_fdre_C_D)        0.034    13.923    design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[37]
  -------------------------------------------------------------------
                         required time                         13.923    
                         arrival time                         -13.619    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.231ns  (logic 0.768ns (6.279%)  route 11.463ns (93.721%))
  Logic Levels:           7  (LUT3=1 LUT6=6)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.268ns = ( 13.966 - 12.698 ) 
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         1.385     1.387    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X69Y70         FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y70         FDRE (Prop_fdre_C_Q)         0.269     1.656 r  design_1_i/homography_latest_0/inst/doLookUpInst/lut_ptr_reg[8]/Q
                         net (fo=7432, routed)        2.954     4.609    design_1_i/homography_latest_0/inst/lut_bram_inst/addra[8]
    SLICE_X109Y112       LUT3 (Prop_lut3_I0_O)        0.064     4.674 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[51]_i_607/O
                         net (fo=12, routed)          4.506     9.180    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[51]_i_607_n_0
    SLICE_X18Y22         LUT6 (Prop_lut6_I3_O)        0.170     9.350 f  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[19]_i_1013/O
                         net (fo=1, routed)           0.331     9.681    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[19]_i_1013_n_0
    SLICE_X18Y22         LUT6 (Prop_lut6_I5_O)        0.053     9.734 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[19]_i_377/O
                         net (fo=1, routed)           0.345    10.078    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[19]_i_377_n_0
    SLICE_X18Y24         LUT6 (Prop_lut6_I5_O)        0.053    10.131 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[19]_i_100/O
                         net (fo=1, routed)           0.939    11.071    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[19]_i_100_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I2_O)        0.053    11.124 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[19]_i_22/O
                         net (fo=1, routed)           1.371    12.494    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[19]_i_22_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.053    12.547 f  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[19]_i_5/O
                         net (fo=1, routed)           1.018    13.565    design_1_i/homography_latest_0/inst/lut_bram_inst/doa[19]_i_5_n_0
    SLICE_X54Y76         LUT6 (Prop_lut6_I4_O)        0.053    13.618 r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa[19]_i_1/O
                         net (fo=1, routed)           0.000    13.618    design_1_i/homography_latest_0/inst/lut_bram_inst/doa0[19]
    SLICE_X54Y76         FDRE                                         r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         1.266    13.966    design_1_i/homography_latest_0/inst/lut_bram_inst/clka
    SLICE_X54Y76         FDRE                                         r  design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[19]/C
                         clock pessimism              0.010    13.976    
                         clock uncertainty           -0.104    13.872    
    SLICE_X54Y76         FDRE (Setup_fdre_C_D)        0.071    13.943    design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[19]
  -------------------------------------------------------------------
                         required time                         13.943    
                         arrival time                         -13.618    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/x_pos_2q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].flag_reg_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.290ns  (logic 2.307ns (18.771%)  route 9.983ns (81.229%))
  Logic Levels:           20  (CARRY4=5 LUT4=1 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 13.981 - 12.698 ) 
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         1.383     1.385    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X70Y119        FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/x_pos_2q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y119        FDRE (Prop_fdre_C_Q)         0.308     1.693 r  design_1_i/homography_latest_0/inst/doLookUpInst/x_pos_2q_reg[5]/Q
                         net (fo=37, routed)          0.798     2.491    design_1_i/homography_latest_0/inst/doLookUpInst/valid_range41_return4__0[5]
    SLICE_X65Y123        LUT6 (Prop_lut6_I5_O)        0.053     2.544 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     2.544    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_23_n_0
    SLICE_X65Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     2.868 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_3/CO[3]
                         net (fo=227, routed)         1.171     4.040    design_1_i/homography_latest_0/inst/doLookUpInst/data_start
    SLICE_X68Y125        LUT6 (Prop_lut6_I1_O)        0.053     4.093 f  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[2].y_a_val_reg[2][0]_i_2/O
                         net (fo=1, routed)           0.779     4.872    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[2].y_a_val_reg[2][0]_i_2_n_0
    SLICE_X84Y129        LUT4 (Prop_lut4_I0_O)        0.053     4.925 f  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[2].y_a_val_reg[2][0]_i_1/O
                         net (fo=2, routed)           0.728     5.653    design_1_i/homography_latest_0/inst/doLookUpInst/data2[0]
    SLICE_X84Y132        LUT6 (Prop_lut6_I5_O)        0.053     5.706 f  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[9]_INST_0_i_14/O
                         net (fo=6, routed)           0.844     6.550    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[9]_INST_0_i_14_n_0
    SLICE_X70Y137        LUT5 (Prop_lut5_I2_O)        0.053     6.603 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_34/O
                         net (fo=17, routed)          0.690     7.293    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_34_n_0
    SLICE_X65Y134        LUT5 (Prop_lut5_I3_O)        0.053     7.346 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[9]_INST_0_i_3/O
                         net (fo=1, routed)           0.253     7.599    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[9]_INST_0_i_3_n_0
    SLICE_X67Y134        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     7.829 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[9]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.829    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[9]_INST_0_i_2_n_0
    SLICE_X67Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     7.968 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_1/O[0]
                         net (fo=1, routed)           0.639     8.607    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[12]_INST_0_i_1_n_7
    SLICE_X62Y139        LUT5 (Prop_lut5_I0_O)        0.155     8.762 r  design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[10]_INST_0/O
                         net (fo=26, routed)          0.469     9.232    design_1_i/homography_latest_0/inst/doLookUpInst/addr_image_in_bram[10]
    SLICE_X59Y139        LUT6 (Prop_lut6_I5_O)        0.053     9.285 r  design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q[2]_i_23/O
                         net (fo=1, routed)           0.397     9.682    design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q[2]_i_23_n_0
    SLICE_X58Y137        LUT5 (Prop_lut5_I0_O)        0.053     9.735 r  design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q[2]_i_14/O
                         net (fo=1, routed)           0.000     9.735    design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q[2]_i_14_n_0
    SLICE_X58Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     9.951 r  design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.951    design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q_reg[2]_i_7_n_0
    SLICE_X58Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093    10.044 r  design_1_i/homography_latest_0/inst/doLookUpInst/flag_dummy_data_q_reg[2]_i_3/CO[1]
                         net (fo=5, routed)           0.972    11.016    design_1_i/homography_latest_0/inst/doLookUpInst/flag221_out
    SLICE_X89Y137        LUT6 (Prop_lut6_I1_O)        0.153    11.169 f  design_1_i/homography_latest_0/inst/doLookUpInst/p1_i_11/O
                         net (fo=2, routed)           0.577    11.745    design_1_i/homography_latest_0/inst/doLookUpInst/flag[2]
    SLICE_X89Y138        LUT6 (Prop_lut6_I5_O)        0.053    11.798 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_5/O
                         net (fo=1, routed)           0.296    12.094    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_5_n_0
    SLICE_X89Y138        LUT6 (Prop_lut6_I3_O)        0.053    12.147 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_2/O
                         net (fo=2, routed)           0.305    12.452    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_2_n_0
    SLICE_X89Y139        LUT6 (Prop_lut6_I1_O)        0.053    12.505 f  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[0]_i_1/O
                         net (fo=15, routed)          0.555    13.061    design_1_i/homography_latest_0/inst/doLookUpInst/next_state_GLA[0]
    SLICE_X88Y137        LUT6 (Prop_lut6_I4_O)        0.053    13.114 r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].flag_reg[3]_i_2/O
                         net (fo=1, routed)           0.509    13.622    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].flag_reg[3]_i_2_n_0
    SLICE_X91Y138        LUT6 (Prop_lut6_I0_O)        0.053    13.675 r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].flag_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    13.675    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].flag_reg[3]_i_1_n_0
    SLICE_X91Y138        FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].flag_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         1.281    13.981    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X91Y138        FDSE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].flag_reg_reg[3]/C
                         clock pessimism              0.089    14.070    
                         clock uncertainty           -0.104    13.966    
    SLICE_X91Y138        FDSE (Setup_fdse_C_D)        0.035    14.001    design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[3].flag_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.001    
                         arrival time                         -13.675    
  -------------------------------------------------------------------
                         slack                                  0.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.100ns (29.704%)  route 0.237ns (70.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.807ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         0.566     0.568    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X101Y142       FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y142       FDCE (Prop_fdce_C_Q)         0.100     0.668 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=4, routed)           0.237     0.905    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[3]
    RAMB18_X5Y56         RAMB18E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         0.805     0.807    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB18_X5Y56         RAMB18E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.173     0.634    
    RAMB18_X5Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.817    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         0.530     0.532    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/scndry_aclk
    SLICE_X37Y134        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y134        FDRE (Prop_fdre_C_Q)         0.100     0.632 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     0.687    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/D
    SLICE_X37Y134        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         0.733     0.735    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/scndry_aclk
    SLICE_X37Y134        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.203     0.532    
    SLICE_X37Y134        FDRE (Hold_fdre_C_D)         0.047     0.579    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.579    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.100ns (63.485%)  route 0.058ns (36.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         0.566     0.568    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CLK
    SLICE_X98Y142        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y142        FDCE (Prop_fdce_C_Q)         0.100     0.668 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.058     0.726    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X98Y142        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         0.773     0.775    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/CLK
    SLICE_X98Y142        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.207     0.568    
    SLICE_X98Y142        FDCE (Hold_fdce_C_D)         0.047     0.615    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.726    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (63.923%)  route 0.056ns (36.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         0.566     0.568    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CLK
    SLICE_X98Y142        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y142        FDCE (Prop_fdce_C_Q)         0.100     0.668 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     0.724    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[2]
    SLICE_X98Y142        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         0.773     0.775    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/CLK
    SLICE_X98Y142        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.207     0.568    
    SLICE_X98Y142        FDCE (Hold_fdce_C_D)         0.044     0.612    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.612    
                         arrival time                           0.724    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.100ns (62.180%)  route 0.061ns (37.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         0.566     0.568    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CLK
    SLICE_X98Y142        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y142        FDCE (Prop_fdce_C_Q)         0.100     0.668 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.061     0.729    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X98Y142        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         0.773     0.775    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/CLK
    SLICE_X98Y142        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.207     0.568    
    SLICE_X98Y142        FDCE (Hold_fdce_C_D)         0.047     0.615    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.729    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.100ns (62.180%)  route 0.061ns (37.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         0.566     0.568    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/CLK
    SLICE_X98Y141        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y141        FDCE (Prop_fdce_C_Q)         0.100     0.668 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.061     0.729    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[1]
    SLICE_X98Y141        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         0.773     0.775    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/CLK
    SLICE_X98Y141        FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.207     0.568    
    SLICE_X98Y141        FDCE (Hold_fdce_C_D)         0.047     0.615    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.729    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.129%)  route 0.055ns (31.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.777ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         0.568     0.570    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X100Y148       FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y148       FDPE (Prop_fdpe_C_Q)         0.118     0.688 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     0.743    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X100Y148       FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         0.775     0.777    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X100Y148       FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.207     0.570    
    SLICE_X100Y148       FDPE (Hold_fdpe_C_D)         0.042     0.612    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.612    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.100ns (26.241%)  route 0.281ns (73.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.807ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         0.566     0.568    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X101Y141       FDCE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y141       FDCE (Prop_fdce_C_Q)         0.100     0.668 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=4, routed)           0.281     0.949    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[1]
    RAMB18_X5Y56         RAMB18E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         0.805     0.807    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB18_X5Y56         RAMB18E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.173     0.634    
    RAMB18_X5Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.817    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.171ns (75.963%)  route 0.054ns (24.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.747ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         0.539     0.541    design_1_i/proc_sys_reset_1/U0/SEQ/Slowest_Sync_Clk
    SLICE_X86Y144        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y144        FDRE (Prop_fdre_C_Q)         0.107     0.648 r  design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[1]/Q
                         net (fo=1, routed)           0.054     0.702    design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg_n_0_[1]
    SLICE_X86Y144        LUT2 (Prop_lut2_I0_O)        0.064     0.766 r  design_1_i/proc_sys_reset_1/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     0.766    design_1_i/proc_sys_reset_1/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X86Y144        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         0.745     0.747    design_1_i/proc_sys_reset_1/U0/SEQ/Slowest_Sync_Clk
    SLICE_X86Y144        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism             -0.206     0.541    
    SLICE_X86Y144        FDRE (Hold_fdre_C_D)         0.087     0.628    design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.377%)  route 0.116ns (47.623%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.747ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         0.539     0.541    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/Clk
    SLICE_X87Y145        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y145        FDRE (Prop_fdre_C_Q)         0.100     0.641 r  design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=4, routed)           0.116     0.757    design_1_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER_n_2
    SLICE_X86Y144        LUT4 (Prop_lut4_I2_O)        0.028     0.785 r  design_1_i/proc_sys_reset_1/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     0.785    design_1_i/proc_sys_reset_1/U0/SEQ/p_3_out[0]
    SLICE_X86Y144        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         0.745     0.747    design_1_i/proc_sys_reset_1/U0/SEQ/Slowest_Sync_Clk
    SLICE_X86Y144        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism             -0.192     0.555    
    SLICE_X86Y144        FDRE (Hold_fdre_C_D)         0.087     0.642    design_1_i/proc_sys_reset_1/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 6.349 }
Period(ns):         12.698
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         12.698      10.515     RAMB36_X3Y24    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         12.698      10.515     RAMB36_X3Y25    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         12.698      10.515     RAMB18_X5Y56    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         12.698      10.515     RAMB18_X4Y48    design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         12.698      10.515     RAMB18_X4Y48    design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         12.698      10.515     RAMB18_X3Y41    design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         12.698      10.515     RAMB18_X3Y41    design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.600         12.698      11.098     BUFGCTRL_X0Y4   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         12.698      11.449     PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDSE/C              n/a            0.750         12.698      11.948     SLICE_X96Y146   design_1_i/bus_doubler_0/inst/dw_conv_wrapper_i/dw_conv_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       12.698      147.302    PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         6.349       5.569      SLICE_X36Y134   design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         6.349       5.569      SLICE_X36Y134   design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.349       5.949      SLICE_X59Y140   design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[5].addr_reg_reg[5][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.349       5.949      SLICE_X58Y140   design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[5].addr_reg_reg[5][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.349       5.949      SLICE_X59Y139   design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[5].addr_reg_reg[5][13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.349       5.949      SLICE_X59Y139   design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[5].addr_reg_reg[5][14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.349       5.949      SLICE_X59Y138   design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[5].addr_reg_reg[5][15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.349       5.949      SLICE_X59Y138   design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[5].addr_reg_reg[5][8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.349       5.949      SLICE_X58Y140   design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[5].addr_reg_reg[5][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.349       5.949      SLICE_X55Y139   design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[6].addr_reg_reg[6][12]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         6.349       5.569      SLICE_X36Y134   design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         6.349       5.569      SLICE_X36Y134   design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.349       5.999      SLICE_X87Y142   design_1_i/bus_doubler_0/inst/dw_conv_wrapper_i/dw_conv_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.349       5.999      SLICE_X87Y142   design_1_i/bus_doubler_0/inst/dw_conv_wrapper_i/dw_conv_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.349       5.999      SLICE_X87Y142   design_1_i/bus_doubler_0/inst/dw_conv_wrapper_i/dw_conv_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.349       5.999      SLICE_X87Y142   design_1_i/bus_doubler_0/inst/dw_conv_wrapper_i/dw_conv_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.349       5.999      SLICE_X93Y148   design_1_i/bus_doubler_0/inst/extended_den_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.349       5.999      SLICE_X93Y145   design_1_i/bus_doubler_0/inst/out_data_temp_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.349       5.999      SLICE_X88Y138   design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.349       5.999      SLICE_X90Y137   design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.600         50.000      48.400     BUFGCTRL_X0Y6   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  diff_clock_clk_p
  To Clock:  diff_clock_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         diff_clock_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { diff_clock_clk_p }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/icontrol/REFCLK
Min Period  n/a     BUFG/I             n/a            1.600         5.000       3.400      BUFGCTRL_X0Y2    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/I
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/icontrol/REFCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       22.720ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.720ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.322ns (21.179%)  route 1.198ns (78.821%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.337ns = ( 25.940 - 24.603 ) 
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.457     1.459    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X110Y146       FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y146       FDRE (Prop_fdre_C_Q)         0.269     1.728 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.447     2.175    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X110Y146       LUT2 (Prop_lut2_I1_O)        0.053     2.228 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.752     2.979    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X101Y143       FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.335    25.940    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X101Y143       FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.089    26.029    
                         clock uncertainty           -0.113    25.916    
    SLICE_X101Y143       FDPE (Recov_fdpe_C_PRE)     -0.217    25.699    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.699    
                         arrival time                          -2.979    
  -------------------------------------------------------------------
                         slack                                 22.720    

Slack (MET) :             22.720ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.322ns (21.179%)  route 1.198ns (78.821%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.337ns = ( 25.940 - 24.603 ) 
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.457     1.459    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X110Y146       FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y146       FDRE (Prop_fdre_C_Q)         0.269     1.728 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.447     2.175    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X110Y146       LUT2 (Prop_lut2_I1_O)        0.053     2.228 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.752     2.979    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X101Y143       FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.335    25.940    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X101Y143       FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.089    26.029    
                         clock uncertainty           -0.113    25.916    
    SLICE_X101Y143       FDPE (Recov_fdpe_C_PRE)     -0.217    25.699    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.699    
                         arrival time                          -2.979    
  -------------------------------------------------------------------
                         slack                                 22.720    

Slack (MET) :             23.286ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.246ns (28.828%)  route 0.607ns (71.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.337ns = ( 25.940 - 24.603 ) 
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.453     1.455    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X101Y146       FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y146       FDPE (Prop_fdpe_C_Q)         0.246     1.701 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.607     2.308    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/RST_FULL_FF
    SLICE_X100Y146       FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.335    25.940    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/WR_CLK
    SLICE_X100Y146       FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.100    26.040    
                         clock uncertainty           -0.113    25.927    
    SLICE_X100Y146       FDPE (Recov_fdpe_C_PRE)     -0.333    25.594    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         25.594    
                         arrival time                          -2.308    
  -------------------------------------------------------------------
                         slack                                 23.286    

Slack (MET) :             23.356ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.246ns (31.120%)  route 0.544ns (68.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.341ns = ( 25.944 - 24.603 ) 
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.453     1.455    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X101Y146       FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y146       FDPE (Prop_fdpe_C_Q)         0.246     1.701 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.544     2.245    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X109Y146       FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        1.339    25.944    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X109Y146       FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.089    26.033    
                         clock uncertainty           -0.113    25.920    
    SLICE_X109Y146       FDPE (Recov_fdpe_C_PRE)     -0.319    25.601    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         25.601    
                         arrival time                          -2.245    
  -------------------------------------------------------------------
                         slack                                 23.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.091ns (29.043%)  route 0.222ns (70.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.567     0.569    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X101Y146       FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y146       FDPE (Prop_fdpe_C_Q)         0.091     0.660 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.222     0.882    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/RST_FULL_FF
    SLICE_X100Y146       FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.774     0.776    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/WR_CLK
    SLICE_X100Y146       FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.196     0.580    
    SLICE_X100Y146       FDPE (Remov_fdpe_C_PRE)     -0.090     0.490    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.490    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.091ns (27.787%)  route 0.236ns (72.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.567     0.569    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X101Y146       FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y146       FDPE (Prop_fdpe_C_Q)         0.091     0.660 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.236     0.896    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X109Y146       FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.777     0.779    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X109Y146       FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.173     0.606    
    SLICE_X109Y146       FDPE (Remov_fdpe_C_PRE)     -0.108     0.498    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.128ns (20.210%)  route 0.505ns (79.790%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.571     0.573    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X110Y146       FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y146       FDRE (Prop_fdre_C_Q)         0.100     0.673 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.183     0.856    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X110Y146       LUT2 (Prop_lut2_I1_O)        0.028     0.884 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.323     1.206    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X101Y143       FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.774     0.776    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X101Y143       FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.173     0.603    
    SLICE_X101Y143       FDPE (Remov_fdpe_C_PRE)     -0.072     0.531    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.128ns (20.210%)  route 0.505ns (79.790%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.571     0.573    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X110Y146       FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y146       FDRE (Prop_fdre_C_Q)         0.100     0.673 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.183     0.856    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X110Y146       LUT2 (Prop_lut2_I1_O)        0.028     0.884 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.323     1.206    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X101Y143       FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1485, routed)        0.774     0.776    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X101Y143       FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.173     0.603    
    SLICE_X101Y143       FDPE (Remov_fdpe_C_PRE)     -0.072     0.531    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.675    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.106ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.322ns (25.805%)  route 0.926ns (74.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.337ns = ( 14.035 - 12.698 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         1.454     1.456    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X101Y148       FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y148       FDPE (Prop_fdpe_C_Q)         0.269     1.725 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.454     2.179    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X101Y147       LUT2 (Prop_lut2_I0_O)        0.053     2.232 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.471     2.704    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X101Y144       FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         1.335    14.035    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X101Y144       FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.096    14.131    
                         clock uncertainty           -0.104    14.027    
    SLICE_X101Y144       FDPE (Recov_fdpe_C_PRE)     -0.217    13.810    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.810    
                         arrival time                          -2.704    
  -------------------------------------------------------------------
                         slack                                 11.106    

Slack (MET) :             11.106ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.322ns (25.805%)  route 0.926ns (74.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.337ns = ( 14.035 - 12.698 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         1.454     1.456    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X101Y148       FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y148       FDPE (Prop_fdpe_C_Q)         0.269     1.725 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.454     2.179    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X101Y147       LUT2 (Prop_lut2_I0_O)        0.053     2.232 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.471     2.704    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X101Y144       FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         1.335    14.035    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X101Y144       FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.096    14.131    
                         clock uncertainty           -0.104    14.027    
    SLICE_X101Y144       FDPE (Recov_fdpe_C_PRE)     -0.217    13.810    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.810    
                         arrival time                          -2.704    
  -------------------------------------------------------------------
                         slack                                 11.106    

Slack (MET) :             11.106ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.322ns (25.805%)  route 0.926ns (74.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.337ns = ( 14.035 - 12.698 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         1.454     1.456    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X101Y148       FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y148       FDPE (Prop_fdpe_C_Q)         0.269     1.725 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.454     2.179    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X101Y147       LUT2 (Prop_lut2_I0_O)        0.053     2.232 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.471     2.704    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X101Y144       FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         1.335    14.035    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X101Y144       FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.096    14.131    
                         clock uncertainty           -0.104    14.027    
    SLICE_X101Y144       FDPE (Recov_fdpe_C_PRE)     -0.217    13.810    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.810    
                         arrival time                          -2.704    
  -------------------------------------------------------------------
                         slack                                 11.106    

Slack (MET) :             11.528ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.282ns (38.590%)  route 0.449ns (61.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.338ns = ( 14.036 - 12.698 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         1.454     1.456    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X100Y148       FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y148       FDPE (Prop_fdpe_C_Q)         0.282     1.738 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.449     2.187    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X101Y148       FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         1.336    14.036    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X101Y148       FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.100    14.136    
                         clock uncertainty           -0.104    14.032    
    SLICE_X101Y148       FDPE (Recov_fdpe_C_PRE)     -0.317    13.715    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         13.715    
                         arrival time                          -2.187    
  -------------------------------------------------------------------
                         slack                                 11.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.107ns (40.566%)  route 0.157ns (59.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.777ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         0.568     0.570    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X100Y148       FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y148       FDPE (Prop_fdpe_C_Q)         0.107     0.677 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.157     0.834    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X101Y148       FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         0.775     0.777    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X101Y148       FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.196     0.581    
    SLICE_X101Y148       FDPE (Remov_fdpe_C_PRE)     -0.108     0.473    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.473    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.128ns (25.875%)  route 0.367ns (74.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         0.568     0.570    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X101Y147       FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y147       FDRE (Prop_fdre_C_Q)         0.100     0.670 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.181     0.851    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X101Y147       LUT2 (Prop_lut2_I1_O)        0.028     0.879 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.185     1.065    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X101Y144       FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         0.774     0.776    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X101Y144       FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.193     0.583    
    SLICE_X101Y144       FDPE (Remov_fdpe_C_PRE)     -0.072     0.511    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.128ns (25.875%)  route 0.367ns (74.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         0.568     0.570    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X101Y147       FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y147       FDRE (Prop_fdre_C_Q)         0.100     0.670 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.181     0.851    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X101Y147       LUT2 (Prop_lut2_I1_O)        0.028     0.879 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.185     1.065    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X101Y144       FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         0.774     0.776    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X101Y144       FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.193     0.583    
    SLICE_X101Y144       FDPE (Remov_fdpe_C_PRE)     -0.072     0.511    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.128ns (25.875%)  route 0.367ns (74.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         0.568     0.570    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X101Y147       FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y147       FDRE (Prop_fdre_C_Q)         0.100     0.670 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.181     0.851    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X101Y147       LUT2 (Prop_lut2_I1_O)        0.028     0.879 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.185     1.065    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X101Y144       FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=706, routed)         0.774     0.776    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_CLK
    SLICE_X101Y144       FDPE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.193     0.583    
    SLICE_X101Y144       FDPE (Remov_fdpe_C_PRE)     -0.072     0.511    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.554    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rx_mmcmout_x1
  To Clock:  rx_mmcmout_x1

Setup :            0  Failing Endpoints,  Worst Slack       28.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.507ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.511ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg/PRE
                            (recovery check against rising-edge clock rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        1.840ns  (logic 0.376ns (20.431%)  route 1.464ns (79.569%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.618ns = ( 45.536 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.863ns = ( 14.521 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.378    14.521    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rxclk_div
    SLICE_X32Y128        FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y128        FDRE (Prop_fdre_C_Q)         0.308    14.829 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/Q
                         net (fo=8, routed)           1.030    15.859    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg_n_0
    SLICE_X28Y120        LUT3 (Prop_lut3_I2_O)        0.068    15.927 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcm_lckdps_INST_0/O
                         net (fo=4, routed)           0.434    16.361    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/reset
    SLICE_X28Y120        FDPE                                         f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.298    45.536    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/rxclk_div
    SLICE_X28Y120        FDPE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg/C
                         clock pessimism             -0.237    45.299    
                         clock uncertainty           -0.093    45.206    
    SLICE_X28Y120        FDPE (Recov_fdpe_C_PRE)     -0.333    44.873    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg
  -------------------------------------------------------------------
                         required time                         44.873    
                         arrival time                         -16.361    
  -------------------------------------------------------------------
                         slack                                 28.511    

Slack (MET) :             28.511ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/local_reset_reg/PRE
                            (recovery check against rising-edge clock rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@46.153ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        1.840ns  (logic 0.376ns (20.431%)  route 1.464ns (79.569%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.618ns = ( 45.536 - 46.153 ) 
    Source Clock Delay      (SCD):    -0.863ns = ( 14.521 - 15.384 ) 
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.929    16.314 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    16.314    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807    17.121 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.843    18.963    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    11.007 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    13.023    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    13.143 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.378    14.521    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rxclk_div
    SLICE_X32Y128        FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y128        FDRE (Prop_fdre_C_Q)         0.308    14.829 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/Q
                         net (fo=8, routed)           1.030    15.859    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg_n_0
    SLICE_X28Y120        LUT3 (Prop_lut3_I2_O)        0.068    15.927 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcm_lckdps_INST_0/O
                         net (fo=4, routed)           0.434    16.361    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/reset
    SLICE_X28Y120        FDPE                                         f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/local_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     46.153    46.153 f  
    AD23                                              0.000    46.153 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    46.153    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.848    47.001 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    47.001    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    47.725 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.505    49.230    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    42.208 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    44.125    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    44.238 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.298    45.536    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/rxclk_div
    SLICE_X28Y120        FDPE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/local_reset_reg/C
                         clock pessimism             -0.237    45.299    
                         clock uncertainty           -0.093    45.206    
    SLICE_X28Y120        FDPE (Recov_fdpe_C_PRE)     -0.333    44.873    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/local_reset_reg
  -------------------------------------------------------------------
                         required time                         44.873    
                         arrival time                         -16.361    
  -------------------------------------------------------------------
                         slack                                 28.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg/PRE
                            (removal check against rising-edge clock rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.405ns  (logic 0.133ns (32.862%)  route 0.272ns (67.138%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.301ns = ( 15.685 - 15.384 ) 
    Source Clock Delay      (SCD):    0.103ns = ( 15.488 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.545    15.488    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rxclk_div
    SLICE_X29Y120        FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y120        FDRE (Prop_fdre_C_Q)         0.100    15.588 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int_reg/Q
                         net (fo=30, routed)          0.099    15.686    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int
    SLICE_X28Y120        LUT3 (Prop_lut3_I0_O)        0.033    15.719 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcm_lckdps_INST_0/O
                         net (fo=4, routed)           0.173    15.892    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/reset
    SLICE_X28Y120        FDPE                                         f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.748    15.685    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/rxclk_div
    SLICE_X28Y120        FDPE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg/C
                         clock pessimism             -0.187    15.499    
    SLICE_X28Y120        FDPE (Remov_fdpe_C_PRE)     -0.113    15.386    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg
  -------------------------------------------------------------------
                         required time                        -15.386    
                         arrival time                          15.892    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/local_reset_reg/PRE
                            (removal check against rising-edge clock rx_mmcmout_x1  {rise@15.384ns fall@30.769ns period=30.769ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@15.384ns - rx_mmcmout_x1 rise@15.384ns)
  Data Path Delay:        0.405ns  (logic 0.133ns (32.862%)  route 0.272ns (67.138%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.301ns = ( 15.685 - 15.384 ) 
    Source Clock Delay      (SCD):    0.103ns = ( 15.488 - 15.384 ) 
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 r  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.440    15.824 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.824    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327    16.151 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.781    16.932    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    14.164 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    14.917    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    14.943 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.545    15.488    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rxclk_div
    SLICE_X29Y120        FDRE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y120        FDRE (Prop_fdre_C_Q)         0.100    15.588 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int_reg/Q
                         net (fo=30, routed)          0.099    15.686    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int
    SLICE_X28Y120        LUT3 (Prop_lut3_I0_O)        0.033    15.719 f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcm_lckdps_INST_0/O
                         net (fo=4, routed)           0.173    15.892    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/reset
    SLICE_X28Y120        FDPE                                         f  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/local_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     15.384    15.384 f  
    AD23                                              0.000    15.384 f  channel_x_clk_p (IN)
                         net (fo=1, unset)            0.000    15.384    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AD24                 IBUFDS (Prop_ibufds_IB_O)    0.513    15.898 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS_0/O
                         net (fo=1, routed)           0.000    15.898    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_n
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427    16.325 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.961    17.285    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    14.087 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    14.907    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    14.937 r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.748    15.685    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/rxclk_div
    SLICE_X28Y120        FDPE                                         r  design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/local_reset_reg/C
                         clock pessimism             -0.187    15.499    
    SLICE_X28Y120        FDPE (Remov_fdpe_C_PRE)     -0.113    15.386    design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rxn1/local_reset_reg
  -------------------------------------------------------------------
                         required time                        -15.386    
                         arrival time                          15.892    
  -------------------------------------------------------------------
                         slack                                  0.507    





