* AD549 SPICE Macro-model
* Description: Amplifier
* Generic Desc: 5/30V, JFET, OP, Low Ib, Precision, 1X
* Developed by:
* Revision History: 08/10/2012 - Updated to new header style
* 1.1 ADSJ-HH 02/11 Changed some comment lines; delete spurious character on E3 line
* 1.0 ADSJ-HH 08/09
* Copyright 2009, 2012 by Analog Devices, Inc.
*
* Refer to http://www.analog.com/Analog_Root/static/techSupport/designTools/spiceModels/license/spice_general.html for License Statement. Use of this model
* indicates your acceptance with the terms and provisions in the License Statement.
*
* Not Modeled:
*
* Parameters modeled include:
*This model simulates typical values at Vs=+/-15V and 25 C only.
* GBW & PM, Ibias, en, in, Ccm, Cdm, Isc, IVR
* Not simulated/implemented - performance over temp and supply voltage
*
* END Notes
*
* Node assignments
*                  Non-inverting input
*                  | inverting input
*                  | | positive supply
*                  | | |  negative supply
*                  | | |  |  output
*                  | | |  |  |
.SUBCKT AD549      1 2 99 50 30
*#ASSOC Category="Op-amps" symbol=opamp
*
* INPUT STAGE
*
RD1   4  50  4.621E+04
RD2   6  50  4.621E+04
Cdiff 1   2  5.400E-13; for 1pF total diff.
Cin1  1  50  0.830E-12
Cin2  2  50  0.830E-12
I1   99   8  1.300E-04
IOS   1   2 10.00E-15
EOS   7   1   POLY(3) (22, 98) (73, 98) (81, 0) 45E-6  1 1 1 1
V1   9a   8  DC  4.1
D1   9a  99  DX
J6   6  2   8   JX;  D G S
J7   4  7   8   JX
Cph  4  5z   0.400E-13
Rph  6  5z   1.00E+03
GB2  7  50    POLY(3) (4, 7) (8, 7) (50, 7) 1.0E-14 -1E-16 -1E-16 -2E-16
*
EREF 98 0    24 0   1
*
* SECOND STAGE & POLE
*
R5   9  98   8.615E+06
C3   9  98   1.000E-08
G1  (9 98)   (4 6)  4.500E-03
V103   132 98     12.3
D103   9 132     DX
V104   133 98    -12.5
D104   133 9      DX
*
* VOLTAGE NOISE GENERATOR
*
VN1  41  0    DC 2
DN1  41 81    DEN
DN2  81 43    DEN
VN2  0  43    DC 2
*
* COMMON-MODE GAIN NETWORK WITH ZERO
*
R10  72 73     4.421E+03
R20  73 98     1.592E-02
C10  72 73     1.000E-06
E3   72 98     POLY(2) (1, 98) (2, 98) 3.449E-00 3.449E-00
*
* PSRR WITH ZERO
*
EPSY 21 98 POLY(1) (50,99) -13.07E+00 1.332694E-01
RPS1 21 22 5.134E+03
RPS2 22 98 1.061E-01
CPS1 21 22 1.000E-06
*
* POLE
*
R13  18 98  1.000E+03
C9   18 98  1.100E-12
G5   98 18  (9 98)  1.000E-03
*
* OUTPUT STAGE
*
R14  24 99     500E3
R15  24 50     500E3
GSY  99 50 POLY(1) (99 50) 468.0E-6 -0.5E-06
R5a  29 99     200
R6a  29 50     200
L1   29 30     1E-09;  30 is output
G6   27 50     18 29  5.000E-03
G7   28 50     29 18  5.000E-03
G5a  29 99     99 18  5.000E-03
G6a  50 29     18 50  5.000E-03
*
V4   25 29     1.244
D5   18 25     DX
V5   29 26     1.244
D6   26 18     DX
F1   29  0     V4  1.00
F2   0  29     V5  1.00
*
D3   99 27     DX
D4   99 28     DX
D7   50 27     DY
D8   50 28     DY
*
* MODELS USED
*
.MODEL JX PJF(BETA=3.00E-04 VTO=-1.000  IS=2E-15 RD=1
+ RS=1 CGD=2E-13 CGS=2E-13)
.MODEL DX   D(IS=1E-15 RS=0 CJO=1E-12)
.MODEL DY   D(IS=1E-15 BV=50 RS=10 CJO=1E-12)
.MODEL DEN  D(IS=1E-12 RS=134100, KF=2.423E-15 AF=1)
.MODEL DIN  D(IS=1E-12 RS=12, KF=0 AF=1)
.ENDS AD549
*$



* AD712 SPICE Macro-model
* Description: Amplifier
* Generic Desc: 10/30V, BIP, OP, Fast, Precision, 2X
* Developed by: JCB/JW/PMI
* Revision History: 08/10/2012 - Updated to new header style
* 2.0 (04/1992) - Convert model into ADSpice format
*        Add noise generators
* Copyright 1990, 2012 by Analog Devices.
*
* Refer to http://www.analog.com/Analog_Root/static/techSupport/designTools/spiceModels/license/spice_general.html for License Statement. Use of this model
* indicates your acceptance with the terms and provisions in the License Statement.
*
* BEGIN Notes:
*
* Not Modeled:
*
* Parameters modeled include:
*
* END Notes
*
* Node assignments
*                non-inverting input
*                | inverting input
*                | | positive supply
*                | | |  negative supply
*                | | |  |  output
*                | | |  |  |
.SUBCKT AD712    1 2 99 50 30
*#ASSOC Category="Op-amps" symbol=opamp
*
* INPUT STAGE
*
R3   5  50    6.631
R4   6  50    6.631
CIN  1   2    5.5E-12
I1   99  4    100E-3
IOS  1   2    2.5E-12
EOS  60  1    POLY(1)  17 24  100E-6  1
EN   7  60    42  0  1
GN1  0   1    45  0  1E-6
GN2  0   2    48  0  1E-6
J1   5   2    4   JX
J2   6   7    4   JX
GB1  2  50    POLY(3) 4,2 5,2 50,2 0 1E-12 1E-12 1E-12
GB2  7  50    POLY(3) 4,7 6,7 50,7 0 1E-12 1E-12 1E-12
*
EREF 98  0    24  0   1
*
* VOLTAGE NOISE GENERATOR
*
VN1  41  0    DC 2
DN1  41 42    DEN
DN2  42 43    DEN
VN2  0  43    DC 2
*
* CURRENT NOISE GENERATOR
*
VN3  44  0    DC 2
DN3  44 45    DIN
DN4  45 46    DIN
VN4  0  46    DC 2
*
* CURRENT NOISE GENERATOR
*
VN5  47  0    DC 2
DN5  47 48    DIN
DN6  48 49    DIN
VN6  0  49    DC 2
*
* SECOND STAGE & POLE AT 12 HZ
*
R5   9  98    2.65E6
C3   9  98    5.00E-9
G1   98  9    5  6  1.51E-1
V2   99  8    1.3
V3   10 50    1.9
D1   9   8    DX
D2   10  9    DX
*
* COMMON-MODE GAIN NETWORK WITH ZERO AT 300 HZ
*
R11  16 17     1E6
C8   16 17     5.318E-10
R12  17 98     1
E3   16 98     POLY(2) 1  98  2  98  0  9.975 9.975
*
* POLE AT 15 MHZ
*
R13  18 98     1E3
C9   18 98     10.61E-12
G5   98 18     9  24  1E-3
*
* OUTPUT STAGE
*
R14  24 99     500E3
R15  24 50     500E3
CF   24  0     1E-6
ISY  99 50     -95E-3
R16  29 99     110
R17  29 50     110
L1   29 30     1E-8
G6   27 50     18 29  9.09E-3
G7   28 50     29 18  9.09E-3
G8   29 99     99 18  9.09E-3
G9   50 29     18 50  9.09E-3
V4   25 29     0.675
V5   29 26     0.675
D3   18 25     DX
D4   26 18     DX
D5   99 27     DX
D6   99 28     DX
D7   50 27     DY
D8   50 28     DY
F1   29  0     V4  1
F2   0  29     V5  1
*
* MODELS USED
*
.MODEL JX PJF(BETA=1.14E-1  VTO=-2.000  IS=20E-12 RD=0
+ RS=0 CGD=1E-12 CGS=1E-12)
.MODEL DX   D(IS=1E-15 RS=0 CJO=1E-12)
.MODEL DY   D(IS=1E-15 BV=50 RS=10 CJO=1E-12)
.MODEL DEN  D(IS=1E-12 RS=30909 KF=2.651E-15 AF=1)
.MODEL DIN  D(IS=1E-12 RS=12090 KF=0 AF=1)
.ENDS AD712


* AD713 SPICE Macro-model
* Description: Amplifier
* Generic Desc: 10/30V, BIP, OP, Fast, Precision, 4X
* Developed by: JLW / PMI
* Revision History: 08/10/2012 - Updated to new header style
* 2.0 (03/1991) - Corrected VOS to be 0.2mV
* Copyright 1991, 2012 by Analog Devices.
*
* Refer to http://www.analog.com/Analog_Root/static/techSupport/designTools/spiceModels/license/spice_general.html for License Statement. Use of this model
* indicates your acceptance with the terms and provisions in the License Statement.
*
* BEGIN Notes:
*
* Not Modeled:
*
* Parameters modeled include:
* This version of the AD713 model simulates the typical
* parameters corresponding to those in the device data
* sheet.
*
* END Notes
*
* Node assignments
* connections: non-inverting input
*              |  inverting input
*              |  |  positive supply
*              |  |  |  negative supply
*              |  |  |  |  output
*              |  |  |  |  |
.SUBCKT AD713 13 15 12 16 14
*#ASSOC Category="Op-amps" symbol=opamp
*
VOS 15 8 DC 0.2E-3
EC 9 0 (14,0) 1
C1 6 7 .5E-12
RP 16 12 12E3
GB 11 0 (3,0) 1.67E3
RD1 6 16 16E3
RD2 7 16 16E3
ISS 12 1 DC 100E-6
CCI 3 11 150E-12
GCM 0 3 (0,1) 1.76E-9
GA 3 0 (7,6) 2.3E-3
RE 1 0 2.5E6
RGM 3 0 1.69E3
VC 12 2 DC 2.8
VE 10 16 DC 2.8
RO1 11 14 25
CE 1 0 2E-12
RO2 0 11 30
RS1 1 4 5.77E3
RS2 1 5 5.77E3
J1 6 13 4 FET
J2 7 8 5 FET
DC 14 2 DIODE
DE 10 14 DIODE
DP 16 12 DIODE
D1 9 11 DIODE
D2 11 9 DIODE
IOS 15 13 5E-12
.MODEL DIODE D()
.MODEL FET PJF(VTO=-1 BETA=1E-3 IS=40E-12)
.ENDS AD713


* AD746 SPICE Macro-model
* Description: Amplifier
* Generic Desc: Dual 500 ns Settling, BiFET Op Amp
* Developed by: JLW / PMI
* Revision History: 08/10/2012 - Updated to new header style
* 2.0 (03/1991) - Corrected VOS to be 0.25mV
* Copyright 1991, 2012 by Analog Devices.
*
* Refer to http://www.analog.com/Analog_Root/static/techSupport/designTools/spiceModels/license/spice_general.html for License Statement. Use of this model
* indicates your acceptance with the terms and provisions in the License Statement.
*
* BEGIN Notes:
*
* Not Modeled:
*
* Parameters modeled include:
* This version of the AD746 model simulates the typical
* parameters corresponding to those in the device data
* sheet.
*
* END Notes
*
* Node assignments
* connections: non-inverting input
*               |  inverting input
*               |  |  positive power supply
*               |  |  |  negative power supply
*               |  |  |  |  output
*               |  |  |  |  |
.subckt AD746  11 14 10 16 13
*#ASSOC Category="Op-amps" symbol=opamp
*
VOS 14 7 DC 0.25E-3
EC 8 0 (13,0) 1
C1 5 6 0.33E-12
GB 12 0 (15,0) 1.67E3
RD1 5 16 16E3
RD2 6 16 16E3
ISS 10 1 DC 100E-6
GCM 0 15 (0,1) 1.76E-9
GA 15 0 (6,5) 1.75E-3
RE 1 0 2.5E6
RGM 15 0 1.76E3
VC 10 2 DC 2.8
VE 9 16 DC 2.8
RO1 12 13 25
CE 1 0 1E-12
RO2 0 12 30
RS1 1 3 5.77E3
RS2 1 4 5.77E3
CCI 15 12 40E-12
RP 16 10 8.5E3
J1 5 11 3 FET
J2 6 7 4 FET
DC 13 2 DIODE
DE 9 13 DIODE
DP 16 10 DIODE
D1 8 12 DIODE
D2 12 8 DIODE
.MODEL DIODE D()
.MODEL FET PJF(VTO=-1 BETA=1E-3 IS=110E-12)
.ENDS AD746


* AD795 SPICE Macro-model
* Description: Amplifier
* Generic Desc: 8/30V, JFET, OP, Low Pwr, Low Noise, 1X
* Developed by: JOM / ADSC
* Revision History: 08/10/2012 - Updated to new header style
* 1.0 (11/1994)
* Copyright 1990, 2012 by Analog Devices.
*
* Refer to http://www.analog.com/Analog_Root/static/techSupport/designTools/spiceModels/license/spice_general.html for License Statement. Use of this model
* indicates your acceptance with the terms and provisions in the License Statement.
*
* BEGIN Notes:
*
* Not Modeled:
*
* Parameters modeled include:
*
* END Notes
*
* Node assignments
*                non-inverting input
*                | inverting input
*                | | positive supply
*                | | |  negative supply
*                | | |  |  output
*                | | |  |  |
.SUBCKT AD795    1 2 99 50 30
*#ASSOC Category="Op-amps" symbol=opamp
*
* INPUT STAGE & POLE AT 40 MHZ
*
R3   5  50    .719
R4   6  50    .719
CIN  1   2    2E-12
C2   5   6    1.383E-9
I1   99  4    100E-3
IOS  1   2    0.1E-12
EOS  65  1    POLY(1)  17 24  50E-6  1
J1   5   2    4   JX
J2   6   7    4   JX
EN   7  65    43  0  1
GN1  0   1    47  0  1E-6
GN2  0   2    61  0  1E-6
GB1  2  50    POLY(3) 4,2 5,2 50,2 0 1E-12 1E-12 1E-12
GB2  7  50    POLY(3) 4,7 6,7 50,7 0 1E-12 1E-12 1E-12
*
EREF 98  0    24  0   1
*
* VOLTAGE NOISE GENERATOR
*
VN1  41  0    DC 2
RS1  41 42    8E3
RS2  42 43    1.2E9
CS1  42 43    398E-11
RS3  43 44    1.2E9
CS2  43 44    398E-11
RS4  44 45    8E3
VN2  0  45    DC 2
*
* CURRENT NOISE GENERATOR
*
VN3  46  0    DC 2
RN5  46 47    41.5
RN6  47 48    41.5
VN4  0  48    DC 2
*
* CURRENT NOISE GENERATOR
*
VN5  60  0    DC 2
RN7  60 61    41.5
RN8  61 62    41.5
VN6  0  62    DC 2
*
* SECOND STAGE & POLE AT 2.213 HZ
*
R5   9  98    719203
C3   9  98    1.00E-7
G1   98  9    5  6  1.39
V2   99  8    3.025
V3   10 50    3.025
D1   9   8    DX
D2   10  9    DX
*
* NEGATIVE ZERO AT 15 MHZ
*
R6   11 12     1E6
R7   12 98     1
E2   11 98     9  24  1E6
VX1  84  0
EX1  83  0     11 12  1
FX1  11 12     VX1  -1
CX1  83 84     10.6E-15
*
* POLE AT 20 MHZ
*
R8   13 98     1E3
C5   13 98     7.96E-12
G2   98 13     12 24  1E-3
*
* POLE AT 20 MHZ
*
R9   14 98     1E3
C6   14 98     7.96E-12
G3   98 14     13 24  1E-3
*
* POLE AT 20 MHZ
*
R10  15 98     1E3
C7   15 98     7.96E-12
G4   98 15     14 24  1E-3
*
* COMMON-MODE GAIN NETWORK WITH ZERO AT 300 HZ
*
R11  16 17     1E6
C8   16 17     5.3E-10
R12  17 98     1
E3   16 98     POLY(2) 1  98  2  98  0  1.585  1.585
*
* POLE AT 20 MHZ
*
R13  18 98     1E3
C9   18 98     7.96E-12
G5   98 18     15 24  1E-3
*
* OUTPUT STAGE
*
R14  24 99     2000E3
R15  24 50     2000E3
FSY  99 50     POLY(2) V7 V8 -98.7E-3 1 1
R16  29 99     360
R17  29 50     360
L1   29 30     1E-8
G8   29 99     99 18  2.78E-3
G9   50 29     18 50  2.78E-3
V4   25 29     2.0
V5   29 26     2.0
D3   18 25     DX
D4   26 18     DX
F1   29  0     V4  1
F2   0  29     V5  1
G6   98 70     29 18 2.78E-3
D5   70 71     DX
D6   72 70     DX
V7   71 98     DC 0
V8   98 72     DC 0
*
* MODELS USED
*
.MODEL JX PJF(BETA=9.67  VTO=-2.000  IS=0.50E-12 RD=0.1
+ RS=0.1 CGD=1E-15 CGS=1E-15)
.MODEL DX   D(IS=1E-15 RS=10 CJO=1E-15)
.ENDS AD795


* AD820  SPICE Macro-model
* Description: Amplifier
* Generic Desc: 5/30V, JFET, OP, S SPLY, RRO, 1X
* Developed by: JCB / PMI
* Revision History: 08/10/2012 - Updated to new header style
* 1.0 (08/1991)
* Copyright 1993, 2012 by Analog Devices, Inc.
*
* Refer to http://www.analog.com/Analog_Root/static/techSupport/designTools/spiceModels/license/spice_general.html for License Statement.  Use of this model
* indicates your acceptance with the terms and provisions in the License Statement.
*
* BEGIN Notes:
*
* Not Modeled:
*
* Parameters modeled include:
*
* END Notes
*
* Node assignments
*                non-inverting input
*                | inverting input
*                | | positive supply
*                | | |  negative supply
*                | | |  |  output
*                | | |  |  |
.SUBCKT AD820    1 2 99 50 25
*#ASSOC Category="Op-amps" symbol=opamp
*
* INPUT STAGE & POLE AT 3 MHZ
*
R3   5  99   2456
R4   6  99   2456
CIN  1   2   5E-12
C2   5   6   10.8E-12
I1   4  50   108E-6
IOS  1   2   1E-12
EOS  7   1   POLY(1) (12,98) 100E-6  1
J1   4   2   5   JX
J2   4   7   6   JX
*
EREF 98  0   30  0  1
*
* GAIN STAGE & POLE AT 124 HZ
*
R5   9  98   2.46E6
C3   9  25   35E-12
G1   98  9   6  5  4.07E-4
V1   8  98   0
V2   98 10   -1
D1   9  10   DX
D2   8   9   DX
*
* COMMON-MODE GAIN NETWORK WITH ZERO AT 1 KHZ
*
R21  11 12   1E6
R22  12 98   1
C14  11 12   159E-12
E13  11 98   POLY(2) (2,98) (1,98) 0 50 50
*
* POLE AT 10 MHZ
*
R23  18 98   1E6
C15  18 98   15.9E-15
G15  98 18   9  98  1E-6
*
* OUTPUT STAGE
*
ES   26  51  POLY(1) (18,98) 1.72 1
RS   26  22  500
V3   23  51  1.1
V4   21  23  1.36
C16  20  25  2E-12
C17  24  25  2E-12
RG1  20  97  1E8
RG2  24  97  1E8
Q1   20  20  97  PNP
Q2   20  21  22  NPN
Q3   24  23  22  PNP
Q4   24  24  51  NPN
Q5   25  20  97  PNP 20
Q6   25  24  51  NPN 20
VP   96  97  0
VN   51  52  0
EP   96  0   POLY(1) (99,0) 0.01 1
EN   52  0   POLY(1) (50,0) -0.015 1
*
R25  30 99   5E6
R26  30 50   5E6
FSY1 99  0   VP 1
FSY2 0  50   VN 1
*
* MODELS USED
*
.MODEL JX   NJF(BETA=7.67E-4  VTO=-2.000  IS=1E-12)
.MODEL NPN  NPN(BF=120 VAF=150 VAR=15 RB=2E3
+ RE=4 RC=200 IS=1E-16)
.MODEL PNP  PNP(BF=80 VAF=150 VAR=15 RB=2E3
+ RE=4 RC=900 IS=1E-16)
.MODEL DX   D(IS=1E-15)
.ENDS AD820





* AD822 SPICE Macro-model
* Description: Amplifier
* Generic Desc: J5/30V, JFET, OP, S SPLY, RRO, 2X
* Developed by: ARG / ADSC
* Revision History: 08/10/2012 - Updated to new header style
* 1.0 (02/1995)
* Copyright 1995, 2012 by Analog Devices, Inc.
*
* Refer to http://www.analog.com/Analog_Root/static/techSupport/designTools/spiceModels/license/spice_general.html for License Statement.  Use of this model
* indicates your acceptance with the terms and provisions in the License Statement.
*
* BEGIN Notes:
*
* Not Modeled:
*
* Parameters modeled include:
*
* END Notes
*
* Node assignments
*                non-inverting input
*                | inverting input
*                | | positive supply
*                | | |  negative supply
*                | | |  |  output
*                | | |  |  |
.SUBCKT AD822    1 2 99 50 25
*#ASSOC Category="Op-amps" symbol=opamp
*
* INPUT STAGE & POLE AT 5 MHZ
*
R3 5 99 2456
R4 6 99 2456
CIN 1 2 5E-12
C2 5 6 6.48E-12
I1 4 50 108E-6
IOS 1 2 1E-12
EOS 7 1 POLY(1) (12,98) 100E-6 1
J1 5 2 4 JX
J2 6 7 4 JX
GB1 50 2 POLY(3) (2,4) (2,5) (2,50) 0 1E-12 1E-12 1E-12
GB2 50 7 POLY(3) (7,4) (7,5) (7,50) 0 1E-12 1E-12 1E-12
*
* GAIN STAGE & POLE AT 13.4 HZ
*
EREF 98 0 (30,0) 1
R5 9 98 2.313E6
C3 9 25 32E-12
G1 98 9 (6,5) 4.07E-4
V1 8 98 0
V2 98 10 -1
D1 9 10 DX
D2 8 9 DX
*
* COMMON-MODE GAIN NETWORK WITH ZERO AT 1 KHZ
*
R21 11 12 1E6
R22 12 98 100
C14 11 12 159E-12
E13 11 98 POLY(2) (2,98) (1,98) 0 0.5 0.5
*
* POLE AT 10 MHZ
*
R23 18 98 1E6
C15 18 98 15.9E-15
G15 98 18 (9,98) 1E-6
*
* OUTPUT STAGE
*
ES 26 51 POLY(1) (18,98) 1.72 1
RS 26 22 500
V3 23 51 1.03951
V4 21 23 1.36
C16 20 25 2E-12
C17 24 25 2E-12
RG1 20 97 1E8
RG2 24 97 1E8
Q1 20 20 97 PNP
Q2 20 21 22 NPN
Q3 24 23 22 PNP
Q4 24 24 51 NPN
Q5 25 20 97 PNP 20
Q6 25 24 51 NPN 20
VP 96 97 0
VN 51 52 0
EP 96 0 POLY(1) (99,0) 0.01 1
EN 52 0 POLY(1) (50,0) -0.015 1
R25 30 99 63.5E3
R26 30 50 63.5E3
FSY1 99 0 VP 1
FSY2 0 50 VN 1
*
* MODELS USED
*
.MODEL JX NJF(BETA=7.67E-4 VTO=-2.000 IS=1E-12)
.MODEL NPN NPN(BF=120 VAF=150 VAR=15 RB=2E3 RE=4 RC=200)
.MODEL PNP PNP(BF=120 VAF=150 VAR=15 RB=2E3 RE=4 RC=900)
.MODEL DX D(IS=1E-15)
.ENDS AD822





* AD823 Spice Macro-model
* Description: Amplifier
* Generic Desc: Dual 16MHz FET amplifier
* Developed by: SMR
* Revision History: 08/10/2012 - Updated to new header style
* 4.0 (04/1997)
* Copyright 1996, 2012 by Analog Devices, Inc.
*
* Refer to http://www.analog.com/Analog_Root/static/techSupport/designTools/spiceModels/license/spice_general.html for License Statement.
* Use of this model indicates your acceptance with the terms and provisions in the License Statement.
*
* BEGIN Notes:
*
* Not Modeled:
*    Distortion is not characterized
*
* Parameters modeled include:
*    open loop gain and phase vs frequency
*    output clamping voltage and current input common mode range
*    CMRR vs freq
*    I bias vs Vcm in
*    Slew rate
*    Output currents are reflected to V supplies
*    Voltage and current noise density are accurate for the entire bandwidth of the AD823
*    Vos is static and will not vary with Vcm input
*    Step response is modeled at unity gain w/1k load
*    This model of the AD823 works at 3.3v
*
* END Notes
*
* Node assignments
*                non-inverting input
*                | inverting input
*                | | positive supply
*                | | |  negative supply
*                | | |  |  output
*                | | |  |  |
.SUBCKT AD823    1 2 99 50 11
*#ASSOC Category="Op-amps" symbol=opamp

***** Input Stage/pole at 50mhz

R1 1 13 5e12
R2 13 2 5e12
fn1 98 1 vn2 1
fn2 98 2 vn2 1
cin1 1 98 1.8e-12
cin2 2 98 1.8e-12
J1 24 1 25 jx
J2 24 14 26 jx
R3 99 25 708
R4 99 26 708
Cp 25 26 0.65pf
Ibt 24 50 0.62ma
Ib1 1 98 5p
Ib2 2 98 5p
Eos 2 12 poly(1) 34 98 0.2e-3 1
Enoise 12 14 36 98 1

***** Input V noise source

dn1 35 98 dn1
rn1 35 98 6.5e-5
vn1 35 98 0

hn1 36 98 vn1 1
rn2 36 98 1

***** Input I noise source

rn3 37 98 1.6e10
vn2 37 98 0

hn2 38 98 vn2 1
rn4 38 98 1

***** Gain Stage & Pole @ 300Hz

*Vd1 99 3 0.91
*Vd2 4 50 0.91
Vd1 99 3 0.61
Vd2 4 50 0.64
Gg1 99 5 (26,25) 1.413e-3
Gg2 5 50 (25,26) 1.413e-3
D1 5 3 dx
D2 4 5 dx
Rg1 99 5 21.23e6
Rg2 50 5 21.23e6
Cdp1 99 5 25pf
Cdp2 50 5 25pf

***** Internal Reference

Eref1 98 0 poly(2) (99,0) (50,0) 0 0.5 0.5
Eref2 97 0 poly(2) (1,0) (2,0) 0 0.5 0.5

***** Common Mode Gain Network/Pole at 10khz

Gacm1 15 98 98 97 1.4
Lacm2 15 29 10e-9
Racm2 29 98 1e-3

***** Common Mode Gain Network/Zero at 300hz

Ecm1  30 98 15 98 70e-3
Racm3 30 31 1.67e3
Racm4 31 32 100e-3
Lacm3 32 98 53e-6

***** Common Mode Gain Network/Pole at 5mhz

Ecm2  33 98 31 98 1
Lacm4 33 34 31.8u
Racm 34 98 1k

***** Zero/Pole Stages (20MHz/50MHz))

ezp  16 98 5 98 2.5
rzp1 16 17 188
rzp2 17 18 126
lzp  18 98 1u

***** Buffer to output stage

gbuf  98 19 17 98 1e-4
Rbuf  19 98 10k

***** Output Stage

fo1 98 90 vcd 1
Do1 90 91 dx
Do2 92 90 dx
vi1 91 98 0
vi2 98 92 0

*fsy 99 50 poly(2) vi1 vi2 5.7e-3 1 1
Isy 99 50 5.7e-3
Eref 96 0 11 0 1
fsy1 99 96 poly(2) vi1 vcd 0 1 -.5
fsy2 96 50 poly(2) vi2 vcd 0 1 0.5



Go3 10 99 99 19 50m
Go4 50 10 19 50 50m
Ro3 99 10 20
Ro4 10 50 20
vcd 10 95 0
lo1 95 11 1e-10
ro 11 98 1e6
Do5 19 20 dx
Do6 21 19 dx
Vo1 20 10 -0.3
Vo2 10 21 -0.4

.model dx d(IS=1e-15)
.model dn1 d(is=1e-15 af=0 kf=1e-12)
.model jx njf(beta=3e-3 vto=-1 Is=1e-12)
.ends AD823





* AD823A Spice Macro-model
* Description: Amplifier
* Generic Desc:
* Developed by: SMR
* Revision History:
*   1.0 (4/2012) Updated to new header style
* Copyright 2012 by Analog Devices, Inc.
*
* Refer to
* http://www.analog.com/Analog_Root/static/techSupport/designTools/
* spiceModels/license/spice_general.html for License Statement.
* Use of this model indicates your acceptance with the terms and
* provisions in the License Statement.
*
* BEGIN Notes:
*
* Not Modeled:
*    Distortion
*
*
* Parameters modeled include:
*    open loop gain and phase vs frequency
*    output clamping voltage and current
*    input common mode range
*    CMRR vs freq
*    I bias vs Vcm in
*    Slew rate
*    Output currents are reflected to V supplies
*    Voltage and current noise density are accurate for the entire bandwidth of the AD823A
*    Vos is static and will not vary with Vcm input
*    Step response is modeled at unity gain w/1k load
*    This model of the AD823A works at 3.3v
*
* END Notes
*
* Node assignments
*                 non-inverting input
*                 | inverting input
*                 | | positive supply
*                 | | |  negative supply
*                 | | |  |  output
*                 | | |  |  |
.SUBCKT AD823A    1 2 99 50 11
*#ASSOC Category="Op-amps" symbol=opamp

***** Input Stage/pole at 50mhz

R1 1 13 5e12
R2 13 2 5e12
fn1 98 1 vn2 1
fn2 98 2 vn2 1
cin1 1 98 1.8e-12
cin2 2 98 1.8e-12
J1 24 1 25 jx
J2 24 14 26 jx
R3 99 25 708
R4 99 26 708
Cp 25 26 0.65pf
Ibt 24 50 0.62ma
Ib1 1 98 5p
Ib2 2 98 5p
Eos 2 12 poly(1) 34 98 0.2e-3 1
Enoise 12 14 36 98 1

***** Input V noise source

dn1 35 98 dn1
rn1 35 98 6.5e-5
vn1 35 98 0

hn1 36 98 vn1 1
rn2 36 98 1

***** Input I noise source

rn3 37 98 1.6e10
vn2 37 98 0

hn2 38 98 vn2 1
rn4 38 98 1

***** Gain Stage & Pole @ 300Hz

*Vd1 99 3 0.91
*Vd2 4 50 0.91
Vd1 99 3 0.61
Vd2 4 50 0.64
Gg1 99 5 (26,25) 1.413e-3
Gg2 5 50 (25,26) 1.413e-3
D1 5 3 dx
D2 4 5 dx
Rg1 99 5 21.23e6
Rg2 50 5 21.23e6
Cdp1 99 5 25pf
Cdp2 50 5 25pf

***** Internal Reference

Eref1 98 0 poly(2) (99,0) (50,0) 0 0.5 0.5
Eref2 97 0 poly(2) (1,0) (2,0) 0 0.5 0.5

***** Common Mode Gain Network/Pole at 10khz

Gacm1 15 98 98 97 1.4
Lacm2 15 29 10e-9
Racm2 29 98 1e-3

***** Common Mode Gain Network/Zero at 300hz

Ecm1  30 98 15 98 70e-3
Racm3 30 31 1.67e3
Racm4 31 32 100e-3
Lacm3 32 98 53e-6

***** Common Mode Gain Network/Pole at 5mhz

Ecm2  33 98 31 98 1
Lacm4 33 34 31.8u
Racm 34 98 1k

***** Zero/Pole Stages (20MHz/50MHz))

ezp  16 98 5 98 2.5
rzp1 16 17 188
rzp2 17 18 126
lzp  18 98 1u

***** Buffer to output stage

gbuf  98 19 17 98 1e-4
Rbuf  19 98 10k

***** Output Stage

fo1 98 90 vcd 1
Do1 90 91 dx
Do2 92 90 dx
vi1 91 98 0
vi2 98 92 0

*fsy 99 50 poly(2) vi1 vi2 5.7e-3 1 1
Isy 99 50 5.7e-3
Eref 96 0 11 0 1
fsy1 99 96 poly(2) vi1 vcd 0 1 -.5
fsy2 96 50 poly(2) vi2 vcd 0 1 0.5



Go3 10 99 99 19 50m
Go4 50 10 19 50 50m
Ro3 99 10 20
Ro4 10 50 20
vcd 10 95 0
lo1 95 11 1e-10
ro 11 98 1e6
Do5 19 20 dx
Do6 21 19 dx
Vo1 20 10 -0.3
Vo2 10 21 -0.4

.model dx d(IS=1e-15)
.model dn1 d(is=1e-15 af=0 kf=1e-12)
.model jx njf(beta=3e-3 vto=-1 Is=1e-12)
.ends AD823A
* AD824 SPICE Macro-model
* Description: Amplifier
* Generic Desc: 5/30V, JFET, OP, S SPLY, RRO, 4X
* Developed by: ARG / PMI
* Revision History: 08/10/2012 - Updated to new header style
* 1.0 (09/1994)
* Copyright 1993, 2012 by Analog Devices, Inc.
*
* Refer to http://www.analog.com/Analog_Root/static/techSupport/designTools/spiceModels/license/spice_general.html for License Statement.  Use of this model
* indicates your acceptance with the terms and provisions in the License Statement.
*
* BEGIN Notes:
*
* Not Modeled:
*
* Parameters modeled include:
*
* END Notes
*
* Node assignments
*                non-inverting input
*                |  inverting input
*                |  |  positive supply
*                |  |  |  negative supply
*                |  |  |  |  output
*                |  |  |  |  |
.SUBCKT AD824    1  2  99 50 25
*#ASSOC Category="Op-amps" symbol=opamp
*
* INPUT STAGE & POLE AT 3.1MHZ
*
R3   5    99   1.193E3
R4   6    99   1.193E3
CIN  1    2    4E-12
C2   5    6    19.229E-12
I1   4    50   108E-6
IOS  1    2    1E-12
EOS  7    1    POLY(1) (12,98) 100E-6 1
J1   4    2    5    JX
J2   4    7    6    JX
*
* GAIN STAGE & DOMINANT POLE
*
EREF 98   0    (30,0) 1
R5   9    98   2.205E6
C3   9    25   54E-12
G1   98   9    (6,5) 0.838E-3
V1   8    98   -1
V2   98   10   -1
D1   9    10   DX
D2   8    9    DX
*
* COMMON-MODE GAIN NETWORK WITH ZERO AT 1KHZ
*
R21  11   12   1E6
R22  12   98   100
C14  11   12   159E-12
E13  11   98   POLY(2) (2,98) (1,98) 0 0.5 0.5
*
* POLE AT 10MHZ
*
R23  18   98   1E6
C15  18   98   15.9E-15
G15  98   18   (9,98) 1E-6
*
* OUTPUT STAGE
*
ES   26   98   (18,98) 1
RS   26   22   500
IB1  98   21   2.404E-3
IB2  23   98   2.404E-3
D10  21   98   DY
D11  98   23   DY
C16  20   25   2E-12
C17  24   25   2E-12
DQ1  97   20   DQ
Q2   20   21   22  NPN
Q3   24   23   22  PNP
DQ2  24   51   DQ
Q5   25   20   97  PNP 20
Q6   25   24   51  NPN 20
VP   96   97   0
VN   51   52   0
EP   96   0    (99,0) 1
EN   52   0    (50,0) 1
R25  30   99   5E6
R26  30   50   5E6
FSY1 99   0    VP 1
FSY2 0    50   VN 1
DC1  25   99   DX
DC2  50   25   DX
*
* MODELS USED
*
.MODEL JX NJF(BETA=3.2526E-3 VTO=-2.000 IS=2E-12)
.MODEL NPN NPN(BF=120 VAF=150 VAR=15 RB=2E3
+ RE=4 RC=550 IS=1E-16)
.MODEL PNP PNP(BF=120 VAF=150 VAR=15 RB=2E3
+ RE=4 RC=750 IS=1E-16)
.MODEL DX D(IS=1E-15)
.MODEL DY D()
.MODEL DQ D(IS=1E-16)
.ENDS AD824





*AD8682 Macro-model
*Function:Amplifier
*
*Revision History:
*Rev.1 Nov 2016-ZZ
*Copyright 2016 by Analog Devices
*
*Refer to http://www.analog.com/Analog_Root/static/techSupport/designTools/spicemodels/license
*for License Statement. Use of this model indicates your acceptance
*of the terms and provisions in the License Staement.
*
*Tested on MultSIm, SiMetrix(NGSpice), PSpice
*
*Not modeled: Distortion, PSRR, Overload Recovery,
*             Shutdown Turn On/Turn Off time
*
*Parameters modeled include:
*   Vos, Ibias, Input CM limits and Typ output voltge swing over full supply range,
*   Open Loop Gain & Phase, Slew Rate, Output current limits, Voltage & Current Noise over temp,
*   Capacitive load drive, Quiescent and dynamic supply currents,
*   Shut Down pin functionality where applicable,
*   Single supply & offset supply functionality.
*
*Node Assignments
*               Non-Inverting Input
*               |   Inverting Input
*               |   |   Positive supply
*               |   |   |   Negative supply
*               |   |   |   |   Output
*               |   |   |   |   |
.Subckt AD8682 100 101 102 103 104
*
***Power Supplies***
Rz1	102	1020	Rideal	1e-6
Rz2	103	1030	Rideal	1e-6
Ibias	1020	1030	dc	0.44e-3
DzPS	98	1020	diode
Iquies	1020	98	dc	3.96e-3
S1	98	1030	106	113	Switch
R1	1020	99	Rideal	1e7
R2	99	1030	Rideal	1e7
e1	111	110	1020	110	1
e2	110	112	110	1030	1
e3	110	0	99	0	1
*
*
***Inputs***
S2	1	100	106	113	Switch
S3	9	101	106	113	Switch
VOS	1	2	dc	2.5e-3
IbiasP	110	2	dc	2e-12
IbiasN	110	9	dc	2e-12
RinCMP	110	2	Rideal	2000e6
RinCMN	9	110	Rideal	2000e6
CinCMP	110	2	2.2e-12
CinCMN	9	110	2.2e-12
IOS	9	2	1e-15
RinDiff	9	2	Rideal	10000e3
CinDiff	9	2	0.8e-12
*
*
***Non-Inverting Input with Clamp***
g1	3	110	110	2	0.001
RInP	3	110	Rideal	1e3
RX1	40	3	Rideal	0.001
DInP	40	41	diode
DInN	42	40	diode
VinP	111	41	dc	0.46
VinN	42	112	dc	4.46
*
*
***Vnoise***
hVn	6	5	Vmeas1	707.10678
Vmeas1	20	110	DC	0
Vvn	21	110	dc	0.65
Dvn	21	20	DVnoisy
hVn1	6	7	Vmeas2	707.10678
Vmeas2	22	110	dc	0
Vvn1	23	110	dc	0.65
Dvn1	23	22	DVnoisy
*
*
***Inoise***
FnIN	9	110	Vmeas3	0.7071068
Vmeas3	51	110	dc	0
VnIN	50	110	dc	0.65
DnIN	50	51	DINnoisy
FnIN1	110	9	Vmeas4	0.7071068
Vmeas4	53	110	dc	0
VnIN1	52	110	dc	0.65
DnIN1	52	53	DINnoisy
*
FnIP	2	110	Vmeas5	0.7071068
Vmeas5	31	110	dc	0
VnIP	30	110	dc	0.65
DnIP	30	31	DIPnoisy
FnIP1	110	2	Vmeas6	0.7071068
Vmeas6	33	110	dc	0
VnIP1	32	110	dc	0.65
DnIP1	32	33	DIPnoisy
*
*
***CMRR***
RcmrrP	3	10	Rideal	1e12
RcmrrN	10	9	Rideal	1e12
g10	11	110	10	110	-6.325e-9
Lcmrr	11	12	15.9e-3
Rcmrr	12	110	Rideal	1e3
e4	5	3	11	110	1
*
*
***Power Down***
VPD	111	80	dc	2
VPD1	81	0	dc	1.5
RPD	111	106	Rideal	1e6
ePD	80	113	82	0	1
RDP1	82	0	Rideal	1e3
CPD	82	0	1e-10
S5	81	82	83	113	Switch
CDP1	83	0	1e-12
RPD2	106	83	1e6
*
*
***Feedback Pin***
*RF	105	104	Rideal	0.001
*
*
***VFB Stage***
g200	200	110	7	9	1
R200	200	110	Rideal	250
DzSlewP	201	200	DzSlewP
DzSlewN	201	110	DzSlewN
*
*
***Dominant Pole at 0.08 Hz***
g210	210	110	200	110	0.0636e-6
R210	210	110	Rideal	1989.43e6
C210	210	110	1e-012
*
*
***Output Voltage Clamp-1***
RX2	60	210	Rideal	0.001
DzVoutP	61	60	DzVoutP
DzVoutN	60	62	DzVoutN
DVoutP	61	63	diode
DVoutN	64	62	diode
VoutP	65	63	dc	6.095
VoutN	64	66	dc	6.095
e60	65	110	111	110	1
e61	66	110	112	110	1
*
*
***Pole at 12MHz***
g220	220	110	210	110	0.001
R220	220	110	Rideal	1000
C220	220	110	13.2629e-12
*
***Pole at 12MHz***
g230	230	110	220	110	0.001
R230	230	110	Rideal	1000
C230	230	110	13.2629e-12
*
***Pole at 12MHz***
g240	240	110	230	110	0.001
R240	240	110	Rideal	1000
C240	240	110	13.2629e-12
*
***Pole at 50MHz***
g245	245	110	240	110	0.001
R245	245	110	Rideal	1000
C245	245	110	3.1831e-12
*
***Pole at 50MHz***
g250	250	110	245	110	0.001
R250	250	110	Rideal	1000
C250	250	110	3.1831e-12
*
***Pole at 50MHz***
g255	255	110	250	110	0.001
R255	255	110	Rideal	1000
C255	255	110	3.1831e-12
*
***Pole at 50MHz***
g260	260	110	255	110	0.001
R260	260	110	Rideal	1000
C260	260	110	3.1831e-12
*
***Pole at 50MHz***
g265	265	110	260	110	0.001
R265	265	110	Rideal	1000
C265	265	110	3.1831e-12
*
***Buffer***
g270	270	110	265	110	0.001
R270	270	110	Rideal	1000
*
***Buffer***
e280	280	110	270	110	1
R280	280	285	Rideal	10
*
***Peak: f=50MHz, Zeta=0.7, Gain=0.2dB***
e290	290	110	285	110	1
R290	290	292	Rideal	10
L290	290	291	22.736e-9
C290	291	292	445.633e-12
R291	292	110	Rideal	429.314
e295	295	110	292	110	1.0233
*
*
***Output Stage***
g300	300	110	295	110	0.001
R300	300	110	Rideal	1000
e301	301	110	300	110	1
Rout	302	303	Rideal	 .3
Lout	303	310	 1e-9
Cout	310	110	 1e-12
*
*
***Output Current Limit***
H1	301	304	Vsense1	100
Vsense1	301	302	dc	0
VIoutP	305	304	dc	-0.364
VIoutN	304	306	dc	0.136
DIoutP	307	305	diode
DIoutN	306	307	diode
Rx3	307	300	Rideal	0.001
*
*
***Output Clamp-2***
VoutP1	111	73	dc	1.785
VoutN1	74	112	dc	1.785
DVoutP1	75	73	diode
DVoutN1	74	75	diode
RX4	75	310	Rideal	0.001
*
*
***Supply Currents***
FIoVcc	314	110	Vmeas8	1
Vmeas8	310	311	dc	0
R314	110	314	Rideal	1e9
DzOVcc	110	314	diode
DOVcc	102	314	diode
RX5	311	312	Rideal	0.001
FIoVee	315	110	Vmeas9	1
Vmeas9	312	313	dc	0
R315	315	110	Rideal	1e9
DzOVee	315	110	diode
DOVee	315	103	diode
*
*
***Output Switch***
S4	104	313	106	113	Switch
*
*
*** Common Models ***
.model	diode	d(bv=100)
.model	Switch	vswitch(Von=1.505,Voff=1.495,ron=0.001,roff=1e6)
.model	DzVoutP	D(BV=4.3)
.model	DzVoutN	D(BV=4.3)
.model	DzSlewP	D(BV=142.026)
.model	DzSlewN	D(BV=142.026)
.model	DVnoisy	D(IS=4.90e-14 KF=3.04e-18)
.model	DINnoisy	D(IS=3.81e-21 KF=0.00e0)
.model	DIPnoisy	D(IS=3.81e-21 KF=0.00e0)
.model	Rideal	res(T_ABS=-273)
*
.ends
*AD8684 Macro-model
*Function:Amplifier
*
*Revision History:
*Rev.1 Nov 2016-ZZ
*Copyright 2016 by Analog Devices
*
*Refer to http://www.analog.com/Analog_Root/static/techSupport/designTools/spicemodels/license
*for License Statement. Use of this model indicates your acceptance
*of the terms and provisions in the License Staement.
*
*Tested on MultSIm, SiMetrix(NGSpice), PSpice
*
*Not modeled: Distortion, PSRR, Overload Recovery,
*             Shutdown Turn On/Turn Off time
*
*Parameters modeled include:
*   Vos, Ibias, Input CM limits and Typ output voltge swing over full supply range,
*   Open Loop Gain & Phase, Slew Rate, Output current limits, Voltage & Current Noise over temp,
*   Quiescent and dynamic supply currents,
*   Single supply & offset supply functionality.
*
*Node Assignments
*               Non-Inverting Input
*               |   Inverting Input
*               |   |   Positive supply
*               |   |   |   Negative supply
*               |   |   |   |   Output
*               |   |   |   |   |
.Subckt AD8684 100 101 102 103 104
*#ASSOC Category="Op-amps" symbol=opamp
*
***Power Supplies***
Rz1	102	1020	Rideal	1e-6
Rz2	103	1030	Rideal	1e-6
Ibias	1020	1030	dc	0.44e-3
DzPS	98	1020	diode
Iquies	1020	98	dc	3.96e-3
S1	98	1030	106	113	Switch
R1	1020	99	Rideal	1e7
R2	99	1030	Rideal	1e7
e1	111	110	1020	110	1
e2	110	112	110	1030	1
e3	110	0	99	0	1
*
*
***Inputs***
S2	1	100	106	113	Switch
S3	9	101	106	113	Switch
VOS	1	2	dc	3.5e-3
IbiasP	110	2	dc	5e-12
IbiasN	110	9	dc	5e-12
RinCMP	110	2	Rideal	2000e6
RinCMN	9	110	Rideal	2000e6
CinCMP	110	2	2.2e-12
CinCMN	9	110	2.2e-12
IOS	9	2	10e-15
RinDiff	9	2	Rideal	10000e3
CinDiff	9	2	0.8e-12
*
*
***Non-Inverting Input with Clamp***
g1	3	110	110	2	0.001
RInP	3	110	Rideal	1e3
RX1	40	3	Rideal	0.001
DInP	40	41	diode
DInN	42	40	diode
VinP	111	41	dc	0.46
VinN	42	112	dc	4.46
*
*
***Vnoise***
hVn	6	5	Vmeas1	707.10678
Vmeas1	20	110	DC	0
Vvn	21	110	dc	0.65
Dvn	21	20	DVnoisy
hVn1	6	7	Vmeas2	707.10678
Vmeas2	22	110	dc	0
Vvn1	23	110	dc	0.65
Dvn1	23	22	DVnoisy
*
*
***Inoise***
FnIN	9	110	Vmeas3	0.7071068
Vmeas3	51	110	dc	0
VnIN	50	110	dc	0.65
DnIN	50	51	DINnoisy
FnIN1	110	9	Vmeas4	0.7071068
Vmeas4	53	110	dc	0
VnIN1	52	110	dc	0.65
DnIN1	52	53	DINnoisy
*
FnIP	2	110	Vmeas5	0.7071068
Vmeas5	31	110	dc	0
VnIP	30	110	dc	0.65
DnIP	30	31	DIPnoisy
FnIP1	110	2	Vmeas6	0.7071068
Vmeas6	33	110	dc	0
VnIP1	32	110	dc	0.65
DnIP1	32	33	DIPnoisy
*
*
***CMRR***
RcmrrP	3	10	Rideal	1e12
RcmrrN	10	9	Rideal	1e12
g10	11	110	10	110	-6.325e-9
Lcmrr	11	12	22.59e-3
Rcmrr	12	110	Rideal	5e3
e4	5	3	11	110	1
*
*
***Power Down***
VPD	111	80	dc	2
VPD1	81	0	dc	1.5
RPD	111	106	Rideal	1e6
ePD	80	113	82	0	1
RDP1	82	0	Rideal	1e3
CPD	82	0	1e-10
S5	81	82	83	113	Switch
CDP1	83	0	1e-12
RPD2	106	83	1e6
*
*
***Feedback Pin***
*RF	105	104	Rideal	0.001
*
*
***VFB Stage***
g200	200	110	7	9	1
R200	200	110	Rideal	250
DzSlewP	201	200	DzSlewP
DzSlewN	201	110	DzSlewN
*
*
***Dominant Pole at 0.08 Hz***
g210	210	110	200	110	0.0636e-6
R210	210	110	Rideal	1989.43e6
C210	210	110	1e-012
*
*
***Output Voltage Clamp-1***
RX2	60	210	Rideal	0.001
DzVoutP	61	60	DzVoutP
DzVoutN	60	62	DzVoutN
DVoutP	61	63	diode
DVoutN	64	62	diode
VoutP	65	63	dc	6.095
VoutN	64	66	dc	6.095
e60	65	110	111	110	1
e61	66	110	112	110	1
*
*
***Pole at 12MHz***
g220	220	110	210	110	0.001
R220	220	110	Rideal	1000
C220	220	110	13.2629e-12
*
***Pole at 12MHz***
g230	230	110	220	110	0.001
R230	230	110	Rideal	1000
C230	230	110	13.2629e-12
*
***Pole at 12MHz***
g240	240	110	230	110	0.001
R240	240	110	Rideal	1000
C240	240	110	13.2629e-12
*
***Pole at 50MHz***
g245	245	110	240	110	0.001
R245	245	110	Rideal	1000
C245	245	110	3.1831e-12
*
***Pole at 50MHz***
g250	250	110	245	110	0.001
R250	250	110	Rideal	1000
C250	250	110	3.1831e-12
*
***Pole at 50MHz***
g255	255	110	250	110	0.001
R255	255	110	Rideal	1000
C255	255	110	3.1831e-12
*
***Pole at 50MHz***
g260	260	110	255	110	0.001
R260	260	110	Rideal	1000
C260	260	110	3.1831e-12
*
***Pole at 50MHz***
g265	265	110	260	110	0.001
R265	265	110	Rideal	1000
C265	265	110	3.1831e-12
*
***Buffer***
g270	270	110	265	110	0.001
R270	270	110	Rideal	1000
*
***Buffer***
e280	280	110	270	110	1
R280	280	285	Rideal	10
*
***Peak: f=50MHz, Zeta=0.7, Gain=0.2dB***
e290	290	110	285	110	1
R290	290	292	Rideal	10
L290	290	291	22.736e-9
C290	291	292	445.633e-12
R291	292	110	Rideal	429.314
e295	295	110	292	110	1.0233
*
*
***Output Stage***
g300	300	110	295	110	0.001
R300	300	110	Rideal	1000
e301	301	110	300	110	1
Rout	302	303	Rideal	 .3
Lout	303	310	 1e-9
Cout	310	110	 1e-12
*
*
***Output Current Limit***
H1	301	304	Vsense1	100
Vsense1	301	302	dc	0
VIoutP	305	304	dc	-0.364
VIoutN	304	306	dc	0.136
DIoutP	307	305	diode
DIoutN	306	307	diode
Rx3	307	300	Rideal	0.001
*
*
***Output Clamp-2***
VoutP1	111	73	dc	1.785
VoutN1	74	112	dc	1.785
DVoutP1	75	73	diode
DVoutN1	74	75	diode
RX4	75	310	Rideal	0.001
*
*
***Supply Currents***
FIoVcc	314	110	Vmeas8	1
Vmeas8	310	311	dc	0
R314	110	314	Rideal	1e9
DzOVcc	110	314	diode
DOVcc	102	314	diode
RX5	311	312	Rideal	0.001
FIoVee	315	110	Vmeas9	1
Vmeas9	312	313	dc	0
R315	315	110	Rideal	1e9
DzOVee	315	110	diode
DOVee	315	103	diode
*
*
***Output Switch***
S4	104	313	106	113	Switch
*
*
*** Common Models ***
.model	diode	d(bv=100)
.model	Switch	vswitch(Von=1.505,Voff=1.495,ron=0.001,roff=1e6)
.model	DzVoutP	D(BV=4.3)
.model	DzVoutN	D(BV=4.3)
.model	DzSlewP	D(BV=142.026)
.model	DzSlewN	D(BV=142.026)
.model	DVnoisy	D(IS=4.90e-14 KF=3.04e-18)
.model	DINnoisy	D(IS=3.81e-21 KF=0.00e0)
.model	DIPnoisy	D(IS=3.81e-21 KF=0.00e0)
.model	Rideal	res(T_ABS=-273)
*
.ends AD8684* ADA4091 SPICE Macro-model
* Description: Amplifier
* Generic Desc: 2.7/30V, BIP, OP, Low Pwr, RRIO, 2X
* Developed by: HH / AD-SJ
* Revision History: 08/10/2012 - Updated to new header style
* 05/14/2014 - ported to Simplis (JSW)
* 0.0 (04/2009)
* Copyright 2008, 2012 by Analog Devices
*
* Refer to http://www.analog.com/Analog_Root/static/techSupport/designTools/spiceModels/license/spice_general.html for License Statement.  Use of this model
* indicates your acceptance of the terms and provisions in the License Statement.
*
* BEGIN Notes:
*
* Not Modeled:
*
* Parameters modeled include:
*
* END Notes
*
* Node assignments
*                non-inverting input
*                |  inverting input
*                |  |  positive supply
*                |  |  |  negative supply
*                |  |  |  |  output
*                |  |  |  |  |
.SUBCKT ADA4091  1  2  99 50 45
*#ASSOC Category="Op-amps" symbol=opamp
*
* INPUT STAGE
*
I1   99   7    8.00E-06
Q1   6    4    7A    QP
Q2   5    3    7B    QP
RE1  7A   7   7.774E+02
RE2  7B   7   7.774E+02
D1   3    99   DX
D2   4    99   DX
D3   50   3    DX
D4   50   4    DX
D5   3    4    DX
D6   4    3    DX
R1   3    8    5E+03
R2   4    2    5E+03
R3   5    50   7.500E4;
R4   6    50   7.500E4;
Cph  5    5A   0.235E-12
Rph  5A   6    300
EOS  8    1    POLY(4) (73,98) (22,98) (81,98) (83,98) -400E-9   1 1 1 1
IOS  3    4     -50E-12
CDiff  1    2    2.5E-12
Cin1   1   50    2E-12
Cin2   2   50    2E-12
*
* INPUT PROTECTION NETWORK
*
X_in1 1 50 Diac1
X_in2 2 50 Diac1
X_in3 1 99 Diac1
X_in4 2 99 Diac1
*
*
RS1  99   39   400.0E3
RS2  39   50   400.0E3
EREF 98   0    (39,0) 1
*
* 1ST GAIN STAGE
*
G1   9  98    (6,5) 1.0E-06
R7   9   98   1E6
*
* 2ND GAIN STAGE AND DOMINANT POLE
*
R8    12   98   1.094E+08
G2    12   98  (98,9) 3.881E-06
D7   12   13   DX
D8   14   12   DX
V1   13   98   +0.2; source
V2   14   98   -0.2; sink
*
* Provision for second pole
*
G3   18   98   (98,12) 1E-05
R11  18   98   1E5
*
* CMRR=90dB, Pole at 1100 Hz
*
ECM  21   98   POLY(2) (1,98) (2,98) 0 1.318E-01 1.318E-01
R10  21   22   1.326E+05
R20  22   98   1.592E+01
C10  21   22   1E-9
*
* PSRR=85dB, POLE AT 300 Hz
*
EPSY 72 98 POLY(1) (99,50) +0.1E-1 1.770E+01
RPS1 72 73 7.958E+02
RPS2 73 98 3.183E-03
CPS1 72 73 1.00E-06
*
* VOLTAGE NOISE REFERENCE OF 24nV/rt(Hz)
*
VN1 80 98 0
RN1 80 98 96.300E-3
HN  81 98 VN1 2.397E+01
RN2 81 98 1
*
* FLICKER NOISE CORNER = 300 Hz
*
DFN 82 98 DNOISE
VFN 82 98 DC 0.6551
HFN 83 98 POLY(1) VFN 1.00E-03 1.00E+00
RFN 83 98 1
*
* OUTPUT STAGE
*
Q3   451 41 99 POUT
RB1  40 41 1.5E+03
EB1  99 40 POLY(1) (98,18) 6.190E-01  1E-0;
Q4   451 43 50 NOUT
RB2  42 43 2.0E+03
EB2  42 50 POLY(1) (18,98) 6.155E-01  1E-0;
Lout 45 451  10E-10
RZ  45 453  100
CZ  453  12  4.67E-12
*
GSY  99 50 POLY(1) (99 50) 106.2E-6 -0.89E-06
*
* MODELS
*
.MODEL QP PNP(BF=80, IS=1.00E-16, VA=130)
.MODEL POUT PNP (BF=80,IS=2.8E-15,VA=130,IK=6E+00,BR=15,VAR=14.4, RC=30)
.MODEL NOUT NPN (BF=120,IS=3.2E-15,VA=250,IK=11E+00,BR=30, VAR=20.0, RC=7)
.MODEL DW D(IS=1E-18)
.MODEL DX D()
.MODEL DY D(IS=1E-9)
.MODEL DZ D(IS=1E-6)
.MODEL DNOISE D(IS=1E-14,RS=0,KF=8.640E-12)
*
.SUBCKT Diac1 1 2
Done 1 3 DZ42hh
Dtwo 2 3 DZ42hh
.MODEL DZ42hh D(IS=3.3179E-6, N=2.0, RS=1.0000E-3, CJO=10.00E-12, M=.31349, VJ=.3905, ISR=2.9061E-9, BV=42.0, IBV=5.0E-03, TT=300.0E-9)
.ENDS Diac1
*
*
.ENDS  ADA4091
*
* ADA4092 SPICE Macro-model
* Description: Amplifier
* Generic Desc: 2.7/30V, BIP, OP, Low Pwr, RRIO, 4X
* Developed by: HH / AD-SJ
* Revision History: 08/10/2012 - Updated to new header style
* 05/14/2014 - Ported to Simplis (JSW)
* 0.0 (12/2010)
* Copyright 2010, 2012 by Analog Devices
*
* Refer to http://www.analog.com/Analog_Root/static/techSupport/designTools/spiceModels/license/spice_general.html for License Statement.  Use of this model
* indicates your acceptance of the terms and provisions in the License Statement.
*
* BEGIN Notes:
*
* Not Modeled:
*
* Parameters modeled include:
*
* END Notes
*
* Node assignments
*                non-inverting input
*                |  inverting input
*                |  |  positive supply
*                |  |  |  negative supply
*                |  |  |  |  output
*                |  |  |  |  |
.SUBCKT ADA4092  1  2  99 50 45
*#ASSOC Category="Op-amps" symbol=opamp
*
* INPUT STAGE
*
Q1   6    4    7A    QP
Q2   5    3    7B    QP
RE1  7A   7   5.656E+02
RE2  7B   7   5.656E+02
I1   99   7    8.00E-06
D1   3    99   DX
D2   4    99   DX
D3   50   3    DX
D4   50   4    DX
D5   3    4    DX
D6   4    3    DX
R1   3    8    5E+03
R2   4    2    5E+03
R3   5    50   7.500E4;
R4   6    50   7.500E4;
Cph  5    5A   0.23E-12
Rph  5A   6    300
EOS  8    1    POLY(4) (73,98) (22,98) (81,98) (83,98) -1.4E-03 1 1 1 1
IOS  3    4     -2.0E-09
CDiff  1    2    2.5E-12
Cin1   1   50    2E-12
Cin2   2   50    2E-12
*
* INPUT PROTECTION NETWORK
*
X_in1 1 50 Diac1
X_in2 2 50 Diac1
X_in3 1 99 Diac1
X_in4 2 99 Diac1
*
*
RS1  99   39   400.0E3
RS2  39   50   400.0E3
EREF 98   0    (39,0) 1
*
* 1ST GAIN STAGE
*
R7    9  98    3.266E+08
G1    9  98  (6,5) 4.303E-06
D7    9  13   DX
D8   14   9   DX
V1   13  98   0.37; sink
V2   14  98   +0.017; source
*
* 2ND GAIN STAGE AND DOMINANT POLE
*
R8   12   98   1.0E+06
G2   12   98  (98,9) 1.0E-06
*
* Provision for second pole
*
G3   18   98   (98,12) 1E-05
R11  18   98   1E5
*
* CMRR
*
ECM  21   98   POLY(2) (1,98) (2,98) 0 7.813E-02 7.813E-02
R10  21   22   2.487E+04
R20  22   98   1.592E+01
C10  21   22   1E-9
*
* PSRR
*
EPSY 72 98 POLY(1) (99,50) +0.1E-6 1.485E+01
RPS1 72 73 5.305E+02
RPS2 73 98 3.183E-03
CPS1 72 73 1.00E-06
*
* VOLTAGE NOISE REFERENCE OF 30nV/rt(Hz)
*
VN1 80 98 0
RN1 80 98 25.5E-3
HN  81 98 VN1 3.0E+01
RN2 81 98 1
*
* FLICKER NOISE CORNER
*
DFN 82 98 DNOISE
VFN 82 98 DC 0.6551
HFN 83 98 POLY(1) VFN 1.00E-03 1.00E+00
RFN 83 98 1
*
* OUTPUT STAGE
*
Q3   451 41 99 POUT
RB1  40 41 1.5E+03
EB1  99 40 POLY(1) (98,18) 6.190E-01  1E-0;
Q4   451 43 50 NOUT
RB2  42 43 2.0E+03
EB2  42 50 POLY(1) (18,98) 6.155E-01  1E-0;
Lout 45 451  6.2E-12
RZ  451 453  100
CZ  453  9  4.6E-12
*
GSY  99 50 POLY(1) (99 50) 79.9E-6 -1.04E-06
*
* MODELS
*
.MODEL QP PNP(BF=80, IS=1.00E-16, VA=130)
.MODEL POUT PNP (BF=80,IS=2.8E-15,VA=130, BR=3,VAR=15, RC=38);
.MODEL NOUT NPN (BF=120,IS=3.2E-15,VA=250, BR=7, VAR=20, RC=8);
.MODEL DW D(IS=1E-18)
.MODEL DX D()
.MODEL DY D(IS=1E-9)
.MODEL DZ D(IS=1E-6)
.MODEL DNOISE D(IS=1E-14,RS=0,KF=1.15E-12)
*
.SUBCKT Diac1 1 2
Done 1 3 DZ42hh
Dtwo 2 3 DZ42hh
.MODEL DZ42hh D(IS=3.3179E-6, N=2.0, RS=1.0000E-3, CJO=10.00E-12, M=.31349, VJ=.3905, ISR=2.9061E-9, BV=42.0, IBV=5.0E-03, TT=300.0E-9)
.ENDS Diac1
.ENDS  ADA4092
*




