top: calc

include_all_verilog_files: True