.comment arachne-pnr 0.1+20180513git5d830dd (git sha1 5d830dd, g++ 9.3.0-6ubuntu1 -O2 -fdebug-prefix-map=/build/arachne-pnr-AaC6iz/arachne-pnr-0.1+20180513git5d830dd=. -fstack-protector-strong -O2 -DNDEBUG)
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000100
000000000000001000
.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000100
000000000000001000
.io_tile 5 0
000000000000000000
000100000000000001
000000000000000000
000000000000011001
000000000000000000
000000000000000000
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 8 0
000010000000000010
000100110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000001101000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000100
000000000000001000
.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 12 0
000000000000000000
000000000000000000
000000011000000000
000000001000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000011000000100
000000001000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000100
000000000000000000
.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000100
000000000000001000
.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 19 0
100000000000000000
000100000000000000
000000000000000000
000000000000010001
000001010000000100
000000001000000100
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000100
000000000000001000
.io_tile 21 0
000000000000000000
000000000000000000
000000111000000000
000000000000001000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000001000
.io_tile 22 0
000000000000000000
000000000000011000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000100
000000000000001000
.io_tile 23 0
000000000000000000
000000000000011000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000100
000000000000001000
.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000100
000000000000001000
.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000100
000000000000000000000000000000000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 1
000000000000000000000000010000000000000010000001000000
000000000000000000000011111011000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100011100000000000000000000000000000
000000000100000000100011010000000000000000000000000000
000000000000000000000000000000000000000010000001000000
000000000000000000000010011011000000000000000000000000
001000000000000000000000001000000000000000000100100000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000011000000000010000000000001
.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 7 1
000000000000100111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000001000000000000000000000000010000000000000
000000000000001011000000000011000000000000000000000000
110000000010000000000000001000000000000010000000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001111000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000010000000
.logic_tile 8 1
000010100001010011000110110001000000000000001000000000
000001000000000000000010100000100000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000101100000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000011000000000001000000001000000000
000000000010000000000000000000001110000000000000000000
000000000000000101100000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000010001010000101100000000000000000000000001000000000
000001000000000000000000000000001100000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000001000000000000000000001000000001000000000
000000000110000101000000000000001100000000000000000000
.logic_tile 9 1
000010000000001000000000010000000000000000000000000000
000000000000000011000011100000000000000000000000000000
011000000000000000000000001000000000000010000000000000
000000000000000000000000000011000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000001010000000000000000001000000000000000000000000
000000000000000111000010001000000000000010000000000000
000000000000000000000000001011000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000100
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011001000000000000000000001000000000000000000100000000
000010000000000000000000001011000000000010000010000000
010000000000000000000000000000000000000000000000000000
010000000110000000000000000000000000000000000000000000
000000001111000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000001010001000011001000000000000000000100000000
000100000000100000100100000011000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000111000000000111000000000010000000000000
.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000010101110000000000000000000000000000000000000000000
011000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000100000111000000000010000000000000
000010100000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000000111000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.logic_tile 13 1
000011100000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001011000000000000000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000100001101000000000010000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 1
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000001000001
011000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000001
110000100000000001000000000000000000000000000000000000
110001000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
.logic_tile 15 1
000000000000001000000000000000000000000000000100000001
000000100100001111000000000001000000000010000000000000
011000000000000000000000000000000000000000000100000010
000000000000000000000000001011000000000010000000000010
110000000000000011100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000100000000
000000000000000000000100000101000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000111000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
010000000000000000000000000001000000000010000000000100
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 1
000010000000001000000011100000000000000000000000000000
000001000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000010000000000001
000000000000000000000000001001000000000011000000000000
.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 1
000001000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ipcon_tile 25 1
000000010000000000000000001000000000110000110000001000
000000000000000000000000000001000000110000110000000000
000000000000001000000111100000000000110000110000001000
000000000000001111000100001011000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000111000000110000110000000000
000000000000000000000000001000000000110000110000001000
000000000000000000000000001001000000110000110000000000
000000000000000111000011110000000000110000110000001000
000000000000001111000011000011000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000011000000110000110000000000
000000000000000011100000000000000000110000110000001000
000000000000000000000011101011000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000001111000000110000110000000000
.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 2
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
010000000000000000000000001000000000000000000101000000
010000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 2
000000000000000000000010010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000000000000111000110011101101001111001000000000000
000000000000000000000011111001111000111010000010000000
110000000000000001000110011101101111101100010000000000
010000000000000000000010100011101010101100100000000000
000000000000000111000011001111111000011100100000000000
000000000000000000000010110111111100011100010000000000
000000000000000111000000001011101010000110100000000000
000000000000000000100011110011011010001111110000000000
000000000000001011100000001101101010110110000000000000
000000000000000101100000001101111100110101000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000001000000110000000000000000000000100000000
000000000000000101000000001001000000000010000000000000
.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000100000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 2
000000000000000000000000010000000000000010000001000000
000000000000000000000011110011000000000000000000000000
011000001100100000000010000000000000000000000000000000
000000000001000111000100000000000000000000000000000000
010000000000000001000000001000000000000000000100000100
010000000000010000100000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000100000
000000000000001000000000000000000000000000000100000000
000000000000001011000000000101000000000010000010000000
000000000000000111000000001000000000000000000101000000
000000000010000000100000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
.logic_tile 7 2
000001000010001111100000000000000000000000000000000000
000000001010000011100000000000000000000000000000000000
011000000000000000000111100000000000000010000000000000
000000000000000000000100000001000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000010000001000000000000010000000000000
000000000000000000000011101111000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000101000000
000000000000000000000000000001000000000010000000000000
000000000000000000000011001000000000000000000100000000
000000000000000000000100001001000000000010000000100000
.logic_tile 8 2
000000000000000001000010100000000001000000001000000000
000000000000000000000100000000001011000000000000010000
000000000000001000000010000000000000000000001000000000
000000000000000101000100000000001001000000000000000000
000001000000000101100000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000011000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000001101100000000000000001000000001000000000
000010000000001111000000000000001000000000000000000000
000000001010000000000000000011100001000000001000000000
000000000000000000000011100000101001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
.logic_tile 9 2
000000000000000000000111100000000000000000000000000000
000000000000000000000111110000000000000000000000000000
011000000000000000000000000000000000000010000000000000
000000000010000000000000001001000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000000011000000000010000000000000
000000001100000001000000000000000000000000000000000000
000000000010000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000000111000000000010000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 2
000001100010010000000000010000000000000000000000000000
000000100000000001000011110000000000000000000000000000
011000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000100001
010000000010000000000000000000000000000000000000000000
010000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000000100000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000010000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
.logic_tile 11 2
000000000000000001000111100101001100111001000000000000
000000100000000111000110000101111000111010000000000100
011000000000001011100000001101011001011100100000000000
000000001010000111000011001101001100011100010000000000
011000000001010011100000011001011010000110100000000000
010000000000000111100011111001011101001111110000100000
000100000001001111100000001001101110101100010000000000
000100000000000101000010101101101010101100100000000000
000000000000001001100110001101001101110110000000000100
000000000000000011000011101001101110110101000000000000
000000100000000111000000011011111010000110100000000000
000000000000000000100011100101101001001111110000000000
000000000000000001000000000000000000000000000100000001
000000001010000000100000000011000000000010000000100000
000000000000000111000000001000000000000000000100000000
000000001000000000100000000001000000000010000000000100
.logic_tile 12 2
000000000000000111000011101001001111101000000000000000
000000000000001001000100000001101100011000000000000000
011000000000001001100011111111111100001001000000000000
000010100000001111000010001101101110000101000000000000
110001000000000111100000000011001010010100110000000010
010010000000001001000000000011001010000000110000000000
000000000000000000000000001001100001000000100000000000
000000000000000001000011010001101101000000000000000100
000000001010001001100000010011100000000001000000000110
000010000000000001000011000001000000000000000000000000
000000000000000011100010001111101110101000000000000000
000000000000001111100100001101101000100100000000000000
000000000000001111000000001001011000001001000000000000
000000000001011111000000000001111110001010000000000000
000000000000100000000010101000000000000000000100100000
000000000000010000000000000101000000000010000000000010
.logic_tile 13 2
000000001110001001100011001111011000000100000000000000
000000000000000111000100001011101011001100000000000100
011000000001010001100111001001100001000001010000000000
000000000000100000000010101101101101000010010000000000
110000000000000111100110001101111010110110000010000000
110000000100000000100000001001101000110101000000000000
000000000000001111100110011101000000000001000000000000
000000000000000001010010110011000000000000000000000000
000000000000100111100000001001001100011100100000000000
000000001010010000100000000101101000011100010000000000
000000000000001011000011011001111010000110100000000000
000000000000000101000110100111111110001111110000000000
000000000000000000000010001001011111000110000001000000
000000000000011011000110000011011111000101000000000001
001000000000000000000111001000000000000000000101000000
000000000000001011000111011001000000000010000000000000
.logic_tile 14 2
000000000000000000000000001011100000000001000000000010
000000000000000000000011011001100000000000000001000000
011000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000001000001000000
000000000000000000010000001011100000000000000000000100
000000000000000000000111101111000000000001010000000000
000000000000000000000000001011101110000010010000000000
000000100000000011000011111111100000000001000000100000
000000000000000000000010000011100000000000000000000101
000000000000001001000000001000000000000000000100100000
000000000000000011000011110111000000000010000000000000
000000100001000011100011100000000000000000000100000000
000000000000000000100000000111000000000010000000000000
.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000010
110000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000000011000000000010000010000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.logic_tile 16 2
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011001000001110011100000000000000000000000000100000000
000010101010000000000000000111000000000010000000100000
110000000001010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100100000000000000001000000000000000000100000100
000000000010000000000000000001000000000010000000000000
000010000000000000000000010000000000000000000000000000
000001001100000000000011000000000000000000000000000000
000000000000000011100000001000000000000000000100000000
000000000000000000100000000011000000000010000000100000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
011000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000001000000000000000000000110000110000001000
000000000000000011000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000010000000000110000110000001000
000000000000000000000011010011000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000001111000000110000110000000000
.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000001000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 3
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000111000000
000000000000000000000000001011000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
.logic_tile 3 3
000000000000001000000010001011111000000110100000000000
000000000000001111000100001001111000001111110000000000
011000000000000000000010110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000000000000000001111001100011111110001000001
000000000000000101000000000101101010111111110010000000
000000000000001000000000000000000000000000000000000000
000000000000100101000011110000000000000000000000000000
000000000000010000000010000000000000000000000100000000
000000000000100000010010001001000000000010000000000001
000000000000000000000110101000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000100000001000000000000000000000000000000000000000000
000100000000100000010000000000000000000000000000000000
.logic_tile 4 3
000000000011001011100011111001011000000110100000000000
000000000100101011000011001001011001001111110000000000
011000000000001111100110000101001101011100100000000000
000000000000000001100011001111011000011100010000000000
110000000010000111000000001101101101110110000000000000
110010000000000000000011101101001010110101000000100000
000000000001011111100110010001001110000110100000000000
000000000000101011100010001101001110001111110000000000
000000000000010001100000000101011101001001000000000000
000000001010000000000011000111111100000101000000000000
000000000000000001100010001001111111010100110001000000
000000000000001001100010001101011100000000110000000000
000000000000000101000111111111011111101000000000000000
000000000000001111000011111101111101011000000000000000
000100000000000000000011100000000000000000000100000000
000100000000000000000110011001000000000010000000000000
.logic_tile 5 3
000000000100100000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000100000000000000000000000000000000101000000
000000000001010000000000001111000000000010000000000000
010000000000000000010000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000001000001000000000010000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 6 3
000000001110000111100011001000000000000000
000000010001001001100010011011000000000000
011001000000001000000000000000000000000000
000000100001010111000000001011000000000000
110000000000000000000000001000000000000000
010000000000010000000010000001000000000000
000000000000100000000000001000000000000000
000001000001000000000000000011000000000000
000000001010000111000011100000000000000001
000000000000000000000110011111000000000000
000000000110001001000000010000000000000000
000000001100000011000011010011001001000000
000100001000000000000010000000000000000000
000000000000000000000000000001001001000000
110000001100000000000000000000000000000000
010000000001010000000000000001001011000000
.logic_tile 7 3
000000000001011000000110010111011010000110100000000000
000000000000001111000011111101001000001111110010000000
011000000000000011100111101111001100000110100000000000
000000000000001001000011000111111100001111110000000000
010000000001001001000111100101101000110110000000000001
010000000000001011100100001011011100110101000000000000
000000000000000001000000001001101010011100100000000000
000000000000001001000011001001101010011100010000000000
000000000100000111100000001101111101001001000000000000
000000000000001011100010010001101101000101000000000000
000000000000101011100000001011101111010000000000000000
000000000000000111100011101101001000110000000010000000
000001000000100001100111101000000000000000000100100001
000010000110010001000000000101000000000010000000000001
000000000001010000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
.logic_tile 8 3
000000000000000000000110000000001000111100000001000000
000000000000000000000100000000000000111100000000010000
011000000001011011100000000001111101010100110000000010
000000001000000101000000001101001100000000110000000000
110000000011010000000000011001011110101000000000000000
010010100000000000010010001011111110011000000000000000
000100000000000000000000000000000000000010000000000000
000100001000000000010000000011000000000000000000000000
000011100110000111000000010000000000000000000000000000
000010000000000000100011100000000000000000000000000000
000000001110000101100000011000000000000000000100000000
000000000000001111000011000001000000000010000001000000
000000000000001001000000000000000000000000000000000000
000100000000000011000000000000000000000000000000000000
000000000000100000000000000000000000000000000100000001
000000000001000000000010010111000000000010000000000000
.logic_tile 9 3
000000000000000000000011111101011111011100100000000000
000000000000000000000011010001111110011100010000000000
011000000000001011100110001101000000000001010000000000
000000000000100011000010011101101101000010010000000000
010000000001011001000111001001011010000110100000000000
010010000000100001000110010011101010001111110010000000
000000001110001000000111011011111100101100010010000000
000100000000000011000010000101011101101100100000000000
000000000000000000000111101001101011110110000000000000
000000000000000000000000000011101110110101000000000000
000000000000001011100000001101111001110110000000000000
000000001110001011100010000001111100110101000000000000
000000000000010000000000001000000000000000000100000000
000010100010100101000000001111000000000010000000000100
001001001000000011100010100000000000000000000110100000
000010100000000000100010010111000000000010000000000000
.logic_tile 10 3
000000001010000111000011110011011110000110100000000000
000000000100000001100011110111011001001111110000000000
000010000000000011100110001101101010011111110000100000
000011100000000000100000001001001110111111110000000110
000001000100000111100000000111001101111001000000000000
000010000000001111100000001011111101111010000000000000
000001001100000001100111011101111101001001000000000000
000010100000100101000011010111111011001010000000000001
000000001110101011010111110101111001101000000000100000
000000000001011011010011000001001110011000000000000000
000011100000000000000011110111001101000110100000000000
000000100000000001000111111001101101001111110000000000
000000000000001111000111110111111001101000000000000000
000010100000000001000111100011101110011000000000000000
000000000000001111000000000011011100000110100000000000
000000001000000011000010000101101000001111110000000000
.logic_tile 11 3
000010100001001011100011010001011010110110000000000000
000000000000000011000110000111011000110101000000000000
011000000000001101000110011011101110000110100000000000
000000000000000111000011101001101111001111110000000000
110000000101010011100000001111101111000110100000000000
010000000000101101100000000101101000001111110000000000
001010000000000111100110010111111001010100110001000000
000000000010001001000010001001011100000000110000000100
000000000000000001100011110001101100011111110000000001
000000000000000111000011101001001010111111110000000001
000000000000001011100000010101101100001001000000000000
000000000000001001000011100001101101000101000000000000
000000000110000011100000011001111010011100100000000000
000000000000000001100011110011101000011100010000000000
000000000000000001110000000000000000000000000100000000
000001001000000000000010000101000000000010000000000000
.logic_tile 12 3
000000000000000111100110011001011110010100110001000000
000000001110001111100010001001101011000000110000000000
011000000000000111010011111001011010110110000000000000
000000000000000000000110001101001000110101000000000000
010000100000001011100111000111000000000001000010000000
010000001100000011000000000101000000000000000001000100
001000000000000001100110001011101111001001000000000000
000000000000000000000011011001101101000101000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001011000000010010011111100011100100000000000
000000000000100011000110100101101000011100010000000000
000001000000001001000000001101011100101000000000000000
000010001110000011000000001101011110011000000000000000
000000000000000000000000001000000000000000000100100000
000000000000001111000000000001000000000010000000000000
.logic_tile 13 3
000001001010100111100111110001001000000110100000000000
000010000000000111100111011011011100001111110000000000
011000000000000000000110111011001010010000000000000000
000000000000000000000010001001011011110000000000000000
010000000000001011100110010111011101000110100000000000
010100000000000111000010000101111111001111110000000000
000000000000000000000110000111011001000110100000000000
000000000001000000000010111011111111001111110000000000
000000000000100000000011011111101011000110100000000000
000010100001010011000111111101101101001111110000000000
000000000100000000000110100000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000111100000000000000000000100000000
000010001101010000000011000001000000000010000000000000
000100001110000000010011001000000000000000000100000000
000100000000000000000011011101000000000010000000000000
.logic_tile 14 3
000000000000000000000000001111000000000001000010000010
000000001110000000000010011011100000000000000000100001
011000000000000111000010111101111000110110000000000000
000010000010001111000010001111111011110101000001000000
010000000110000011100000001111111000101100010000000000
010000000001011101000011011111101110101100100000000010
000000000000001001010110001101000001000000100000000000
000000000000000001000000001011001010000000110000000000
000000000000100111100011100001101111000110100000000000
000000000000000000100011001011101000001111110000000000
000000000000000000000110101101111010111001000001000000
000001000010000000000011101001101100111010000000000000
000000000110000111100111111001101100011100100000000000
000000000000001111100111011111111111011100010000000000
000000000000000000000110110000000000000000000100000000
000000000000000000000011110101000000000010000000000000
.logic_tile 15 3
000000000110001111100000000011111011101100010000000000
000000000000000011100000000001111000101100100000000000
011000000001011111100111100011101101111001000001000000
000000000000100011100110111101001010111010000000000000
110000000000000000000000001011111101001001000000000000
010000001100000000000010100011101010000101000000000000
000000100001011011000000001011111100000110100000000000
000001000000000011100010011001101000001111110000000000
000000000000001000000000001000000000000000000100000001
000000000000000001000011111111000000000010000010000000
000000000000000011100110111000000000000000000100000000
000001000000001001100010000001000000000010000000000011
000000000000000000000000001000000000000000000100000000
000000000000001101000000001001000000000010000000000000
000000100001100000000011000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
.logic_tile 16 3
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000010000110000000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011100100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000010000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000010111111000000000010000000000000
.logic_tile 17 3
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 19 3
000000000000000000000000000000000000000000
000000010000000001000010000111000000000000
011000000000001011100010001000000000000000
000000001000001011000100000011000000000000
010000000001000000000000000000000000000000
010000000000100000000000001111000000000000
000000000000000111100000000000000000000000
000000000000000011000000000011000000000000
000001000000001011000111101000000000000100
000000101010000011000000000001000000000000
000000000000000111100000001000000001000000
000000000000000000000000001001001010000000
000000000000000011000011100000000000000000
000000000000000000100100000011001000000000
010000000000000000000000000000000001000000
110000000000000000000000001011001000000000
.logic_tile 20 3
000000000110000000000010100001000000000000001000000000
000000000000000000000100000000100000000000000000001000
000000000000010101000000000001100000000000001000000000
000001000000101101100000000000000000000000000000000000
000000000000000000000000000001101001111100001000000001
000000000000000000000000000000001111111100000000000000
000000000001000000000000000000001000001100110000000100
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000010000000000000000000000000000000
000100000010000000000000000000000000000000000000000000
.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
010100000000000000000000000000000000000000000100000000
000100000000000000000000001111000000000010000000000000
.logic_tile 23 3
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011010000000000000000000000000000000000000000100000000
000001000000000000000000000001000000000010000000100000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000010000000000000000000000011000000000010000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 3
000000000000000000000000000000000000000000000100000000
000000000000000000000011101111000000000010000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000110000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
010100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.ipcon_tile 25 3
000000000001010000000111010101101000110000110000001010
000000000100000111000111010000110000110000110000000000
000000000000000111000000010001011000110000110001001000
000000000000000111000011010000110000110000110000000000
000000000000000111100000000011001100110000110000001000
000000000000000111100000000000010000110000110000000100
000000000000001000000111000000011000110000110000001100
000000000000001011000111000000000000110000110000000000
000000000000001111100011100000011000110000110010001000
000000000000001111000000000001000000110000110000000000
000000000000000000000000000101101010110000110001001000
000000000000000000000000000101100000110000110000000000
000000000000000000000000000000011010110000110001001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000001001100110000110001001000
000000000000000000000000000000000000110000110000000000
.ipcon_tile 0 4
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000001000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000110000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 4
000000000000000000000000010001101111101100010000000000
000000000000000000000010001101001101101100100000000000
011000000000000101000000001101101001110110000000000000
010000000000000000000010010001111100110101000000100000
110000000100000000000111000101001111011100100000000000
010000000000000000000111011101111110011100010000000000
000000000000000001000010100101101101111001000000000001
000000000000000000000100001101101111111010000000000000
000000000000001111100000011011001011000110100000000000
000000000000000001000011101001011010001111110000000100
000000000000000011100000001000000000000000000100100000
000000000000000000000011100111000000000010000000000000
000100000000000000000000000000000000000000000000000000
000000010000000001000011110000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000001000011100000000000000000000000000000
.logic_tile 4 4
000010000001010000000111100001000000000000001000000000
000001001110001111000111100000100000000000000000001000
000000000000000111000110110011000001000000001000000000
000000000000000000100111010000101011000000000000000000
000110101111000000000011100001100001000000001000000000
000001001110100000010100000000101001000000000000000000
000000100000000000000000010001000000000000001000000000
000001000100000000000011010000000000000000000000000000
000000000000000000000000010001100000000000001000000000
000001001010000000000011110000000000000000000000000000
000000001000000000000000000001000001000000001000000000
000000000000000000000000000000101011000000000000000000
000001000000000000000000000111100001000000001000000000
000000110000000000000000000000001001000000000000000000
000001000000000000000000000101000000000000001000000000
000010000000001111000000000000100000000000000000000000
.logic_tile 5 4
000001000000010000000111100000000000000000000000000000
000010000000010000000100000000000000000000000000000000
011000000000100111100000000000000000000000000110000000
000000000001000000100000001001000000000010000000000000
110100100100000000000000000000000000000000000000000000
110100000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001010000000000000001000000000000000000100100000
000000000000000000000000000001000000000010000000000000
000100001010000000000011000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.ramt_tile 6 4
000000010000000001000010001000000000000000
000010010010000000100011101011000000000000
011010111110000000000000000000000000000000
000001011000000000000000001001000000000000
010010001110000000000010001000000000000000
110000000000000000000000000011000000000000
000010100000000011100010000000000000000000
000000000010000000100000000001000000000000
000000000000001111100000000000000000000010
000000000010001111100000000011000000000000
000000000000010001000010000000000001000000
000000000000100011000110010011001111000000
000000000000000000000000001000000000000000
000000010000000000000000001101001001000000
010000000000100000000000001000000001000000
110000000001010000000011011011001100000000
.logic_tile 7 4
000010000000000000000111111111101010111001000000000010
000000000000000000000111010101111011111010000000100000
011000000000001001110000001011000000000000100000000100
000000000000001101000010010101001101000000110000000000
010000100000000111100011111101101110101100010000000000
010000001100001011100010001001011011101100100000000000
000010000000101111010000000011101011000110100000000000
000000000001011101000010011001101101001111110000000000
000010000000000000000110011111111000110110000000000000
000000001010001111000011100001101111110101000000000000
000000000000000001000010001101101100011100100000000000
000000100000000000000111101101011110011100010000000000
000000010000001001000111001101101010000110100000000000
000000011010001011100110001111101110001111110000000000
000000000000000000000110101000000000000000000100000000
000000000000000000000111100011000000000010000000000000
.logic_tile 8 4
000000000100100001100000011011011111110110000010000000
000000000001010001000010110111001101110101000000000000
011000000000000000000110101111011011000110100000000000
000010000000000000000000001001011111001111110000000000
010000001000000101100111100001111100001001000000000000
110000000001010000100000000101111000000101000000100000
000001000000111000000010111000000000000010000000000000
000000100001011011000010111101000000000000000000000010
000000000000100101100010101001111011011100100000000000
000100000000000000100000001101101101011100010000000000
000010000000000000000111100111100000000000100000100000
000011100001010000000111100011101000000000110000000000
000110100000000111000000000000000000000000000100000000
000100010000000000100000001001000000000010000000000000
000000000000001101000011110000000000000000000100000000
000000000000000001000010111011000000000010000000000100
.logic_tile 9 4
000000000000010111000000011101101101000110100000000000
000000001010000111000011000011111010001111110000000000
011000000000000000000111111001101101011100100000000001
000001000000000000000011011101101111011100010000000000
110000000000000101000010000001100000000010000000000000
010000001110000111000100000001101011000011000000000100
000101000000001111110000010111000000000000100000000000
000110001000000001100010100001101110000000110010000000
000010100001100000000010101101100000000001010000000000
000001000001111001000111101001101001000010010000000000
000000000000000000000000001101011110000110000000000001
000000000010001001000000000101001010000101000000000000
000000001000001011000111100000000000000000000100100000
000000010000010001000100000111000000000010000000100000
000000000000000111100000010000000000000000000000000000
000000000001010000000011000000000000000000000000000000
.logic_tile 10 4
000001100000000001000111000111000001000001010000000011
000011100000000111100010101001101101000001100000000001
000000001100000101100000000101000001000001010000000000
000001000000011011000010100001001101000001100001000000
000000100000001011000000001101011100101000110000000000
000001000000000011000010010001101001111100110000000001
000010000001001001000111011111101110001001000000000000
000000000000001111000011011111111010000101000000000000
000010000000000111000110001011001101010100110000000000
000000000011010000010000001001101100000000110000000100
000101000000101011100010001001000001000011000000000000
000100101110001001000010001101001010000010000001000000
000100000000000001000111011111101000101000000000100000
000000010000000000100111110101011110100100000000000000
000000000000001000000111011101100001000001100011000010
000000000000000011000011110001101101000001010000000000
.logic_tile 11 4
000000001010001011000011110101100001000001010000100000
000000000100001011100011110001001011000001100000000000
011000000000000000000000000011011000011100100000000000
000000000110001111000010010101001001011100010000000000
010000000001010000000011101011100000000010000000000100
010000000000100101000000001011100000000011000000000000
000000000000001000000111001111111000010100110000000010
000000000000001011000100001111111000111100110000000000
000000000000001001100000000111001100111001000000000100
000000000000001111000000000001101011111010000000000000
000001000001010000000011100000000000000000000100000010
000010100000100000000011110111000000000010000000000010
000000000000001000000000010000000000000000000000000000
000000010000000001000011010000000000000000000000000000
000000001000000000000011100000000000000000000000000000
000100000000010000000011110000000000000000000000000000
.logic_tile 12 4
000000000000100101000111100011001101111001000000100000
000010101101001001000100000001101110111010000000000000
011011000000001000000110000001111101011100100000000000
000010100000000111000000000001011101011100010000000000
110000001010000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000011110000001101100000000001000000100001
000000000000000000100000000111000000000000000000000001
000000001110000001100010100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000000000000000010001011100000000011000010000000
000000000000000001000010001001001001000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010100000000001000000000000000000000000000100000000
000000000000010111000000001101000000000010000000000000
.logic_tile 13 4
000000100100001101000110000101000001000011100000000000
000000000000001011000110000001001000000011110000000010
011100000000000111100110000101000000000010000000000000
000000100000000101000000001001000000000011000000000110
110100001010000101000110000101001111100000000000000000
000000001110100101000100000001001000000000000001000000
000001000000000011100000001101100001000011000001000000
000010100000000000100000001001001110000010000000000000
000010001010001000000000000000000000000000000000000000
000010100000000011000000000000000000000000000000000000
000000000000000101100000000101001000011100000010000000
000000000000000000000000000111111000111100000000000000
000000010000010000000000001011100000000001100000000000
000000010000001001000000000111001100000001010000000111
000001000000000001000000001000000000000000000100000000
000010101100000101000000000001000000000010000000000000
.logic_tile 14 4
000000000000001001100111001001000000000001010010100000
000000000000000101000000000101001110000001100001000000
011000000000000000000010001001100001000011000000000000
000000000000000111000100001011001011000010000000000000
110101000000000000000000000000000000000000000000000000
000010000000000000010000000000000000000000000000000000
000000000000000101010000000000000000000000000000000000
000000000000000000010010110000000000000000000000000000
000000001000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010000000010110001001100001000011000000000000
000000000000000000000000001111001001000010000000000000
000000010000100001000000000000000000000000000100000000
000000010001010000000000000001000000000010000000000000
000010100000000000000000010000000000000000000100000000
000000000000000000000010001001000000000010000000000000
.logic_tile 15 4
000000000000001000000110000111101101101000000000000000
000000000000010001000010000011111101011000000000000000
011000000000010101000110010101101011011111110000100000
000000000000001001100111101001011010111111110001000000
010000000000000111000010100101011100010100110001000000
010000000000000000000010100001111111000000110000000000
000000001100001001100111101011101101000110100000000000
000000000000000001000100001001001100001111110000000000
000000000000000111100011110111001111000110100000000000
000000000000001011100011111011011001001111110000000000
000001000000000111000011101001111010000110100000000000
000000100000001001000111111111011100001111110000000000
000000000000000101100110100001100000000001010000000000
000000010000000111000010010111001010000001100010100010
001000001010000000000000011000000000000000000100000000
000000000000000011000011010111000000000010000000000000
.logic_tile 16 4
000010100000010001000000011011101100011100100000000000
000000000000100000000010001011011010011100010000000000
011000100000000111000000001101101000111001000000000000
000000000100000000000000000011011100111010000000000100
110000000000000001000000001001101010101100010000000000
110100000000000000100011101011011110101100100000000000
000000000000000001100000011101101100110110000000000000
000000000000000000000010100001001000110101000000000000
000000000000011111100111100000000000000000000000000000
000000000000100001100100000000000000000000000000000000
000110000000000101100000011000000000000000000100000100
000101000000000000000010011101000000000010000000000000
000000000000000111100111100000000000000000000000000000
000000010000000000110000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000000110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000100001001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
.logic_tile 18 4
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000001110000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011000000011110001000000
000000000000000000010000000000100000111100000000000000
.ramt_tile 19 4
000000010000010001000011110000000000000000
000000010100100001100011000001000000000000
011000010000010000000000010000000000000000
000000010000001111000011011111000000000000
011000000010000011000000001000000000000000
010000000000000000100000001101000000000000
000000000000000000000110100000000000000000
000000000000000000000100000111000000000000
000000000000000111000000001000000000000100
000000000000000000000000000001000000000000
001000100000000000000010000000000001000000
000000000000000000000100000001001101000000
000000000000000000000000010000000001000000
000000010000001011000011010101001001000000
110000000000000111000000000000000000000000
110000000000000000100000000011001001000000
.logic_tile 20 4
000000000000001001110000000001111100000011110000000000
000000000000000001000000000000000000111100000000000000
000000000000000011000010000001111100000011110000000000
000000000000000111100100000000000000111100000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000001100010000001100001000001010000000000
000000000000000000000100000001001001000010010000000000
000000000000000111100000000001100001000001010000000000
000000000000000000100011100001001011000010010000000000
000000000000001101100000001011000001000001010000000000
000001000000000101000000001111101001000010010001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000010101100000000010100000000100
000001000000000000000010101101001100000001100000000000
.logic_tile 21 4
000000000000100011100000000001000000000000001000000000
000000000110001011000000000000000000000000000000001000
000000000010000011100000000001000000000000001000000000
000000001010000000100011010000000000000000000000000000
000000000000000000000000000011101001111100001000000000
000000100000000000000000000000001100111100000000000000
000000000000000000000000000111001000111100001000000000
000000001001000000000000000000001111111100000000000000
001000000010000000000011100001101001111100001000000000
000000000000000000000000000000001100111100000000000000
000000000000000001000000000001101000111100001000000000
000000000000000001000000000000101111111100000000000000
000000000000000001000000000011001000000011110000000000
000000000010000000100010000000100000111100000000000000
000000100001010000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
.logic_tile 22 4
000000000000000000000110010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000001100000000000000000000000000000000000
000000000010001001000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000001000000010101101011001111111000000000000
000000000000001111000000000101001000010111000000000000
000010000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000001101100000000011010100000000
000000000000000000000000000101101001000011000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 4
000010100000000001000110000001001111111111000000000000
000000000000000000100010001001101111010111000000000000
011000000000000101100010101011001001001110100000000000
000000000000000000000110100001011001001111110000000000
110000000000001001100110010101101110111111000000000000
010000000000000001000010001001001011010111000000000000
000000000000001000000111000001100000000011010100000000
000000001000000001000000000001101011000011000000000000
000000100000000000000000000101100000000011000100000000
000001010000000011000011110011001010000011010000000000
000110000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000011000000000000000000000000000000000000
010000000000000000000110000101100000000011010100000000
000000000000000000000000000001101010000011000000000000
.logic_tile 24 4
000000000000000001100000000000000000000000000000000000
000000000000000101000011100000000000000000000000000000
011000000000000001100000000101101001111111000000000000
000000000000000000000010100011111000010111000000000000
110000000000000000010110000001101010111111000000000000
010000000000000000000011100111011011010111000000000000
000000000000000000000110100001000000000011010100000000
000000000000000000000000000011001111000011000000000000
000000000000000011100000010000000000000000000000000000
000000011010000000100011110000000000000000000000000000
000000000000000000000000000001100000000011010100000000
000000000000000000000000000011101000000011000000000000
000000000000000011100000010000000000000000000000000000
000000010000000000100010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000100011100000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000011010110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001011100000000000000000000000000110000110000000000
000001100000000000000000000000000000110000110000001000
000011100000000000000000000000000000110000110000000000
.dsp0_tile 0 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000011100000001000000000000000000101000000
010000000000000000110000000001000000000010000000000010
110000000000000000000000001000000000000000000100000001
010000000000000000000011111011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000010000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000010000001
.logic_tile 3 5
001000100000000001000011110011001011101000000000000000
000000000000001001000010001011101000011000000000000010
011010000000000011100011100000000000000000000000000000
000000000000000111100100000000000000000000000000000000
110000000000000001000111101001001110000110100000000000
110000000000000111000000001111011000001111110000000000
000010000000001000000111011101001001011111110001000010
000000000000000001000010110101111000111111110000000000
000000000000001000000011110001111111000110100000000000
000000000000001011000111010111111100001111110000000000
000000000000000000000111100111101101001001000000000000
000000001110000001000100001111101101001010000000000000
000000000000000011000111110111101001010100110000000010
000000010000000000100011010101011011000000110000000000
000000000000001000010011111000000000000000000100000000
000000000000000101000011111101000000000010000001000000
.logic_tile 4 5
000000000110000000000111100000001000111100000001000000
000000000000000000000110000000000000111100000000010000
011000000000000101100000011101101100101000110000000000
000000000000001011000011010001011011111100110010000000
010000001110000011000000010000000000000000000000000000
010000000001010000000011010000000000000000000000000000
000110000000000001100000011011011000000110100010000000
000100000000000111000010001111001101001111110000000000
001000000001001000000111011111111101001001000000000000
000000011000001011000011110001111100000101000000000000
000000100000000000000010011001111100101000000000000000
000011100000000001000110111101111001100100000000000000
000010000000000000000000000000000000000000000100100000
000000010000000000010000000101000000000010000000000000
000011100010000000000000011000000000000000000100000100
000011100000000000000011010101000000000010000000000000
.logic_tile 5 5
000001100000001111000000000000000000000000000000000000
000001100000000011100011100000000000000000000000000000
011000000000011011100000000000000000000000000000000000
000000000000100111010000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000100010000000000000000000000000000000000000000
000000000000001000000000000011111001001001000001000000
000000001000001011000000000001101111001010000000000000
000000000010001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000001010000000000000011001011101001001000000000000
000000001010000001000010110001001010000101000010000000
000000010000000000000000000000000000000000000100000100
000000010000000000000000000011000000000010000000000010
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
.ramb_tile 6 5
000010000000001111000011101000000000000000
000000010000001111000000001001000000000000
011010100000000000000010010000000000000000
000000000000001011000111011001000000000000
110000000000000000000000000000000000000000
010000000000000000000000000001000000000000
000010100000000000000000001000000000000000
000000000100000000000010010011000000000000
000000000000000000000111000000000000100000
000010000100000000000010001111000000000000
000000000000000001000000000000000000000000
000000000000000000110000000001001101000000
000000000000000111100010000000000001000000
000000010000000000100100000111001000000000
110010100000000111000000001000000001000000
110001000000000000100000001001001011000000
.logic_tile 7 5
000010000000001001000011110111001001000110100000000000
000000000000000001000111101011011110001111110000000000
011000000000000011000000001011011001101000000000000000
000000000000000101000011101111111010011000000000000000
010010100000000001100111100111001011010100110000000010
110001000000000111000111010101101000000000110000000000
000010000010000001100000000001000001000001010001000000
000000000000100111000010100011101000000001100001000000
000000000001000111100111101101001101101000110000000000
000000010010001111100011110101111111111100110010000000
000001100010000001000011101011011101101000000000000000
000001000000000011000100001011001110100100000000000000
000110000000110000000000010001011010010000000001000000
000101010111011001000011100011011000110000000000000000
001000000000001001000011001000000000000000000100000000
000000000000000111100011110011000000000010000010000001
.logic_tile 8 5
000000100000000111100010010000000000000000000000000000
000000001100000000100011110000000000000000000000000000
011101000000000000000000000101001110010100110000000010
000011100000000000010000001101011010000000110000000000
010000000110101011100000011011011101101000000000000000
010100000001000111100010000111001101011000000000000000
000000000000000000000000000000000000000000000100000000
000000001010000000000000001011000000000010000001000000
000000000000000111100011100000000000000000000000000000
000000011110000000100000000000000000000000000000000000
000000001010000001000000000000000000000000000110000000
000000000000000000000010010001000000000010000000000000
000100001011010000000010000000000000000000000000000000
000000010000100000000100000000000000000000000000000000
000000011010000101100000000000000000000000000100000000
000000000000000000000000001001000000000010000010000000
.logic_tile 9 5
000000101010001011000000000011011001101000000000000000
000001000000001111100010010001001110011000000000000100
011000000101010011100000000000000000000000000000000000
000000000000110000100000000000000000000000000000000000
010010000001010000000000010000000000000000000000000000
010001000000100000000011110000000000000000000000000000
000000001110000000000110100101100000000001010000000101
000000000010000000000100001011101000000001100000000000
000000000000000011100111100000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000010000000000000000000000000000000000000000100000000
000010000000000000000000001101000000000010000010000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100001000000000000000000000000000000000000
000000001010010000000000000000000000000000000000000000
.logic_tile 10 5
000000100010111001000011000111011101110110000000000000
000001000000100011000000000111111111110101000001000000
011000000000001000000000011101100000000010000001000100
000000000000001111000010111101100000000011000000000000
010000000000000011100011100000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000000111000011111101011011011100100000000000
000000000000000000000110111111001110011100010000000001
000000000000000011100111001001001101010100110000000010
000010110000000000010000001001111101111100110000000000
000000000000000101100010000001011000000110100000000000
000000000000000000000110110011001000001111110000000010
001000000000000101000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000110110000000000000111001000000000000000000100000011
000101000000000111000110010011000000000010000000000000
.logic_tile 11 5
000000000001000101000111001001100000000000100000000000
000000001000100000100110001111101101000000110000000000
011100000000011111100111111011101100000000000000000010
000000000001001011000110000001101001100000000000000000
011000100000000101000111010111111011000110100000000000
010000000000000000100111100101001010001111110000000000
000000000100001111100110001001111000111001000000000000
000000000000001011100000001011011111111010000000000000
000000100000001111100110010111100000000011100000100000
000001000000000001100010000011101011000011110000000000
000000001010001001100111000111000000000001010000000000
000000000000100011000011011011101011000001100001000001
000000010000000000000110111001001101101100010000000000
000000010010000000000011001101001100101100100000000000
000000000101010000000111001000000000000000000100000100
000000000000001001000011010011000000000010000010000000
.logic_tile 12 5
000010001100000111100000011101000001000011000010000000
000000000000000001000011011001001000000010000000000000
011000000000101000000110011001011010000101000000000000
000000000001000001000010001011011010001001000000000000
110000000000000000000010100101000000000011000001000000
000000001100000001000100001001001011000010000000000000
000010000000001001000010001101100000000011000000000000
000000000000000101000011001001001100000010000000000000
000000000110000001100010001001001101000101000000000000
000000010000000000000000000111011010001001000000000000
000010000000000000000110101000000000000000000100000000
000000000000000000000011111101000000000010000000100000
000000010000100000000000001000000000000000000100000000
000000010000000000000000001011000000000010000000000000
001000010000000101100000001000000000000000000100000000
000000001001000000000000000101000000000010000000000000
.logic_tile 13 5
000000100110010000000010000001000000000000001000000000
000001000110000000000000000000100000000000000000001000
000000000000000000000010000111100000000000001000000000
000000000010000111000100000000101011000000000000000000
000000100111110000000000000011101001001100111000000001
000001000111000000000011000000101000110011000000000000
000010000000010000010000000111101001001100111000000001
000000000010001011000000000000101001110011000000000000
000001001100010000000111100011101000001100111000000000
000010110110100111000100000000101100110011000000000001
000100000000101000000111100111101000001100111000000000
000000000001010111010000000000101101110011000010000000
000000000000010000000000000011101001001100111000000000
000000010000000000000000000000101100110011000000000010
000000010000000000000111100111101001001100111000100000
000010100000000000000000000000101010110011000000000000
.logic_tile 14 5
000000000000001001000111111001101110000010000000000000
000000100010001111100111111101001010000000000000000000
011000000000001011100011110101111001000010000000000000
000011000100000101100010111111001001000000000000100000
110000000000000101100110011001000000000011000000000000
000000000000000000100011111001101011000010000001000000
000000000000000111000111101111001000000101000000000000
000000000000000000000111011101111001000110000000000000
000000000000000111000000001001101010000101000000000000
000000010000000000100000000011111000000110000000000000
000000000000100101000000001111001000000101000000000000
000000000011001001100000000011011001001001000000000001
000000110000000111100010111001001010000101000000000000
000111110000001101000111001111011000001001000000000000
000010010010000000000010100000000000000000000101000000
000001000000000000000100000011000000000010000000000000
.logic_tile 15 5
000000000000000111000000000111111000100000000000000000
000000000000001101000000000001101011000000000000100000
011000000000000111100110000101011000010100110001000000
000000000000010111000000001101001000000000110000000000
110000000000100111100110011111001101101000000000000000
000000001110000000000010001101111010011000000000000000
000000000000000011100010101011111010000110100000000000
000000001110000000100000000011011110001111110000000000
000000000000000011100111011111001100001001000000000100
000000000000000000100111111101101101001010000000000000
000100000000000001000111001011100001000011000000000000
000000000000001001100111111001101110000010000000000000
000000010000001000000000000111100000000011100000000000
000000010000001011000011000001101011000011110000000110
000000000000000000000000011000000000000000000100000000
000000000000011101000010101011000000000010000000000000
.logic_tile 16 5
000000000000000101100111000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
011100000000001000000110000000000000000000000000000000
000000000100000001000000000000000000000000000000000000
010000000000000111000000000001111111001001000010000000
010000000000001001000000000111111100000101000000000000
000000000000000000000111000111111011101000000000000000
000000000010000111000000000001111110100100000000100000
000010100000000011100000001011001000000110100000000000
000000001100000000100000001111011010001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000100000000000101100000000101000001000000100000000000
000110010000000000100000000111001000000000110000000000
000001000000000000000110001000000000000000000100000000
000010101010001001000010010101000000000010000000000000
.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
011010000000000000000000001000000000000000000100000000
000001000000000000000000000011000000000010000001000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000100111000000000000000000000000000000000000
000000000001110000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 5
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001100001000001010000100000
000000000001010000000000001101001000000010010000000000
000000000000000000000000000000000001001100110000000000
000000010000000000000000000000001000110011000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
.ramb_tile 19 5
000000000001011001000000001000000000000000
000000010000000011100000000111000000000000
011010000000001001000000001000000000000000
000000000000000111100000000001000000000000
110010100000000000000000000000000000000000
010000000000000000000000000011000000000000
000000000000000000000011001000000000000000
000000000000000000000100000011000000000000
000010000000000011100010011000000000000001
000000000000001111000011110011000000000000
000000000000001101100000000000000000000000
000000000000001011100000001011001000000000
000000000000000000000000010000000001000000
000000010000000000000011000001001011000000
010000000000000011000000000000000000000000
010000000000000000000000000011001111000000
.logic_tile 20 5
000000000000010011100110010000000000000000000000000000
000100001010000000000010000000000000000000000000000000
000000000000000001100110001011100000000001010000000000
000000000000000000000011011001101000000010010011000000
000000000000000000000000000001100000000000000000000000
000000000000000000000010010000000000111111110000000000
000000100000001000000000000011100000000000000000000000
000001000000000001000000000000000000111111110000000000
000000000000000000000000000000000001001100110000000000
000000000110000000000000000000001001110011000000000000
000000000011010000000000010011100000000001010000000000
000000000000101111000010001001001111000010010000000000
000010000000010001000000000001100000000010100000000000
000001000000000000100010001001001110000001100000000000
000010000000000000000000001001100000000010100000000000
000000000000000000000000000101101011000001100000000000
.logic_tile 21 5
000010100000000000010000000011000000000011000000000000
000000000000000000000000001111000000000000000000000000
000000000000000000000000000111000001000011000000000000
000000000000001001000000000011101110000010010000000100
000000000000000000000010100011101010000011110000000000
000000000000000000000010100000010000111100000000000000
000000100000000000000000000001101010000011110000000000
000001000000000000010000000000010000111100000000000000
000000000000000111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
.logic_tile 22 5
000010000000000101000000000000000000000000000000000000
000001000100000000100000000000000000000000000000000000
011000001100000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 5
000000100000000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000110000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000011111101001110100000000000
000000010000000000000000001101101001001111110000000000
000000000000000101010110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000011100000000000000000000100000000
000000010000000000000011100001000000000010000000000000
010000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp0_tile 25 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp1_tile 0 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
011010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011001000000000000000000100000000
110000000000000000000000001101000000000010000010000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000011000011100000000000000000000000000000
011000000000001001100010001101011000110110000000000000
000000000000000001000110011001001111110101000000000000
011000000001001111100000010101011001111001000010000000
010000000000101111100010100011101010111010000000000000
000000000000000111000010001001111101000110100001000000
000000000000000000000111101001111100001111110000000000
000010000000101000000000011111001010011100100000000000
000000000001001011000011101011001101011100010000000000
000000000000000011100000011101111101101100010000000000
000000000000001001100010001111101011101100100000000000
000010000000001000000000010000000000000000000100000000
000000000000011011000011100001000000000010000000000000
000000000000000000000000011000000000000000000100000010
000000000000001001000010000111000000000010000000000000
.logic_tile 4 6
000000000010000011000110011011001100110110000000000100
000000001100000111100010000011101000110101000000000000
011000000000001000000011110101011110011100100000000000
000000000000000001000111011111001010011100010000000000
110100000000000001000000001101101010000110100000000000
110100000000000111100011100011111101001111110000000000
000000000000001111000110101101101111000110100000000000
000001000000001011000111100011001010001111110000000000
000000000000001001100111011111101101000110100000000000
000000000000001011000111001101011001001111110000000000
000000000000000111100000000001101000011111110001000000
000000000000001101100000001001011000111111110000000000
000010100000000001000111100000000000000000000100000000
000001000000000000100010010011000000000010000000000010
000000000000000101100000001000000000000000000100000000
000000000000001111100000001001000000000010000011000000
.logic_tile 5 6
000010100000000011100111100111111000011100100010000000
000000001010000001000011100101011100011100010000000000
011000000000001111110010010001000000000001000001100000
000000000000001111100111110111100000000000000010000100
110000000010000011000000000000000000000000000000000000
010000000000000000100011100000000000000000000000000000
001000000000000001000010011001000000000001000000000001
000000000000001001000111010001100000000000000000000000
000000001010001000000000010101000000000001000000100100
000010100000000011000011110001100000000000000000000000
000000000000000011100000000001111010011100100000000000
000000000000010000000000001001001000011100010010000000
000000000001000000010000001101111101001001000000000000
000000000000000001000000001001101011001010000000000100
000000001100000000000000001000000000000000000110000010
000000000000001001000000000101000000000010000000000000
.ramt_tile 6 6
000001010000000111100000001000000000000000
000000110100001001100000001011000000000000
011001010000010000000000001000000000000000
000010010110101001000000001101000000000000
010010100000010000000010000000000000000000
110000000101110000000100000011000000000000
000010000000100000000000001000000000000000
000000000001010000000010001011000000000000
000010101000000111000000000000000000000010
000000000000000011100011100001000000000000
000000000000000001000111100000000000000000
000000000000000000100110000011001111000000
000000000010100000000000001000000000000000
000000000000000000000011010001001101000000
110000000000000011100000000000000001000000
110000000000000000100000000001001100000000
.logic_tile 7 6
000000101000001001000111110001011101000110100000000000
000001000000001111000011111011011000001111110000000000
011000001010100000000011011101011010010100110001000010
000000000000010011000011111101111011000000110000000000
010110000001110000000110010011101111110110000000000000
010000000000110001000010001011111101110101000000000000
001000000000100001000011111111111001001001000000000000
000000000101110001000110000011111111000101000000000000
001001101010010000000011000001100000000001010000100000
000011000000001111000010010001101100000001100000000000
000000000000000001000110001111111010110110000000000000
000000000000000000100011110101001101110101000000000010
000010000001100000000111110001011111101000000000000000
000000001010110000000111101111111001011000000000000000
000000000101000111100011100000000000000000000101000000
000000001010000000000111110101000000000010000000000000
.logic_tile 8 6
000000100000001001100111111001011100010100110000000001
000000001010001111000110001011011011000000110000000000
011000100000001111000011101001011000001001000000000000
000000000000000111000111101111011100001010000000000000
110000000000011111000111000101111110000110100000000000
110000000100100101000100001011011010001111110000000000
000000000000001001100011100101101001011111110000000010
000000000000001011000000000101011110111111110010000010
000000000000001111000011110111001101000110100000000000
000000000000001011000011110011011011001111110000000000
000000001000000000000010011111111000000110100000000000
000000001100010000000110000001101111001111110000000000
000001000000000000000011011001001101101000000000000000
000010100000001011000010110111101001100100000000000000
000000000001101011100110001000000000000000000100100000
000010000001100001100010011001000000000010000001000000
.logic_tile 9 6
000010100000001001010110010001011101000110100000000000
000001000000000011000010001101011001001111110000000000
011000000000001111100111101001101110000110100000000000
000000100000101111110010010101001110001111110000000000
110100000000001000000011110001101101000110100000000000
110000000000000001000011110011111010001111110000000000
000000100000000011100111111111111101011100100000000000
000001000000000111100011000001111011011100010000000000
000010001100001001100011001011101000110110000000000000
000001000000000011000100001101111000110101000000000000
000000000000000001000110111011111111000110100000000000
000000001110000001000011110001011100001111110000000000
000000000001010011100011001011001010011111110000000000
000000000000000001000000000111001001111111110000000001
000000000000000001100111000000000000000000000100100100
000000000000000000000000001101000000000010000000000000
.logic_tile 10 6
000000001011000001100000010001001110000110000000000000
000000000000101111000011101011001000000101000000000101
011000000000000001100110001011100001000001010000000000
000000000000010000100000001001001101000010010000000000
010001000001000000000011100111100000000001010000000000
010010001110000000000100001101101110000010010000000000
001000100000000000000000001000000000000000000100000000
000001000000000000000000000001000000000010000000000010
000010000101000000000000010000000000000000000000000000
000001000000100000000010000000000000000000000000000000
000010100000011000000010000000000000000000000000000000
000001000000000101000011000000000000000000000000000000
000100000110011001000000001000000000000000000100000000
000100000000100011000010101011000000000010000011000000
000010000000000000000000000000000000000000000100000000
000000000000000000000010101111000000000010000000000000
.logic_tile 11 6
000000000000000000000000001101101011010111110000100000
000000000000000000000010110001011101011011110000000000
011010000000100101000000001000000000000000000100000000
000000000001010111000000000001000000000010000000000000
010100000000000000000011110000000000000000000000000000
110110100000000000000011110000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000010
000010000000000000000000010000000000000000000000000000
000001000010000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 12 6
000000000000000000000111111011100000000001000000000001
000000000000001011000111101111000000000000000000000000
011100000000000111000000001001011101011100010001000000
000100000000011001000011010001011101011100100000000000
110000001100000000000011100000000000000000000000000000
000000000000000000010111000000000000000000000000000000
000000000000000000000110000001111001000101000000000000
000000000000000000000000001001011110000110000000000000
000000100000000111000111101111100000000011000001000000
000001000000000111100100001101001001000010000000000000
001000001100100011100010000011011001000101000000000001
000000000001001001100110010111011110001001000000000000
000000000000001000000000000011001011111001000000000100
000000000000000101000000001101011100111010000000000000
000000000001000000000010100000000000000000000100000000
000000000000011001000000001011000000000010000000000000
.logic_tile 13 6
000001100000100111100000000111001001001100111000000000
000001100001000111100010010000101100110011000000010000
000101100000000111100000010001001001001100111000000000
000000000000000000000010110000001000110011000001000000
000000000100000000000000010111001000001100111000000000
000100000000000000000011010000101101110011000000000010
000000000000001000000000000001001000001100111001000000
000000000000001101000000000000001000110011000000000000
000000000000000000000000010111001000001100111000000000
000000000000000000000011010000101001110011000000000000
000100000001010000010000000001001001001100111010000000
000001001000000001000000000000001010110011000000000000
000000100000000000000000000111001001001100111000000000
000101000000000000000010010000101001110011000000000100
000000000001010000000000000001001000001100110000000000
000000000000100000000000000000001011110011000001000000
.logic_tile 14 6
000001000001000011000010011101011000010111110010000000
000000000000100000100010110111111110011011110000000000
000001000000001001100011110101001000000101000000000000
000010100000000101000110001111011101001001000001000000
000001000000000001000111100111101110000101000000000000
000010100000000101010010010011101111000110000000000000
000000000000000011100111010001101000000101000000000000
000000000000000000000010101001011101000110000000000010
000001001000000111000011101011101110000101000000000000
000000000000001001000000000101001111001001000000000000
000000000000000001000111101101111000000010000000000000
000000000000000000000100001011001000000000000000000000
000000000000001011000011111101111000000100000000000000
000000000001001111000010011111101011000000000000000000
000000000000000111100111110001111010100000000000000000
000000000000000000100010010011111010000000000000000100
.logic_tile 15 6
000000000000000000000111101101100000000000100000000000
000000000100000000000100000101001011000000110000000000
000000000000000111100111010111111010000011010000000100
000000000000000111000111101011011001000011110000000000
000000000000000001000110010101011100110110000000100000
000000000000000000100011100101101101110101000000000000
000000000000101011000110011011101110000110100000000000
000000000000011101100010000001001100001111110000000000
000000000000000001000010001011100000000001100000000110
000000000000001111100011111101101100000001010000000010
000001000001000001100111001111011000011100100000000000
000000100000101001000100001001011111011100010000000000
000010100000000111000110100001100001000001010000000000
000001000000000000000011110111101000000010010000000000
000000000000000011100010001111011110000110000000000000
000000000010000000000100001101111001000101000000000000
.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011001000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000010000000000000000000000000000000000
000000000000001000000000001111000000000001010000000000
000010000010000101000000001001001100000010010000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000101000000100011100010000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001000000000100000010000001000000000000000000100100000
000000000001000000000000000101000000000010000000000000
.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 19 6
000000011100000111000000001000000000000000
000000010000000000000000000101000000000000
011000010000000111000000001000000000000000
000000010110000000100000000001000000000000
110000000010100000000000001000000000000000
010000000000000000000000001011000000000000
000000000000000001000000001000000000000000
000100000000000000000000000111000000000000
000000000000001000000011110000000000001000
000000000000001011000011001111000000000000
000000000000011000000010010000000001000000
000000000000101111000011001111001101000000
000000000000000111000111010000000000000000
000000000010000000000111110011001110000000
110000000000000000010000000000000000000000
010000000000000011000000000001001101000000
.logic_tile 20 6
000000100000000000000000000001100000000000001000000000
000001000000001001010011100000000000000000000000001000
000000100000000001000000000001000000000000001000000000
000000000000000000100000000000001100000000000000000000
000000000001010000000000000000001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000001010000000000000000001000001100111000000000
000000000010000000000000000000001101110011000000000000
000000000000000011100111000000001001001100111000000000
000000000000000000100000000000001100110011000000000000
000000001100000000000000010000001001001100111000000000
000000000000000111000010110000001111110011000000000000
000010000000000000000000000000001000001100111000000000
000001001010000000000000000000001001110011000000000000
000000000000000000000000010000001000001100110000000000
000000000000000000000011000000000000110011000000000000
.logic_tile 21 6
000001000000000001000010100101101100010110010000000000
000100100000000101000010100001011010101010010001000100
000000000000001000000000001011100000000010100000000000
000000001100000101000000001101001111000001100000000000
000000000000000101000110110001000000000010100000000100
000000000000000000100010101101101100000001100000000000
000000000000001101100110110000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000111000010001011000000000010100000000000
000000000000000001000011000001001101000001100000000000
000000000000000000000000000001000000000010100000000000
000000000000001111000000001101101101000001100000000000
000000000000000000000000001001000000000010100000000000
000000000000000000000011000101001101000001100000000000
000000000000000000000000000101100000000000000000000000
000000000000000000000000001111100000000001000000000000
.logic_tile 22 6
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 6
000010100000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011010000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000110000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000001101100001000011000100000010
000000000000000000000000000011101000000011010000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 6
000000000001010101000000000011100000000000001000000000
000000000000000000100000000000100000000000000000001000
000000000000000101000000010000000001000000001000000000
000000000000001101100010000000001010000000000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000100000
000000000000000101000000000000001000001100110000000000
000000000000001101100000000000001000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000010100001100000000000000000000001
000000000000000000000100000001100000000001000000100000
000000100000000000000000001001100001000000100000000000
000001000000000000000000000001001111000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.dsp1_tile 25 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp2_tile 0 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 1 7
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000011100000001000000000000000000100100000
000000000000000000100000000011000000000010000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 7
000000000000000101000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000001000000000000011011010010100110000000100
000000000000000001000000001101101000000000110000000001
010000000000000000000000011011011101101000000000000000
010000000000000000000010000001111100011000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000000000001000111011000000000000000000100000000
000000001110000000100010101011000000000010000000000000
000010100000000001000111000000000000000000000100000000
000001000000000111000110010011000000000010000000100000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000010000000
.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
010000100000000000000110001101111101001001000000000000
110000000010000000000100001001111111000101000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100011010000000000000000000000000000
000000000101010000000000001000000000000000000101000000
000000000110100000000000000101000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 5 7
000001000010000000000000001101101101001001000010000000
000000101000000000010000001011011100001010000000000000
011000000000001111100000000001111111101000000000000001
000000000000000101000011010011011111011000000000000000
010001000100000000000011001001100000000001000001000100
110000100000000000000000001001000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101010000000000000000000000000000000000
000000000000000001000111100001100000000001000010000001
000100000110000000000000001111000000000000000000100000
001000000000000000000010010000000000000000000110000000
000000001010000001000111100111000000000010000010000000
000000000000000000000110100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
001000000000000000000011101000000000000000000100000000
000000000000000000000010011011000000000010000000000100
.ramb_tile 6 7
000000000000000111100111000000000000000000
000001010000001001100000001011000000000000
011000000000001000000000001000000000000000
000000000000000111000010011011000000000000
110000001010000000000000001000000000000000
110000000000100000000000000001000000000000
000010000000000000000000001000000000000000
000000000000001011000011011101000000000000
000001000000000111000000001000000000000000
000010000000000000010011101111000000000000
000100000100101000000011100000000000000000
000100000001010011000100000011001001000000
000010100000000000000010000000000001000000
000001000000000000000100000001001001000000
110000000000000000000010000000000001000000
010000000000000000000000000001001010000000
.logic_tile 7 7
000100000001101000000111101101101110011111110001000000
000100100000111111000111000101011011111111110000100000
011000000001010111100010110111100000000001000001000000
000000000000001011000110001101000000000000000000100000
010010000000001011000110001101101001000110100000000000
010000000000001101100011011101111000001111110000000000
000000000000001001100110101011101100000110100000000000
000000000000000001000111011001011010001111110000000000
000000100001010111100110111101011100000110100000000000
000000001010100000100111101001111000001111110000000000
000100000000010000000010000011101011000110100000000000
000001000000000001000011101011101000001111110000000000
000000000000000001010000010000000000000000000100000000
000100000000000000010010000111000000000010000000000010
000000100000000111100000000000000000000000000110000000
000000001100000000000000000011000000000010000000000000
.logic_tile 8 7
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011100000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
010000001000000000000011000000000000000000000000000000
110100000000001111000100000000000000000000000000000000
000000000110000000000000001000000000000010000000000001
000000000000100000000000001111000000000000000000000000
000100000001000000000000000101000000000001000000100010
000100000000000000000000000111000000000000000010000000
000100000000000011100000000000000000000000000100100000
000100000000000000100000000001000000000010000000000100
000000101011000111000000000000000000000000000000000000
000000001100100000110000000000000000000000000000000000
000000000000100000000000011000000000000000000100000000
000000000000010000000010110011000000000010000000000100
.logic_tile 9 7
000100001100101111000011111101111100101000000000000000
000100000000011101000111000101101101100100000000000000
011100000000000001000111110101001111010100110000000010
000100000000000111100111000101101010000000110001000000
010001001100001111100110001001001111001001000000000000
010010000000001011100000001101101101000101000000000000
000000000000000001000110011001111001001001000000000000
000000000000000101100011000001101111000101000000000000
000010000000001000000000000001100000000001000000000010
000001000000000001000011110001100000000000000000000010
000000000000000001000000010011011110000011010000100000
000000000000000000000011010001001111000011110000000000
000010100000000111100000010000000000000000000100000001
000001001110001001100011000101000000000010000000100000
000000000000000001000000011000000000000000000100000000
000000000001011001010011010111000000000010000001000000
.logic_tile 10 7
000000000000000101100111011001111010000110000000000000
000000001100000111110111011111101000000101000000000000
011010100000001101000110010101111001010100000000000000
000001001000000001100011011001111010011000000000000000
010100100010001011000110100101001100010100110000000000
010000001100000001000100000111011101000000110000000000
000010000000000101100111111101011001000100000000000000
000000001000010001100010001011101011001100000000000001
000100000000000000000011101001011001000110100000000000
000100000000000000000010111101011010001111110000000000
000100000000000000000010100000000000000000000000000000
000100000000000000000100000000000000000000000000000000
001000000000010001100000000001000000000001000000000000
000000000000110000000000000101100000000000000000000000
000000000000000000000010101000000000000000000100000010
000000000000000000000100000001000000000010000000000000
.logic_tile 11 7
000000000000010001000010010101100001000010100000000010
000000000010100000100010100011101110000001100000000000
011000000000000000000111101101011011101000000000000000
000000000000000111000110010101101001100100000000000100
110000000000001000000111001101000000000001100000000010
110000000000001011000000000001001101000001010001000000
000000100000011001000000000000000000000000000000000000
000001000000001111000011010000000000000000000000000000
001010100011001000000000011001011100001101010000000100
000001000000001011000011001111101001001111110000000000
000000000000001111000000000111011001010111110000000010
000000000000000111100000000001011100100111110000000000
000100000000000111000111101000000000000000000100000000
000000000000000000100000000011000000000010000000000001
000000000000000111000011000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 12 7
000000000001110000000000000011001110011000000000000010
000000000000100001000011011001001000010100000000000000
011001000000001000000110010000000000000000000000000000
000000100000001101000010000000000000000000000000000000
110000000000001000000110000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000001000000001101111110001111110000000000
000000000000000000100000001001001100001110100000000000
000000000000000111100010000011101101000101000000000000
000000000000000000100111111011011010001001000000000000
000001000000000011100000001001101010101100000000000100
000010100000000000000000000111111010111100000000000100
000010100000000111100000000111101101110000000000000000
000001000000000011000000000111111000001100000000000000
000000000000000001000000001000000000000000000100000000
000000000000001001100011101111000000000010000000000000
.logic_tile 13 7
000010000000001000000010010101000000000000010001000100
000000000000001101000011011001001101000000000001000000
000000000000000000000000000001000001000000000001000100
000000000000000111000000001111001110000000010000000000
000110100000001001000000000111000000000000100001000000
000000000000101101100000000001101001000000000000000001
000010000000111001100111101001000000000000000001000100
000000000001010001000000000111001111000000010010100000
000000000000000111100011001011001000010000000000000000
000000000000000000100111010001111010000000000000000000
001000001110001000000011111011111010010000000000000000
000000001000000011000111111011111100000000000000000000
000000000000000000000000001101101111000011010000000000
000000000000011001000011010101001100000011000000100000
000000000000000000000000001011000000000000100001000010
000000000000001011000000000111101010000000000010000000
.logic_tile 14 7
001000000000100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
011000000001100000000011000000000001011010010000100000
000000000000000000000100000000001001100101100000000000
110010101000000000000000000000000000000000000000000000
000001000000010000000010100000000000000000000000000000
000000000000001000000000011011100000000011000000000000
000000000000000001000010001101101011000010000001000000
000000000000000001100000001011100001000011000000000000
000000000000000000100000001111101101000010000001000000
000001000000000000000010010111100001000000100000000000
000000000000000000000111000011101010000000110000000000
000000000010000011100000000000000000000000000100000000
000000000000000000100000000111000000000010000000000000
000000000010000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 15 7
000010100000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
011000000000000101100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000011000000000000000000000000
000000000000000000000000000001101110000000010000100000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000001000010000010110100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000000000000000000001011100001000011000000000000
000100000000001001000000001001001000000010000000000100
000000000110000001000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
.logic_tile 16 7
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000111100011100000000000001000000000
000000000010100000000100000000001101000000000000000000
000000000000000000000000000001101001001100111000000100
000000000000000000000000000000101011110011000000000000
000000000000000000000110010011001001001100111000000000
000000000110000000000010000000101011110011000000000000
001000000001011000000010000000001000001100110000000010
000000000000100011000111110000000000110011000000000000
000100000000000101100000010000000000000000000000000000
000100000010001111000011110000000000000000000000000000
000010100000001000000000000111000000000000000000000000
000001000000000011000011100011100000000011000000000000
000000000000000000000000000011100000000000000000000000
000000000000000000000000000111100000000011000000000000
.logic_tile 17 7
000010100000000111000011100001000000000000001000000000
000001000000000000000000000000000000000000000000001000
000000000000000111000000000101000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000001000000000001001000001100111000000001
000000000000001001100000000000101100110011000000000000
000000000000000000000110000011101001001100111000000001
000000000010000000000010110000001011110011000000000000
000000000000000000000000000101001001001100111000000010
000000000000001011000000000000001011110011000000000000
000010100000000000000010000000001000001100110001000010
000001000000000001000110010000000000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011100000000000000000000000
000000000000000000000000001011100000000011000000000000
.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000010000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
.ramb_tile 19 7
000000000000010101100000000000000000000000
000000010000000111100011100001000000000000
011010000001001000000011000000000000000000
000001000110001011000100000101000000000000
010000000000000000000010000000000000000000
010000000100000001010100000111000000000000
000000000000000111100000000000000000000000
000000000000000000110000000001000000000000
000000000000001111100010001000000000000000
000100000000000011000100000001000000000000
000000000000000000000111100000000001000000
000000001000000000000100001011001101000000
000100000000000111000000000000000000000000
000100000000000000100000000011001011000000
010110100000000000000000000000000001000000
110000001000000000000000000011001001000000
.logic_tile 20 7
000000000000000001100111010111000000000000001000000000
000000000000000000100110000000100000000000000000001000
000010000000010001100110010011100001000000001000000000
000000001010000000000110000000001100000000000000000000
000000000000000011100000000000001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000100000000000000110000000001001001100110000000000
000001000000000000000100000000001001110011000000000000
000000000000000101100110011001000000000001010010000000
000000000100000000000011011001101101000010010000000000
000010100000000101100000000101100000000010100000000000
000000000000000001000000001011101100000001100000000000
000000000000000101100000010001000000000010010000000000
000000000000000000000010101001001110000001010000000000
000000000100000000000110101101001101111100110001000000
000000000000000001000000000111011000010100110000000000
.logic_tile 21 7
000000000000001101000010000101100000000000000000000000
000000000000000001000000000101000000000001000000000000
000000000011000000000000001011100000000000000000100000
000000000000000101000000000011000000000001000000000000
000000000000000001100000011000000000000010000000000000
000000000000000000000011010001000000000000000000000000
000000000000000101000010100001011111101001100000000001
000000000110000101000010101101001011010101100000000100
000010000000000000000000001001000000000001100010000010
000001000000000000000000000101101110000010100000000000
000000000000001011100000001000000000000010000000000000
000000000000000101000000001101000000000000000000000000
000000000000000011000000001000000000000010000000000000
000000000000000000000000001101000000000000000000000000
000000100000000001000000000000000000000010000000000000
000011000000000000100000000001000000000000000000000000
.logic_tile 22 7
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000001000
000010100000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000011000000000000001000000000
000000001110000000000000000000001110000000000000000000
000000000000000000000000010000000001000000001000000000
000000000100000000000010100000001011000000000000000000
000010000000000011100000000000001000111100000000000000
000001000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000001001000010010000000000000000000000000000
.logic_tile 23 7
000000000001000000000110010001000000000000000000000000
000000000000001101000011000111100000000001000000100000
011010000000000000000110011111101111010000000000000000
000000000000001101000010001001001110000000000000000000
010000000000000000000000011011000001000011000000000000
010000000000000000000010001101001001000011110010000000
000000000000001000000110001011100001000010000000000000
000000000000000001000000001001001100000000000000000000
000000001100000001000111000000000001011010010000000000
000000001010000000100000000000001011100101100000000000
000000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101100000001011101100010001000000000000
000010000000000000000000000011011110000000000000000000
010000000000001101100000001001011000111100010110000000
000000000000000101000000000101001011111100000000000000
.logic_tile 24 7
000000100000000011100000010000000000000000000000000000
000001000000000000100011110000000000000000000000000000
011000000000001000000111000101000001000000110100000000
000000000000000001000100001101101001000000010000000000
010000000000000111100010110000000000000000000000000000
010000000000000000100010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100011011001011100000100000000
000000000000001101000100000101111000111000000000000000
000000000000000000000000000011000000000000010100000000
000000000000000000000000001101001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp2_tile 25 7
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp3_tile 0 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 8
000000000000000000000010001000000000000000000101000000
000000000000000000000000000101000000000010000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000010000000000000000000000000000000000000000000
110000001000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000010
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 8
000010100000000000000000000000000000000000000000000000
000001000000100000010000000000000000000000000000000000
011000000000000111000000001000000000000000000101000000
000000001110000000100000000001000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000100100000010000000111001000000000000000000100100000
000100000000100000000010000101000000000010000010000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000001011000000000010000010000000
.logic_tile 5 8
000100001111001000000000000000000000000000000000000000
000101000000000111000000000000000000000000000000000000
011000000000001101000000001001101010011100100001000000
000000000000000101000000000001001111011100010000000000
110010000001100001000000000000000000000000000100000000
010000000000000000100000000001000000000010000000100000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000100000001
000000000000000000010011010011000000000010000000000000
001000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 6 8
000000010000001011100010001000000000000000
000000010000001111100010001011000000000000
011000010000000000000010010000000000000000
000000010000000000000111011001000000000000
010000000001000000000000000000000000000000
010000000000000000000000000001000000000000
000000000000000011100000001000000000000000
000000000000000000100000001001000000000000
000001000000001111100000000000000000000000
000000100010011111100000000011000000000000
001100000000001001000000000000000000000000
000100000000001111000010010011001000000000
000000000000000000000000001000000001000000
000000000000000000000000000011001001000000
010000000000000000000000001000000001000000
110000000000000000000010011111001100000000
.logic_tile 7 8
000100100000000011100111111101001101001001000000000000
000101000000000111000111110011001010000101000000000000
011010000000001111100110000001011000000110100000000010
000000000000000101000011000001101111001111110000000000
110000000000100000000000011011111011110110000000000000
110000000101000001000011111101001111110101000000000000
000000000000101111100011011111011000110110000000000000
000000000001010001100110111001011110110101000000000000
001010100000001111100110011001111011011100100000000000
000000000000000001000010110111111111011100010000000000
000000000000000011100000000011011100010100110000000001
000000000000000111000011111001011101000000110000000001
000000000010011111010011110101011110000110100000000010
000000000100001011100010110001101101001111110000000000
000000000000001111010110101000000000000000000100000000
000010000000001001000100000001000000000010000000000000
.logic_tile 8 8
000000000001010000000000000000000000000000000000000000
000000001100100000000010000000000000000000000000000000
011000000000000001100111001011001110010100110001000000
000000000000000000000100000001001011000000110000000000
010000000000000011000000010000000000000000000000000000
010001001110000000000010100000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
001000001000000111000000011011101011101000000000000000
000000000000000000000010011001101100100100000000000000
000000000001000001000000001000000000000000000100000010
000000000000000000000000001111000000000010000000000100
000000000001000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 8
000000000001000001100010001101101010101100010000000000
000010000000000000000110100101011010101100100000000000
011001000000001011100000001111111000110110000000000000
000010000000000001100000000101101101110101000000000000
010010100000011111100011100011101010111001000000000000
110001000000100001010011000011101010111010000010000000
000000000000000011100000000001001110010100110010000000
000000000000001011100011000011101000000000110000000001
000010000000001101100111001111001000011100100000000000
000001000000000111000000000101011111011100010000000000
000000000000000101100111001011101101000110100000000000
000100000000001001000000000001001011001111110000000000
000000100000001001000111000000000000000000000000000000
000001000000000111100000000000000000000000000000000000
000001000000000000000111001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 10 8
000001000001010111100011010000000000000000000000000000
000010000000101111100010000000000000000000000000000000
011000000000000101100110101111111001101000000000000000
000000000000001111000010111001001100011000000000000000
010000001010000111000011100001001100000110100000000000
110000000000000000100110010001101010001111110000000000
001000000000001101100111000101100000000011100010000000
000000000000000001000000001101001111000011110000000000
000000100100000001000000011001101010000000000000000000
000000000000000000100011111011011001100000000000000000
000100001010000011100111010011000001000001010010000010
000000000000000000000011010001101111000001100000000000
000000100000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000011000000001101111001010011110110000100
000000000000000000000010000101111101000011110000000000
.logic_tile 11 8
000000100000001011000000010000000000000000000000000000
000001000000001011100011110000000000000000000000000000
011000000000100001000000000111000001000001100001000000
000000000001010000100000000001001011000001010000000000
010000000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000000000000000000000000001001011101001111110100000010
000000000000000000000011100011011000101111110001000001
000000000000100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000001010000011000000000000000000000000000000000000
000000000010000000000010010000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000111100110011111000001000011000000000000
000000000000000000100011101001101010000010000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000011111000001000011000010000000
000001000000000101000010001101101110000010000000000000
000000000000000111100000001011011110000101000000000000
000000000000000000000000001001011111000110000000000000
000000001110000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000001000000000000000010001000000000000000000100000000
000010000000000000000000001011000000000010000000000000
001000000000001000000000001000000000000000000100000000
000000000000000001000010000001000000000010000000000000
.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000011100000000000100001000111
000000000000100000000000001111101110000000000001000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000011100000001011000000000011100000000010000000100010
000001000000000011100000001111101110000000000000000000
000100000000000000000011000001000000000010000000100010
000000000000000000010100001111100000000000000000000000
000000100000000011000011000111000000000000000000000000
000001000000000111100111010011000000000011000000000000
000001000001000000000000001111000000000000000000100000
000000100000000000000000001011101100000000010000000000
.logic_tile 14 8
000000000000000111000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000000001100000010000000000000000000000000000
000010100000000000000011000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000100000000000111000000000000000000000000000000000000
000000000000000000000111000011000000000000000000000000
000000000000000000000100000001000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000001001111011000011100100000000
000010000001010000000000001101101101000001110010000001
.logic_tile 15 8
000100000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001110010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 8
000000000000000111000111111111000001000000000000000000
000000000000000000000011110011001000000000010000000000
000000000000000001100000010101001100000110100000000000
000000000000000111000011001011001011001111110000000100
000000000000001001000010111001011110010001010000000000
000010000100000001000010000001001110001000110000000000
000000000000000001100110011111100000000001000001000000
000000000000000000000010000001000000000000000000000101
000001000000001111100110100011011011000010000000000000
000000000000001011100100001101011011000011000000000100
000000000000101000000111001001100000000000100000000000
000000001011001101000000000111001110000000000000000000
000001000100001001000000001001000001000000010000000000
000000000000001011100000000101101111000000000000000000
000000000000001011000111000001101001111000000000000000
000001000000001101100000000101111101011000000000000000
.logic_tile 17 8
000010100000001111000110101001011001000110100000000000
000000001000000011100110001111001000001111110000100000
000000001010001111100111011001011011000110100000000000
000000001000000001000111101011011000001111110000000000
000000000000000011000010001001011000000110100000000000
000000001000000000000110010111001111001111110000000000
000010100110011111000110010011111001010001010000000000
000001001010101011000011101101011010001000110000000000
000010000001000000000111100011111010010001010000000000
000001000000000000000100001001011011001000110000000000
000000000000000111000111100011101010001100110000000000
000000001110000001100100000000001001110011000000000000
000000000000000000000110000001100000000000000000000000
000000000000000000000000001001100000000011000000000000
000000000001000001100110100101111000010001010000000000
000000000000000000000100001101011101001000110000000000
.logic_tile 18 8
000010100000001001000011010000000000000000000000000000
000001000000000011000011100000000000000000000000000000
000000000000000001100011101011000000000001000010000000
010000000000000000000010110001000000000000000000100000
000000000000000011000110000001111011011111110010000000
000000000000000000000011010101111010111111110000000000
000101000000001111100010110001000001000000110000000000
000110101010001001100110001001001100000000000000000000
000000000000001000000011111001011011000110100001000000
000000100000001011000011001001001011001111110000000000
000000000000010001000000000011000001000000000000000000
000010000000000000100000001111101111000000110001000000
000000000000000000000000010011001010100000000000000000
000000000000000000000011101001111011000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000010011110000000000000000000000000000
.ramt_tile 19 8
000000010000001000000011100000000000000000
000000010100001011000010011001000000000000
011000010001010000000010011000000000000000
000000010000100000000111000011000000000000
110000000000000111000111001000000000000000
010000000000000000000100001001000000000000
000000100000000001000000000000000000000000
000001000000000000100000000111000000000000
000000000001010111000000010000000000000100
000000000000000000000011001101000000000000
000000000000000011100010001000000001000000
000000000100000000000100001001001101000000
000000000000010000000000000000000000000000
000000000000000011000000000001001010000000
010000100000000000000000000000000000000000
110001001100000000000000000011001001000000
.logic_tile 20 8
000000000001000001100110010011100000000000000001000000
000000000000000111000111010001100000000011000000000000
000001100001010111000010101011111101110011000000000000
000011000000000101000011011001011010001100110000000000
000010100000000111100000010101000000000011010000000000
000001000000000111000011001001001010000011000001000000
000000000000001011100110000001011010111100000001000000
000001000100001001100011011101101110011100010000000000
000000000000000101100000010111011011010010100000000000
000000000000000001000011111011111000110011110001000000
000000000000001000000010000101111000001111110000000000
000000000000000101010011110011111000110011110000000100
000001000000000000000000001111100001000000000000000000
000010001100000001000011100011101001000000110000000000
001000000000000000000000001011011000001100110000000000
000000001000010000000011110001001001110011000000000000
.logic_tile 21 8
000000000001000000010000010011101101100100000000000000
000000000000000001010011000011001101101000000001000000
011000100000000011100000001011011011010101010000000000
000000000000000000000011010011001111100101100000000000
010000000001010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000011100000000111011011001000100001000000
000000001010000000000000000111001111000100100000000000
000000000010001101100000001001100000000010000000100000
000100000000001101100000001011001000000000010000000000
000000000000100001000000010000000000000000000000000000
000000001000000000100010110000000000000000000000000000
000000000000001001000000001000000000000000000100000010
000000000000001101100000001001000000000010000000000000
010000000000000000000000010000000000000000000000000000
000100000000000000000010110000000000000000000000000000
.logic_tile 22 8
000000000010001111000000010001000000000000110000000010
000000000000001011100010011001001010000001110000000000
011000000000000000000000011011000000000010000000000000
000000000100000000000011100111000000000011000001000010
010000000000000001100110011001000000000011010000000100
110000000000000000000010001001001100000011000000000000
000000000000000000000000000011100000000011000000000000
000000000000000000000000001101000000000010000000000000
001010000000011000000000000111000000000011000000100000
000000000000000111000000000001000000000010000000000001
000100000000000000000000000000000000000000000000000000
000100000000001011000000000000000000000000000000000000
000000000000001000000000001000000000000000000110000010
000000000000000111000000000011000000000010001000000000
010010100101000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
.logic_tile 23 8
000000000000001101000110001001000000000010000000000101
000000000000000001000010110101000000000000000000000100
011000000000000011100110001001011011001010000000000000
000000000000000000000010011001111000001001000000000000
010000000000001001100011000000000000000000000000000000
110000000000000001000110100000000000000000000000000000
000000000000000011100111001001011110010100000000000000
000000000000000000000110011101011110011100010000000000
000000000000000011100000000001100000000000000000000000
000000000000000000100010010111000000000001000000000000
000000000000000000000000000011000000000010110101000000
000000000000000000000000001101101000000000110000000000
000000000000000111100000001111001010000011000100000000
000000000000000011100000001001001010101011001000000100
010000000000000000000110000001100000000000110100000000
000000000000000000000000000011101001000001110000000000
.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000010000100000
000000000010000000000000001011101010000000110000000000
000000000000001000000000000000000000000000000000000000
000000001110000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp3_tile 25 8
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 9
000000000000000000000000010101000000000000001000000000
000010000000000000000011100000000000000000000000001000
000000000000000101000000000001000001000000001000000000
000000000000000000100010110000101011000000000000000000
000000000000001000000010000101101000111100001001000000
000000000000001111000000000000001011111100000000000000
000000000000001000000010100111101001111100001000000000
000000000000000111000110000000101011111100000000000000
000000000000000000000000000111101000111100001000000000
000000000000000000000000000000001011111100000000000000
000000000000000000000000000101101001111100001000000000
000000000100000000000000000000101011111100000000000001
000000000000000000000000000001101000111100001000000000
000000000000000000000000000000001011111100000000000010
000000000000001000000110100001101000000011110000000000
000000000000000101000000000000100000111100000000000000
.logic_tile 4 9
000000000000000001100110110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000000000011000000110000011111000000011110000000000
000000000000100101000000000000000000111100000000000000
010000001010100000000011100001101000000011110000000000
110000000001010000000000000000110000111100000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001000000000001000100000000
000000000000000000000000000111000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000010001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000001001000000000001000100000100
000000000000000000000000000011100000000000000000000000
.logic_tile 5 9
000011000000000001000000000111100000001111000000000000
000010100000000000000010010000000000110000110000000000
011000000000000000000000000101001001101101010101000000
000000000000000000000000000001011110110110100001000000
110000000000001001100000000101100000000001110101000000
110000000000010001000000001001001100000000110001000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000101000000000001110101000000
000000000000001001000000001001001100000000110001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
.ramb_tile 6 9
000000000000001111000000000000000000000000
000000010000001111000000000111000000000000
011000000000000000000011101000000000000000
000000000000000000000000001001000000000000
110000000110000000000010000000000000000000
110000000000000000000010010001000000000000
000000000000000000000010001000000000000000
000000000100001001000000000111000000000000
000000000000000000000111001000000000000000
000000000110000000000000001111000000000001
000000000001010000000000000000000000000000
000000000000001111000000000001001101000000
000000000000000101000010101000000000000000
000000000000000000000000001101001011000000
110000000000000000000010001000000000000000
010000000000001001000100000101001011000000
.logic_tile 7 9
000010000000000111100000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
011000000001010000000000001111000001000000000001100000
000000000000000000000000001011101100000000010000000000
000000000000000000000000000001011010000011110000000000
000010000000000000000000000000000000111100000001000000
000000000000000000000000000000000000000000000100000001
000000000000001011000000001011000000000010000000000001
000100000000000000000011101000000000000000000101000110
000100000110000000000000001111000000000010000000000000
000000000001010111000111000000000000000000000000000000
000000001110100000000100000000000000000000000000000000
000000000000010000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010110000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 9
000010000000000111000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000001101100000000001100000000000
000000000000000000010000000101101000000010100000000000
000000000001000001000000000001100001000001100110000000
000000000000100000000000000001001100000001011000000110
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 9
000000000001010001000111110000000000000000000000000000
000000000000000000100010000000000000000000000000000000
011000000000011001100010100000000000000000000000000000
000000000000000001000111000000000000000000000000000000
110000000000000111000111101001100000000001000000000000
010000000000000000000010111001100000000000000000000000
000000000000000101100000000111000000000001000001000000
000000000010000000000010110001100000000000000000000010
001000000000000000000111001111101000010111110000000000
000000000000000000000011100101111111100111110000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000000001011100000000001000000000000
000100000000001000000111001001101010000100000000000000
000000000000001101000000000111011001001100000000000000
000000000000100011000000010101011001101111110100000010
000000000000000000100011110111001011001111110000000100
.logic_tile 11 9
000000000000001001100111100001000000000000000000000000
000000000000011111000111100001100000000001000000000000
011000000000000011100111000001000000000001000000000000
000001000000001111100010011001000000000000000000000000
010000101110001000000110011001001101000110100000000000
010100000000000001000010001101011010001111110000000000
000000000000001101100010001011011111000110100000000000
000000000000000001000000001011011001001111110000000000
000000000000001001100111001101001101000110100000000000
000000000000000001000110011001001100001111110000000000
000000000001000011010011001111001111101111110110000000
000001000000001001010100000011011010001111110000000110
000000000000000111010011101101000000000011110101000100
000000000000000000100000000001101011000011100000000000
000000000000100000000010111011000001000011100101000100
000000000001000000010011001111101000000011110000000000
.logic_tile 12 9
000010000000000011100000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000001001000000000000000000000000000000000000000
000000000000101101000000000000000000000000000000000000
000000000010000011000000001001011010101111110101000000
000100000000000000100000000011001110001111110000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 13 9
000000100100000001000000000001000001000000010000000000
000001000000001001000011101001001010000000110000000000
011001001111000000000010110001000000000000000000100001
000000100000001111000111010011000000000001000001000000
110001000010000111000000010001100001000001010000000000
100010000000000000000010000101101000000010010000000000
000000100000001101000011010000000000000000000000000000
000001000000000001100110000000000000000000000000000000
000010000001010011000011001101100001000001010000000000
000000001010000000110000001111101110000010010000000000
000100000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000101010000000000000001101000001000001010000000000
000001000000000000000000001011101011000001100000000000
010000000000000111100110001001100000000001010100000000
000000000000000000000000000101101101000010010000000011
.logic_tile 14 9
000000000000001111000000011101000000000010010000000000
000000000000001101100011011011101010000001010010000000
011100000000000000000000011001100000000001100000100000
000001000000001011000011101011001010000001010000000000
110110001111001011000010011011000000000001010000000000
100011000110001101010111001101101010000010010000000000
000000000000001011100110000000000000000000000000000000
000000000000010011000000000000000000000000000000000000
000000100000000111000010000001000000000001010000000000
000001000000000111000000001101001000000001100001000000
000001000000000000000111110001011001000001110000000100
000000101100000000000010000011111010000000110000000000
000000000000000000000000011111100000000010100101000000
000100000100000111000010000101001100000001100000000000
010000000000101000000010000111100000000001100110000000
000000000001000101000100001111101110000010100000000100
.logic_tile 15 9
000000000000000001100011000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000110010101111001010100110000000000
000000001100000000000011100101011100111100110000000000
001000000000001000000011000000000000000000000000000000
000010000000001111000000000000000000000000000000000000
001000000000000011010000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000001000001000010100000000110
000000000000000000000000000111001101000010010001000000
000000000000000111100000010000000000000000000000000000
000000001100000111000010110000000000000000000000000000
001000001011010111000000000001100001000001100000000000
000000000000100000100000001101101101000001010001100100
000000000000000000010000000011101001010110000000000000
000000000000000000000000001001011011110110000000000000
.logic_tile 16 9
000010100110001101000110001111011001000110100000000000
000000000000000001000000001111111001001111110000100000
000100001010000001100111010001100000000001000000000000
000100000000000101000110001011000000000000000000000000
001010000000101111100010000000000000000000000000000000
000000000001010011000100000000000000000000000000000000
000000000000000000000111100001000000000001000000000000
000000000000000000000100000001000000000000000000000000
000000000000001001110111000001001100100000000000000100
000000100000000101000100000011101110000000000000000000
000000100000000000000011100101100000000000000000000000
000000000000000111000000000101100000000011000000000010
000000000000000101100000000111111101010001010000000000
000011000000100000000010010101011011001000110000000000
000000000000000000010110000011101011001100110000000000
000000000000000111000000000000011000110011000000000000
.logic_tile 17 9
000001001001000101000000000111000000000001000000000000
000000101100000101000010101001100000000000000000000000
000010000000001111000110010001000000000001000000000000
000001000110001111000011010001000000000000000000000000
000000001000000111000000001011011000000110100000000000
000100000000000000000010100111011100001111110000000000
000000000000011011100010100000000000000000000000000000
000000000000001111000100000000000000000000000000000000
000000000000101111000000011101000001000001000000000000
000000000001010011000010000011101011000011000001000000
000000100000000000000000000011011010110011000000000000
000000000000000111000000001101101000001100110000000000
001000001000000000000000011001100000000000000000000010
000000000000000000000010000001000000000011000000000000
000000000000000001010000001101011001010001010000000000
000000000000000000100011100101011111001000110000000000
.logic_tile 18 9
000010100100000111000111110000000000000000000000000000
000001001110000000000111010000000000000000000000000000
011000000110000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000100011000000011001101001010010100000000000
000000000000000000000011111101111110110011110001000000
000010100000000101000111000111011010000001000001000000
000000001010000000100010110011101011000011000000000000
001000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000001000001000000110000100000
000000000010000000000000001001101011000000010000000000
000000000000000000000011100000000000000000000100100100
000000000000000000000000000101000000000010000000000000
000000100000000001000000000000000000000000000100100100
000000000000100000000000000001000000000010000000000000
.ramb_tile 19 9
000000000000001001000010001000000000000000
000100010000000011000000000111000000000000
011000000000001000000000000000000000000000
000000000000000111000000001001000000000000
110000000000000000000010000000000000000000
010000101010000000000000000011000000000000
000000000001010000000000001000000000000000
000000000000100000000000000011000000000000
001000100000000011100010001000000000000100
000011100110001111100011100011000000000000
000000000001011011000000000000000000000000
000000000000001011100000001011001000000000
000000000000000000000000010000000000000000
000000000000000000000011000001001011000000
010000000000000101100000000000000000000000
010000000000000000100000000011001111000000
.logic_tile 20 9
000000100000010001000111101001100000000010100001000000
000001000001110001110100000011101110000001100000000000
000010000001001000000011010001100000000001010000000000
000000000000101011000110001111001100000010010001000000
000001000111010111000000001001011111010100000000000000
000010100000000000000011010011111101011000000000000000
000010001000010001100000001111100000000000100001000000
000000000000100000000010101101101011000000000000000000
000000000110000111100010001011101100110011110000000100
000110000000000000100100000101011000010010100000000000
000000000000001001000011110101000001000010100000000000
000001001110000111100011011111001101000001100000000000
001001000000000111100000001001000001000010100000000000
000000100100000000100011100111001101000001100000000000
000000000001010001000110110011111001101010100000000000
000001000000000000000010001001011101011010010000000000
.logic_tile 21 9
001000000001010001100110011001011000100000000000000000
000100000000000001000010100111001001000000000000100000
000010000000011001100011110101011011010100000000000000
000000000000000001000011101011001001011000000000000000
000000000000010111100000010000000000000000000000000000
000000001110001001100011110000000000000000000000000000
000000000000001101100110100111011011101010100000000000
000000001000001111000000001101101001011010010000000000
000000000000000011100111100101101101110011000000000000
000000000000000000100000000001001100001100110000000000
000000101100000011100000000001101111000010000000000000
000010000000101001100000000101101110000000000000000000
000000000000000011100111101001011101110000000000000000
000000000000000000100000001101101000001100000010000000
000000000001010011100000000101011111101000000000000000
000000000000001001100000001011001001100100000000000000
.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
011000000001000000000000000000000000000000000100000100
000000000000000000000000001011000000000010001000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
.logic_tile 23 9
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
110010000000000000000000001000000000000000000100000010
110000000000000000000000001001000000000010000000100000
000000000000000000000011001000000000000000000100000001
000000000000000000000100001011000000000010000000000100
000001000000000000000000001000000000000000000110000101
000010000000000000000000001101000000000010000000000010
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000111100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 9
000000000000010000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.dsp0_tile 0 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 10
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000010000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 10
000000000110000000000000010101100000000000100000000100
000000000000101001000010000001001010000000000000000000
011000000000101011100010101101100001000010000000000000
000000000001000001100000001011001111000000000000000000
010100000000100001100111100011111010000011110000000000
110100000000010001000100000000110000111100000000000000
000000000000001001100010101101101110010100000001000000
000000000000001001000110010001101101100100000000000000
000000000000000000000111100011101010000011110000000000
000001000000000000000000000000000000111100000000000000
000000000000000001100110000001100000000001000100000000
000000000000000000000000000111000000000000000000000000
000000000000000111000000001001100000000001000100000000
000001000000000001100000001111100000000000000000000000
000000000000000000000010010001000000000001000100000000
000000000000000000000010000111100000000000000000000000
.logic_tile 4 10
000000000000000000000000000001100000000010000000000000
000000000000000000000000001011100000000000000000000000
011000000000001111000110000101001110001100000000000000
000000000000000001000000000011011010001000000001100000
000001000010001011000110000011101101001100000000000001
000000000000000001100000001101011000001000000000000001
000000000000000000000000001011000000000000000000000000
000000000000001011000010111101100000000001000000000000
000000100001000111000111100101100000000010000000000000
000010000000000000100011011011000000000000000000000000
000000000000001001100000001111011101010100000000000000
000000000000000111000000000001001111100100000000000000
000000000000000011000111100011100001000011000100100011
000000000000000000000000001101001000000001000000000000
010000000000000000000000010101000000000011000100100010
000000000000000000000011110011001010000001000010000000
.logic_tile 5 10
000100000000001101100000001001100001000011000001000000
000100000000000111100000001011001011000001000000000000
011000001101010111100111000000000000000000000000000000
000000000000101001100000000000000000000000000000000000
110000000000000000000111100000000000000010000000100000
000000000000010000000100001111000000000000000000000000
000010100001010000000111100000000000000000000000000000
000001001110100000000100000000000000000000000000000000
000001000000000000000000000011111000010100000000100000
000100001110000000000000001101111000100100000000000000
000000000001010000000011100001011101000010000110000011
000000000000100000000010011111011111000000001000100000
000100000001000000000111000000000000000000000000000000
000000000000000000010110010000000000000000000000000000
010000000000100000000000000000000000000000000110000000
010000000000010000000011000001000000000010001000000110
.ramt_tile 6 10
000000010000000000000111101000000000000000
000100010000001001000100001111000000000000
011000010000010000000000001000000000000000
000000010000101001000000001111000000000000
110000001000000000000000000000000000000000
010000001010000000000000000011000000000000
000000000000000000000000000000000000000000
000100000000000000000000000011000000000000
000000000000101111100011110000000000000000
000000001000001101100111110001000000000000
000011100000000001000000000000000000000000
000010000100000000100011101011001111000000
000000000000000000000000001000000001000000
000000001100100000000011000001001101000000
110000000001010111010110110000000001000000
110000000000000000000011101001001100000000
.logic_tile 7 10
000000000000000111100010100001100000000010000000000000
000000000000100000100111100011100000000000000000000000
011000000000000111100110001001101010001100000010000100
000000001000001011100000000001001010001000000000000000
000010000000001111100000011001001100001001000000000000
000001000001000001100011010101111001001010000000000010
000000001110001011000010000101100000000011100001100100
000000001000000101000100001111101000000011000000000000
000000000001010000000011100000000000000000000000000000
000000001010100001000011100000000000000000000000000000
000000000011000000000000000000000000000000000000000000
000000001010000000000011010000000000000000000000000000
000010000000000000000000010101011011000110100000000010
000001000000000000000011001011101101001111110000000000
010001000001010000000000001001100000000011000101000000
000010000000000000010000000001001010000001000000100000
.logic_tile 8 10
000000000000001000000111111011000001000011000000000000
000000000000001101000011110011001010000001000000000000
011010100000101111100000011011000001000011000000000000
000001000010010111000010000111001010000001000000000000
111100000000001001100000011101000000000001100000000000
100010000000000001000010001001001000000010100000000000
000000000001011001100111110101011001001010000010000000
000000000010100001000110001001001000001001000000000000
000100000010010011000111000011101101001001000000000000
000001000000000111000100001001011100001010000000000000
000000000000000001000000001111101111001001000000000000
000000000010010001100010001101111110001010000000000000
000000000000000000000111001101000001000001100101000000
000000000000000000010100001011101011000001011001100100
010000100010000000000010100000000000000000000000000000
000000000000010001000000000000000000000000000000000000
.logic_tile 9 10
000000000000000001000011101011100001000001010000000000
000000000000000000100000001011101000000001100000100000
011000000000001111000111001111000001000001010000000000
000000000000001111100110110001101011000001100000000100
110001000001010000000000001011100001000001010000000001
000010101001000000000000001101101000000001100000000000
000000000000000001100011110111000001000001010000000000
000000000000000000000011100011101011000001100000000000
000000000000000111000000001001000001000001100000000000
000010100000000000000000000111101000000010100000000000
000000000000100011000010001001111111001001000000000000
000000000001001001000111001001111110001010000000000000
000001001100100011110010001011100001000011000000000000
000000100010000001000100000011001010000001000000000000
000000000010000001000010000111000000000001010110000000
000000000001011001100000000111001000000010010001000100
.logic_tile 10 10
000000100000001001100111001011111010001010000000000000
000001000100010111000011111111001001001001000000000000
011010101110000111000111111001111111001001000000000000
000001000001001111100111111011101110001010000000000000
110000000111010011000110001001111000010111110000000000
100000001110100000100000001011101010011011110000000000
000010000000001000000111010111011111001001000000000000
000000001010001101000111101111001110001010000000000000
000000000000000000000000001001000000000011000000000000
000000001000000000000000000011101011000001000000000000
000000000000010001100110011101100000000011000000000000
000000000000100111000011010111101000000001000000000000
000000000001001011100000011101111000010111110000000000
000000000000000001000011100001101010011011110000000000
010100000110000011000110011001000000000010000110000000
000100000000000111100011101111001110000011001000000001
.logic_tile 11 10
000000000000000111000000000001101111010010100000000000
000000000000010111000011011111001010110011110000000000
011001000001110011100011100101001100010010100000000100
000010001010011001100000001011001000110011110000000000
110000001100101111110011000011111000010111110000000000
000010001111010001100011011101111001100111110000000010
001101000000001011100011100011111010010111110000000001
000110100000100101000010011111011011100111110000000000
000000001010000000000110101101100001000001100000000100
000000000000100101000010111111001101000010100000000000
000000100000001101100111000111000001000000100000000000
000000000000000111100011111011001100000000110000000000
000001000000000001000110110111101011011111110101000100
000000000000000101000011111011001110111111110000000000
001000001011010111100111100001011001101111110100000001
000000000000001101000100000111001011001111110010000000
.logic_tile 12 10
000000000011010001000111110111011111000100010000000010
000000000000001001100111110001101110001000010000000000
011010101100000001000110001111000000000010000000000000
000001000000001011100000001011001101000011000000100000
110000100000000111100110011101001101010111110000000000
100000000000000011100011000001101010100111110000000000
000000000001011011000011001011100000000001000000000101
000000000001001111100100000001100000000000000010000000
000100000100000101000011010001011110000110100000000000
000100000000000000000011111101011111001111110000000000
000000000000000111000011101101100000000001100000000000
000000000000000000010010011001101010000010100001000000
000010100000100111000010100001000000000010000100100010
000001000000000000100011100101101001000011001000000000
010001000110000001000000011011000001000001100100100000
000000000010011001100011010011101010000001011000000001
.logic_tile 13 10
000000001010000111000010101011111101000011010000000000
000000000000000101000110011001101011000011110001000001
011000000000001111000000001011101010000110100001000000
000000000000000001000011010111001001001111110000000000
010000100000001111000111010101001111010111110000000000
010000000110001111100110101111011001011011110000000000
000000001000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000101111000000010001001111010111110000000000
000010100000001011100010000011011001011011110000000000
000000000000001011100011000111100000000000000001000100
000001000000001111110100001111100000000001000001000010
000000000000000000000011111101000000000011100100000010
000000000000000000000111000001101011000011110000000000
001000000000001000000011000001001101001111110100000000
000001000000000111000100000011011000101111110010000100
.logic_tile 14 10
000001000000000111000011001101000000000001010000000000
000010000000010000010010001101101110000010010000000000
011000001110001001100110101001100001000001010000000000
000000000010000001000000001001001101000001100000000000
110001000000001001100110010001100001000001010000000000
100000000000000001000010001011001111000001100000000000
000000000000100011100110001101000000000001010000000000
000001000001010000100011011111001100000010010000000000
000000000000001011110000000001000001000001010000000000
000100000010000101000011101001001100000010010000000000
000100000000100011110011000101100001000001010000000000
000000000000010111000100001001001110000010010000000000
000000101000000011100000000101100001000001100100000010
000001000000000000000000001101101110000010100000000000
010001000000000011100011010011000001000001100100000000
000000000110000111000110000101001100000010100000000101
.logic_tile 15 10
000000000100000000000000011101000001000001100011000000
000000000000000111000010000001101110000001010000000000
000000000010010000000010000001000001000010010001100000
000000000000000011000100000111101100000010100001000000
000000000000000000000010010101100000000010010000000000
000100000101001011000111100011001000000001010000000000
000000000000001000000110000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000001000000000000001100000000000100000000000
000000000000001111000000001111101011000000000010000000
000100000000001101100010000000000000000000000000000000
000010001010000111100100000000000000000000000000000000
000000000000001000000010001101011101001101010010000010
000000000000000111000100001101001100001111110000000000
000000000000100101100000001001000000000010000000000000
000000000000010000100000001011000000000000000000000000
.logic_tile 16 10
000100001001001001100110010001101110010001010000000000
000000100100100001000011010111101011001000110000000000
000000000000000001100111001111001111001100110000000000
000010000000001001100100001001011010110011000000000000
000000000000001111000111011011000000000011000000000000
000000100000000011000110000011100000000000000000000000
000000000000101011100110010001100001000000100000000001
000000000001000011000010000001001011000000110000100000
000101000000100111000110100011001100010110100000000000
000110101111000000000100000101101011110011000000000100
000010100001011000000000000101111001101010010000000100
000000000000100001000000001101101000010110010000000000
000000000000111111000110100111100000000010000000000000
000100000001111101000100000001100000000011000000000000
000000000001000000000000010001011010110011000000000000
000000000000100000000011001001101010001100110000000000
.logic_tile 17 10
000000001100100011100110010101000000000000010001000001
000000000101011111000011100111101101000000110000000000
000100000000001111100000011001111110010010100000000000
000100000000000001010011000101011110110010100001000000
000000100000001011000111101011100000000000000000000000
000001000000000111100110100101001100000000010011000001
000000000000001111100111001001011101011000000000000000
000000000000001111100100000001101101010100000000000000
001010000000010111000011100011011111101000110000000000
000001000000100001100010010001001001000000110000000000
000010100000001111100011100101001010001000000000000000
000001000000000111100000000001101001001100000000000000
000000000010001011100000001101000001000000110000100000
000000000000000101100010101101001110000000010000000000
000000000000000001100010000001011100011000000000000000
000000000000001001000100001011101111010100000000000000
.logic_tile 18 10
000000000000011001000110000101001001000100000000000000
000000000000001111100010001001111100000000000000000000
000000000000001101000111000001011000011100000000000000
000000000000001101100111110001001101111000000000000100
000011000000000000000000001111100001000000010000000000
000011001110000111000011001001001011000000000000000000
000010000000001101000011101111011100001001010000000000
000000000010000111100011000101111010001111110000000000
000000000000000011100011110111011000101000000000000000
000010000000001001000110000011101110100100000000000000
000000000000101000000000010011011010101000000000000000
000000000001010001000011011011001100100100000000000000
000000000000001011100111101001111010000011000000000000
000000000000001111000010000101111101000001000000000000
000000000000001000000010000111111010101000000001000000
000000000001000111000000000111101100011000000000000000
.ramt_tile 19 10
001000010001010111000000011000000000000000
000000010000100000000011001001000000000000
011000010001010011100000011000000000000000
000000010000100000000010110001000000000000
010000000001010000000000000000000000000000
010000000000000001000000000111000000000000
000000000000000001000000001000000000000000
000000000000000000000000000111000000000000
000001000000001000000000000000000000000000
000000000000000011000000001111000000100000
000000000000001000000010000000000001000000
000000000110001011000000000101001101000000
001000000001010011100111000000000001000000
000000000000100000100100000011001100000000
010000000000001000000000010000000001000000
110000000000001101000011010001001111000000
.logic_tile 20 10
000000000000000111100111111101011110001100000001000000
000000000000000001000110001001001001000100000000000000
000010100000100101000011000001011110000100000000000000
000001000000000111100110101111001011001100000000000000
000010100000000001100111001011011011011000000000000000
000001000000001001010011001111101100010100000000000000
000000000000010000000010011011001111011000000001000000
000000001100000001000110001001101000010100000000000000
000001001110001011010111011111011011000011100000000000
000010000110000011000011011111011101000011110000000000
000000000000000001000010001101011010101000000000100000
000000000000101011100110011011111101100100000000000000
000000100000001111100011010011101001101000000000000000
000010100000001011100111000011011000011000000000000000
000000000000001001000111100111001010011100000000100000
000000000000000001000000000001101100111100000000000000
.logic_tile 21 10
000000000000000000010111111001100001000000010001000000
000000000000001001000111110111101000000000110000000000
000001000000001001100111101011100000000010000000000100
010010100000000111000100000001100000000000000010000010
000000000000000000000111110000000000000000000000000000
000000001100000000000111110000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001000010000000000000000000000000000000000000000
000000000001010000000010000001011110000100000000000000
000000000000100001000100000001111001001100000000000000
000000000001001011000000010101000000000000010000000000
000000000010110001110011101011101011000000110000000000
000000000000000000000000001001111100101000000000000100
000000001100000000000000000011001100011000000000000000
000010100000000001000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
.logic_tile 22 10
000010000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110001011101111111000000000000000
010000000000000000000000000111111101111100000000000000
000000000000000000000000000101011101111100000100000100
000000000000100000000000000011111100111100010000000000
000000000001010011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000101000110100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000010000000000000000010100000000000000000000000000000
000100000000000101000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
.logic_tile 23 10
000000000000001000000010000000000000000000000000000000
000000000000000011000010000000000000000000000000000000
011000000000001001100110010000000000000000000000000000
000000000000001111000011000000000000000000000000000000
000000000000000000000000010011100000000001000000000001
000000000000000000000010001001000000000000000001000000
000100001100001101000000000001000000000000110000000100
000100000000000011100000000111001001000001110000000000
000000000000000000000000000101101001111111000001000000
000000000000001011000000000011011001010111000000000000
000000000000000011100000001101101001010111110000000000
000000000000000000100000001001011100011011110000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000100000000000000000000001100001000011010100000000
000000000000000000000000001101001000000011000000000000
.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp0_tile 25 10
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp1_tile 0 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 11
000000000000001111100000001111100000000000000000000000
000000000000000001100000001001000000000001000000000000
000000000000001000000000010001100001000000110000000000
000000000000000011000011010111001011000000010000000000
000000000000001001100110000001000000000000000000000000
000000000100000001000000000001000000000001000000000100
000000000000001000000110010101111001010100000000000000
000000000000000011000010001011111100100100000000000000
000000000000000111000111100101011100110001010000000000
000000000000001101100100001101011100110011110000000000
000000000000000011100010000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000100001000000001101100000000010000000000000
000010000001011101000000000011001110000011000000000010
000000000000000000000000001101000000000010010000000000
000000000000000111000000000111001100000001010000000000
.logic_tile 3 11
000010100000001111100110010011101100000110100000000000
000001000000000001100011101011001100001111110000000000
000000000000001001100111000101111111010100000000000000
000000000000001111000111000111111111100100000000000000
000100000000100001100010000001011000110001010000000001
000100000000000000000011100101011111110011110000000000
000000000000001011100011011111000000000001010000000000
000000000000000001100010000011001011000010010000000000
000001000000000011100000010101100001000010000000000000
000000000000000111000011100001101000000011000000000000
000000001110001001000000000001001011011000000000000000
000010101000000111000011011001111110010100000000000000
000000000000101001010111101001100001000000100000000000
000000000000001101000010001011001001000000000000000000
000000000000000000000010001101111100000011000000000000
000000000000000001010010010101001111101011000000000000
.logic_tile 4 11
000000001110000001100000011011000000000000110000000000
000000000000000000000010001011001001000000010000000000
000000001110001001100000001101100000000011000000000000
000000001000001011000010010011101100000010000000000000
000000100000001000000000001011000000000010000000000000
000001000000100001000000001001001110000011000000000000
000000000000000011000110000001001101000011000000000100
000000001110000000000010010001111011101011000000000000
000000000001000111100000001101000000000010010000100000
000000000000000000000011011001001101000001010000000000
000010000000000101100111111011111001000110100000000000
000001000000001001000111111011101111001111110000000000
000001000000000001000000001101100000000000000010000000
000010100010000011000000000011100000000001000000000000
000000000000000000000000000101100001000000000000000000
000000000000000000000010010111001000000000010000000000
.logic_tile 5 11
001000000000000111000110000000000000000000000000000000
000000000000000001100011000000000000000000000000000000
011000000000001001000110010001000000000000010000000000
000000000000001111100011100011001011000000000000100000
111000000010000000000000011001100001000000010000000000
100000001000001111000011110011001111000000000000100000
000000100110001111000000001011011101001010000000000000
000000000110001011000000001001001101001001000000000000
000000001010100111000000001001100000000000010000000000
000010000001001111000000000011001001000000000000000001
000000000000000000000010000001111001011000000000000000
000000000000000111000100000101101010010100000000000000
000000001000000000000000001001000000000000000000000000
000000000000100000000000000101000000000001000000000001
010000001010000111010111101111100000000010000101000000
000000000000000000010000001011001001000011001000000000
.ramb_tile 6 11
001000000010000111100111000000000000000000
000000010010001001100010000101000000000000
011000100000110000000000000000000000000000
000000000000110000000000000011000000000000
110001000010000001100000001000000000000000
010010000000000000100010000101000000000000
000010000000000111110000001000000000000000
000000000010000000100000000011000000000000
000000000000000111000000011000000000010000
000000000000100000100011101111000000000000
000000001110001001000000001000000000000000
000000000110000011000000000111001001000000
000010100001000000000000000000000000000000
000001000000000000000000000001001001000000
110000000000001000000010000000000000000000
010000000000001011000000000001001011000000
.logic_tile 7 11
000100000000001111100111110111100000000011000000100000
000100000110001111100011110001101010000001000000000000
000001000000011000000000011101101000001001000000000000
000000000001000111000011101011011010001010000000000000
000000000000101001100011111101100001000001100010000000
000010001010011111000111010011101101000010100000000000
000001000000000111000000000011000000001100110001000000
000000000000000000100010000000101101110011000000000000
000000000000101011000110111001000000000001010010000000
000000101010011011010010001111101011000010010000000000
000000000001001000010111100001111001010010100000100000
000000000110001011000010000001101111110011110000000000
000100000001010000000000001011000001000001100001000000
000100000001000000000000000111001101000010100000000000
000010100100000011100011110011011000010010100000100000
000000000000000000000111100001001011110011110000000000
.logic_tile 8 11
000000000000001000000011001001000000000001100000000001
000000000000000111000010011001101111000010100000000000
000000000000000111000000000101100001000001100000000000
000000000000000000000011111101001000000010100000000000
000000000000000011100000000111100000000001100000000000
000000000000000000000010000101101111000010100000000000
000000000000001001000010000111000000000011000000000000
000000000000001011100000001011100000000010000000000000
000000000001000111000111000011100000000001100000000000
000000000000000111000011110011001111000010100000000000
000001000000000011100011000011000001000001100000000000
000000000000000000000100000011101000000010100000000000
000100000000000000000110111101101110000110100000000000
000000000000001111000110101101001000001111110010000000
000000001110000000000000011001000000000000010000000010
000000000000000000000010111011101111000000000000000000
.logic_tile 9 11
000000000000000101100010110111100000000000001000000000
000000000100000011000010100000001011000000000000000000
000010101110100101100000000001001000001100111000000100
000000000001000101000000000000001001110011000000000000
000000101110000111000110100101101000001100111000000100
000000000110000000000000000000001100110011000000000000
001000100000001011100011100001101000001100111000000100
000000000000000101000000000000001110110011000000000000
000010000000100000000000000001101001001100111000000100
000000001100010001000000000000001011110011000000000000
000000000000000101100110100101001001001100111010000100
000000000000000000000000000000001100110011000000000000
000011100000001000000000000001001001001100111000100000
000010000100000101000000000000001010110011000000000000
000000000000001000000000000001001001001100111000000000
000000000001001111010000000000101101110011000001000000
.logic_tile 10 11
000000000110000001000111000111000001000001010000000000
000000000000000001100000000001001111000001100000000000
000001000000101111100111001001101100010111110000000001
000010100000001111000111111111111001100111110000000000
000000000000010011000000001111001010000110100000000000
000000000000000000100010010111111111001111110000000000
000000000000100111100000010101011001000110100000000000
000000001001010111000011100011001000001111110000000010
000001000000000101000111100001001101000110100000000000
000000000000011011000110000111011010001111110000000000
000001001101110000000011001011000001000001010000000000
000010100000010000010000001001001101000001100000000000
000001000010000101000010100111111010000110100000000000
000010101010001011000010100111001111001111110000000010
000000100010001111100011001011000001000001010000000010
000000000000000011100011111101001101000001100000000000
.logic_tile 11 11
000010100000000011100110011001001100000110100000000000
000000001100001001000111100011101010001111110000000000
011000000000001101000111001111011101010111110000000000
000000000000001011000110010011111010011011110000000010
110000000000000111000010101111011000000110100000000000
000000000000000111000110111001011101001111110000000010
000000000000001011100111000001011101010111110000100000
000000000000001111100000001011011010011011110000000000
000000000000000111000010000101011100000110100000000000
000000000000000111000010100011111011001111110000000000
000000000001011011010111010111101001010111110010000000
000000000000101011100011000111111010100111110000000000
000001000000011101100011101101011110011111110100000001
000010101001011011100100000101001110111111110001000001
000000000000000000000111001101111000011111110110000000
000000000000000101000000000001101000111111110000100000
.logic_tile 12 11
000010100000001101100000000011000000000010000000000100
000000000000001011100010010011100000000000000000000000
011000000000001111000000010001101000000001110000000000
000000000000001111000011010111011111000000110000000000
110000000000001001100110000001111100000110100000000000
000000000011010101000010111011011111001111110000000001
000000000001011111100111000111011110010010100000000000
000000000000000101000010111101011101110011110000000000
000010000000011111000011100101011010111111110110000001
000000000000000101100110000101011011011111110000000000
000000000001100001000011100011100000000001010110000000
000000000001110001100000000011001000000010010000000000
000010100000001011100110101101111100011111110110000000
000000100000010001000010011101001000111111110000000001
000010000000000000000011010001111011101111110100000100
000000000000000000000011010111101111001111110010000000
.logic_tile 13 11
000010100000000001000011100001100000000001000000000000
000000001010000000000111000101100000000000000000100100
011101000000000000000111001011100000000010000000000000
000100100100000000000000000111000000000000000001000001
110000000000001001000110001011100001000010100001000100
000000001100000001100000001111101110000001100000100000
000000000000000001100010101011000000000000100000000000
000000101110001111000100001111101010000000000000000000
000010001001010000000111101101101000000110100010000000
000001000000100000000011011101011011001111110000000000
000000000110000000000111100001011100000100000001000000
000000000000001011000111010001111101000000000000000000
000000000000100000000000000000000000000000000100000000
000000000000010000000000000101000000000010001000000100
010000001111110011000111111000000000000000000100000000
110000000001011001000011101001000000000010001001000000
.logic_tile 14 11
000011000000000111000111111101000000000001010000000000
000011100000000111000111011011101100000010010000000010
011100000000000000000110011101100000000001010000000000
000000000000000000000010011001001110000010010000000001
110000000011000001000110010001000000000001010000000000
100000001100100111000010000111101001000001100000000000
000001000000100001100010001101100000000001010000000000
000000100000010001000100000011101100000010010000000000
000000000000101011100010010001000001000011000010000000
000000000001000011100111011011001100000001000000000011
000000100000000111000000011101000001000001010000000000
000000000000001001100010001111101110000001100000000000
000000000100111111100000000101100000000001100100000010
000000000000110011000000000101001000000010100010000000
010000000000000000000000010001100000000001100101000010
000000000000001011000010011011101010000010100000000000
.logic_tile 15 11
000000000000000001000010001001000000000001100000000000
000000000000001001000011100001101001000010100000000100
011010100000101001100000001101001101001101010000100000
000000000000001111000011010101111011001111110001000000
110011000000011001100011001011101010101000110000000000
100011100000001011000000001101001000000000110000100000
000000000000001111100011000000000000000000000000000000
000000001110000001100011110000000000000000000000000000
000001000001000000000000010101000000000010000000000000
000010000000100000000010111111000000000000000000000000
000000000000000101100000001001111010110010100000000000
000000000000000000100000001111101000110000000000000000
000000001100000000000011100001100000000001100110000000
000000000000000000000100000101001001000001011000000000
010000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
.logic_tile 16 11
000010001110001011100010101011101101001101110001000000
000001000000001011000010001111101010101101110000000000
000000000001010001100010010011011111001010000000000000
000000000000001101000111101111101111000110000000000000
000000000000001001100111001001001101100000000001000000
000000000000000011000000000001111100110000000000000000
000000000000001011110111001101101001100011010000100000
000000000000001101100110000011111000010011010000000000
000000000001000011100110101001001101111010010000000000
000000000000100000100010001111001101101010100000000000
000100000000100101110011001101001001011100110000000000
000000000000000001000011101101111001010100110000000000
000000000000100101100000010101001110010000000000000000
000000100000010001000011110101001110000000000000000000
000000000000001101100011001001011001000011100000000000
000000001110000001100111000111011010000011000000000010
.logic_tile 17 11
000010001110101111100011110011011000000010000000000000
000000000000011111000010000111111001000011000000000000
000000000001000111000010110011111010000011000000000000
000000001110001001100110001001011000000010000000000000
000000000000000111100011010111100000000001000000000000
000000000000001001100010000101100000000000000000000000
000011100000001000000110011101101100000100000000000000
000010101100000111000011110111111100000000000000000000
000001000000000001000011101111001010011000000000000000
000010101100000000000010011011001010010100000000000010
000001100000001101100000001101011001000001000000000000
000010001010000101000011111101111000000011000000000000
000000001110000001000000001101111101101000000000000000
000000000000000111100000000001001111011000000000000000
000001000000001000000111100001000000000001000000000000
000010100000000101000111111101000000000000000000000000
.logic_tile 18 11
000001000000011001000111100101100000000000010000000001
000000100000000101100111100001101011000000000000000000
000000000001110001100011110011000000000000100001000000
000001000110110000000111010011001010000000110000000000
000000001000000000000110011001100001000010000000000000
000000000000001001000011011001101101000000000000000100
000000100000000001000011110011011011000110100000000000
000101000000000000100110111101101111001111110000000000
000000001010001111100010010001100000000000000000000000
000010100000000111000010001001000000000001000000000000
000010000001010000000111010011101111000100000010100000
000001000100100111000111111001011101000000000000000101
000000000100000111000111101011000001000000100001100000
000000000000000000100000001001101011000000000000000000
000000000000000000000000010111011010000110110010000000
000010000000000000000010000001011101001010110000000000
.ramb_tile 19 11
000000000000000000000000000000000000000000
000000010000001001000000000111000000000000
011000000000011000000011100000000000000000
000000000110001011000100000101000000000000
010000000000000000000011101000000000000000
110000000110000001000010010011000000000000
000010100000000111110000000000000000000000
000000001010000000000010000011000000000000
000000000010001011000000001000000000000000
000100000000001011100000000001000000000010
000000000000000000000011100000000001000000
000000000000001111000100001101001011000000
000000000000010101100000000000000000000000
000000000000100000100000000011001000000000
010110000000100000010000001000000001000000
110000000001010000000000001011001001000000
.logic_tile 20 11
000000000000100111100010001001000001000001100000000000
000000000000010000000111110111001101000001010001000000
000000000000001001000011100101011001000100000001000000
000000000100101011100011001111011100001100000000000000
000000000000000001000010001011101100000010000001000000
000000000000000011100100000011101011000011000000000000
000010001110100011100011100101100001000001010000000000
000000000000001001100011011001001010000010010001000000
000000000000001001010000000001111000100000000000000000
000000001110000011100000000011101001110000000001000000
000000100010100001000011101001100000000000000000000000
000001001000001111100011111111000000000001000000000001
000011000000000001000010000101111111111000000000000000
000010000000000000100010011111101111110000000001000000
000000000000001011100011100101101110011000000000000001
000000000000000111100011111001101010010100000000000000
.logic_tile 21 11
000000000000001001000000000111000000000000000000000000
000000000000000001100010001001000000000001000000000000
011000100000001001000000010001100001000000010001000000
000001000000000111100010000101001011000000000000000100
010000000000001001000110011101101101100000000000000100
110000000000000001100010001111001010000000000000000100
000000000100011111100000010101000001000000010000000000
000000000000100111000011111101001000000000000000000000
000000000001010001000000001101100000000000000010100000
000000000000100000100000001001100000000001000000000001
000010100010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000001100000000000100001000010
000000001100001001000000000101001000000000000000000000
000000000000000000000010000000000000000000000100000010
000000001100000000000100000001000000000010000000000000
.logic_tile 22 11
000000000000000111100000011001000000000010000000000000
000000000000000001100010001111000000000000000000000010
011000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000001000000000011101001100110011110000000000
010000000000000001010010011101011000010011110000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000011101101000001000000010000000000
000000000000100000000000001001101111000000000000000001
000010100000000000000110110101100000000001000000000000
000000000000000000000010101101100000000000000000100000
000000000000000000000000001011111111111001110100000001
000000000000000000000000001101111101111010111000000000
011000000000100000000110100000000000000000000000000000
000000001000010000000011000000000000000000000000000000
.logic_tile 23 11
000000000000000001100111100111011101101100000000000000
000000000000000011000110100111011001001100000000000000
011000000000001001100000010111011100010011110000000000
000000000000000101000010001001011010000011110000000000
000000000000000011100110000101000000000000000000000000
000000000000000011000010100101101110000000010000000000
000000000001000101100110010001001101110000000000000000
000000000000000000000010001001011011111000000000000000
000100000000001000000000010001100000000001000000100000
000000000000000001000010001001000000000000000000000000
001000000001010000000010010011101011111100000100100000
000000000000000001000011000111011000111100010000000000
000000000000001011000000001001000000000011010110000000
000000000000000011100000000001101100000011000000000000
000000000000000000000000000101111011111100010101000000
000100000000000000000000000001101101111100000001000001
.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000010000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
010000000000000000000011000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000011000000000010000000000000
.dsp1_tile 25 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp2_tile 0 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 1 12
000000000000000000000000001101100001000001010101000000
000000000000000000000000001001001100000010010000100000
011000000000000101000010100000000000000000000000000000
000000000000000000100110110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000001000000000000000000010000000000000000000000000000
000000100000000000000010100000000000000000000000000000
000000000000000000000000001011000001000001010101000000
000000000000000011000000001001101110000010010010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001101100001000001010100000100
000000000000000011000000000001001110000010010000000000
.logic_tile 2 12
000000000000001011100111110101101011110001010000000000
000000000100000001000111100101011011110011110000000000
011000000000000000000000000111001010010100000000000000
000000000000000000000000000011111110100100000000000000
010000100000000001100111001011101011110001010000000000
100001000000000000000010001111011010110011110000000000
000000000000001101100110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000111000000000111000000000000000001000000
000000000000000000100000001101100000000001000000000000
000000000001010101100111000001000000000001010110100000
000000000000100000000000000001101001000010010000000101
000001000000001000000010100000000000000000000000000000
000010100000000011000010000000000000000000000000000000
010000000000000000000110101001000000000001010101000001
000000000000000000000000001011001001000010010000000010
.logic_tile 3 12
001000000001011001000010010001011100101000000000000000
000000001100000001000110001011111010100100000000000000
000000000110111001000000010011000000000000000000000000
000000001101011111100010001111000000000001000000000000
000000000010000111100000001001100000000010000000000000
000000000100001001100000001001000000000000000000000000
000000000000001000000000000001011001010100000000000000
000000000000001111000010011011101011100100000000000000
000000000010000001100111110011000000000010000000000000
000000001110011001000111100001000000000000000000000000
000000000000001000000010001011000000000000000010000000
000000001110000001000110110101000000000001000000000000
000000001010010000000000001101011100101000000000000000
000000000000000000000010011011011010100100000000000000
000010100000000000000000000011111001010100000000000000
000000000000000000000000000001001011100100000000000000
.logic_tile 4 12
000010001100001101100111111101111000010010100000000000
000001000001000001000011111011011110110011110000000000
000001001100001111000010000001101001110001010000000000
000010000000000001100111101101011000110011110001000000
000000000000100001000010001011111100010000000000000000
000000000100011001100110000101011000110000000000000001
000000000001010001110111110011100000000010000000000001
000000000000001111000110000111001000000011000000000000
000000000000000101000010000101000000000000000000100000
000010001010000000000100000101000000000001000000000000
000000000000100011100110001111000000000001100000000000
000010100000000001100010011101001001000010100000000000
000000100000000011100000001111100001000001010000000000
000001000110010001000000001111001011000010010000000000
000000000001000000000111100101011000000110100000000000
000000000000000011000100000011111101001111110000000000
.logic_tile 5 12
000000000000101001000011001101000000000010000000000000
000000000100000001100010111001100000000000000000000000
000000000000001111000110010001001110010100000000100000
010000000000000001100010001001001111100100000000000000
000010000000000101000011000111100001000001100000000000
000000000110000111100010111011001101000010100010000000
000000000000000001100111101101101000000011100000000000
000000000000000000010010111001011010000011000001000000
001000000001010000000011110001111100010010100000000000
000000000000100000000011110101011011110011110000000000
000000000000000001000111011111100000000001000000000000
000000001100001001100011110011100000000000000000000000
000000000000010011100000011011001011101000000000000000
000000000000000000000011001101101100100100000000000000
000010000000000000000111001001111100000011100000000000
000100001010001001000100001101001000000011110000000000
.ramt_tile 6 12
000000011010000001000010001000000000000000
000000010000000000100100000111000000000000
011000010000010000000000000000000000000000
000000010001100000000011101001000000000000
011000000000100000000110101000000000000000
110000001001010000000100000011000000000000
000010001100000111000010000000000000000000
000001000000000000000000000001000000000000
000001000000001111100000000000000000000000
000000100000001111100000000011000000001000
000000001001000001000000000000000001000000
000000001110001011000000000011001111000000
000000000001000000000000001000000001000000
000000100000100000000010011101001001000000
010000000000010001000000010000000001000000
110000000000110000100010111111001100000000
.logic_tile 7 12
000000000000001001100010000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
011000101110011001100011001101101100101000110000100000
000001001010101111000000000001101101111100110000000000
000100000000000111000011000101001001010010100000000001
000000000100001001000010000101011010110011110000000000
000000000000101001000011001101001100101000110000100000
000000000001010001000100001011101011111100110000000010
000000000000010001000110100001000000000000000000000100
000000001010101001100111111111001101000000010000000001
000000000000000000000010001001011000010100000000000000
000000000000000000000000001001001100100100000000000000
000100001000010000000110000001000000000000010000000010
000000000000000000000000001111001101000000000000000000
000000000000000000010000001000000000000000000100100000
000000000000000000010000000101000000000010000000100100
.logic_tile 8 12
000110100000101111100010011101111000000110100010000000
000001001001010011110111101001011010001111110000000000
000000000000000011000011000111000000000001100000000000
000000001000001101100110010001001011000010100000000000
000000100000000111000010001101111100000110100000000000
000001000000001011100011110101001010001111110010000000
000000000000001111100000001011000000000001100000000000
000000000100001101100000000001001011000010100000000000
000000000000111000000000010101000000000001100000000000
000000000001010111000011011101001101000010100000000000
001000000000000111000010001001000000000001100000000000
000000000000001001000000001011001011000010100000000000
000000000010001101100000001001001110111101000010000000
000110000000010101100010000011111001111111000000000000
000000000010000000000000001001100000000000010000000010
000000000000001011000000000111001110000000000000000000
.logic_tile 9 12
000001000000000101010000000001001001001100111000000000
000000001000000000110000000000001011110011000000010010
000000000010000000000011100101001000001100111000100100
000000001000000000000100000000101111110011000000000000
000000000000000101100110100111101001001100111000000000
000001000000000000010000000000101011110011000000000010
000000000000001101100110000101101000001100111000000000
000000000001010101000100000000001111110011000010000001
000000000110001000000000000101101001001100111000100000
000000000100000101000000000000001011110011000000100000
000000000000000000000000000101001000001100111010000000
000000100010000000000000000000001111110011000000000000
000001000000000000000000000001101001001100111000100000
000010100000000000000010000000101011110011000000000000
000000000001000000000000010011001000001100110000000000
000000000110000000000010100000001111110011000001000001
.logic_tile 10 12
000000000000010000000000010011100000000001100000000000
000000000000100000000010100011001101000010100000000000
011000000000000111100110001101001111001001000000000000
000000000000001011000010011001101010001010000000000000
110010000000100001100011011101111010110000000000000000
100110100001010000000110000001011010111000000000000000
000000000000010001110000001101100001000001010000000000
000000000000000111010010010001001010000001100000000000
000000000000000011000111101001100000000000000000000000
000000000010000001100111111001100000000001000000000000
000100001100001001000000010001000000000010100000000000
000000000000010001100011001011101100000001100000000000
000010000000001011000111100001100000000001100000000000
000000001110001011100100001111001101000010100000000000
010010100001000000000000000011111100001101010100000010
000001000000000000000000001101011110001111111010000010
.logic_tile 11 12
000000000001010111000110101101101101010111110000000000
000000000010000111000010010011111000011011110000000000
011000000000001111000010101111000000000000000000000001
000000000000001011100100000101100000000001000000000000
110000000000010001100110000101100000000001000000100000
100000000000101001000000001111000000000000000001000000
000000101110001000000000001111100000000000000000000000
000000001110001011000011010101000000000001000000000001
000000000000011001000010101001011110001010000000000000
000000000000000001100011011111111001001001000000000010
000001000000001000000000000011001100010000000000000001
000010000000001111000000000101101000110000000000000000
000101000000100000000010100001111110000110100000000000
000000100001000000000000000101101011001111110000000000
010000000001010101000110111001000000000001100100000101
000000000000101111000011000001001100000001011000100000
.logic_tile 12 12
000000001111100011100110010111011001111001010000000000
000000000010011011100111111011001011110000000000000000
011000000000000101000111000111011000000110100000000000
000100000000000111100111101111011001001111110000000000
110001001010001001100110011111100000000001000001000000
100000001100000001000111000101100000000000000000000001
000000000000000101000110111001001011010000000000100000
000000000010001001100010101011001011110000000000000000
000000000001000001000000001101001100000110100000000000
000000000000001111100010011111101011001111110000000000
000000000000000000000110101011001111010000000000000010
000000001100001001000000001011011001110000000000000000
000000000000100011000010111101011100001111110000000000
000000000000010001100110110011011001000110100000000000
010000000000000000000110101001100000000010000100000000
000000000000100000000010010101001000000011001010000100
.logic_tile 13 12
000001000000000000000010001011101010000110100000000000
000000000100000000000000001101111011001111110001000000
000000001100100000000111000111000000000001000000100011
000000000001000000000111100011100000000000000000000001
000000000000001111100010100000000000000000000000000000
000000000110001111100011010000000000000000000000000000
000010000100000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001011001000111100101000000000000000000100000
000000100000101111110000000101000000000001000000000000
001000000000000000000010010011101101011000000000000000
000000000000000000000010001011101001101000000000000100
000000000000000011000111001001000001000010100000000000
000000000110000000100100001111101001000001100000000000
000000000000000000000110001111000000000001000000000001
000000000000000000000111001111000000000000000000000000
.logic_tile 14 12
000000000000100111000010010101111100011011110000000001
000000000111010111000011111111101010010111110000000000
011001000001010111100110100111111011000011000000000000
000010100000010011000100001101011001000011010001000000
110001001001010001000110000001001010010111000001000000
100000001010001001000011110111101001111111000000000000
000000001010000001000111111011000000000010000000000000
000000000000100001100010001011001000000000000000000000
000000000000000011100110100101111001000010110000000000
000000000001011011000010011011001111000000110000100000
000000000000000101010011001011111011010111000000000001
000000000000000000100010010111101011111111000000000000
000000001100000001000110111011001110101001100100100000
000000000000001011000111100001101000101010101010000000
010000000000000101000110000011001010001100000100000100
000000000000000001100000000011011111101101011000000100
.logic_tile 15 12
000001100000100000000111010101100000000001000001000000
000010000100010000000110000111100000000000000000000000
011010101010010111000110100011100000000000110000000000
000000000000000000100000001001001110000000100000000010
010000000000100001100000011101000000000001100000000000
000000001010000000000011110111101100000010100000000000
001000000000100001100110110101100001000001100000000000
000000000000000111000010001101001000000010100000000000
001100001010000101100000000001000000000001000000000000
000000001110000111100000000101100000000000000001000000
000000001100000011100000001001000000000010100000000010
000000000000001011000000000111101100000010010001100000
000000000000000011100000001101111101111100110000000000
000000000000001011100000001111001011010100110000000000
010000000100001001000110001000000000000000000100000000
000000000000000111000000001001000000000010001000000000
.logic_tile 16 12
000001001000010001100110011001101111001111100000000000
000010001100101001000011100101111001001101010000000000
000000000000000111100010001001011001000010000000000000
000000000000001101000111110111001111000011000000000000
000000000000001000000010000101001111001001000010000000
000000001101000001000011100011111110000101000000000000
000000000000000011100011110101100001000010000000000000
000000001010000000000010110111101100000000000000000000
000000000001001000000000001011100000000000000010000001
000000000000100111000000001101000000000001000000000010
001100000000000011000000000001000000000000000000000000
000000000000000000000000001001101000000000010001000000
000000000000000011000011010001100000000000010001000000
000000000001000001100110111111001110000000000000000000
000001000000001011000000010111101011100000000000000010
000010100100000111000010100101011011110000000000000000
.logic_tile 17 12
000000000000000000000111111011001000000100000000100000
000000000000001001000010000101011110001100000000000000
000000000000100111000111110011100001000010100000000000
000000000000001101000111111111001111000010010010000001
000000000000001011100010000101111011000001000000000000
000000000000001111100100000101011000000011000000000000
000000100000001001100110010001100000000001000001000000
000001001100001011100010000101100000000000000000000000
000000000000000101100000000011100000000000000000000000
000001000000000000000000000001100000000001000000000000
001000000000000000000010001101101001010000000000000000
000000000000001001000000000001111001110000000001000000
000001000000000111100110100011100000000000000000000000
000010000000001001000010011111100000000001000000000000
000000000000000000000000010101000000000001000000000000
000000000000000000000011100111100000000000000000000000
.logic_tile 18 12
000000000011010011100111001111001101011001100000000001
000010100110101011100110001101111101100101100000000000
000000100001001011000000000111011000101010010000000000
000001000000001111100011001101011010010110010000000000
000010001100001011100010010011101100000110100000000000
000001000000000111100011000011101010001111110000000000
001000000001011001000010001011100000000010100000000000
000000000000100011000100000101001101000001100010000000
000010100000001111100011110001000001000000100000000001
000001001000000111000010001101001110000000110000000000
000000100000001000000011001001001000000110100000000000
000001000110001011000110010001011001001111110000000000
000000001000000001000110011001000000000000100000000000
000000000001010000000011110101101101000000110000000000
000000000001000001100000000001101110101010100001000000
000000000000000000000000001111011101011010010000000000
.ramt_tile 19 12
000010110000001000000000001000000000000000
000100011010000011000011010001000000000000
011000010000000000000000000000000000000000
000000010010001001000011100011000000000000
010001001100000011100111000000000000000000
010010000000000000100100000101000000000000
000100000000000000000000010000000000000000
000000000000000000000011010111000000000000
000000001001010011100010000000000000000010
000000000000100000100100001101000000000000
000010000000000111000000000000000000000000
000000000000001111000000001011001111000000
000000000000011000000000000000000001000000
000000000000001101000010010001001001000000
110010000000000000000000001000000001000000
010000000000000000000000000011001011000000
.logic_tile 20 12
000000000000100111100010001011101010001100110000000000
000000100111001111100111101111011010110011000001000000
000010000000001111100000011011101110100110010000000000
000001000000000001100010001101011010100101100000000000
000000000010100001100000001101101010010100000000000000
000000000000000101000011000011101111100100000000000000
000000000000000001100000011001111010000100000001000000
000000000000001111000011101011101000001100000000000000
000000000000000000000110110111101101100000000000000000
000000001110000000000011010111111111000000000000000000
001001100000000101100111001011000000000010000000000000
000011100000001111000100000101101001000011000000000000
000000000000000101100111111111011000110001010000000000
000000000000001111000010000001101000110000000000000000
000000000011000000000111100011001000000010000000000000
000010001100000000000011110111111000000011000001000000
.logic_tile 21 12
000000000000011011100000000000000000000000000000000000
000000000000001111100010100000000000000000000000000000
011000000000001000000011000001111101000110000000000000
000000000000000001000011100001111101000101000000000000
010000000000000000000010000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
000000000100000001100111101001111011010100000000000000
000000000000000000000000000011101111100100000000000000
000010000000000111000000000011111111010111000000000000
000001000000000000000000000001011011111111000000000000
000000000000001011100011110011111001000100000000000000
000000000110000111100111110101001001001100000001000000
000010000001010000000000001111000000000000000000000000
000001000000000000000010000111101001000000010001000000
001000000000000001000000010000000000000000000100000001
000000000000000000000011110011000000000010000000000000
.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000100000010000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000011100000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000010000000010000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000001100000000000000000000000
000000000000001001000000000011000000000001000000000000
010000000000000000000000000001111010111100110100000010
000000000000000000000000000111111010010100110000000000
.logic_tile 24 12
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp2_tile 25 12
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp3_tile 0 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 1 13
000000000010000000000010000011100000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000001011100000000111101000001100111000000000
000000000000001101000000000000101010110011000000000010
000000000000000111100000000001001001001100111000000000
000000000000000011000000000000101000110011000000000100
000000000000000101000010100011001000001100111000000100
000000000000000000000000000000001101110011000000000000
000000000000001101100110100111101000001100111000000000
000000000000000011000010010000101010110011000000000000
000000000000001111100000000101101000001100111000000000
000000000000000101000000000000101110110011000000000000
000000000000001000000000000001101001001100111000000000
000000000000000101000000000000001100110011000000000000
000000000000000000000110110101101000001100111000000000
000000000000000000000010100000001100110011000000000000
.logic_tile 2 13
000000000000000111100111000011100001000001010000000000
000000000000000000100010110111001100000010010000000000
011001000000001000000000010011000000000001010000000000
000000100000000101000011010011101111000010010000000000
010000000000000000000000000001000001000001010010000000
100000000000000000000000000111001100000010010000000000
000000000000000000000000010011000000000001010000000000
000000000000000001000011010011001111000010010000000000
000000000000000111100000000101100001000001010000000000
000000000000001111100011110111001100000010010000000000
000000000000000111000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000111100000001111100001000001010100100001
000000100000000000100010010001001001000010010000000000
010001000000001000000000000001000001000001010100000010
000010100000000101000000001001101011000010010001000010
.logic_tile 3 13
000000000000100111100000000111100000000001100000000000
000010100101000001100010010101101111000010100000000000
000000000000000111100011011111100001000001010000000000
000000000000001111100110101001001110000010010000000000
000000001000001001100010101111000001000001010001000000
000000001010010001000010000001101100000010010000000000
000000001110000001100010011101100001000011000000000000
000000000010000000000110001011101011000001000000000000
000001000000101011100011100111001101110001010000000000
000010000001011011000000001101011001110011110000000000
001000000000001111000010000001101000000110100000000000
000000000000001011100000000011111000001111110000000000
000000000000000000000010001001111100101000000000000000
000000000000000011000111111111001100100100000000000000
000000000000000101000110000001011010010000000000000000
000000000000000111010110010101001011110000000000000000
.logic_tile 4 13
000000000000000111000010000111111001110010110000000000
000000001010000001000011000001001001110001010000000010
000000000001101001000111011001111101010100000000000000
000000101101010001100111000011001011100100000010000000
000000000000100011100111110111111100001111110001000000
000000000000000000000111101011011100000110100000000000
000000000000001001000111101101011010110010100000000000
000000000000001101100011100101101011110011110000000000
000000001110001101100110001011011001010010100000000000
000000000000000011010011011111111101110011110000000000
000010000000000101100110000001001110000110100000000000
000001000000000001100011000011101001001111110000000010
000000000001100111100000001001000000000001010000000000
000000000001100111000000001101001010000010010000000000
000001000001011101100111111111100000000001100000000000
000010000000000111100110001111001110000010100000000000
.logic_tile 5 13
000000000000001000000011011101100000000001010000000000
000010000000001111000011111011101001000010010000000000
011000000000100000000111000011000001000010000001000100
000000000111000111000011101111001100000000000001000001
010100000000111111000010100101100000000000000000000000
000100000000100001100100000001100000000001000000000000
000000001110101001100000001101011011001111110000000001
000000000010011111000010111001101010000110100000000000
000011000000001000000111001001000000000000010000000000
000010100000001111000011100001101010000000000000000000
000000000000000001000000000011000001000001100000000000
000000000000000000000011010101101110000010100000000000
000000001010000000000000001011011111000110100000000000
000000000000000000000011011011111001001111110000000000
011000001010101000000000011000000000000000000100000000
000000000000001011000011101111000000000010001010000000
.ramb_tile 6 13
000000000000000001000011101000000000000000
000001010000000000000010011001000000000000
011010001011001000000000000000000000000000
000000001100100011000011101001000000000000
010000100001000000000111100000000000000000
010000100000000000000110011101000000000000
000000001100011000000000001000000000000000
000000000001101011000000000011000000000000
000000000000101000000111011000000000000000
000000001110011111000011110011000000000000
000110100000010001000000001000000000000000
000101000000001001100000000101001101000000
000001000000010000000000000000000000000000
000010100000000000000000000011001101000000
010000000000000000000000000000000000000000
010000000010000000000000000001001011000000
.logic_tile 7 13
000010000000001011100111001011011101000110100000000000
000000000000000111100011101001101101001111110000100000
000000000000011001100111000011001011001001000000000000
000000000000000101010011001101001010001010000000000000
000000000000000111000000010111100001000000010000000000
000000001110100000100011011111001111000000000000100000
000010000000001111000000000111000001000000100000000010
000000000000101111100010000001001000000000110000000000
000000100000001001100111100101100000000001010000100000
000000000001010111000011100001101101000010010000000000
000000000010000111010110010001101001000110100000000000
000000001000000000100011001001011001001111110000000000
000100000101110011000010001011100000000001100010000000
000000000010110000100100000101101111000010100000000000
000010000000011101100111001111100000000011000000000000
000001000000000101100100000101001100000001000000000000
.logic_tile 8 13
000000000000010011100000011101111010001001000000000000
000000000000101001000011111011101101001010000000000000
000010000100001001100111110111000000000011000001000000
010011100000001111000111111111101010000001000000000000
000000100000001000000110000011011000000011000001000000
000001000000000001000011010001101011000010000000000000
000000000000001001100010010001111001010000000000000000
000000001100000111100010010111011100000000000000000000
000000000000000000000110111011100000000001000010100000
000001000000000000000011101101100000000000000000000010
000001000000001111110011001111111101000100000000000000
000000100000001111000111110011001001000000000000000000
000000000000001000000111010001000001000011000000000000
000000000001010111000111101011001111000001000000000000
000001100000000111000110000101101000001001000000000000
000011100000100000100000001101011111001010000000000000
.logic_tile 9 13
000000000001001011000010000011011001001001000000000000
000010100000000001100110000111011111001010000000000000
011000000100100000000010000011100001000001100000000000
000000000001000111000100001011101111000010100000000000
110000000000000011000010011111000000000011000000000000
110000001110000000100011001111001000000001000000000000
000000000000000011000010011101001100001101010000000000
000000000000000000100110100011011001001100000000000000
000000000000000101100011111101100001000001100010000000
000001000100000000100111100101101000000010100000000000
000000000000100111100111100001011011001001000000000000
000000000000000000100110001101111101001010000000000000
000000000000000111100011100000000000000000000101000000
000000000001000001100000001101000000000010000000000100
010000000001000000000111100000000000000000000101000000
000000100001010000000110010001000000000010000000000000
.logic_tile 10 13
000000000000001101100010001101000000000001100000000000
000010001010000001100111001101101111000010100000000000
011000001101000111100000000111000000000001100001000000
000000000000000111000000001011001111000010100000000000
110010000000000111000010111111100001000011000001000000
100001000000000000010110100011101010000001000000000000
000000000011101101100010001001000001000001010100000010
000000000001011011000000000011001010000001101010100010
000000000001000000000010000001100001000001010100000000
000000000000000000000011011011001000000001101001000100
000000000000001001000010001001000001000001100100000100
000010100000001101000000001011101010000001011010000010
000010000001000111100010000001000000000010000101000000
000001000000000000110010000101101011000011001000000001
010100001100000111100000000111100001000001100100100000
000100000000000000000010000001001010000001011000000101
.logic_tile 11 13
000000000000000001000011100111101001010111000000000000
000000000010000001000011001101111001111111000000000000
011000001110010001000110010001000000000001100000000000
000000000000100000100110000011101000000001010000000000
110000000100000001000110111011011100010111110000100000
100000000000000011100111111101101101011011110000000000
000001000000000001100110111011111110010111110000000000
000000001110000111000110001001001111011011110000000000
000000000000001111000010010101000000000001100000000000
000000000000000001000111101111001010000001010000000000
000000001100000101100000010011101101110100000000000000
000000000000000111000011001101101011101100000000000000
000000000000000101000011011111111000101010010100100000
000000000000000000100111100101001000101001011000000100
010011100000001101100000010111000001000001100100000000
000011100000000001000011110011001010000001011010000010
.logic_tile 12 13
000010100000000001000000000000000000000000000000000000
000000001010000000100010010000000000000000000000000000
011000000000000000000000011011001110010111110000100000
000010000000000000000010001011011000011011110000000000
110000000000000101100010011101000001000001100000000000
100001000000001011000010001001001101000010100000000000
000000000010000000000000000011100000000000000000000001
000000000000000000000000000011000000000001000000000000
000000000000000001000110100000000000000000000000000000
000000000010001111000011100000000000000000000000000000
000001000000000000000110101101000000000001000000000000
000010000000000111000111100111100000000000000000000000
000000000001001011100110000101000000000001100100000000
000000001000000011000000001011101001000001011001100001
011000000000000000000000000101001110101010010100100010
000000000000000111010000001011001110101001011000000000
.logic_tile 13 13
000010100000000000000011101101101000010111000000000000
000000000000000000000000001101111101111111000000000000
011000000000010001100110100000000000000000000000000000
000000001000101001000100000000000000000000000000000000
010000000001010000000011100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000110111001101100110100000000000000
000010000000000000010110000001001111101100000000000000
001010000000001000000000010000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000000000000000000001101000000000000000010000000
000000100000000000000000001001100000000001000001000100
000000000001100000000000010000000000000000000100000000
000000000000100000000011101011000000000010001000000000
010000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 13
000000000001001000000011100101101101001110110000000100
000010000100100011000100001111101111000100110000000000
011000000000000101100000000001101101001110110000000000
000000000000001111000010011011101101000100110000000000
010010001111000001100000000001011001011011110000000000
000000000110101011000000000101101100010111110000000000
001000000000000000000000001111100000000010000000000001
000000000000000000000010101111101101000011000000000000
000100001011010111100110100101000001000010010000000000
000100000000001001110100000001001000000001010000000101
000000000000000000000011001000000000000000000100000001
000000000000001001000100001101000000000010001000000000
000010000000000000000110101000000000000000000101000000
000000000000000000000100001001000000000010001000000000
010000000000000000000011010000000000000000000000000000
000000000001110000000111010000000000000000000000000000
.logic_tile 15 13
000000000000001000000011001101101110001110100000000000
000000000000001011010010000001101100001100000001000000
011000000000000011000110001111100001000010100001000010
000000000000000111000011101011101111000010010000000010
110001000000001011100110010001111010110001010000000000
100000000000000001000010100101001011110000000000000000
000000000001010000000110100101111001010111000000000000
000000000000000111000110011001111001111111000000000000
000100001110001000000111111101000000000000110000000000
000100000000001101000010000001101101000000010000000000
000000000000110101000111001001011100110011100111000100
000000000001110000100110110011111010110010101010000000
001010100000000000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
010000000000001000000110101001011100101010100100000000
000000000000000001000011010111011101101001101010000100
.logic_tile 16 13
000001000011011011100011101001001010100000000000000000
000010001000010001100011000001111001110000000000000000
000000000000100111100010011101101101000010000000000000
000000000001000101000110001011011010000011000000000000
000000000000000001100011110001111001110000000000000000
000000001010000000000011110011011001111000000000000000
000001000000001101000000000101001011111000000001000000
000000100000001001100000001111101100111100000000000000
000100000001010111000011010001101101110000000000000000
000000000000001111000010000011001001111000000000000000
001001000000000001100011100111000000000000010000000000
000010100000001111000100001011101000000000000000100000
000010101001010000010011001011100000000000000000100000
000000000000000000000111000111000000000001000000000000
000000001100000011100000001001011101111100110000000000
000000000000000000000011010101001111010100110000000000
.logic_tile 17 13
000001000001110111000000000000000000000000000000000000
000000100000100000100000000000000000000000000000000000
000000000000000011100000010000000000000000000000000000
000000000000100000100010000000000000000000000000000000
000000000000100111100000000000000000000000000000000000
000100000000010001000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000001000000000000001001101011011000000000000000
000000000010000000000000001011001001010100000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000001000000000000000000000001
000000001010000000000000000101000000000001000000000001
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 13
000000000100100000000011000011100001000010000000000011
000000001001010001000111111011001101000000000001000000
011010100001000011100000001111111001000110100000000000
000001000000101001000010101111101100001111110000000000
010000000001111001000111000111000000000000100000000000
010000000001110001100100000101101110000000110000000001
000010100000010000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000001001000000000000000000000000
000000000000000000000011101101101011000000010000100000
000000000000000011100000000000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000000000000001100000000101000001000000100010000000
000000001110000000000011100001001001000000110000000000
000000000000010000000110101000000000000000000100000000
000000000000100000000111100001000000000010000000000000
.ramb_tile 19 13
000010000000001001000010001000000000000000
000001010110001011000000000111000000000000
011000000000001000000000000000000000000000
000000000100000111000000001001000000000000
110010000000000000000010000000000000000000
110001000000000000000010000011000000000000
000000000000000000000000001000000000000000
000000000000000000000000000011000000000000
000000000000000011100000001000000000000000
000000000000001111100000001111000000000000
000000100000010011000000000000000000000000
000001000000000000000000001101001000000000
000000000000010000000011010000000000000000
000000001100100000000011000001001011000000
010000000000100011000011100000000000000000
010100000001010000100000000011001111000000
.logic_tile 20 13
000000001100000001100110001011100001000000100000000000
000000000110000000000010011111001100000000000000000001
011000000000001111000110111101011110010000000001000100
000001000000100001000110000001001101000000000000000010
010000000000000011100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000001000000000001111001111011000000000000000
000000000110000001000010011101101010010100000000000000
000000000000010000000011100111000000000001000000000000
000000000000100111000000000011000000000000000000000000
000010000001000111000000000001100000000010000000100000
000000000010100001100000000001101001000011000000000000
000000000000001001000011101101100000000001000000000000
000000001100000011000000000001100000000000000000000010
000000100000010011100011101000000000000000000110000000
000000000110000000000100001001000000000010000000000000
.logic_tile 21 13
000000000010000000000000010000000000000000000000000000
000000001000000011000010000000000000000000000000000000
011010001110000000000000000000000000000000000000000000
000101001010000000000000000000000000000000000000000000
010000000000010000000000010101000000000000000000000000
010000000000100000000011011011101100000000010000000000
000001000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000001000000000010000000000000000000100000000
000000000000001111000011110001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
.logic_tile 22 13
000000000000000000000000000000000001011010010000000000
000000001110000000000011010000001111100101100000000000
011100000000000000000011000000000000000000000000000000
000000000100000000000100000000000000000000000000000000
010001000000010000000011100000000000000000000000000000
010010100000100000000000000000000000000000000000000000
000010000000000000000110000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000000001000000001111101011100011110000100000
000000001000000000000000001001111100110011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110101101100000000010000101000000
000000000001010000000000001001100000000000000000000000
.logic_tile 23 13
000000100000001011000110000001100000000000001000000000
000001000000000101000011100000100000000000000000001000
011101000000000000000110000000000000000000001000000000
000000000110000000000000000000001000000000000000000000
010010100000000000000000000000001001001100111000000000
010000000000000000000000000000001010110011000000000000
000000000000000001100110010000001001001100110000000000
000000000000000000000010000000001011110011000000000000
000010100000000000000000011001011011010000000000000000
000001000000000000000010001101011010000000000000000100
000000000000000001000000001011000000000000000100000000
000000000000000000100010010011100000000001000000000000
000000000001010000000000001001000000000000000100000000
000000000000000000000000001011100000000001000000000000
010000000000000000000000001001000000000000000100000000
000000000000000000000000000011000000000001000000000000
.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000001000010
000000100000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp3_tile 25 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.logic_tile 1 14
001001000000000001100111000001001000001100111000000010
000000000000000000100010010000101010110011000000010000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000101000110011000000000100
000010000000000001100010100111101000001100111001000000
000000000000000000100110000000101010110011000000000000
000000000000000101000000000011001000001100111000000000
000000000000000000100010110000001000110011000000000010
000000000000000000000000000101001000001100111000000001
000000010000001111000000000000101010110011000000000000
000000010000000000000000000101101000001100111000000000
000000000000000000000000000000001000110011000000000000
000001000000000000000000000101101000001100111000000000
000000010000000000000000000000101010110011000000000000
000000000000000000000000000101001000001100110000000000
000000001110000000000010000000101000110011000000000000
.logic_tile 2 14
000000100000000111000011010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000001111100010110111011000010100000000000000
000000000000000001100111110011111001100100000000000100
000010000000000111000011011001111011110001010000000000
000000000000000000000011110001111110110011110000000000
000001000000000000000110001101101001101011000000000000
000010000000001001000010010011111111000011000000000000
000011000000000011000010000011011000010100000000000000
000010010000000000000000000111101011100100000000000000
000000010000000101100000011011100000000010010000000000
000000000000000000000010001111101011000001010000000010
000000100000000011000110001001000001000000110000000000
000000010000000000000000000111001011000000010000000000
000100000000000011000000011101000001000010000000000000
000000000000000000000011101111001010000011000000000000
.logic_tile 3 14
000000000000001001100000001101011000110010110000000000
000000000100000111000011101101111010110001010000000000
000000000000001001000111000111100000000001010000000000
000010000000000001100100000011101110000010010000000000
001000000000011011100010101011000000000000000000000000
000000000000001111000111000011100000000001000000000010
000000000000000111000010110001000001000001100000000000
000001100000000000000010000001001000000010100000000000
000000000000001111000111100011100000000010000000000000
000000000000000001000100001111001011000011000000000000
001000000000000001000010001001111010111100000000000000
000000000000000001000000001101001010111100010000000000
000000000000001000000110010011000000000001000000000000
000000000000001011000010001001000000000000000000000000
000010100000000000000110101011000000000010000000000000
000001000000000000000000001011001111000011000001000000
.logic_tile 4 14
000010100000001001000000000001100000000010010000000000
000011000010101101100010011101001000000010100000000000
011010100001001001100110001001000000000011000000000000
000001000000000001000000001101001000000001000000000000
110011100000001000000110111101000000000011000000000000
100010101110001101000110000001001001000001000000000000
000000001100001001000000011001000001000011000000000000
000000000000101001010010001001001010000001000000000000
000010100000001001100111101101000001000001100100000010
000000010000000001000100000111101101000010100000100000
000000000000010000000010000011000001000001100100000100
000010100000000000000111001011001111000010100010000000
000000000001010000000110001011000001000001100110000100
000000010000100000000000000101001101000010100000000100
010101111010000111000000001111000001000001100100000000
000100100010100000000011001011101111000010100010100000
.logic_tile 5 14
000011100000000111000110100001000000000011000010000000
000011000010000011100111111001101101000001000000000000
011000000000010001100000001111000000000000010010000000
000000000010000011000000001111101101000000000000000000
110001000000000111100000010011100001000000010000000000
100010000000000001000011100101001011000000000000000010
001100101001010000000010010011111110010000000001000001
000100000000100000000111100101111100000000000000000100
000000010000001011000010000001101010111010110000000000
000001011010000111100111110011001110110110110001000000
001000001010000001000000010011100000000001010000000000
000010100101000111100010111111001110000010010000000000
001100000001000011000010001101000001000010010110000000
000101010000101001110110000001101110000001010000000100
010000110010100111100010000001000001000001100100100010
000000001100010000000111110001001011000010100000000100
.ramt_tile 6 14
000000111110000000000111101000000000000000
000001010110001001000100000101000000000000
011011010000010000000000000000000000000000
000011011100101001000000001011000000000000
110000001100000000000000000000000000000000
110000000000000000000000000011000000000000
000010100000000111000000001000000000000000
000000000000000001100000000101000000000000
000000001010000000000010000000000000000000
000000100001001011000000000001000000000000
000010000001000001000000000000000000000000
000000001100100000100011100111001111000000
000000000000000000000111011000000001000000
000000010000001111000010110001001101000000
110000000001000111000000000000000001000000
110000001101010000000000001001001100000000
.logic_tile 7 14
000000000000101111100111111111000000000011000000000000
000000000001010001100110110011001101000001000000000000
011000000001011111100110011001100001000000100001000000
000000000000011111100011000101101110000000110000000000
110000000000000001000110000001100000000010010001000000
100000000000000000100000001001001100000010100000000000
000100000001011000000011101011000000000011000000000000
000000000110100101000100001001001000000001000000000000
000000000110001000000010011111000001000011000000100000
000000010000000101000011111101001101000001000000000000
000010000001000001000010010101000000000010010110000000
000001101010111111100110101011001001000001010000000001
000000000100001000000000000011100001000010010110000000
000000010000000101000000000001101000000001010000000000
010000010000001000010000011101000001000001100100000000
000000000000001101000011100011101111000010100010000001
.logic_tile 8 14
000000000000000001000011101011100000000000010001000000
000000000000101001100011110001001100000000110000100001
000000000000100000000000011001011011000110100000000000
000000000101000101000010111101101101001111110000100000
000010000000000001000000000101100000000000010000000000
000000100000000000100000000011001000000000000000100000
000000000000000111000111011101101101000110100010000000
000000000000000101000010111101111101001111110000000000
000000000001000000000111111011011111000110100000000010
000000000001111011000010111001111101001111110000000000
000000100000010001000010000001100000000000010000000000
000100000000000000000010000111001000000000000000000100
000000000001010000000010010101100000000000010000000000
000000000000101011000111110011001010000000000000000000
000010100000000000000000010111011000001110100000000000
000001001100100000000011101001101111001111110000100000
.logic_tile 9 14
000000000000001001000011100101011100010010100000000010
000000000000000111000000000111101011110011110000000000
000110101000000001000111111001101110010010100000000100
000001000000000000100010010111111010110011110000000000
000000000000000101100010011011001110001110100001000000
000000000000000111100011111011101000001111110000000000
000000000000100111000000011011100001000000010000000000
000000000000000111010011111111001000000000000000000100
000010100000110101110011000101111010000110100000000100
000001010000011001100110100111101101001111110000000000
000001000100101001000010001101001101001001000000000000
000000100001011001100110001001001101001010000000000000
000111000001010001000010001001000001000011000000000000
000111010000101001000100001111101110000001000000000000
000001001010100001100010000101111100001110100001000000
000000100001010001000111110001001100001111110000000000
.logic_tile 10 14
000000000001010111000010010101100000000000000000000000
000000001000000000100111001001000000000001000000000000
011001000000001101000011110001100001000001100000000000
000000000000000001100010101111101011000010100000000000
010000000000000101100010001001100000000001010000000000
110000000000000000100000001111001010000010010000000100
000000000000001001100110000101101110001010000000000000
000000000000011011010010001001011000001001000000000000
000000100000000000000000000001100001000010100000000000
000000010100001001000000000011101110000001100000000000
000000000000000001000011101001100001000001010000000000
000000000000000000000000000011001101000001100000000000
000100000000000000000111101101100000000000000000000000
000001010000000000000111111101000000000001000000000000
010001010011110011000111011000000000000000000100000001
000010100000000000000010101111000000000010000000000000
.logic_tile 11 14
000000100000001011000011101001000001000001100000000000
000000000001010101100000000101001101000001010000000000
011000000000011000000011100000000000000000000000000000
000000000000001011000100000000000000000000000000000000
110000100000100000000110001001011011110100000000000000
100001001110010000010011111111101011101100000000000001
000010000000001111000110011001111111110100000000000000
000000000000000001000010101011001111101100000000000000
000000000000001011000000001011001011010111000000000000
000000010010000001100000000011011011111111000000000000
000001000000000001000111000001011101110010100100000001
000000000100000111100110001111011001110000001000100100
000000110000000000000111010101111110001110100100000010
000000010000000101000110101101101111001100001000000000
010010110000000011100111011011011100101010010111000010
000001000000000001000110000011011110101001011000000000
.logic_tile 12 14
000000000100000011000111100111100000000000100000000000
000000000000000000000111101011001011000000110000000000
011000000000100101100010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000110001001001110110100000000000000
010000000000001101000000000101101111101100000000000000
000100000000000001100111101101100000000011000000000000
000100000000000000100000000001101010000001000000000000
000001000010000000000000010000000000000000000000000000
000000010000000000000011000000000000000000000000000000
000000000101000000000000000000000000000000000100100100
000000000000100000000000000001000000000010000000000000
000000010000101000000111000000000000000000000000000000
000001010000010001000000000000000000000000000000000000
010000010100000000000000001000000000000000000100000000
000000000000011101000000001001000000000010000010000000
.logic_tile 13 14
000001000000000001100111001011011110000000000000000100
000010000000001111000000000111011101100000000000000001
011000000110000011100110011101100000000001000000000000
000000000001010000000011111001001011000011000000000000
110000100000011111000000010011111110000000000010100000
100001000000000001000011001011011100100000000001100000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000010000000101000000011011100000000000000001100000
000000010000000101000011011001101000000000010000000000
000000000000000101000111001011100000000000010000000010
000000000000000000000010000001101001000000000000000000
000000010001010000000000001111011110010000000010000000
000000010000001001000000000111011100000000000001000000
010000110000000101000000010101000000000001100100000000
000001000000000000000011100001001010000010100000000110
.logic_tile 14 14
000110100000000001000110010101000001000000010000000000
000000000000001101000010001101101000000000110010000000
011010000001011101000000011111101110001001000000000000
000000000000100001100010001101111100001010000000000001
110000000000001000000011100011000000000000000000000000
100000000000000111000110110111000000000001000000000000
000001000000000001100011110101111011111100000000000000
000000100000000000100011100001101110011100000000000000
000000010000000111000010001001000001000000110000000000
000000010000010111100111110011001110000000010000000000
000000000000000001000000000011101100111000000000000000
000000000000001011000011110111111001111100000000000000
000000001100000001000011000001101010100000000000000011
000100010000001001000000000001001100000000000000000000
010010010000000001100010000001011001001110100100000000
000000000000001011100000001011111100001100001001000111
.logic_tile 15 14
000010000000101001000010010011111001010111000000000000
000001000000011011000111000011111111111111000000000000
011000000000001111100011110011011011001001110000000000
000010100000100001000110100111111011000101110000000000
110000001101001001100110011111101000010000000000000000
100000000000101011000010001011111000000000000000000000
000000100000001001000111010101111010000110000000000000
000000000000100011100010101011011010001010000000000000
000000010010010000000010110001011010110010100000000000
000000010000000111000010100001011001110000000000000000
000001000010000000000110100101011001001101010100000101
000010100000000000000011111101111110001111111010000000
000000100001011000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
010010010010001000000110001101011001111000000100000000
000001000000001101000010000001001010011000001010000001
.logic_tile 16 14
000000000000001111010010000111000001000000110000000000
000000001110001011000000001011001100000000100000000000
011010100000100000000110111001101010010100000000000010
000001000001000000000010001011101011011000000000000000
010000000001011111100000000101100000000001010000000000
000000000000000001110011100011001110000010010000000000
000000000000001000000000000001001010110001010000000000
000000000010000001000000001001001000110000000001000000
000000010000001000000000010111011001110000000000000000
000000010000000001000011011011011100011000000000000000
000110000000001000000010000111000000000001000000000000
000101000000001011010010000101000000000000000010000010
000000000000000011000000001000000000000000000100000000
000000010001000011000000001011000000000010001000000000
010000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010001000000000
.logic_tile 17 14
000000100000000000000000001001100001000000010000000010
000001000000000000000000001101001010000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000001000001010001000110100000000000000000000000000000
000010000000000000000100000000000000000000000000000000
000010000000000001100110010000000000000000000000000000
000001000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000011100000000000000000000000000000
000001000000000101010111001001101011011100000000000000
000010100000000000100100000011111101111000000000000000
000000000000000000010000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001110000000000000000101001101110011110000000000
000000000000000000000000001111011011010010100000000000
.logic_tile 18 14
000000000111000001000111101001101001000110100010000000
000000000000100000000011001111111010001111110000000000
011000000000001111000010101011100001000000000001000000
000000000000001001000000001011101000000000010000000000
010100000000000011000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000000000000000000001101000000000000100000000000
000010000000000111000011010011001010000000110010000000
000000000001011000000111010001101100101100000010000000
000000001100100101000111010101011000001100000000000000
000000100000000000000000000000000000000000000100000000
000001010000000000000000000011000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 19 14
000001010000000011110000000000000000000000
000000010000000000100000001101000000000000
011000010000000000000000000000000000000000
000000010000000000000000000001000000000000
111000000000100000000010000000000000000000
010000000000010000000000000111000000000000
000000000000000001000000001000000000000000
000000000000000000000000000111000000000000
000000001110000000000011101000000000000000
000010100000000111000110011011000000000000
000000000000001000000111001000000000000000
000000000000000011000111011111001111000000
000010101110100011100000001000000000000000
000000010000000000100010000011001100000000
010001000000000000010000010000000001000000
110000000000001011000011111011001101000000
.logic_tile 20 14
000000000000101001100111110101111110111011110001000000
000000000000011111000010000111001000011111110000000000
011010100001000101000111111101011000101100000000000000
000000000110100111100111111001011011001100000000000000
010000100000000011100111111001000001000000010000000000
010001000000000000000111110011101110000000000000000000
000110000001000111100000010011011010000010000000000010
000100000000000111000011110011101000000011000000000000
000001000000001001000000000111011010010010100001000000
000000000000000111000011101011011100110011110000000000
000001000000000011100000001011101011000110100000100000
000010100010001001100010000001111111001111110000000000
000000000000010111100000000111100001000000100000000010
000000011100100001100000000111001000000000000000000001
000010000000000111000000011000000000000000000100000000
000001000000001001000010000011000000000010000000000000
.logic_tile 21 14
000000000000000000000000001001111011111001000000000000
000000000000000000000011101001111100111010000000000000
011000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
110000000000001011000100000000000000000000000000000000
000100001100000000000000001001001100000110100000000000
000000000000100101000011100101101010001111110000000000
001001000000000000000000000000000000000000000000000000
000010000000000111000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000101001000000000000000000000000000000000000
000000000000000000000111010000000000000000000100000000
000000010000000000000011001101000000000010000000000000
000000100000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000001000000
.logic_tile 22 14
000010100000001000000000000000000000000000000000000000
000001000000000101000000000000000000000000000000000000
011000100000000000000000000000000000000000000000000000
000010001000000000000000000000000000000000000000000000
010000000110001000000011100000000000000000000000000000
110000000000000111000000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000010000000000000000000001101101010000110100000000000
000000010000000111000000001111001110001111110000000100
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000111100000000111100000000001010100100000
000000010000000000000000000001001100000001100000000000
000000000000000000000010000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
.logic_tile 23 14
000000100000000111100011000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000000000000000000001100000000011000000000000
000000001110000000000010011001100000000010000010000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001011100001000000000001000011
000000000000000000000000000011101101000000010000000000
000000000000000000000000000000000000000000000100000010
000000010010000000000011011011000000000010000000000000
000000000000000101100111100000000000000000000110000100
000000001100000000100011110001000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 14
000000000000000000000000000011100000000001000100100000
000000000000000000000000000101100000000000000001000000
011000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
010001000001010000000000000000000000000000000000000000
.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp0_tile 0 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 1 15
000100000000001000000000000101000001000001010111100000
000100000000000111000000001011001111000010010000000000
011000000000000101000010101111100001000001010101000000
000000000000000000000010100101001101000010010000000011
010000000000000000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
001000000000001000000000001001000001000001010101000000
000000000000001011000000001001001101000010010001000000
000000000000000000000000010000000000000000000000000000
000000010000000000000010110000000000000000000000000000
000000010000000000000110101111000001000001010110000001
000000000000000000000100000001101101000010010010000000
000000000000000000000110101111100001000001010110000100
000000010000000000000000001001001111000010010010000000
010000000000001001000110100000000000000000000000000000
000000000000000101100100000000000000000000000000000000
.logic_tile 2 15
000000000010000001000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000011100000000011000001001100110000000000
000000000000001101100000000000001100110011000000000100
000000000000000000000000000000000000000000000000000000
000000000110000000000010110000000000000000000000000000
000010000000000101100000010101100001000010010000000000
000000000000000000000010101101001101000001010000000000
000001000000001000000000001101100000000010010000000000
000010010000000011000000000001101111000001010000000000
000000010001010001100010000001000000000010010000000000
000000000000100000000010010001001111000001010000100000
000000000000000000000010000000000000000000000000000000
000000010000100000000010000000000000000000000000000000
000000000000000000000000001011100000000000000000000000
000000000000000000000000000001100000000001000000000000
.logic_tile 3 15
000000000001000001100011110101000000000010010000000000
000000001000100001000011110011101011000001010001000000
000000000000000111100111110011100000000001000000000000
000000000000100011100011101011000000000000000000000000
000000000000000000000011100111111101010100000000000000
000000000000000011000011011001111111100100000010000000
000000000000000111100011111001011001011000000000000000
000000001000001001000011010001011110110000000000000000
001000000000001000000011111101100000000011000001000000
000000010000101011000111001011100000000010000000000001
000000000000011001100010000011000000000000000000000000
000000000000000111000010010001101010000000010000000000
000100000001000101100000000101101001110001010000100000
000100010000000000000000000111011000110011110000000000
000000100001000000000010001101111011100100000000000000
000000000000100111000110010011101001101000000000000000
.logic_tile 4 15
000000100001000000000110011011001000101000000000000100
000000000001010000010110111111111100100100000000000000
000010000001010001100111000001111101010100000000000000
000000000000000111000000001101001101100100000000000000
000000000000001001000110010001100000000010000000000000
000000000000000111100010111101000000000000000000100000
000010100001010000000110000101101010101000000000000000
000001000010100101000100000101101100100100000000000000
001000000000101111000010000101101110101001010000000010
000000010000010111100111011011001110100101010000000000
000010000000000000000010001101100000000000000000100000
000001000000001001000100001001100000000001000000000000
000000101110001111000011100111011111001111110000000000
000000010000000111100010011001101110000110100000000000
000000000001111001000110101111000000000010100000000010
000000001011011101100000000111101110000001100000000000
.logic_tile 5 15
000100000001000001000010110101011001010000000000000010
000100001010001011000011111101101001110000000000000000
011001000000000111100010011001001010000100000001000000
000010000000001011000110101101101100001100000000000000
110000001101100011000110011001011111111010110001000000
100000000000100111100011110001001101110110110000000000
000001000000001101100111011101100000000001100000000000
000000000000000001100010110101001010000010100000000000
000010100000001001000111100011100000000001010000000000
000001011010011101100111110001001101000010010000000000
000000000001010011000010000011100000000001010001000000
000000001110100111000011001011001111000010010000000000
001000000011011000000111101001001110110010110000000000
000000010000001111000011111101101111110001010010000000
010000010000000000000000001011000001000001100110000000
000000001000001001000000001011001001000010100000000100
.ramb_tile 6 15
000000000000000000000011001000000000000000
000010111100001001010010001011000000000000
011001000000001111100000000000000000000000
000010000011010011100000001011000000000000
110000000010000111100000000000000000000000
010000000000000000100010000101000000000000
000010001000000000000000001000000000000000
000010000000010000000000000011000000000000
000100000000010000000011111000000000010000
000100000000000000000011100011000000000000
000000000010100001000000010000000000000000
000000000001010001000011010111001001000000
001011001010000000000000000000000000000000
000001010000000111000000000001001001000000
010000000001000000000000001000000000000000
010000000001010000000000000001001011000000
.logic_tile 7 15
001001000000001101100110010011000001000010010000000000
000010000101011001100011110011101101000001010000000100
011000001000100000000000001101100000000001100001000000
000100000001000000000000001101101110000010100000000000
010000100000000011000010000000000000000000000000000000
100001000010000000000011110000000000000000000000000000
000000000000001000000011011011100000000010000000000000
000000001000001111000110110101001000000011000000000000
000000100000000011100110110001011110010100000000000010
000000010000001001100011010101101110100100000000000000
000000010000101011100000000011000000000001110010000001
000000000001000111110010001111101100000000110001000000
000000000000000001000000010101000000000010010001000000
000100010110000001100011101101101000000010100000000000
010010000000100000000000001001000001000001010110000000
000000000001000001000010011111101100000010010010100000
.logic_tile 8 15
000010100000001011100000000111100000000000000000000001
000000000000000011100010000001100000000001000000000000
011000100000001001100111111101100000000011000000000000
000110000000000001000110000101001000000001000000100000
010000000000101011000011001011101011101000000000000000
110010000000010001100010010011011101100100000000000000
000000001000010011110000000011011110110010100000000000
000000000000001101000000000101101110110000000000000000
000010000000011111010111010001100000000001000000000000
000100010000101101000110000101100000000000000000000000
001000000000000011100010001001101000100100000000000000
000000100000001111000111110011011111010100000000000000
001100000000011001000000010001101100110010100000000000
000000010000101101000011100111001100110000000000000000
010001010000000001000000010001100001000001100100000010
000010100000000000100010011011101101000010100010000000
.logic_tile 9 15
000000000001001000010010010001100000000000000000000000
000000001000000001000010001111000000000001000000000000
011000001010000111000110011101011110000110100000000000
000000000000100000110010000011001001001111110001000000
000000000001011111100110011101101101010100000000000000
000000000000100001000010000101011111100100000000000000
000000000000000011100000010011000000000000000000000000
000000000000001001100010000101100000000001000000000001
000000000000001011100011000101011111001100000000100000
000001010000000011000011001101101001001000000000000000
000000000000000111100010000001001101110001010000000000
000101000000000000000100000011001111110011110001000000
000000101001010000000011000001100000000010000000000000
000001010010100000010000001011100000000000000000000000
010000000000000011100011011001000001000011000101000000
000010000000001001100111101011101011000001000000000000
.logic_tile 10 15
000100000000000101100010000101011010000110100000000000
000000000010000000100000000111111111001111110000000100
011100000001001111100000001101100000000001100000000000
000000000000000001110010110011001100000001010000000000
110110000000001001100110111001000001000000100010000000
100000000000110111000110001011101011000000000001000000
001000000000000101000111110000000000000000000000000000
000000000000000000100110010000000000000000000000000000
000000000000000111000000001101000000000000000000000000
000000010000000000100000001001000000000001000000000000
000001000000000011000010000001101011001110100100000100
000000100000000000100111010001011101001100001000000000
000000000001000011100111000000000000000000000000000000
000000010000100000110000000000000000000000000000000000
010000010000000000000000001101001010101010010110100000
000000000010000000000000000001011010101001011010000000
.logic_tile 11 15
000010000000000000000111001101100000000000100000000000
000001001000001001000000001011001000000000110000100000
011000000000001101100010101011000000000011000000000000
000000000000000001000010101101101110000001000000000001
010010100000100111000110011111000000000011000000000000
000000000001000000100010000101101100000001000000000000
000000000000001101100000000001100000000000100000000000
000000000000000001000010101001001011000000110000000000
000000110000001000000000000111000000000001000001000000
000000010001000101000011100111100000000000000000000000
000000000000000000000011111101001011110100000001000000
000000000000000000000110001011011000101100000000000000
000000000000001011100000001000000000000000000100000000
000000010001010101100011101001000000000010001000000000
010000000000000000000000001000000000000000000100000010
000000000000000000000000001001000000000010001000000000
.logic_tile 12 15
000000000000000001000110010111000000000000000000100000
000000001100000000000011011101000000000001000001000000
011000000000001111100110110001111011110100000000000000
000000000000000111000111101101001111101100000000000010
110110100000001111000011101011011011000011010000100000
100001000000000001000010001001001110000011000000000010
000000001000000011100010110111001011010111000000000000
000000000000001001100011100001101101111111000000000000
000010010100001111000000010011101001110100000000000000
000001011010000101100011111011011111101100000000000000
000010000001000111100110001101100001000001100000000000
000001000000000000000000000001101001000001010000100000
000000000001010111000011000101111011000011000000100000
000000010000100011100000000111101110000011010000000100
010001010000001011100110011001001100101010010100000000
000000000000000001000011100111101010101001011000000010
.logic_tile 13 15
000000000000000101100110010001011101100000000001000000
000000000000001101100011110101011011000000000000000000
011001000000000001100110001011000000000001010000000100
000010000000000000000000000101001111000010010000000000
110000000000000011000010000001101110001101010000000100
000100000000000000000100000001011110001111110000000000
000000000000100101000011111101000001000011000000000000
000001000001011101100010001101101100000001000000000000
000000000000001000000000000001001110001111110000000010
000000010000001111000000000001111001001110100000000000
000000000010000101100010011101000001000001000000000000
000000000000010000100111011001101100000011000000000000
000000010000000011100000001000000000000000000100000000
000000010110000000100010001011000000000010001000000000
010000000000000000000000001000000000000000000100000000
110000000000001001000000000111000000000010001000000000
.logic_tile 14 15
000000000000001001000000000101100001000000100000000000
000100000000001011000000000111101011000000000000000000
011000000111011000000000000101100001000000100001000000
000000000000000001000000000101101011000000000000000000
110010000000001001000000001011100000000000000010100000
100000000000000011100000000011100000000001000001000001
000100000000000000000110010001100000000000000000000000
000100000000000000000010000101000000000001000001000000
000000000001101000000010001101101111000100000000000000
000000010001111111000100000111111011001100000000000000
000010000000000001000011000101000001000010000101000000
000001000000000001000100001011001100000011000010000000
000000000000000001000000000001000001000011000100000000
000000011010000000000011010011001100000010000000000000
010000010000000011100000001001000000000000100100000000
000000000000000000000000000011001000000000000000000000
.logic_tile 15 15
000000000000001000000010000111101010000010000000000000
000000000000000001000110001001001011000000000000000000
011001000000000000000110000011101101110011000000000000
000000000000000000000010010011101011001100110000000000
010000000000010001100010001001000000000000100000000001
000000000000001001000111101001101000000000000000000000
001000000000001000000000001111100001000000110000000000
000000000010000001000010011001001101000000100000000001
000000010000110111100000000111101010110011000000000000
000000010001111001100000001001001011001100110000000000
000000000000000000000111011101000000000000000000000000
000000000000000000000111110101000000000011000000100000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000011100000000000000000000000000100000000
000000000000001001000000001101000000000010001000000000
.logic_tile 16 15
000000000000000001110011000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
011001000000000111100000001101100000000010100000000000
000000101010001001100011010001101001000001100000000000
010100000000000000000000001001000000000001100000100000
000000000000000000010000000001001000000001010000000000
000000101100000000000110011001100000000010100000000000
000001000000000000000011011101101001000001100000000000
000010110000000000000000000000000000000000000000000000
000001011000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000001000000
000010100000000000000011010111100000000001000010000001
000000000000100000010000001111000000000010000001000010
000000010001010011000000001011000000000000000000000000
010000010000100000000000001000000000000000000100000000
000000000000000000000000000001000000000010001000000000
.logic_tile 17 15
000010001100000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
011001001110000000000000000000000000000000000000000000
010000100000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010101110000000000000001000000000000000000100000000
000000010000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
.logic_tile 18 15
000001000000000000000000010111001100101100010010000000
000010100000000000000011010111111111101100100000000000
011010000000000000000110100001111101000110100000000000
000000000010001001000010100011101100001111110000000000
010000000000001001100111111101111100111100000000000000
010000000000010011000111100001011010011100000000000001
000000000000001001100110011011011010010000000000000000
000100000000000001000010101001101011110000000000000001
000000000000000111100111001111111010000110100000000000
000000010000000000100111101011011101001111110000000000
000000000000010111000111001101101111000110100000000000
000000000000101111000011001111101100001111110000000000
000001000000000111100111000000000000000000000100000000
000010111010000000000010001101000000000010000001000000
000000000000001000000000000000000000000000000100000000
000000000100001111000011000101000000000010000000000000
.ramb_tile 19 15
000000000000000001000000000000000000000000
000000010000001001100000000111000000000000
011000000000011000000000001000000000000000
000000001100001111000000001101000000000000
010000000100000000000011110000000000000000
110000000000100111010011001011000000000000
000000001101000000000011100000000000000000
000000000000000011000010000101000000000000
000000000000011111010000011000000000000000
000000000000001011100011101101000000000000
000000000000000000000000000000000001000000
000000000000000000010000000001001010000000
000000000000000011000000000000000000000000
000000011110000000100000000011001000000000
010010000000010000000000000000000000000000
010000000000100000000000000011001011000000
.logic_tile 20 15
001010000000000111100000001011111010000010000000000000
000000000000000000110010000001111101000011000001000000
011000000001011011100000000101101001000110100000000000
000000000100001011100000000001111110001111110001000000
010000000001010000000000000000000000000000000000000000
000000000000100011000000000000000000000000000000000000
000000000110000000000010110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000010000000000000111000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000000000000000000111000111000000000000010000000000
000000000100000000000000000111001010000000000000100000
000000100000000001000110100011000000000000000000000000
000001010000001111100000001111100000000001000000000000
010001000000010000000000001000000000000000000101000000
000000100000100001000000000001000000000010001000000000
.logic_tile 21 15
000000000001010011100010101111001101000110100000000000
000000001010000001000011100011011001001111110000100000
011000000000010001100010011111101011101100010000000000
000000000000000111000111100101111001101100100000000000
010010000000000111100010010001011011000110100000000000
010001001100000000000111010001011001001111110000000000
000010100000001000000010001001101100010000000000000000
000001000000001101000110101111011001110000000000000000
000000000000000001100010010001101101111001000000000000
000000011010000000000010000111001011111010000000000000
000010100000000000000010001000000000000000000100000000
000000000000001111000000001011000000000010000000000000
000001000001010011000000000000000000000000000101000000
000010010000101001100000000101000000000010000010000000
000000000000000000000110010000000000000000000100000000
000000000000000000000011001101000000000010000001000000
.logic_tile 22 15
000000000000000000000000010101000000000011000000000100
000000000000000000000011010101100000000000000000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
010000000000000001000000011000000000000000000100000100
010000000000000000100010001001000000000010000000000000
000100000000000000000000000000000000000000000100000100
000000000000000000000000001011000000000010000000100000
000000000000000000000111100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000100000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
.logic_tile 23 15
000000000000000000000000010011100000000011000000000010
000000000000000111000010000001001001000011110000000000
011010000010000000000000011111101111010000000000000010
000000000000000000000011010011101011000000000000000000
010000000000001001100010001111111011010001000000000000
110000000000000001000100000101111111000000000000000000
000100000000001101000000011011100001000010000000000000
000000000010000001000010000011101101000000000000000000
000000000000000000000000001101100000000011000000000000
000000010000000000000000000111100000000000000000000000
000000000000000101100110111111000000000000000000000010
000000000000000000000010001111100000000001000000000100
000000000000000111000110001101101010000101000100000000
000000011110000000100000001001001010000110000000000000
010000000000100101100110110000000000000000000000000000
000000000001010000000010100000000000000000000000000000
.logic_tile 24 15
000000000000001101100110000001100000000000001000000000
000000000000000101010000000000000000000000000000001000
011010100000000001100000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
110000000000001101100000010000001001001100111000000000
110000000000000101000010000000001011110011000000000000
000000000000001001100110010000001001001100110000000000
000010000000000001000010100000001111110011000000000000
000000000000000000000000000000000001011010010000000000
000000010000000000000000000000001010100101100000000000
000000000000000000000000000001000001000000000100000000
000000000000000000000000000001001010000000010000000000
000000000000000111000111000001001010001001000101000000
000000010000000000000000000111101010001010000000000000
010000000000000000000000010001000000000000000100000000
000000000000010000000010000001001011000000010000000000
.dsp0_tile 25 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp1_tile 0 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 1 16
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000101100001000001010110000000
000000000000000000000000001001001100000010010001000110
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 16
000001101010001001100000011011000000000000000000000000
000010000000000001000011011101000000000001000000000000
011000000000001111100000010111100000000010000000000000
010000000000000011000011110011100000000000000000000000
000000000001001001100011011111000000000010010000000000
000000001100100001000011010001001011000001010000000000
000000001010000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100111000000001111000000000010010000000000
000000000001000000100000001001101011000001010000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010101011000001100000000000000
000000000000000101000010100001101010001000000000000010
010001000000000000000110000001000000000011000101000000
000000001100000000000000000101101000000001000010000000
.logic_tile 3 16
000000000000000000000110000001011001110010100000000000
000000100000000000000010010101101100110000000000000000
011000000000001001000010110111000000000000000000000000
000000000000000001100010000111100000000001000000000000
011000100000001001100111101011111000110010100000000000
010001001010001111000111011001001110110000000000000000
000000000001000000000110101101011100101000000000000000
000000000000100011000100001011111010100100000000000000
000001100000010111000111101001111000110010100000000000
000000000000000000000000001001101110110000000000000000
000000000001010001100111000101111100101000000000000000
000000001110100001000110010011111010100100000000000000
000000000001000001000010001101000000000000000000000000
000000000010000001100000001111100000000001000000000000
010000000000000000010010000001100001000001100110000000
000000000000000000000100001011001010000010100000000000
.logic_tile 4 16
001000000001001001000000010011001011110010100000000000
000000000000000001000011010101011000110000000000000000
011010101100001001100111011001111101100100000000000000
010001000000001011000110001111101100010100000000000000
110100001000000101100110001101101100001111110000000000
010100000000000001010010010001011100000110100000000000
000000000110000000000111100001011100101000000000000000
000000000000001001000011110111111010100100000000000000
000000000000000001100011111001100001000001010000000000
000001000000001001000011001111101011000010010000000000
000000000000000111000000001001111111011000000000000000
000000000000000001100010000111001011010100000000000000
000000000000101001000000010001101110010000000000000000
000000000111010111000010001101011110000000000000000000
010010100000001011100010000001000000000001100100100000
000001000110000001100111110111001000000010100010000000
.logic_tile 5 16
000000100001010001000010000001011101011000000001000000
000000001000001001100111111101001001010100000000000000
011011100001011000000111011001000000000011000001000000
000010100100000001000111111101101001000001000000000000
110010000001011111100110011101001101110001010001000000
100000000000001101100011100001001110110011110000000000
000000000000000000000000001101000000000001010000000000
000001001000000000010011010111001111000010010000000000
001000000001001111000010000101001111010100000000000000
000100100001100111100110011011101101100100000000000000
000000000000001111000111110011101111010100000000100000
000000000000001111000011000001001111100100000000000000
000000000001001011100111000001100000000010010100000100
000010000000000011000011110011101000000001010010000000
010010100000001111100000011111000000000010010100100000
000000000001010111000011001011101101000001010010000000
.ramt_tile 6 16
000000011100000011100000000000000000000000
000010010000000000000000000011000000000000
011010110000000000000010001000000000000000
000001010100000000000111000101000000000000
010001000000000000000111001000000000000000
110010000010000000000000000011000000000000
000010000000000111000111001000000000000000
000000000001001001000100001001000000000000
000000000000001000000111101000000000010000
000010100000000011000100001011000000000000
000000000000000001000000000000000000000000
000010100000000011000010011011001000000000
000000000000000000000000001000000001000000
000000000000001001000000001001001011000000
010000001010000000000000000000000001000000
110000100000000000000000000111001100000000
.logic_tile 7 16
000000000000000001000110000111100000000000000000000000
000000100000000001100000000111000000000001000000000000
000010100110100101100110011011000000000010000000000000
000000000001001011100011110011000000000000000001000000
000000000000101111000000001001100000000010000010000000
000000001100011111000000001011101100000011000000000000
000000000000000000000000011101000001000000100000000000
000000000000000011000011100101001000000000000000000000
000000000000001000000111111111000000000011000000000000
000000000010000001000011110011001101000001000000100000
000000000000101001100000001111011100101000000000000000
000000000000000111000010011101111010100100000000000000
000001000000000001000111101001000000000000000001000000
000010100001011001100000000001000000000001000000000000
000000000000001000000000000001011000110010100000000000
000000000000000111000000001001011101110011110000000000
.logic_tile 8 16
000010100000001111000010001111000001000011000000000000
000000000001010001000000000101001110000001000000000000
011000000000000011100010111011000001000011000000000000
000000000000000111100111111101001111000001000000000000
110010100001010001100010011111000001000011000000000000
100001000000100000000110001111001101000001000000000000
000000000000000001100111011111011000000100000001000000
000000000000000111000010001001011101000000000000000000
000000000000000011100111101001000000000010010100000010
000000000000000111100100001101001011000001010000000000
000001000010000000000000001001000000000001100110000100
000000100000000000000010000101001100000010100000000000
000010000000000111000000000001100000000010010100000000
000001000000000111100000000101001011000001010000000001
010000000001000101100110010001100000000010010100100000
000100000000100000100010111101001001000001010000000000
.logic_tile 9 16
000000001110000001100110001001101001000011100000000001
000000000000000111000000000101011111000011000000000000
000100001110000111110111100101000001000001010000000000
000000100000010000100000000011001100000010010000000000
000000000100000111100000011011100001000010000000000000
000000000001000000000010001101101110000011000000000000
000001000000001001110110000101000000000000000000000000
000000000000010001000000001111000000000001000000000000
000010100000001111100000010001000000000010000000000000
000001000000001101000010101011100000000000000000000000
000000001110000111000111000001001111000011100000000000
000000000000101011100100001101011110000011110000000000
000000000000000000000010000101101111010100000000000000
000000100000000011000111000011001100100100000000100000
000000000001001111100110100011000001000001100000000000
000000000001010101000100000001001001000010100000000000
.logic_tile 10 16
000000000000001000000111100011000000000001000000000000
000000001000001111000100001111000000000000000001000000
011000000000000011100010110101101101001111110001000000
000000000000000000100011011111011011000110100000000000
010001000000000000000010001011011100101000000000000000
110000000000000000000110000011011111100100000000000000
000000000010100011100000010000000000000000000000000000
000000001001010000100011010000000000000000000000000000
000000000001000001000000010001101001001111110000000000
000000000000000000100011110001011001000110100000000000
000000000000001000010111001000000000000000000100000000
000000000000001111010100001001000000000010000000100000
000100000000000000000011111000000000000000000100100000
000000000000000000000010111111000000000010000000000000
010000000100100000000111000000000000000000000100000000
000000000001000000000000001101000000000010000010000100
.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
011000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000001010000010000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100010100111000000000011000000000011000010000000
000001000001010000100000000001000000000010000000000101
000000000010000001100000001000000000000000000100000100
000000000100000000100000000011000000000010001000000000
000010000000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
010000000110000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
.logic_tile 12 16
000000000000000000000000001101101101010111000000100000
000000000000000000000000000011101101111111000000000000
011000000001010111100000001000000000000000000100100000
000000000000100000100000000001000000000010001000000000
010000000000100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010000100000001010000001000000000000000000100000010
000000000000000000100000001101000000000010001000000000
000000000001010000000000000000000000000000000000000000
000000000000100001000010010000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000001000000000000000000001011000000000010001000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 16
000000100000001001100000001111000000000000000000000000
000001000100001111000010111101000000000001000000000000
011000000000101001000010111001101010010110100000000000
000000000000000011100111101101011111010101100000000000
110000000000000011100011101001100000000001000010000000
000000001100000000000000001011000000000000000000000000
000000000000000000000010101001000000000000000000000000
000000000000000000000111011001000000000001000000000010
000001000000000001000011100001001111011010100000000000
000000100010000000100100000101001011010110100000000000
000000000000000001100010000001001110000100000000000000
000010100000110000000110010011011101000000000000000000
000000001010000000000111010111100001000000010000000000
000100000010001101000010111001001001000000000000000010
000000000000000000010000001101000001000001010100100000
000000000000001101000000001011001100000010010000000000
.logic_tile 14 16
000000000000100000000000000111000000000001000110000000
000000000111001001000000000001101101000011000000100000
011000001110000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
110110100000000000000000000000000000000000000000000000
100100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
010000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 16
000000000000001111000010011001001101010000000001000000
000000001110000111100011110111101000000000000000000000
000000100001011000000110010000000000000000000000000000
000000000100100111000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000001101100011000101100001000010000010000000
000000000000000111100100000101101100000000000000000000
000000000000000111000110001101100001000000000000000010
000000000000000000000000000111001101000000010000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000001011011001000000000000000010
000000000000000000000000001001111010100000000000000000
000000000000100101100000000001001000000100000000000000
000000000001010000100000000001011100000000000000000000
.logic_tile 16 16
000000000000010111000000010000000000000000000000000000
000100001110000000000011000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000001000000000000000100000100
100000000000000000000000001001000000000001000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000110100000000000000000000000000000
000000000110100000000100000000000000000000000000000000
010001001101110000000110100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 16
000000000000100000000110000000000000000000000000000000
000100000000000000000011010000000000000000000000000000
011000001110001011100111110001111100101100000000000000
000000000000101001100111101011011001001100000000000000
010000000000000001100111001101111001000110100010000000
010000000000000011000100000111111111001111110000000000
000000000000000111000000001101000000000000100000000000
000000000000001101100011011011101110000000110000000000
000000000000000000000011000001111101000110100000000000
000000000000000000000000000111001001001111110010000000
000000001010000001000011001111100000000001000001100100
000000000000000000100111000111000000000000000000000000
000000000000000001000000001111111010000100000000000010
000000000000000011100000000101101010001100000000000000
000000000000000011000111000000000000000000000100100000
000000000110101101000010000101000000000010000000000000
.ramt_tile 19 16
000001010000000000000011100000000000000000
000000010000000001000000000001000000000000
011000011110001000000000000000000000000000
000000011110001011000000000011000000000000
110000000000000011000111000000000000000000
010000001100000000100110011111000000000000
000000000001010000000000000000000000000000
000000000000000000000000000111000000000000
000001000000000011100000000000000000000000
000010100110010000000010001101000000000000
000000000000100111000000000000000000000000
000000000000001111000000001101001111000000
000000000000000000000111100000000001000000
000000000100001011000010010101001000000000
110000100000000000000000001000000000000000
010000000001110000000000000011001001000000
.logic_tile 20 16
000000000000001111000111100011000000000001000001000010
000000000000001111000111000011000000000000000000000000
011000000000001001000000010001000000000001000001000000
000000000000000101100011010111000000000000000000000010
011000000001010000000011100000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000001011111100111000001111010101100000000000000
000000000000100001100111110001001001001100000000000100
000000000000001011100111101011111001101111110000000000
000000000000001111100100001011001100001111110000000000
000000000000001101000000011101111001000110100000000001
000000000000001111000011101101111010001111110000000000
000000000000001000000000000000000000000000000100000100
000000000000001111000000001101000000000010000000000000
000100000000000000000000000000000000000000000100000010
000100000100000000000000001011000000000010000010000000
.logic_tile 21 16
000000000001000011100010000000000000000000000000000000
000000000001010001100000000000000000000000000000000000
011010100000000101000010010011011101000110100000000000
000001000110000000000110000001011001001111110000000000
010000000000000001100111001011001110000110100000000000
110000000000000001000000000111011000001111110000000000
000000000000000001100010011001011001010000000000000000
000001001000001001000111011011011100110000000010000000
000000000000000111000010000001011011101100000000000000
000000000000000111000000001111101010001100000000000100
000000001000000111100111100111101010010000000000000000
000000000000000000100111001011101010110000000000000000
000010100010000000000110101111111001000110100000000000
000001000000000000000111111111101011001111110000000000
000000000000000101100011101000000000000000000100000010
000000000110000000100010001101000000000010000000000000
.logic_tile 22 16
000000000000010000010000000000000000000000000000000000
000000000000100000000011000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011001000000100000000000010000000000000000000000000000
010000100000010000000011000000000000000000000000000000
000000000000100000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000100000
001000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101010100000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
.logic_tile 23 16
000000000000000000000011000000000000000000000000000000
000100000000000000000100000000000000000000000000000000
011000000000100000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000100000010
000000000001010000000000001111000000000010000000000001
000000000000000000000000010000000000000000000000000000
000100000000000000000011100000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010000000000000000000000000000000000000000000101000000
000100000000000000000000001001000000000010000000100000
.logic_tile 24 16
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000100000000000010000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000001011000000000010000000000000
000010100000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000100000000111000111101000000000000000000110000000
000011000000000000100000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
.dsp1_tile 25 16
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp2_tile 0 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 1 17
000000000000000111000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000010000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000001000000000001010101100000
000000000000000000000000000001101101000010010000100000
.logic_tile 2 17
000000000000000000000000010101100001000001010110100001
000000000000000000000011011001101001000010010000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 17
000000000000000000000110011011000000000000000000000100
000000001000000001000011111111000000000001000000000000
000000000000000000000000000001000000000010000000100000
000000000000000000000000001001001111000011000000000000
000000000000000111000000010111101100101000000000000000
000000000000000000100011110101111001100100000000000000
000000000000001001000000001101100001000001100000000000
000000000000000001100000000101001100000010100000000000
000010000000001111100011100111100001000001010000000000
000010000000101011100100000111001110000010010000000000
000000000000001001000111111011101110101000000000000010
000000000000000101100010101011111011100100000000000000
000000000000000011110011111011001010101001010000000000
000000000010000000100110000011011100100101010000100000
000000000000000111000010000000000000000000000000000000
000000000000001001000110100000000000000000000000000000
.logic_tile 4 17
001000100000000000000011100001000000000000001000000000
000001000000000000000100000000100000000000000000001000
000010000000010111000000000000000000000000001000000000
000000000000010000010000000000001101000000000000000000
000000000000100011100000000000001001001100111000000000
000000000011010000100000000000001111110011000000000000
000010001110010000000111000000001001001100111000000000
000001000000000000000010000000001101110011000010000000
000000000000000000000111000000001001001100111000000000
000000000000100000000100000000001011110011000000000000
000000000000000000000010000000001001001100111000000000
000000000000000000000100000000001011110011000000000010
000100000000000000000000000000001000001100111000000000
000100001100000000000000000000001010110011000000000000
000010101110000000000111000000001001001100111000000010
000001001010000000000000000000001000110011000000000000
.logic_tile 5 17
000000000001000000000111010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001111100011101011100000000010100000000100
000000000000001011000000001001001011000001100000000000
000100000000010001000111001001100000000000000000000000
000000000000100000100010010001000000000001000010000000
000001000000001111100011001111000000000000000010000000
000000000000001011100000000101000000000001000000000000
000100000000000101000000001011101000101000000000000000
000100000000000000100000000101111010100100000000000010
000000100000000001000010101001001010101000000000000000
000001000000001101100100000011111011100100000010000000
000000000000000011000000001011001000101000000010000000
000001000010000000000000001101011010100100000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 6 17
000001000000100001000011101000000000000000
000000010000010000000010010001000000000000
011000000000001000000000010000000000000000
000000000000001011000011111001000000000000
010001000000000000000000001000000000000000
010010000100000111000000001001000000000000
001000000000001001000010000000000000000000
000000000000000111000000000011000000000000
001000001010100101000111001000000000000000
000000000100000000000000000011000000000000
000000001010000000000000000000000000000000
000000000000000101000000000101001101000000
000000000001000000000000001000000001000000
000010000000000000000000000101001011000000
110000000000010111000000000000000001000000
110000000100000000100000000001001010000000
.logic_tile 7 17
000000000000000001100111001001000000000000100000000100
000011001011010001000011110011101110000000110000000000
000000000110001111100010011001000000000010000000000000
000000001110001111000111110101001111000011000000000000
000100000000000011100000000001101101001111110000000000
000100001100000111000011111001001000000110100000000000
000000000000001000000111100101011000101001010000000010
000000000000000001000010101011011110100101010000000000
000000000000001001000111111101000000000001100000000000
000000000000001011000110001011101111000010100000000000
000000000000100000000000011111100000000000000000000000
000000001110001101000010001101000000000001000000000000
000000000000001101100010011001100001000001010000000000
000000000010001011100111101101101111000010010000000000
000000000000000001000111000011001100000011100000000000
000000000000000000000100000001101010000011110000100000
.logic_tile 8 17
000000000001010001110000001111111110001100000000000100
000000000000100000000011010101101010001000000000000000
011001000000001101110000010101100000000010000000000000
000000000000000001000010000101100000000000000000000000
001100000001100001100110011011111110001100000000000100
000100000000000111000011100001001011001000000001000000
000000000000000101100110000001100000000010000000000000
000010000000000000000000000101100000000000000000000000
000000000000010000000000000101000000000000000000000000
000000000000100000000000000111000000000001000000000000
000000000000000101100110101111001000110001010000000000
000000000001000000000011011011011011110011110001000000
000101000000000111100000001011100000000011000100000000
000010100000000000100000000001001011000001000010000000
011000000000000000000000001011100000000011000110000000
000000000010101001000011010001101000000001000010000000
.logic_tile 9 17
000010100000001000000000001111000001000010000000000000
000001000000000001000000000011101000000011000000000000
000000000000001000010000011001100000000010000000000000
000000000000000001010010000111000000000000000000000000
000000000000001001100110001011100000000000100000000000
000000000000001111010000001001001111000000000000000000
000000000000001000000000001011100000000001010000000000
000000000001001111000011011101101010000010010000000000
000100000000100000010011000111000000000000000000000000
000100000101010000000111100111000000000001000000000000
000000000000001111100000011001011110010100000000000000
000100000000001101100010011111011101100100000000000000
000000000010001011000011010111111010011000000000000000
000000000000001011000010101101101101010100000000000000
001000000001101000000110101101011110010100000000000000
000000000000000101000110001111011101100100000000000000
.logic_tile 10 17
000010000000000111100000010001000000000000000001000010
000011000000001001100010100001000000000001000000000001
011100000000001111100011111001100000000000000001000000
000100000000001011100011111101000000000001000000000010
110010100000001011000000010101011111110010100000000000
010001000000001011100011101001011111110011110000000000
000000000000000101000010100101111110111000000000000100
000000000000000000100110111101101101110000000000000110
000010100010000000000111010111011001101000000000000000
000011001100010111000111010101101101100100000000000000
000000000000000000000000011011000001000000010000100000
000000000000000000000011000111001001000000000000000000
000010100100000000000000001001000001000000000100100000
000001000000000000000010011001001010000000010000000000
010000000000100101100010010000000000000000000000000000
000000000001010011000111000000000000000000000000000000
.logic_tile 11 17
000000000000000000000111100101101011100000000000000000
000000000000000001000100000001001001000000000000000000
000000000000000111100011100001111001000001110000000000
000000000000001101100011101001101000000000110000000000
000001000000000001100110010011111101000011000000000000
000010000000000111000011111101011010000001000000000010
000000000000101101100010001101000000000000000000000000
000000000001000001000110001001000000000001000000000000
000000000000100000000111010101100000000010000000000000
000000000000001111000111101111101101000000000000000000
000110000000000001100110001101100000000010000000000000
000000000000000000000011000111100000000000000000000000
000000000000000111000010010011000000000000000001000001
000000000001010000000111000011101110000000010010100000
000000000000001000000000000011100000000000010010000000
000000000000000101000000001101101111000000000010000010
.logic_tile 12 17
000000000000001001100010011011100000000010000000000000
000000000000001011000111111011101010000000000000000000
011000000000100000000000010111000000000001000000000000
000010000001010011000011010111100000000000000000000000
000000000100000001000110000101111111100000000000000110
000000000000000001100000000001111010000000000000000000
000000000000000111010111110001011010010100100000000000
000000000000000000000111000101111001011100100000000000
000001100000000000000000001001000000000010000000000000
000001000000001111000000001011001010000000000000000010
000000000000000011100111000001100000000001000010000100
000000000011000000100010110001100000000000000000000010
000000000000000000000111001111000000000001000000000000
000000001100001111000100000001000000000000000000100000
010000000001010000000000011101001101010000000100000000
000000000000100000000011011101101100110000000001000000
.logic_tile 13 17
000010000000000111100111111101000000000011000000000000
000001000000001001100110000011101010000010000000100010
000000000000100011100000000001000000000000000000000100
000000101101011111000011100001100000000001000000000000
000010100001100111000000011011101001000001110000000000
000000001110011101000011101111011001000000110000000000
000010001100000000000000011011111001110011110000000100
000000000001010000000010001101101000110010100000000000
000010000000001000000000000111100001000000010000000000
000101000000000111000000000001001110000000000000100010
000000000000001001000111100001100000000011000010000010
000000000000000011000110011111001010000010000000100100
000000000000000001000000000001100000000001000000000000
000000000000000000000011100011000000000000000000000000
000000000000000011100111100111011001000011110000000000
000000000110001001000100001001011101000011100000000000
.logic_tile 14 17
000000000000010000000010011001111110000011110000000000
000000000000100001000011010111011011000011100000000010
011000100000001001100011111011100000000000000000000001
000100000000001011000010100011100000000001000001000001
110010000000000011000010101111100001000000000000000101
100001000000000001100100000011001000000000010000000000
000100000000000000000000000000000000000000000000000000
000100000000000001010000000000000000000000000000000000
000000000001011001100011001011111000000000000000000010
000000001110100001000011011111111000100000000000000000
000000100000000001000011100011011001000010000000000010
000000000000001001100010000101111010000011000000000010
000000000000000000000000000101001100001100000100000011
000000000110000000010000001001001010101100000000000000
010000000000001011100111000011011100000011110100000010
000000000000000011000110001001001101000011100000100000
.logic_tile 15 17
000000100000010111100000001001000000000001000000000010
000001000000110000100011111001000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000010000000001111000110001111000000000001000000000100
000001000100001011000011101001000000000000000010000001
000000000000000000000000000111111001010000000000000000
000000000000000011000011000101001101000000000000000000
000000000000000000000011110101111110010000000000000000
000010000000000101000010111011101100000000000010000010
000000000100000111010111000101000000000011000000100000
000000000000100000100100001101001101000001000000000000
001000000000000111000010000011100000000000100000000000
000000000001000101100000001111001011000000000000000000
000000000100001001000000001111001001010000000000000010
000000000000000011100010000101011111000000000000000000
.logic_tile 16 17
000000000000010000000000000000000000000000000100100101
000000000100000111000011001001000000000010000000000000
011000000000001000000011110000000000000000000000000000
000000000000001111000010110000000000000000000000000000
010010100000011000000111100000000000000000000101000000
110000001110001101000100000001000000000010000000100000
000100000000000000000000000000000000000000000101100000
000100000001010000000000000101000000000010000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000000001000000000010000000100000
000000000001100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000110000000000000000000001001000000000010000001000110
010000000000000000000000001000000000000000000100000010
000000000000000000000000001001000000000010000000000000
.logic_tile 17 17
000000000000000000000111010000000000000000000000000000
000000000000000111000110110000000000000000000000000000
000001000000000101000010100000000000000000000000000000
000000101110000000100100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000110000000000010110000000000000000000000000000
000000001110000101000000001011001000100000000001000001
000000001100000000100000000001011100000000000000000010
000001000000100111000000001001101010100000000000000100
000000001111001101000000000101111110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000001000000000111000000000001011111000000000000000000
000000000000000000000000000001111111100000000000000000
000000001100000000000010000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
.logic_tile 18 17
000000000100000001000110110011111011001100000010000000
000000001000000111000011100101111100001000000000000000
011000000000000101000010000111111010111011110001000000
010000000000000000100100000001001011110011110000000000
110000000000000011000111110111111001101100000000000000
010000000000000000100110000011001011001100000000000000
000000001110001111100011001101000000000001000010000000
000010000010000101000110110101100000000000000010000100
000000000000000111100000010001001100110011110000000000
000000000000000011100011011001101000010010100000000000
000000000000001000000010001000000000000000000100000000
000000000100001101000000001001000000000010000000100000
000000000000000011100000000000000000000000000110000000
000000000001010000000000000111000000000010000000000000
000000000000000111100000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
.ramb_tile 19 17
000000000001011001000000001000000000000000
000000010000001011000000000111000000000000
011000000001001000000000000000000000000000
000000000000100111000000001101000000000000
110000000001010000000000000000000000000000
110000001010110000000010010011000000000000
000000000000010000010011001000000000000000
000000001000000000000100000011000000000000
000000000000001011100000001000000000000000
000000000000000111100000001111000000000000
000010000000000101100111101000000000000000
000000000000000000100100001011001000000000
000000000000100000000110110000000001000000
000000000000110000000111000001001011000000
010001100001010011000011100000000000000000
010010100000100000000000000011001111000000
.logic_tile 20 17
000001000000000001000011101001100001000011010001000000
000010100000000111100110001001001011000011000000000000
011000000000001111100011110011111000010000000000000000
000000000000000001000111110101101011110000000001000000
010001100001011000000011110111100001000000000001000100
110010100000001111000010010011001100000000010000000000
000010100000000111010010000111011111000110100000000000
000001000000000111000100000001101010001111110000000000
000000000110001000000000000001111100000110100000000000
000000000000000011000010011011101000001111110000000000
000000100000001011000000000101100000000011000000100000
000001000000001111000010011001001110000011010001000000
000000000000001000000111100000000000000000000100000000
000000000000001111000000001001000000000010000000000001
000000000100000001000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
.logic_tile 21 17
000000000000000001000000001000000000000000000100000010
000000000000000000100000000001000000000010000000000000
011001000001001000000000000000000000000000000100100010
000000100000101111000000000001000000000010000000000000
110110100000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010000001010000000011101000000000000000000100000010
000000000000000000000000001011000000000010000000000000
000010000000010000000111100000000000000000000000000000
000001000000100000000100000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
.logic_tile 22 17
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000010001101000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
.logic_tile 23 17
000000000000000001100110010001100000000000000010000000
000000000000000000000010001101100000000001000000100000
011001000000001001100111011011000000000011010000000000
000010100000001011000110000001001001000011000000000010
010000000000000101000110010001000000000001000000000000
010000000000000000100011000101000000000000000000000000
000010100000000000000010110001100001000000110000000000
000000000000000000000011001101001110000000100000000001
000010100000000000000000001111100000000001000000000010
000000000000000111000000001001100000000000000000000000
000000000000001001000110010111100000000001000000000000
000000000000001101100010111101000000000000000000000000
000000000000000000000010001011111101100101100000000000
000001000000000000000100000011101011010101010000000000
010000000000000011100000011111011101010101100100000000
000000000000001001000011011101111101101001100000000000
.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000010000001101000000000010000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.dsp2_tile 25 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp3_tile 0 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 1 18
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 18
000000000000001001000111111011001000010100000000000000
000000000000000001000111110011011001100100000000000000
000000000000000001000111110111100001000010010000000000
000000000000000000100111011111001001000001010000000000
000000000000000000000111110111000000000000000000000000
000001000000000000000110001101100000000001000000000000
000000000000000111000000010011000000000000000000000000
000000000000000000000011011101000000000001000000000000
000010100000001001100000000101011001110001010000000000
000000000000000111000000000001101001110011110000100000
000000000000000000000110001101100001000000110000000000
000000000000001001000000001101001101000000010000000000
000000000100000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000001100000000101100000000010000010000000
000000000000000000000000001111001000000011000000000000
.logic_tile 3 18
000000000000000001000110111111111001101001010000000000
000000000000000101000011100101001001100101010000000000
011000000000000011100011101011011101010100000000000000
000000000000000000100011100011111101100100000000000000
000000000101000001100011100011001111000011000000000000
000000000000000001000100001101101100101011000000000000
000000000000000001100111100101011011001100000011000000
000000000100000000000111101001011001001000000000000000
000000000000001000000111110001000000000000000000000000
000000000000000001000110000001000000000001000001000000
000000000000000101100011100000000001011010010000000000
000000000000000001100111110000001110100101100000000000
000000000000000000010000000101011010110010110000000000
000000000000001001000000001001011100110001010000100000
010000000000000000000000000101000001000011000101000000
000000000000001001010000001001001001000001000001000100
.logic_tile 4 18
000000000000000000000000000000001001001100111000000000
000000000000000001000000000000001100110011000000010000
000000000000000000000011100000001001001100111000000000
000000000000001001000100000000001110110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000010000000
000000000000010000000000000000001001001100111000100000
000000000000000000000000000000001001110011000000000000
000000000000100111100000000000001000001100111000000000
000000000110010000100000000000001000110011000000000000
000000000000000000000111000000001001001100111000000000
000000000000010001000100000000001101110011000000000100
000000001100100011100000000000001000001100111000000000
000000000000010000100000000000001110110011000000000000
000000000000000000000000000000001000001100110000000000
000000000000100001000000000000001100110011000000000000
.logic_tile 5 18
000010100000000000000111110001000000000001100000000000
000001000000000111000110001101101110000010100000000000
000000000000001001100000000101101101010000000000000000
000000000000000111000000000111001000110000000001000000
000000000000001111110110000011000000000000000010100001
000000000000000101110011100001000000000001000000000001
000000000000001111000010001101100001000001010000000000
000000000000000001000000000111101111000010010000000000
000011100000001001000011100011000001000000100010000000
000000000000000111000000000001001111000000000000100001
000000000010000000000010000001011001001111110000000000
000010000000000001000000001001101010000110100000000000
000000000000001011100011101101001101101000000000000000
000000000000000001000000000001011100100100000000000001
000010100010000000000010000101001111101000000000000001
000000000110001111000111111101011101100100000000000000
.ramt_tile 6 18
000100010110000000000111101000000000000000
000110010000000001000100001001000000000000
011000010000010011000000001000000000000000
000001011100000000000011110101000000000000
110000000001010000000000000000000000000000
110000000000100000000000000011000000000000
000000000001000000000000001000000000000000
000000000000000001000000001111000000000000
000001000000000011100000001000000000000000
000010100000000011000000001111000000000000
000000000000001000000000001000000000000000
000000000000001011000011100001001100000000
000000000000000000000111000000000001000000
000001000000000000000010010001001101000000
110000000000000000000110110000000000000000
010000000000000000010010101001001111000000
.logic_tile 7 18
000000000000001111000110011101100000000010000000000000
000001000000000001000011001011100000000000000000000000
011000000000001000000110001101011000001100000000000100
000000000000000111000000000011001010001000000000000000
000001000000001111000110011001100000000010000000000000
000000000000000001000010001011100000000000000000000000
000001000000001000000000011011100000000000000000000000
000000000000000111000010001111100000000001000000000000
000000000000000000000110110011011010001100000001000010
000000000000000000000110001101101101001000000000000000
000011000000100111100000011001000000000000100000100000
000010000000000000110011110111101110000000110000000000
000000000000000000000110101001000000000011000100100010
000000001110001011000100000111001000000001000000000000
010000000000001111100000000111000000000011000100000010
000000000000001001100010011001101011000001000000100000
.logic_tile 8 18
000000000000000000000010000001000000000000001000000000
000000000000001001000100000000100000000000000000001000
011000001001011000000110000001000001000000001000000000
000000000000001111000000000000001101000000000000000000
110011100001010000000010100011000000000000001000000000
110001001110100000000100000000000000000000000000000000
000000000000001000000110010000001000111100000000000010
000000000000001111000010000000000000111100000010000000
000000000000000011000000000101111101000111110000000010
000000000000000000000000001101101011000011110010000010
000000000010000111000011100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001000000000000000000011101001100000000001000111100010
000100000000000000000100000001100000000000000010000101
010000000000000000000000001101000000000001000100000000
000000000000000000000000000101100000000000000001000001
.logic_tile 9 18
000000000000001000000011000001001100001100000000000000
000100000000000111000011101111101000001000000000000000
011000000000000000000000010001011001110000000000000100
000000000000000011000010001011101011010000000000000010
110000000000001000000000000111000000000000000001000000
010000000000010001000000000111000000000001000010000101
000000000001011101000000010000000000000000000000000000
000001000010000101100010100000000000000000000000000000
000010000000000101100011011101011011101100000010100000
000001000000000000000111011011001010001100000000000000
000000000001000000000000000001100000000000000010000010
000000000000000000000011011111000000000001000000000001
000000000000001001000011001000000000000010000100000000
000000000001000011100110001001000000000000000000000110
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 18
000010000000000000000000000000000000000000000000000000
000110001000001111000000000000000000000000000000000000
011000000000000101100000010001000001000010000000000000
000000000000000000000010001111001011000000000000000000
110001001110001111000000001111000000000000010000000000
010010000000000011100010011001001010000000110000000000
000001000000000000000000001111000000000000000000000100
000000100000000000000010101011100000000001000000000000
000000001110000000010000000000000000000000000000000000
000000000000000011000011000000000000000000000000000000
000000000000001000000010001011000000000001000000000101
000000000000000111000100000001000000000000000000000000
000000000100000000000011110101000000000000000001000010
000111101110011011000110000011000000000001000000100001
010001000000000000000000000011100000000001000100000000
000000100000000000000000001101000000000000000000000011
.logic_tile 11 18
000000000000001000000010011101011100110000000000000000
000000000000001011000010001001001001111000000001000100
000000000000000000000011011101011101010000000000000000
000000000100001001000011110101101110000000000000000000
000000000001000001100011010101100000000001000000000000
000000000000001011000010100001100000000000000000000000
000000000000001111100110011101111110000000110000000000
000000000000000111000011010101101011000001110000000010
000100000001011000000000011001100000000000000000000000
000100000000100001000011110101101010000000010000000001
000000000000000011000011001001101111000011000000000000
000000000100000011000100001011011100000011010000100001
000000000000010000000110101111011101101100000000000000
000000000000100000000110011111101000001100000000000000
000001000001000001000011000011001101000010000000000000
000000100000101001000110011001101111000011000000000000
.logic_tile 12 18
000000000000000001000110010011000001000010000000000000
000000000000000000100010000011101011000000000010000010
011000001000001000000111000111000000000010000000000000
000000000000000001000000000001100000000000000000000000
000011000000000001100010110001100000000010000000000000
000001000000000000000110000101100000000000000000000000
000000000000001000000010101011100001000000000000000000
000000000000001111000000000011001010000000010000000000
000001000000001000000110100101100001000011100000000000
000000000000001111000000001111001100000011000000000000
000000001000000001000111000111111001001111110100100000
000000000000000111000100001101101110000111111000000000
000001000000100000000010001011101000000001110101000000
000110000000010000010000000011111001000011111000000001
010000000000000000000111001101011001000111110101000000
000000000000000111000100001001101110001111111000000000
.logic_tile 13 18
000000001100001111100011000001001011000100000000100000
000000000000001011100011101101101001001100000000000000
011000000000000101000010011011111011111100110010000000
000000000000000000100111100001001100111110110000000000
000000000100000101100111100101101111000010000000100000
000001000000001011000111100001011111000000000000000010
000000000000000001100011100011001100100000000000000000
000000000000001101000000001011101011000000000000000000
000000000001001000000111011001001111000011010000100000
000000000000101011000011000111011011000011000000000000
000011000000000011100000011001000001000000010000000000
000011100110001001000011011111101001000000000000000000
000000000000010000000111011111100000000000000000000001
000000000000101001000011111011001111000000010000000000
010000100001001001000011100101000000000011000110000000
000000000000000011000110000111000000000010001000000000
.logic_tile 14 18
001000000110001111100000010101000001000000110000000000
000000001000001011100011111011101100000000100000000000
000000001010001001100010010001111010101100000000000000
000000000000001111000111110001111010001100000000000000
001000000000001001100010001101100000000010000000000010
000000001100000001000110111011100000000000000000000000
000000000000000111100011111101001011111100110000000100
000000000000000011000111110111101000111110110000000000
000000001111000000000010010011111001000011000000000010
000000000000100000000110000001011011000011010000000000
000001000000100101100000011111100000000001000000000000
000100100000110101010011100101000000000000000001000000
000000001100000000000000001111000000000010000000100101
000000001101011001000000000001000000000000000000000000
000000000001000001000000001001011010111101110001000000
000000001010001001000011111111101101111100110010000000
.logic_tile 15 18
000000000000000011100010101111000001000000010000000000
000000001010001101000100000101101000000000000000000000
011000000001011000000111100101100000000010000000000000
000010001000000111000100001111001110000011000000000000
110000000000101001100010010001001100000100000000100000
100000000001000001000111010001101111000000000000000000
000001000000001011100111001011101101000111100000000000
000110000000001011100110010111011011000111010000000000
000001000000000001100110001011011000111100000010000000
000100101010000000000010111101111010011100000000000000
000000000000000000000000001011001010001100000000000000
000000000000000001000000000101101001000100000000000000
000001000000011001100010011001011000110000000100000000
000010000000001011100111010111011000110001010000000010
010000000000000001010000000101001110111000000100100000
000010100000001111000000001101101010111100000000000000
.logic_tile 16 18
000000000000000000000111111101100000000000000000000000
000000000000000000000110001001000000000001000000000000
011010101110000000000010000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
110110100001000000000000001001111100000000000000000000
100001000000000000000000000101111101100000000000000000
000000001101001111000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000001000000000111000000011001000000000000000110000010
000110100000000000000011000011100000000001000000000010
000010100000000000000011101001000000000000000100000000
000001000000000111000100000111100000000001000000000010
000000000001000000000000000000000000000000000000000000
000000001000100000010000000000000000000000000000000000
010000000000000000000000000000000000000000000100000010
000000000100100111000000000011000000000010000000000000
.logic_tile 17 18
000000000000001011000111101001111101000000000000000010
000000000000000101100100000011101010100000000000000001
000000000000000001100110001001011111000000000000000011
000000000000000000000010100111001000100000000000000010
000000000000011011000000000000000000000000000000000000
000000000000100101100000000000000000000000000000000000
000000000000000001100011000001100000000000000000000000
000000000000000000000010100001100000000001000000100001
000000000000000111100111101101000000000001000000000000
000000000000000000000011101001000000000000000000000110
000001100000001111000000000011011010000010000000000000
000000000000000011100000001001111101000000000000000000
000001000100000111100000000101100000000000000001000000
000010100000000000000000000111100000000001000000000001
000001000001011111000000000101000000000000000000000001
000010100000010011100000000011000000000001000000000001
.logic_tile 18 18
000000000000000011100000000111100000000001000000000010
000000000000000001100011000001100000000000000000000000
011000100000000111100000010001111001101111110000000000
000001000000001001100011111101011000111111110001000000
110000000001010011000111011101101110101100000000000000
110000000000110000100010001111011010001100000000000000
000000000000101111000010001011001011000010000000000000
000000000001011001000000000111111101000000000000000010
000011100000000000000000001111000000000010000010000000
000001000000000111000011100101000000000011000000000000
000000000000000011000010000101100000000000000010000011
000000000010000000000100000001100000000001000000000010
000000001101011000000010000011111100000010000000000000
000000000000001011000011001001101100000011000000000000
000000000000000000000110100000000000000000000100000000
000000000000001001000110000000000000000010000010000000
.ramt_tile 19 18
000000011010000111000000000000000000000000
000000011000000000100000001101000000000000
011001010000000000000000000000000000000000
000010010000000000000000000001000000000000
110000000000000000000010001000000000000000
010000000000000000000000000111000000000000
000000000001010000000000001000000000000000
000100000000100000000011000111000000000000
000000000000000111100011101000000000000000
000000000000000111000010011011000000000000
000000000000001000000000001000000000000000
000000000000000111000011001101001111000000
000000000000000011100000000000000000000000
000000000000000000100010000111001100000000
110000000000000011100000000000000000000000
010000000000010011000000000011001101000000
.logic_tile 20 18
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100010001100011100000000000000000000000000000
000000000000001101000100000000000000000000000000000000
000000000000000011100010100101001100001100000000000000
000000000000001001100000001111001100001000000000000001
000000000000000011100000001101001110111100000010000000
000000000000000000100000000001111000011100000000000000
001000000001010011100000001011100000000001000000100000
000100000000100101000000000101100000000000000000000001
000000000000000000000111100001100000000001000000000000
000000001100000000000111111001000000000000000000000000
000000000000000000000011100001100001000011010000000101
000000000000000000000000000101101101000011000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 18
000000000000001000000000001000000000000000000100000000
000000000000001011000010110011000000000010000000000000
011010000001000111100000010000000000000000000000000000
000000000000001111100010000000000000000000000000000000
111000000100001000000010011011100000000000010100000000
010000001110001011000110000101001000000000000000000001
000000000000000111100000000000000000000000000000000000
000001000110000000100000000000000000000000000000000000
000000000000000000000000011001100000000001010100100000
000000000000000000000011101001001001000010010000000000
000000000000001111000000000101111001101000000100000001
000000000000010001000000001101001100011000000000000000
000000000000000000000000001001101010110001010100000000
000000000000000000000000000111001011110000000000000000
010000000000100111000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.logic_tile 22 18
000000000000001101000011001001000000000010000000000100
000000000000000101100100001101000000000011000000000000
011010000000000101100010101000000000000000000100000010
000000000100000000000000000101000000000010000000000000
110010000000000000000000001000000000000000000100000000
010000001110000000000000000101000000000010000000000001
000000000000000101000011000000000000000000000100000001
000000001110000101000000001001000000000010000000000000
000010000000000000000000010000000000000000000000000000
000001000000000000000010100000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000001000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
010000000001000000000000001000000000000000000100000100
000000000010000000000000001001000000000010000000000000
.logic_tile 23 18
000000000000000111000110000001000000000001000000000000
000000000000000000000010001011000000000000000000000000
011000100000000011100111000101000001000011000000100000
000000000000000000100000001011101011000010000000000000
000000000000000011100110000001000000000010000000000000
000000000000000111000010111111101001000011000000100000
000100000000000000000110010011000000000001000000000000
000000000000000001000010000111000000000000000000000000
000000000000001000000011000101111001110100000000000100
000000000000000011000010011111011110110000000000000000
000000000000000011000000000101000000000000000000000100
000000000000000000000000001011000000000001000000000000
000000000000001000000011000011101010100000000000000000
000000000000000001000000000011001101000000000000000000
011000000010000011000000001101011010101101010100000000
000000000000000000000000000001011011001100000001000001
.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.dsp3_tile 25 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 19
000000000000001011100110000111000000000010000000000000
000001000000000001000011100101100000000000000000000000
000000000000000111100000000101011001101000000000000000
000000000000000011100000000011101000100100000000000000
000000000000000001100010000101000000000000000000000000
000000000000001001000110001011000000000001000001000000
000000000000000000000010100001011110010100000000000000
000000000000000000000011011101011110100100000000000000
000000000000000111000000001001000001000010000000100000
000000000000000000000010000001001100000011000000000000
000000000000001000000000001101100000000010000000000000
000000000000000111000000001101100000000000000000100000
000000000000000000000110110000000000000000000000000000
000000000000001001010010000000000000000000000000000000
000000000000000000000010000111001000110001010000000000
000000000000000000000000001001111100110011110000000100
.logic_tile 4 19
000000000000000101100011010001000000000000000000000000
000000001110000000110111001101000000000001000000000000
011000000000000001100000000011001111001100000010000000
000000000000000000000000000101111010001000000000000010
000000001110001101100110000001011111010100000000000000
000000000000000001100000001001101111100100000000000000
000000000000001000000000001111000000000000000000000000
000000000000000001000000000111000000000001000000000000
000100000000000000000000010001100000000010000000000000
000100001000000000000010000101000000000000000000000000
000100000100000000000000000011000001000011000100100000
000100000000000000000000000101101010000001000000000001
000000000000000011100010000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
.logic_tile 5 19
000000000000000111100000000000000000000000000000000000
000000001000100111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000001000000000000000000100000
000000000000000000000000000001000000000001000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 6 19
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 7 19
000000000001010000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 19
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110011100000000000000000000000000000000000000000000000
110001001100000000000011010000000000000000000000000000
000100000000000000000000011001000000000011000100000000
000100000000000000000010001101000000000010000000000100
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000010011100101000000000001000100000000
000000000010000000010100000001100000000000001000000000
010000001110000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
.logic_tile 9 19
000000000000000001000000000011100000000011000010000000
000100000000010000100010010101101011000010000010000000
000000000010110001100111010011100000000000000001000100
000000000000010000000111011011000000000001000000000000
000000000000000011100110100000000000000000000000000000
000000000000010000110000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000001110000000000110010000000000000000000000000000
000000000000000000000111001101111001100000000000000010
000000001000001011000100001001101011000000000000000000
000000000000000001010110011101000000000001000000000001
000000000000000111000111011011000000000000000010000010
000000100000000000000000000001111100111000000010000001
000001000000000000000000001001101100110000000001100000
000010100001010000000000000011100000000000000000000010
000001000000100000000000000001100000000001000000000000
.logic_tile 10 19
000000001100000111100010000001011101001110100000000100
000000000000000000100000001111111000001100000000000000
011000000001011001100010111011011100111000000000000000
000000000001110001000010000111001111110000000000100000
010000000000000011000010101111100000000000000000000000
110001000000000000000111101101100000000001000000000010
000001000000000111100110100101100000000001000010100000
000000101010000000100000000001000000000000000001100000
000000000000001101000000010001101010000011000000000000
000000000110000111000010010101011100000011010000000000
000000000000000000000110100111101101001111110000000000
000000000010000011000100001111011111000111110000000000
000000000000000101000011110001100000000001000100000000
000000000000000000000111010111100000000000000000000010
010010000000001001000000000001100000000001000100100000
000001000000000011100010100011100000000000000000000000
.logic_tile 11 19
000001001000000001000011101111001100101100000000000100
000000000000000111100000001111001101001100000000000000
000000000001001000000110010001100000000001000001000000
000000000000100001000010001001100000000000000000000000
000010100000000011100000000011111001001100000000000000
000000000000000000100011000011111010000100000000000000
000000100001010011110000001011111110000011000000000001
000000000000000000000000001111001111000011010000000010
000000000000001111000000010111000000000001000001000000
000000000000000011100010000101000000000000000010000000
000000100000001111000010100001101111101100000000000000
000000000000001101000011101101001001111100000000000000
000000000000000111000000000001000000000010000000100001
000000000000100001100011000001000000000000000000100000
000000001110000001100011001011111001000110100000000000
000000000000001001000011000011111110001111110000000000
.logic_tile 12 19
000010100000000001100000011001100000000000010000000000
000000000000001001000011010111101100000000000000000010
000000000110000111100011010101011001000100000000000000
000000000000000000000110001101011111001100000000000000
000000100000000111100111010011100000000000000000000110
000001000000000111100010001111100000000001000000000001
000000100000011011100110001101101001111100000000000001
000001000000000001000010110111011010011100000000000000
000000000000001111000000000111001100010000000000000000
000000000001001111100011101101101000000000000000000000
000000100000101111000010000011001111001111110000000000
000000000001011011000100000001001100000110100000100000
000000000001100001000010010001101011000110100000000000
000000000001100000000011011011001011001111110000000000
000000100000001011000000001011100000000001000001000000
000001000000001011100010001101000000000000000000000000
.logic_tile 13 19
000010000000101011100010111011000000000010000000000000
000001000000000001100111110001001101000011000000000000
000010100110001011000000000101011111000001110000000000
000000000000101111100000000001001000000000110000000010
001000000000010111000110010101101010110001010000000100
000000000100100111000011100111011000110011110000000010
000001000110001011100110011011111100100000000000000000
000010000110100111100010001111101101000000000000000000
000010100001000111000010001101101010111100000000000000
000001000010001101000110001101111001011100000000000000
000000001101101001000010101101101101111001010000000000
000000000000011111000110011011001100110000000000000000
000110100011000011100011101001000000000011000000000000
000000001000000000100000001111101011000010000000000000
000000000000000001000111001101101110111000000000000000
000000000000001111100010110111011010110000000000000000
.logic_tile 14 19
000000000000001011100110000011100000000000010000000000
000000000110000001000011001001001101000000000000000000
000000000000001111000000010101000001000000010000000000
000000000000001011000011001111001000000000000000000000
000000001000101111010111101001000001000000010000100000
000000000001010001100000000111001001000000000000000000
000011101010000001100111110001101111111000000000000000
000010101110000000000110001111001110110000000000000000
000000000000001001100010110011000001000000100000000000
000000001010000111000111100001001010000000000000100000
000011100000100011100000000011111000000110100000000000
000010000000010000000010010111111101001111110000000000
000000000000000111100110100101000000000000000000000000
000000000111010101000010010011001011000000010000000000
000001000000010001000000001111011010111000000000100000
000011001110100101100000001101111001111100000000000000
.logic_tile 15 19
000010000001010001100010011111000000000001000000000000
000001001100100001000110000001000000000000000000000000
011000000001100101100000000111001101000110100000000000
000100000000110111100010011101001111001111110000000000
110011000000000000000011111101100001000000000000000000
010010000000000011000110101011101100000000110000000000
000000001110010001100000011001000000000001000000000000
000000000000100000000011100001000000000000000000000000
000000000001010000000000011011100000000000000000100000
000000000000101111000010111001000000000001000000000001
000000100000010001110011011101000000000010000000000000
000000000000001001000111101011101010000011000000000000
000000000000000101100000010001001111111100000000000000
000000000000000001000011101001011010011100000000000100
010000000000000000000000010000000000000000000110000001
000000000001000000000011011001000000000010000000000000
.logic_tile 16 19
000001000000000000000000001011100000000000110100000110
000000000000001001000010110011101000000001110001000001
011000000010000000000000001101000000000000110100000110
000000000000001001000000000111001101000001110001000000
010000000000000001000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000001000000000000000000001111000000000000110110000000
000010100000000000000000000111101101000001110001000000
000000000001000000000010000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
001000000000000000000011100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011001001110000000000000001001100000000000110110000010
000000100000100001000000000111001101000001110000000001
.logic_tile 17 19
000000000000000000000010000101100000000000001000000000
000000000000000000000010110000000000000000000000001000
011001001110000000000110000000000001000000001000000000
000010100000000000000000000000001001000000000000000000
010000000000100000000110000000001000001100110000000110
010000000001010000000000000000001011110011000000000000
000000000000101000000000001111100000000000000100000000
000000000001010001010000001011000000000001000000000000
000000000000000000000000001001000000000000000100000010
000000000000000000000011011111100000000001000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
010000000000000011000111001011000000000001000100000000
000000000000000000000100001011100000000011000000000001
.logic_tile 18 19
000100000010000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
011000001001010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
010000100000000111000111100000000000000000000000000000
110001000000001011000100000000000000000000000000000000
000001100000000000000000001011000001000000100001000100
000001000000000000000011010111101011000000000000000000
000000000000000000000111100101000000000001000000000001
000000000000000000000011100101000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000010000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
.ramb_tile 19 19
000010000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000010000000000000000000000
000010100000010000000000000000000000000000
000000000110100000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 20 19
000010000000000111000111001111000000000011010000000000
000001000000000111000010001001101000000011000000000010
011000000000000000000000010000000000000000000000000000
000100000000000111000010110000000000000000000000000000
010000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000100000000000
000000000010000000000000001001001000000000000000000010
000010100000000000000000001000000000000000000100000000
000001000000000000000000001011000000000010000000000100
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000110100000
000000000000000000000011101101000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 19
000000001100001001100000011001000001000000100000000000
000000000000001111000011111101001000000000110000000000
011000000000000000000000001101000001000000100000000000
000000000100000111000010101111101101000000110000000000
110000000001000000000110010011000000000010000000000000
010000001000101001000011110001000000000000000000000100
000000100001000011000111100101100000000000000000000000
000000000000100000100000001101000000000001000000000001
000000000000100111000110101101000000000001000010000100
000000000000010000000011110101100000000000000000000010
000000100000000000000110100001000000000001000000000100
000011000000000000000000001011100000000000000000000001
000000000000000000000000001000000000000000000100000000
000000001000000000000000001001000000000010000000000001
010000000000000000000000010000000000000000000100000000
000000000000010000000011010101000000000010000001000000
.logic_tile 22 19
000000000000000001100110001111011100111100000001000000
000000000000000001000011000011111101011100000000000000
000000100001001011000000001101000000000000000000000010
010001001010100101100010100111100000000001000000000000
000000000000000001100110011011001001010111110000000000
000000000000000000000011101001111111011011110000000000
000000000000001001110010011101100000000010000000000000
000000001000000101000010111101101100000000000000100100
000000000000000111000010011001100000000001000000000000
000000000000000000000110000001000000000000000000000000
000000000000001011100011100001011111000110100000000000
000000000000000001100000001101101100001111110000000000
000000001000010000000010000001000001000000100000000000
000000000000100000000010010001001010000000110000000000
001000000000000001000011111101001111000110100000000000
000000000000000001000111101111011010001111110000000000
.logic_tile 23 19
000000000000000101100110000000000000000000000000000000
000000000000000000100011000000000000000000000000000000
011000000000001000000000000001100001000011110001000000
000000001000010001000000001001001110000011000000000000
010000000001000101100110000011100000000001000000000000
010000000000000000100000000011000000000000000000000100
000100000001001000000111000111100000000001100000000000
000010000000000001000100001111101000000010100000000000
000000000000001000000000001111000000000001010000000000
000000000100000111010000001101101010000010010000000001
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000010101100000000001000100000010
000000000000000000000010101101000000000000001000000011
010000000000000000000110100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000100000000
000000000000000000000000001101000000000010001000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000010000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000010000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.logic_tile 1 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 20
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 20
000010100000000000000000000000000000000000000000000000
000000001100001101010000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000101000001
000000000100000000000000000001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 20
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001011010010000000000
000000000000000000010000000000001101100101100000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001101000000000000000100000000
000000000000000000000000001001100000000001000010000000
.logic_tile 5 20
000000000000000000000000000001111011100011110000000000
000000000000000011000010010001111001110011110000000001
011000000001010000000110110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010001000000000000000000010101000000000010000101000000
010000000000100000000010000001100000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 6 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 7 20
000000001011000011100000000001000000000000001000000000
000000000000101011100000000000000000000000000000001000
011000000000000000000110010000000000000000001000000000
000000000000000011000010000000001010000000000000000000
110000000000000000000110010000001001001100111000000000
110000000000001011000010000000001001110011000000000000
000000000000100000000110010000001001001100110000000000
000000000001010011000010000000001001110011000000000000
000000000000000000000000001001011010000000000000000000
000000000000000000000000001101011000100000000010000000
000100001110000000000000000101111000100000000000000000
000100000000000000000000000001111010000000000010000000
000010100000000000000111001101000000000000000100000000
000001000000000000000100000001100000000001000000000000
010000000000000000000000001101000000000000000100000000
000000000000000000000000000101100000000001000000000000
.logic_tile 8 20
000000000000000001000000010111100001000011100000000010
000000000000000001000011010101001000000011000000000000
011000000000000001100011001011100000000011000001000000
000000001100000001100100000001100000000010000000000000
010000000000000001100000001101111001001111110000000000
010000000000000000000010011111011011000110100010000000
110000000000000001100010101101100000000010000000100100
110000000000001001000100001011000000000000000000000010
000000000000001000000000000101000000000001000000100000
000000000000000011000011100001100000000000000001000000
000000000000010000000110010011000000000001000100000000
000000000000100000000011100001100000000000000001000000
000000000000100000000000000000000000000000000000000000
000010001011000000000011100000000000000000000000000000
010000000000101000000010100011000000000000000100000000
000000001101011101000000001111000000000001000000000000
.logic_tile 9 20
000000100011000001000011010111001010010010100000000110
000001000000101001000011100001111111110011110000000000
011000000000010011100000010001011001000011100001000100
000000000000001101000010111101101000000011110000000000
000000100100001111100110011101000000000000100001000000
000100000000001101100011001001001010000000000000000000
000000100000001000000111000011100000000000000000000000
000000000000000001000000000001000000000001000000000000
000001001000101111000000001001000000000000000000000000
000000000001010001100000001001101010000000010000000000
000000000000000000000111000111101101010000000000000100
000000000000000001000100001001101111000000000000000000
000010100000100000000011000011101101000001000001000000
000001000001010000000110001101101011000011000000000000
010000000000000000000110001111100001000001110100000000
000000000000000000000011001111101010000000110001000000
.logic_tile 10 20
000000000000000001000111100111111000000001110001000000
000001000000010001000100001101111000000011110000000000
011000000000101111110010001111100001000000110000000000
000000000001011011100100001101001110000000100000000000
000000000001000001100111111001011000100000000001000000
000000000001110000000010110101001111000000000000000000
000000000000000001000110010011100000000001110000000100
000000000100000000100010000011001011000000110000000100
000000000000000101100000001011100000000000010000000000
000000000000000000010000001101101010000000110000000000
000000000001011001100110100001100000000000000000100000
000010100010000001000000001001000000000001000000000000
000000000000000000000010001000000000000000000100000000
000000000001000000000100001101000000000010000000000000
010000000110000001100110101111100000000000110100000000
000000000000001111000010000011101100000000100000000010
.logic_tile 11 20
000000000000000000000000001011011111111000000000000000
000010100000000000000011100011101000110000000000000010
000000000000000001100011101111000000000000000001100010
000000000000000011000100000001100000000001000000000000
000100000000001001010011100111000000000000110001000000
000000000110000011000000000011101110000000100000000000
000000000100000000000011101101101011110111100000000000
000000000000001001000000001111111100111011100000000000
000000000000001001000111111101100000000010000010000010
000000100000001011000011011011000000000000000000000000
000000000000000011000110110111111111100001000000000000
000010000000000011100111000101101101100010000000000010
000001001000101111000110010011000000000001000000000000
000010100000010111100010101001000000000000000000000001
000000000001011011000110011011001010000011100000000000
000000000000101111100111111001101110000011110000000010
.logic_tile 12 20
000001000000001001000111001101000000000000000010100001
000010100000011011000100000101100000000001000000000000
000000001100000011100010011011000001000000010000000000
000000100000000000100110000101101001000000000000000100
000010100001001011100110101001000000000011100000000100
000001000100100001100011111001001110000011000000000100
000000000001001111100000011001001110000011100001000000
000000000000101111000010001011011101000011110000000000
000010100000000111100110100001001100001100000000000010
000000000001011001000111011101101100001000000000000010
000100000000100000000111011011100000000000000000000000
000100000000010000000111110001101010000000010000000010
000010000000000011100111001001100000000000000000000000
000000000000000000000100000101000000000001000000000010
000000001000000000000000001101000000000001000000000000
000000000000000000000000001101000000000000000010000010
.logic_tile 13 20
000010100011010111100011100011101111101100000000000000
000000001110100001100110001111001001111100000000000000
000100000000000011100010011101001101000011010000000000
000100000000000000100110001001001010000011000000000010
000000100001001101000000000111011110000011010000000000
000001000110000101100010011011101001000011110000100000
000000000000001111100000000111000000000001000010000011
000000000000000011000010000101000000000000000000000000
000010100110001000000010001101011011000000000000000000
000001000100000001000110010011111111100000000000000000
000000100000000001100110001001011011100000000000000000
000000000000100001000010000001001111000000000000000000
000000000000000111000010011001011101000110100000000000
000000000000000111000111000111011101001111110000000000
000010101100001111100111000111101000000000100000000000
000101000000000001100110001011111001000100100000000000
.logic_tile 14 20
000010001011001101000000000011001101001111110000000000
000001000000100001100010011111011001000110100000000000
000001000001001101000110111111011100101100000000000000
000010100000100111100111001111001110111100000000000010
000000000000101111000000000101111011001100000000000000
000000000000000001000011011011101111101100000000000001
000100000000000111100000011111011001011100000000000000
000100000000001101100010001111001101001100000000000010
001000100001010001000111110101011001001100000000000000
000001000110101111100110101011001101101100000000000000
001010101000101001000110001101011000011100000000000000
000000000000110001100011100011001011111100000000000010
000000100001000111100011010001111110001100000000000000
000001000100001001100110101001101100101101010000000000
001000001000000000000011110001011010000000000000000000
000010000000000111000010111111001000100000000000000000
.logic_tile 15 20
000000000000000000000010010011000000000000000000000000
000000000000000000010111101001100000000001000000000000
011000000000000111000010111111111010101000000000000000
000000000000000000000111110011001111100100000000000010
110000001110000011000000001111001000001100000000000000
010100000000000000100000001001111111000100000000000000
000000001110011111000000011101000001000000110000100000
000000000000000111000010001011001011000000010000000100
001000000000000000000111110001100000000000000010000000
000110100000000000000111101001100000000001000000100000
000000000110000001000110100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000010100010000000000011101011111001001000000000000000
000001000001000000000010010111001100011000000000000000
010010000000000011000000001000000000000000000101000001
000000001100000000000000000101000000000010000000000010
.logic_tile 16 20
000000000001010111100110110001000001000011110000000000
000000000000000000000110000101001111000011100000100000
011010000000000101000000010011000000000000100000000001
000000000010000001100011011011001011000000000011000010
010000000001001011000000001011100001000000000000000000
010000000000100001100010001001101000000000010000000000
110000001111010101000011100011000000000011000001000000
110000000001101011100000001001100000000010000000000100
000000100000001111000010011101000001000000110100000010
000000000000000011100111110011001010000001110000000000
000001000000001000000111101101100001000000110100100000
000000000000001111010100000101101000000001110000000100
000000000000000000000011001011000001000000110101000001
000000000000000000000100000011001010000001110000000011
010010101010000000000110101111000001000000110110000010
000001000000100000000100000101101000000001110000000000
.logic_tile 17 20
000000000000000000000000000011100000000011000000000000
000000000000000000000000001011100000000000000000000101
000000000001010000010000000000000000000000000000000000
000000000000101011000010010000000000000000000000000000
000000000000000000000000001101100001000011010000000000
000000000000000000000000000001001001000011000000000000
000000000000001000000111000000000000000000000000000000
000010100000001101000100000000000000000000000000000000
000001001100000000000000000000000001011010010000000100
000010100000000000000010010000001011100101100000000100
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001010000000001000000000001111000000000000000000000000
000001000000001001000000001111000000000001000010000001
000000000000000000000110000000000000000000000000000000
000000000110000000010100000000000000000000000000000000
.logic_tile 18 20
000000000000000111000000010000000000000000000000000000
000010000000000000000011000000000000000000000000000000
011000100001000001000000000111001111000011000000000000
000000000000000000100000000001011000000010000001000000
010000000000000000000111000000000000000000000100000000
110000001110000000000000001001000000000010000000100001
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000010001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000001000011001000000000000000000100000000
000000100000000000000100000011000000000010000000000010
000010000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.ramt_tile 19 20
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000001001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
.logic_tile 20 20
000000000000000111000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
011000000000001000000000001111011110101100000000000000
000000000000000001000000000011101101001100000000000001
010000000000000000000111100000000000000000000000000000
110000001110000000000100000000000000000000000000000000
000000000000100000000000010001101110000110100000000000
000000000000000000000011010001001100001111110000000000
000000000000000011100111100000000000000000000100000000
000000000000000000100110001011000000000010000000000000
000100000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100100000011000110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010001000000000011100000001000000000000000000100000000
000010100000000000000000001101000000000010000001000000
.logic_tile 21 20
000000000000101011100010000101100000000001000000000000
000000000000011111100100000111100000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001001100000000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
000000100000000011000000000011011110101100000000000000
000000000000000000100010001111001000001100000001000000
000000000000000000000111110011000001000000010000100000
000000100000000101000011010001101010000000110000000000
000000000000000000000000000101011110000100000000000000
000001001010000000000000001001011010001100000000000000
000000100000000111100000010000000000000000000000000000
000001000000000000000010100000000000000000000000000000
000000000100000111100011100000000000000000000100000000
000000000000000000000000000000000000000010000010000000
.logic_tile 22 20
000001100000000101000111100111111010000110100000000000
000001000000000001000110000101111111001111110000000000
000000100000001001000110001111011001010000000000000000
000001000000000001100010100101111001110000000010000000
000000000000001101000110001111001010010000000000000000
000000000000000001000011011011001100110000000000000000
000000000000000000000111101111101101000110100000000000
000000000000001001000010010001011100001111110000000000
000000000000000111100011110001001101000110100000000000
000000000000001011000111100001001100001111110000000000
000000000001011001100010000111011000010000000000100000
000000000000101001100010001011101111110000000000000000
000000000000001000000110010101001000011100000010000000
000000000000010011000110101001111011111100000000000000
000000000000000101100010101101111111000110100000000000
000000000000000000100011001011111000001111110000000000
.logic_tile 23 20
000000000000010001000111001101001000000110100000000000
000000000001010001000011111101111000001111110000000000
011000000000001111100111011001111110000110100000000000
000000000000001101000111111001011010001111110000000000
010000000001010001100000001101111110000110100000000000
010000000000101001000011011101001000001111110000000000
000000000000001000010111000011001010010000000000000000
000000000000000001000100001011101000110000000000000001
000010100000000000000010001000000000000000000100000000
000000000000000000000111001011000000000010000000000000
000000000000000001010000011000000000000000000100100000
000100001000000000000010110011000000000010000000000000
000000000001010000000000001000000000000000000101000000
000000000000000000000000001001000000000010000000000000
010001100000000000000011001000000000000000000100000000
000011100000001011000100000001000000000010000000000010
.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000001011000000000010000000000100
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 21
000000000000000000000000010000000000000000000100000000
000000000000000000000011111001000000000010000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 21
000000001110100001000000000000000000000000000000000000
000000000001010000000010110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 21
000000000001010101000000010001001101000100000000000010
000000000000000000100011111101001010001100000000000000
011000000000010001000000000111101111000110100000000000
000000000000000000000000001011011010001111110000000000
011100000000000000000110100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001111100111101101100000000011000000000000
000000000000000111100000000001100000000010000010000000
110000000000000001100011000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010100000000001000000001000000000000000000100000000
000101000000000000000000000011000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 6 21
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000010000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 7 21
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000011100000000001000010100010
000000000000000000000000001101100000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000001100000000000000000000000000000000000000000000
010000000000000000010000000000000000000000000100000100
000000000000000000000000001001000000000010000001100100
.logic_tile 8 21
000000000000010000000000010111011101110000000000000000
000000000000101101000011001101001011111000000000000000
011000000000000101000010010101100000000010000000000000
000000000000001001100110000111100000000000000000000000
110000100001010001100010011001111100110000000000000000
110001000000100101000010000001001010100000000000000000
000000000000000000000110011001001100000010000000000000
000000000110001001000010001101001011000011000000000000
000000000001001000000010001001101011000011000010000000
000000000000000001000010000011101001000011010000000000
000000000000101111000110101101000000000011000000000100
000000000001000101000000000011001011000001000000000000
000000000000000001000111100101100000000000010000000000
000000000000000001100100000101001110000000000000000000
010000000000000000000000001011001000001100000101000000
000000000000000000000000001011111101000100000001000000
.logic_tile 9 21
000001000000000001000110001111100000000000000000000001
000000000000000000000011100001100000000001000000000000
011000000000001000000010010011101110110011110001000000
000000001100001101000111010001101001010011110000000000
010010100001111111000000001011100001000000010000000000
010010000000100001100000001001101010000000000000000000
000000100000100001100011110011001111001111110000000000
000000001011000000000010110101011011101111110000000000
000000000000101111100000010011000000000000010000000000
000000000100011011000010000101001101000000110000000000
000000000000010000000111001101100000000000000000000000
000000000000000000000111101001100000000001000000000010
000000000000101001000111010111000000000000000000000010
000000000000000011100111110011000000000001000000000000
000000000100000000000000000000000000000000000100000000
000000000000000000010010001111000000000010000000000100
.logic_tile 10 21
000001000000000111100111111011001111001000000000000000
000010000110001111100111110011111000001100000000000000
000010000001001111100011110111000001000000000000000000
000000001010000001010010000011101110000000010000000010
000000000000001001000111111001011010101100000000000000
000000001000000001100111011011101010001100000000100010
000000000000010111000011110001111010100000000000000000
000000000000101001100010011111111101000000000001000000
000000000000000101100010001111000000000000000000000000
000000000000000001000111010101000000000001000000000000
000010100000000000000000010101001101101100000000000010
000000000110000111000011100101111001001100000000000000
000001000000000000000110110101101010111111000000000000
000000100010010011000010100001111001111110000000000000
000010100000001000000000000011000001000000100010000000
000010000000001011000000000001001000000000110000000000
.logic_tile 11 21
001101100000000000000110001101100001000011000000000000
000101100000000000000000000111101010000010000000000010
000010000000000000000111101111000000000000000000000000
010000000000000000000100001111000000000001000000000000
000000000000100000000000001001101101000010000000000000
000000000000000000000000000111101111000011000000000000
000000000000000001100010101111011011000000110000000000
000000000000000000000111011101101100000001110000000000
000000000000001011000111110111101001110000000001000000
000000001010001011010011100111111011100000000000000001
000010000000000111000010000011100000000001000000000000
000001000000000111100010010111100000000000000000000000
000000000110000111000011100011100001000011000000000000
000000000000100111100000001011101100000001000000000000
000000000000000111000010110011000000000000000000100000
000010000000000000100010001011000000000001000000000000
.logic_tile 12 21
000000100000000101100111111001100001000000110000000000
000011000000000111000010000101101000000000100000000000
000000000000101001100110100011100000000011000001000000
000000000000011111000011100101001101000010000000000000
000000000000101011100111100111000000000000110000000000
000001000000011011000111000111001100000000010000000000
000000000000010111100000010011111001000011110000000000
000000000000000000000010001101111111000011100000000000
000000000011001011000111100001111010011111110000000001
000010000000000001010011110001011010111111110000000000
000000000000000111100000001111100000000011000000000000
000000000100001111100011100011101000000010000000000000
000111100000000001000000000001001100000011110000000000
000011001100000101100000001011101011000011100000000000
000000001110011001000010011001011111011100000000000000
000000000000100101100111000001101110111100000000100000
.logic_tile 13 21
000000000000000101000110111001111100011100000000000000
000000000000001111100010111001101100111100000000100000
000000001110010011100010011101011010000100000000000000
000000000000100011000110000111011011001100000000000000
000000000000011101000110010101011101101000000000000000
000000000000001111100010000111011000100100000000000000
000000000110000001100110001101001000000011110000000000
000000000100001101000010001101011110000011100000000000
000000000000101111000111001001101000000000000000000000
000010100111010111100011100101111100100000000000000000
000011100010000111000111000001001100110000000000000000
000010100000000000000111010111011000100000000000000000
000000000001001111100110100101111000000000000000000000
000000000001010011100000001111001011100000000000000000
000010101100000001000000000011111110000110100000000000
000000000000000001100000001011101100001111110000000000
.logic_tile 14 21
000000000000001000000110000001111010010000000000000000
000000000110001001000000000011001010000000000010000000
000010000001000011100011100101101100010000000000100000
000000001110011111000100001001011101000000000000000000
000010000100011011000011100011101110001100000000100000
000000100000100001100111110001011011001000000000000000
000001000000000101100110011001100000000011000000000001
000010000000101111100011111101001110000010000000000000
000000000110001001000010001001101101101100000000000000
000010100000001111100111101101011111111100000000000000
000000000000001101100011001011001110001000000000000000
000000000110001011100011111011001010001100000000000000
000000000001011011000011100011000001000000100000000000
000000000000101111000111100001001100000000110001000000
000000100100000000000011100111011101100111110000000000
000001000000100000000100001101111001101011110000000000
.logic_tile 15 21
000000000000000001000111111101000000000000000000000000
000000000000001001100111010111100000000001000000100000
000000001110001000000000001001011000000111110000000000
000000000000001111000010010111111100001111110000000000
000000100000010111000110001111000001000000000000000000
000001000000001001000010011111101011000000010001000000
000000000000000001100111010001100000000000110000000000
000000000000000101000010001001001000000000010000000000
000000000000001011100000001101111100101100000000000000
000010101100000111000000000101101010001100000000000010
000001101110010011000010001101001110100100000000000000
000000100000010000000100000101101010101000000000000000
001010100000000001100000000101011100001110100000000000
000000000100000000000011010001011100001111100000000000
000000000000000001000011101001000000000001000000000000
000000000001010101100000000111100000000000000000100001
.logic_tile 16 21
001000000000000000000000000011100000000010000000000000
000011001010000111000010010001000000000000000000000001
000000000000000000000010100011100000000001000000000110
000000001000000000000110111111000000000000000000000000
000010100000000000000000000111100000000000000000000010
000001001010000111000000000011001001000000010000000000
000101000001000000000000000000000000000000000000000000
000000100000000000000011100000000000000000000000000000
000010000000000111000000001101000000000000000000000000
000000000000000111000000000111000000000001000000000000
000000000001010101000000001001101111010000000000000000
000000000000000011000000001101111001000000000000000010
000000000000000000000011000000000000000000000000000000
000000001000000000000111000000000000000000000000000000
000000000000100101000000001111000000000000000000000001
000000000000000111000000001001101100000000010010000000
.logic_tile 17 21
000000000000000000000011100111100000000000000000000000
000000000000000101000010010011101000000000010000000001
011001001110101001100000010000000000000000000000000000
000001000001000001000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000101000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000001001011100000001001011001000011110000000000
000000000000101101100000000101101001000011100000000000
000000000000000000000010000011011011000100000000000000
000000000000000000000110010101001010000000000000000000
000000000000000000000110000011000001000001000100100011
000000001010000000000100001001001101000011001001000000
010000000000000000000000001001100000000010000100100010
000100000000000000000010001011000000000000000000100101
.logic_tile 18 21
000000000000001111100000000000000000000000000000000000
000000001010001011000011100000000000000000000000000000
011000000110100011100000001101001110110011110000000000
000000000001000000100000000001111000110111110001000010
111011100001010001000011000000000000000000000000000000
010011100000100000100100000000000000000000000000000000
000000000000000000010000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000100000000111100000000000000000000000000000
000000000001010000000111110000000000000000000000000000
000000100000000001000011001001000001000011010000000000
000000000000000000100000001101001101000011000010000001
000000000000000000000110100011100000000000010011000000
000010000000000000000100000101001001000000000000000000
010000000000000000000000000000000000000000000100000010
000000000000000000000000001011000000000010000010000000
.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 20 21
000100000000000000000000010111011111000110100000000000
000000000000000011000010000001011000001111110000000000
011000000000000000000000000011011011111010000000000000
000000000000010111000010011101011101111001000000000000
110000000000001111100010000111101100110111110000000000
010000001100000001000111000101001011100111110000000000
000010000000001000000111001001001110011100000000000010
000000000000000111000100000101111010111100000000000000
000001000000001001100000011000000000000000000100000000
000010100000001101000011101001000000000010000001000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000001111000100000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
000000000000001001000011100000000000000000000000000000
.logic_tile 21 21
000000000000000111100111110101111011100000000010000010
000000000000001001100110001101011010000000000001000000
011100000000000111100111110111100001000011010000000010
000000000000001001100111000001001111000011000000000010
010000000000100001100110000011100000000001000000000000
010000000001011111000000000101100000000011000000000000
000010100000001001100000011011011100110011000000000000
000000000000000001000010000001111100000000000000000000
000000000000000111000111100111001000110011000000000000
000000001100001111000011001111111110000000000000000000
000000000000000000000010110001111001110011000000000000
000000000000000000000011100101101001000000000000000000
000000000000000111100111010111001100110011000000000000
000000000000000011000110110011011000000000000000000000
010000000000000111100000001000000000000000000100000000
000000000000000000100010001011000000000010000000000001
.logic_tile 22 21
000000000001011001100011111001011010000100000000000000
000000000000001111000011000011101101001100000000000000
011000000000000000000011000001100000000000000000000000
000000000000000000000010010011100000000001000000000000
010000001010101000000110001001000000000000010000000000
010000000000001111000000000101001000000000110000000001
000000000000001001100000001011000000000010000001000000
000000000000000001000000001011001000000011000000000000
000000000000001101100011111111111001000110100000000000
000000000000001011000010101111011101001111110000000000
000000000000000000000110101011001111010000000000000000
000000000110001001000010011011011111110000000000000000
000000000000000000000011000111101010010000000000000000
000000000000000000000000001111101011110000000000000000
010000000001010000000010100000000000000000000100000000
000000000000000101000110101011000000000010000000000001
.logic_tile 23 21
000000000001001111100000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
011001101100001001110111011001101101000010000000000000
000010100000001011000010000111111000000000000000000000
000000000000000000000000001101000000000001000000000000
000000000000000101010010001101100000000000000000000000
000000000000001011110011011111000000000000100000000000
000000000000001011000010000001001010000000110000000000
000000000000001000000000001011111001001001000100100000
000000000000001101000010000011111000001010000000000000
000000001010001001000110001111111011001100000100000000
000000000000100001100000000101001100001101010000000000
000000000000000011000000000001111011101101010100000000
000000000000100000000000000011111000001100000001000000
010001000000001001100000000001011011111100100100000000
000000100000000001000000000001001101111100110000000000
.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000000000011000000000000000000000000000000000000
000000001100000000000000000000000000000000000110000000
000000000000100000000000000101000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000100000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.logic_tile 1 22
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
000000000000000000000000000011011100100000000000000000
000000000000000000000000000111101011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000001011000000001111000000000010000000000000
000100000000000000000000000000000000000000000000000000
000000001010010101000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 22
000000000001010001100000000001000000000001000000000000
000000000000000000000010010101000000000000000000000001
011000000000001000000000011001100000000000100000000000
000000000000001011000011011011101101000000000000000001
010000000000000111000000001000000000000000000100000000
010000000000000000000000000001000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000100000000010100000000000000000000000000000
000001000001010000000100000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 22
000000000000000001000111000000000000000000000000000000
000000000000001001000111000000000000000000000000000000
011000000000000000000000000101101101000000000001000000
000000000000000000000000001011011101100000000000000000
010000000000100111100000000111011011000000000000000000
010000000001010000110000001111001111100000000000000000
000000000000001101100000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000100000000111100001001000001010110000100000
000000000000010000000010110101011000000110110000000000
000000000000000000000111001101101111000000000001000000
000000000000000001000100001011011010100000000000000000
000000001010000000000111101000000000000000000100000000
000000000000000001000000000011000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 5 22
000000000000000111000011010101111001010011110000000000
000000000000001001000111101011001100110011110000000001
011000000000000111000111111111000000000000100001000010
000000000000000000100111001101101010000000000000100000
010000000000001001100111101011001001110011110000000000
010000000000001111000110001011111001111011110000000000
000000000000000001100110011101011011000100000000000000
000000000000001101000011001001001100001100000000000010
000100000010001000000111010000000000000000000000000000
000100000000000111000110000000000000000000000000000000
000000000000000011100111110001001010000110100000000000
000000000000000001100111100111011011001111110000000000
000000000000000000000111001001011110011100100000000000
000000000000000011010100001101011100011100010000000100
000000000000000000000000011000000000000000000100000000
000000000000000000000011111011000000000010000000100000
.ramt_tile 6 22
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000010000000000000000000000
000000001000000000000000000000000000000000
.logic_tile 7 22
000000000000000001000000000000000000000000000000000000
000010000000000111100010010000000000000000000000000000
011000000000001000000000001011000000000001000000000001
000000000000000001000011000011000000000000000001000000
110000000000000000000000001001011011010011110001000000
010000000000000000000000001011011000110011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000001000000000001111100000000000100000000000
000000000000000011000011111001101001000000110000000000
001000000000000001000000000000000000000000000000000000
000000000000000000100011000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000010000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
.logic_tile 8 22
000000000000000111000000010001000000000000000000100000
000000000000001001000011111001001000000000010000000010
011000000000001001100011100000000000000000000000000000
000000001000000001000000000000000000000000000000000000
011000001010000000000110011011000000000001000000000000
110000000000000000000010000001000000000000000000000001
000000000001000000000010101111011100000011010000000000
000000000000100011000000000001101011000011000000000000
000000000000001111000010001111000000000000000000000001
000000000000001101100100001101000000000001000000000010
000001000000010000000000000001000000000000100000000000
000000100000100011000000000001101101000000000000000000
001000000000001000000111100101111000000000000111100000
000000000000001101000000000011011000100000000000000110
010100000000000000000000001011000000000001000110000000
000100000110000000000000000001000000000011000000100000
.logic_tile 9 22
000001000001010000000000010001111100010100110000100000
000000000000001001000010001101001010000000110000000000
011100000010001001100011011001000001000001010000000000
000100001000000001010110000111101111000010010000000000
110001000000001001100110010101100001000001010000000000
100010100000001101000010110111001111000001100000000000
000100000000000001000010000101111001010100000000000000
000100000111000111100010101101111101100100000000000000
000010001100100000000111011011011000110011110000000000
000000001101000000000110100101111101010010100000000000
001000000000000111100110110011111111000110000000000000
000000000000000000100011100101111111001010000000000000
000000000000001011100111000111000000000011010100000000
000000001010000011100100001111001000000011000000000000
010000100000000000000110111001100000000011000100100000
000001000000001001000010001101000000000010000000000000
.logic_tile 10 22
000010100010000000000000000111000000000011000000000001
000101001011001001000011011101101100000001000000000000
011010000000000101100111000111011010111110000001000000
000000101110001011100100000101001011111111000000000000
110000001100001001000111100001100000000010000000000000
100000100000000111000010110001100000000000000000000000
000001000001000101100000011101011101010010100000000010
000010000000001011100010000111011011110011110000000000
000010000000000000000111110011100001000000110010000000
000000001100001111000110000101001100000000010000000000
000000001010001001100111011111101111000011000000000000
000000001100001101000111111011111000000001000000000000
000000000001001111000011100011000001000000100000000000
000000001110000011100011011001101000000000000000000000
010000000000001000000111101011011100101000110100000000
000000000001001101000100000101111110000000110000000000
.logic_tile 11 22
000010000111001111100011000001011011110100000000000000
000011000000010001100000001011011001110000000000000000
000010100000001111100011001101100000000000110001000000
000000000000000111000110011111101110000000010000000000
001000000000000000000110010101001100000000000000000000
000000001110100000000010111101111000100000000001000000
000000000000101011100010111111000000000010000000000100
000000001011110001100010001001000000000000000000000000
000010100000100001000010111011000000000001000000000000
000000000001011111100011001111000000000000000000100000
000001000000001001000010001011100001000000010000000000
000011000000000011100100000001001100000000110000000010
000000000000000001000000000101101001001100000000000000
000000001010001001100000000111011010000100000000000000
000000000010000000000011111011011000000011000000000000
000000001110000000000011001011001110000011010000000000
.logic_tile 12 22
001000000001000111000111101111000000000000010000000000
000000000010000000100111001011001011000000000001000000
000000000000000001100000010111100000000001000001000000
000100000000001101000011101001000000000000000000000000
000000001111000111000110000111011110000000000000000000
000000001100100011100000001001011011100000000000000001
000010000000001011000110000001111000010000000000000000
000001001110001011000011111011101000000000000000000000
000000000000001111100011100001101101111011110000000000
000001001010000101000000000111001010111111110000100000
000000000000010000000011010011000001000000110000000000
000000100000100111000011011111001101000000100000000000
000000000000000111000000001101100000000000000000000000
000000000000001011100010011101001010000000010000000000
000010101011000111100000010011100001000000010010100010
000000001000000000100011010101001011000000000000000000
.logic_tile 13 22
000001000001010000000010100011100000000011000000000000
000010100110101001000111010001101101000010000000000000
000000000000000111000111110011111001001100110000000000
000000000000001111000011100111011001000100110000000000
001000001010001011100111000011000000000000010001100000
000100000000000001100100001101001111000000000000000010
000000000000001001100110001101111010010000000000000000
000000001111001111010010111101101001000000000000000010
001000001001011111000010001011111110110011110000000000
000000000000000111100111111011001100010011110000000000
000000000001000011100010000111111110001111110000000000
000000000000000111000111101011011111000111110000000000
000000000000000011000011011001100000000001100000000001
000000000000001001100011010001001001000001000000000010
000000000000000001000111001111001010001100000000000000
000000000000000001000100000101001010101100000000000000
.logic_tile 14 22
000000000000011111100000000111111001010000000000000011
000001000000100001100010110101111110000000000000000000
000111000000001000000111110001100000000001000000000000
000010000000000001000111000001100000000000000001000101
000000100000000111000000001011000001000011100000000000
000001000000000000000000001111001000000001100000000001
000000000000000000000011111001000000000001000000000001
000000000000000011000011010101000000000000000000000110
001010100000000111010011000111100000000001000000000000
000001000000000111000100001001000000000000000000000010
000000000001000000000010101011100000000000000000000000
000000000000001001000100001011000000000001000000000010
000000100000000000000010001001000000000011010000000000
000001000000000000000100001101001111000011110001000000
000011000000001001000110001011000000000000000000000000
000011100001001011000011111101001101000000010000000000
.logic_tile 15 22
000000000000000001000010011011111010010000000000000000
000000000000001001000111001001001011000000000000000000
011000000000001101000000010101100000000010000001000000
000001000100000011100010000011000000000000000000000000
111000000000001000000110000111001011001100000000000000
100000000010000001000011000001111110001000000000000001
000001001000001011100010100111101110000011110000000000
000000000000100001000000000001011110000011100000000000
000000000001000011100011100001001101000111010000000000
000000000000100000110100000111101101000111100000000000
000001000000010001100000000011111010001100000000000000
000000100000001111000010011011011000000100000000000000
000000000000000011100010001111001100111000010000000000
000000000000001011000110010101111000110100010000000000
010000000000000101000000000001011001000000110100000000
000000000000000000100000000101101000101000110010000001
.logic_tile 16 22
000000000000000011000010011001000000000001000000000000
000000001110000000100011001001100000000000000000000011
011000001110100101000000011011100000000000000000000000
000000000000000101100011010001000000000001000000000000
010000000000000001110110000000000000000000000000000000
110000000000000000000010110000000000000000000000000000
000001000001000000000000000101000001000011000000000000
000000100110100000000000001011001111000011010000000000
000000000000000000000010000111000000000000000010100000
000000000000000000010100001001100000000001000000100000
000001000001101011100000000001111101000111110000000001
000100100000001111000011110001011100000011110000000000
001000000000000000000000000111000000000010000100000000
000000000000000011000011000101000000000011000000000100
010000100000000000000000000101000000000011000100000000
000000000000000000000011111101000000000010000000000000
.logic_tile 17 22
001000000000011001100110000011101011010000000000000000
000000000000001011000010000001101010000000000000000000
011000000000000001100000000101111001000000000000000000
000101000000000011000011110011011101100000000000000000
110000000000001111000000000001101011100000000001000000
010000000000000011000010010001001111000000000000000000
000000000000000001100010111101101000000001110100000100
000010000111001101000010000111111110000000110000100001
000001000000000001000000011101101011000001110100100000
000010100000000000000011000011111000000000110000000000
000000000000001000000011011011101000000001110100100100
000000001000001001000011110111111000000000110000000010
000000000110001000000000011001001010000001110110000000
000000000000000001000011110011111010000000110001000010
010010100010011000000011000011101001111101110100000100
000000000000001001000000001111011010111100110001000000
.logic_tile 18 22
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000001011000010100000000000000000000000000000
110010000000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000001001111110000110100000000000
000000000000000000000000001101101001001111110010000000
000001000000000000000011101000000000000000000100000000
000010000000000000000000000001000000000010000000000000
010000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 20 22
000000001110100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000101001111000100000000000000
000000000000000000000000000111001001000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 22
000000000000100001000010000001101101010000000000000010
000000000001010000100111110011101000000000000000000000
011010000000001011110111101011101111101100000000000000
000001000100000111000000000001111011001100000000000000
010000000000001101000000011101100001000011010010000000
010000000000001111000011101101001100000011000000100000
000000000000001001000111010111111011000010000001000000
000000001110000111100010000001101100000000000000000000
000000000000101111100010000101000000000001000000000000
000000000001010011000010010101100000000011000000100000
000010100001001111000000001001100000000011010000100000
000000000100101111000011010001001101000011000000000101
000000000000000101100111100101001000010000000000000000
000000001100000000000100001011011110110000000000000000
010000000000000000000110000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
.logic_tile 22 22
000000000000000000000010010011000001000011010001000000
000000000000000001000111001001001010000011000000100000
011000000000010001100010101101111000010010100000000000
000000000000001111000110101101111011110011110000000000
000000000000100011000110010101111101010100000000000000
000000000001010000100110000101011111011000000000000000
000000100000001111000011111001001011010000000000000000
000000000000000001100011001011111000110000000000000010
000001001110000111000000000111011001000010000000000000
000000100000000000100011011111011110000000000000000000
000010000000000111000110101011101101000110100000000000
000000000000000001100000001001011100001111110000000000
000000000000000011100111100111101000000010000000000010
000000000000001001000100000111011000000011000000000000
010000100000010011100011100000000000000000000100000000
010001000110000001100100000111000000000010000000000000
.logic_tile 23 22
000000000000000001000111111001000001000000100000000000
000000000000000000000111111001101010000000110000000010
011000000000001000000111100000000000000010000001000000
010000000000001011000011101101000000000000000000000000
010000000000000000000011001001011001000110100000000100
110000000100000000000010000001011100001111110000000000
000000000000001001100110100000000000000000000000000000
000000000000000001010000000000000000000000000000000000
000000000000001000000000000011100001000000000010000000
000000000000000111000000000011001111000000010001000001
000000000000001011000000000001111011000110100000000000
000000000000000001000000001101011010001111110000000000
000001000000000000000000000000000000000000000100000010
000010000000000000000010011001000000000010000000000000
010001000000000000000111100000000000000000000100000000
000010100000000000000000001111000000000010000000000000
.logic_tile 24 22
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011010000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000010
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000011001000000000000000000110000000
000000001010000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000001
110100000000000000000000001001000000000010000000000010
.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.dsp0_tile 0 23
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 23
000000000000000000000000000111111010000011110000000000
000000000000000000000011010000010000111100000000000000
011000000000001001100110010001011010000011110000000000
000000000000000001000010000000100000111100000000000000
110000000000001001100000010111111010000011110000000000
010000000000000001000010000000100000111100000000000000
000000000000000101000010101001011111000010000010000011
000000000000001101100110111111111110000000000000000000
000000000000000000000010101011001011111001010100000000
000000000000000000000011100001101110110000000000000000
000000000000000101000000001111001011111001010100100000
000000000000000000000000000001101100110000000000000000
000000000000000000000010101011001011111001010100000000
000000000000000000000000001001111110110000000000100000
000000000000001101000110011111011011111001010100000000
000000000000000001000010001001111100110000000000100000
.logic_tile 3 23
000000000000000111000010101001011010000000000000000000
000000001110001101000111101101011110100000000000000010
011000000000000101000110010000000000000000000000000000
010000000100000000100010000000000000000000000000000000
010000100000001101000010101101101010010000000000100000
010001000000000001000111101101111110000000000000000000
000000000000000001100110010101000000000001000000000100
000000000000000000000010000101000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000101101110000011110000000000
000000000000000000000000000000110000111100000000000000
000001000000000011000010101001000000000011000100000000
000010100000000000100100001001101000000010000000000010
000000000000000000000000001101011011111001010100000010
000000000000000000000000001001101000110000000000000000
.logic_tile 4 23
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
011000000000001000000000000011111001100000000001000000
000000001110001111000000001101101101000000000000000000
010000000110100000000000010000000000000000000000000000
010010000001000000000010100000000000000000000000000000
000000000000000000000000001011111000000000000000000000
000000000110001011000000001011101011100000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010111000000000000000000100000000
000000000000000000000111110101000000000010000000000000
001000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 23
000000000000001101000111111101101101110110000000000000
000000001000001111100011110011001001110101000000000000
011000000000001000000111010011001111011100100000000000
000000000000001111000011101011001011011100010000000000
010000000001011001000111100001000000000000100000000010
110000001110101111000100001111001010000000110000000000
000000000000001101100110011101101100000110100000000000
000000001110000111000011101001001010001111110000000000
000000000000000001100010001011111110000110100000000000
000000000000000001000000000001111000001111110000000000
000000000000001000000110111011111010000110100001000000
000000001110001111000110011001111010001111110000000000
000100000000000111100110000000000000000000000100000000
000000000000000000000000001001000000000010000001000000
000000001010000000000000010000000000000000000100000000
000000001110000000000010001001000000000010000001000000
.ramb_tile 6 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000110100000000000000000000000000000000000
000111100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000111000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 7 23
000000000000000111100111100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
011000000000000000000000000000000000000000000100000010
000000100000000111000000000011000000000010000001000000
110001000001010000000000000000000000000000000100000000
110010000000100000000000000011000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000001000000000010000000000001
000000000000000000000111101000000000000000000110000000
000000000000000000000100000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000010000000
.logic_tile 8 23
000000000000000011000000000001001100000011010001000000
000000000000010000000000001111011011000011000000000000
000010100000001000000000000000000000000000000000000000
000001000000001011000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001101110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000111001111000001000011000000000000
000000000000001011000100000101001000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 23
000000000000000111000000000111000000000000110000000000
000000000000000111100010001001001101000000010000000010
000000000000000000000010010001100000000010000000000100
000000101100001001000110101111000000000000000000100000
000000000000101111000000000111100001000000010000000000
000000000001011111100011100101101011000000000010000000
001000000000000001100010001011100001000000010000000000
000000000000001101000100000101101001000000000000000001
000001000001001011100000011101001100000010000010000000
000000000000000111000011111001001100000000000000000000
000000000001010011100000011001000000000010000000000010
000000001110100000100010111001000000000000000000000000
000001000000000000000010101001000001000000000000000000
000010100000001011000110000101001110000000010000000001
000000000000000011100011110111101111110011110000100000
000000000001000000010010111101111100010010100000000000
.logic_tile 10 23
000100000000000001100111101011001101000011100000000000
000010000000001111000110001101011000000011110000000010
000000100000001001100010001001100001000000010000000000
000001000000000101000110111001101111000000000000000000
000000000100000111100010001001111110100000000000000000
000000000000001001100011101011001110000000000000000000
000000000110000101000010100011001000001100000001000000
000000000000000111100111000111111011001000000000000000
000000000000100011000110100001101011001011100000000000
000000000000000000000111101111101110001011010000000000
000000000000000001000000001011111011001100000000000000
000000100000000001010010000101001011000100000000000000
000000001110001011000010100011100000000010000000000000
000000000000100011000100000001001010000011000000100000
000000000000001111100000010111001010101100000000000010
000000000000000001100011100001011001001100000000000000
.logic_tile 11 23
000000100000000001100110000001000001000011000000000100
000000000000000000000010111011001111000010000000000000
000000001000000000010011111001111101000011110000000000
000000000000000101000110001101111010000011100000000000
000000000000100111100000010011011100000010000000000000
000000000001000011000010000111101001000011000000000000
000000000001001001100011110101101000110011110000000000
000000000010101101000111110111111100010010100000000000
000000000000011111100011101001100000000000010000000000
000000001110010101000011010001101111000000110000000000
000010000000100111100000011011011110111100000000000000
000000000001000000100011100111001011011100000000000000
000000000000001011100111000011001000001100000000000000
000000000000101011100011000111111010000100000000000000
000000100000101111000111100101111110000010000000000010
000001000001010001100000001111011010000000000000000000
.logic_tile 12 23
000000100101100011100000000101111111111100010000000000
000000000001011101100011100001101111111100000000000000
000000000001011000000110010011101010010000000000000000
000010100110000001000011000101111111000000000000000100
000001000000001111100110001111100001000000000010100100
000010000000011111100000001001101100000000010000000000
000000001110100000000010100101000001000011100010000000
000000000001000000000110100111001100000011000001000000
000000000100000000000000010111000000000000000000000000
000000000000000111000010001011100000000001000000000000
000000000000000111000011011101000000000001000000000000
000000000010010111000011001001100000000000000010000000
000000000000000000000000000001000000000000010000000000
000000000000001111000011001001001100000000000010000010
000010000000001000000011001101111001100000000000000000
000001000000000011000010001101101101000000000000000000
.logic_tile 13 23
000000000000000011100011100111111000111100000001000000
000010000000001111100010110101001001011100000000000000
000000001110100011100000000001101111001110100000000000
000010101110000111000011010001001011001111110000000000
000000100000000101000111100011100000000001000001000000
000001000001000001100100000011100000000000000000000000
000000000000001001100000001111011010000011110000000000
000000000000001111000010010101001000000011100000000010
000000000000101001100000011101001110001111110000000000
000000000001011111000011011001001111000110100000000000
000000000001010111100111101011000001000000000000000000
000000000000000000100100000101101100000000010000000000
000000100000000001000011100001000000000001000000000000
000001000000001011000100000001100000000000000000000000
000000000001001001000000001111101010010011110000000000
000000000001100011100000000011011100110011110000000000
.logic_tile 14 23
000000000001011111000111001101111010000110100000000000
000000000000000111000000001011011110001111110000000000
000000001000001001000110011011011110000001110000000000
000000000010000101100010100001011000000000110000000000
001000001001011101000011110011000000000001000001000101
000000000000000001100010001111000000000000000000000000
000000000000001111100010010101011001011111110000000100
000000000001000001100111010101001001111111110000000000
000000000000000111000111100011101011111001010000000000
000100000000001111110000001101011010110000000000000000
000101000000000111100000000001000000000000010000000010
000010000000000000100011110111001101000000000001000001
000000000000000001100010001011001001110000000000000000
000000000000001001000000000101011110010000000000000000
000000000000010001000111010101111001000010000000000000
000000000001000000100010000001111111000011000000000000
.logic_tile 15 23
000000000000000111100110011001000001000010000010000000
000000001110000001100011000011101001000011000000000000
000000000000001000000110010011011000001100000000000001
000000000000000001000011111101001101000100000000000000
000000000000000000000000011001001101101011110000000000
000000000000000111000010001001101100100111110000000000
000001000100001101000011100111100000000000000000000100
000010100000001001100000001111000000000001000000000000
000000000000001111100010011001111100010011110000000000
000000000000001011100111011011101000110011110000000000
000000000000001111000111111101101000100100000000000000
000000000000000111100111101111011110101100000000000000
000000000001001001000000010001011101011100000000000000
000000000000101111100011110111011011111100000000100000
000000000000000001000111111011011110100011110000000000
000000000000000000000111010101111010000011110000000000
.logic_tile 16 23
000010100000010000000110001111000001000000010000000000
000101001100100000000010110001001011000000000000000000
000001100000000000000000011101000000000010000000000000
000001100110000101000010001101101010000000000000100000
000000000000011000000110010001000000000000000000000000
000000000000100001000010001011100000000001000000000000
000000000100000000000111011101100001000000010000000000
000000000000000101000010000101101111000000000000000000
000000100000000000000000000000000000000000000000000000
000001001110000000000011000000000000000000000000000000
000011000000000000000000000001101000000100000000000100
000000000100000000000000001101111010000000000000000000
000000000000001000000000001111100001000000010000000000
000000001100000111000000000001001011000000000000000000
001001000000100000000000010000000000000000000000000000
000010100001011011000010110000000000000000000000000000
.logic_tile 17 23
000000000000000000000000001001100001000000100001000010
000000000000000000000000001011101111000000000000000000
011000000000000011100011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001011101101000000000000100000
010000000000000000000000000101101100100000000000000000
000000000111010011100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000111000000010001111101010000000000000000
000000000000000000000011100111011100000000000000000000
000000000000000000000111000000000000000000000100000000
000000000000000011010011100000000000000010000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000110100000000000000000000000000000
000000000001100000000100000000000000000000000000000000
.logic_tile 18 23
000000000000000000000111011101101011111000000000000001
000000000000000000000011001101011010110000000000000000
011100000100000000000010001111101000111000000000000100
000000000000000000000100001001111010110000000000000000
010000000000000000000011010000000000000000000000000000
110000000000001101000011000000000000000000000000000000
000001000001001101000010000000000000000000000000000000
000000001010100001100100000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000100000100000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000110000000000000000000000100000000
000000000001000000000000001001000000000010000000000000
.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000001100000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 20 23
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
011010100000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000001011000000000010000000000000
000000000000000000010000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 23
000000000000000001100110000111100000000011110000000000
000010000000000000000010011101101101000011100000000001
011000001110001111000000010111111010000110100000000000
000000000110001011000010000011011111001111110000000000
010001000000001000000010100011101000010000000000000010
010010100000001101000110000011011111110000000000000000
000000000000000001000111100101101111000110100000000000
000000000010000000100000001101001101001111110000000000
000000001110000111000000000000000000000000000000000000
000000000000000111000011010000000000000000000000000000
000000000000000111000010001111111000010000000000000000
000000000000000000000100000001101000110000000000100000
000000000000110011100110101101000000000010010100000000
000000000001010000100011101001001011000001010000000100
010000000000000011100010000000000000000000000000000000
000000000000010000100110010000000000000000000000000000
.logic_tile 22 23
000000000000001011100111110011111011000110100000000000
000000000000000011000111111011111111001111110000000000
011000000000001001100111110101011000000110100000000000
000000000000001001000011000111011101001111110000000000
010000000000000001000000000011100000000001000000000001
010000000000000000000010000001000000000000000000000000
000010100000000011100000001001101111010000000000000000
000001000000000000100010001001011000110000000000000000
000010100000011001100011100001001100010000000000000001
000001000000000001000011000001101100110000000000000000
000000000000000011100111000011100001000000100000000000
000000000000000111100000001101001111000000110000000000
000000000000011000000110101000000000000000000100000001
000000001010000011000000000101000000000010000000100000
010000000010000000000111010000000000000000000110000000
000000001000000000000111010001000000000010000000000000
.logic_tile 23 23
000000000000010011100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000100000000010010010000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000000010000000000000001101111000110100000000000
000010000000000000000000000001101100001111110000000000
001000100000000000000000000000000000000000000100100000
000001000000001111000000001001000000000010000000000010
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000110100001000011000011100000000000000000000101000000
000100000000100000000100000011000000000010000000100000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 23
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
110000000000000000000000001001000000000010000000100001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp0_tile 25 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.dsp1_tile 0 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 24
000000000000000011100000000111000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000000000111000101101001111100001000000000
000000000000000000000000000000101110111100000000000000
000000000000000101000110010101101001111100001000000000
000000000000000101000110010000101100111100000000000000
000000000000000000000000000001001001111100001000000000
000000000000000000000000000000001110111100000000000000
000000000000000101100000000101101001111100001000000000
000000000000000000100000000000001100111100000000000000
000000000000000000000000000101101001111100001000000000
000000000000001011000000000000001110111100000000000000
000000000000000101100110100101001000000011110000000000
000000000000000000100000000000100000111100000000000000
.logic_tile 3 24
000000000000000001100110011001000000000000110000000000
000000000000000000000010000001001001000000010000000000
011000000000001000000111001001100000000000100000000010
000000000000000001000110100011101101000000000000000000
010000000000000001100010011001100000000001100000000000
110000000110000000000010100011101010000001010000000000
000000000000000000000111001011100000000010000000000000
000000000000000000000110101001000000000000000000000000
000000000000000000000010000101101010000011110000000000
000000000000000000000000000000110000111100000000000000
000000000000000011000000000101100000000000000000000100
000000000000000101000000000001100000000001000000000001
000000000000000111000000001001100000000000100000000000
000000000000000000100000000111101110000000110001000000
000000000000000011100110000001011110010110000101000000
000000000000000000100000000001111001010111000000000111
.logic_tile 4 24
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000000000000010100000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 24
000000000000000000000110000001011000110110110000000010
000000000100000101000000000001101010110101110000000000
011000001110001111100000001011101100000110100000000000
000000000000000011000000000101011010001111110000000000
010010100000000001000011101101111100000110100010000000
110000000000000001100011000011111100001111110000000000
000000000001001000000000000111111000110110000000000000
000000000000100001000011000011101011110101000000000000
000000000000000111000000000000000000000000000100000001
000000000000001111000011011111000000000010000000000000
000000000000001000000011100000000000000000000100000000
000000000000001101000000000111000000000010000000000010
000000000010000000000010000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 6 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000001110000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 7 24
000010000000000111100010000000000000000000000000000000
000001000110000000000110100000000000000000000000000000
011001100000000000000011110101101000000110100001000000
000011000000000000000011101001011000001111110000000000
110000000000000111100000001011100000000001000000000001
110000000000000000000000001001100000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000011000000000001101100000110100001000000
000000000000001001100000000011101010001111110000000000
000000000000000000000010001000000000000000000100100000
000000000000000000000100000101000000000010000000000000
000100100000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 24
001000000001010111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000011000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000001101010000000000000011000001000000100000000000
000000000000010000000000000111001100000000110000000000
000000000000000000000000000111100000000000000000000101
000000000000000000000000000001000000000001000011000000
000000100000000011100011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000001100000000010000010100001
000000000000000001000000001011000000000000000000000011
000010000000000001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 9 24
000000000010000011100000010111001011010011110000100000
000010000000001111000010100101011101110011110000000000
000000000000000001000010001001101101000100000000000000
000000000000000000100111111011111000000000000000000000
000000000000000001000010000101101101000100000000000000
000000001111110000100110111001011110000000000000000010
000100000000001000000011001101100000000010000000100100
000100000000000001000000001111100000000000000000100000
000000000000010001100010000011100001000000000001000000
000000000000000001000111100111001011000000010000000000
000000000001000011100010001011111100010111000010000000
000000000000000001100010001001101100111111000000000000
000011000000000011100000000001000000000011010000000010
000011100001010001100000001101001000000011000000000000
000001000000000001000000010011000001000000000000000010
000010000000000000100011000111001010000000010000000000
.logic_tile 10 24
000000000000011111000010111101100000000001100000000000
000001000000101111000111010001001001000011100000000000
000000000000000101000010001101101011000100000000000000
000000000000001001100111011001111110000000000000000000
001000000000001001100010101001000001000011000000000000
000000000000000001000111000111001111000011010000000000
000000000000001000000011100011100001000011000000000000
000000000000001111000011110111101000000010000000000000
000000000000001101100110010101111100001100000000000000
000000000000000101000010001111101000101100000000000000
000000000110001111000000000011011000000000000000000000
000000000010000001000010010101011001100000000000000000
000011000000000000000011101011001010000000000000000000
000001000100001111000100000011111101100000000000000000
000000000000000011100010000101000000000000010000000000
000010100000001111100100000011001011000000000000000000
.logic_tile 11 24
000000000000001001000000000101000001000011110000000010
000001000100001111110000000011001011000011100001100110
000010000000000101000011001111000001000000100000000000
000001000110000000100000000011001111000000000000100000
000010100001010111100010010101100000000001000000000100
000000000010001111000111110101000000000000000000000000
000000000110001000000011001111100000000010000000100000
000000000000100001000000001001001011000011000000000000
000000000001000000000000000001000001000000000000000001
000100000000100111000000001101001100000000010000000010
000000000001010111100000001101100000000001000010000000
000000000010100001100000000011100000000000000000000010
000000100000000101000000000001100000000001000000000000
000000000000010000000000000001000000000000000000000010
000001000000000111100000001111100000000000000000000000
000010000000000000100011011001000000000001000010000010
.logic_tile 12 24
000000001010000111000111111011011001100000000000000000
000000000001111001000011101101101001000000000000000000
000001001010000111000000000101101100000000000000000110
000010000110000011000010111101011000100000000000000000
000010101110000111000010011111100000000000110001000000
000001000000000000000111010011001110000000000000000000
000000000000000001000011110111111001000010000001000000
000010000000000000100010001111101011000000000000000000
000010000000000111000011100001011100110010100010000000
000001001000000000000011110001101001110011110000000000
000000000000101011100000001101011111011101000000000000
000000000001011011100000000111101111011110000000000100
000000000000001011100011100111000000000000000000000000
000000000100011011100010010101000000000001000000000000
000000000000000111100010111111000000000000010000000000
000000100000000001100011110001101100000000000000100000
.logic_tile 13 24
000000000000010011100011101101011110001111110000000000
000000000000100000100010011101111100011111110000100010
000000000001001111100010111011100000000001000000000000
000001000000001101000110000111000000000000000000000000
000011100110011001100000000001000000000001000010100000
000010100000000111000010001001001111000011000001000000
000011000001000011000111001011111111010111000000000000
000010100110100011010111111111101001101111000000000010
000001000000100000000000001001000000000000000000000000
000010001100000011000000001001100000000001000000000100
000001000000000000000000010011100000000001000000000000
000010000000000111000011000101100000000000000001100000
000000000001000000000111100101100000000001000000100000
000010000000110000000100000101100000000000000000000000
000000000000001001000000001101111001000011010000000000
000000001010000011000011100101001000000011000010000000
.logic_tile 14 24
000000000000000111100110110001100001000000010000000100
000000000000000001100011010111001000000000000000000000
000100100000001111100110011011000000000000100000000100
000100000010011111100011111011101001000000000000000000
000010000000000111110010001101100001000000000000000100
000011001111010000000010111011001001000000010000000000
000010001011101001010000011111011101111100110000000100
000000000001111111000011101001101110111100100000000000
000000000000000011100000000101011010100011100000000000
000000000000000000000011000001111010101011100000000000
000000000000100001100010000111101010000110100000000000
000010100001011111000111100001101100001111110000000000
000001000000010001000111001111001110000011000000000000
000110000000101001000111000101011011000010000000000001
000000001000001000000111001001000001000000100000000000
000000000001010001000010001111101100000000110000000000
.logic_tile 15 24
000000000000001001100010110001011110000000110000000000
000000000000000001100010001011001011000001110000000000
000001001000100001000110010001011100101100110000000000
000000100001000000100011101001001110101000110000000000
000010100000001001100010101001101000100110100000000000
000100000000001111000000001001011100100101010000000000
000000000010000111000111111111000001000011000000000100
000000000000000000010110001101001001000010000000000000
000010100000000111100111011011100000000000010000000010
000001000000001001100110011111101110000000110000000000
000001000000000011000111000111101010101011110000000000
000010000000001001000100001011001010100111110000000000
000000000000000111100111001011101100110011110000000000
000000000000000001000110011101001111010010100000000000
000001000001000101100111001001011010011000000000000000
000010100100101011000010111111101111010100000000000000
.logic_tile 16 24
000000000000010000000000000011111111000000000000000000
000000000000100001000010010111001110100000000000000000
011001000000000000000000010000000000000000000000000000
000100000000000000010011010000000000000000000000000000
011000000110001000000000000111101010000011100000000100
010000000000000001000000000011001000000011110000000000
000010000000000111000000000000000000000000000000000000
000101000110010000000000000000000000000000000000000000
000001000001010011100000000000000000000000000000000000
000010100000100011000000000000000000000000000000000000
000000001110000011000000000001111010001001000000000000
000000000000000111000000000011101111000101000000000000
000000000000000011000000001000000000000000000101000010
000000000001010000000011100011000000000010000000000000
010000001100001111100000000000000000000000000000000000
000000001010000011100000000000000000000000000000000000
.logic_tile 17 24
000001000000000111100111110011000001000000000000000000
000010000000000000100111011001101100000000010000000010
011010000001000000010110011111101000000001000000000000
000001000000000000000010111001111101000011000000000000
010000000000000001100011111011011110111000000001000000
110010000000000001000011010101011010110000000000000000
000000000000000001110011100001111010000011010000000000
000000000000000000000000000001111001000011000000000010
000000000000000001000111001011101010000001000000000000
000000000000000000100100001111111111000011000000000000
000000000000001000000011010011100000000000100000000000
000000000000001101000110101101101101000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010000000000000000110110000000000000000000100000000
000000000100000000010010110101000000000010000000000000
.logic_tile 18 24
000000000000000011100000000111111111001000000000000000
000000000000011111100011101001101001001100000000000000
011010000000010101100111111001101101111000000000000000
000001000000100011000111100001001010110000000000000001
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000001000000000010000000000000000000000000000
000001000000000101000011100000000000000000000000000000
000001000000000000000000011001000001000000000000100000
000010100000000111000011110011001001000000010000000000
000010100000000000000000011011111101001000000000000000
000001000001011001000010001001101011001100000000000000
000000000000000000000000000000000000000000000100000000
000000000000000001000000000001000000000010000000000010
000010100100000000000000010000000000000000000100000000
000000000000001001000010000111000000000010000000000000
.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000101000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
110000000001010000000010000000000000000000000100000000
010000000000100000000000001101000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000011111001000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 24
000010001110100000000110001111001100000010000000000000
000000000010000000000010111101001111000000000000000000
011000100000010101000000000101101000000011110000000000
000001000000001001100010100000010000111100000000000000
000001000000001001100110011101111100000010000000000000
000000101000000001000010001001111101000000000000000000
000000000000001001000010010001111100111100010010000001
000000000000000001100010001101001010111100000000000101
000000000000010011000011010011111000000011110000000000
000000000000000000000011100000000000111100000000000000
000000000000000001100010101011100000000001010100000000
000000000000000011000010010101101001000010010001000000
000011100000000000000111100111100000000001010100000001
000011100000001111000000000101001011000010010000000000
010000000010001101100000000111100000000000000100000100
000000000000001001000000001011000000000001000000000000
.logic_tile 22 24
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000001000
000001000000000000000110100000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000011000000000000000001000001100111000000000
000000000000001101010000000000001111110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001101110011000000000000
000010000000000000000010110000001001001100111000000000
000001001100000000000010100000001101110011000000000000
000000000000000101100110110000001001001100111000000000
000000000000000000000010100000001001110011000000000000
000000100000000000000110100000001000001100111000000000
000001000000000000000000000000001101110011000000000000
000100000000000000000000000000001001001100110000000000
000100000000000000000000000000001100110011000000000000
.logic_tile 23 24
000000000000000000000000011011011110000110100000000000
000000000000000000000010100011011100001111110001000000
011001100000000111000010001000000000000000000100100000
000011100000000000000100001001000000000010001000000000
000000000000000000000110101101100000000000000100000000
000000000000000000000000000101100000000001000000100000
000000000000001111000110111001000000000000000100000001
000000000000000101000010100001100000000001000000000000
000000000000000101000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001000000000001101100000000000000101000000
000000000000001011000000000001100000000001000000000000
000000000000000000000000001101100000000000000110000000
000000000000000000000000000101000000000001000000000000
010000001110100000000000001101000000000000000100000000
000000000001000000000010010001100000000001000000000010
.logic_tile 24 24
000000000000000000000000000011000001000011010000000000
000000000100000111000010010001101100000011110000000001
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000010000000000010000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011010000000000000000000000000000000000
000000000000000000000000000101100000000010000101000000
000000000000000000000000000001100000000000000000000010
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp1_tile 25 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001001000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.dsp2_tile 0 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 1 25
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000101010000001111100000000001000000100000
000000000000000000100000000001100000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000000011100000000011000000000001000110000010
000000000000000000000000001101000000000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 5 25
000000000000100000000010111001000000000001000000100000
000000000001000000000111001011100000000000000000000000
011000000000000000000000001011100000000001000000000011
000000000000000000000000000101100000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000001000000000000000000110000000
000000000000001101000000000011000000000010000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000000011000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000001001100010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 6 25
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 7 25
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000110000000000000000000000000000000
000100000000001011000000000000000000000000000000000000
110000000000000111010000001111001010000110100000000000
010000000000001101000000000001001111001111110000000001
000000000000000101000000000011101011000110100000000010
000000001010000000100000000111101101001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000010011111111011000110100000000000
000000000000000000000111111001101101001111110000000010
000000000000000000000010000000000000000000000000000000
000000001100000001000100000000000000000000000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000000000001000000000010000000000010
.logic_tile 8 25
000000100000001011000000001111101110000010000001000000
000000000000001111000000001111011000000011000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000001100000000000000001111000000000010000010000000
000001000000000000000000001111100000000000000000000010
000000000000000000000000011011000000000000100000000000
000000000000000001000010001101101000000000000010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011101100000000000000000100000
000000000000000000000011100001000000000001000000000000
000000000000000000010011100000000000000000000000000000
000000000000000011000100000000000000000000000000000000
.logic_tile 9 25
000000000000101111000110010011000000000010000000000000
000000000001010111000010101001101011000011000000000001
000000000000001000000011000101101011000010000000000000
000000000000000011000100000101011011000000000000000000
001001001100101011000011001101001111011100000000000000
000000100001001111100011000001111100111100000000000000
000000000000000001100000010111101101011000000000000000
000000000000000001000010000001001010011100000000000000
000000000000001001000111100001111100000010000000000010
000010001000000011100000000101111110000011000000000000
000000000000010111110010011011111111001000000000000000
000000000000100001000010110011111010001100000000000000
000000000000001101100111101001001110001000000000000000
000000000000000011000110100111001111001100000000000000
001000000000000101100111000001000000000000100000100000
000000000000000000110000001001001100000000000000000000
.logic_tile 10 25
000000001010001011100010001001111110010011110000000000
000000100000001111100010010011011011000011110000000000
000010100000001111100110000001011111110000000000000000
000001000000001111100011110111011101111000000000000000
000000100000001101100011111011000000000000010000000100
000000001110000001000011000001101101000000000000000000
000010000000001000000000000001101100000011000000000000
000000000000001111000000000001101001000010000000000000
000000000000001000000011101001101010000000000000000000
000000000000001011000011101011101010100000000000000000
000000000010000001000010000001001111010000000000000000
000010000000001001100011111101101100110000000000100000
000000000000000001000011101111100001000010000000000000
000000000000001101000000000111001101000011000000000000
000000000010000101100111111001001111000111110000000000
000000000110001001000011100011011010001111110000000000
.logic_tile 11 25
000100000000000011100000011011111010000000000000000000
000000000000100111000010001001111001100000000000000000
000000100000000000000000001011101110110100010000000000
000000000000000000000010100111001110111000010001000000
001000101110100011100000011011000000000000100000000000
000000000110011111000010000101001000000000000000000000
000001000000101101000000010011000000000000100000000100
000000000000000101000010101111001000000000110000000000
000001001110111101100000001101000000000001000000000010
000000000000110001000000000111000000000000000001000000
000000001110000000000111101111000000000010000000000000
000000000000010101010100000111000000000000000010000000
000010000000000111100000011101000000000001000000000000
000001000110001001100011100011100000000000000000000000
000000100000000011100000011111001011011100000000000010
000001000110011111100010001111001010001100000000000000
.logic_tile 12 25
000000000000000111100111110011000000000001000000000000
000000000100000000100110001111000000000000000000000100
000000000000001000000111001011100000000001000000000000
000011000000001011000011100111000000000000000001000000
000000000100001000000111001011000001000000010000000010
000000001100000001000110101111101001000000000000000000
000000000000000001100110001001001010000111110000000100
000000000000000111000000000101111010001111110000000000
000000000110010011100111101101000000000010000000000000
000001000000000000000100000111100000000000000000000000
000000000000000111000000001011111001001111110000000000
000000000000000001000011001001101100000111110000000000
000000100000100000000010011111001001010000000000000000
000001000001000000000010101101111010000000000000000100
000000000000000101100011100111000000000001000000100000
000000000000000001000000000001100000000000000000000000
.logic_tile 13 25
000001000000100000000111011001100001000011010000000010
000010000000001111000011100101001110000011000000000000
000000000000000111010000011001001000100000000001000000
000000000000000000000011111011011100000000000000000000
000010100000000000000011101101101111100000000000000000
000000000000000001000000000011111001110000000000000000
000000000000000111100011011011000000000011000000000000
000000000000000000100110000111100000000010000000000000
000001000000000111000010010101011101000010000000100000
000010000000000111000011010011001011000000000000100000
000010000110110001000010000101000000000001000010100010
000000000001010111000100000111100000000000000000000000
000100001011010011100000010001000000000000000000000010
000000001110100011100011010111100000000001000000000000
000001100000001011100111100111100000000000100000000000
000011100000001111100000001011101111000000110000000000
.logic_tile 14 25
000000000000000011100110101111000000000000010001000000
000000100000000000100000000011101101000000000001000000
000000100000010011100111000111100000000011000000000000
000100000000010000110000000001000000000010000000000000
000000000110000001100000000101101110001100100000000000
000000000000001111000010010011001111101100100000000000
000000000000001011110000000011100000000010000000000000
000000000000000001010000001101100000000000000000000000
000000000001011000000000011011101010110001010000000000
000000000000101101000011110101001010110011110000000000
000001000000000111100000010011100001000010000000000000
000000000000001111100011011111001111000011000000000101
000000001110001001000111100001011001010100110000000000
000000000000001111000011000101111111111100110000000000
000001000000000001000011111111000000000001000010000000
000000000000000000000011010001000000000000000000000100
.logic_tile 15 25
000000000000001000000110000111011011000011100000000000
000000001110000001000010001001111111000011110000000000
000001000000000101100111010011000000000001000001000000
000110100000000000100110000111000000000000000000000000
000000000000010011100000011111100000000000010000000000
000000000110100000000010000011101111000000000000000000
000000000000000000000111110111100001000000010000000000
000000001010000111000110001111101101000000000000000000
000000001000000001000000000001101101110011110000000000
000000000000001111000011110111001110010010100000000000
000000000000000011100111101001001011111100000000000000
000000000000001001100100001001001110011100000000000010
000000000001000001000010000011111011000000000000000000
000000001110101011100011000111001011100000000000000000
000000000000001101000011100011011000000010000000000000
000000000000000001100011001001111011000000000000100000
.logic_tile 16 25
000000000000000011000110010011100000000010000000000000
000000000000000000100011111101000000000000000000000000
011000000000000011000000000101111000001010000000000000
000000000000000111010010010101101000001001000000000000
000000000000001011000110000001111011010000000000000001
000000000000000001100010111001011010110000000000000000
000010000000000001100110011001000000000000010000000000
000000000000001101000010000001101101000000000000000000
000010000000000001000111101001000000000001000000000000
000001001100000000000100001101101010000011000000000010
000000000000000001100000001001101111011100000100000000
000000000000000011000000000101101110001100000000000000
000000100000000001100000001000000000000010000100000000
000001000000000000000000001111000000000000000000000000
010000000010000000000110100011100000000000100100000000
000000000000000011000000001101001100000000110001000000
.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011010000001010000000010000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
010000000001010000000000001001111101000001000000000000
010000000000101001000000001101111001000011000000000000
000000000010001101000110000000000000000000000000000000
000000000000000001000111100000000000000000000000000000
000000000010000111100110110111011011001000000000000000
000000000000001011100010001111011111001100000000000000
000000000000000101100011100011011111111000000000000000
000100000000000000100000001011001010110000000000100000
000000000000000000000111001101011100111000000000100000
000000000000001111000000000101001101110000000000000000
000000000000000101100011100000000000000000000100000000
000000000000000000100000000011000000000010000000000000
.logic_tile 18 25
000000000000001000000010011001111101000001000000000000
000000000000000001000011111101111000000011000000000000
011000000000000000000010100001111001001000000000000000
000000000000001001000010100101101101001100000000000000
010000001000000001100110000101111100111000000000100000
010000000000001001000000001101101010110000000000000000
000000000000000000000110010011100001000010000000000000
000000000000001101000010000011101001000000000000000010
000000000000000001000000001101111100111000000000000010
000000000100000000100000000111001000110000000000000000
000000000000001011100010000000000000000000000000000000
000000000000000011000110010000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000001110000000000000000011000000000010000000000000
000000000000000001100000000000000000000000000100000000
000000000000000000100000001001000000000010000000000000
.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000100000000
000010100000000000000000000000000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 25
000000000000000000000000000111100000000000001000000000
000000000000000000000011010000100000000000000000001000
000000000000001000000000000001100000000000001000000000
000000000000000011000000000000001100000000000000000000
000000000000000000000000000101101000111100001000000000
000000000000000000010000000000101110111100000000000000
000000000000000101000000000011101000111100001000000000
000000000000000000000010100000001100111100000000000000
000000000001000111100000000011101000111100001000000000
000000000000100000100000000000101110111100000000000000
000000100000001101100110100101101000111100001000000000
000001000000000101000000000000001100111100000000000000
000000000000000111100000000011101000111100001000000000
000000000000000000100000000000001110111100000000000000
000000000000000000000000000001001000111100001000000000
000000000000000000000011000000101100111100000010000000
.logic_tile 22 25
000000000000001000000110000101111110000011110000000000
000101000000000001000000000000100000111100000000000000
011000000000001000000110010001101010000011110000000000
000000000000000001000010100000010000111100000000000000
000000001110000001100110110001111010000011110000000000
000000000000000001000010000000100000111100000000000000
000000000000001111000000010111111000000011110000000000
000000001000000101000010000000010000111100000000000000
000000000000000000000110000101000000000001010100000000
000000000000001001000100000101001111000010010000000001
000000000000000001000000000101100000000001010100000000
000000000110000000100000001001001101000010010000000001
000000000000000000000110000011100000000001010100000000
000000000000000000000100000001001111000010010000000000
010000100000000001100000000011000000000001010100000000
000000000000001101000000001101001101000010010000000000
.logic_tile 23 25
000000000000000111100000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
011000000000000000000000000101111100000011110000000000
000000000000000000010000000000110000111100000000000000
000000000000001000000110000000000000011010010000000000
000000000000001011000000000000001011100101100000000000
000000000000000000000110000001000000000000000100100000
000000000000000000000000000101100000000001000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000011000000000001010100100100
000000000000000000000000000011101000000010010000000000
.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000001001000010000000000000000000000000000000
011000000001000000000000001000000000000000000100000000
000000000000001001000000000111000000000010000000000000
010000000000000000000000000000000000000000000100000000
010000000000000000000000000001000000000010000000000100
000000000000000000000000000000000000000000000100100000
000000000110000000000000000111000000000010000000000000
000000000000000000000000001000000000000000000110000010
000000001010000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
.dsp2_tile 25 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp3_tile 0 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 26
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000110000000000000010001100000001111000000000000
000000000000000000000010000000100000110000110000000000
010000000000000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011001110110001010100000010
000000010000000000000010001001111010110011110000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 26
000000000000000000000010110011001011000100000000000000
000000000000001001000111000001011100001100000000000000
011000000000000011000110010011011000010111000000000000
000000000000001101000011011011011001111111000000000000
010000100000001101000110010001111100101111110000000000
010000000000000001100010000111111010001111110000000000
000000000000001001100110010101100000000001000000000000
000000000000000001000011011111100000000000000000000000
000000000000001101000110000101100000000000100000000000
000000010000001111000010100011101011000000110000000000
000000000000001000000010101011000000000000000000000010
000000000000000001000011001001100000000001000000000000
000000000000000001000010001101101011110011110100000000
000000010000000000000010101011101010010011110000000101
010000000000000000000000001111011001101111110100000000
000000000000000000000000000101101000111111110000000101
.logic_tile 4 26
000000000000000000000010100011111001111011110000000000
000000000000000111000111000001011111110011110000000000
011000000000000001100010111101100000000000000001000000
000000000000000111000110101101000000000001000000000000
010000000000001101000110011011100000000011110000000000
010000000000000001100110001101101110000011000000000000
000000000000100001000010110111011000110011110001000000
000000000000011001100110000111101010010011110000000000
000000000000000000000000000011111001111101110000000001
000000000000000000000000000001111001011111110000000000
000000000000000111000011100101000000000011000000000000
000000000000000000000000001101101001000010000000000000
000000000000000101000010111111011101101100110000000000
000000010000000111100111001101101111111001010000000000
000000000000000000000011101101000001000011010101000000
000000000000000000000000000101001000000011000000000000
.logic_tile 5 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000001010000000000001000000000000010000000100010
000000000000100000000000001011000000000000000001000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000001000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000001000000000000000000100000010
000000000000000000000000000011000000000010000000000100
.ramt_tile 6 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
001000001110000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000010000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000010000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 7 26
000000000000001111100000010000000000000000000100000000
000000000000001111100011111001000000000010000001000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000111000000000010000000000000
000000000000000111000000000000000000000000000100000010
000000010010000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000001
000000000000000001000000000011000000000010000000000000
000000000000001000000000001000000000000000000100000000
000000010000000011000000000011000000000010000010000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000000001000000000010000000000010
.logic_tile 8 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000100000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010001111011110011110000000000
000000000000000000000110110111111011111011110010000000
000000000000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000100000000
000000010000000001000000000111000000000010000000000000
010000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 26
001100000000000011100111001101100001000010000000100000
000100000000000000000000000011101101000011000010000000
000000100000000000000110001101000000000000010000000000
000000000000001011000010011101001001000000000000000010
000000000000000111100111011011001111000011010000000000
000000000000001001100010001101111111000011000000000000
000000000000001111100011100111001011100011110000000100
000000000000001011000110010001011001110011110000000000
000010100000001101000110101001000000000001000001000000
000001011010001011000000000001100000000000000000000000
000000000000000111000000000101100001000010000000000000
000000000000001001000010010011001010000000000000000010
000000000000000011100000001101000000000001000000100000
000000010000000000000011001001000000000000000001000000
000000010000000000000010001011000000000000100000000000
000000000000000000000100000011001011000000110000000000
.logic_tile 10 26
000001000000000011000000001101100000000001000000000100
000010000000000111100011100011000000000000000000000000
000010100000001001000110011011011000000000000000000100
000001000000000001100011111001011000100000000000000000
000100000000100111100000001101001101010000000000000000
000100000001010001100011000111111010110000000000000000
000000100000001101000000001001000000000000000000000000
000001000000000001100010011011000000000001000000000000
000000100000000111100110100111011000010000000000000000
000000010000001101100000000101001110000000000000000000
000000000000000001000010101001011001000110100000000010
000000000000001001100010100111101100001111110000100001
000000000000001001000010000101001101001010000000000000
000000010000011011000000001111001101000011000000000000
000000010000001001000010101111100000000000000000000000
000000000000001011000000001101100000000001000000000000
.logic_tile 11 26
000001000000001111100111000001111010000000000000000000
000010000000101111000110001101001000100000000000000000
000000000000000101000111000111001100000110100000000000
000000000000001001100111111101011111001111110000000000
000000000000000111100110111111101100000100000001000000
000000000000000000000111111101001001000000000000000000
000000000100001111000010101011000000000000010000000000
000000000000000001000100001111001001000000000000000000
000100000000101001100000001001000001000000000000000000
000000000111001111000011100101001100000000010000000000
000000000000000000000000000101011111100000000000100000
000000000000000011000010000011011000000000000000000000
000010100000000111000000001101000001000010000000000001
000000000000000000100010111001101101000011000010000000
000001000000000001000110001111111001000100000000000000
000000100000000111000010000111001001000000000000000000
.logic_tile 12 26
000000000000101101000110111011000000000000010000000001
000000100001010101000011101101001101000010010000000000
000001000000000111100000000111000001000011000000000000
000100100010000101000011101011001010000001000000000000
001000000001000001100110010001011011010000000000000000
000010000000100101000111110101011000000000000000000001
000000001110000000000010011011000001000000110000000000
000000000000001101000110000111001111000000100000000000
000000000000000011100110010101001111100000000000000000
000000100000000111000011011001111001000000000000000000
000000000000000001000000001011111110000100000000000000
000000001110110001100010110001001010000000000001000000
000000000000000001000010000111101111001100000000000000
000000000000001101000111001111101101101100000000000000
001000100000010111100000000001001011100000000000000000
000000000000001001100010001001011100000000000000000100
.logic_tile 13 26
000000000000000001000111110001111001010000000000000000
000000000110000001000011000001011110000000000000000000
000000000100001111110110010111000000000001000000000000
000001000000000001000011100001100000000000000000100001
000010000000010001000010100101000001000000100000000000
000000000000000111100111001001001000000000000000000000
000000000100001011100000000111001101010000000000000001
000000001010000001100010011111001010000000000000000000
000010000000000000000111001101101100000110100000000000
000000000000001101000100001001111010001111110000000000
000000000000000001000000010011100000000001000010000000
000000000001011001000011110001000000000000000000000000
000100101110010001000111001101001111000000000000000010
000001000000111001000111110101101111100000000000000000
000000000000100111000010001011101010111100000000000000
000000001100010000000000000011111001011100000000000001
.logic_tile 14 26
000000000000000000010010101111100001000000100010000010
000000001010001001000010110011101010000000110000000000
000000000000000111000010011001100000000000000000000000
000000000000001111000110001011101001000000010001000000
000001000010001001000011111101001100100000000000000000
000010000000000101010110101101101111000000000000000000
000010000000000111000111001011001110100000000000000000
000001001110000000000110010011001101000000000000000001
000000000000001101100110110111001111010000000000100000
000000000000000001000010000001101101000000000000000000
000001000100001011100111011001101100100000000000000000
000000000110001011100110100111011010000000000000000010
000000000000010001010110100001111000000100000000000000
000000000000100111100011110101101011001100000001000000
000000000000001111100000001001011110100000000000000000
000000000000000011100010101101101011000000000000000000
.logic_tile 15 26
000000000111000111000111110101001100000000000000000000
000000000000101101000111001001101000100000000001000000
011000000000001001000111001011011111000110100000000000
000000000000000001100010111111101011001111110000000000
110000000000000000000010011001100000000000000000000000
110000001010000000010110000001000000000001000000000000
000000000000001001100010101101011101000100000001000000
000000001010000001000110110011101010001100000000000000
000000000000000001100000001111000000000001000000000000
000000010110000000000011101101100000000000000000000000
000001000000000111000110101001100001000010000000000000
000000100000001001010100001011101001000011000000000000
000010100000000000000111101001000001000000100000000000
000000010000000000000111100001001010000000000000000000
011000010000000011100000000000000000000010000100000000
000000000000000000100010001001000000000000000000000000
.logic_tile 16 26
000000000000000111000000000000000000000000000000000000
000000000100000001000010010000000000000000000000000000
011000001100000000000110100101101100001100000000000001
000000000110000000010000000001001011101100000000000000
010000000000000111000000001011000000000000000000000000
010000000000000000000010011101000000000001000000100000
000010000000011001000110100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010000000000001100000000111011000001100000000000000
000000010000000001000000000101011000101100000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000010000001111000000000000000000000000000000000000
010000000000000000000000001000000000000000000110100000
000000000000000000000000000101000000000010000000000000
.logic_tile 17 26
000000000001000000000000000000000000000000000000000000
000000000000000111000010010000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000010000000010000000000000000000000000000000
010000000000101001000100000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000010000000000000000001101000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000010000000000000000000001000000000010000000000010
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000100000
.logic_tile 18 26
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000011000000000000000000100000000
000000010000000000000011001011000000000010000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000010001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000010000000000000000000101000000000010000000000010
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 20 26
000000000000000000000000001000000000000000000100000010
000000000000000000000000000011000000000010000001000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 26
000000000000000101000000010001001000111100001000000000
000000000000000000100011110000001110111100000000110000
000000100000100000000000000111101001111100001000000001
000000000101110000000000000000001110111100000000000000
000100000000000000000000000101001000111100001001000000
000000000000001011000000000000001110111100000000000000
000100000000000000000000010111101001111100001010000000
000000000000000000000010010000101110111100000000000000
000000000000000000000000000101101000111100001000000000
000000010000001001000000000000101110111100000000000000
000000001110000000000000000001001001111100001000100000
000000000000000000000000000000101110111100000000000000
000000000000000001000000000111101000111100001000000000
000000010000000000100000000000101110111100000000000000
000000000000000101100110110011001000000011110000000000
000000000000001001000010100000000000111100000000000000
.logic_tile 22 26
000000000000001000000110010011101100000011110000000000
000001000000001111000011110000110000111100000000000000
011000000000000111100111010011111000000011110000000000
000000000000000000000110100000110000111100000000000000
000000000000001001100011101011111010000100000000100000
000000000000000001000000000111001101000000000000000000
000000000000001001100111000101101010000011110000000000
000000100000000001000110100000010000111100000000000000
000000000000010000000111101111111011000010000000000000
000000010000100000000010110101111111000000000000000000
000000000000000001000110010001000001000001010100000000
000000000000000000010010001001001001000010010000000000
000000000000000000000000000001100001000001010100000000
000000010000000000000000000101001011000010010000000010
010000000000000101100110010001000001000001010100000000
000000000000000000000010100101101001000010010000000000
.logic_tile 23 26
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000001001000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100001011000000000000000000000000000000000000
000000000000000001100000010101111000000011110000000000
000000000000001001000010000000010000111100000000000000
000000000000000000000000000101101010000011110000000000
000000010000000000000000000000100000111100000000000000
000000000000001000000000000111000001000001010100000000
000000000000000001000000001001101010000010010001000000
000000000000000000000110101111100001000001010100100000
000000010000000000000000000011101000000010010000000000
010000000000000000000000010000000000000000000000000000
000000000000000000010010100000000000000000000000000000
.logic_tile 24 26
000000000000000000000010000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000100000
000000000000000111000000000000000000000000000110000000
000000010000000000000000000001000000000010000001000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000011000000000010000001000000
000000000000000001000000000000000000000000000100000000
000000010000000000000000000111000000000010000000000010
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.dsp3_tile 25 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 27
000000000000001101000010011011111001100111110000000000
000000000000000001000110000101101011110111110000000000
011000000000000001100110001001100000000000000000000000
000000000000000000000010101001100000000001000000000010
110010100000000001100000001001100001000000000000000000
110000000000000001000000001111001011000000010000000000
000000000000000101000010111101100001000000100000000000
000000000000000000100010001011101000000000000000000000
000000000000000101100000000011011111110100000000000000
000000010000000000000000001001001010110000000000000000
000000000000000000000110110011100000000000000000000000
000000000000000000000011111001100000000001000000000000
000000000000000000000110100011101011100000000000000000
000000010000000000000100000101101011000000000000000000
010000000000001000000110101001000000000011110100000000
000000000000000101000000001101001000000011100001100010
.logic_tile 4 27
000000000000001101100111000001101001000000000000000000
000000000000000011000011100001111111100000000000000000
011000000000000011100110001101100001000000010000000000
000000000000001001000000001101101101000000000000000000
010000000001011000000110001001000000000000000000000000
010000000000100001000000001101000000000001000000000000
000000000000000000000110011111100001000000100000000000
000000001110000000000010001001101011000000000000000000
000000000000000000000000001101101011000011110000000000
000000010000000000000000001101101111000011100000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000100000000000000000001001100000000010000000000000
000001010000000000000000001011000000000000000000000000
010000000000001000000110001101011000111101110100000000
000000000000001101000100000111101010111100110000000000
.logic_tile 5 27
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000010000000000000000000000000100000000
010000000000000000000000000001000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 6 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 7 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 27
000001000000000000000000000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 27
000000000000000001100110011001100000000001000010000000
000001000000000000000010000101000000000000000000000000
000000000000001111100110010111000000000001000000000000
000000001100001111000011110111100000000000000000000000
000000000001010000000111100111100001000000100000000000
000000001100000000000000000111001001000000000000000000
000000000000000001100000001001101111000111110000000000
000000000000000000000010011101011111001111110000000000
000000000000000101100000001011011001000100000000000010
000000000000000000000000000011011111000000000000000000
000000000000001000000000010111111100010000000000000000
000000000000000101000010100001111001000000000000000000
000000000000000101100010001001100000000000000000000000
000000000000000101000100001111101001000000010000100000
000000100000001000000110100101011100000000000000000000
000000000000000101000010100001111001100000000000000000
.logic_tile 10 27
000000000000000001000000010101000000000001000001000010
000000000000000000100010001101000000000000000000000000
000000000000001111100010000101100000000001000001000100
000000000000001011100110101101100000000000000000000010
000000000001000001000011000011000000000001000000100000
000000000000001101100010011111000000000000000000000000
000000100000000111000111001001001100000010000010000000
000001000000000011000100001001111000000011000000000000
000000000000000111100000010101000000000001000000000000
000000001000000000000010100101100000000000000000100000
000000000000000000000000000001111001000000000000000000
000000000000000000000010000111101010100000000000000000
000101000000001011100011101101000001000011110000000000
000000000000000011010000000101101111000011100000000000
000000000000000000000110100011101111010000000000000000
000000000000000000000100000011101000000000000000000000
.logic_tile 11 27
000000000000001000000000000111011110000110100000000001
000000000000010111000000000011011111001111110000000000
000010100000000111000111111001100000000001000000100000
000000000000001001000111100001100000000000000000000010
001000000000001000000111100111000000000001000000000010
000000000000000101000100000001000000000000000000100111
001000001100000001000000001101000000000001000000000010
000000001100000000100011000001100000000000000000000000
000000000000000000000000001011100000000001000010100000
000000000000001101000000000001100000000000000000100000
000000000000010000000010001001100000000010000000000000
000000001010100000000110111001001010000011000000000000
000000001110000000000010101001100000000001000000000100
000000000010000011000100000101100000000000000000000010
000000100000000000000000001011100000000001000010000100
000000000000000000000010111101100000000000000000000000
.logic_tile 12 27
000010100000101001100010001001000001000011100001000000
000001000000000001000010000011101001000011000001000000
000000101010010011100110011101111111001100000000000000
000001000100001001100011010101111000000100000000000010
000000000000000000000000001011100000000000000010000000
000000000000001101000000000001000000000001000000000000
000000000000000001000110111001001110010000000000100000
000000000000000111100010001101111000000000000000000000
000000000000000000000000001001100000000000000010100000
000000000000000000000000000101100000000001000000000000
000000100110000001000111000001000000000011000000000000
000000000001000111100110000101000000000010000010100000
000000000001010001000110101011100000000001000000000001
000000000000100000100010001011100000000000000010000000
000001000000000011100110000111101111010111110000000000
000000000000000000000000001111001010100111110000000000
.logic_tile 13 27
000110000000001011000111011111100000000000010000000001
000111000000001111100011000001101011000000000000000000
000000000000000001100010101111011100011111110000000100
000000000010000011000100000001011110111111110000000000
000000000001000001000111010101000000000001100001000000
000000000000001011000010101111101001000001010000000000
000000000000000001000010010101111100000110100000000010
000000000000000000000110001011001010001111110000000000
000010000000001000000010101001111100000011100000000000
000001000001001111000010011101101000000011000001000000
000000000000101011100010111011001100000000000000000000
000000000000001111000110101011011001100000000000000000
000010100000000111100011100111100000000010000000000001
000000001010000101000000000101000000000000000000000000
000000000000001000000010110111100001000000000000000000
000000000000000101000011110001101011000000010001000000
.logic_tile 14 27
000000000000000000000010001111101000000010000000000000
000000000000001001000000001011011010000000000000000000
000000000000000001110011011011101110000111110000000000
000000000000000000000110101011001111000011110000000001
000000000000000111100110000001100000000000100000000000
000000000010001001000010011111101011000000000000000000
000001000000000000000010101011000000000011100000000000
000010100000000011000000001011101010000011000000000000
000000000000011101100010000011000000000001000000000010
000000000000100001000011101011100000000000000001000000
000000000000000000000110110101000001000010000000000000
000000000000001001000111010011001111000000000000000000
000010100000000011100110101001101011100000000000000000
000001000000000000000011101001011011000000000000000000
000000000010011000000000011001001101000000000000000100
000000000000000111000011011001001010100000000000000000
.logic_tile 15 27
000000000000000000000000001101000000000000100000000000
000000000000000000000011000101101010000000000000000000
000000000000000111000000011011100000000001000000100000
000000000000101001000010001011000000000000000000100000
000000000000000001000010011101000001000000000010000000
000000000010001101100010000001001001000000010000000000
000000000110000001100110000001000000000001000010000100
000000000000001001000010000101100000000000000000000000
000000000000001111000111100101101011001111110000000001
000000000000000111000011011101001011011111110000000000
000010100000100000000010000011000001000000000000000000
000001000001000101000100000011101110000000010000000000
000010100000000000000010000101101100000000000001100010
000000000000000000000100001111111100100000000000000000
000000000000000000000000001011000000000000000000100000
000000001000000101000000000001001101000000010000100100
.logic_tile 16 27
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000100001110100000000000000000000000000000000000000000
000010100110100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010010000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 27
000000000000001000000000000000000000000000000100000010
000000000000001111000000000001000000000010000000000000
011000000000000011100000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001000000000000000000000001000000000000000000100000100
000000000000000000000000000001000000000010000000000010
000000000000000000000000010000000000000000000000000000
000000010000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000100000010
000000010000000000000000001111000000000010000010000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 20 27
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000011
000000010000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 27
000000000000000101000111000011011000000011110000000000
000000000000000000100000000000000000111100000000000000
011000000000000011100000000101100000000001010100000100
000000000000000000000000000101001001000010010000000000
000000001100001000000111001001000000000001010100000001
000000000000000001000000001101001011000010010000000000
000010000000000101000010100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 27
000000000000000111100000010000000000000000000000000000
000000000000000000100011010000000000000000000000000000
011000000000000000000000000000000000000000000100000000
000100000000000000000000000001000000000010000000000010
010000001000000000000000000000000000000000000000000000
010000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000010110001111000000000011000000000010000000100001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000100000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 23 27
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000000000000000000000000000000000000100100000
000000000000000000000000000001000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000010000000000000011101111000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000010100000000000000000000000110000110000001000
000000000001000000000000000000000000110000110000000000
.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 28
000000000000000011000000001001000001000011010000000000
000000000000000000100010010101001000000011110000000001
011000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000001101100000000010000100100000
000000000000000000000000000101000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 28
000000000000001000000111000001000000000010000000000100
000000000000001111000000001101100000000011000000000010
011000000000000101000110010000000000000000000000000000
000000000000000000100111000000000000000000000000000000
000000000000001000000110000000000000000000000000000000
000000000001011111000000000000000000000000000000000000
000000000000001000000000001001101111111000000000000000
000000000000000011000000001001101010110000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000101000000000010000000100011
000000000000000111000000000001100000000000000101000000
000000000000000000100000000001000000000001000000000000
010000000000000000000000000011000000000000000101000000
000010000000000000000000000101100000000001000000000001
.logic_tile 4 28
000000000000001111000110000001111001010100100000000001
000000000000001111000011001101011010011100100000000000
011000000000000001100010100011011100101100000001000000
000000000000000000000000001101101001111100000000000000
010000000000001111000110000000000000000000000000000000
010000000000001111000010100000000000000000000000000000
000000000000000101100010100111111010101001010000000000
000000000000000000000000000101111000110011110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000001000000000000001011111111010110000000000
000000000000000111000000000001011001111100110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110001101011110000010100110000000
000000000000000000000100001001011010001010010000000000
.logic_tile 5 28
000000000000000001000110000101101100110011000000000000
000000000000001011000011001001101111000000000000000000
011000001000000111100011010000000000000000000000000000
000000000000000011000111100000000000000000000000000000
000000000000000000000000011001011001110011000000000000
000000000000000000000010001101001111000000000000000000
000000000000001000000110011011011000110011000000000000
000000000000000001010011001001111111000000000000000000
000000000000001011100000010101001000100000000000000100
000000001110000001000011000011111000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
010000000000000000000010101001100000000000000101100000
000000000000000000000100000101000000000001000000000010
.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000111000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000101000000000011000000000101
000000100000000000000000000011100000000010000000000000
000000000000000001000000000000000000011010010000100000
000000000000000000000000000000001001100101100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010111101111110011000000100000
000000000000000000000010110001011000000000000000000000
000000000000001000010000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
.logic_tile 8 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 9 28
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 28
000001000000000000000000011001111111000000000010100000
000010001000000000000011011011001011100000000000000000
000000000000000111000111101001001111000100000010100000
000000000000000000100000001001101111000000000000000000
000000000000000000000000001001100000000000010010000100
000000000000000000000000001101001110000000000000000000
000000000000000001000111101101101100010000000000100010
000000000000000000000000000011001110000000000010000000
000000000001111000000000000000000000000000000000000000
000000000001110111000000000000000000000000000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000100011010000000000000000000000000000
000000100000001001000000000001111001000000000010100100
000001000010000011100000000111011101100000000000000000
000000000000000000000000010101100001000000100000000000
000000000000001001000011010111001100000000000010000110
.logic_tile 11 28
000000000010001101100110100001001111011100000000000000
000000000000000101000010111111111110001100000000000000
000000000000000001100011011011011100000000000000000000
000000000000000000000110001111101000110000000000000000
000010100000001101000110111101111010000100000000000000
000001000000000101100010101101011110000000000000000000
000000000000001101000011110001011010010000000010000000
000000000000000001000010000101101101110000000000000000
000000000000001000000111100101000000000001000000000000
000001000000000111000111100011100000000000000000000000
000000000001001111000000010101000001000011100000000000
000000000000100101000011110111101100000011000000000000
000000000000001001100111010001101111010111110000000000
000000000000000111000010000001101101011011110000000000
000000000000000111000000001001101011000000000000000010
000010100000000000000011110101101000100000000000000000
.logic_tile 12 28
000000000100001101000011100111000000000001000000000001
000000000000000101100010000011100000000000000000000000
000000000001011011100111001001100000000000000000100000
000000000010100001100010010011101001000000010000000000
000000100000001011000011100011011000100000000000000100
000001000000000001100011000001111001000000000000000000
001000000000001111100000010111111011010000000000000100
000100000000000111100010000101101011000000000000000000
000000000110001000000111110101100000000000000000000000
000000000010001111000011000101000000000001000000100010
000010100000000011100000011101011001100000000000000001
000000100001000000100011100001101110000000000000000000
000110100000000000000000001001011101000111110000000000
000000000110000000000010111011001111001111110000000000
000000000000101000000110000011000000000001000000000000
000000100000011111000100001101100000000000000000000010
.logic_tile 13 28
000100000000000111100110110011101011010000000000000000
000100000000001011100111110001101001000000000001000000
000000000000111011000000010101100001000000010000000010
000000001010000111000010000001001010000000000010000000
000000000110001001100010111001000000000010000000000000
000000000000001111000111001101001010000011000001000000
000000000000001011000011100001101111100111110000000000
000000000000100101100000001111001110110011110000000000
000000000000011101000111101011100001000000100000000000
000001001100101111000100001101001110000000110000000000
001001000000100111100010100111000001000011000000000000
000000100000010000100100001001101000000011010000000000
000001000001010111000110010011001100000110100000000000
000010000000100000100011011001101011001111110000000000
000000000000001001100000000011000000000001000000000000
000000000000001011000000001101000000000000000000000100
.logic_tile 14 28
000000001010001111100111110011011011011100000000000000
000000100000001111100011101011011000001100000000000000
000000000000001101100111110001000000000000000001000100
000000000000000001100011000111001001000000010000000001
000000000000000111000111101001111000000011100000000000
000000000000000000100011001111011011000011000000000001
000000000000101101000000010101011101000100000001000100
000000001110100001000010000001001101000000000000000000
000010000000001101100000010111100000000000100000000000
000001000000000101000011101001001111000000000000000000
000000000001001001000010001101101111100000000010000000
000000000000100011100110000011001011000000000000000000
000000000000101011000010101111001011000010000000000000
000000001000010111000010001001111101000011000000000000
000000000000001000000111001011000000000010000010000010
000000000000000111000000000101000000000011000000000000
.logic_tile 15 28
000000000000000001100010000001000000000010000000100000
000000000000000000000000000101100000000000000000100010
000001000000000001000000001101000000000000100000100000
000011100000001101100010010001101111000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010111100000001001011111010111110000000000
000000000000000000000000000001001110011011110001000000
000100100000000000000011100111111001100000000000000000
000000000000000000000010010011011101000000000000000000
000000000000000000000000001001100000000001000001100010
000000000000000000000010011011000000000000000000000000
001000000000001111100000000101100000000001000010000000
000000000000000101100000000001000000000000000000100000
.logic_tile 16 28
000000000000000000000000000011001111000000000001000101
000000000000000000000000001101001100100000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000010010000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000111000000000000010000000100
000000000000001011100000001101101100000000000001000000
000000000000000000000000000000000000000000000000000000
000100000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000010000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000100000000000000010000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 20 28
000000000000000101000011100000000000000000000000000000
000000000000001101100100000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000001000000000000110110000000
000000000000000000000000000001001001000000100000000000
.logic_tile 21 28
000000000000000000000011110000000000000000000000000000
000000000000000000000011000000000000000000000000000000
011000000000000000000000001000000000000000000100000100
000000000000000000010000000111000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000001100000000001000000000000
010000000000000000000000001001000000000011000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000000001000000000010000000000000
000010000000000000000000010000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000000000000001000000000101000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000101000100
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.ipcon_tile 0 29
000000000000000000000000000011000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000111000000000000000000110000110000001000
000000000000000000100000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000111000000000000000000110000110000001000
000000000000000000100000000000000000110000110000000000
000000000000000000000000000000001110110000110000001000
000000000000000000000000000000000000110000110000000000
.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 29
000000000000000001000000000001100000000000001000000000
000000000000000000100000000000100000000000000000001000
000000000000000000000111100000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000000001000001100111000000001
000000000000000000000010100000001000110011000000000000
000000000000001000000110110000001000001100111000000000
000000000000000101000010100000001100110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000001000000110100000001000001100110000000000
000000000000001001000000000000001101110011000000000000
.logic_tile 4 29
000000000000000000000000001101100000000000000110000000
000000000000000000000000000001000000000001000000000000
011000000000001001000000010000000000000000000000000000
000000000000001001100010100000000000000000000000000000
000000000000000000000000011101000000000000000100000000
000000000000000000000010100001100000000001000000000000
000000000000001000000110101101100000000000000100000000
000000000000000101000000000001100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001001100000000000000100000000
000000000000000000000000000001100000000001000000000000
.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 29
000000000000001000000000001101111000010000000000000000
000000001000001101000000000001101010000000000000000000
000000000000001001100000001001011001010111110000000000
000000000000000001000010011111011101011011110000000000
000000000000001001100000000011111100000000000000000100
000000000000001101000000000111101100100000000000000001
000000000000001101100110010000000000000000000000000000
000000000000001101100010000000000000000000000000000000
000000000000000111000011101101000000000001000000000000
000000001000101111100100001001000000000000000000000000
000000000000000111000010010101111011000110100000000000
000000000000001001000110010111101111001111110000000000
000000000000001111000000001101011011101000000000000000
000000000000001001110000001011001100100100000000000000
000000000000000111000000010011111110000010000000000000
000000000000000000000010011011001100000000000000100010
.logic_tile 12 29
000000000000001011000011100101100001000000100000000000
000000001000000001000111100101101010000000000000000000
000000000000001111000000000001101100100000000010000000
000000000000001011000011101101011001000000000000000010
000000001000001101000110101011101100000111100000000000
000000000010100101000111100111101011000111010000000000
000000000000001001100110010001100000000001000000000110
000000000000001001000010001011100000000000000000000010
000010100000000011100011111101101010100000000000000000
000001100000000000000011001111001000000000000000100000
000000000000001000010011000011011011001111110000000000
000010000000001011000100001001111110101011110000000000
000000000000000011100000001001001110110000000000000000
000000000000001001000000000011001110111000000000000000
000000000000000011100110101001000000000000000000000001
000000000000000011100000000001100000000001000000000000
.logic_tile 13 29
000100000000001101100110111011000001000010000001000000
000100000000001111000010101101001100000000000001100001
000000001100000001110011110000000000000000000000000000
000000100000001111000011100000000000000000000000000000
000000000000001000000111100001001010101000000000000000
000000000000000001000111010011001110011000000000000000
000001000000001000000011111111101010000010000010000001
000010000000000001000010001011011101000000000000000000
000000001000000011100010001001101011010111110000000000
000010000000000111000100000001011001011011110000000000
000000001110001000000111011111011100000100000000000000
000000000000001011000110101001001100000000000000100000
000001000000000001000000001011001000000000000000000000
000010100000000000100000001101011000110000000000000000
000000000000000001000000001001011101000000000000000000
000000000000000000100000001101111010100000000000000000
.logic_tile 14 29
000000000000000000000110110011111000011000000000000000
000000001100000000000010101101001110110000000000000000
000000000000001001100110001101001111000100000001000101
000000000000000001000010011011101100000000000000000000
000000000000001001100111110101101001010010100000000000
000000000000000001000111110101011000110011110000000000
000000000000001000000000000001001101010000000000000100
000000000000001111000000000101111001000000000000000000
000000000000001111000000010011111100100011110000000000
000000001110000111100010000111101011110011110000000000
000000000000001001000110100011011000000100000000000000
000000000000000101100100000111011100000000000000000000
000000000000000111000010000101011000111011110000000000
000000000000000111000100001111101110110011110000000000
000000000000000000000000011011100000000010000000000000
000000000000000000000010101111000000000011000000000000
.logic_tile 15 29
000000000000000000000000000001101111010000000001100100
000000000000000000000000001101111100000000000000000100
000000000010000000000010000000000000000000000000000000
000000000110000000000100000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011000000000000000001000110
000000000000000000000000001111000000000001000000000000
000000000000000000000000001111011000010000000000000000
000000001100001111000000000011111011000000000001100001
000000000000000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000010000111100000000000100001000000
000000000000000001000010000011101111000000000000100000
000000000000000000000000000011100001000010000000100010
000000000000000000000011110111101001000000000000000011
.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 29
000000000000000001100110110000000000000000000000000000
000000000000000000000111110000000000000000000000000000
011001000000000001100000010000000001011010010000000000
000000000000000000000010000000001011100101100000000000
010000000000000001100110101101101110000000000000000000
010000000000000000000100000101111010110000000010000000
000000000100000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000001001100000000000000100000000
000000000000000000000000000001101001000000110000000000
000000000000000000000000010001000000000001000100000000
000000000000000000000010101101000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 29
000000001100001011100110010101100000000000001000000000
000000000000001111000010000000100000000000000000001000
011000000000000101100000000000000001000000001000000000
000000000000000111000000000000001000000000000000000000
110000000000001000000000000000001001001100111000000000
010000000000000111000000000000001011110011000000000000
000000000000001001100110010000001001001100111001000000
000000000000000001000010100000001111110011000000000000
000000000000000000000000010000001001001100110000100000
000000000000000000000011100000001010110011000000000000
000000000000000000000000001001100000000011110100000000
000000000000000000000000000101001000000011100000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000001100000000001000000000000
010000000000000000000000010001000000000001000100000000
000000000000000000000010000101100000000000000000000000
.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 20 29
000000000000000000000000001101011110000011100001000000
000000000000000000000011010111101110000011110001000000
000000000000000000000000001111001000010000000000000000
000000000000001011000000001011011100110000000000000000
000000000000000000000000010011011011000000000000000000
000000000000000000000010001001001100100000000000000000
000000000000000000000110000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000111100000001011000000000000010000000000
000000000000000000100000001101001001000000000001000000
000000000000000001000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001001000000001111011001000000000000000000
000000000000000001000000000011001101100000000000000000
.logic_tile 21 29
000000000000000001100000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
011000000000000000000000000101000000001111000000000000
000000000000000000000000000000100000110000110000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000001010100000100
000000000000000000000000000001001101000010010000000000
000000000000000000010111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 30
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000100000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 30
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000000000000000000000000000000010000100000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 6 30
000010000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 30
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000010000100100000
000000000000000000000000000111000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 20 30
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 4 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000011000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
.io_tile 5 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
000000000000000100
000000000000000000
000000011000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
.io_tile 6 31
000001111000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110110
000000000000110000
000000000000100100
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000110000000100
000000001000000000
.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 8 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000010000000010010
000001010000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
.io_tile 9 31
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000001111000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000001000
.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000100
000000000000001000
.io_tile 11 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
.io_tile 13 31
000000000000000000
000100000001100000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000010000
000011010000000000
000000000000000100
000000000000000000
.io_tile 14 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 15 31
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 16 31
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 18 31
000000000000000010
000100000000000000
000000000000000001
000000000000000001
000000111011010001
000000001001110000
001110000000000100
000001010000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000010000000000100
000010010000011001
000000000000000010
000000000000000000
.io_tile 19 31
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000001000
.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 21 31
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000100
000000000000001000
.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
.extra_bit 1 690 174
.ram_data 6 9
14c4dca0887c781096e8d88c32c78a3bdef2dc3682ba966aa8deb62f06a205a3
00d05c5c8074ec0c18cc28bce0dd80a5400cb4c8b8583484c4b4588ce40d9059
cc4424d878944830347868d4c0f1285908c4f00c08f06cb08c3430589cddac6d
50ec701404f00cd8209c001ca0fdc02944c8f4549868ec3c0490c8fc947dbc99
94f0f00028f088fcd0f4ac50807c10b864b008e49488241410b4c43c30f804b4
40a48864e0d8745c107cc0b4f814c02800e83ce8e81c14e07c14ec5414f498a8
d48c14ec48f8ec789888409400fc68ec48ec10a444b4c8ac907450eca454a850
50cce89c58c0e40c00e0fcf0d48c441cac4c24e068bc3464580860d87c8408fc
c0b86ce4904c885c0864846c04f800d458106498007c1cfc6c9410f86410080c
40b820f4cc5424dc4078a8782cc410f8a0d468d05418a8584cb8d83c08dc187c
cc7888ac3c8c6c58886c1068fc5048a4d0ec64b0ec1c40eca0dcec9c0c64842c
d05c7c98c4a4b86c48bccc5cc0380ccc8cac80b80cf44870947c54e4fc5474cc
5ce0885860c810ac8cf840ac2024a8100488a8cc84fc9c08709cccf0ec88806c
10749c6414f898a81c5814fcd8244ccc64a800bc482c244818fcd808acf820b4
1cc02078acc008ec845ce81c08f02818ec8000ec24fcb84840a8f0dc9ccc14ec
c8e424dc8880ec2818d450fcecc830d49060c43838dc5ca8f0d818ccac90e024
.ram_data 6 3
03a411ae90218a26058f02870a8f352800170b95039f3025880007880c8f3fa0
821791064fc726830804858a0e0b0a87078b86e5c52b272c0e050882810d24a3
638588e730cd479882078b84018f008708842ba44aaf01e589838685800f018c
0650c3d620d591e583c5008b068b970ec49b83de8551d48b020c8b0a008d8547
0bdec05749ddf035424584c7c480d0454692c6534a1d51c343c406c503841287
19c00b990b96925545424487c4c25146cadbc390c95f530442858142820112c6
6cd70738e21f1bd405c386c505834915825100538b5f199c05c306c5458268a6
c0c303c80b05b136418505c484431186c5d28cdf41dfd1878344008741048354
9c578376ce0145c704c6844345c68543054084d5ddf2845f05c2850684c61157
00c700c263e510f701c3458240c740d351834a45018275b086c5440685c5c6d1
40c14304000114d201c60043c605129555c604c352049152c44100c6060745c2
001b4798025f9ad08542024500461dc0825500d2429710858142c641008750d3
009e4118025d1997408204c001c650c3009388de489314c202c580c30505db84
49dadad767f085d340c64083044698c7409804d9401fd9438542c08741869cc3
854e04cb4b45109245c2c0c6400614da00cec209818e58dd86c0448281c4c290
820f4188410f1a55008704c282c71ad800cb024d03cd15da80c501c206471016
.ram_data 6 13
c8bfc693054c81ada8de61b789a6e27f4a5cd9d402bd057e9effc624215e929d
9ceb8ab7275847d9882f422546dda59aa92fc4b9acf381fcacff9877730bc65b
88dc0a15c7bac0f71ab3dca3605c839c84b704e3430f8f920e7981be839e168d
0271041252dc063c793f0ac0a6f9509f12af005d40121bbc28d621aa16a331a5
b519183dd4d205d381bf019ea63ca4a99bf584b2b53b239d137692b5841a739f
421c91ba33869b959a5194bb829d2ab5a47e85328ae737bae61b03ffd9e71ece
20c91e722115a35c408f35e033d4b19ab679231524f6c29e827bcec8b8ff82ff
0633911e5e8364b1c84f503fa2ff9c3368ff835bfd0ab21731c6a3de24dba05f
c1fdf5cc827c29b3e460c3dce01e81661082c3bc82bf00a2d70300bf430edcce
c03007d102c5d1ee0ab57699900f00f90569d1af0ad54ceff41b0a3df43325d1
80e6835c4ac1ddfa10af10a5d8d696c901b5e3d2ce5001e6827f839454828865
c7b0efd5ec131cee812fe07922f920e5826d08d7283fa22508e423df237d88fa
7c7e6c6d2f7f154a0d7d0e7835460d650f54255b566f7e7a47fc5c9f2de92eee
3e5a036c104758415239026d0077750a656f660b3057102b525900677443564d
527d204e315c0247125d237d146b0142405f403f1b1c3479374d0c6a01463269
665d40776f62426d445e67502267400e655c4231314f220c467d215a4e6b1a67
.ram_data 19 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 19 9
d09054d4fc788838f8e86872f53575b11a3cceae883a54bc1672eebe62e23444
d0d08c4c44d44cf0d4d0c074e97d61e18040e4e0d4f0bcb4b4f04414a5e1c5c9
80c87cdc446868787858683021f17951f8c86ce84860e8c434bc4c686dc18d81
c8303070707054002c24103409ade1e1d8accc2464e060ecc4ccdc104dc5414d
c0f4f0d0d8f8602008e4f0ecbcb4e8c444f46474d0f434b4e4e4c0f45cf0e0b0
e0e0486ce8c81874e87870547034a4e0d86854b054f4f0f04cb8b0f0fcf040b4
ecd0487078700c94f8f4dcdce868600090c0f830d8dc58c04cdcc8dc14b0f0e8
101004bc7cdce8e0e0e01474549018d0e8f0e4a4ec685070fc303c50c030f460
00d0c8c8705044941090d8c8c4ac64c068c880f070f860c0e0f8e8604434e410
c4ec546428a8d0f02428e4d4bca86c6404e480e02044c0f034f4e4e4c4d00444
b46440e4e08044e424e07090e0e8b8e80cb050e090a0e4a0043024e064e08ca8
88a4e8fce46c7cf494f09424f8fcc4a0843028e0949c58089cd0009080a0b0b0
20bcf4f08cb03c38749484ac4088ac888c8c24a404e8e89cd49c54786cec7cec
349cccfcbcac248014848084149c74e480acbc686470606c2c3c341074c484bc
ccc8aca868eca4ec6ca8bcece0e874384ce8e8e824c0a0f0b8e0f8d854f4f0ac
28a8f8880c80b48c84a868ec38c4c4f430f4f4c4fcfce4f808c8dcd83cecccc4
.ram_data 19 5
4867275707d904cd8a830183028b1115d565360e18a54155028981878f0586d9
8185a386c6f5130d8c0f8f0f0d0d858c0a0591131e57e721878b030e8c850741
90838b11008b03ad01818f878285831d0017e1b181538390028f858106878387
010655a5174581c702c78b8100070d9f1b870fcf844d8d0d0e0f0581058d81a3
95a991a3b68d36b0c507038082c5b59591a2d4a71fafd6d2c785438282819111
e9018c2a8863b21f424781c18607858ba90b052b4aaa301fc642c2830781e090
93c7358a7c65735ec28741428606660313ab5fe3d3a0b096824783018406b772
11a292e1b282bdbbc580044581c5a1a2816707a784eeb6504083838302408383
9ed2abef0be7cbc2c3c0c2838681068781050b8bb1b0868380820544c742f4d2
8501c140a067d1518603814785438943ca27691b9a82bbf78343c3c3c0414903
25a01063a311713407c301038087f9938a63f9d74fe37b738305c282058480c5
334ed8e75561fb3a4703c103c6865317668b4b224620301242c34385c5c35293
1da279c17767115380020004c4c1d150a5e64aeb41e333544443c38386008b5b
4b8ad0f1a76a4a674740434246c5838bdde05ae755e12252c447414002c3c1df
cd4549c54d0378784203010240c319562628818ac30bb3f8434242c6c4c30102
2ed199026a1743e80142c24747017132420f5b81c682f3b74700428341013130
.ram_data 6 11
e575209527848495c48000b12dbd1792446400a10a8e80c901868004f6d40682
42d716b7083f655f07c70324c6c203b72736d591eecf074641c022a6cf4ff77e
40ed1bbf8b8fccc703cf048c7c5d8a1427b3c067c42744ab0fcfceaf8b850387
063206570704010a73167c579717a72eb7a84d5872124e0980d95bb3b9bf8707
0bbc14f58509859cc5c5012440e441859f4651958f8c849c727d87aa02d694bf
063b822a5752c31819da4b86873e93be4ace008f8c4dd9cd179727b7812595d8
80859c26b7374bdfc79bb17e257fb613656f873632d2c006660c862757679712
8b5514b7bbd5cf54c5a5d074c602a3a586bf8c09f417d5bdb0df9355a147a6a7
45c5b331b1a7bfa784069ecfe62ae4e980b897730399a3239095a597816cd0b6
dcb0c7dd45c7529f89b71bfffed6c1d44dac17f4c0b6466b39de07a6c7aae6dd
95b2c2a1c3abcbcf2f8db1955a953bff96943ac4d5c7e6a711af07a382a75ed4
4b49418a67c6f6a00ca892b8a1b840b06397c1e407b180808f8e4e400f736bfa
0212316200035b5b166210520f47313b121323030d6a0250b61e8a6a4331c7d2
0712130b4b0f5a1b127f706b5257727f6133756f470a1a1b1e03320200421756
1a1a024a13680343022b1013022b573d5d1d2156211541650373146504730919
735b0a734d1f235b434a2073656f42474309417b4b3b10230323031304672733
.ram_data 19 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 6 7
58d4543c0cdc8888402844c09c9441beee6c68e8e02a7c348078385ad252c646
0ccc9090381400dc38f0c0d80c28053010c0acf4d4d034b8407040f4f8a481d4
7c50844cf4745870104864f0486881e060d8606888c844d0547890dc484c5ddc
405014640060c040b0208894303809e848d480bc00686ccc4cd490981478c560
8080f0f820f8dc70c8c8b0fc88ac38b8f0748064d8d4e4f050f094d0b0e450f0
44c02c40e8687cdc1cf860f47450cca428cc5458e41810f45858ec5810f880a0
e8ec306c80700c84b02060781474bc7424e48cf448dc5474a06824f00074d870
bc3080c4686cf8ec00f0d454f8f4401488f85cece0b4107c34fc805480bca4ac
b0d848981c380404c480a0d44cc4b4d4c0c868b084e8d4d868bc98f8547400f0
0884e0e0f42868d0d4b8e46c6898c8eca0e010902c6000508ca8b4f404dcf4dc
d414acc860e4740c047ce0f0f8885cb8e8985450f0944ca4880cb080446080a0
84c478f4c468b05810d0fc38947000cca42c94a418d84c28782cf4e0d0e47890
d8e0c4d408ec9060acfc08cc80c4a8b8048ce88c0808c8d038ccc048d8e00074
f0b4acfc50f88c8c8c844494a8c4e4b430a894a4484818689834f878e8f020ac
6cecd088c8ec08eca4aca8e814e480148cec00ecfcecf0e018f870b4acbc1cbc
d4a810e8b89ca4b060acc068fce810d490b0e4e858ccd8e8d4cc38f8b0b4c0e4
.ram_data 6 5
878f99d75ab12f0e010b0485870d0b115041eb2a410d0241010b8987020fb99c
82a791034ddf8087898f858f8a058b0d81091601514b2da18a010d0f010d0201
05878c9d978f89810681830b0b030411831529b1cad707978b89868381032b81
40025152c241d3d0c3c702830b01870b080f031c8781080d030709890e0d0383
c1800403038437378007c686c5c1f2b546a6c7a182ef7192c484c0c005841697
994089088e01f9b141c246c14303d50c6a0b40094d0ab63ac545c1c2000137b3
c8c3040a6260d85ac3c1c74101030f254a21406305693bb38103c401c203e57f
c3c140c18f80363d45c40544c681b5b0a394e6832280d3f1064404870705c68c
ddd2e1ef8c4555828782870246c34742c545c4c9fef0c6c240c58401c541b4b7
4207c342e9619e518500c50782058100d3c3ac1b81a237f70403854207414441
a13005004801ff34030600030300f5b24146c6e541463172c00186c205040707
8026a506a24d783a43004681c002561562244003c1c9bff300c2040442061192
9204415262699d100300c50540c5c3d172e0afdbe641d6748345800383808e88
c88ed658606c85cfc3c7828203431e9b6040c56542655b428040c4c085808447
f3c2864730054a398004850342405d1de2270103c1877e72c1c7c5c78245c189
201482a261175d49860605078287f0b0c1877633c98c7436c084c38240454e3a
.ram_data 6 17
4004e03c4ca260b0c1587581498f2d0dd28610d4f790f8b361e1e62cc88455f6
75d3610540a1add260c644484b1354c2028e02821caa5a9e56b66537d202cfa6
d551428b7599b97f62f177eb408ede6a00802500808481487c8370d6d5504abb
7302645a49c47d07444e00288e86b1f60786173e0822b3725e92f95e50d5691b
e412784470414490e9165d2bda1b0c596234616ad4f07a94d440f092dcd278c4
46de4022e110075a508c714643724f9250ca75306a3643ba66834a1e644148d1
4a98c7f3212d06b328a3e5f1413778237c61c137742e5c645ab3445c48b64e07
1f43399558a1d48bc10597f2596837911994e2823d1202e746d2cb823c5939fc
4bc53c3c3dbf51f285ec02c67c2665b402d289a13d41612553ef18a3de92526a
e3895d88096fbc8230815733f0a778c31618b98d14830863f5d01b66d1b255b2
f0929e83438fa9d7a2e137f10301c4d322c41058ddfb09cf2c01d3c30dd2680c
f3a7581015d746c2041609825aa24520ee6515e7120b870168bf1ecffe0e89db
091a3140122a30137b5a68202d4b28506223517221417a0a2c081962ca4a0980
6a3a7d6b343b5b1b3343754b3103721375083a42744632123918752230405e12
25056467471f04442676743c6842063760032a743b3b28297e78702236752271
086d38026d4d6607104a3001424b641a7b233045655329113a2f690b254d2a03
.ram_data 19 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 19 7
d4d408d4d85800b838a8800006b739b16a3c36eea8e822fa5e5e268ce2e2a1a1
d0d000c01018cc0cc4cc1cdc345d25a5c404d4c410d0a09434b4c04084c551c1
10c8d8dce0c0307858485070307141c1c8c00c6c50d8f0f028744848644dbd6d
4c4c7404707018581c1c1c1c1c3db939c8c060c46464b418d0dc48d840c54145
a0a028f8d8f0707000c8c8f474bca0a090f4e4e4809014b0e4e4d49458e8b0f0
a0e0646ce86894f068783474547424e46868405c1cfcf0f0445418f8f4f470b0
a0e8c4f43c784000a83c90fce4eca4a484e4f4a4f0f8287864ecb4ec501060f0
04043cb4606804e4f0e0105040d03c5c68e8c0c01040545c083c1858e4bc082c
1090c0804848d4d4c0ec4cccd8dcd0d040c0b0c0f0f848cc9cf4606050100404
a8ecd0f430b0d0f0b0b878fcc4ece0e470f4b0b02060f0c0b0bc0cecd0d8ccec
a0e060acacec006cf8b8b0e008e8a0f834a4005404e4a0e4080804e460682cac
4c8ce0d8a4e86cdc94d480ac38fc848c8cac20a0b8b8606ce4f4a0b4048480b0
a0f050d0a488a8f810f48c8c84a020a8a88c24a4080828a4fcac505038d46c6c
f4f454fcecfc80940c9c8084848464a48cb4283c0040684c3c2480f068ec84a4
c0ccc8c86cc8e4eca8ac18fcf8f8949020ccece8e8ec50f0a0a8f8b854f4e8fc
68f0a8b8909820a48880e8e820ecd4e4a0b020e4ccfce0f808c8c8d88c8804c4
.ram_data 19 3
81e586e70b6381e3868785878785000105494535c495050501838283090f81e1
8d97078784c58105058f8c8f09050505000581f31327042509030307040583e3
868705058f8f8a9b0507870784878d85878586a787a585ef02838d8707878687
021204114555c5c746c7898b0b0bac8f2b0f2f9d248521850d0d000109090d87
86b705b785b5047707478406808505b586e482e705afc292c0c1048486870507
00210038023385970247030383870203839b0073027a068701c3828301818181
83c3800e046d45578386c0c30307021b013b437200b185970207010101060223
0283c0c9c08086378181444545c583b3a2932793a6968787840787870707048f
4347c6f72193e282c2c242c6818547434041c15180b442dfc1c105800687c3f2
0313437300794b73070342430303035382e301430703023381830343c2c30107
81a10001014b037bc2c34343038381b34607c3c3814342734141808003830292
020a004b4149a0b20203010306020202011282b2c1f181830206c1c08183c3d3
828a00494169421a82828080c1c1c0d1a2ea42dbc3db82c2c043030302828083
82cac27385e74342c2c3c2824041830384dcc0f9c179026240414040c683c35b
060f83bbc04903034343828306024242437a003a023ac282404282c2c3430043
4089010b030a4071044682c30303808282b30303043e828300008081c3430202
.ram_data 6 15
bdfd31d98441a42c0ccc9554a4352c7c365602489a9e3cfd2828b27e14d406ac
930735bf98d89bdc0f4fa57d81c312de8f3e813333b79e7fb173076f0a4a1ade
34959911995f36fda361ab679cdc97fd3333a3a7249600c19b15be7e1c9d892b
3072024e14540a092707185110570e4eaeae201212122262989a82cba5afa7a5
091d3c6d98d081c515d40d0fbaba2a6ca7a73078098f9e9e3c24a2a012569ccc
395a8aaa000283d3120816568686b4be2a2a3236a4ec88c91b5f3e7fa4e4a0c0
c8c942e4151d9d1e8b8b28e5a5b793a2393d242712fa84e61a7aa2c50e6796d6
1957a636898110d427070f6f0929a125979708882a0fad25d6d650d37b5fdd5d
05854929be3d82a3618d0d8f0e6eea62b29210b11b992323c42dd7b76ccc02e2
30f8d0d5072547c6b1b100170fcf98d8282c2cacf6d40363c8cc2c2e0ae2f0d5
faf863c3c1d39ed72d6d8587404251d79494101803a5a7a62525208382c64444
2263131112d2a4ae28381abab3935b4107a7c5cd3f3d27a6a6b4ce4e5153ea6a
42630021003b5b5e42764a58466a406151525b76082e0222def89a92f0e6e8ee
42524a49475f51530b3b0b69477710760130096f033b133b0301032301311513
4f7d4e7e5d7e4557577746754a6a456a555d0c0e56075b5d4a5b40444b5a5b5b
5f3d123a10610d6f4a0a1134056706560e2f137d032b082d0d2f1b3b00230727
.ram_data 19 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.sym 5 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 6 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$66354$2
.sym 8 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65479$2
.sym 9 clk
.sym 10 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408$2
.sym 12 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 2396 core.cpu.i_tv80_core.PC[6]
.sym 2401 core.cpu.i_tv80_core.PC[7]
.sym 2403 core.cpu.i_tv80_core.PC[5]
.sym 2605 core.cpu.i_tv80_core.PC16[1]
.sym 2606 core.cpu.i_tv80_core.PC16[2]
.sym 2607 core.cpu.i_tv80_core.PC16[3]
.sym 2608 core.cpu.i_tv80_core.PC16[4]
.sym 2609 core.cpu.i_tv80_core.PC16[5]
.sym 2610 core.cpu.i_tv80_core.PC16[6]
.sym 2611 core.cpu.i_tv80_core.PC16[7]
.sym 2813 core.cpu.i_tv80_core.PC16[8]
.sym 2814 core.cpu.i_tv80_core.PC16[9]
.sym 2815 core.cpu.i_tv80_core.PC16[10]
.sym 2816 core.cpu.i_tv80_core.PC16[11]
.sym 2817 core.cpu.i_tv80_core.PC16[12]
.sym 2818 core.cpu.i_tv80_core.PC16[13]
.sym 2819 core.cpu.i_tv80_core.PC16[14]
.sym 2820 core.cpu.i_tv80_core.PC16[15]
.sym 3025 core.cpu.i_tv80_core.PC[3]
.sym 3026 core.cpu.i_tv80_core.PC[2]
.sym 3028 core.cpu.i_tv80_core.PC[15]
.sym 3030 core.cpu.i_tv80_core.PC[13]
.sym 3031 core.cpu.i_tv80_core.PC[14]
.sym 3254 core.cpu.i_tv80_core.PC[9]
.sym 3463 core.cpu.i_tv80_core.PC[8]
.sym 6226 $true$2
.sym 6248 $true$2
.sym 6674 $true$2
.sym 6827 core.cpu.i_tv80_core.i_reg.RegsL[4][3]
.sym 7009 core.cpu.i_tv80_core.i_reg.RegsL[3][3]
.sym 7156 core.cpu.i_tv80_core.i_reg.RegsL[2][3]
.sym 7159 core.cpu.i_tv80_core.i_reg.RegsL[2][5]
.sym 7303 core.cpu.i_tv80_core.i_reg.RegsL[3][2]
.sym 7304 core.cpu.i_tv80_core.i_reg.RegsL[3][1]
.sym 7309 core.cpu.i_tv80_core.i_reg.RegsL[3][5]
.sym 7451 core.cpu.i_tv80_core.i_reg.RegsL[4][2]
.sym 7601 core.cpu.i_tv80_core.i_reg.RegsL[2][2]
.sym 8184 $abc$77013$new_n3152_
.sym 8185 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4127_Y[6]_new_inv_
.sym 8186 $abc$77013$new_n3151_
.sym 8187 $abc$77013$new_n3302_
.sym 8188 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4138_Y[6]_new_
.sym 8190 $abc$77013$new_n3150_
.sym 8191 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4130_Y[6]_new_inv_
.sym 8331 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3976_Y[3]_new_
.sym 8332 $abc$77013$new_n3436_
.sym 8333 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4138_Y[7]_new_
.sym 8335 $abc$77013$new_n2298_
.sym 8336 core.cpu.i_tv80_core.PC[12]
.sym 8338 core.cpu.i_tv80_core.PC[11]
.sym 8405 core.cpu.i_tv80_core.PC16[6]
.sym 8406 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4138_Y[6]_new_
.sym 8407 $abc$77013$new_n4426_
.sym 8408 $false
.sym 8435 core.cpu.i_tv80_core.PC16[7]
.sym 8436 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4138_Y[7]_new_
.sym 8437 $abc$77013$new_n4426_
.sym 8438 $false
.sym 8447 core.cpu.i_tv80_core.PC16[5]
.sym 8448 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4138_Y[5]_new_
.sym 8449 $abc$77013$new_n4426_
.sym 8450 $false
.sym 8451 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65479$2
.sym 8452 clk
.sym 8453 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 8478 core.cpu.i_tv80_core.PC16_B[5]
.sym 8479 core.cpu.i_tv80_core.PC16_B[15]
.sym 8480 core.cpu.i_tv80_core.PC16_B[4]
.sym 8481 core.cpu.i_tv80_core.PC16_B[3]
.sym 8482 core.cpu.i_tv80_core.PC16_B[6]
.sym 8484 core.cpu.i_tv80_core.PC[4]
.sym 8485 core.cpu.i_tv80_core.PC[1]
.sym 8514 $false
.sym 8551 $auto$alumacc.cc:474:replace_alu$31853.C[1]
.sym 8553 core.cpu.i_tv80_core.PC[0]
.sym 8554 core.cpu.i_tv80_core.PC16_B[0]
.sym 8557 $auto$alumacc.cc:474:replace_alu$31853.C[2]
.sym 8558 $false
.sym 8559 core.cpu.i_tv80_core.PC[1]
.sym 8560 core.cpu.i_tv80_core.PC16_B[1]
.sym 8561 $auto$alumacc.cc:474:replace_alu$31853.C[1]
.sym 8563 $auto$alumacc.cc:474:replace_alu$31853.C[3]
.sym 8564 $false
.sym 8565 core.cpu.i_tv80_core.PC[2]
.sym 8566 core.cpu.i_tv80_core.PC16_B[2]
.sym 8567 $auto$alumacc.cc:474:replace_alu$31853.C[2]
.sym 8569 $auto$alumacc.cc:474:replace_alu$31853.C[4]
.sym 8570 $false
.sym 8571 core.cpu.i_tv80_core.PC[3]
.sym 8572 core.cpu.i_tv80_core.PC16_B[3]
.sym 8573 $auto$alumacc.cc:474:replace_alu$31853.C[3]
.sym 8575 $auto$alumacc.cc:474:replace_alu$31853.C[5]
.sym 8576 $false
.sym 8577 core.cpu.i_tv80_core.PC[4]
.sym 8578 core.cpu.i_tv80_core.PC16_B[4]
.sym 8579 $auto$alumacc.cc:474:replace_alu$31853.C[4]
.sym 8581 $auto$alumacc.cc:474:replace_alu$31853.C[6]
.sym 8582 $false
.sym 8583 core.cpu.i_tv80_core.PC[5]
.sym 8584 core.cpu.i_tv80_core.PC16_B[5]
.sym 8585 $auto$alumacc.cc:474:replace_alu$31853.C[5]
.sym 8587 $auto$alumacc.cc:474:replace_alu$31853.C[7]
.sym 8588 $false
.sym 8589 core.cpu.i_tv80_core.PC[6]
.sym 8590 core.cpu.i_tv80_core.PC16_B[6]
.sym 8591 $auto$alumacc.cc:474:replace_alu$31853.C[6]
.sym 8593 $auto$alumacc.cc:474:replace_alu$31853.C[8]
.sym 8594 $false
.sym 8595 core.cpu.i_tv80_core.PC[7]
.sym 8596 core.cpu.i_tv80_core.PC16_B[15]
.sym 8597 $auto$alumacc.cc:474:replace_alu$31853.C[7]
.sym 8626 $abc$77013$new_n3026_
.sym 8627 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4138_Y[1]_new_
.sym 8628 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4339_Y[1]_new_inv_
.sym 8629 $abc$77013$new_n3277_
.sym 8630 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4130_Y[1]_new_inv_
.sym 8631 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4127_Y[1]_new_inv_
.sym 8632 $abc$77013$new_n3043_
.sym 8661 $auto$alumacc.cc:474:replace_alu$31853.C[8]
.sym 8698 $auto$alumacc.cc:474:replace_alu$31853.C[9]
.sym 8699 $false
.sym 8700 core.cpu.i_tv80_core.PC[8]
.sym 8701 core.cpu.i_tv80_core.PC16_B[15]
.sym 8702 $auto$alumacc.cc:474:replace_alu$31853.C[8]
.sym 8704 $auto$alumacc.cc:474:replace_alu$31853.C[10]
.sym 8705 $false
.sym 8706 core.cpu.i_tv80_core.PC[9]
.sym 8707 core.cpu.i_tv80_core.PC16_B[15]
.sym 8708 $auto$alumacc.cc:474:replace_alu$31853.C[9]
.sym 8710 $auto$alumacc.cc:474:replace_alu$31853.C[11]
.sym 8711 $false
.sym 8712 core.cpu.i_tv80_core.PC[10]
.sym 8713 core.cpu.i_tv80_core.PC16_B[15]
.sym 8714 $auto$alumacc.cc:474:replace_alu$31853.C[10]
.sym 8716 $auto$alumacc.cc:474:replace_alu$31853.C[12]
.sym 8717 $false
.sym 8718 core.cpu.i_tv80_core.PC[11]
.sym 8719 core.cpu.i_tv80_core.PC16_B[15]
.sym 8720 $auto$alumacc.cc:474:replace_alu$31853.C[11]
.sym 8722 $auto$alumacc.cc:474:replace_alu$31853.C[13]
.sym 8723 $false
.sym 8724 core.cpu.i_tv80_core.PC[12]
.sym 8725 core.cpu.i_tv80_core.PC16_B[15]
.sym 8726 $auto$alumacc.cc:474:replace_alu$31853.C[12]
.sym 8728 $auto$alumacc.cc:474:replace_alu$31853.C[14]
.sym 8729 $false
.sym 8730 core.cpu.i_tv80_core.PC[13]
.sym 8731 core.cpu.i_tv80_core.PC16_B[15]
.sym 8732 $auto$alumacc.cc:474:replace_alu$31853.C[13]
.sym 8734 $auto$alumacc.cc:474:replace_alu$31853.C[15]
.sym 8735 $false
.sym 8736 core.cpu.i_tv80_core.PC[14]
.sym 8737 core.cpu.i_tv80_core.PC16_B[15]
.sym 8738 $auto$alumacc.cc:474:replace_alu$31853.C[14]
.sym 8741 $false
.sym 8742 core.cpu.i_tv80_core.PC[15]
.sym 8743 core.cpu.i_tv80_core.PC16_B[15]
.sym 8744 $auto$alumacc.cc:474:replace_alu$31853.C[15]
.sym 8773 core.cpu.i_tv80_core.PC16[0]
.sym 8775 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3976_Y[5]_new_
.sym 8776 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3976_Y[6]_new_
.sym 8777 core.cpu.i_tv80_core.PC16_B[0]
.sym 8779 $abc$77013$new_n3045_
.sym 8846 core.cpu.i_tv80_core.PC16[3]
.sym 8847 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4138_Y[3]_new_
.sym 8848 $abc$77013$new_n4426_
.sym 8849 $false
.sym 8852 core.cpu.i_tv80_core.PC16[2]
.sym 8853 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4138_Y[2]_new_
.sym 8854 $abc$77013$new_n4426_
.sym 8855 $false
.sym 8864 core.cpu.i_tv80_core.PC16[15]
.sym 8865 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3976_Y[7]_new_
.sym 8866 $abc$77013$new_n4426_
.sym 8867 $false
.sym 8876 core.cpu.i_tv80_core.PC16[13]
.sym 8877 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3976_Y[5]_new_
.sym 8878 $abc$77013$new_n4426_
.sym 8879 $false
.sym 8882 core.cpu.i_tv80_core.PC16[14]
.sym 8883 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3976_Y[6]_new_
.sym 8884 $abc$77013$new_n4426_
.sym 8885 $false
.sym 8892 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65479$2
.sym 8893 clk
.sym 8894 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 8919 $abc$77013$new_n3044_
.sym 8920 $abc$77013$new_n3025_
.sym 8921 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3974_Y[5]_new_inv_
.sym 8923 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3974_Y[6]_new_inv_
.sym 8925 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[1]
.sym 8926 core.cpu.i_tv80_core.A[1]
.sym 9017 core.cpu.i_tv80_core.PC16[9]
.sym 9018 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3976_Y[1]_new_
.sym 9019 $abc$77013$new_n4426_
.sym 9020 $false
.sym 9039 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65479$2
.sym 9040 clk
.sym 9041 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 9066 core.cpu.i_tv80_core.PC[0]
.sym 9182 core.cpu.i_tv80_core.PC16[8]
.sym 9183 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3976_Y[0]_new_
.sym 9184 $abc$77013$new_n4426_
.sym 9185 $false
.sym 9186 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65479$2
.sym 9187 clk
.sym 9188 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 9213 $abc$77013$new_n3282_
.sym 9214 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4130_Y[2]_new_inv_
.sym 9215 $abc$77013$new_n3066_
.sym 9216 $abc$77013$new_n3065_
.sym 9217 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4138_Y[2]_new_
.sym 9218 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4127_Y[2]_new_inv_
.sym 9220 $abc$77013$new_n3064_
.sym 9804 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74173
.sym 9806 core.i2c0.master.data_read[7]
.sym 9948 $abc$77013$auto$wreduce.cc:455:run$31616[6]
.sym 9949 $abc$77013$auto$wreduce.cc:455:run$31616[5]
.sym 9950 $abc$77013$auto$wreduce.cc:455:run$31616[4]
.sym 9951 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$39003[1]_new_inv_
.sym 9952 core.i2c0.master.bit_count[6]
.sym 9953 core.i2c0.master.bit_count[5]
.sym 9954 core.i2c0.master.bit_count[4]
.sym 9955 core.i2c0.master.bit_count[7]
.sym 10097 $auto$alumacc.cc:474:replace_alu$31895.C[2]
.sym 10098 $auto$alumacc.cc:474:replace_alu$31895.C[3]
.sym 10099 $auto$alumacc.cc:474:replace_alu$31895.C[4]
.sym 10100 $auto$alumacc.cc:474:replace_alu$31895.C[5]
.sym 10101 $auto$alumacc.cc:474:replace_alu$31895.C[6]
.sym 10102 $abc$77013$auto$wreduce.cc:455:run$31616[7]
.sym 10390 $abc$77013$auto$wreduce.cc:455:run$31616[0]
.sym 10395 core.i2c0.master.bit_count[0]
.sym 10683 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$73760
.sym 10687 core.i2c0.i2c_clk_divider.count[1]
.sym 11310 $false
.sym 11311 $false
.sym 11312 $false
.sym 11313 $false
.sym 11358 $abc$77013$new_n4483_
.sym 11359 $abc$77013$new_n4482_
.sym 11360 $abc$77013$new_n4394_
.sym 11361 $abc$77013$new_n1630_
.sym 11362 $abc$77013$new_n4395_
.sym 11364 core.cpu.i_tv80_core.i_reg.RegsL[5][3]
.sym 11479 core.cpu.i_tv80_core.i_reg.DIL[3]
.sym 11480 $false
.sym 11481 $false
.sym 11482 $false
.sym 11513 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75587
.sym 11514 clk
.sym 11515 $false
.sym 11516 $abc$77013$new_n1632_
.sym 11519 core.cpu.i_tv80_core.i_reg.DOAL[3]
.sym 11521 core.cpu.i_tv80_core.i_reg.RegsL[0][5]
.sym 11522 core.cpu.i_tv80_core.i_reg.RegsL[0][3]
.sym 11596 core.cpu.i_tv80_core.i_reg.DIL[3]
.sym 11597 $false
.sym 11598 $false
.sym 11599 $false
.sym 11636 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75299
.sym 11637 clk
.sym 11638 $false
.sym 11639 $abc$77013$new_n4486_
.sym 11640 $abc$77013$new_n4403_
.sym 11641 $abc$77013$new_n4402_
.sym 11642 $abc$77013$new_n4487_
.sym 11643 $abc$77013$new_n1686_
.sym 11644 core.cpu.i_tv80_core.i_reg.RegsL[5][5]
.sym 11719 core.cpu.i_tv80_core.i_reg.DIL[3]
.sym 11720 $false
.sym 11721 $false
.sym 11722 $false
.sym 11737 core.cpu.i_tv80_core.i_reg.DIL[5]
.sym 11738 $false
.sym 11739 $false
.sym 11740 $false
.sym 11759 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75251
.sym 11760 clk
.sym 11761 $false
.sym 11762 $abc$77013$new_n3123_
.sym 11764 $abc$77013$new_n1687_
.sym 11765 core.cpu.i_tv80_core.i_reg.DOAL[5]
.sym 11766 $abc$77013$new_n1684_
.sym 11767 $abc$77013$new_n4010_
.sym 11768 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[5]_new_inv_
.sym 11769 core.cpu.i_tv80_core.i_reg.RegsL[4][5]
.sym 11842 core.cpu.i_tv80_core.i_reg.DIL[2]
.sym 11843 $false
.sym 11844 $false
.sym 11845 $false
.sym 11848 core.cpu.i_tv80_core.i_reg.DIL[1]
.sym 11849 $false
.sym 11850 $false
.sym 11851 $false
.sym 11878 core.cpu.i_tv80_core.i_reg.DIL[5]
.sym 11879 $false
.sym 11880 $false
.sym 11881 $false
.sym 11882 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75299
.sym 11883 clk
.sym 11884 $false
.sym 11886 $abc$77013$new_n4389_
.sym 11887 $abc$77013$new_n4481_
.sym 11888 $abc$77013$new_n1622_
.sym 11889 $abc$77013$new_n4388_
.sym 11890 $abc$77013$new_n4480_
.sym 11891 core.cpu.i_tv80_core.i_reg.RegsL[1][2]
.sym 11892 core.cpu.i_tv80_core.i_reg.RegsL[1][5]
.sym 11971 core.cpu.i_tv80_core.i_reg.DIL[2]
.sym 11972 $false
.sym 11973 $false
.sym 11974 $false
.sym 12005 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75587
.sym 12006 clk
.sym 12007 $false
.sym 12009 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[2]_new_inv_
.sym 12010 $abc$77013$new_n3059_
.sym 12012 core.cpu.i_tv80_core.i_reg.RegsL[7][2]
.sym 12013 core.cpu.i_tv80_core.i_reg.RegsL[7][5]
.sym 12015 core.cpu.i_tv80_core.i_reg.RegsL[7][0]
.sym 12112 core.cpu.i_tv80_core.i_reg.DIL[2]
.sym 12113 $false
.sym 12114 $false
.sym 12115 $false
.sym 12128 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75251
.sym 12129 clk
.sym 12130 $false
.sym 12131 core.cpu.i_tv80_core.i_reg.RegsL[0][4]
.sym 12134 core.cpu.i_tv80_core.i_reg.RegsL[0][2]
.sym 12256 $auto$alumacc.cc:474:replace_alu$31898.C[2]
.sym 12257 $auto$alumacc.cc:474:replace_alu$31898.C[3]
.sym 12258 $auto$alumacc.cc:474:replace_alu$31898.C[4]
.sym 12259 $auto$alumacc.cc:474:replace_alu$31898.C[5]
.sym 12260 $auto$alumacc.cc:474:replace_alu$31898.C[6]
.sym 12261 $abc$77013$auto$wreduce.cc:455:run$31617[7]
.sym 12377 $abc$77013$new_n1369_
.sym 12378 $abc$77013$new_n1370_
.sym 12379 $abc$77013$auto$wreduce.cc:455:run$31617[5]
.sym 12380 $abc$77013$new_n3135_
.sym 12381 $abc$77013$auto$wreduce.cc:455:run$31617[6]
.sym 12382 core.spi0.master.bit_count[6]
.sym 12383 core.spi0.master.bit_count[7]
.sym 12384 core.spi0.master.bit_count[5]
.sym 12500 $abc$77013$new_n3149_
.sym 12501 $abc$77013$new_n3297_
.sym 12502 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4138_Y[5]_new_
.sym 12503 $abc$77013$new_n3147_
.sym 12504 $abc$77013$new_n3137_
.sym 12505 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$and$/usr/bin/../share/yosys/techmap.v:434$32957_Y[6]_new_
.sym 12506 $abc$77013$new_n3138_
.sym 12507 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4339_Y[6]_new_inv_
.sym 12574 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 12575 core.cpu.i_tv80_core.TmpAddr[6]
.sym 12576 $false
.sym 12577 $false
.sym 12580 core.cpu.i_tv80_core.PC[6]
.sym 12581 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 12582 $abc$77013$new_n3150_
.sym 12583 $false
.sym 12586 $abc$77013$new_n3152_
.sym 12587 $abc$77013$new_n1841_
.sym 12588 $false
.sym 12589 $false
.sym 12592 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[6]_new_inv_
.sym 12593 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4130_Y[6]_new_inv_
.sym 12594 $abc$77013$new_n2297_
.sym 12595 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 12598 $abc$77013$new_n3302_
.sym 12599 $abc$77013$new_n3152_
.sym 12600 core.cpu.i_tv80_core.PC[6]
.sym 12601 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 12610 core.cpu.i_tv80_core.TmpAddr[6]
.sym 12611 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 12612 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:511$1217_Y_new_
.sym 12613 $false
.sym 12616 core.cpu.i_tv80_core.TmpAddr[6]
.sym 12617 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4127_Y[6]_new_inv_
.sym 12618 $abc$77013$new_n2296_
.sym 12619 $false
.sym 12623 $abc$77013$new_n3309_
.sym 12624 $abc$77013$new_n3171_
.sym 12625 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4130_Y[4]_new_inv_
.sym 12626 $abc$77013$new_n3292_
.sym 12627 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4130_Y[7]_new_inv_
.sym 12628 $abc$77013$new_n3174_
.sym 12629 $abc$77013$new_n3294_
.sym 12630 $abc$77013$new_n3307_
.sym 12697 $abc$77013$new_n3436_
.sym 12698 $abc$77013$new_n2298_
.sym 12699 core.cpu.i_tv80_core.PC[11]
.sym 12700 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 12703 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[3]_new_inv_
.sym 12704 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3968_Y[3]_new_inv_
.sym 12705 $abc$77013$new_n2297_
.sym 12706 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 12709 $abc$77013$new_n3307_
.sym 12710 $abc$77013$new_n3174_
.sym 12711 core.cpu.i_tv80_core.PC[7]
.sym 12712 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 12721 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 12722 core.cpu.di_reg[3]
.sym 12723 $false
.sym 12724 $false
.sym 12727 core.cpu.i_tv80_core.PC16[12]
.sym 12728 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3976_Y[4]_new_
.sym 12729 $abc$77013$new_n4426_
.sym 12730 $false
.sym 12739 core.cpu.i_tv80_core.PC16[11]
.sym 12740 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3976_Y[3]_new_
.sym 12741 $abc$77013$new_n4426_
.sym 12742 $false
.sym 12743 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65479$2
.sym 12744 clk
.sym 12745 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 12746 $abc$77013$new_n3097_
.sym 12747 $abc$77013$new_n3104_
.sym 12748 core.cpu.i_tv80_core.PC16_B[1]
.sym 12749 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3968_Y[3]_new_inv_
.sym 12750 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4138_Y[4]_new_
.sym 12751 $abc$77013$new_n3106_
.sym 12752 $abc$77013$new_n3438_
.sym 12753 $abc$77013$new_n4397_
.sym 12820 core.cpu.i_tv80_core.BTR_r
.sym 12821 core.cpu.di_reg[5]
.sym 12822 $abc$77013$new_n2408_
.sym 12823 $false
.sym 12826 core.cpu.i_tv80_core.BTR_r
.sym 12827 core.cpu.di_reg[7]
.sym 12828 $abc$77013$new_n2408_
.sym 12829 $false
.sym 12832 core.cpu.i_tv80_core.BTR_r
.sym 12833 core.cpu.di_reg[4]
.sym 12834 $abc$77013$new_n2408_
.sym 12835 $false
.sym 12838 core.cpu.i_tv80_core.BTR_r
.sym 12839 core.cpu.di_reg[3]
.sym 12840 $abc$77013$new_n2408_
.sym 12841 $false
.sym 12844 core.cpu.i_tv80_core.BTR_r
.sym 12845 core.cpu.di_reg[6]
.sym 12846 $abc$77013$new_n2408_
.sym 12847 $false
.sym 12856 core.cpu.i_tv80_core.PC16[4]
.sym 12857 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4138_Y[4]_new_
.sym 12858 $abc$77013$new_n4426_
.sym 12859 $false
.sym 12862 core.cpu.i_tv80_core.PC16[1]
.sym 12863 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4138_Y[1]_new_
.sym 12864 $abc$77013$new_n4426_
.sym 12865 $false
.sym 12866 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65479$2
.sym 12867 clk
.sym 12868 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 12869 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4333_Y[4]_new_
.sym 12870 $abc$77013$new_n3038_
.sym 12871 $abc$77013$new_n3107_
.sym 12872 $abc$77013$new_n3031_
.sym 12873 $abc$77013$new_n3029_
.sym 12874 $abc$77013$new_n4384_
.sym 12875 $abc$77013$new_n3042_
.sym 12876 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4339_Y[4]_new_inv_
.sym 12949 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[1]_new_inv_
.sym 12950 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4339_Y[1]_new_inv_
.sym 12951 $abc$77013$new_n2297_
.sym 12952 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 12955 $abc$77013$new_n3277_
.sym 12956 $abc$77013$new_n3045_
.sym 12957 core.cpu.i_tv80_core.PC[1]
.sym 12958 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 12961 $abc$77013$new_n4384_
.sym 12962 $abc$77013$new_n3043_
.sym 12963 core.cpu.i_tv80_core.TmpAddr[1]
.sym 12964 $abc$77013$new_n2296_
.sym 12967 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[1]_new_inv_
.sym 12968 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4130_Y[1]_new_inv_
.sym 12969 $abc$77013$new_n2297_
.sym 12970 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 12973 core.cpu.i_tv80_core.TmpAddr[1]
.sym 12974 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4127_Y[1]_new_inv_
.sym 12975 $abc$77013$new_n2296_
.sym 12976 $false
.sym 12979 core.cpu.i_tv80_core.PC[1]
.sym 12980 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 12981 $abc$77013$new_n3043_
.sym 12982 $false
.sym 12985 core.cpu.i_tv80_core.TmpAddr[1]
.sym 12986 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 12987 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:511$1217_Y_new_
.sym 12988 $false
.sym 12992 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3976_Y[7]_new_
.sym 12993 $abc$77013$new_n2519_
.sym 12994 $abc$77013$new_n3092_
.sym 12995 $abc$77013$new_n3030_
.sym 12996 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64986
.sym 12997 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$ternary$/usr/bin/../share/yosys/techmap.v:445$32952_Y[6]_new_inv_
.sym 12998 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4138_Y[3]_new_
.sym 12999 $abc$77013$new_n4308_
.sym 13072 $false
.sym 13073 core.cpu.i_tv80_core.PC[0]
.sym 13074 core.cpu.i_tv80_core.PC16_B[0]
.sym 13075 $false
.sym 13084 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3974_Y[5]_new_inv_
.sym 13085 core.cpu.i_tv80_core.PC[13]
.sym 13086 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 13087 $false
.sym 13090 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3974_Y[6]_new_inv_
.sym 13091 core.cpu.i_tv80_core.PC[14]
.sym 13092 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 13093 $false
.sym 13096 core.cpu.i_tv80_core.BTR_r
.sym 13097 core.cpu.di_reg[0]
.sym 13098 $abc$77013$new_n2408_
.sym 13099 $false
.sym 13108 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 13109 core.cpu.i_tv80_core.TmpAddr[1]
.sym 13110 $false
.sym 13111 $false
.sym 13115 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3971_Y[5]_new_inv_
.sym 13116 $abc$77013$new_n2500_
.sym 13117 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3971_Y[6]_new_inv_
.sym 13118 $abc$77013$new_n3448_
.sym 13119 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4527_Y[6]_new_inv_
.sym 13120 $abc$77013$new_n3453_
.sym 13121 $abc$77013$new_n2520_
.sym 13122 core.cpu.i_tv80_core.A[14]
.sym 13189 $abc$77013$new_n3045_
.sym 13190 $abc$77013$new_n1841_
.sym 13191 $false
.sym 13192 $false
.sym 13195 $abc$77013$new_n1841_
.sym 13196 core.cpu.i_tv80_core.A[1]
.sym 13197 $false
.sym 13198 $false
.sym 13201 core.cpu.di_reg[5]
.sym 13202 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3971_Y[5]_new_inv_
.sym 13203 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 13204 $false
.sym 13213 core.cpu.di_reg[6]
.sym 13214 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3971_Y[6]_new_inv_
.sym 13215 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 13216 $false
.sym 13225 $abc$77013$new_n3044_
.sym 13226 $abc$77013$new_n3026_
.sym 13227 $abc$77013$new_n3025_
.sym 13228 core.reset_n
.sym 13231 $abc$77013$new_n3044_
.sym 13232 $abc$77013$new_n3026_
.sym 13233 $abc$77013$new_n3025_
.sym 13234 $false
.sym 13235 $true
.sym 13236 clk
.sym 13237 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 13238 $abc$77013$new_n3110_
.sym 13239 $abc$77013$new_n2505_
.sym 13240 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$and$/usr/bin/../share/yosys/techmap.v:434$32953_Y[6]_new_
.sym 13241 $abc$77013$new_n2507_
.sym 13242 $abc$77013$new_n2514_
.sym 13243 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$and$/usr/bin/../share/yosys/techmap.v:434$32953_Y[6]_new_
.sym 13244 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4315_Y[4]_new_
.sym 13312 core.cpu.i_tv80_core.PC16[0]
.sym 13313 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4138_Y[0]_new_
.sym 13314 $abc$77013$new_n4426_
.sym 13315 $false
.sym 13358 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65479$2
.sym 13359 clk
.sym 13360 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 13361 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4315_Y[0]_new_
.sym 13362 $abc$77013$new_n3049_
.sym 13363 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4339_Y[2]_new_inv_
.sym 13364 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[2]
.sym 13365 $abc$77013$new_n3109_
.sym 13366 $abc$77013$auto$wreduce.cc:455:run$31566[0]
.sym 13367 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4333_Y[0]_new_
.sym 13368 core.cpu.i_tv80_core.A[2]
.sym 13435 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[2]_new_inv_
.sym 13436 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4130_Y[2]_new_inv_
.sym 13437 $abc$77013$new_n2297_
.sym 13438 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 13441 core.cpu.i_tv80_core.TmpAddr[2]
.sym 13442 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4127_Y[2]_new_inv_
.sym 13443 $abc$77013$new_n2296_
.sym 13444 $false
.sym 13447 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 13448 core.cpu.i_tv80_core.TmpAddr[2]
.sym 13449 $false
.sym 13450 $false
.sym 13453 $abc$77013$new_n3066_
.sym 13454 $abc$77013$new_n1841_
.sym 13455 $false
.sym 13456 $false
.sym 13459 $abc$77013$new_n3282_
.sym 13460 $abc$77013$new_n3066_
.sym 13461 core.cpu.i_tv80_core.PC[2]
.sym 13462 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 13465 core.cpu.i_tv80_core.PC[2]
.sym 13466 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 13467 $abc$77013$new_n3064_
.sym 13468 $false
.sym 13477 core.cpu.i_tv80_core.TmpAddr[2]
.sym 13478 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 13479 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:511$1217_Y_new_
.sym 13480 $false
.sym 13484 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4130_Y[0]_new_inv_
.sym 13485 $abc$77013$new_n3258_
.sym 13486 $abc$77013$new_n3019_
.sym 13487 $abc$77013$new_n3256_
.sym 13488 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4339_Y[0]_new_inv_
.sym 13489 $abc$77013$new_n3048_
.sym 13491 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4138_Y[0]_new_
.sym 13609 core.cpu.i_tv80_core.BusReq_s
.sym 13730 core.busrq_n
.sym 13853 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$73942
.sym 13854 $abc$77013$new_n1742_
.sym 13855 core.i2c0.master.data_read[0]
.sym 13945 $abc$77013$new_n2206_
.sym 13946 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$39003[1]_new_inv_
.sym 13947 core.i2c0.master.bit_count[1]
.sym 13948 core.i2c0.master.bit_count[0]
.sym 13957 core.i2c0.master.i2c_sda_in
.sym 13958 $false
.sym 13959 $false
.sym 13960 $false
.sym 13973 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74173
.sym 13974 clk
.sym 13975 $false
.sym 13976 $abc$77013$new_n2206_
.sym 13978 $abc$77013$new_n2201_
.sym 13979 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74074
.sym 13981 $abc$77013$auto$wreduce.cc:455:run$31616[3]
.sym 13982 core.i2c0.master.bit_count[2]
.sym 13983 core.i2c0.master.bit_count[3]
.sym 14050 $false
.sym 14051 core.i2c0.master.bit_count[6]
.sym 14052 $false
.sym 14053 $auto$alumacc.cc:474:replace_alu$31895.C[6]
.sym 14056 $false
.sym 14057 core.i2c0.master.bit_count[5]
.sym 14058 $false
.sym 14059 $auto$alumacc.cc:474:replace_alu$31895.C[5]
.sym 14062 $false
.sym 14063 core.i2c0.master.bit_count[4]
.sym 14064 $false
.sym 14065 $auto$alumacc.cc:474:replace_alu$31895.C[4]
.sym 14068 core.i2c0.master.bit_count[4]
.sym 14069 core.i2c0.master.bit_count[5]
.sym 14070 core.i2c0.master.bit_count[6]
.sym 14071 core.i2c0.master.bit_count[7]
.sym 14074 core.i2c0.master.bit_count[6]
.sym 14075 $abc$77013$new_n3871_
.sym 14076 $abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$and$/usr/bin/../share/yosys/techmap.v:434$38862_Y[1]_new_
.sym 14077 $abc$77013$auto$wreduce.cc:455:run$31616[6]
.sym 14080 core.i2c0.master.bit_count[5]
.sym 14081 $abc$77013$new_n3871_
.sym 14082 $abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$and$/usr/bin/../share/yosys/techmap.v:434$38862_Y[1]_new_
.sym 14083 $abc$77013$auto$wreduce.cc:455:run$31616[5]
.sym 14086 core.i2c0.master.bit_count[4]
.sym 14087 $abc$77013$new_n3871_
.sym 14088 $abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$and$/usr/bin/../share/yosys/techmap.v:434$38862_Y[1]_new_
.sym 14089 $abc$77013$auto$wreduce.cc:455:run$31616[4]
.sym 14092 core.i2c0.master.bit_count[7]
.sym 14093 $abc$77013$new_n3871_
.sym 14094 $abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$and$/usr/bin/../share/yosys/techmap.v:434$38862_Y[1]_new_
.sym 14095 $abc$77013$auto$wreduce.cc:455:run$31616[7]
.sym 14096 core.reset_n
.sym 14097 clk
.sym 14098 $false
.sym 14099 $abc$77013$new_n3873_
.sym 14100 $abc$77013$auto$wreduce.cc:455:run$31615[2]_new_
.sym 14101 $abc$77013$new_n3870_
.sym 14102 $abc$77013$new_n3871_
.sym 14103 $abc$77013$auto$wreduce.cc:455:run$31616[2]
.sym 14104 $abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$and$/usr/bin/../share/yosys/techmap.v:434$38862_Y[1]_new_
.sym 14105 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$73839
.sym 14106 core.i2c0.master.bit_count[1]
.sym 14135 $true
.sym 14172 core.i2c0.master.bit_count[0]$2
.sym 14173 $false
.sym 14174 core.i2c0.master.bit_count[0]
.sym 14175 $false
.sym 14176 $false
.sym 14178 $auto$alumacc.cc:474:replace_alu$31895.C[2]$2
.sym 14180 core.i2c0.master.bit_count[1]
.sym 14181 $true$2
.sym 14184 $auto$alumacc.cc:474:replace_alu$31895.C[3]$2
.sym 14186 core.i2c0.master.bit_count[2]
.sym 14187 $true$2
.sym 14188 $auto$alumacc.cc:474:replace_alu$31895.C[2]$2
.sym 14190 $auto$alumacc.cc:474:replace_alu$31895.C[4]$2
.sym 14192 core.i2c0.master.bit_count[3]
.sym 14193 $true$2
.sym 14194 $auto$alumacc.cc:474:replace_alu$31895.C[3]$2
.sym 14196 $auto$alumacc.cc:474:replace_alu$31895.C[5]$2
.sym 14198 core.i2c0.master.bit_count[4]
.sym 14199 $true$2
.sym 14200 $auto$alumacc.cc:474:replace_alu$31895.C[4]$2
.sym 14202 $auto$alumacc.cc:474:replace_alu$31895.C[6]$2
.sym 14204 core.i2c0.master.bit_count[5]
.sym 14205 $true$2
.sym 14206 $auto$alumacc.cc:474:replace_alu$31895.C[5]$2
.sym 14208 $auto$alumacc.cc:474:replace_alu$31895.C[7]
.sym 14210 core.i2c0.master.bit_count[6]
.sym 14211 $true$2
.sym 14212 $auto$alumacc.cc:474:replace_alu$31895.C[6]$2
.sym 14215 $false
.sym 14216 core.i2c0.master.bit_count[7]
.sym 14217 $false
.sym 14218 $auto$alumacc.cc:474:replace_alu$31895.C[7]
.sym 14223 $abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$and$/usr/bin/../share/yosys/techmap.v:434$38862_Y[0]_new_
.sym 14227 core.i2c0.master.data_read[4]
.sym 14345 $abc$77013$new_n1751_
.sym 14346 $abc$77013$new_n1754_
.sym 14347 $abc$77013$new_n1752_
.sym 14348 $abc$77013$auto$simplemap.cc:309:simplemap_lut$38952_new_
.sym 14349 $abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$and$/usr/bin/../share/yosys/techmap.v:434$38860_Y[2]_new_
.sym 14350 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$73824[4]_new_inv_
.sym 14351 core.i2c0.master.fsm_state[2]
.sym 14352 core.i2c0.master.fsm_state[1]
.sym 14425 $false
.sym 14426 core.i2c0.master.bit_count[0]
.sym 14427 $false
.sym 14428 $false
.sym 14455 core.i2c0.master.bit_count[0]
.sym 14456 core.i2c0.master.start
.sym 14457 $abc$77013$auto$wreduce.cc:455:run$31616[0]
.sym 14458 $abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$and$/usr/bin/../share/yosys/techmap.v:434$38862_Y[1]_new_
.sym 14465 core.reset_n
.sym 14466 clk
.sym 14467 $false
.sym 14468 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$59730[0]_new_inv_
.sym 14469 $abc$77013$new_n1726_
.sym 14470 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39672_new_
.sym 14471 $abc$77013$auto$simplemap.cc:309:simplemap_lut$38554_new_
.sym 14472 $abc$77013$new_n1744_
.sym 14473 $abc$77013$new_n1747_
.sym 14474 $abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$and$/usr/bin/../share/yosys/techmap.v:434$38859_Y[3]_new_
.sym 14475 core.i2c0.master.fsm_state[3]
.sym 14591 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$73879
.sym 14594 $abc$77013$new_n2199_
.sym 14596 core.i2c0.i2c_clk_divider.clk_en
.sym 14597 core.i2c0.i2c_clk_divider.count[5]
.sym 14598 core.i2c0.i2c_clk_divider.count[3]
.sym 14665 $abc$77013$techmap\core.i2c0.i2c_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y
.sym 14666 core.i2c0.i2c_clk_divider.count[0]
.sym 14667 core.reset_n
.sym 14668 $false
.sym 14689 $abc$77013$techmap\core.i2c0.i2c_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y
.sym 14690 core.i2c0.i2c_clk_divider.count[1]
.sym 14691 $false
.sym 14692 $false
.sym 14711 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$73760
.sym 14712 clk
.sym 14713 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 14716 $abc$77013$techmap\core.i2c0.i2c_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[2]
.sym 14717 $abc$77013$techmap\core.i2c0.i2c_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[3]
.sym 14718 $abc$77013$techmap\core.i2c0.i2c_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[4]
.sym 14719 $abc$77013$techmap\core.i2c0.i2c_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[5]
.sym 14720 $abc$77013$techmap\core.i2c0.i2c_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[6]
.sym 14721 $abc$77013$techmap\core.i2c0.i2c_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[7]
.sym 15192 core.cpu.i_tv80_core.i_reg.RegsL[1][3]
.sym 15304 core.cpu.i_tv80_core.i_reg.RegsL[5][3]
.sym 15305 core.cpu.i_tv80_core.i_reg.RegsL[4][3]
.sym 15306 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 15307 $abc$77013$new_n4482_
.sym 15310 core.cpu.i_tv80_core.i_reg.RegsL[1][3]
.sym 15311 core.cpu.i_tv80_core.i_reg.RegsL[0][3]
.sym 15312 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 15313 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 15316 core.cpu.i_tv80_core.i_reg.RegsL[1][3]
.sym 15317 core.cpu.i_tv80_core.i_reg.RegsL[5][3]
.sym 15318 core.cpu.i_tv80_core.RegAddrC[0]
.sym 15319 core.cpu.i_tv80_core.RegAddrC[2]
.sym 15322 core.cpu.i_tv80_core.i_reg.RegsL[1][3]
.sym 15323 $abc$77013$auto$rtlil.cc:1862:And$32500_new_
.sym 15324 $abc$77013$auto$rtlil.cc:1862:And$32526_new_
.sym 15325 core.cpu.i_tv80_core.i_reg.RegsL[4][3]
.sym 15328 core.cpu.i_tv80_core.i_reg.RegsL[0][3]
.sym 15329 core.cpu.i_tv80_core.i_reg.RegsL[4][3]
.sym 15330 core.cpu.i_tv80_core.RegAddrC[0]
.sym 15331 $abc$77013$new_n4394_
.sym 15340 core.cpu.i_tv80_core.i_reg.DIL[3]
.sym 15341 $false
.sym 15342 $false
.sym 15343 $false
.sym 15344 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75491
.sym 15345 clk
.sym 15346 $false
.sym 15347 $abc$77013$new_n1633_
.sym 15348 $abc$77013$new_n4517_
.sym 15349 $abc$77013$new_n4518_
.sym 15350 $abc$77013$new_n1631_
.sym 15351 $abc$77013$new_n3081_
.sym 15352 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[3]_new_inv_
.sym 15353 $abc$77013$new_n3080_
.sym 15354 core.cpu.i_tv80_core.i_reg.RegsL[7][3]
.sym 15421 core.cpu.i_tv80_core.i_reg.RegsL[0][3]
.sym 15422 $abc$77013$auto$rtlil.cc:1862:And$32492_new_
.sym 15423 $abc$77013$auto$rtlil.cc:1862:And$32532_new_
.sym 15424 core.cpu.i_tv80_core.i_reg.RegsL[5][3]
.sym 15439 $abc$77013$new_n1630_
.sym 15440 $abc$77013$new_n1631_
.sym 15441 $abc$77013$new_n1632_
.sym 15442 $abc$77013$new_n1633_
.sym 15451 core.cpu.i_tv80_core.i_reg.DIL[5]
.sym 15452 $false
.sym 15453 $false
.sym 15454 $false
.sym 15457 core.cpu.i_tv80_core.i_reg.DIL[3]
.sym 15458 $false
.sym 15459 $false
.sym 15460 $false
.sym 15467 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$74191
.sym 15468 clk
.sym 15469 $false
.sym 15544 core.cpu.i_tv80_core.i_reg.RegsL[1][5]
.sym 15545 core.cpu.i_tv80_core.i_reg.RegsL[0][5]
.sym 15546 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 15547 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 15550 core.cpu.i_tv80_core.i_reg.RegsL[0][5]
.sym 15551 core.cpu.i_tv80_core.i_reg.RegsL[4][5]
.sym 15552 core.cpu.i_tv80_core.RegAddrC[0]
.sym 15553 $abc$77013$new_n4402_
.sym 15556 core.cpu.i_tv80_core.i_reg.RegsL[1][5]
.sym 15557 core.cpu.i_tv80_core.i_reg.RegsL[5][5]
.sym 15558 core.cpu.i_tv80_core.RegAddrC[0]
.sym 15559 core.cpu.i_tv80_core.RegAddrC[2]
.sym 15562 core.cpu.i_tv80_core.i_reg.RegsL[5][5]
.sym 15563 core.cpu.i_tv80_core.i_reg.RegsL[4][5]
.sym 15564 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 15565 $abc$77013$new_n4486_
.sym 15568 core.cpu.i_tv80_core.i_reg.RegsL[0][5]
.sym 15569 $abc$77013$auto$rtlil.cc:1862:And$32492_new_
.sym 15570 $abc$77013$auto$rtlil.cc:1862:And$32532_new_
.sym 15571 core.cpu.i_tv80_core.i_reg.RegsL[5][5]
.sym 15574 core.cpu.i_tv80_core.i_reg.DIL[5]
.sym 15575 $false
.sym 15576 $false
.sym 15577 $false
.sym 15590 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75491
.sym 15591 clk
.sym 15592 $false
.sym 15593 $abc$77013$auto$alumacc.cc:491:replace_alu$31804[7]
.sym 15594 $abc$77013$core.cpu.i_tv80_core.i_reg.DOBL[5]_new_
.sym 15596 $abc$77013$new_n1685_
.sym 15597 $abc$77013$new_n3124_
.sym 15598 $abc$77013$new_n4011_
.sym 15599 core.cpu.i_tv80_core.i_reg.RegsL[6][5]
.sym 15600 core.cpu.i_tv80_core.i_reg.RegsL[6][2]
.sym 15667 core.cpu.i_tv80_core.i_reg.RegsL[7][5]
.sym 15668 core.cpu.i_tv80_core.i_reg.RegsL[3][5]
.sym 15669 core.cpu.i_tv80_core.RegAddrC[2]
.sym 15670 core.cpu.i_tv80_core.RegAddrC[0]
.sym 15679 core.cpu.i_tv80_core.i_reg.RegsL[3][5]
.sym 15680 $abc$77013$auto$rtlil.cc:1862:And$32516_new_
.sym 15681 $abc$77013$auto$rtlil.cc:1862:And$32546_new_
.sym 15682 core.cpu.i_tv80_core.i_reg.RegsL[7][5]
.sym 15685 $abc$77013$new_n1684_
.sym 15686 $abc$77013$new_n1685_
.sym 15687 $abc$77013$new_n1686_
.sym 15688 $abc$77013$new_n1687_
.sym 15691 core.cpu.i_tv80_core.i_reg.RegsL[1][5]
.sym 15692 $abc$77013$auto$rtlil.cc:1862:And$32500_new_
.sym 15693 $abc$77013$auto$rtlil.cc:1862:And$32526_new_
.sym 15694 core.cpu.i_tv80_core.i_reg.RegsL[4][5]
.sym 15697 core.cpu.i_tv80_core.i_reg.RegsL[7][5]
.sym 15698 core.cpu.i_tv80_core.i_reg.RegsL[3][5]
.sym 15699 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 15700 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 15703 $abc$77013$new_n3123_
.sym 15704 $abc$77013$new_n3124_
.sym 15705 $abc$77013$new_n4403_
.sym 15706 core.cpu.i_tv80_core.RegAddrC[1]
.sym 15709 core.cpu.i_tv80_core.i_reg.DIL[5]
.sym 15710 $false
.sym 15711 $false
.sym 15712 $false
.sym 15713 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75587
.sym 15714 clk
.sym 15715 $false
.sym 15716 $abc$77013$new_n4510_
.sym 15717 $abc$77013$new_n4509_
.sym 15718 $abc$77013$new_n1623_
.sym 15719 $abc$77013$new_n1620_
.sym 15720 $abc$77013$new_n1621_
.sym 15721 core.cpu.i_tv80_core.i_reg.DOAL[2]
.sym 15722 core.cpu.i_tv80_core.i_reg.RegsL[2][4]
.sym 15723 core.cpu.i_tv80_core.i_reg.RegsL[2][1]
.sym 15796 core.cpu.i_tv80_core.i_reg.RegsL[0][2]
.sym 15797 core.cpu.i_tv80_core.i_reg.RegsL[4][2]
.sym 15798 core.cpu.i_tv80_core.RegAddrC[0]
.sym 15799 $abc$77013$new_n4388_
.sym 15802 core.cpu.i_tv80_core.i_reg.RegsL[5][2]
.sym 15803 core.cpu.i_tv80_core.i_reg.RegsL[4][2]
.sym 15804 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 15805 $abc$77013$new_n4480_
.sym 15808 core.cpu.i_tv80_core.i_reg.RegsL[0][2]
.sym 15809 $abc$77013$auto$rtlil.cc:1862:And$32492_new_
.sym 15810 $abc$77013$auto$rtlil.cc:1862:And$32500_new_
.sym 15811 core.cpu.i_tv80_core.i_reg.RegsL[1][2]
.sym 15814 core.cpu.i_tv80_core.i_reg.RegsL[1][2]
.sym 15815 core.cpu.i_tv80_core.i_reg.RegsL[5][2]
.sym 15816 core.cpu.i_tv80_core.RegAddrC[0]
.sym 15817 core.cpu.i_tv80_core.RegAddrC[2]
.sym 15820 core.cpu.i_tv80_core.i_reg.RegsL[1][2]
.sym 15821 core.cpu.i_tv80_core.i_reg.RegsL[0][2]
.sym 15822 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 15823 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 15826 core.cpu.i_tv80_core.i_reg.DIL[2]
.sym 15827 $false
.sym 15828 $false
.sym 15829 $false
.sym 15832 core.cpu.i_tv80_core.i_reg.DIL[5]
.sym 15833 $false
.sym 15834 $false
.sym 15835 $false
.sym 15836 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75347
.sym 15837 clk
.sym 15838 $false
.sym 15841 $abc$77013$new_n3060_
.sym 15843 core.cpu.i_tv80_core.i_reg.RegsL[3][0]
.sym 15919 $abc$77013$new_n3059_
.sym 15920 $abc$77013$new_n3060_
.sym 15921 $abc$77013$new_n4389_
.sym 15922 core.cpu.i_tv80_core.RegAddrC[1]
.sym 15925 core.cpu.i_tv80_core.i_reg.RegsL[7][2]
.sym 15926 core.cpu.i_tv80_core.i_reg.RegsL[3][2]
.sym 15927 core.cpu.i_tv80_core.RegAddrC[2]
.sym 15928 core.cpu.i_tv80_core.RegAddrC[0]
.sym 15937 core.cpu.i_tv80_core.i_reg.DIL[2]
.sym 15938 $false
.sym 15939 $false
.sym 15940 $false
.sym 15943 core.cpu.i_tv80_core.i_reg.DIL[5]
.sym 15944 $false
.sym 15945 $false
.sym 15946 $false
.sym 15955 core.cpu.i_tv80_core.i_reg.DIL[0]
.sym 15956 $false
.sym 15957 $false
.sym 15958 $false
.sym 15959 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75443
.sym 15960 clk
.sym 15961 $false
.sym 15963 core.cpu.i_tv80_core.i_reg.RegsL[5][4]
.sym 15966 core.cpu.i_tv80_core.i_reg.RegsL[5][0]
.sym 15969 core.cpu.i_tv80_core.i_reg.RegsL[5][2]
.sym 16036 core.cpu.i_tv80_core.i_reg.DIL[4]
.sym 16037 $false
.sym 16038 $false
.sym 16039 $false
.sym 16054 core.cpu.i_tv80_core.i_reg.DIL[2]
.sym 16055 $false
.sym 16056 $false
.sym 16057 $false
.sym 16082 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$74191
.sym 16083 clk
.sym 16084 $false
.sym 16086 $abc$77013$auto$wreduce.cc:455:run$31617[4]
.sym 16087 $abc$77013$auto$wreduce.cc:455:run$31617[3]
.sym 16089 core.spi0.master.bit_count[4]
.sym 16092 core.spi0.master.bit_count[3]
.sym 16121 $true
.sym 16158 core.spi0.master.bit_count[0]$2
.sym 16159 $false
.sym 16160 core.spi0.master.bit_count[0]
.sym 16161 $false
.sym 16162 $false
.sym 16164 $auto$alumacc.cc:474:replace_alu$31898.C[2]$2
.sym 16166 core.spi0.master.bit_count[1]
.sym 16167 $true$2
.sym 16170 $auto$alumacc.cc:474:replace_alu$31898.C[3]$2
.sym 16172 core.spi0.master.bit_count[2]
.sym 16173 $true$2
.sym 16174 $auto$alumacc.cc:474:replace_alu$31898.C[2]$2
.sym 16176 $auto$alumacc.cc:474:replace_alu$31898.C[4]$2
.sym 16178 core.spi0.master.bit_count[3]
.sym 16179 $true$2
.sym 16180 $auto$alumacc.cc:474:replace_alu$31898.C[3]$2
.sym 16182 $auto$alumacc.cc:474:replace_alu$31898.C[5]$2
.sym 16184 core.spi0.master.bit_count[4]
.sym 16185 $true$2
.sym 16186 $auto$alumacc.cc:474:replace_alu$31898.C[4]$2
.sym 16188 $auto$alumacc.cc:474:replace_alu$31898.C[6]$2
.sym 16190 core.spi0.master.bit_count[5]
.sym 16191 $true$2
.sym 16192 $auto$alumacc.cc:474:replace_alu$31898.C[5]$2
.sym 16194 $auto$alumacc.cc:474:replace_alu$31898.C[7]
.sym 16196 core.spi0.master.bit_count[6]
.sym 16197 $true$2
.sym 16198 $auto$alumacc.cc:474:replace_alu$31898.C[6]$2
.sym 16201 $false
.sym 16202 core.spi0.master.bit_count[7]
.sym 16203 $false
.sym 16204 $auto$alumacc.cc:474:replace_alu$31898.C[7]
.sym 16208 $abc$77013$new_n3134_
.sym 16209 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[6]
.sym 16210 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[5]
.sym 16211 $abc$77013$new_n3130_
.sym 16212 $abc$77013$new_n3129_
.sym 16213 $abc$77013$new_n3113_
.sym 16214 core.cpu.i_tv80_core.A[5]
.sym 16215 core.cpu.i_tv80_core.A[6]
.sym 16282 core.spi0.master.bit_count[3]
.sym 16283 core.spi0.master.bit_count[4]
.sym 16284 $abc$77013$new_n1370_
.sym 16285 $false
.sym 16288 core.spi0.master.bit_count[5]
.sym 16289 core.spi0.master.bit_count[6]
.sym 16290 core.spi0.master.bit_count[7]
.sym 16291 $false
.sym 16294 $false
.sym 16295 core.spi0.master.bit_count[5]
.sym 16296 $false
.sym 16297 $auto$alumacc.cc:474:replace_alu$31898.C[5]
.sym 16300 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[6]_new_inv_
.sym 16301 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4339_Y[6]_new_inv_
.sym 16302 $abc$77013$new_n2297_
.sym 16303 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 16306 $false
.sym 16307 core.spi0.master.bit_count[6]
.sym 16308 $false
.sym 16309 $auto$alumacc.cc:474:replace_alu$31898.C[6]
.sym 16312 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$74651[1]_new_inv_
.sym 16313 $abc$77013$auto$wreduce.cc:455:run$31617[6]
.sym 16314 $false
.sym 16315 $false
.sym 16318 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$74651[1]_new_inv_
.sym 16319 $abc$77013$auto$wreduce.cc:455:run$31617[7]
.sym 16320 $false
.sym 16321 $false
.sym 16324 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$74651[1]_new_inv_
.sym 16325 $abc$77013$auto$wreduce.cc:455:run$31617[5]
.sym 16326 $false
.sym 16327 $false
.sym 16328 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74390
.sym 16329 clk
.sym 16330 $false
.sym 16331 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4127_Y[5]_new_inv_
.sym 16332 $abc$77013$new_n3115_
.sym 16333 $abc$77013$new_n3128_
.sym 16334 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4339_Y[5]_new_inv_
.sym 16335 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4130_Y[5]_new_inv_
.sym 16336 $abc$77013$new_n3125_
.sym 16337 $abc$77013$new_n3131_
.sym 16338 $abc$77013$new_n3116_
.sym 16405 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_
.sym 16406 core.cpu.i_tv80_core.PC[6]
.sym 16407 $abc$77013$new_n2304_
.sym 16408 core.cpu.di_reg[6]
.sym 16411 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[5]_new_inv_
.sym 16412 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4130_Y[5]_new_inv_
.sym 16413 $abc$77013$new_n2297_
.sym 16414 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 16417 $abc$77013$new_n3297_
.sym 16418 $abc$77013$new_n3131_
.sym 16419 core.cpu.i_tv80_core.PC[5]
.sym 16420 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 16423 core.cpu.i_tv80_core.PC[6]
.sym 16424 core.cpu.i_tv80_core.TmpAddr[6]
.sym 16425 core.cpu.i_tv80_core.XY_Ind
.sym 16426 $false
.sym 16429 $abc$77013$new_n3149_
.sym 16430 $abc$77013$new_n3138_
.sym 16431 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 16432 $false
.sym 16435 $abc$77013$new_n3147_
.sym 16436 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[6]_new_inv_
.sym 16437 $abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_
.sym 16438 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39818_new_
.sym 16441 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$and$/usr/bin/../share/yosys/techmap.v:434$32953_Y[6]_new_
.sym 16442 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$and$/usr/bin/../share/yosys/techmap.v:434$32957_Y[6]_new_
.sym 16443 $abc$77013$new_n3148_
.sym 16444 $false
.sym 16447 $abc$77013$new_n3137_
.sym 16448 $abc$77013$new_n3150_
.sym 16449 core.cpu.i_tv80_core.TmpAddr[6]
.sym 16450 $abc$77013$new_n2296_
.sym 16454 $abc$77013$new_n3169_
.sym 16455 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3976_Y[4]_new_
.sym 16456 $abc$77013$new_n4407_
.sym 16457 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4339_Y[7]_new_inv_
.sym 16458 $abc$77013$new_n2321_
.sym 16459 $abc$77013$new_n3161_
.sym 16460 $abc$77013$new_n3168_
.sym 16461 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$58758[1]_new_inv_
.sym 16528 core.cpu.i_tv80_core.PC[7]
.sym 16529 core.cpu.i_tv80_core.TmpAddr[7]
.sym 16530 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 16531 $abc$77013$new_n2294_
.sym 16534 $abc$77013$new_n2296_
.sym 16535 core.cpu.i_tv80_core.TmpAddr[7]
.sym 16536 $false
.sym 16537 $false
.sym 16540 $abc$77013$new_n3294_
.sym 16541 $abc$77013$new_n3107_
.sym 16542 $false
.sym 16543 $false
.sym 16546 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[4]_new_inv_
.sym 16547 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4130_Y[4]_new_inv_
.sym 16548 $abc$77013$new_n2297_
.sym 16549 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 16552 $abc$77013$new_n3309_
.sym 16553 $abc$77013$new_n3171_
.sym 16554 $false
.sym 16555 $false
.sym 16558 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 16559 core.cpu.i_tv80_core.TmpAddr[7]
.sym 16560 $false
.sym 16561 $false
.sym 16564 core.cpu.i_tv80_core.PC[4]
.sym 16565 core.cpu.i_tv80_core.TmpAddr[4]
.sym 16566 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 16567 $abc$77013$new_n2294_
.sym 16570 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[7]_new_inv_
.sym 16571 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4130_Y[7]_new_inv_
.sym 16572 $abc$77013$new_n2297_
.sym 16573 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 16577 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4333_Y[7]_new_
.sym 16578 $abc$77013$new_n2271_
.sym 16579 $abc$77013$new_n2285_
.sym 16580 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4518_Y[3]_new_
.sym 16581 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4524_Y[3]_new_inv_
.sym 16582 $abc$77013$new_n2498_
.sym 16583 $abc$77013$new_n2291_
.sym 16584 $abc$77013$new_n2290_
.sym 16651 $abc$77013$new_n3104_
.sym 16652 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[4]_new_inv_
.sym 16653 $abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_
.sym 16654 $false
.sym 16657 core.cpu.i_tv80_core.PC[4]
.sym 16658 core.cpu.i_tv80_core.TmpAddr[4]
.sym 16659 core.cpu.i_tv80_core.XY_Ind
.sym 16660 $false
.sym 16663 core.cpu.i_tv80_core.BTR_r
.sym 16664 core.cpu.di_reg[1]
.sym 16665 $abc$77013$new_n2408_
.sym 16666 $false
.sym 16669 core.cpu.i_tv80_core.TmpAddr[11]
.sym 16670 $abc$77013$new_n2296_
.sym 16671 $abc$77013$new_n3438_
.sym 16672 $false
.sym 16675 $abc$77013$new_n3292_
.sym 16676 $abc$77013$new_n3110_
.sym 16677 core.cpu.i_tv80_core.PC[4]
.sym 16678 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 16681 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_
.sym 16682 core.cpu.i_tv80_core.PC[4]
.sym 16683 $abc$77013$new_n2304_
.sym 16684 core.cpu.di_reg[4]
.sym 16687 core.cpu.i_tv80_core.PC[11]
.sym 16688 core.cpu.i_tv80_core.I[3]
.sym 16689 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 16690 $abc$77013$new_n2294_
.sym 16693 $abc$77013$new_n3097_
.sym 16694 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39818_new_
.sym 16695 $abc$77013$new_n3105_
.sym 16696 $abc$77013$new_n3106_
.sym 16700 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3931_Y[4]_new_inv_
.sym 16701 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3931_Y[6]_new_inv_
.sym 16702 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3931_Y[7]_new_inv_
.sym 16703 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3931_Y[1]_new_inv_
.sym 16704 core.cpu.i_tv80_core.TmpAddr[7]
.sym 16705 core.cpu.i_tv80_core.TmpAddr[4]
.sym 16706 core.cpu.i_tv80_core.TmpAddr[6]
.sym 16707 core.cpu.i_tv80_core.TmpAddr[1]
.sym 16774 $abc$77013$new_n4397_
.sym 16775 $abc$77013$auto$simplemap.cc:309:simplemap_lut$34878_new_
.sym 16776 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4315_Y[4]_new_
.sym 16777 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 16780 core.cpu.i_tv80_core.PC[1]
.sym 16781 core.cpu.i_tv80_core.TmpAddr[1]
.sym 16782 core.cpu.i_tv80_core.XY_Ind
.sym 16783 $false
.sym 16786 $abc$77013$new_n2296_
.sym 16787 core.cpu.i_tv80_core.TmpAddr[4]
.sym 16788 $false
.sym 16789 $false
.sym 16792 $abc$77013$new_n3038_
.sym 16793 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[1]_new_inv_
.sym 16794 $abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_
.sym 16795 $false
.sym 16798 $abc$77013$new_n3031_
.sym 16799 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39818_new_
.sym 16800 $abc$77013$new_n3030_
.sym 16801 $false
.sym 16804 $abc$77013$new_n3042_
.sym 16805 $abc$77013$new_n3029_
.sym 16806 $abc$77013$new_n4383_
.sym 16807 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 16810 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_
.sym 16811 core.cpu.i_tv80_core.PC[1]
.sym 16812 $false
.sym 16813 $false
.sym 16816 $abc$77013$new_n2294_
.sym 16817 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4333_Y[4]_new_
.sym 16818 $abc$77013$new_n3107_
.sym 16819 $false
.sym 16823 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$and$/usr/bin/../share/yosys/techmap.v:434$32953_Y[5]_new_
.sym 16824 $abc$77013$new_n3287_
.sym 16825 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4130_Y[3]_new_inv_
.sym 16826 $abc$77013$new_n3289_
.sym 16827 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4315_Y[7]_new_
.sym 16828 $abc$77013$new_n3085_
.sym 16829 $abc$77013$new_n3083_
.sym 16830 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4499_Y[3]_new_inv_
.sym 16897 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3974_Y[7]_new_inv_
.sym 16898 core.cpu.i_tv80_core.PC[15]
.sym 16899 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 16900 $false
.sym 16903 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_
.sym 16904 core.cpu.i_tv80_core.PC[14]
.sym 16905 $false
.sym 16906 $false
.sym 16909 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[4]_new_inv_
.sym 16910 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4339_Y[4]_new_inv_
.sym 16911 $abc$77013$new_n2297_
.sym 16912 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 16915 $abc$77013$core.cpu.i_tv80_core.Inc_WZ_new_
.sym 16916 core.cpu.i_tv80_core.TmpAddr[0]
.sym 16917 core.cpu.i_tv80_core.TmpAddr[1]
.sym 16918 $abc$77013$auto$simplemap.cc:309:simplemap_lut$34878_new_
.sym 16921 $abc$77013$new_n1841_
.sym 16922 core.reset_n
.sym 16923 $false
.sym 16924 $false
.sym 16927 $abc$77013$new_n2519_
.sym 16928 $abc$77013$new_n2505_
.sym 16929 $abc$77013$new_n4306_
.sym 16930 $false
.sym 16933 $abc$77013$new_n3287_
.sym 16934 $abc$77013$new_n3088_
.sym 16935 core.cpu.i_tv80_core.PC[3]
.sym 16936 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 16939 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$ternary$/usr/bin/../share/yosys/techmap.v:445$32952_Y[6]_new_inv_
.sym 16940 core.cpu.i_tv80_core.I[6]
.sym 16941 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 16942 $abc$77013$new_n2294_
.sym 16946 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4527_Y[5]_new_inv_
.sym 16947 $abc$77013$new_n2487_
.sym 16948 $abc$77013$new_n2499_
.sym 16949 $abc$77013$new_n2489_
.sym 16950 $abc$77013$new_n2497_
.sym 16951 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$and$/usr/bin/../share/yosys/techmap.v:434$32957_Y[5]_new_
.sym 16952 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$ternary$/usr/bin/../share/yosys/techmap.v:445$32952_Y[5]_new_inv_
.sym 16953 core.cpu.i_tv80_core.A[13]
.sym 17020 $abc$77013$new_n2500_
.sym 17021 $abc$77013$new_n3448_
.sym 17022 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[5]_new_inv_
.sym 17023 $abc$77013$new_n2297_
.sym 17026 $abc$77013$new_n2296_
.sym 17027 core.cpu.i_tv80_core.TmpAddr[13]
.sym 17028 $false
.sym 17029 $false
.sym 17032 $abc$77013$new_n2520_
.sym 17033 $abc$77013$new_n3453_
.sym 17034 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[6]_new_inv_
.sym 17035 $abc$77013$new_n2297_
.sym 17038 core.cpu.i_tv80_core.PC[13]
.sym 17039 core.cpu.i_tv80_core.I[5]
.sym 17040 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 17041 $abc$77013$new_n2294_
.sym 17044 $abc$77013$new_n2520_
.sym 17045 $abc$77013$new_n4308_
.sym 17046 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[6]_new_inv_
.sym 17047 $abc$77013$new_n2297_
.sym 17050 core.cpu.i_tv80_core.PC[14]
.sym 17051 core.cpu.i_tv80_core.I[6]
.sym 17052 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 17053 $abc$77013$new_n2294_
.sym 17056 $abc$77013$new_n2296_
.sym 17057 core.cpu.i_tv80_core.TmpAddr[14]
.sym 17058 $false
.sym 17059 $false
.sym 17062 core.cpu.di_reg[6]
.sym 17063 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4527_Y[6]_new_inv_
.sym 17064 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 17065 $false
.sym 17066 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64986
.sym 17067 clk
.sym 17068 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 17071 $abc$77013$auto$wreduce.cc:455:run$31566[2]
.sym 17072 $abc$77013$auto$wreduce.cc:455:run$31566[3]
.sym 17073 $abc$77013$auto$wreduce.cc:455:run$31566[4]
.sym 17074 $abc$77013$auto$wreduce.cc:455:run$31566[5]
.sym 17075 $abc$77013$auto$wreduce.cc:455:run$31566[6]
.sym 17076 $abc$77013$auto$wreduce.cc:455:run$31566[7]
.sym 17143 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 17144 core.cpu.i_tv80_core.TmpAddr[4]
.sym 17145 $false
.sym 17146 $false
.sym 17149 $abc$77013$new_n2507_
.sym 17150 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39818_new_
.sym 17151 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$and$/usr/bin/../share/yosys/techmap.v:434$32953_Y[6]_new_
.sym 17152 $false
.sym 17155 core.cpu.di_reg[6]
.sym 17156 $abc$77013$auto$wreduce.cc:455:run$31566[14]
.sym 17157 $abc$77013$core.cpu.i_tv80_core.Inc_WZ_new_
.sym 17158 $abc$77013$auto$simplemap.cc:309:simplemap_lut$34878_new_
.sym 17161 $abc$77013$new_n2514_
.sym 17162 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[6]_new_inv_
.sym 17163 $abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_
.sym 17164 $false
.sym 17167 core.cpu.i_tv80_core.PC[14]
.sym 17168 core.cpu.i_tv80_core.TmpAddr[14]
.sym 17169 core.cpu.i_tv80_core.XY_Ind
.sym 17170 $false
.sym 17173 core.cpu.i_tv80_core.TmpAddr[6]
.sym 17174 $abc$77013$auto$wreduce.cc:455:run$31566[6]
.sym 17175 $abc$77013$core.cpu.i_tv80_core.Inc_WZ_new_
.sym 17176 $abc$77013$auto$simplemap.cc:309:simplemap_lut$34878_new_
.sym 17179 $abc$77013$auto$wreduce.cc:455:run$31566[4]
.sym 17180 core.cpu.i_tv80_core.TmpAddr[4]
.sym 17181 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 17182 $abc$77013$core.cpu.i_tv80_core.Inc_WZ_new_
.sym 17192 $abc$77013$auto$wreduce.cc:455:run$31566[8]
.sym 17193 $abc$77013$auto$wreduce.cc:455:run$31566[9]
.sym 17194 $abc$77013$auto$wreduce.cc:455:run$31566[10]
.sym 17195 $abc$77013$auto$wreduce.cc:455:run$31566[11]
.sym 17196 $abc$77013$auto$wreduce.cc:455:run$31566[12]
.sym 17197 $abc$77013$auto$wreduce.cc:455:run$31566[13]
.sym 17198 $abc$77013$auto$wreduce.cc:455:run$31566[14]
.sym 17199 $abc$77013$auto$wreduce.cc:455:run$31566[15]
.sym 17266 $abc$77013$auto$wreduce.cc:455:run$31566[0]
.sym 17267 core.cpu.i_tv80_core.TmpAddr[0]
.sym 17268 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 17269 $abc$77013$core.cpu.i_tv80_core.Inc_WZ_new_
.sym 17272 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[2]_new_inv_
.sym 17273 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4339_Y[2]_new_inv_
.sym 17274 $abc$77013$new_n2297_
.sym 17275 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 17278 $abc$77013$new_n3051_
.sym 17279 $abc$77013$new_n3064_
.sym 17280 core.cpu.i_tv80_core.TmpAddr[2]
.sym 17281 $abc$77013$new_n2296_
.sym 17284 $abc$77013$new_n3065_
.sym 17285 $abc$77013$new_n3049_
.sym 17286 $abc$77013$new_n3048_
.sym 17287 core.reset_n
.sym 17290 $abc$77013$new_n3110_
.sym 17291 $abc$77013$new_n1841_
.sym 17292 $false
.sym 17293 $false
.sym 17296 $false
.sym 17297 $false
.sym 17298 core.cpu.i_tv80_core.TmpAddr[0]
.sym 17299 $false
.sym 17302 $abc$77013$new_n4377_
.sym 17303 $abc$77013$auto$simplemap.cc:309:simplemap_lut$34878_new_
.sym 17304 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4315_Y[0]_new_
.sym 17305 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 17308 $abc$77013$new_n3065_
.sym 17309 $abc$77013$new_n3049_
.sym 17310 $abc$77013$new_n3048_
.sym 17311 $false
.sym 17312 $true
.sym 17313 clk
.sym 17314 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 17315 $abc$77013$new_n3021_
.sym 17316 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[0]
.sym 17317 $abc$77013$new_n3004_
.sym 17318 $abc$77013$new_n3022_
.sym 17319 $abc$77013$new_n3003_
.sym 17320 core.cpu.i_tv80_core.A[0]
.sym 17389 $abc$77013$new_n3258_
.sym 17390 $abc$77013$new_n3019_
.sym 17391 $false
.sym 17392 $false
.sym 17395 core.cpu.i_tv80_core.PC[0]
.sym 17396 core.cpu.i_tv80_core.TmpAddr[0]
.sym 17397 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 17398 $abc$77013$new_n2294_
.sym 17401 $abc$77013$new_n2296_
.sym 17402 core.cpu.i_tv80_core.TmpAddr[0]
.sym 17403 $false
.sym 17404 $false
.sym 17407 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[0]_new_inv_
.sym 17408 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4130_Y[0]_new_inv_
.sym 17409 $abc$77013$new_n2297_
.sym 17410 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 17413 $abc$77013$new_n2294_
.sym 17414 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4333_Y[0]_new_
.sym 17415 $abc$77013$new_n3019_
.sym 17416 $false
.sym 17419 $abc$77013$new_n1841_
.sym 17420 core.cpu.i_tv80_core.A[2]
.sym 17421 $false
.sym 17422 $false
.sym 17431 $abc$77013$new_n3256_
.sym 17432 $abc$77013$new_n3022_
.sym 17433 core.cpu.i_tv80_core.PC[0]
.sym 17434 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 17441 $abc$77013$auto$wreduce.cc:455:run$31618[0]
.sym 17445 core.uart0.uart0.Bit_Phase[0]
.sym 17524 core.busrq_n
.sym 17525 $false
.sym 17526 $false
.sym 17527 $false
.sym 17558 $true
.sym 17559 clk
.sym 17560 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 17564 core.i2c0.master.data_read[6]
.sym 17635 $true$2
.sym 17636 $false
.sym 17637 $false
.sym 17638 $false
.sym 17681 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63107
.sym 17682 clk
.sym 17683 $false
.sym 17685 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74008
.sym 17686 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74140
.sym 17688 $abc$77013$new_n4313_
.sym 17689 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74107
.sym 17690 core.i2c0.master.data_read[2]
.sym 17758 $abc$77013$new_n2201_
.sym 17759 $abc$77013$new_n1742_
.sym 17760 $false
.sym 17761 $false
.sym 17764 core.i2c0.master.bit_count[1]
.sym 17765 core.i2c0.master.bit_count[0]
.sym 17766 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$39003[1]_new_inv_
.sym 17767 $false
.sym 17770 core.i2c0.master.i2c_sda_in
.sym 17771 $false
.sym 17772 $false
.sym 17773 $false
.sym 17804 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$73942
.sym 17805 clk
.sym 17806 $false
.sym 17808 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74041
.sym 17810 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$73975
.sym 17812 core.i2c0.master.data_read[3]
.sym 17881 core.i2c0.master.bit_count[3]
.sym 17882 core.reset_n
.sym 17883 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$73824[4]_new_inv_
.sym 17884 core.i2c0.master.bit_count[2]
.sym 17893 core.i2c0.master.bit_count[3]
.sym 17894 core.i2c0.master.bit_count[2]
.sym 17895 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$73824[4]_new_inv_
.sym 17896 core.reset_n
.sym 17899 $abc$77013$new_n2206_
.sym 17900 $abc$77013$new_n1742_
.sym 17901 $false
.sym 17902 $false
.sym 17911 $false
.sym 17912 core.i2c0.master.bit_count[3]
.sym 17913 $false
.sym 17914 $auto$alumacc.cc:474:replace_alu$31895.C[3]
.sym 17917 core.i2c0.master.bit_count[2]
.sym 17918 $abc$77013$new_n3871_
.sym 17919 $abc$77013$new_n3873_
.sym 17920 $false
.sym 17923 core.i2c0.master.bit_count[3]
.sym 17924 $abc$77013$new_n3871_
.sym 17925 $abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$and$/usr/bin/../share/yosys/techmap.v:434$38862_Y[1]_new_
.sym 17926 $abc$77013$auto$wreduce.cc:455:run$31616[3]
.sym 17927 core.reset_n
.sym 17928 clk
.sym 17929 $false
.sym 17933 core.i2c0.master.data_read[1]
.sym 18004 $abc$77013$auto$wreduce.cc:455:run$31616[2]
.sym 18005 $abc$77013$auto$wreduce.cc:455:run$31615[2]_new_
.sym 18006 $abc$77013$new_n3870_
.sym 18007 $false
.sym 18010 core.i2c0.master.bit_count[3]
.sym 18011 core.i2c0.master.bit_count[2]
.sym 18012 $abc$77013$new_n1742_
.sym 18013 $false
.sym 18016 core.i2c0.master.start
.sym 18017 $abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$and$/usr/bin/../share/yosys/techmap.v:434$38862_Y[0]_new_
.sym 18018 $abc$77013$auto$wreduce.cc:455:run$31615[2]_new_
.sym 18019 $false
.sym 18022 $abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$and$/usr/bin/../share/yosys/techmap.v:434$38862_Y[0]_new_
.sym 18023 core.i2c0.master.start
.sym 18024 $false
.sym 18025 $false
.sym 18028 $false
.sym 18029 core.i2c0.master.bit_count[2]
.sym 18030 $false
.sym 18031 $auto$alumacc.cc:474:replace_alu$31895.C[2]
.sym 18034 $abc$77013$auto$wreduce.cc:455:run$31615[2]_new_
.sym 18035 $abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$and$/usr/bin/../share/yosys/techmap.v:434$38862_Y[0]_new_
.sym 18036 $false
.sym 18037 $false
.sym 18040 core.i2c0.master.bit_count[0]
.sym 18041 $abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$and$/usr/bin/../share/yosys/techmap.v:434$38862_Y[0]_new_
.sym 18042 core.reset_n
.sym 18043 $false
.sym 18046 $abc$77013$auto$wreduce.cc:455:run$31615[2]_new_
.sym 18047 $abc$77013$new_n3870_
.sym 18048 $abc$77013$new_n3871_
.sym 18049 core.i2c0.master.bit_count[1]
.sym 18050 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$73839
.sym 18051 clk
.sym 18052 $false
.sym 18057 core.i2c0.master.start
.sym 18133 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$73824[4]_new_inv_
.sym 18134 core.i2c0.i2c_clk_divider.clk_en
.sym 18135 $false
.sym 18136 $false
.sym 18157 core.i2c0.master.i2c_sda_in
.sym 18158 $false
.sym 18159 $false
.sym 18160 $false
.sym 18173 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74074
.sym 18174 clk
.sym 18175 $false
.sym 18176 $abc$77013$new_n1737_
.sym 18177 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$73806
.sym 18178 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31394_new_inv_
.sym 18179 $abc$77013$new_n4216_
.sym 18180 $abc$77013$core.i2c0.master.req_next_new_inv_
.sym 18181 $abc$77013$new_n4211_
.sym 18182 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$73799[1]_new_inv_
.sym 18183 core.i2c0.master.i2c_sda
.sym 18250 core.i2c0.i2c_clk_divider.clk_en
.sym 18251 $abc$77013$auto$simplemap.cc:309:simplemap_lut$38843_new_
.sym 18252 $abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$and$/usr/bin/../share/yosys/techmap.v:434$38860_Y[2]_new_
.sym 18253 $abc$77013$new_n1752_
.sym 18256 $abc$77013$auto$simplemap.cc:309:simplemap_lut$38952_new_
.sym 18257 core.i2c0.master.stop
.sym 18258 $abc$77013$auto$simplemap.cc:309:simplemap_lut$38554_new_
.sym 18259 core.i2c0.i2c_clk_divider.clk_en
.sym 18262 core.i2c0.master.start
.sym 18263 core.i2c0.master.fsm_state[1]
.sym 18264 $abc$77013$new_n1726_
.sym 18265 core.i2c0.master.fsm_state[0]
.sym 18268 $abc$77013$new_n1736_
.sym 18269 core.i2c0.master.fsm_state[1]
.sym 18270 $false
.sym 18271 $false
.sym 18274 core.i2c0.master.stop
.sym 18275 core.i2c0.i2c_clk_divider.clk_en
.sym 18276 $abc$77013$auto$simplemap.cc:309:simplemap_lut$38952_new_
.sym 18277 $false
.sym 18280 core.i2c0.master.fsm_state[1]
.sym 18281 $abc$77013$new_n1736_
.sym 18282 $false
.sym 18283 $false
.sym 18286 $abc$77013$auto$wreduce.cc:455:run$31615[2]_new_
.sym 18287 core.i2c0.i2c_clk_divider.clk_en
.sym 18288 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$73824[4]_new_inv_
.sym 18289 $abc$77013$new_n1751_
.sym 18292 $abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$and$/usr/bin/../share/yosys/techmap.v:434$38860_Y[2]_new_
.sym 18293 $abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$and$/usr/bin/../share/yosys/techmap.v:434$38862_Y[1]_new_
.sym 18294 $abc$77013$new_n4216_
.sym 18295 $abc$77013$new_n1744_
.sym 18296 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$73879
.sym 18297 clk
.sym 18298 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 18299 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$59722[0]_new_
.sym 18300 $abc$77013$auto$simplemap.cc:309:simplemap_lut$38843_new_
.sym 18301 $abc$77013$new_n1736_
.sym 18302 $abc$77013$auto$simplemap.cc:168:logic_reduce$39253_new_inv_
.sym 18303 $abc$77013$new_n1745_
.sym 18305 $abc$77013$auto$simplemap.cc:168:logic_reduce$39250[1]_new_inv_
.sym 18306 core.i2c0.master.fsm_state[0]
.sym 18373 core.i2c0.i2c_clk_divider.clk_en
.sym 18374 core.i2c0.master.fsm_state[0]
.sym 18375 core.i2c0.master.fsm_state[1]
.sym 18376 $abc$77013$new_n1747_
.sym 18379 core.i2c0.master.fsm_state[3]
.sym 18380 core.i2c0.master.fsm_state[2]
.sym 18381 $false
.sym 18382 $false
.sym 18385 core.i2c0.master.fsm_state[0]
.sym 18386 $abc$77013$new_n1747_
.sym 18387 core.i2c0.master.fsm_state[1]
.sym 18388 $false
.sym 18391 core.i2c0.master.fsm_state[0]
.sym 18392 core.i2c0.master.fsm_state[1]
.sym 18393 $abc$77013$new_n1747_
.sym 18394 $false
.sym 18397 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39672_new_
.sym 18398 $abc$77013$auto$simplemap.cc:309:simplemap_lut$38843_new_
.sym 18399 core.i2c0.i2c_clk_divider.clk_en
.sym 18400 $abc$77013$new_n1745_
.sym 18403 core.i2c0.master.fsm_state[2]
.sym 18404 core.i2c0.master.fsm_state[3]
.sym 18405 $false
.sym 18406 $false
.sym 18409 $abc$77013$new_n1726_
.sym 18410 core.i2c0.master.fsm_state[0]
.sym 18411 core.i2c0.master.fsm_state[1]
.sym 18412 core.i2c0.master.start
.sym 18415 $abc$77013$techmap$techmap\core.i2c0.master.$procmux$2285.$and$/usr/bin/../share/yosys/techmap.v:434$38859_Y[3]_new_
.sym 18416 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$59730[0]_new_inv_
.sym 18417 $abc$77013$new_n1754_
.sym 18418 $false
.sym 18419 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$73879
.sym 18420 clk
.sym 18421 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 18422 $abc$77013$new_n1728_
.sym 18423 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$73787
.sym 18425 $abc$77013$new_n1729_
.sym 18427 $abc$77013$new_n1730_
.sym 18429 core.i2c0.master.i2c_scl
.sym 18496 $abc$77013$new_n2199_
.sym 18497 core.i2c0.master.fsm_state[3]
.sym 18498 $false
.sym 18499 $false
.sym 18514 core.i2c0.master.fsm_state[0]
.sym 18515 core.i2c0.master.fsm_state[1]
.sym 18516 core.i2c0.master.fsm_state[2]
.sym 18517 core.reset_n
.sym 18526 $abc$77013$techmap\core.i2c0.i2c_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y
.sym 18527 $false
.sym 18528 $false
.sym 18529 $false
.sym 18532 $abc$77013$techmap\core.i2c0.i2c_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y
.sym 18533 $abc$77013$techmap\core.i2c0.i2c_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[5]
.sym 18534 $false
.sym 18535 $false
.sym 18538 $abc$77013$techmap\core.i2c0.i2c_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y
.sym 18539 $abc$77013$techmap\core.i2c0.i2c_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[3]
.sym 18540 $false
.sym 18541 $false
.sym 18542 $true
.sym 18543 clk
.sym 18544 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 18545 core.i2c0.i2c_clk_divider.count[4]
.sym 18547 core.i2c0.i2c_clk_divider.count[2]
.sym 18548 core.i2c0.i2c_clk_divider.count[7]
.sym 18552 core.i2c0.i2c_clk_divider.count[6]
.sym 18581 $true
.sym 18618 core.i2c0.i2c_clk_divider.count[0]$2
.sym 18619 $false
.sym 18620 core.i2c0.i2c_clk_divider.count[0]
.sym 18621 $false
.sym 18622 $false
.sym 18624 $auto$alumacc.cc:474:replace_alu$31892.C[2]
.sym 18626 $false
.sym 18627 core.i2c0.i2c_clk_divider.count[1]
.sym 18630 $auto$alumacc.cc:474:replace_alu$31892.C[3]
.sym 18631 $false
.sym 18632 $false
.sym 18633 core.i2c0.i2c_clk_divider.count[2]
.sym 18634 $auto$alumacc.cc:474:replace_alu$31892.C[2]
.sym 18636 $auto$alumacc.cc:474:replace_alu$31892.C[4]
.sym 18637 $false
.sym 18638 $false
.sym 18639 core.i2c0.i2c_clk_divider.count[3]
.sym 18640 $auto$alumacc.cc:474:replace_alu$31892.C[3]
.sym 18642 $auto$alumacc.cc:474:replace_alu$31892.C[5]
.sym 18643 $false
.sym 18644 $false
.sym 18645 core.i2c0.i2c_clk_divider.count[4]
.sym 18646 $auto$alumacc.cc:474:replace_alu$31892.C[4]
.sym 18648 $auto$alumacc.cc:474:replace_alu$31892.C[6]
.sym 18649 $false
.sym 18650 $false
.sym 18651 core.i2c0.i2c_clk_divider.count[5]
.sym 18652 $auto$alumacc.cc:474:replace_alu$31892.C[5]
.sym 18654 $auto$alumacc.cc:474:replace_alu$31892.C[7]
.sym 18655 $false
.sym 18656 $false
.sym 18657 core.i2c0.i2c_clk_divider.count[6]
.sym 18658 $auto$alumacc.cc:474:replace_alu$31892.C[6]
.sym 18661 $false
.sym 18662 $false
.sym 18663 core.i2c0.i2c_clk_divider.count[7]
.sym 18664 $auto$alumacc.cc:474:replace_alu$31892.C[7]
.sym 18671 LED_G$2
.sym 18891 $abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[6]
.sym 18896 $abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[1]
.sym 18897 core.cpu.i_tv80_core.i_reg.RegsH[6][5]
.sym 18898 core.cpu.i_tv80_core.i_reg.RegsH[6][6]
.sym 19015 spi_miso$2
.sym 19019 $abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[8]
.sym 19021 core.cpu.i_tv80_core.i_reg.RegsH[0][6]
.sym 19022 core.cpu.i_tv80_core.i_reg.RegsH[0][5]
.sym 19023 core.cpu.i_tv80_core.i_reg.RegsH[0][0]
.sym 19024 core.cpu.i_tv80_core.i_reg.RegsH[0][3]
.sym 19153 core.cpu.i_tv80_core.i_reg.DIL[3]
.sym 19154 $false
.sym 19155 $false
.sym 19156 $false
.sym 19175 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75347
.sym 19176 clk
.sym 19177 $false
.sym 19179 core.cpu.i_tv80_core.i_reg.RegsH[2][5]
.sym 19252 core.cpu.i_tv80_core.i_reg.RegsL[3][3]
.sym 19253 $abc$77013$auto$rtlil.cc:1862:And$32516_new_
.sym 19254 $abc$77013$auto$rtlil.cc:1862:And$32546_new_
.sym 19255 core.cpu.i_tv80_core.i_reg.RegsL[7][3]
.sym 19258 core.cpu.i_tv80_core.i_reg.RegsL[3][3]
.sym 19259 core.cpu.i_tv80_core.i_reg.RegsL[2][3]
.sym 19260 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 19261 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 19264 core.cpu.i_tv80_core.i_reg.RegsL[7][3]
.sym 19265 core.cpu.i_tv80_core.i_reg.RegsL[6][3]
.sym 19266 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 19267 $abc$77013$new_n4517_
.sym 19270 core.cpu.i_tv80_core.i_reg.RegsL[2][3]
.sym 19271 $abc$77013$auto$rtlil.cc:1862:And$32510_new_
.sym 19272 $abc$77013$auto$rtlil.cc:1862:And$32540_new_
.sym 19273 core.cpu.i_tv80_core.i_reg.RegsL[6][3]
.sym 19276 core.cpu.i_tv80_core.i_reg.RegsL[6][3]
.sym 19277 core.cpu.i_tv80_core.i_reg.RegsL[2][3]
.sym 19278 core.cpu.i_tv80_core.RegAddrC[0]
.sym 19279 core.cpu.i_tv80_core.RegAddrC[2]
.sym 19282 $abc$77013$new_n3080_
.sym 19283 $abc$77013$new_n3081_
.sym 19284 $abc$77013$new_n4395_
.sym 19285 core.cpu.i_tv80_core.RegAddrC[1]
.sym 19288 core.cpu.i_tv80_core.i_reg.RegsL[7][3]
.sym 19289 core.cpu.i_tv80_core.i_reg.RegsL[3][3]
.sym 19290 core.cpu.i_tv80_core.RegAddrC[2]
.sym 19291 core.cpu.i_tv80_core.RegAddrC[0]
.sym 19294 core.cpu.i_tv80_core.i_reg.DIL[3]
.sym 19295 $false
.sym 19296 $false
.sym 19297 $false
.sym 19298 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75443
.sym 19299 clk
.sym 19300 $false
.sym 19302 core.cpu.i_tv80_core.i_reg.RegsL[6][3]
.sym 19306 core.cpu.i_tv80_core.i_reg.RegsL[6][7]
.sym 19337 $true
.sym 19374 core.cpu.i_tv80_core.BusA[0]$2
.sym 19375 $false
.sym 19376 core.cpu.i_tv80_core.BusA[0]
.sym 19377 $false
.sym 19378 $false
.sym 19380 $auto$alumacc.cc:474:replace_alu$31802.C[2]
.sym 19382 core.cpu.i_tv80_core.BusA[1]
.sym 19383 $true$2
.sym 19386 $auto$alumacc.cc:474:replace_alu$31802.C[3]
.sym 19388 core.cpu.i_tv80_core.BusA[2]
.sym 19389 $true$2
.sym 19392 $auto$alumacc.cc:474:replace_alu$31802.C[4]
.sym 19394 core.cpu.i_tv80_core.BusA[3]
.sym 19395 $false
.sym 19398 $auto$alumacc.cc:474:replace_alu$31802.C[5]
.sym 19400 core.cpu.i_tv80_core.BusA[4]
.sym 19401 $false
.sym 19404 $auto$alumacc.cc:474:replace_alu$31802.C[6]
.sym 19406 core.cpu.i_tv80_core.BusA[5]
.sym 19407 $true$2
.sym 19410 $auto$alumacc.cc:474:replace_alu$31802.C[7]
.sym 19412 core.cpu.i_tv80_core.BusA[6]
.sym 19413 $true$2
.sym 19416 $abc$77013$auto$alumacc.cc:491:replace_alu$31804[7]$2
.sym 19418 core.cpu.i_tv80_core.BusA[7]
.sym 19419 $false
.sym 19427 $abc$77013$new_n4026_
.sym 19429 $abc$77013$new_n2513_
.sym 19430 core.cpu.i_tv80_core.i_reg.RegsL[5][6]
.sym 19501 $abc$77013$auto$alumacc.cc:491:replace_alu$31804[7]$2
.sym 19504 $abc$77013$new_n4010_
.sym 19505 $abc$77013$new_n4011_
.sym 19506 $abc$77013$new_n4487_
.sym 19507 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_
.sym 19516 core.cpu.i_tv80_core.i_reg.RegsL[2][5]
.sym 19517 $abc$77013$auto$rtlil.cc:1862:And$32510_new_
.sym 19518 $abc$77013$auto$rtlil.cc:1862:And$32540_new_
.sym 19519 core.cpu.i_tv80_core.i_reg.RegsL[6][5]
.sym 19522 core.cpu.i_tv80_core.i_reg.RegsL[6][5]
.sym 19523 core.cpu.i_tv80_core.i_reg.RegsL[2][5]
.sym 19524 core.cpu.i_tv80_core.RegAddrC[0]
.sym 19525 core.cpu.i_tv80_core.RegAddrC[2]
.sym 19528 core.cpu.i_tv80_core.i_reg.RegsL[6][5]
.sym 19529 core.cpu.i_tv80_core.i_reg.RegsL[2][5]
.sym 19530 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 19531 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 19534 core.cpu.i_tv80_core.i_reg.DIL[5]
.sym 19535 $false
.sym 19536 $false
.sym 19537 $false
.sym 19540 core.cpu.i_tv80_core.i_reg.DIL[2]
.sym 19541 $false
.sym 19542 $false
.sym 19543 $false
.sym 19544 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75395
.sym 19545 clk
.sym 19546 $false
.sym 19547 $abc$77013$new_n4478_
.sym 19548 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75491
.sym 19550 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75299
.sym 19551 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75587
.sym 19552 $abc$77013$new_n4386_
.sym 19553 $abc$77013$new_n4028_
.sym 19554 core.cpu.i_tv80_core.i_reg.RegsL[4][0]
.sym 19621 core.cpu.i_tv80_core.i_reg.RegsL[7][2]
.sym 19622 core.cpu.i_tv80_core.i_reg.RegsL[6][2]
.sym 19623 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 19624 $abc$77013$new_n4509_
.sym 19627 core.cpu.i_tv80_core.i_reg.RegsL[3][2]
.sym 19628 core.cpu.i_tv80_core.i_reg.RegsL[2][2]
.sym 19629 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 19630 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 19633 core.cpu.i_tv80_core.i_reg.RegsL[7][2]
.sym 19634 $abc$77013$auto$rtlil.cc:1862:And$32546_new_
.sym 19635 $abc$77013$auto$rtlil.cc:1862:And$32532_new_
.sym 19636 core.cpu.i_tv80_core.i_reg.RegsL[5][2]
.sym 19639 core.cpu.i_tv80_core.i_reg.RegsL[2][2]
.sym 19640 $abc$77013$auto$rtlil.cc:1862:And$32510_new_
.sym 19641 $abc$77013$auto$rtlil.cc:1862:And$32516_new_
.sym 19642 core.cpu.i_tv80_core.i_reg.RegsL[3][2]
.sym 19645 $abc$77013$auto$rtlil.cc:1862:And$32526_new_
.sym 19646 core.cpu.i_tv80_core.i_reg.RegsL[4][2]
.sym 19647 $abc$77013$auto$rtlil.cc:1862:And$32540_new_
.sym 19648 core.cpu.i_tv80_core.i_reg.RegsL[6][2]
.sym 19651 $abc$77013$new_n1620_
.sym 19652 $abc$77013$new_n1621_
.sym 19653 $abc$77013$new_n1622_
.sym 19654 $abc$77013$new_n1623_
.sym 19657 core.cpu.i_tv80_core.i_reg.DIL[4]
.sym 19658 $false
.sym 19659 $false
.sym 19660 $false
.sym 19663 core.cpu.i_tv80_core.i_reg.DIL[1]
.sym 19664 $false
.sym 19665 $false
.sym 19666 $false
.sym 19667 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75251
.sym 19668 clk
.sym 19669 $false
.sym 19670 $abc$77013$new_n3673_
.sym 19671 $abc$77013$new_n3014_
.sym 19672 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75395
.sym 19674 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$74191
.sym 19675 core.cpu.i_tv80_core.i_reg.RegsL[1][0]
.sym 19677 core.cpu.i_tv80_core.i_reg.RegsL[1][4]
.sym 19756 core.cpu.i_tv80_core.i_reg.RegsL[6][2]
.sym 19757 core.cpu.i_tv80_core.i_reg.RegsL[2][2]
.sym 19758 core.cpu.i_tv80_core.RegAddrC[0]
.sym 19759 core.cpu.i_tv80_core.RegAddrC[2]
.sym 19768 core.cpu.i_tv80_core.i_reg.DIL[0]
.sym 19769 $false
.sym 19770 $false
.sym 19771 $false
.sym 19790 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75299
.sym 19791 clk
.sym 19792 $false
.sym 19794 $abc$77013$new_n4380_
.sym 19795 core.cpu.i_tv80_core.i_reg.RegsH[2][6]
.sym 19799 core.cpu.i_tv80_core.i_reg.RegsH[2][0]
.sym 19873 core.cpu.i_tv80_core.i_reg.DIL[4]
.sym 19874 $false
.sym 19875 $false
.sym 19876 $false
.sym 19891 core.cpu.i_tv80_core.i_reg.DIL[0]
.sym 19892 $false
.sym 19893 $false
.sym 19894 $false
.sym 19909 core.cpu.i_tv80_core.i_reg.DIL[2]
.sym 19910 $false
.sym 19911 $false
.sym 19912 $false
.sym 19913 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75491
.sym 19914 clk
.sym 19915 $false
.sym 19916 $abc$77013$auto$wreduce.cc:455:run$31617[0]
.sym 19917 core.spi0.master.bit_count[1]
.sym 19918 core.spi0.master.bit_count[2]
.sym 19920 core.spi0.master.bit_count[0]
.sym 19996 $false
.sym 19997 core.spi0.master.bit_count[4]
.sym 19998 $false
.sym 19999 $auto$alumacc.cc:474:replace_alu$31898.C[4]
.sym 20002 $false
.sym 20003 core.spi0.master.bit_count[3]
.sym 20004 $false
.sym 20005 $auto$alumacc.cc:474:replace_alu$31898.C[3]
.sym 20014 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$74651[1]_new_inv_
.sym 20015 $abc$77013$auto$wreduce.cc:455:run$31617[4]
.sym 20016 $false
.sym 20017 $false
.sym 20032 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$74651[1]_new_inv_
.sym 20033 $abc$77013$auto$wreduce.cc:455:run$31617[3]
.sym 20034 $false
.sym 20035 $false
.sym 20036 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74390
.sym 20037 clk
.sym 20038 $false
.sym 20039 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3864_Y[0]_new_inv_
.sym 20041 $abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[14]
.sym 20043 $abc$77013$new_n3156_
.sym 20044 core.cpu.i_tv80_core.RegAddrC[0]
.sym 20046 core.cpu.i_tv80_core.RegAddrC[1]
.sym 20113 $abc$77013$new_n1841_
.sym 20114 core.cpu.i_tv80_core.A[6]
.sym 20115 $false
.sym 20116 $false
.sym 20119 $abc$77013$new_n3151_
.sym 20120 $abc$77013$new_n3135_
.sym 20121 $abc$77013$new_n3134_
.sym 20122 core.reset_n
.sym 20125 $abc$77013$new_n3130_
.sym 20126 $abc$77013$new_n3113_
.sym 20127 $abc$77013$new_n3129_
.sym 20128 core.reset_n
.sym 20131 $abc$77013$new_n3131_
.sym 20132 $abc$77013$new_n1841_
.sym 20133 $false
.sym 20134 $false
.sym 20137 $abc$77013$new_n1841_
.sym 20138 core.cpu.i_tv80_core.A[5]
.sym 20139 $false
.sym 20140 $false
.sym 20143 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[5]_new_inv_
.sym 20144 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4339_Y[5]_new_inv_
.sym 20145 $abc$77013$new_n2297_
.sym 20146 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 20149 $abc$77013$new_n3130_
.sym 20150 $abc$77013$new_n3113_
.sym 20151 $abc$77013$new_n3129_
.sym 20152 $false
.sym 20155 $abc$77013$new_n3151_
.sym 20156 $abc$77013$new_n3135_
.sym 20157 $abc$77013$new_n3134_
.sym 20158 $false
.sym 20159 $true
.sym 20160 clk
.sym 20161 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 20163 $abc$77013$new_n3520_
.sym 20164 $abc$77013$new_n3523_
.sym 20165 $abc$77013$new_n3571_
.sym 20166 $abc$77013$new_n3502_
.sym 20167 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$and$/usr/bin/../share/yosys/techmap.v:434$32957_Y[5]_new_
.sym 20168 $abc$77013$new_n3173_
.sym 20169 core.cpu.i_tv80_core.SP[5]
.sym 20236 core.cpu.i_tv80_core.PC[5]
.sym 20237 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 20238 $abc$77013$new_n3128_
.sym 20239 $false
.sym 20242 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$and$/usr/bin/../share/yosys/techmap.v:434$32957_Y[5]_new_
.sym 20243 $abc$77013$new_n3116_
.sym 20244 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 20245 $false
.sym 20248 core.cpu.i_tv80_core.TmpAddr[5]
.sym 20249 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 20250 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:511$1217_Y_new_
.sym 20251 $false
.sym 20254 $abc$77013$new_n3115_
.sym 20255 $abc$77013$new_n3128_
.sym 20256 core.cpu.i_tv80_core.TmpAddr[5]
.sym 20257 $abc$77013$new_n2296_
.sym 20260 core.cpu.i_tv80_core.TmpAddr[5]
.sym 20261 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4127_Y[5]_new_inv_
.sym 20262 $abc$77013$new_n2296_
.sym 20263 $false
.sym 20266 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_
.sym 20267 core.cpu.i_tv80_core.PC[5]
.sym 20268 $abc$77013$new_n2304_
.sym 20269 core.cpu.di_reg[5]
.sym 20272 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 20273 core.cpu.i_tv80_core.TmpAddr[5]
.sym 20274 $false
.sym 20275 $false
.sym 20278 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$and$/usr/bin/../share/yosys/techmap.v:434$32953_Y[5]_new_
.sym 20279 $abc$77013$new_n3118_
.sym 20280 $abc$77013$new_n3125_
.sym 20281 $false
.sym 20285 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3968_Y[4]_new_inv_
.sym 20286 $abc$77013$new_n3441_
.sym 20287 core.cpu.i_tv80_core.SP16_A[14]
.sym 20288 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4524_Y[4]_new_inv_
.sym 20289 $abc$77013$new_n2306_
.sym 20290 $abc$77013$new_n2320_
.sym 20291 $abc$77013$new_n3443_
.sym 20292 $abc$77013$new_n2302_
.sym 20359 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_
.sym 20360 core.cpu.i_tv80_core.PC[7]
.sym 20361 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[7]_new_inv_
.sym 20362 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31296_new_
.sym 20365 $abc$77013$new_n3441_
.sym 20366 $abc$77013$new_n2321_
.sym 20367 core.cpu.i_tv80_core.PC[12]
.sym 20368 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 20371 $abc$77013$new_n3161_
.sym 20372 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39818_new_
.sym 20373 $abc$77013$new_n3169_
.sym 20374 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$58758[1]_new_inv_
.sym 20377 $abc$77013$new_n2294_
.sym 20378 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4333_Y[7]_new_
.sym 20379 $abc$77013$new_n3171_
.sym 20380 $false
.sym 20383 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 20384 core.cpu.di_reg[4]
.sym 20385 $false
.sym 20386 $false
.sym 20389 $abc$77013$new_n3168_
.sym 20390 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[7]_new_inv_
.sym 20391 $abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_
.sym 20392 $false
.sym 20395 core.cpu.i_tv80_core.PC[7]
.sym 20396 core.cpu.i_tv80_core.TmpAddr[7]
.sym 20397 core.cpu.i_tv80_core.XY_Ind
.sym 20398 $false
.sym 20401 $abc$77013$auto$simplemap.cc:309:simplemap_lut$34321_new_
.sym 20402 core.cpu.i_tv80_core.SP[7]
.sym 20403 $abc$77013$new_n2304_
.sym 20404 core.cpu.di_reg[7]
.sym 20408 $abc$77013$new_n2318_
.sym 20409 $abc$77013$auto$simplemap.cc:309:simplemap_lut$34321_new_
.sym 20410 $abc$77013$new_n2319_
.sym 20411 $abc$77013$new_n2315_
.sym 20412 $abc$77013$new_n3505_
.sym 20413 $abc$77013$new_n2317_
.sym 20414 $abc$77013$new_n2303_
.sym 20415 core.cpu.i_tv80_core.Ap[4]
.sym 20482 $abc$77013$new_n4407_
.sym 20483 $abc$77013$auto$simplemap.cc:309:simplemap_lut$34878_new_
.sym 20484 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4315_Y[7]_new_
.sym 20485 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 20488 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[3]_new_inv_
.sym 20489 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4524_Y[3]_new_inv_
.sym 20490 $abc$77013$new_n2297_
.sym 20491 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 20494 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4499_Y[3]_new_inv_
.sym 20495 $abc$77013$auto$simplemap.cc:309:simplemap_lut$34878_new_
.sym 20496 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39818_new_
.sym 20497 $abc$77013$new_n2290_
.sym 20500 $abc$77013$new_n4259_
.sym 20501 $abc$77013$new_n2285_
.sym 20502 core.cpu.i_tv80_core.I[3]
.sym 20503 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 20506 $abc$77013$new_n2294_
.sym 20507 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4518_Y[3]_new_
.sym 20508 $abc$77013$new_n2296_
.sym 20509 core.cpu.i_tv80_core.TmpAddr[11]
.sym 20512 $abc$77013$auto$simplemap.cc:309:simplemap_lut$34321_new_
.sym 20513 core.cpu.i_tv80_core.SP[13]
.sym 20514 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_
.sym 20515 core.cpu.i_tv80_core.PC[13]
.sym 20518 core.cpu.i_tv80_core.PC[11]
.sym 20519 core.cpu.i_tv80_core.TmpAddr[11]
.sym 20520 core.cpu.i_tv80_core.XY_Ind
.sym 20521 $false
.sym 20524 $abc$77013$new_n2291_
.sym 20525 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[3]_new_inv_
.sym 20526 $abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_
.sym 20527 $false
.sym 20531 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4112_Y[5]_new_inv_
.sym 20532 $abc$77013$new_n3347_
.sym 20533 $abc$77013$new_n3344_
.sym 20534 $abc$77013$auto$simplemap.cc:309:simplemap_lut$34878_new_
.sym 20535 $abc$77013$new_n4383_
.sym 20536 $abc$77013$new_n4382_
.sym 20537 core.cpu.i_tv80_core.TmpAddr[12]
.sym 20538 core.cpu.i_tv80_core.TmpAddr[3]
.sym 20605 $abc$77013$new_n3514_
.sym 20606 core.cpu.i_tv80_core.TmpAddr[4]
.sym 20607 $abc$77013$new_n3323_
.sym 20608 $false
.sym 20611 core.cpu.i_tv80_core.TmpAddr[6]
.sym 20612 $abc$77013$new_n3323_
.sym 20613 $abc$77013$new_n3520_
.sym 20614 $false
.sym 20617 core.cpu.i_tv80_core.TmpAddr[7]
.sym 20618 $abc$77013$new_n3323_
.sym 20619 $abc$77013$new_n3523_
.sym 20620 $false
.sym 20623 core.cpu.i_tv80_core.TmpAddr[1]
.sym 20624 $abc$77013$new_n3323_
.sym 20625 $abc$77013$new_n3505_
.sym 20626 $false
.sym 20629 core.cpu.di_reg[7]
.sym 20630 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3931_Y[7]_new_inv_
.sym 20631 $abc$77013$new_n4453_
.sym 20632 $false
.sym 20635 core.cpu.di_reg[4]
.sym 20636 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3931_Y[4]_new_inv_
.sym 20637 $abc$77013$new_n4453_
.sym 20638 $false
.sym 20641 core.cpu.di_reg[6]
.sym 20642 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3931_Y[6]_new_inv_
.sym 20643 $abc$77013$new_n4453_
.sym 20644 $false
.sym 20647 core.cpu.di_reg[1]
.sym 20648 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3931_Y[1]_new_inv_
.sym 20649 $abc$77013$new_n4453_
.sym 20650 $false
.sym 20651 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 20652 clk
.sym 20653 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 20654 $abc$77013$new_n4391_
.sym 20655 $abc$77013$new_n2525_
.sym 20656 $abc$77013$new_n4306_
.sym 20657 $abc$77013$new_n3075_
.sym 20658 $abc$77013$new_n3082_
.sym 20659 $abc$77013$new_n2535_
.sym 20660 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4333_Y[3]_new_
.sym 20661 core.cpu.i_tv80_core.TmpAddr[5]
.sym 20728 core.cpu.i_tv80_core.TmpAddr[5]
.sym 20729 $abc$77013$auto$wreduce.cc:455:run$31566[5]
.sym 20730 $abc$77013$core.cpu.i_tv80_core.Inc_WZ_new_
.sym 20731 $abc$77013$auto$simplemap.cc:309:simplemap_lut$34878_new_
.sym 20734 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[3]_new_inv_
.sym 20735 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4130_Y[3]_new_inv_
.sym 20736 $abc$77013$new_n2297_
.sym 20737 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 20740 $abc$77013$new_n3289_
.sym 20741 $abc$77013$new_n3085_
.sym 20742 $false
.sym 20743 $false
.sym 20746 core.cpu.i_tv80_core.PC[3]
.sym 20747 core.cpu.i_tv80_core.TmpAddr[3]
.sym 20748 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 20749 $abc$77013$new_n2294_
.sym 20752 $abc$77013$auto$wreduce.cc:455:run$31566[7]
.sym 20753 core.cpu.i_tv80_core.TmpAddr[7]
.sym 20754 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 20755 $abc$77013$core.cpu.i_tv80_core.Inc_WZ_new_
.sym 20758 $abc$77013$new_n2296_
.sym 20759 core.cpu.i_tv80_core.TmpAddr[3]
.sym 20760 $false
.sym 20761 $false
.sym 20764 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[3]_new_inv_
.sym 20765 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31296_new_
.sym 20766 $abc$77013$new_n2304_
.sym 20767 core.cpu.di_reg[3]
.sym 20770 core.cpu.di_reg[3]
.sym 20771 $abc$77013$auto$wreduce.cc:455:run$31566[11]
.sym 20772 $abc$77013$core.cpu.i_tv80_core.Inc_WZ_new_
.sym 20773 $false
.sym 20777 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$and$/usr/bin/../share/yosys/techmap.v:434$32957_Y[1]_new_
.sym 20778 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4112_Y[6]_new_inv_
.sym 20779 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3976_Y[1]_new_
.sym 20780 $abc$77013$new_n2454_
.sym 20781 $abc$77013$new_n3426_
.sym 20782 $abc$77013$new_n4298_
.sym 20783 core.cpu.i_tv80_core.TmpAddr[9]
.sym 20784 core.cpu.i_tv80_core.TmpAddr[14]
.sym 20851 $abc$77013$new_n2500_
.sym 20852 $abc$77013$new_n2487_
.sym 20853 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[5]_new_inv_
.sym 20854 $abc$77013$new_n2297_
.sym 20857 core.cpu.i_tv80_core.I[5]
.sym 20858 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$ternary$/usr/bin/../share/yosys/techmap.v:445$32952_Y[5]_new_inv_
.sym 20859 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 20860 $abc$77013$new_n2294_
.sym 20863 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[5]_new_inv_
.sym 20864 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31296_new_
.sym 20865 $abc$77013$new_n2304_
.sym 20866 core.cpu.i_tv80_core.ACC[5]
.sym 20869 core.cpu.di_reg[5]
.sym 20870 $abc$77013$auto$wreduce.cc:455:run$31566[13]
.sym 20871 $abc$77013$core.cpu.i_tv80_core.Inc_WZ_new_
.sym 20872 $abc$77013$auto$simplemap.cc:309:simplemap_lut$34878_new_
.sym 20875 core.cpu.i_tv80_core.PC[13]
.sym 20876 core.cpu.i_tv80_core.TmpAddr[13]
.sym 20877 core.cpu.i_tv80_core.XY_Ind
.sym 20878 $false
.sym 20881 $abc$77013$new_n2497_
.sym 20882 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[5]_new_inv_
.sym 20883 $abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_
.sym 20884 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39818_new_
.sym 20887 $abc$77013$new_n2489_
.sym 20888 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$and$/usr/bin/../share/yosys/techmap.v:434$32957_Y[5]_new_
.sym 20889 $abc$77013$new_n2498_
.sym 20890 $abc$77013$new_n2499_
.sym 20893 core.cpu.di_reg[5]
.sym 20894 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4527_Y[5]_new_inv_
.sym 20895 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 20896 $false
.sym 20897 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64986
.sym 20898 clk
.sym 20899 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 20901 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4499_Y[4]_new_inv_
.sym 20902 $abc$77013$new_n2439_
.sym 20903 $abc$77013$new_n3088_
.sym 20904 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$and$/usr/bin/../share/yosys/techmap.v:434$32953_Y[7]_new_
.sym 20905 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$and$/usr/bin/../share/yosys/techmap.v:434$32953_Y[2]_new_
.sym 20906 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$and$/usr/bin/../share/yosys/techmap.v:434$32953_Y[1]_new_
.sym 20936 $true
.sym 20973 core.cpu.i_tv80_core.TmpAddr[0]$2
.sym 20974 $false
.sym 20975 core.cpu.i_tv80_core.TmpAddr[0]
.sym 20976 $false
.sym 20977 $false
.sym 20979 $auto$alumacc.cc:474:replace_alu$31859.C[2]
.sym 20981 $false
.sym 20982 core.cpu.i_tv80_core.TmpAddr[1]
.sym 20985 $auto$alumacc.cc:474:replace_alu$31859.C[3]
.sym 20986 $false
.sym 20987 $false
.sym 20988 core.cpu.i_tv80_core.TmpAddr[2]
.sym 20989 $auto$alumacc.cc:474:replace_alu$31859.C[2]
.sym 20991 $auto$alumacc.cc:474:replace_alu$31859.C[4]
.sym 20992 $false
.sym 20993 $false
.sym 20994 core.cpu.i_tv80_core.TmpAddr[3]
.sym 20995 $auto$alumacc.cc:474:replace_alu$31859.C[3]
.sym 20997 $auto$alumacc.cc:474:replace_alu$31859.C[5]
.sym 20998 $false
.sym 20999 $false
.sym 21000 core.cpu.i_tv80_core.TmpAddr[4]
.sym 21001 $auto$alumacc.cc:474:replace_alu$31859.C[4]
.sym 21003 $auto$alumacc.cc:474:replace_alu$31859.C[6]
.sym 21004 $false
.sym 21005 $false
.sym 21006 core.cpu.i_tv80_core.TmpAddr[5]
.sym 21007 $auto$alumacc.cc:474:replace_alu$31859.C[5]
.sym 21009 $auto$alumacc.cc:474:replace_alu$31859.C[7]
.sym 21010 $false
.sym 21011 $false
.sym 21012 core.cpu.i_tv80_core.TmpAddr[6]
.sym 21013 $auto$alumacc.cc:474:replace_alu$31859.C[6]
.sym 21015 $auto$alumacc.cc:474:replace_alu$31859.C[8]
.sym 21016 $false
.sym 21017 $false
.sym 21018 core.cpu.i_tv80_core.TmpAddr[7]
.sym 21019 $auto$alumacc.cc:474:replace_alu$31859.C[7]
.sym 21023 $abc$77013$new_n3009_
.sym 21024 $abc$77013$new_n4377_
.sym 21025 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31296_new_
.sym 21026 $abc$77013$new_n3016_
.sym 21027 $abc$77013$new_n2304_
.sym 21028 $abc$77013$new_n3017_
.sym 21029 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$and$/usr/bin/../share/yosys/techmap.v:434$32953_Y[0]_new_
.sym 21030 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$and$/usr/bin/../share/yosys/techmap.v:434$32953_Y[2]_new_
.sym 21059 $auto$alumacc.cc:474:replace_alu$31859.C[8]
.sym 21096 $auto$alumacc.cc:474:replace_alu$31859.C[9]
.sym 21097 $false
.sym 21098 $false
.sym 21099 core.cpu.i_tv80_core.TmpAddr[8]
.sym 21100 $auto$alumacc.cc:474:replace_alu$31859.C[8]
.sym 21102 $auto$alumacc.cc:474:replace_alu$31859.C[10]
.sym 21103 $false
.sym 21104 $false
.sym 21105 core.cpu.i_tv80_core.TmpAddr[9]
.sym 21106 $auto$alumacc.cc:474:replace_alu$31859.C[9]
.sym 21108 $auto$alumacc.cc:474:replace_alu$31859.C[11]
.sym 21109 $false
.sym 21110 $false
.sym 21111 core.cpu.i_tv80_core.TmpAddr[10]
.sym 21112 $auto$alumacc.cc:474:replace_alu$31859.C[10]
.sym 21114 $auto$alumacc.cc:474:replace_alu$31859.C[12]
.sym 21115 $false
.sym 21116 $false
.sym 21117 core.cpu.i_tv80_core.TmpAddr[11]
.sym 21118 $auto$alumacc.cc:474:replace_alu$31859.C[11]
.sym 21120 $auto$alumacc.cc:474:replace_alu$31859.C[13]
.sym 21121 $false
.sym 21122 $false
.sym 21123 core.cpu.i_tv80_core.TmpAddr[12]
.sym 21124 $auto$alumacc.cc:474:replace_alu$31859.C[12]
.sym 21126 $auto$alumacc.cc:474:replace_alu$31859.C[14]
.sym 21127 $false
.sym 21128 $false
.sym 21129 core.cpu.i_tv80_core.TmpAddr[13]
.sym 21130 $auto$alumacc.cc:474:replace_alu$31859.C[13]
.sym 21132 $auto$alumacc.cc:474:replace_alu$31859.C[15]
.sym 21133 $false
.sym 21134 $false
.sym 21135 core.cpu.i_tv80_core.TmpAddr[14]
.sym 21136 $auto$alumacc.cc:474:replace_alu$31859.C[14]
.sym 21139 $false
.sym 21140 $false
.sym 21141 core.cpu.i_tv80_core.TmpAddr[15]
.sym 21142 $auto$alumacc.cc:474:replace_alu$31859.C[15]
.sym 21150 $abc$77013$new_n2294_
.sym 21220 $abc$77013$new_n3022_
.sym 21221 $abc$77013$new_n1841_
.sym 21222 $false
.sym 21223 $false
.sym 21226 $abc$77013$new_n3021_
.sym 21227 $abc$77013$new_n3004_
.sym 21228 $abc$77013$new_n3003_
.sym 21229 core.reset_n
.sym 21232 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[0]_new_inv_
.sym 21233 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4339_Y[0]_new_inv_
.sym 21234 $abc$77013$new_n2297_
.sym 21235 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 21238 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 21239 core.cpu.i_tv80_core.TmpAddr[0]
.sym 21240 $false
.sym 21241 $false
.sym 21244 $abc$77013$new_n1841_
.sym 21245 core.cpu.i_tv80_core.A[0]
.sym 21246 $false
.sym 21247 $false
.sym 21250 $abc$77013$new_n3021_
.sym 21251 $abc$77013$new_n3004_
.sym 21252 $abc$77013$new_n3003_
.sym 21253 $false
.sym 21266 $true
.sym 21267 clk
.sym 21268 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 21269 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$72808
.sym 21271 core.uart0.uart0.Bit_Phase[1]
.sym 21361 $false
.sym 21362 $false
.sym 21363 core.uart0.uart0.Bit_Phase[0]
.sym 21364 $false
.sym 21385 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$72787[1]_new_
.sym 21386 $abc$77013$auto$wreduce.cc:455:run$31618[0]
.sym 21387 $false
.sym 21388 $false
.sym 21389 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$71782
.sym 21390 clk
.sym 21391 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 21392 $abc$77013$core.i2c0.read_data[6]_new_inv_
.sym 21393 $abc$77013$new_n2717_
.sym 21395 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68868
.sym 21397 core.i2c0.reg_command[6]
.sym 21484 core.i2c0.master.i2c_sda_in
.sym 21485 $false
.sym 21486 $false
.sym 21487 $false
.sym 21512 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74140
.sym 21513 clk
.sym 21514 $false
.sym 21515 core.cpu.di[0]
.sym 21516 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_
.sym 21517 $abc$77013$new_n4314_
.sym 21518 $abc$77013$core.i2c0.read_data[7]_new_inv_
.sym 21520 $abc$77013$new_n2731_
.sym 21521 $abc$77013$new_n4208_
.sym 21522 core.i2c0.reg_data_wr[6]
.sym 21595 core.i2c0.master.bit_count[0]
.sym 21596 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$39003[1]_new_inv_
.sym 21597 core.i2c0.master.bit_count[1]
.sym 21598 $abc$77013$new_n2201_
.sym 21601 core.i2c0.master.bit_count[0]
.sym 21602 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$39003[1]_new_inv_
.sym 21603 core.i2c0.master.bit_count[1]
.sym 21604 $abc$77013$new_n2206_
.sym 21613 core.i2c0.master.data_read[0]
.sym 21614 $abc$77013$core.i2c0.master.req_next_new_inv_
.sym 21615 core.cpu.i_tv80_core.A[1]
.sym 21616 core.cpu.i_tv80_core.A[2]
.sym 21619 core.i2c0.master.bit_count[1]
.sym 21620 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$39003[1]_new_inv_
.sym 21621 $abc$77013$new_n2206_
.sym 21622 core.i2c0.master.bit_count[0]
.sym 21625 core.i2c0.master.i2c_sda_in
.sym 21626 $false
.sym 21627 $false
.sym 21628 $false
.sym 21635 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74008
.sym 21636 clk
.sym 21637 $false
.sym 21638 $abc$77013$new_n4214_
.sym 21639 $abc$77013$new_n4213_
.sym 21640 $abc$77013$new_n2643_
.sym 21641 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$57995[0]_new_inv_
.sym 21642 $abc$77013$new_n2575_
.sym 21643 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$57986[0]_new_inv_
.sym 21644 core.i2c0.reg_data_wr[0]
.sym 21645 core.i2c0.reg_data_wr[2]
.sym 21718 $abc$77013$new_n2201_
.sym 21719 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$39003[1]_new_inv_
.sym 21720 core.i2c0.master.bit_count[1]
.sym 21721 core.i2c0.master.bit_count[0]
.sym 21730 core.i2c0.master.bit_count[1]
.sym 21731 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$39003[1]_new_inv_
.sym 21732 $abc$77013$new_n2201_
.sym 21733 core.i2c0.master.bit_count[0]
.sym 21742 core.i2c0.master.i2c_sda_in
.sym 21743 $false
.sym 21744 $false
.sym 21745 $false
.sym 21758 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74041
.sym 21759 clk
.sym 21760 $false
.sym 21761 $abc$77013$techmap\core.i2c0.master.$ternary$./rtl/simplei2c.v:109$803_Y_new_
.sym 21762 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$57995[1]_new_inv_
.sym 21763 $abc$77013$new_n2685_
.sym 21764 $abc$77013$new_n4209_
.sym 21765 core.i2c0.master.mode_rw
.sym 21766 core.i2c0.reg_command[7]
.sym 21853 core.i2c0.master.i2c_sda_in
.sym 21854 $false
.sym 21855 $false
.sym 21856 $false
.sym 21881 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$73975
.sym 21882 clk
.sym 21883 $false
.sym 21884 $abc$77013$techmap$techmap\core.i2c0.$procmux$1931.$and$/usr/bin/../share/yosys/techmap.v:434$32956_Y[7]_new_
.sym 21885 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63760
.sym 21887 core.i2c0.master.ack_sda
.sym 21888 core.i2c0.master.restart
.sym 21982 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63912
.sym 21983 core.cpu.i_tv80_core.do[0]
.sym 21984 $false
.sym 21985 $false
.sym 22004 $true
.sym 22005 clk
.sym 22006 core.i2c0.master.start
.sym 22008 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63107
.sym 22010 core.i2c0.reg_clockdiv[7]
.sym 22014 core.i2c0.reg_clockdiv[3]
.sym 22081 core.i2c0.master.fsm_state[3]
.sym 22082 core.i2c0.master.fsm_state[2]
.sym 22083 core.i2c0.master.fsm_state[1]
.sym 22084 core.i2c0.master.fsm_state[0]
.sym 22087 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$73799[1]_new_inv_
.sym 22088 core.reset_n
.sym 22089 $false
.sym 22090 $false
.sym 22093 core.i2c0.master.fsm_state[0]
.sym 22094 core.i2c0.master.fsm_state[1]
.sym 22095 $abc$77013$new_n1726_
.sym 22096 $false
.sym 22099 core.i2c0.master.restart
.sym 22100 $abc$77013$auto$simplemap.cc:309:simplemap_lut$38554_new_
.sym 22101 $abc$77013$new_n1737_
.sym 22102 core.i2c0.i2c_clk_divider.clk_en
.sym 22105 core.i2c0.master.fsm_state[3]
.sym 22106 core.i2c0.master.fsm_state[1]
.sym 22107 core.i2c0.master.fsm_state[2]
.sym 22108 core.i2c0.master.fsm_state[0]
.sym 22111 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31394_new_inv_
.sym 22112 core.i2c0.master.ack_sda
.sym 22113 $abc$77013$auto$simplemap.cc:168:logic_reduce$39253_new_inv_
.sym 22114 $false
.sym 22117 core.i2c0.master.fsm_state[0]
.sym 22118 core.i2c0.master.fsm_state[3]
.sym 22119 core.i2c0.master.fsm_state[1]
.sym 22120 core.i2c0.master.fsm_state[2]
.sym 22123 $abc$77013$techmap\core.i2c0.master.$ternary$./rtl/simplei2c.v:109$803_Y_new_
.sym 22124 $abc$77013$auto$simplemap.cc:309:simplemap_lut$38843_new_
.sym 22125 $abc$77013$new_n4211_
.sym 22126 $false
.sym 22127 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$73806
.sym 22128 clk
.sym 22129 $false
.sym 22132 core.nmi_n
.sym 22204 core.i2c0.master.start
.sym 22205 core.i2c0.master.fsm_state[0]
.sym 22206 core.i2c0.master.fsm_state[1]
.sym 22207 $abc$77013$new_n1726_
.sym 22210 $abc$77013$auto$simplemap.cc:168:logic_reduce$39250[1]_new_inv_
.sym 22211 core.i2c0.master.fsm_state[0]
.sym 22212 core.i2c0.master.fsm_state[1]
.sym 22213 $false
.sym 22216 core.i2c0.master.fsm_state[0]
.sym 22217 $abc$77013$new_n1726_
.sym 22218 $false
.sym 22219 $false
.sym 22222 core.i2c0.master.fsm_state[0]
.sym 22223 core.i2c0.master.fsm_state[1]
.sym 22224 $abc$77013$auto$simplemap.cc:168:logic_reduce$39250[1]_new_inv_
.sym 22225 $false
.sym 22228 core.i2c0.master.fsm_state[0]
.sym 22229 $abc$77013$auto$simplemap.cc:168:logic_reduce$39250[1]_new_inv_
.sym 22230 core.i2c0.master.fsm_state[1]
.sym 22231 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$59722[0]_new_
.sym 22240 core.i2c0.master.fsm_state[2]
.sym 22241 core.i2c0.master.fsm_state[3]
.sym 22242 $false
.sym 22243 $false
.sym 22246 core.i2c0.master.start
.sym 22247 $abc$77013$auto$simplemap.cc:168:logic_reduce$39253_new_inv_
.sym 22248 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$59722[0]_new_
.sym 22249 $abc$77013$new_n1728_
.sym 22250 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$73879
.sym 22251 clk
.sym 22252 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 22253 $abc$77013$new_n2190_
.sym 22255 $abc$77013$new_n2191_
.sym 22256 $abc$77013$new_n2193_
.sym 22257 $abc$77013$techmap\core.i2c0.i2c_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y
.sym 22260 core.i2c0.i2c_clk_divider.count[0]
.sym 22327 $abc$77013$new_n1729_
.sym 22328 $abc$77013$new_n1730_
.sym 22329 core.i2c0.i2c_clk_divider.clk_en
.sym 22330 core.i2c0.master.fsm_state[0]
.sym 22333 $abc$77013$new_n1736_
.sym 22334 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39672_new_
.sym 22335 $abc$77013$new_n1729_
.sym 22336 core.reset_n
.sym 22345 core.i2c0.master.fsm_state[2]
.sym 22346 core.i2c0.master.fsm_state[3]
.sym 22347 core.i2c0.master.fsm_state[1]
.sym 22348 core.i2c0.master.fsm_state[0]
.sym 22357 core.i2c0.master.fsm_state[1]
.sym 22358 core.i2c0.master.fsm_state[2]
.sym 22359 core.i2c0.master.fsm_state[0]
.sym 22360 core.i2c0.master.fsm_state[3]
.sym 22369 core.i2c0.master.fsm_state[0]
.sym 22370 core.i2c0.master.fsm_state[1]
.sym 22371 core.i2c0.master.fsm_state[2]
.sym 22372 core.i2c0.master.fsm_state[3]
.sym 22373 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$73787
.sym 22374 clk
.sym 22375 $false
.sym 22450 $abc$77013$techmap\core.i2c0.i2c_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y
.sym 22451 $abc$77013$techmap\core.i2c0.i2c_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[4]
.sym 22452 $false
.sym 22453 $false
.sym 22462 $abc$77013$techmap\core.i2c0.i2c_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y
.sym 22463 $abc$77013$techmap\core.i2c0.i2c_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[2]
.sym 22464 $false
.sym 22465 $false
.sym 22468 $abc$77013$techmap\core.i2c0.i2c_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y
.sym 22469 $abc$77013$techmap\core.i2c0.i2c_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[7]
.sym 22470 $false
.sym 22471 $false
.sym 22492 $abc$77013$techmap\core.i2c0.i2c_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y
.sym 22493 $abc$77013$techmap\core.i2c0.i2c_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[6]
.sym 22494 $false
.sym 22495 $false
.sym 22496 $true
.sym 22497 clk
.sym 22498 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 22500 LED_B$2
.sym 22591 core.ioporta.out_1[1]
.sym 22592 $false
.sym 22593 $false
.sym 22594 $false
.sym 22619 $true
.sym 22620 clk
.sym 22621 $false
.sym 22667 LED_G$2
.sym 22797 core.cpu.i_tv80_core.A[6]
.sym 22798 $false
.sym 22799 $false
.sym 22800 $false
.sym 22827 core.cpu.i_tv80_core.A[1]
.sym 22828 $false
.sym 22829 $false
.sym 22830 $false
.sym 22833 core.cpu.i_tv80_core.i_reg.DIH[5]
.sym 22834 $false
.sym 22835 $false
.sym 22836 $false
.sym 22839 core.cpu.i_tv80_core.i_reg.DIH[6]
.sym 22840 $false
.sym 22841 $false
.sym 22842 $false
.sym 22843 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75203
.sym 22844 clk
.sym 22845 $false
.sym 22960 core.cpu.i_tv80_core.A[8]
.sym 22961 $false
.sym 22962 $false
.sym 22963 $false
.sym 22972 core.cpu.i_tv80_core.i_reg.DIH[6]
.sym 22973 $false
.sym 22974 $false
.sym 22975 $false
.sym 22978 core.cpu.i_tv80_core.i_reg.DIH[5]
.sym 22979 $false
.sym 22980 $false
.sym 22981 $false
.sym 22984 core.cpu.i_tv80_core.i_reg.DIH[0]
.sym 22985 $false
.sym 22986 $false
.sym 22987 $false
.sym 22990 core.cpu.i_tv80_core.i_reg.DIH[3]
.sym 22991 $false
.sym 22992 $false
.sym 22993 $false
.sym 23006 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63059
.sym 23007 clk
.sym 23008 $false
.sym 23013 $abc$77013$auto$memory_bram.cc:922:replace_cell$32015[1]
.sym 23089 core.cpu.i_tv80_core.i_reg.DIH[5]
.sym 23090 $false
.sym 23091 $false
.sym 23092 $false
.sym 23129 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63203
.sym 23130 clk
.sym 23131 $false
.sym 23136 $abc$77013$auto$memory_bram.cc:922:replace_cell$32015[0]
.sym 23212 core.cpu.i_tv80_core.i_reg.DIL[3]
.sym 23213 $false
.sym 23214 $false
.sym 23215 $false
.sym 23236 core.cpu.i_tv80_core.i_reg.DIL[7]
.sym 23237 $false
.sym 23238 $false
.sym 23239 $false
.sym 23252 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75395
.sym 23253 clk
.sym 23254 $false
.sym 23259 $abc$77013$auto$memory_bram.cc:922:replace_cell$32199[1]
.sym 23347 core.cpu.i_tv80_core.i_reg.RegsH[7][6]
.sym 23348 core.cpu.i_tv80_core.i_reg.RegsH[6][6]
.sym 23349 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 23350 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 23359 core.cpu.i_tv80_core.i_reg.RegsH[6][6]
.sym 23360 core.cpu.i_tv80_core.i_reg.RegsH[2][6]
.sym 23361 core.cpu.i_tv80_core.RegAddrC[0]
.sym 23362 core.cpu.i_tv80_core.RegAddrC[2]
.sym 23365 core.cpu.i_tv80_core.i_reg.DIL[6]
.sym 23366 $false
.sym 23367 $false
.sym 23368 $false
.sym 23375 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75491
.sym 23376 clk
.sym 23377 $false
.sym 23382 $abc$77013$auto$memory_bram.cc:922:replace_cell$32199[0]
.sym 23452 core.cpu.i_tv80_core.i_reg.RegsL[1][1]
.sym 23453 core.cpu.i_tv80_core.i_reg.RegsL[0][1]
.sym 23454 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 23455 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 23458 $abc$77013$auto$rtlil.cc:1862:And$32532_new_
.sym 23459 $abc$77013$techmap\core.cpu.i_tv80_core.i_reg.$0$memwr$\RegsL$./import/tv80/rtl/core/tv80_reg.v:52$567_EN[7:0]$574[7]_new_
.sym 23460 $false
.sym 23461 $false
.sym 23470 $abc$77013$auto$rtlil.cc:1862:And$32516_new_
.sym 23471 $abc$77013$techmap\core.cpu.i_tv80_core.i_reg.$0$memwr$\RegsL$./import/tv80/rtl/core/tv80_reg.v:52$567_EN[7:0]$574[7]_new_
.sym 23472 $false
.sym 23473 $false
.sym 23476 $abc$77013$auto$rtlil.cc:1862:And$32526_new_
.sym 23477 $abc$77013$techmap\core.cpu.i_tv80_core.i_reg.$0$memwr$\RegsL$./import/tv80/rtl/core/tv80_reg.v:52$567_EN[7:0]$574[7]_new_
.sym 23478 $false
.sym 23479 $false
.sym 23482 core.cpu.i_tv80_core.i_reg.RegsL[1][1]
.sym 23483 core.cpu.i_tv80_core.i_reg.RegsL[5][1]
.sym 23484 core.cpu.i_tv80_core.RegAddrC[0]
.sym 23485 core.cpu.i_tv80_core.RegAddrC[2]
.sym 23488 core.cpu.i_tv80_core.i_reg.RegsL[7][6]
.sym 23489 core.cpu.i_tv80_core.i_reg.RegsL[3][6]
.sym 23490 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 23491 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 23494 core.cpu.i_tv80_core.i_reg.DIL[0]
.sym 23495 $false
.sym 23496 $false
.sym 23497 $false
.sym 23498 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75587
.sym 23499 clk
.sym 23500 $false
.sym 23505 $abc$77013$auto$memory_bram.cc:922:replace_cell$32178[1]
.sym 23575 core.cpu.i_tv80_core.i_reg.RegsL[7][0]
.sym 23576 core.cpu.i_tv80_core.i_reg.RegsL[3][0]
.sym 23577 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 23578 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 23581 core.cpu.i_tv80_core.i_reg.RegsL[7][0]
.sym 23582 core.cpu.i_tv80_core.i_reg.RegsL[3][0]
.sym 23583 core.cpu.i_tv80_core.RegAddrC[2]
.sym 23584 core.cpu.i_tv80_core.RegAddrC[0]
.sym 23587 $abc$77013$auto$rtlil.cc:1862:And$32540_new_
.sym 23588 $abc$77013$techmap\core.cpu.i_tv80_core.i_reg.$0$memwr$\RegsL$./import/tv80/rtl/core/tv80_reg.v:52$567_EN[7:0]$574[7]_new_
.sym 23589 $false
.sym 23590 $false
.sym 23599 $abc$77013$auto$rtlil.cc:1862:And$32492_new_
.sym 23600 $abc$77013$techmap\core.cpu.i_tv80_core.i_reg.$0$memwr$\RegsL$./import/tv80/rtl/core/tv80_reg.v:52$567_EN[7:0]$574[7]_new_
.sym 23601 $false
.sym 23602 $false
.sym 23605 core.cpu.i_tv80_core.i_reg.DIL[0]
.sym 23606 $false
.sym 23607 $false
.sym 23608 $false
.sym 23617 core.cpu.i_tv80_core.i_reg.DIL[4]
.sym 23618 $false
.sym 23619 $false
.sym 23620 $false
.sym 23621 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75347
.sym 23622 clk
.sym 23623 $false
.sym 23628 $abc$77013$auto$memory_bram.cc:922:replace_cell$32178[0]
.sym 23704 core.cpu.i_tv80_core.i_reg.RegsL[1][0]
.sym 23705 core.cpu.i_tv80_core.i_reg.RegsL[5][0]
.sym 23706 core.cpu.i_tv80_core.RegAddrC[0]
.sym 23707 core.cpu.i_tv80_core.RegAddrC[2]
.sym 23710 core.cpu.i_tv80_core.i_reg.DIH[6]
.sym 23711 $false
.sym 23712 $false
.sym 23713 $false
.sym 23734 core.cpu.i_tv80_core.i_reg.DIH[0]
.sym 23735 $false
.sym 23736 $false
.sym 23737 $false
.sym 23744 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63203
.sym 23745 clk
.sym 23746 $false
.sym 23751 $abc$77013$auto$memory_bram.cc:922:replace_cell$31994[1]
.sym 23821 $false
.sym 23822 core.spi0.master.bit_count[0]
.sym 23823 $false
.sym 23824 $false
.sym 23827 core.spi0.master.fsm_state[2]
.sym 23828 core.spi0.master.bit_count[1]
.sym 23829 core.spi0.master.bit_count[0]
.sym 23830 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$74651[1]_new_inv_
.sym 23833 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$74651[1]_new_inv_
.sym 23834 $abc$77013$auto$wreduce.cc:455:run$31617[2]
.sym 23835 core.spi0.master.fsm_state[2]
.sym 23836 $false
.sym 23845 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$74651[1]_new_inv_
.sym 23846 $abc$77013$auto$wreduce.cc:455:run$31617[0]
.sym 23847 core.spi0.master.fsm_state[2]
.sym 23848 $false
.sym 23867 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74390
.sym 23868 clk
.sym 23869 $false
.sym 23874 $abc$77013$auto$memory_bram.cc:922:replace_cell$31994[0]
.sym 23944 $abc$77013$core.cpu.i_tv80_core.LDSPHL_new_
.sym 23945 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[0]_new_inv_
.sym 23946 $abc$77013$new_n3552_
.sym 23947 $false
.sym 23956 core.cpu.i_tv80_core.A[14]
.sym 23957 $false
.sym 23958 $false
.sym 23959 $false
.sym 23968 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[7]_new_inv_
.sym 23969 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4339_Y[7]_new_inv_
.sym 23970 $abc$77013$new_n2297_
.sym 23971 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 23974 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][0]_new_inv_
.sym 23975 $abc$77013$new_n2297_
.sym 23976 $abc$77013$new_n2100_
.sym 23977 $abc$77013$core.cpu.i_tv80_core.LDSPHL_new_
.sym 23986 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3828_Y[1]
.sym 23987 $false
.sym 23988 $false
.sym 23989 $false
.sym 23990 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408$2
.sym 23991 clk
.sym 23992 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:870$1307_Y
.sym 23997 $abc$77013$auto$memory_bram.cc:922:replace_cell$32128[1]
.sym 24073 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 24074 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:671$1243_Y_new_
.sym 24075 core.cpu.i_tv80_core.SP16[6]
.sym 24076 $false
.sym 24079 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 24080 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:671$1243_Y_new_
.sym 24081 core.cpu.i_tv80_core.SP16[7]
.sym 24082 $false
.sym 24085 core.cpu.i_tv80_core.SP[5]
.sym 24086 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3864_Y[5]_new_inv_
.sym 24087 $abc$77013$new_n3553_
.sym 24088 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 24091 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 24092 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:671$1243_Y_new_
.sym 24093 core.cpu.i_tv80_core.SP16[0]
.sym 24094 $false
.sym 24097 $abc$77013$new_n3127_
.sym 24098 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[5]_new_inv_
.sym 24099 $abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_
.sym 24100 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39818_new_
.sym 24103 $abc$77013$new_n3174_
.sym 24104 $abc$77013$new_n1841_
.sym 24105 $false
.sym 24106 $false
.sym 24109 $abc$77013$new_n3553_
.sym 24110 $abc$77013$core.cpu.i_tv80_core.Save_Mux[5]_new_inv_
.sym 24111 $abc$77013$new_n3571_
.sym 24112 $false
.sym 24113 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 24114 clk
.sym 24115 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 24120 $abc$77013$auto$memory_bram.cc:922:replace_cell$32128[0]
.sym 24190 $abc$77013$new_n3443_
.sym 24191 $abc$77013$new_n2319_
.sym 24192 $false
.sym 24193 $false
.sym 24196 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[4]_new_inv_
.sym 24197 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3968_Y[4]_new_inv_
.sym 24198 $abc$77013$new_n2297_
.sym 24199 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 24202 core.cpu.i_tv80_core.SP[14]
.sym 24203 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[6]_new_inv_
.sym 24204 core.cpu.i_tv80_core.tstate[3]
.sym 24205 $false
.sym 24208 $abc$77013$new_n2302_
.sym 24209 $abc$77013$new_n2320_
.sym 24210 $abc$77013$new_n2294_
.sym 24211 $abc$77013$new_n2319_
.sym 24214 $abc$77013$auto$simplemap.cc:309:simplemap_lut$34321_new_
.sym 24215 core.cpu.i_tv80_core.SP[12]
.sym 24216 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[4]_new_inv_
.sym 24217 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31296_new_
.sym 24220 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 24221 core.cpu.i_tv80_core.I[4]
.sym 24222 $false
.sym 24223 $false
.sym 24226 core.cpu.i_tv80_core.PC[12]
.sym 24227 core.cpu.i_tv80_core.I[4]
.sym 24228 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 24229 $abc$77013$new_n2294_
.sym 24232 $abc$77013$new_n2303_
.sym 24233 $abc$77013$new_n2306_
.sym 24234 $abc$77013$new_n2315_
.sym 24235 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 24243 $abc$77013$auto$memory_bram.cc:922:replace_cell$32036[1]
.sym 24313 core.cpu.i_tv80_core.PC[12]
.sym 24314 core.cpu.i_tv80_core.TmpAddr[12]
.sym 24315 core.cpu.i_tv80_core.XY_Ind
.sym 24316 $false
.sym 24319 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3828_Y[1]
.sym 24320 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][0]_new_inv_
.sym 24321 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][2]_new_inv_
.sym 24322 $false
.sym 24325 $abc$77013$new_n2296_
.sym 24326 core.cpu.i_tv80_core.TmpAddr[12]
.sym 24327 $false
.sym 24328 $false
.sym 24331 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4499_Y[4]_new_inv_
.sym 24332 $abc$77013$auto$simplemap.cc:309:simplemap_lut$34878_new_
.sym 24333 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39818_new_
.sym 24334 $abc$77013$new_n2317_
.sym 24337 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 24338 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:671$1243_Y_new_
.sym 24339 core.cpu.i_tv80_core.SP16[1]
.sym 24340 $false
.sym 24343 $abc$77013$new_n2318_
.sym 24344 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[4]_new_inv_
.sym 24345 $abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_
.sym 24346 $false
.sym 24349 core.cpu.i_tv80_core.PC[12]
.sym 24350 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_
.sym 24351 $abc$77013$new_n2304_
.sym 24352 core.cpu.i_tv80_core.ACC[4]
.sym 24355 core.cpu.i_tv80_core.ACC[4]
.sym 24356 $false
.sym 24357 $false
.sym 24358 $false
.sym 24359 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$66354$2
.sym 24360 clk
.sym 24361 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 24366 $abc$77013$auto$memory_bram.cc:922:replace_cell$32036[0]
.sym 24436 core.cpu.i_tv80_core.TmpAddr[13]
.sym 24437 $abc$77013$new_n3323_
.sym 24438 $abc$77013$new_n3341_
.sym 24439 $false
.sym 24442 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 24443 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:671$1243_Y_new_
.sym 24444 core.cpu.i_tv80_core.SP16[15]
.sym 24445 $false
.sym 24448 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 24449 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:671$1243_Y_new_
.sym 24450 core.cpu.i_tv80_core.SP16[14]
.sym 24451 $false
.sym 24454 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][2]_new_inv_
.sym 24455 $abc$77013$new_n2100_
.sym 24456 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3828_Y[1]
.sym 24457 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][0]_new_inv_
.sym 24460 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[1]_new_inv_
.sym 24461 $abc$77013$new_n4382_
.sym 24462 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3828_Y[1]
.sym 24463 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][2]_new_inv_
.sym 24466 core.cpu.i_tv80_core.SP[1]
.sym 24467 core.cpu.di_reg[1]
.sym 24468 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][0]_new_inv_
.sym 24469 $false
.sym 24472 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4112_Y[4]_new_inv_
.sym 24473 core.cpu.di_reg[4]
.sym 24474 $abc$77013$new_n4575_
.sym 24475 $false
.sym 24478 core.cpu.di_reg[3]
.sym 24479 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3931_Y[3]_new_inv_
.sym 24480 $abc$77013$new_n4453_
.sym 24481 $false
.sym 24482 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 24483 clk
.sym 24484 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 24489 $abc$77013$auto$memory_bram.cc:922:replace_cell$32312[1]
.sym 24559 $abc$77013$new_n3075_
.sym 24560 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39818_new_
.sym 24561 $abc$77013$new_n3083_
.sym 24562 $abc$77013$new_n3084_
.sym 24565 $abc$77013$new_n2534_
.sym 24566 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39818_new_
.sym 24567 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$and$/usr/bin/../share/yosys/techmap.v:434$32953_Y[7]_new_
.sym 24568 $abc$77013$new_n2527_
.sym 24571 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[6]_new_inv_
.sym 24572 $abc$77013$new_n4305_
.sym 24573 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3828_Y[1]
.sym 24574 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][2]_new_inv_
.sym 24577 $abc$77013$new_n3082_
.sym 24578 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[3]_new_inv_
.sym 24579 $abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_
.sym 24580 $false
.sym 24583 core.cpu.i_tv80_core.PC[3]
.sym 24584 core.cpu.i_tv80_core.TmpAddr[3]
.sym 24585 core.cpu.i_tv80_core.XY_Ind
.sym 24586 $false
.sym 24589 core.cpu.i_tv80_core.PC[15]
.sym 24590 core.cpu.i_tv80_core.TmpAddr[15]
.sym 24591 core.cpu.i_tv80_core.XY_Ind
.sym 24592 $false
.sym 24595 $abc$77013$new_n4391_
.sym 24596 $abc$77013$auto$simplemap.cc:309:simplemap_lut$34878_new_
.sym 24597 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4315_Y[3]_new_
.sym 24598 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 24601 core.cpu.di_reg[5]
.sym 24602 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3931_Y[5]_new_inv_
.sym 24603 $abc$77013$new_n4453_
.sym 24604 $false
.sym 24605 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 24606 clk
.sym 24607 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 24612 $abc$77013$auto$memory_bram.cc:922:replace_cell$32312[0]
.sym 24682 $abc$77013$new_n2454_
.sym 24683 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[1]_new_inv_
.sym 24684 $abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_
.sym 24685 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39818_new_
.sym 24688 core.cpu.i_tv80_core.TmpAddr[14]
.sym 24689 $abc$77013$new_n3323_
.sym 24690 $abc$77013$new_n3344_
.sym 24691 $false
.sym 24694 $abc$77013$new_n3426_
.sym 24695 $abc$77013$new_n2461_
.sym 24696 core.cpu.i_tv80_core.PC[9]
.sym 24697 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 24700 core.cpu.i_tv80_core.PC[9]
.sym 24701 core.cpu.i_tv80_core.TmpAddr[9]
.sym 24702 core.cpu.i_tv80_core.XY_Ind
.sym 24703 $false
.sym 24706 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[1]_new_inv_
.sym 24707 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3968_Y[1]_new_inv_
.sym 24708 $abc$77013$new_n2297_
.sym 24709 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 24712 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[1]_new_inv_
.sym 24713 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4524_Y[1]_new_inv_
.sym 24714 $abc$77013$new_n2297_
.sym 24715 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 24718 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4112_Y[1]_new_inv_
.sym 24719 core.cpu.di_reg[1]
.sym 24720 $abc$77013$new_n4575_
.sym 24721 $false
.sym 24724 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4112_Y[6]_new_inv_
.sym 24725 core.cpu.di_reg[6]
.sym 24726 $abc$77013$new_n4575_
.sym 24727 $false
.sym 24728 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 24729 clk
.sym 24730 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 24735 $abc$77013$auto$memory_bram.cc:922:replace_cell$32220[1]
.sym 24811 core.cpu.di_reg[4]
.sym 24812 $abc$77013$auto$wreduce.cc:455:run$31566[12]
.sym 24813 $abc$77013$core.cpu.i_tv80_core.Inc_WZ_new_
.sym 24814 $false
.sym 24817 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 24818 core.cpu.di_reg[0]
.sym 24819 $false
.sym 24820 $false
.sym 24823 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 24824 core.cpu.i_tv80_core.TmpAddr[3]
.sym 24825 $false
.sym 24826 $false
.sym 24829 core.cpu.di_reg[7]
.sym 24830 $abc$77013$auto$wreduce.cc:455:run$31566[15]
.sym 24831 $abc$77013$core.cpu.i_tv80_core.Inc_WZ_new_
.sym 24832 $abc$77013$auto$simplemap.cc:309:simplemap_lut$34878_new_
.sym 24835 core.cpu.i_tv80_core.TmpAddr[2]
.sym 24836 $abc$77013$auto$wreduce.cc:455:run$31566[2]
.sym 24837 $abc$77013$core.cpu.i_tv80_core.Inc_WZ_new_
.sym 24838 $abc$77013$auto$simplemap.cc:309:simplemap_lut$34878_new_
.sym 24841 core.cpu.di_reg[1]
.sym 24842 $abc$77013$auto$wreduce.cc:455:run$31566[9]
.sym 24843 $abc$77013$core.cpu.i_tv80_core.Inc_WZ_new_
.sym 24844 $abc$77013$auto$simplemap.cc:309:simplemap_lut$34878_new_
.sym 24858 $abc$77013$auto$memory_bram.cc:922:replace_cell$32220[0]
.sym 24928 $abc$77013$new_n3016_
.sym 24929 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[0]_new_inv_
.sym 24930 $abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_
.sym 24931 $false
.sym 24934 $abc$77013$new_n3009_
.sym 24935 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39818_new_
.sym 24936 $abc$77013$new_n3017_
.sym 24937 $abc$77013$new_n3018_
.sym 24940 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3828_Y[1]
.sym 24941 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][2]_new_inv_
.sym 24942 $false
.sym 24943 $false
.sym 24946 core.cpu.i_tv80_core.PC[0]
.sym 24947 core.cpu.i_tv80_core.TmpAddr[0]
.sym 24948 core.cpu.i_tv80_core.XY_Ind
.sym 24949 $false
.sym 24952 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3828_Y[1]
.sym 24953 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][2]_new_inv_
.sym 24954 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][0]_new_inv_
.sym 24955 $false
.sym 24958 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[0]_new_inv_
.sym 24959 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31296_new_
.sym 24960 $abc$77013$new_n2304_
.sym 24961 core.cpu.di_reg[0]
.sym 24964 core.cpu.di_reg[0]
.sym 24965 $abc$77013$auto$wreduce.cc:455:run$31566[8]
.sym 24966 $abc$77013$core.cpu.i_tv80_core.Inc_WZ_new_
.sym 24967 $abc$77013$auto$simplemap.cc:309:simplemap_lut$34878_new_
.sym 24970 core.cpu.di_reg[2]
.sym 24971 $abc$77013$auto$wreduce.cc:455:run$31566[10]
.sym 24972 $abc$77013$core.cpu.i_tv80_core.Inc_WZ_new_
.sym 24973 $abc$77013$auto$simplemap.cc:309:simplemap_lut$34878_new_
.sym 25075 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:511$1217_Y_new_
.sym 25076 $abc$77013$new_n2296_
.sym 25077 $false
.sym 25078 $false
.sym 25174 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$72787[1]_new_
.sym 25175 core.uart0.uart0.Bit_Phase[0]
.sym 25176 core.uart0.uart0.baudout
.sym 25177 core.reset_n
.sym 25186 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$72787[1]_new_
.sym 25187 core.uart0.uart0.Bit_Phase[1]
.sym 25188 $false
.sym 25189 $false
.sym 25220 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$72808
.sym 25221 clk
.sym 25222 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 25297 core.i2c0.master.data_read[6]
.sym 25298 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_
.sym 25299 $abc$77013$techmap$techmap\core.i2c0.$procmux$1931.$and$/usr/bin/../share/yosys/techmap.v:434$32956_Y[6]_new_
.sym 25300 $abc$77013$new_n2717_
.sym 25303 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_
.sym 25304 core.i2c0.reg_command[6]
.sym 25305 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_
.sym 25306 core.i2c0.reg_data_wr[6]
.sym 25315 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 25316 core.cpu.i_tv80_core.BusReq_s
.sym 25317 $false
.sym 25318 $false
.sym 25327 core.cpu.i_tv80_core.do[6]
.sym 25328 $false
.sym 25329 $false
.sym 25330 $false
.sym 25343 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63912
.sym 25344 clk
.sym 25345 $false
.sym 25420 $abc$77013$new_n4314_
.sym 25421 $abc$77013$new_n2575_
.sym 25422 $abc$77013$core.i2c0.read_sel_new_
.sym 25423 $abc$77013$new_n4315_
.sym 25426 core.cpu.i_tv80_core.A[0]
.sym 25427 core.cpu.i_tv80_core.A[1]
.sym 25428 core.cpu.i_tv80_core.A[2]
.sym 25429 $false
.sym 25432 core.i2c0.reg_clockdiv[0]
.sym 25433 core.cpu.i_tv80_core.A[1]
.sym 25434 core.cpu.i_tv80_core.A[0]
.sym 25435 $abc$77013$new_n4313_
.sym 25438 core.i2c0.master.data_read[7]
.sym 25439 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_
.sym 25440 $abc$77013$techmap$techmap\core.i2c0.$procmux$1931.$and$/usr/bin/../share/yosys/techmap.v:434$32956_Y[7]_new_
.sym 25441 $abc$77013$new_n2731_
.sym 25450 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_
.sym 25451 core.i2c0.reg_command[7]
.sym 25452 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_
.sym 25453 core.i2c0.reg_data_wr[7]
.sym 25456 core.i2c0.reg_data_wr[6]
.sym 25457 core.i2c0.reg_data_wr[7]
.sym 25458 core.i2c0.master.bit_count[1]
.sym 25459 core.i2c0.master.bit_count[0]
.sym 25462 core.cpu.i_tv80_core.do[6]
.sym 25463 $false
.sym 25464 $false
.sym 25465 $false
.sym 25466 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63608
.sym 25467 clk
.sym 25468 $false
.sym 25543 core.i2c0.reg_data_wr[0]
.sym 25544 core.i2c0.reg_data_wr[1]
.sym 25545 core.i2c0.master.bit_count[1]
.sym 25546 $abc$77013$new_n4213_
.sym 25549 core.i2c0.reg_data_wr[2]
.sym 25550 core.i2c0.reg_data_wr[3]
.sym 25551 core.i2c0.master.bit_count[1]
.sym 25552 core.i2c0.master.bit_count[0]
.sym 25555 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$57995[0]_new_inv_
.sym 25556 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$57995[1]_new_inv_
.sym 25557 $abc$77013$core.i2c0.read_sel_new_
.sym 25558 $false
.sym 25561 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_
.sym 25562 core.i2c0.master.data_read[3]
.sym 25563 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_
.sym 25564 core.i2c0.reg_data_wr[3]
.sym 25567 core.i2c0.master.start
.sym 25568 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_
.sym 25569 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_
.sym 25570 core.i2c0.reg_data_wr[0]
.sym 25573 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_
.sym 25574 core.i2c0.master.data_read[2]
.sym 25575 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_
.sym 25576 core.i2c0.reg_data_wr[2]
.sym 25579 core.cpu.i_tv80_core.do[0]
.sym 25580 $false
.sym 25581 $false
.sym 25582 $false
.sym 25585 core.cpu.i_tv80_core.do[2]
.sym 25586 $false
.sym 25587 $false
.sym 25588 $false
.sym 25589 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63608
.sym 25590 clk
.sym 25591 $false
.sym 25666 $abc$77013$new_n4214_
.sym 25667 $abc$77013$new_n4209_
.sym 25668 core.i2c0.master.mode_rw
.sym 25669 core.i2c0.master.bit_count[2]
.sym 25672 core.i2c0.master.mode_rw
.sym 25673 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_
.sym 25674 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_
.sym 25675 core.i2c0.reg_clockdiv[3]
.sym 25678 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_
.sym 25679 core.i2c0.reg_command[5]
.sym 25680 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_
.sym 25681 core.i2c0.reg_data_wr[5]
.sym 25684 core.i2c0.reg_data_wr[4]
.sym 25685 core.i2c0.reg_data_wr[5]
.sym 25686 core.i2c0.master.bit_count[1]
.sym 25687 $abc$77013$new_n4208_
.sym 25690 core.cpu.i_tv80_core.do[3]
.sym 25691 $false
.sym 25692 $false
.sym 25693 $false
.sym 25696 core.cpu.i_tv80_core.do[7]
.sym 25697 $false
.sym 25698 $false
.sym 25699 $false
.sym 25712 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63912
.sym 25713 clk
.sym 25714 $false
.sym 25789 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_
.sym 25790 core.i2c0.reg_clockdiv[7]
.sym 25791 $false
.sym 25792 $false
.sym 25795 $abc$77013$core.i2c0.write_sel_new_
.sym 25796 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_
.sym 25797 $false
.sym 25798 $false
.sym 25807 core.cpu.i_tv80_core.do[4]
.sym 25808 $false
.sym 25809 $false
.sym 25810 $false
.sym 25813 core.cpu.i_tv80_core.do[1]
.sym 25814 $false
.sym 25815 $false
.sym 25816 $false
.sym 25835 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63912
.sym 25836 clk
.sym 25837 $false
.sym 25918 core.reset_n
.sym 25919 $false
.sym 25920 $false
.sym 25921 $false
.sym 25930 core.cpu.i_tv80_core.do[7]
.sym 25931 $false
.sym 25932 $false
.sym 25933 $false
.sym 25954 core.cpu.i_tv80_core.do[3]
.sym 25955 $false
.sym 25956 $false
.sym 25957 $false
.sym 25958 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63760
.sym 25959 clk
.sym 25960 $false
.sym 26047 $true$2
.sym 26048 $false
.sym 26049 $false
.sym 26050 $false
.sym 26081 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63107
.sym 26082 clk
.sym 26083 $false
.sym 26158 core.i2c0.i2c_clk_divider.count[3]
.sym 26159 core.i2c0.reg_clockdiv[3]
.sym 26160 core.i2c0.i2c_clk_divider.count[7]
.sym 26161 core.i2c0.reg_clockdiv[7]
.sym 26170 core.i2c0.i2c_clk_divider.count[0]
.sym 26171 core.i2c0.reg_clockdiv[0]
.sym 26172 core.i2c0.i2c_clk_divider.count[6]
.sym 26173 core.i2c0.reg_clockdiv[6]
.sym 26176 core.i2c0.i2c_clk_divider.count[1]
.sym 26177 core.i2c0.reg_clockdiv[1]
.sym 26178 core.i2c0.i2c_clk_divider.count[2]
.sym 26179 core.i2c0.reg_clockdiv[2]
.sym 26182 $abc$77013$new_n2190_
.sym 26183 $abc$77013$new_n2191_
.sym 26184 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$38716[2]_new_inv_
.sym 26185 $abc$77013$new_n2193_
.sym 26200 $abc$77013$techmap\core.i2c0.i2c_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y
.sym 26201 $abc$77013$techmap\core.i2c0.i2c_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[0]
.sym 26202 $false
.sym 26203 $false
.sym 26204 $true
.sym 26205 clk
.sym 26206 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 26410 core.ioporta.out_1[2]
.sym 26411 $false
.sym 26412 $false
.sym 26413 $false
.sym 26450 $true
.sym 26451 clk
.sym 26452 $false
.sym 26498 LED_B$2
.sym 26554 $abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[2]
.sym 26555 $abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[4]
.sym 26556 $abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[0]
.sym 26560 core.cpu.i_tv80_core.RegBusA_r[8]
.sym 26630 $abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[10]
.sym 26633 $abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[12]
.sym 26635 core.cpu.i_tv80_core.i_reg.RegsH[4][3]
.sym 26636 core.cpu.i_tv80_core.i_reg.RegsH[4][6]
.sym 26767 $abc$77013$new_n1680_
.sym 26768 $abc$77013$new_n1681_
.sym 26769 $abc$77013$new_n4520_
.sym 26770 $abc$77013$new_n4519_
.sym 26771 $abc$77013$new_n2496_
.sym 26772 $abc$77013$new_n1679_
.sym 26773 core.cpu.i_tv80_core.i_reg.RegsL[7][6]
.sym 26869 $abc$77013$new_n4471_
.sym 26870 $abc$77013$new_n1699_
.sym 26871 $abc$77013$new_n4470_
.sym 26872 $abc$77013$new_n1700_
.sym 26873 $abc$77013$new_n4310_
.sym 26874 $abc$77013$new_n4309_
.sym 26875 $abc$77013$new_n1703_
.sym 26876 core.cpu.i_tv80_core.i_reg.RegsL[2][7]
.sym 26877 $undef
.sym 26878 $undef
.sym 26879 $undef
.sym 26880 $undef
.sym 26881 $undef
.sym 26882 $undef
.sym 26883 $undef
.sym 26884 $undef
.sym 26885 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[0]
.sym 26886 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[1]
.sym 26887 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[10]
.sym 26888 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[2]
.sym 26889 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[3]
.sym 26890 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[4]
.sym 26891 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[5]
.sym 26892 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[6]
.sym 26893 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[7]
.sym 26894 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[8]
.sym 26895 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[9]
.sym 26896 clk
.sym 26897 $abc$77013$auto$rtlil.cc:1874:Eq$32012
.sym 26898 $true$2
.sym 26899 $undef
.sym 26900 $undef
.sym 26901 $undef
.sym 26902 $undef
.sym 26903 $undef
.sym 26904 $undef
.sym 26905 $undef
.sym 26906 $undef
.sym 26971 $abc$77013$new_n1702_
.sym 26972 $abc$77013$new_n2512_
.sym 26973 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[6]_new_inv_
.sym 26974 core.cpu.i_tv80_core.i_reg.DIL[5]
.sym 26975 $abc$77013$core.cpu.i_tv80_core.i_reg.DOBH[6]_new_
.sym 26976 $abc$77013$new_n4025_
.sym 26977 $abc$77013$new_n1701_
.sym 26978 core.cpu.i_tv80_core.i_reg.RegsL[0][1]
.sym 26979 $undef
.sym 26980 $undef
.sym 26981 $undef
.sym 26982 $undef
.sym 26983 $undef
.sym 26984 $undef
.sym 26985 $undef
.sym 26986 $undef
.sym 26987 core.cpu.i_tv80_core.A[0]
.sym 26988 core.cpu.i_tv80_core.A[1]
.sym 26989 core.cpu.i_tv80_core.A[10]
.sym 26990 core.cpu.i_tv80_core.A[2]
.sym 26991 core.cpu.i_tv80_core.A[3]
.sym 26992 core.cpu.i_tv80_core.A[4]
.sym 26993 core.cpu.i_tv80_core.A[5]
.sym 26994 core.cpu.i_tv80_core.A[6]
.sym 26995 core.cpu.i_tv80_core.A[7]
.sym 26996 core.cpu.i_tv80_core.A[8]
.sym 26997 core.cpu.i_tv80_core.A[9]
.sym 26998 clk
.sym 26999 $abc$77013$auto$memory_bram.cc:837:replace_cell$31987
.sym 27000 $undef
.sym 27001 $undef
.sym 27002 $undef
.sym 27003 $undef
.sym 27004 $undef
.sym 27005 $undef
.sym 27006 $undef
.sym 27007 $undef
.sym 27008 $true$2
.sym 27073 $abc$77013$new_n1598_
.sym 27074 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[1]_new_inv_
.sym 27075 $abc$77013$new_n4387_
.sym 27076 $abc$77013$new_n3037_
.sym 27077 core.cpu.i_tv80_core.i_reg.DIL[2]
.sym 27078 $abc$77013$new_n4479_
.sym 27079 $abc$77013$new_n3036_
.sym 27080 core.cpu.i_tv80_core.i_reg.RegsL[4][1]
.sym 27081 $undef
.sym 27082 $undef
.sym 27083 $undef
.sym 27084 $undef
.sym 27085 $undef
.sym 27086 $undef
.sym 27087 $undef
.sym 27088 $undef
.sym 27089 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[0]
.sym 27090 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[1]
.sym 27091 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[10]
.sym 27092 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[2]
.sym 27093 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[3]
.sym 27094 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[4]
.sym 27095 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[5]
.sym 27096 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[6]
.sym 27097 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[7]
.sym 27098 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[8]
.sym 27099 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[9]
.sym 27100 clk
.sym 27101 $abc$77013$auto$rtlil.cc:1874:Eq$32012
.sym 27102 $true$2
.sym 27103 $undef
.sym 27104 $undef
.sym 27105 $undef
.sym 27106 $undef
.sym 27107 $undef
.sym 27108 $undef
.sym 27109 $undef
.sym 27110 $undef
.sym 27175 core.cpu.i_tv80_core.i_reg.DOAL[0]
.sym 27176 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75251
.sym 27177 $abc$77013$new_n1502_
.sym 27178 $abc$77013$new_n1501_
.sym 27179 $abc$77013$new_n1500_
.sym 27180 $abc$77013$new_n1499_
.sym 27181 core.cpu.i_tv80_core.i_reg.RegsL[2][0]
.sym 27182 core.cpu.i_tv80_core.i_reg.RegsL[2][6]
.sym 27183 $undef
.sym 27184 $undef
.sym 27185 $undef
.sym 27186 $undef
.sym 27187 $undef
.sym 27188 $undef
.sym 27189 $undef
.sym 27190 $undef
.sym 27191 core.cpu.i_tv80_core.A[0]
.sym 27192 core.cpu.i_tv80_core.A[1]
.sym 27193 core.cpu.i_tv80_core.A[10]
.sym 27194 core.cpu.i_tv80_core.A[2]
.sym 27195 core.cpu.i_tv80_core.A[3]
.sym 27196 core.cpu.i_tv80_core.A[4]
.sym 27197 core.cpu.i_tv80_core.A[5]
.sym 27198 core.cpu.i_tv80_core.A[6]
.sym 27199 core.cpu.i_tv80_core.A[7]
.sym 27200 core.cpu.i_tv80_core.A[8]
.sym 27201 core.cpu.i_tv80_core.A[9]
.sym 27202 clk
.sym 27203 $abc$77013$auto$memory_bram.cc:837:replace_cell$31987
.sym 27204 $undef
.sym 27205 $undef
.sym 27206 $undef
.sym 27207 $undef
.sym 27208 $undef
.sym 27209 $undef
.sym 27210 $undef
.sym 27211 $undef
.sym 27212 $true$2
.sym 27277 $abc$77013$new_n3015_
.sym 27278 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$58945_new_inv_
.sym 27279 $abc$77013$new_n4475_
.sym 27280 $abc$77013$new_n4381_
.sym 27281 $abc$77013$new_n4474_
.sym 27282 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[0]_new_inv_
.sym 27283 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$58941_new_inv_
.sym 27284 core.cpu.i_tv80_core.i_reg.RegsL[0][0]
.sym 27285 $undef
.sym 27286 $undef
.sym 27287 $undef
.sym 27288 $undef
.sym 27289 $undef
.sym 27290 $undef
.sym 27291 $undef
.sym 27292 $undef
.sym 27293 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[0]
.sym 27294 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[1]
.sym 27295 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[10]
.sym 27296 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[2]
.sym 27297 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[3]
.sym 27298 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[4]
.sym 27299 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[5]
.sym 27300 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[6]
.sym 27301 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[7]
.sym 27302 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[8]
.sym 27303 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[9]
.sym 27304 clk
.sym 27305 $abc$77013$auto$rtlil.cc:1874:Eq$31991
.sym 27306 $true$2
.sym 27307 $undef
.sym 27308 $undef
.sym 27309 $undef
.sym 27310 $undef
.sym 27311 $undef
.sym 27312 $undef
.sym 27313 $undef
.sym 27314 $undef
.sym 27380 $abc$77013$auto$rtlil.cc:1874:Eq$32012
.sym 27381 $abc$77013$auto$wreduce.cc:455:run$31617[2]
.sym 27382 core.cpu.i_tv80_core.A[11]
.sym 27383 core.cpu.i_tv80_core.A[12]
.sym 27387 $undef
.sym 27388 $undef
.sym 27389 $undef
.sym 27390 $undef
.sym 27391 $undef
.sym 27392 $undef
.sym 27393 $undef
.sym 27394 $undef
.sym 27395 core.cpu.i_tv80_core.A[0]
.sym 27396 core.cpu.i_tv80_core.A[1]
.sym 27397 core.cpu.i_tv80_core.A[10]
.sym 27398 core.cpu.i_tv80_core.A[2]
.sym 27399 core.cpu.i_tv80_core.A[3]
.sym 27400 core.cpu.i_tv80_core.A[4]
.sym 27401 core.cpu.i_tv80_core.A[5]
.sym 27402 core.cpu.i_tv80_core.A[6]
.sym 27403 core.cpu.i_tv80_core.A[7]
.sym 27404 core.cpu.i_tv80_core.A[8]
.sym 27405 core.cpu.i_tv80_core.A[9]
.sym 27406 clk
.sym 27407 $abc$77013$auto$memory_bram.cc:837:replace_cell$31986
.sym 27408 $undef
.sym 27409 $undef
.sym 27410 $undef
.sym 27411 $undef
.sym 27412 $undef
.sym 27413 $undef
.sym 27414 $undef
.sym 27415 $undef
.sym 27416 $true$2
.sym 27481 $abc$77013$new_n3155_
.sym 27482 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[7]
.sym 27483 $abc$77013$new_n3552_
.sym 27484 $abc$77013$auto$rtlil.cc:1874:Eq$31991
.sym 27487 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$57846_new_inv_
.sym 27488 core.cpu.i_tv80_core.A[7]
.sym 27489 $undef
.sym 27490 $undef
.sym 27491 $undef
.sym 27492 $undef
.sym 27493 $undef
.sym 27494 $undef
.sym 27495 $undef
.sym 27496 $undef
.sym 27497 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[0]
.sym 27498 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[1]
.sym 27499 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[10]
.sym 27500 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[2]
.sym 27501 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[3]
.sym 27502 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[4]
.sym 27503 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[5]
.sym 27504 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[6]
.sym 27505 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[7]
.sym 27506 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[8]
.sym 27507 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[9]
.sym 27508 clk
.sym 27509 $abc$77013$auto$rtlil.cc:1874:Eq$31991
.sym 27510 $true$2
.sym 27511 $undef
.sym 27512 $undef
.sym 27513 $undef
.sym 27514 $undef
.sym 27515 $undef
.sym 27516 $undef
.sym 27517 $undef
.sym 27518 $undef
.sym 27583 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3864_Y[5]_new_inv_
.sym 27584 $abc$77013$new_n3573_
.sym 27585 core.cpu.i_tv80_core.SP16_A[0]
.sym 27586 core.cpu.i_tv80_core.SP16[0]
.sym 27587 $abc$77013$new_n3127_
.sym 27588 $abc$77013$new_n3118_
.sym 27589 core.cpu.i_tv80_core.SP16_A[1]
.sym 27590 $abc$77013$new_n3148_
.sym 27591 $undef
.sym 27592 $undef
.sym 27593 $undef
.sym 27594 $undef
.sym 27595 $undef
.sym 27596 $undef
.sym 27597 $undef
.sym 27598 $undef
.sym 27599 core.cpu.i_tv80_core.A[0]
.sym 27600 core.cpu.i_tv80_core.A[1]
.sym 27601 core.cpu.i_tv80_core.A[10]
.sym 27602 core.cpu.i_tv80_core.A[2]
.sym 27603 core.cpu.i_tv80_core.A[3]
.sym 27604 core.cpu.i_tv80_core.A[4]
.sym 27605 core.cpu.i_tv80_core.A[5]
.sym 27606 core.cpu.i_tv80_core.A[6]
.sym 27607 core.cpu.i_tv80_core.A[7]
.sym 27608 core.cpu.i_tv80_core.A[8]
.sym 27609 core.cpu.i_tv80_core.A[9]
.sym 27610 clk
.sym 27611 $abc$77013$auto$memory_bram.cc:837:replace_cell$31986
.sym 27612 $undef
.sym 27613 $undef
.sym 27614 $undef
.sym 27615 $undef
.sym 27616 $undef
.sym 27617 $undef
.sym 27618 $undef
.sym 27619 $undef
.sym 27620 $true$2
.sym 27686 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4537_Y[4]
.sym 27687 $abc$77013$new_n3105_
.sym 27688 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4537_Y[3]
.sym 27689 $abc$77013$auto$rtlil.cc:1874:Eq$32033
.sym 27690 $abc$77013$new_n2300_
.sym 27691 $abc$77013$auto$rtlil.cc:1874:Eq$32054
.sym 27692 $abc$77013$auto$memory_bram.cc:960:replace_cell$32045
.sym 27693 $undef
.sym 27694 $undef
.sym 27695 $undef
.sym 27696 $undef
.sym 27697 $undef
.sym 27698 $undef
.sym 27699 $undef
.sym 27700 $undef
.sym 27701 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[0]
.sym 27702 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[1]
.sym 27703 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[10]
.sym 27704 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[2]
.sym 27705 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[3]
.sym 27706 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[4]
.sym 27707 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[5]
.sym 27708 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[6]
.sym 27709 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[7]
.sym 27710 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[8]
.sym 27711 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[9]
.sym 27712 clk
.sym 27713 $abc$77013$auto$rtlil.cc:1874:Eq$32033
.sym 27714 $true$2
.sym 27715 $undef
.sym 27716 $undef
.sym 27717 $undef
.sym 27718 $undef
.sym 27719 $undef
.sym 27720 $undef
.sym 27721 $undef
.sym 27722 $undef
.sym 27787 $abc$77013$new_n3018_
.sym 27788 $abc$77013$new_n3557_
.sym 27789 $abc$77013$new_n3341_
.sym 27790 $abc$77013$auto$memory_bram.cc:983:replace_cell$32353.Y_B[1]_new_inv_
.sym 27791 core.cpu.i_tv80_core.PC16_B[2]
.sym 27792 $abc$77013$new_n2588_
.sym 27793 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3867_Y[1]_new_
.sym 27794 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3864_Y[1]_new_inv_
.sym 27795 $undef
.sym 27796 $undef
.sym 27797 $undef
.sym 27798 $undef
.sym 27799 $undef
.sym 27800 $undef
.sym 27801 $undef
.sym 27802 $undef
.sym 27803 core.cpu.i_tv80_core.A[0]
.sym 27804 core.cpu.i_tv80_core.A[1]
.sym 27805 core.cpu.i_tv80_core.A[10]
.sym 27806 core.cpu.i_tv80_core.A[2]
.sym 27807 core.cpu.i_tv80_core.A[3]
.sym 27808 core.cpu.i_tv80_core.A[4]
.sym 27809 core.cpu.i_tv80_core.A[5]
.sym 27810 core.cpu.i_tv80_core.A[6]
.sym 27811 core.cpu.i_tv80_core.A[7]
.sym 27812 core.cpu.i_tv80_core.A[8]
.sym 27813 core.cpu.i_tv80_core.A[9]
.sym 27814 clk
.sym 27815 $abc$77013$auto$memory_bram.cc:837:replace_cell$31988
.sym 27816 $undef
.sym 27817 $undef
.sym 27818 $undef
.sym 27819 $undef
.sym 27820 $undef
.sym 27821 $undef
.sym 27822 $undef
.sym 27823 $undef
.sym 27824 $true$2
.sym 27889 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4112_Y[7]_new_inv_
.sym 27890 $abc$77013$auto$memory_bram.cc:983:replace_cell$32353.Y_B[0]_new_inv_
.sym 27891 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3931_Y[3]_new_inv_
.sym 27892 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3931_Y[0]_new_inv_
.sym 27893 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4112_Y[4]_new_inv_
.sym 27894 core.cpu.i_tv80_core.TmpAddr[13]
.sym 27895 core.cpu.i_tv80_core.TmpAddr[15]
.sym 27896 core.cpu.i_tv80_core.TmpAddr[0]
.sym 27897 $undef
.sym 27898 $undef
.sym 27899 $undef
.sym 27900 $undef
.sym 27901 $undef
.sym 27902 $undef
.sym 27903 $undef
.sym 27904 $undef
.sym 27905 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[0]
.sym 27906 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[1]
.sym 27907 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[10]
.sym 27908 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[2]
.sym 27909 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[3]
.sym 27910 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[4]
.sym 27911 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[5]
.sym 27912 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[6]
.sym 27913 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[7]
.sym 27914 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[8]
.sym 27915 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[9]
.sym 27916 clk
.sym 27917 $abc$77013$auto$rtlil.cc:1874:Eq$32033
.sym 27918 $true$2
.sym 27919 $undef
.sym 27920 $undef
.sym 27921 $undef
.sym 27922 $undef
.sym 27923 $undef
.sym 27924 $undef
.sym 27925 $undef
.sym 27926 $undef
.sym 27991 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3974_Y[7]_new_inv_
.sym 27992 $abc$77013$new_n2534_
.sym 27994 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4339_Y[3]_new_inv_
.sym 27995 $abc$77013$new_n3070_
.sym 27996 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39818_new_
.sym 27997 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3931_Y[5]_new_inv_
.sym 27998 core.cpu.i_tv80_core.PC[10]
.sym 27999 $undef
.sym 28000 $undef
.sym 28001 $undef
.sym 28002 $undef
.sym 28003 $undef
.sym 28004 $undef
.sym 28005 $undef
.sym 28006 $undef
.sym 28007 core.cpu.i_tv80_core.A[0]
.sym 28008 core.cpu.i_tv80_core.A[1]
.sym 28009 core.cpu.i_tv80_core.A[10]
.sym 28010 core.cpu.i_tv80_core.A[2]
.sym 28011 core.cpu.i_tv80_core.A[3]
.sym 28012 core.cpu.i_tv80_core.A[4]
.sym 28013 core.cpu.i_tv80_core.A[5]
.sym 28014 core.cpu.i_tv80_core.A[6]
.sym 28015 core.cpu.i_tv80_core.A[7]
.sym 28016 core.cpu.i_tv80_core.A[8]
.sym 28017 core.cpu.i_tv80_core.A[9]
.sym 28018 clk
.sym 28019 $abc$77013$auto$memory_bram.cc:837:replace_cell$31988
.sym 28020 $undef
.sym 28021 $undef
.sym 28022 $undef
.sym 28023 $undef
.sym 28024 $undef
.sym 28025 $undef
.sym 28026 $undef
.sym 28027 $undef
.sym 28028 $true$2
.sym 28093 $abc$77013$new_n2458_
.sym 28094 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3968_Y[1]_new_inv_
.sym 28095 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4524_Y[1]_new_inv_
.sym 28096 $abc$77013$new_n2446_
.sym 28097 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4112_Y[1]_new_inv_
.sym 28098 $abc$77013$new_n3428_
.sym 28099 $abc$77013$new_n2461_
.sym 28100 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4518_Y[1]_new_
.sym 28101 $undef
.sym 28102 $undef
.sym 28103 $undef
.sym 28104 $undef
.sym 28105 $undef
.sym 28106 $undef
.sym 28107 $undef
.sym 28108 $undef
.sym 28109 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[0]
.sym 28110 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[1]
.sym 28111 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[10]
.sym 28112 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[2]
.sym 28113 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[3]
.sym 28114 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[4]
.sym 28115 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[5]
.sym 28116 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[6]
.sym 28117 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[7]
.sym 28118 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[8]
.sym 28119 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[9]
.sym 28120 clk
.sym 28121 $abc$77013$auto$rtlil.cc:1874:Eq$32033
.sym 28122 $true$2
.sym 28123 $undef
.sym 28124 $undef
.sym 28125 $undef
.sym 28126 $undef
.sym 28127 $undef
.sym 28128 $undef
.sym 28129 $undef
.sym 28130 $undef
.sym 28195 $abc$77013$auto$memory_bram.cc:983:replace_cell$32351.Y_B[0]_new_inv_
.sym 28196 $abc$77013$new_n3052_
.sym 28197 $abc$77013$new_n3062_
.sym 28198 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4315_Y[3]_new_
.sym 28199 $abc$77013$new_n3054_
.sym 28200 $abc$77013$new_n2460_
.sym 28201 $abc$77013$new_n3061_
.sym 28202 $abc$77013$new_n3051_
.sym 28203 $undef
.sym 28204 $undef
.sym 28205 $undef
.sym 28206 $undef
.sym 28207 $undef
.sym 28208 $undef
.sym 28209 $undef
.sym 28210 $undef
.sym 28211 core.cpu.i_tv80_core.A[0]
.sym 28212 core.cpu.i_tv80_core.A[1]
.sym 28213 core.cpu.i_tv80_core.A[10]
.sym 28214 core.cpu.i_tv80_core.A[2]
.sym 28215 core.cpu.i_tv80_core.A[3]
.sym 28216 core.cpu.i_tv80_core.A[4]
.sym 28217 core.cpu.i_tv80_core.A[5]
.sym 28218 core.cpu.i_tv80_core.A[6]
.sym 28219 core.cpu.i_tv80_core.A[7]
.sym 28220 core.cpu.i_tv80_core.A[8]
.sym 28221 core.cpu.i_tv80_core.A[9]
.sym 28222 clk
.sym 28223 $abc$77013$auto$memory_bram.cc:837:replace_cell$31988
.sym 28224 $undef
.sym 28225 $undef
.sym 28226 $undef
.sym 28227 $undef
.sym 28228 $undef
.sym 28229 $undef
.sym 28230 $undef
.sym 28231 $undef
.sym 28232 $true$2
.sym 28297 $abc$77013$new_n3091_
.sym 28298 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[4]
.sym 28299 $abc$77013$new_n3069_
.sym 28300 $abc$77013$new_n3087_
.sym 28301 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[3]
.sym 28302 $abc$77013$auto$memory_bram.cc:983:replace_cell$32351.Y_B[1]_new_inv_
.sym 28303 core.cpu.i_tv80_core.A[4]
.sym 28304 core.cpu.i_tv80_core.A[3]
.sym 28305 $undef
.sym 28306 $undef
.sym 28307 $undef
.sym 28308 $undef
.sym 28309 $undef
.sym 28310 $undef
.sym 28311 $undef
.sym 28312 $undef
.sym 28313 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[0]
.sym 28314 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[1]
.sym 28315 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[10]
.sym 28316 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[2]
.sym 28317 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[3]
.sym 28318 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[4]
.sym 28319 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[5]
.sym 28320 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[6]
.sym 28321 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[7]
.sym 28322 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[8]
.sym 28323 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[9]
.sym 28324 clk
.sym 28325 $abc$77013$auto$rtlil.cc:1874:Eq$32033
.sym 28326 $true$2
.sym 28327 $undef
.sym 28328 $undef
.sym 28329 $undef
.sym 28330 $undef
.sym 28331 $undef
.sym 28332 $undef
.sym 28333 $undef
.sym 28334 $undef
.sym 28407 $undef
.sym 28408 $undef
.sym 28409 $undef
.sym 28410 $undef
.sym 28411 $undef
.sym 28412 $undef
.sym 28413 $undef
.sym 28414 $undef
.sym 28415 core.cpu.i_tv80_core.A[0]
.sym 28416 core.cpu.i_tv80_core.A[1]
.sym 28417 core.cpu.i_tv80_core.A[10]
.sym 28418 core.cpu.i_tv80_core.A[2]
.sym 28419 core.cpu.i_tv80_core.A[3]
.sym 28420 core.cpu.i_tv80_core.A[4]
.sym 28421 core.cpu.i_tv80_core.A[5]
.sym 28422 core.cpu.i_tv80_core.A[6]
.sym 28423 core.cpu.i_tv80_core.A[7]
.sym 28424 core.cpu.i_tv80_core.A[8]
.sym 28425 core.cpu.i_tv80_core.A[9]
.sym 28426 clk
.sym 28427 $abc$77013$auto$memory_bram.cc:837:replace_cell$31988
.sym 28428 $undef
.sym 28429 $undef
.sym 28430 $undef
.sym 28431 $undef
.sym 28432 $undef
.sym 28433 $undef
.sym 28434 $undef
.sym 28435 $undef
.sym 28436 $true$2
.sym 28503 $abc$77013$auto$wreduce.cc:455:run$31618[2]
.sym 28504 $abc$77013$auto$wreduce.cc:455:run$31618[3]
.sym 28505 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71793[3]_new_
.sym 28506 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71765[4]_new_inv_
.sym 28507 core.uart0.uart0.Bit_Phase[2]
.sym 28508 core.uart0.uart0.Bit_Phase[3]
.sym 28607 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63912
.sym 28610 core.cpu.i_tv80_core.XY_Ind
.sym 28706 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63608
.sym 28707 $abc$77013$new_n4322_
.sym 28709 $abc$77013$new_n4321_
.sym 28711 core.i2c0.master.data_read[5]
.sym 28808 core.i2c0.reg_data_wr[4]
.sym 28809 core.i2c0.reg_data_wr[1]
.sym 28812 core.i2c0.reg_data_wr[7]
.sym 28813 core.i2c0.reg_data_wr[5]
.sym 28814 core.i2c0.reg_data_wr[3]
.sym 28910 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$57977[0]_new_inv_
.sym 28911 $abc$77013$techmap$techmap\core.i2c0.$procmux$1931.$and$/usr/bin/../share/yosys/techmap.v:434$32956_Y[6]_new_
.sym 28913 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$58010[0]_new_inv_
.sym 28914 core.i2c0.reg_command[5]
.sym 29013 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$57977[1]_new_inv_
.sym 29014 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$58010[1]_new_inv_
.sym 29016 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$57986[1]_new_inv_
.sym 29018 core.i2c0.master.stop
.sym 29113 core.i2c0.reg_clockdiv[1]
.sym 29116 core.i2c0.reg_clockdiv[5]
.sym 29117 core.i2c0.reg_clockdiv[4]
.sym 29118 core.i2c0.reg_clockdiv[2]
.sym 29119 core.i2c0.reg_clockdiv[0]
.sym 29120 core.i2c0.reg_clockdiv[6]
.sym 29320 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$71782
.sym 29321 $abc$77013$techmap\core.i2c0.i2c_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[0]
.sym 29323 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$38716[2]_new_inv_
.sym 29697 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65479
.sym 29698 LED_R$2
.sym 29834 core.cpu.i_tv80_core.A[2]
.sym 29835 $false
.sym 29836 $false
.sym 29837 $false
.sym 29840 core.cpu.i_tv80_core.A[4]
.sym 29841 $false
.sym 29842 $false
.sym 29843 $false
.sym 29846 core.cpu.i_tv80_core.A[0]
.sym 29847 $false
.sym 29848 $false
.sym 29849 $false
.sym 29870 core.cpu.i_tv80_core.i_reg.DOAH[0]
.sym 29871 $false
.sym 29872 $false
.sym 29873 $false
.sym 29874 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408$2
.sym 29875 clk
.sym 29876 $false
.sym 29997 core.cpu.i_tv80_core.A[10]
.sym 29998 $false
.sym 29999 $false
.sym 30000 $false
.sym 30015 core.cpu.i_tv80_core.A[12]
.sym 30016 $false
.sym 30017 $false
.sym 30018 $false
.sym 30027 core.cpu.i_tv80_core.i_reg.DIH[3]
.sym 30028 $false
.sym 30029 $false
.sym 30030 $false
.sym 30033 core.cpu.i_tv80_core.i_reg.DIH[6]
.sym 30034 $false
.sym 30035 $false
.sym 30036 $false
.sym 30037 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75059
.sym 30038 clk
.sym 30039 $false
.sym 30040 $abc$77013$auto$alumacc.cc:491:replace_alu$31825[15]
.sym 30041 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[5]_new_inv_
.sym 30042 $abc$77013$new_n2495_
.sym 30043 $abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[9]
.sym 30045 core.cpu.i_tv80_core.i_reg.RegsL[3][6]
.sym 30047 core.cpu.i_tv80_core.i_reg.RegsL[3][7]
.sym 30114 core.cpu.i_tv80_core.i_reg.RegsH[3][5]
.sym 30115 $abc$77013$auto$rtlil.cc:1862:And$32516_new_
.sym 30116 $abc$77013$auto$rtlil.cc:1862:And$32540_new_
.sym 30117 core.cpu.i_tv80_core.i_reg.RegsH[6][5]
.sym 30120 $abc$77013$auto$rtlil.cc:1862:And$32492_new_
.sym 30121 core.cpu.i_tv80_core.i_reg.RegsH[0][5]
.sym 30122 $abc$77013$auto$rtlil.cc:1862:And$32546_new_
.sym 30123 core.cpu.i_tv80_core.i_reg.RegsH[7][5]
.sym 30126 core.cpu.i_tv80_core.i_reg.RegsH[7][5]
.sym 30127 core.cpu.i_tv80_core.i_reg.RegsH[6][5]
.sym 30128 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 30129 $abc$77013$new_n4519_
.sym 30132 core.cpu.i_tv80_core.i_reg.RegsH[3][5]
.sym 30133 core.cpu.i_tv80_core.i_reg.RegsH[2][5]
.sym 30134 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 30135 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 30138 core.cpu.i_tv80_core.i_reg.RegsH[6][5]
.sym 30139 core.cpu.i_tv80_core.i_reg.RegsH[2][5]
.sym 30140 core.cpu.i_tv80_core.RegAddrC[0]
.sym 30141 core.cpu.i_tv80_core.RegAddrC[2]
.sym 30144 core.cpu.i_tv80_core.i_reg.RegsH[2][5]
.sym 30145 $abc$77013$auto$rtlil.cc:1862:And$32510_new_
.sym 30146 $abc$77013$new_n1680_
.sym 30147 $abc$77013$new_n1681_
.sym 30150 core.cpu.i_tv80_core.i_reg.DIL[6]
.sym 30151 $false
.sym 30152 $false
.sym 30153 $false
.sym 30160 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75443
.sym 30161 clk
.sym 30162 $false
.sym 30163 $abc$77013$new_n4531_
.sym 30164 $abc$77013$new_n1670_
.sym 30165 $abc$77013$new_n3167_
.sym 30166 $abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[13]
.sym 30167 $abc$77013$new_n4530_
.sym 30168 $abc$77013$new_n1669_
.sym 30169 core.cpu.i_tv80_core.i_reg.RegsH[1][5]
.sym 30170 core.cpu.i_tv80_core.i_reg.RegsH[1][6]
.sym 30237 core.cpu.i_tv80_core.i_reg.RegsH[5][6]
.sym 30238 core.cpu.i_tv80_core.i_reg.RegsH[4][6]
.sym 30239 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 30240 $abc$77013$new_n4470_
.sym 30243 core.cpu.i_tv80_core.i_reg.RegsH[0][6]
.sym 30244 $abc$77013$auto$rtlil.cc:1862:And$32492_new_
.sym 30245 $abc$77013$new_n1700_
.sym 30246 $false
.sym 30249 core.cpu.i_tv80_core.i_reg.RegsH[1][6]
.sym 30250 core.cpu.i_tv80_core.i_reg.RegsH[0][6]
.sym 30251 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 30252 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 30255 $abc$77013$auto$rtlil.cc:1862:And$32526_new_
.sym 30256 core.cpu.i_tv80_core.i_reg.RegsH[4][6]
.sym 30257 $abc$77013$auto$rtlil.cc:1862:And$32540_new_
.sym 30258 core.cpu.i_tv80_core.i_reg.RegsH[6][6]
.sym 30261 core.cpu.i_tv80_core.i_reg.RegsH[0][6]
.sym 30262 core.cpu.i_tv80_core.i_reg.RegsH[4][6]
.sym 30263 core.cpu.i_tv80_core.RegAddrC[0]
.sym 30264 $abc$77013$new_n4309_
.sym 30267 core.cpu.i_tv80_core.i_reg.RegsH[1][6]
.sym 30268 core.cpu.i_tv80_core.i_reg.RegsH[5][6]
.sym 30269 core.cpu.i_tv80_core.RegAddrC[0]
.sym 30270 core.cpu.i_tv80_core.RegAddrC[2]
.sym 30273 $abc$77013$auto$rtlil.cc:1862:And$32500_new_
.sym 30274 core.cpu.i_tv80_core.i_reg.RegsH[1][6]
.sym 30275 $abc$77013$auto$rtlil.cc:1862:And$32546_new_
.sym 30276 core.cpu.i_tv80_core.i_reg.RegsH[7][6]
.sym 30279 core.cpu.i_tv80_core.i_reg.DIL[7]
.sym 30280 $false
.sym 30281 $false
.sym 30282 $false
.sym 30283 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75251
.sym 30284 clk
.sym 30285 $false
.sym 30287 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[7]_new_inv_
.sym 30288 $abc$77013$new_n3166_
.sym 30289 core.cpu.i_tv80_core.i_reg.RegsH[5][5]
.sym 30291 core.cpu.i_tv80_core.i_reg.RegsH[5][0]
.sym 30293 core.cpu.i_tv80_core.i_reg.RegsH[5][6]
.sym 30360 core.cpu.i_tv80_core.i_reg.RegsH[3][6]
.sym 30361 $abc$77013$auto$rtlil.cc:1862:And$32516_new_
.sym 30362 $abc$77013$auto$rtlil.cc:1862:And$32532_new_
.sym 30363 core.cpu.i_tv80_core.i_reg.RegsH[5][6]
.sym 30366 core.cpu.i_tv80_core.i_reg.RegsH[7][6]
.sym 30367 core.cpu.i_tv80_core.i_reg.RegsH[3][6]
.sym 30368 core.cpu.i_tv80_core.RegAddrC[2]
.sym 30369 core.cpu.i_tv80_core.RegAddrC[0]
.sym 30372 $abc$77013$new_n2512_
.sym 30373 $abc$77013$new_n2513_
.sym 30374 $abc$77013$new_n4310_
.sym 30375 core.cpu.i_tv80_core.RegAddrC[1]
.sym 30378 $abc$77013$new_n4487_
.sym 30379 $abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIL[7:0][5]_new_
.sym 30380 $abc$77013$new_n1479_
.sym 30381 $false
.sym 30384 $abc$77013$new_n4025_
.sym 30385 $abc$77013$new_n4026_
.sym 30386 $abc$77013$new_n4471_
.sym 30387 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_
.sym 30390 core.cpu.i_tv80_core.i_reg.RegsH[3][6]
.sym 30391 core.cpu.i_tv80_core.i_reg.RegsH[2][6]
.sym 30392 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 30393 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 30396 core.cpu.i_tv80_core.i_reg.RegsH[2][6]
.sym 30397 $abc$77013$auto$rtlil.cc:1862:And$32510_new_
.sym 30398 $abc$77013$new_n1702_
.sym 30399 $abc$77013$new_n1703_
.sym 30402 core.cpu.i_tv80_core.i_reg.DIL[1]
.sym 30403 $false
.sym 30404 $false
.sym 30405 $false
.sym 30406 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$74191
.sym 30407 clk
.sym 30408 $false
.sym 30409 $abc$77013$core.cpu.i_tv80_core.i_reg.DOBL[1]_new_inv_
.sym 30410 $abc$77013$new_n3682_
.sym 30411 $abc$77013$new_n1601_
.sym 30412 core.cpu.i_tv80_core.i_reg.DOAL[1]
.sym 30413 $abc$77013$new_n1600_
.sym 30414 $abc$77013$new_n1599_
.sym 30415 $abc$77013$new_n3681_
.sym 30416 core.cpu.i_tv80_core.i_reg.RegsL[1][1]
.sym 30483 core.cpu.i_tv80_core.i_reg.RegsL[0][1]
.sym 30484 $abc$77013$auto$rtlil.cc:1862:And$32492_new_
.sym 30485 $abc$77013$auto$rtlil.cc:1862:And$32526_new_
.sym 30486 core.cpu.i_tv80_core.i_reg.RegsL[4][1]
.sym 30489 $abc$77013$new_n3036_
.sym 30490 $abc$77013$new_n3037_
.sym 30491 $abc$77013$new_n4387_
.sym 30492 core.cpu.i_tv80_core.RegAddrC[1]
.sym 30495 core.cpu.i_tv80_core.i_reg.RegsL[0][1]
.sym 30496 core.cpu.i_tv80_core.i_reg.RegsL[4][1]
.sym 30497 core.cpu.i_tv80_core.RegAddrC[0]
.sym 30498 $abc$77013$new_n4386_
.sym 30501 core.cpu.i_tv80_core.i_reg.RegsL[6][1]
.sym 30502 core.cpu.i_tv80_core.i_reg.RegsL[2][1]
.sym 30503 core.cpu.i_tv80_core.RegAddrC[0]
.sym 30504 core.cpu.i_tv80_core.RegAddrC[2]
.sym 30507 $abc$77013$new_n4481_
.sym 30508 $abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIL[7:0][2]_new_
.sym 30509 $abc$77013$new_n1479_
.sym 30510 $false
.sym 30513 core.cpu.i_tv80_core.i_reg.RegsL[5][1]
.sym 30514 core.cpu.i_tv80_core.i_reg.RegsL[4][1]
.sym 30515 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 30516 $abc$77013$new_n4478_
.sym 30519 core.cpu.i_tv80_core.i_reg.RegsL[7][1]
.sym 30520 core.cpu.i_tv80_core.i_reg.RegsL[3][1]
.sym 30521 core.cpu.i_tv80_core.RegAddrC[2]
.sym 30522 core.cpu.i_tv80_core.RegAddrC[0]
.sym 30525 core.cpu.i_tv80_core.i_reg.DIL[1]
.sym 30526 $false
.sym 30527 $false
.sym 30528 $false
.sym 30529 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75587
.sym 30530 clk
.sym 30531 $false
.sym 30535 $abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[15]
.sym 30536 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75347
.sym 30537 core.cpu.i_tv80_core.i_reg.RegsL[6][0]
.sym 30539 core.cpu.i_tv80_core.i_reg.RegsL[6][1]
.sym 30606 $abc$77013$new_n1499_
.sym 30607 $abc$77013$new_n1500_
.sym 30608 $abc$77013$new_n1501_
.sym 30609 $abc$77013$new_n1502_
.sym 30612 $abc$77013$auto$rtlil.cc:1862:And$32510_new_
.sym 30613 $abc$77013$techmap\core.cpu.i_tv80_core.i_reg.$0$memwr$\RegsL$./import/tv80/rtl/core/tv80_reg.v:52$567_EN[7:0]$574[7]_new_
.sym 30614 $false
.sym 30615 $false
.sym 30618 core.cpu.i_tv80_core.i_reg.RegsL[3][0]
.sym 30619 $abc$77013$auto$rtlil.cc:1862:And$32516_new_
.sym 30620 $abc$77013$auto$rtlil.cc:1862:And$32546_new_
.sym 30621 core.cpu.i_tv80_core.i_reg.RegsL[7][0]
.sym 30624 core.cpu.i_tv80_core.i_reg.RegsL[0][0]
.sym 30625 $abc$77013$auto$rtlil.cc:1862:And$32492_new_
.sym 30626 $abc$77013$auto$rtlil.cc:1862:And$32500_new_
.sym 30627 core.cpu.i_tv80_core.i_reg.RegsL[1][0]
.sym 30630 core.cpu.i_tv80_core.i_reg.RegsL[2][0]
.sym 30631 $abc$77013$auto$rtlil.cc:1862:And$32510_new_
.sym 30632 $abc$77013$auto$rtlil.cc:1862:And$32532_new_
.sym 30633 core.cpu.i_tv80_core.i_reg.RegsL[5][0]
.sym 30636 $abc$77013$auto$rtlil.cc:1862:And$32526_new_
.sym 30637 core.cpu.i_tv80_core.i_reg.RegsL[4][0]
.sym 30638 $abc$77013$auto$rtlil.cc:1862:And$32540_new_
.sym 30639 core.cpu.i_tv80_core.i_reg.RegsL[6][0]
.sym 30642 core.cpu.i_tv80_core.i_reg.DIL[0]
.sym 30643 $false
.sym 30644 $false
.sym 30645 $false
.sym 30648 core.cpu.i_tv80_core.i_reg.DIL[6]
.sym 30649 $false
.sym 30650 $false
.sym 30651 $false
.sym 30652 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75251
.sym 30653 clk
.sym 30654 $false
.sym 30656 $abc$77013$core.cpu.i_tv80_core.i_reg.DOBL[0]_new_inv_
.sym 30660 $abc$77013$new_n3672_
.sym 30661 core.cpu.i_tv80_core.i_reg.RegsL[5][1]
.sym 30729 core.cpu.i_tv80_core.i_reg.RegsL[6][0]
.sym 30730 core.cpu.i_tv80_core.i_reg.RegsL[2][0]
.sym 30731 core.cpu.i_tv80_core.RegAddrC[0]
.sym 30732 core.cpu.i_tv80_core.RegAddrC[2]
.sym 30735 $abc$77013$auto$memory_bram.cc:922:replace_cell$32199[0]
.sym 30736 $abc$77013$auto$memory_bram.cc:960:replace_cell$32024
.sym 30737 $abc$77013$auto$memory_bram.cc:960:replace_cell$32003
.sym 30738 $abc$77013$auto$memory_bram.cc:922:replace_cell$32178[0]
.sym 30741 core.cpu.i_tv80_core.i_reg.RegsL[5][0]
.sym 30742 core.cpu.i_tv80_core.i_reg.RegsL[4][0]
.sym 30743 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 30744 $abc$77013$new_n4474_
.sym 30747 core.cpu.i_tv80_core.i_reg.RegsL[0][0]
.sym 30748 core.cpu.i_tv80_core.i_reg.RegsL[4][0]
.sym 30749 core.cpu.i_tv80_core.RegAddrC[0]
.sym 30750 $abc$77013$new_n4380_
.sym 30753 core.cpu.i_tv80_core.i_reg.RegsL[1][0]
.sym 30754 core.cpu.i_tv80_core.i_reg.RegsL[0][0]
.sym 30755 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 30756 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 30759 $abc$77013$new_n3014_
.sym 30760 $abc$77013$new_n3015_
.sym 30761 $abc$77013$new_n4381_
.sym 30762 core.cpu.i_tv80_core.RegAddrC[1]
.sym 30765 $abc$77013$auto$memory_bram.cc:922:replace_cell$32199[1]
.sym 30766 $abc$77013$auto$memory_bram.cc:960:replace_cell$32024
.sym 30767 $abc$77013$auto$memory_bram.cc:960:replace_cell$32003
.sym 30768 $abc$77013$auto$memory_bram.cc:922:replace_cell$32178[1]
.sym 30771 core.cpu.i_tv80_core.i_reg.DIL[0]
.sym 30772 $false
.sym 30773 $false
.sym 30774 $false
.sym 30775 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$74191
.sym 30776 clk
.sym 30777 $false
.sym 30858 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4537_Y[4]
.sym 30859 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4537_Y[3]
.sym 30860 core.reset_n
.sym 30861 $false
.sym 30864 $false
.sym 30865 core.spi0.master.bit_count[2]
.sym 30866 $false
.sym 30867 $auto$alumacc.cc:474:replace_alu$31898.C[2]
.sym 30870 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4537_Y[3]
.sym 30871 $false
.sym 30872 $false
.sym 30873 $false
.sym 30876 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4537_Y[4]
.sym 30877 $false
.sym 30878 $false
.sym 30879 $false
.sym 30898 $true
.sym 30899 clk
.sym 30900 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 30901 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3864_Y[7]_new_inv_
.sym 30902 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3864_Y[2]_new_inv_
.sym 30903 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3867_Y[7]_new_
.sym 30904 $abc$77013$new_n3559_
.sym 30905 $abc$77013$new_n3561_
.sym 30906 $abc$77013$new_n3581_
.sym 30907 core.cpu.i_tv80_core.SP[7]
.sym 30975 $abc$77013$new_n1841_
.sym 30976 core.cpu.i_tv80_core.A[7]
.sym 30977 $false
.sym 30978 $false
.sym 30981 $abc$77013$new_n3173_
.sym 30982 $abc$77013$new_n3156_
.sym 30983 $abc$77013$new_n3155_
.sym 30984 core.reset_n
.sym 30987 core.cpu.i_tv80_core.SP[0]
.sym 30988 core.cpu.i_tv80_core.SP16[0]
.sym 30989 $abc$77013$core.cpu.i_tv80_core.LDSPHL_new_
.sym 30990 $abc$77013$new_n3463_
.sym 30993 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4537_Y[4]
.sym 30994 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4537_Y[3]
.sym 30995 core.reset_n
.sym 30996 $false
.sym 31011 $abc$77013$auto$memory_bram.cc:960:replace_cell$32024
.sym 31012 $abc$77013$auto$memory_bram.cc:922:replace_cell$32015[0]
.sym 31013 $abc$77013$auto$memory_bram.cc:960:replace_cell$32003
.sym 31014 $abc$77013$auto$memory_bram.cc:922:replace_cell$31994[0]
.sym 31017 $abc$77013$new_n3173_
.sym 31018 $abc$77013$new_n3156_
.sym 31019 $abc$77013$new_n3155_
.sym 31020 $false
.sym 31021 $true
.sym 31022 clk
.sym 31023 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 31024 core.cpu.i_tv80_core.SP16_A[5]
.sym 31025 core.cpu.i_tv80_core.SP16_A[6]
.sym 31026 core.cpu.i_tv80_core.SP16_A[7]
.sym 31027 core.cpu.i_tv80_core.SP16_B[0]
.sym 31028 core.cpu.i_tv80_core.SP16_A[2]
.sym 31029 core.cpu.i_tv80_core.SP16_A[4]
.sym 31030 $abc$77013$new_n4017_
.sym 31031 $abc$77013$new_n3508_
.sym 31098 $abc$77013$core.cpu.i_tv80_core.LDSPHL_new_
.sym 31099 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[5]_new_inv_
.sym 31100 $abc$77013$new_n3573_
.sym 31101 $false
.sym 31104 core.cpu.i_tv80_core.SP[5]
.sym 31105 core.cpu.i_tv80_core.SP16[5]
.sym 31106 $abc$77013$core.cpu.i_tv80_core.LDSPHL_new_
.sym 31107 $abc$77013$new_n3463_
.sym 31110 core.cpu.i_tv80_core.SP[0]
.sym 31111 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[0]_new_inv_
.sym 31112 core.cpu.i_tv80_core.tstate[3]
.sym 31113 $false
.sym 31116 $false
.sym 31117 core.cpu.i_tv80_core.SP16_A[0]
.sym 31118 core.cpu.i_tv80_core.SP16_B[0]
.sym 31119 $false
.sym 31122 core.cpu.i_tv80_core.PC[5]
.sym 31123 core.cpu.i_tv80_core.TmpAddr[5]
.sym 31124 core.cpu.i_tv80_core.XY_Ind
.sym 31125 $false
.sym 31128 $abc$77013$auto$simplemap.cc:309:simplemap_lut$34321_new_
.sym 31129 core.cpu.i_tv80_core.SP[5]
.sym 31130 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[5]_new_inv_
.sym 31131 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31296_new_
.sym 31134 core.cpu.i_tv80_core.SP[1]
.sym 31135 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[1]_new_inv_
.sym 31136 core.cpu.i_tv80_core.tstate[3]
.sym 31137 $false
.sym 31140 $abc$77013$auto$simplemap.cc:309:simplemap_lut$34321_new_
.sym 31141 core.cpu.i_tv80_core.SP[6]
.sym 31142 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[6]_new_inv_
.sym 31143 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31296_new_
.sym 31147 $abc$77013$new_n4021_
.sym 31148 core.cpu.i_tv80_core.SP16_A[13]
.sym 31149 $abc$77013$new_n3981_
.sym 31150 core.cpu.i_tv80_core.SP16_A[9]
.sym 31151 core.cpu.i_tv80_core.SP16_A[12]
.sym 31152 core.cpu.i_tv80_core.SP16_A[11]
.sym 31153 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:870$1307_Y
.sym 31154 $abc$77013$new_n3326_
.sym 31227 $abc$77013$new_n2300_
.sym 31228 $abc$77013$new_n2321_
.sym 31229 core.cpu.i_tv80_core.A[12]
.sym 31230 $abc$77013$new_n1841_
.sym 31233 $abc$77013$auto$simplemap.cc:309:simplemap_lut$34321_new_
.sym 31234 core.cpu.i_tv80_core.SP[4]
.sym 31235 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[4]_new_inv_
.sym 31236 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31296_new_
.sym 31239 $abc$77013$new_n2271_
.sym 31240 $abc$77013$new_n2298_
.sym 31241 core.cpu.i_tv80_core.A[11]
.sym 31242 $abc$77013$new_n1841_
.sym 31245 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4537_Y[3]
.sym 31246 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4537_Y[4]
.sym 31247 core.reset_n
.sym 31248 $false
.sym 31251 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[4]_new_inv_
.sym 31252 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4524_Y[4]_new_inv_
.sym 31253 $abc$77013$new_n2297_
.sym 31254 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 31257 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4537_Y[3]
.sym 31258 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4537_Y[4]
.sym 31259 core.reset_n
.sym 31260 $false
.sym 31263 $abc$77013$auto$rtlil.cc:1874:Eq$32033
.sym 31264 $false
.sym 31265 $false
.sym 31266 $false
.sym 31267 $true
.sym 31268 clk
.sym 31269 $false
.sym 31270 $abc$77013$new_n3489_
.sym 31271 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3946_Y[6]_new_inv_
.sym 31272 $abc$77013$new_n4259_
.sym 31273 $abc$77013$new_n2283_
.sym 31274 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:671$1243_Y_new_
.sym 31275 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$and$/usr/bin/../share/yosys/techmap.v:434$32955_Y[3]_new_
.sym 31276 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3946_Y[5]_new_inv_
.sym 31277 $abc$77013$new_n3485_
.sym 31344 $abc$77013$auto$simplemap.cc:309:simplemap_lut$34321_new_
.sym 31345 core.cpu.i_tv80_core.SP[0]
.sym 31346 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_
.sym 31347 core.cpu.i_tv80_core.PC[0]
.sym 31350 core.cpu.i_tv80_core.SP[1]
.sym 31351 core.cpu.i_tv80_core.SP16[1]
.sym 31352 $abc$77013$core.cpu.i_tv80_core.LDSPHL_new_
.sym 31353 $abc$77013$new_n3463_
.sym 31356 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 31357 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:671$1243_Y_new_
.sym 31358 core.cpu.i_tv80_core.SP16[13]
.sym 31359 $false
.sym 31362 $abc$77013$auto$memory_bram.cc:922:replace_cell$31994[1]
.sym 31363 $abc$77013$auto$memory_bram.cc:960:replace_cell$32003
.sym 31364 $abc$77013$new_n2588_
.sym 31365 $false
.sym 31368 core.cpu.i_tv80_core.BTR_r
.sym 31369 core.cpu.di_reg[2]
.sym 31370 $abc$77013$new_n2408_
.sym 31371 $false
.sym 31374 $abc$77013$auto$memory_bram.cc:960:replace_cell$32045
.sym 31375 $abc$77013$auto$memory_bram.cc:922:replace_cell$32036[1]
.sym 31376 $abc$77013$auto$memory_bram.cc:960:replace_cell$32024
.sym 31377 $abc$77013$auto$memory_bram.cc:922:replace_cell$32015[1]
.sym 31380 core.cpu.i_tv80_core.SP[1]
.sym 31381 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3864_Y[1]_new_inv_
.sym 31382 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 31383 $false
.sym 31386 $abc$77013$core.cpu.i_tv80_core.LDSPHL_new_
.sym 31387 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[1]_new_inv_
.sym 31388 $abc$77013$new_n3557_
.sym 31389 $false
.sym 31393 $abc$77013$new_n3323_
.sym 31394 $abc$77013$new_n3084_
.sym 31395 $abc$77013$new_n3335_
.sym 31396 $abc$77013$new_n3063_
.sym 31397 $abc$77013$new_n2457_
.sym 31398 $abc$77013$new_n3329_
.sym 31399 $abc$77013$new_n3338_
.sym 31400 $abc$77013$new_n3517_
.sym 31467 core.cpu.i_tv80_core.TmpAddr[15]
.sym 31468 $abc$77013$new_n3323_
.sym 31469 $abc$77013$new_n3347_
.sym 31470 $false
.sym 31473 $abc$77013$auto$memory_bram.cc:922:replace_cell$32036[0]
.sym 31474 $abc$77013$auto$memory_bram.cc:960:replace_cell$32045
.sym 31475 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$57846_new_inv_
.sym 31476 $false
.sym 31479 $abc$77013$new_n3511_
.sym 31480 core.cpu.i_tv80_core.TmpAddr[3]
.sym 31481 $abc$77013$new_n3323_
.sym 31482 $false
.sym 31485 core.cpu.i_tv80_core.TmpAddr[0]
.sym 31486 $abc$77013$new_n3323_
.sym 31487 $abc$77013$new_n3502_
.sym 31488 $false
.sym 31491 core.cpu.i_tv80_core.TmpAddr[12]
.sym 31492 $abc$77013$new_n3323_
.sym 31493 $abc$77013$new_n3338_
.sym 31494 $false
.sym 31497 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4112_Y[5]_new_inv_
.sym 31498 core.cpu.di_reg[5]
.sym 31499 $abc$77013$new_n4575_
.sym 31500 $false
.sym 31503 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4112_Y[7]_new_inv_
.sym 31504 core.cpu.di_reg[7]
.sym 31505 $abc$77013$new_n4575_
.sym 31506 $false
.sym 31509 core.cpu.di_reg[0]
.sym 31510 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3931_Y[0]_new_inv_
.sym 31511 $abc$77013$new_n4453_
.sym 31512 $false
.sym 31513 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 31514 clk
.sym 31515 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 31516 $abc$77013$new_n2537_
.sym 31517 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4112_Y[3]_new_inv_
.sym 31518 $abc$77013$new_n3458_
.sym 31519 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3971_Y[7]_new_inv_
.sym 31520 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$ternary$/usr/bin/../share/yosys/techmap.v:445$32952_Y[7]_new_inv_
.sym 31521 $abc$77013$new_n2523_
.sym 31522 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4527_Y[7]_new_inv_
.sym 31523 core.cpu.i_tv80_core.A[15]
.sym 31590 core.cpu.di_reg[7]
.sym 31591 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3971_Y[7]_new_inv_
.sym 31592 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 31593 $false
.sym 31596 $abc$77013$new_n2535_
.sym 31597 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[7]_new_inv_
.sym 31598 $abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_
.sym 31599 $false
.sym 31608 $abc$77013$new_n2294_
.sym 31609 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4333_Y[3]_new_
.sym 31610 $abc$77013$new_n3085_
.sym 31611 $false
.sym 31614 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[3]_new_inv_
.sym 31615 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4339_Y[3]_new_inv_
.sym 31616 $abc$77013$new_n2297_
.sym 31617 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 31620 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3828_Y[1]
.sym 31621 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][2]_new_inv_
.sym 31622 $abc$77013$new_n2100_
.sym 31623 $false
.sym 31626 $abc$77013$new_n3517_
.sym 31627 core.cpu.i_tv80_core.TmpAddr[5]
.sym 31628 $abc$77013$new_n3323_
.sym 31629 $false
.sym 31632 core.cpu.i_tv80_core.PC16[10]
.sym 31633 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3976_Y[2]_new_
.sym 31634 $abc$77013$new_n4426_
.sym 31635 $false
.sym 31636 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65479$2
.sym 31637 clk
.sym 31638 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 31639 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3931_Y[2]_new_inv_
.sym 31640 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4112_Y[0]_new_inv_
.sym 31641 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4112_Y[2]_new_inv_
.sym 31642 $abc$77013$new_n3895_
.sym 31643 core.cpu.i_tv80_core.TmpAddr[11]
.sym 31644 core.cpu.i_tv80_core.TmpAddr[2]
.sym 31645 core.cpu.i_tv80_core.TmpAddr[8]
.sym 31646 core.cpu.i_tv80_core.TmpAddr[10]
.sym 31713 $abc$77013$new_n2296_
.sym 31714 core.cpu.i_tv80_core.TmpAddr[9]
.sym 31715 $false
.sym 31716 $false
.sym 31719 $abc$77013$new_n3428_
.sym 31720 $abc$77013$new_n2458_
.sym 31721 $false
.sym 31722 $false
.sym 31725 $abc$77013$new_n2294_
.sym 31726 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4518_Y[1]_new_
.sym 31727 $abc$77013$new_n2458_
.sym 31728 $false
.sym 31731 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$and$/usr/bin/../share/yosys/techmap.v:434$32957_Y[1]_new_
.sym 31732 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$and$/usr/bin/../share/yosys/techmap.v:434$32953_Y[1]_new_
.sym 31733 $abc$77013$new_n2456_
.sym 31734 $false
.sym 31737 core.cpu.i_tv80_core.TmpAddr[9]
.sym 31738 $abc$77013$new_n3323_
.sym 31739 $abc$77013$new_n3329_
.sym 31740 $false
.sym 31743 core.cpu.i_tv80_core.PC[9]
.sym 31744 core.cpu.i_tv80_core.I[1]
.sym 31745 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 31746 $abc$77013$new_n2294_
.sym 31749 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 31750 core.cpu.di_reg[1]
.sym 31751 $false
.sym 31752 $false
.sym 31755 $abc$77013$new_n2446_
.sym 31756 $abc$77013$new_n2457_
.sym 31757 core.cpu.i_tv80_core.I[1]
.sym 31758 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 31762 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[9]
.sym 31763 $abc$77013$new_n2442_
.sym 31764 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[8]
.sym 31765 $abc$77013$new_n2420_
.sym 31766 $abc$77013$new_n2438_
.sym 31767 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3976_Y[0]_new_
.sym 31768 core.cpu.i_tv80_core.A[8]
.sym 31769 core.cpu.i_tv80_core.A[9]
.sym 31836 $abc$77013$auto$memory_bram.cc:922:replace_cell$32220[0]
.sym 31837 $abc$77013$auto$memory_bram.cc:960:replace_cell$32045
.sym 31838 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$58945_new_inv_
.sym 31839 $false
.sym 31842 $abc$77013$new_n3054_
.sym 31843 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39818_new_
.sym 31844 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$and$/usr/bin/../share/yosys/techmap.v:434$32953_Y[2]_new_
.sym 31845 $false
.sym 31848 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[2]_new_inv_
.sym 31849 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31296_new_
.sym 31850 $abc$77013$new_n2304_
.sym 31851 core.cpu.di_reg[2]
.sym 31854 $abc$77013$auto$wreduce.cc:455:run$31566[3]
.sym 31855 core.cpu.i_tv80_core.TmpAddr[3]
.sym 31856 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 31857 $abc$77013$core.cpu.i_tv80_core.Inc_WZ_new_
.sym 31860 $abc$77013$new_n3061_
.sym 31861 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[2]_new_inv_
.sym 31862 $abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_
.sym 31863 $false
.sym 31866 $abc$77013$new_n2461_
.sym 31867 $abc$77013$new_n1841_
.sym 31868 $false
.sym 31869 $false
.sym 31872 core.cpu.i_tv80_core.PC[2]
.sym 31873 core.cpu.i_tv80_core.TmpAddr[2]
.sym 31874 core.cpu.i_tv80_core.XY_Ind
.sym 31875 $false
.sym 31878 $abc$77013$new_n3052_
.sym 31879 $abc$77013$new_n3062_
.sym 31880 $abc$77013$new_n3063_
.sym 31881 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 31888 $abc$77013$auto$alumacc.cc:491:replace_alu$31820[15]
.sym 31889 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 31891 core.cpu.i_tv80_core.tstate[3]
.sym 31892 core.cpu.i_tv80_core.tstate[2]
.sym 31959 $abc$77013$new_n1841_
.sym 31960 core.cpu.i_tv80_core.A[4]
.sym 31961 $false
.sym 31962 $false
.sym 31965 $abc$77013$new_n3109_
.sym 31966 $abc$77013$new_n3092_
.sym 31967 $abc$77013$new_n3091_
.sym 31968 core.reset_n
.sym 31971 $abc$77013$new_n1841_
.sym 31972 core.cpu.i_tv80_core.A[3]
.sym 31973 $false
.sym 31974 $false
.sym 31977 $abc$77013$new_n3088_
.sym 31978 $abc$77013$new_n1841_
.sym 31979 $false
.sym 31980 $false
.sym 31983 $abc$77013$new_n3087_
.sym 31984 $abc$77013$new_n3070_
.sym 31985 $abc$77013$new_n3069_
.sym 31986 core.reset_n
.sym 31989 $abc$77013$auto$memory_bram.cc:922:replace_cell$32220[1]
.sym 31990 $abc$77013$auto$memory_bram.cc:960:replace_cell$32045
.sym 31991 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$58941_new_inv_
.sym 31992 $false
.sym 31995 $abc$77013$new_n3109_
.sym 31996 $abc$77013$new_n3092_
.sym 31997 $abc$77013$new_n3091_
.sym 31998 $false
.sym 32001 $abc$77013$new_n3087_
.sym 32002 $abc$77013$new_n3070_
.sym 32003 $abc$77013$new_n3069_
.sym 32004 $false
.sym 32005 $true
.sym 32006 clk
.sym 32007 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 32011 core.cpu.i_tv80_core.tstate[1]
.sym 32014 core.cpu.i_tv80_core.tstate[0]
.sym 32131 $abc$77013$new_n1827_
.sym 32132 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63131
.sym 32133 $abc$77013$new_n2030_
.sym 32134 $abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_
.sym 32135 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:511$1217_Y_new_
.sym 32136 core.cpu.i_tv80_core.XY_State[1]
.sym 32138 core.cpu.i_tv80_core.XY_State[0]
.sym 32167 $true
.sym 32204 core.uart0.uart0.Bit_Phase[0]$2
.sym 32205 $false
.sym 32206 core.uart0.uart0.Bit_Phase[0]
.sym 32207 $false
.sym 32208 $false
.sym 32210 $auto$alumacc.cc:474:replace_alu$31904.C[2]
.sym 32212 $false
.sym 32213 core.uart0.uart0.Bit_Phase[1]
.sym 32216 $auto$alumacc.cc:474:replace_alu$31904.C[3]
.sym 32217 $false
.sym 32218 $false
.sym 32219 core.uart0.uart0.Bit_Phase[2]
.sym 32220 $auto$alumacc.cc:474:replace_alu$31904.C[2]
.sym 32223 $false
.sym 32224 $false
.sym 32225 core.uart0.uart0.Bit_Phase[3]
.sym 32226 $auto$alumacc.cc:474:replace_alu$31904.C[3]
.sym 32229 core.uart0.uart0.Bit_Phase[3]
.sym 32230 core.uart0.uart0.Bit_Phase[0]
.sym 32231 core.uart0.uart0.Bit_Phase[1]
.sym 32232 core.uart0.uart0.Bit_Phase[2]
.sym 32235 core.uart0.uart0.Bit_Phase[0]
.sym 32236 core.uart0.uart0.Bit_Phase[3]
.sym 32237 core.uart0.uart0.Bit_Phase[1]
.sym 32238 core.uart0.uart0.Bit_Phase[2]
.sym 32241 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$72787[1]_new_
.sym 32242 $abc$77013$auto$wreduce.cc:455:run$31618[2]
.sym 32243 $false
.sym 32244 $false
.sym 32247 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$72787[1]_new_
.sym 32248 $abc$77013$auto$wreduce.cc:455:run$31618[3]
.sym 32249 $false
.sym 32250 $false
.sym 32251 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$71782
.sym 32252 clk
.sym 32253 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 32254 $abc$77013$new_n1798_
.sym 32255 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$65001[1]_new_inv_
.sym 32256 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$65071[0]_new_inv_
.sym 32257 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65069
.sym 32258 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65479
.sym 32259 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65134
.sym 32260 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$65022[0]_new_inv_
.sym 32261 core.cpu.i_tv80_core.BusAck
.sym 32352 $abc$77013$core.i2c0.write_sel_new_
.sym 32353 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_
.sym 32354 $false
.sym 32355 $false
.sym 32370 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 32371 $false
.sym 32372 $false
.sym 32373 $false
.sym 32374 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65069
.sym 32375 clk
.sym 32376 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 32377 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$65008[5]_new_
.sym 32379 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$65113_new_inv_
.sym 32380 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$67661
.sym 32381 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$67128[1]_new_inv_
.sym 32382 $abc$77013$new_n1786_
.sym 32383 core.cpu.i_tv80_core.ISet[1]
.sym 32384 core.cpu.i_tv80_core.ISet[0]
.sym 32457 $abc$77013$core.i2c0.write_sel_new_
.sym 32458 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_
.sym 32459 $false
.sym 32460 $false
.sym 32463 core.i2c0.reg_clockdiv[5]
.sym 32464 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_
.sym 32465 $abc$77013$new_n4321_
.sym 32466 $abc$77013$core.i2c0.read_sel_new_
.sym 32475 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_
.sym 32476 core.i2c0.master.data_read[5]
.sym 32477 $abc$77013$new_n2685_
.sym 32478 $false
.sym 32487 core.i2c0.master.i2c_sda_in
.sym 32488 $false
.sym 32489 $false
.sym 32490 $false
.sym 32497 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74107
.sym 32498 clk
.sym 32499 $false
.sym 32500 $abc$77013$new_n2627_
.sym 32506 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$and$/usr/bin/../share/yosys/techmap.v:434$42088_Y[2]_new_
.sym 32580 core.cpu.i_tv80_core.do[4]
.sym 32581 $false
.sym 32582 $false
.sym 32583 $false
.sym 32586 core.cpu.i_tv80_core.do[1]
.sym 32587 $false
.sym 32588 $false
.sym 32589 $false
.sym 32604 core.cpu.i_tv80_core.do[7]
.sym 32605 $false
.sym 32606 $false
.sym 32607 $false
.sym 32610 core.cpu.i_tv80_core.do[5]
.sym 32611 $false
.sym 32612 $false
.sym 32613 $false
.sym 32616 core.cpu.i_tv80_core.do[3]
.sym 32617 $false
.sym 32618 $false
.sym 32619 $false
.sym 32620 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63608
.sym 32621 clk
.sym 32622 $false
.sym 32625 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$60853[1]_new_
.sym 32626 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_
.sym 32628 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 32703 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_
.sym 32704 core.i2c0.master.data_read[1]
.sym 32705 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_
.sym 32706 core.i2c0.reg_data_wr[1]
.sym 32709 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_
.sym 32710 core.i2c0.reg_clockdiv[6]
.sym 32711 $false
.sym 32712 $false
.sym 32721 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_
.sym 32722 core.i2c0.master.data_read[4]
.sym 32723 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_
.sym 32724 core.i2c0.reg_data_wr[4]
.sym 32727 core.cpu.i_tv80_core.do[5]
.sym 32728 $false
.sym 32729 $false
.sym 32730 $false
.sym 32743 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63912
.sym 32744 clk
.sym 32745 $false
.sym 32746 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28693.$and$/usr/bin/../share/yosys/techmap.v:434$42194_Y[1]_new_
.sym 32748 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$22\Set_Addr_To[2:0][1]_new_
.sym 32749 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28693.$and$/usr/bin/../share/yosys/techmap.v:434$42187_Y[1]_new_
.sym 32752 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$42\Set_BusB_To[3:0][0]_new_
.sym 32832 core.i2c0.master.restart
.sym 32833 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_
.sym 32834 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_
.sym 32835 core.i2c0.reg_clockdiv[1]
.sym 32838 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_
.sym 32839 core.i2c0.master.ack_sda
.sym 32840 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_
.sym 32841 core.i2c0.reg_clockdiv[4]
.sym 32850 core.i2c0.master.stop
.sym 32851 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_
.sym 32852 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_
.sym 32853 core.i2c0.reg_clockdiv[2]
.sym 32862 core.cpu.i_tv80_core.do[2]
.sym 32863 $false
.sym 32864 $false
.sym 32865 $false
.sym 32866 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63912
.sym 32867 clk
.sym 32868 $false
.sym 32872 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68750
.sym 32875 core.cpu.i_tv80_core.Oldnmi_n
.sym 32943 core.cpu.i_tv80_core.do[1]
.sym 32944 $false
.sym 32945 $false
.sym 32946 $false
.sym 32961 core.cpu.i_tv80_core.do[5]
.sym 32962 $false
.sym 32963 $false
.sym 32964 $false
.sym 32967 core.cpu.i_tv80_core.do[4]
.sym 32968 $false
.sym 32969 $false
.sym 32970 $false
.sym 32973 core.cpu.i_tv80_core.do[2]
.sym 32974 $false
.sym 32975 $false
.sym 32976 $false
.sym 32979 core.cpu.i_tv80_core.do[0]
.sym 32980 $false
.sym 32981 $false
.sym 32982 $false
.sym 32985 core.cpu.i_tv80_core.do[6]
.sym 32986 $false
.sym 32987 $false
.sym 32988 $false
.sym 32989 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63760
.sym 32990 clk
.sym 32991 $false
.sym 33207 core.uart0.uart0.baudout
.sym 33208 core.reset_n
.sym 33209 $false
.sym 33210 $false
.sym 33213 $false
.sym 33214 $false
.sym 33215 core.i2c0.i2c_clk_divider.count[0]
.sym 33216 $false
.sym 33225 core.i2c0.i2c_clk_divider.count[4]
.sym 33226 core.i2c0.reg_clockdiv[4]
.sym 33227 core.i2c0.i2c_clk_divider.count[5]
.sym 33228 core.i2c0.reg_clockdiv[5]
.sym 33559 core.spi0.master.cs
.sym 33585 $abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[5]
.sym 33588 $abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[3]
.sym 33589 $abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[7]
.sym 33590 core.cpu.i_tv80_core.i_reg.RegsH[1][0]
.sym 33621 $true
.sym 33658 $abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[0]$2
.sym 33659 $false
.sym 33660 $abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[0]
.sym 33661 $false
.sym 33662 $false
.sym 33664 $auto$alumacc.cc:474:replace_alu$31823.C[2]
.sym 33666 $false
.sym 33667 $abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[1]
.sym 33670 $auto$alumacc.cc:474:replace_alu$31823.C[3]
.sym 33672 $false
.sym 33673 $abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[2]
.sym 33676 $auto$alumacc.cc:474:replace_alu$31823.C[4]
.sym 33678 $false
.sym 33679 $abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[3]
.sym 33682 $auto$alumacc.cc:474:replace_alu$31823.C[5]
.sym 33684 $false
.sym 33685 $abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[4]
.sym 33688 $auto$alumacc.cc:474:replace_alu$31823.C[6]
.sym 33690 $false
.sym 33691 $abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[5]
.sym 33694 $auto$alumacc.cc:474:replace_alu$31823.C[7]
.sym 33696 $false
.sym 33697 $abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[6]
.sym 33700 $auto$alumacc.cc:474:replace_alu$31823.C[8]
.sym 33702 $false
.sym 33703 $abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[7]
.sym 33713 $abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[11]
.sym 33715 core.cpu.i_tv80_core.i_reg.RegsH[3][5]
.sym 33718 core.cpu.i_tv80_core.i_reg.RegsH[3][6]
.sym 33784 $auto$alumacc.cc:474:replace_alu$31823.C[8]
.sym 33821 $auto$alumacc.cc:474:replace_alu$31823.C[9]
.sym 33823 $false
.sym 33824 $abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[8]
.sym 33827 $auto$alumacc.cc:474:replace_alu$31823.C[10]
.sym 33829 $false
.sym 33830 $abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[9]
.sym 33833 $auto$alumacc.cc:474:replace_alu$31823.C[11]
.sym 33835 $false
.sym 33836 $abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[10]
.sym 33839 $auto$alumacc.cc:474:replace_alu$31823.C[12]
.sym 33841 $false
.sym 33842 $abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[11]
.sym 33845 $auto$alumacc.cc:474:replace_alu$31823.C[13]
.sym 33847 $false
.sym 33848 $abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[12]
.sym 33851 $auto$alumacc.cc:474:replace_alu$31823.C[14]
.sym 33853 $true$2
.sym 33854 $abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[13]
.sym 33857 $auto$alumacc.cc:474:replace_alu$31823.C[15]
.sym 33859 $false
.sym 33860 $abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[14]
.sym 33863 $abc$77013$auto$alumacc.cc:491:replace_alu$31825[15]$2
.sym 33865 $false
.sym 33866 $abc$77013$auto$alumacc.cc:474:replace_alu$31823.BB[15]
.sym 33871 $abc$77013$new_n4294_
.sym 33872 $abc$77013$new_n3651_
.sym 33873 $abc$77013$new_n1495_
.sym 33874 $abc$77013$new_n4464_
.sym 33875 $abc$77013$new_n4295_
.sym 33876 $abc$77013$new_n4304_
.sym 33877 core.cpu.i_tv80_core.i_reg.RegsH[4][5]
.sym 33878 core.cpu.i_tv80_core.i_reg.RegsH[4][0]
.sym 33948 $abc$77013$auto$alumacc.cc:491:replace_alu$31825[15]$2
.sym 33951 $abc$77013$new_n2495_
.sym 33952 $abc$77013$new_n2496_
.sym 33953 $abc$77013$new_n4304_
.sym 33954 core.cpu.i_tv80_core.RegAddrC[1]
.sym 33957 core.cpu.i_tv80_core.i_reg.RegsH[7][5]
.sym 33958 core.cpu.i_tv80_core.i_reg.RegsH[3][5]
.sym 33959 core.cpu.i_tv80_core.RegAddrC[2]
.sym 33960 core.cpu.i_tv80_core.RegAddrC[0]
.sym 33963 core.cpu.i_tv80_core.A[9]
.sym 33964 $false
.sym 33965 $false
.sym 33966 $false
.sym 33975 core.cpu.i_tv80_core.i_reg.DIL[6]
.sym 33976 $false
.sym 33977 $false
.sym 33978 $false
.sym 33987 core.cpu.i_tv80_core.i_reg.DIL[7]
.sym 33988 $false
.sym 33989 $false
.sym 33990 $false
.sym 33991 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75299
.sym 33992 clk
.sym 33993 $false
.sym 33994 $abc$77013$new_n1678_
.sym 33995 $abc$77013$new_n4303_
.sym 33996 $abc$77013$core.cpu.i_tv80_core.i_reg.DOBH[5]_new_
.sym 33997 $abc$77013$new_n1677_
.sym 33998 $abc$77013$new_n3652_
.sym 33999 $abc$77013$new_n3650_
.sym 34000 core.cpu.i_tv80_core.i_reg.RegsH[7][6]
.sym 34068 core.cpu.i_tv80_core.i_reg.RegsL[7][7]
.sym 34069 core.cpu.i_tv80_core.i_reg.RegsL[6][7]
.sym 34070 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 34071 $abc$77013$new_n4530_
.sym 34074 core.cpu.i_tv80_core.i_reg.RegsL[2][7]
.sym 34075 $abc$77013$auto$rtlil.cc:1862:And$32510_new_
.sym 34076 $abc$77013$auto$rtlil.cc:1862:And$32516_new_
.sym 34077 core.cpu.i_tv80_core.i_reg.RegsL[3][7]
.sym 34080 core.cpu.i_tv80_core.i_reg.RegsL[6][7]
.sym 34081 core.cpu.i_tv80_core.i_reg.RegsL[2][7]
.sym 34082 core.cpu.i_tv80_core.RegAddrC[0]
.sym 34083 core.cpu.i_tv80_core.RegAddrC[2]
.sym 34086 core.cpu.i_tv80_core.A[13]
.sym 34087 $false
.sym 34088 $false
.sym 34089 $false
.sym 34092 core.cpu.i_tv80_core.i_reg.RegsL[3][7]
.sym 34093 core.cpu.i_tv80_core.i_reg.RegsL[2][7]
.sym 34094 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 34095 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 34098 core.cpu.i_tv80_core.i_reg.RegsL[6][7]
.sym 34099 $abc$77013$auto$rtlil.cc:1862:And$32540_new_
.sym 34100 $abc$77013$new_n1670_
.sym 34101 $false
.sym 34104 core.cpu.i_tv80_core.i_reg.DIH[5]
.sym 34105 $false
.sym 34106 $false
.sym 34107 $false
.sym 34110 core.cpu.i_tv80_core.i_reg.DIH[6]
.sym 34111 $false
.sym 34112 $false
.sym 34113 $false
.sym 34114 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75011
.sym 34115 clk
.sym 34116 $false
.sym 34117 $abc$77013$new_n3145_
.sym 34120 core.cpu.i_tv80_core.i_reg.DIH[6]
.sym 34122 core.cpu.i_tv80_core.i_reg.RegsL[7][7]
.sym 34197 $abc$77013$new_n3166_
.sym 34198 $abc$77013$new_n3167_
.sym 34199 $abc$77013$new_n4411_
.sym 34200 core.cpu.i_tv80_core.RegAddrC[1]
.sym 34203 core.cpu.i_tv80_core.i_reg.RegsL[7][7]
.sym 34204 core.cpu.i_tv80_core.i_reg.RegsL[3][7]
.sym 34205 core.cpu.i_tv80_core.RegAddrC[2]
.sym 34206 core.cpu.i_tv80_core.RegAddrC[0]
.sym 34209 core.cpu.i_tv80_core.i_reg.DIH[5]
.sym 34210 $false
.sym 34211 $false
.sym 34212 $false
.sym 34221 core.cpu.i_tv80_core.i_reg.DIH[0]
.sym 34222 $false
.sym 34223 $false
.sym 34224 $false
.sym 34233 core.cpu.i_tv80_core.i_reg.DIH[6]
.sym 34234 $false
.sym 34235 $false
.sym 34236 $false
.sym 34237 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75155
.sym 34238 clk
.sym 34239 $false
.sym 34240 $abc$77013$new_n1697_
.sym 34241 $abc$77013$new_n1695_
.sym 34242 $abc$77013$new_n1696_
.sym 34243 $abc$77013$new_n4404_
.sym 34244 $abc$77013$new_n4405_
.sym 34245 $abc$77013$new_n1694_
.sym 34246 core.cpu.i_tv80_core.i_reg.DOAL[6]
.sym 34247 core.cpu.i_tv80_core.i_reg.RegsL[7][1]
.sym 34314 $abc$77013$new_n3681_
.sym 34315 $abc$77013$new_n3682_
.sym 34316 $abc$77013$new_n4479_
.sym 34317 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_
.sym 34320 core.cpu.i_tv80_core.i_reg.RegsL[7][1]
.sym 34321 core.cpu.i_tv80_core.i_reg.RegsL[3][1]
.sym 34322 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 34323 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 34326 core.cpu.i_tv80_core.i_reg.RegsL[2][1]
.sym 34327 $abc$77013$auto$rtlil.cc:1862:And$32510_new_
.sym 34328 $abc$77013$auto$rtlil.cc:1862:And$32546_new_
.sym 34329 core.cpu.i_tv80_core.i_reg.RegsL[7][1]
.sym 34332 $abc$77013$new_n1598_
.sym 34333 $abc$77013$new_n1599_
.sym 34334 $abc$77013$new_n1600_
.sym 34335 $abc$77013$new_n1601_
.sym 34338 $abc$77013$auto$rtlil.cc:1862:And$32532_new_
.sym 34339 core.cpu.i_tv80_core.i_reg.RegsL[5][1]
.sym 34340 $abc$77013$auto$rtlil.cc:1862:And$32540_new_
.sym 34341 core.cpu.i_tv80_core.i_reg.RegsL[6][1]
.sym 34344 $abc$77013$auto$rtlil.cc:1862:And$32500_new_
.sym 34345 core.cpu.i_tv80_core.i_reg.RegsL[1][1]
.sym 34346 $abc$77013$auto$rtlil.cc:1862:And$32516_new_
.sym 34347 core.cpu.i_tv80_core.i_reg.RegsL[3][1]
.sym 34350 core.cpu.i_tv80_core.i_reg.RegsL[6][1]
.sym 34351 core.cpu.i_tv80_core.i_reg.RegsL[2][1]
.sym 34352 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 34353 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 34356 core.cpu.i_tv80_core.i_reg.DIL[1]
.sym 34357 $false
.sym 34358 $false
.sym 34359 $false
.sym 34360 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75347
.sym 34361 clk
.sym 34362 $false
.sym 34363 $abc$77013$new_n4029_
.sym 34364 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[6]_new_inv_
.sym 34365 $abc$77013$new_n3103_
.sym 34366 $abc$77013$new_n3146_
.sym 34367 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75443
.sym 34368 $abc$77013$core.cpu.i_tv80_core.i_reg.DOBL[6]_new_
.sym 34369 core.cpu.i_tv80_core.i_reg.RegsL[6][6]
.sym 34370 core.cpu.i_tv80_core.i_reg.RegsL[6][4]
.sym 34455 core.cpu.i_tv80_core.A[15]
.sym 34456 $false
.sym 34457 $false
.sym 34458 $false
.sym 34461 $abc$77013$auto$rtlil.cc:1862:And$32500_new_
.sym 34462 $abc$77013$techmap\core.cpu.i_tv80_core.i_reg.$0$memwr$\RegsL$./import/tv80/rtl/core/tv80_reg.v:52$567_EN[7:0]$574[7]_new_
.sym 34463 $false
.sym 34464 $false
.sym 34467 core.cpu.i_tv80_core.i_reg.DIL[0]
.sym 34468 $false
.sym 34469 $false
.sym 34470 $false
.sym 34479 core.cpu.i_tv80_core.i_reg.DIL[1]
.sym 34480 $false
.sym 34481 $false
.sym 34482 $false
.sym 34483 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75395
.sym 34484 clk
.sym 34485 $false
.sym 34486 $abc$77013$new_n4484_
.sym 34487 $abc$77013$new_n4401_
.sym 34488 $abc$77013$new_n4485_
.sym 34489 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[4]_new_inv_
.sym 34490 $abc$77013$new_n4400_
.sym 34491 $abc$77013$new_n1654_
.sym 34493 core.cpu.i_tv80_core.i_reg.RegsL[7][4]
.sym 34566 $abc$77013$new_n3672_
.sym 34567 $abc$77013$new_n3673_
.sym 34568 $abc$77013$new_n4475_
.sym 34569 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_
.sym 34590 core.cpu.i_tv80_core.i_reg.RegsL[6][0]
.sym 34591 core.cpu.i_tv80_core.i_reg.RegsL[2][0]
.sym 34592 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 34593 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 34596 core.cpu.i_tv80_core.i_reg.DIL[1]
.sym 34597 $false
.sym 34598 $false
.sym 34599 $false
.sym 34606 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75491
.sym 34607 clk
.sym 34608 $false
.sym 34613 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3867_Y[6]_new_
.sym 34614 core.cpu.i_tv80_core.SP[6]
.sym 34732 core.cpu.i_tv80_core.SP16_B[6]
.sym 34733 core.cpu.i_tv80_core.SP16_B[4]
.sym 34734 core.cpu.i_tv80_core.SP16_B[2]
.sym 34735 core.cpu.i_tv80_core.SP16_B[1]
.sym 34736 core.cpu.i_tv80_core.SP16_A[3]
.sym 34737 $abc$77013$new_n3577_
.sym 34738 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3864_Y[6]_new_inv_
.sym 34739 core.cpu.i_tv80_core.RegAddrC[2]
.sym 34806 $abc$77013$core.cpu.i_tv80_core.LDSPHL_new_
.sym 34807 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[7]_new_inv_
.sym 34808 $abc$77013$new_n3581_
.sym 34809 $false
.sym 34812 $abc$77013$core.cpu.i_tv80_core.LDSPHL_new_
.sym 34813 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[2]_new_inv_
.sym 34814 $abc$77013$new_n3561_
.sym 34815 $false
.sym 34818 core.cpu.i_tv80_core.SP[7]
.sym 34819 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3864_Y[7]_new_inv_
.sym 34820 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 34821 $false
.sym 34824 core.cpu.i_tv80_core.SP[2]
.sym 34825 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3864_Y[2]_new_inv_
.sym 34826 $abc$77013$new_n3553_
.sym 34827 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 34830 core.cpu.i_tv80_core.SP[2]
.sym 34831 core.cpu.i_tv80_core.SP16[2]
.sym 34832 $abc$77013$core.cpu.i_tv80_core.LDSPHL_new_
.sym 34833 $abc$77013$new_n3463_
.sym 34836 core.cpu.i_tv80_core.SP[7]
.sym 34837 core.cpu.i_tv80_core.SP16[7]
.sym 34838 $abc$77013$core.cpu.i_tv80_core.LDSPHL_new_
.sym 34839 $abc$77013$new_n3463_
.sym 34842 $abc$77013$core.cpu.i_tv80_core.Save_Mux[7]_new_inv_
.sym 34843 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3867_Y[7]_new_
.sym 34844 $abc$77013$new_n3553_
.sym 34845 $false
.sym 34852 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 34853 clk
.sym 34854 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 34856 core.cpu.i_tv80_core.SP16[1]
.sym 34857 core.cpu.i_tv80_core.SP16[2]
.sym 34858 core.cpu.i_tv80_core.SP16[3]
.sym 34859 core.cpu.i_tv80_core.SP16[4]
.sym 34860 core.cpu.i_tv80_core.SP16[5]
.sym 34861 core.cpu.i_tv80_core.SP16[6]
.sym 34862 core.cpu.i_tv80_core.SP16[7]
.sym 34929 core.cpu.i_tv80_core.SP[5]
.sym 34930 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[5]_new_inv_
.sym 34931 core.cpu.i_tv80_core.tstate[3]
.sym 34932 $false
.sym 34935 core.cpu.i_tv80_core.SP[6]
.sym 34936 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[6]_new_inv_
.sym 34937 core.cpu.i_tv80_core.tstate[3]
.sym 34938 $false
.sym 34941 core.cpu.i_tv80_core.SP[7]
.sym 34942 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[7]_new_inv_
.sym 34943 core.cpu.i_tv80_core.tstate[3]
.sym 34944 $false
.sym 34947 core.cpu.di_reg[0]
.sym 34948 core.cpu.i_tv80_core.tstate[3]
.sym 34949 $false
.sym 34950 $false
.sym 34953 core.cpu.i_tv80_core.SP[2]
.sym 34954 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[2]_new_inv_
.sym 34955 core.cpu.i_tv80_core.tstate[3]
.sym 34956 $false
.sym 34959 core.cpu.i_tv80_core.SP[4]
.sym 34960 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[4]_new_inv_
.sym 34961 core.cpu.i_tv80_core.tstate[3]
.sym 34962 $false
.sym 34965 core.cpu.i_tv80_core.PC[5]
.sym 34966 $abc$77013$new_n3911_
.sym 34967 $abc$77013$new_n3962_
.sym 34968 core.cpu.i_tv80_core.SP[13]
.sym 34971 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 34972 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:671$1243_Y_new_
.sym 34973 core.cpu.i_tv80_core.SP16[2]
.sym 34974 $false
.sym 34978 core.cpu.i_tv80_core.SP16[8]
.sym 34979 core.cpu.i_tv80_core.SP16[9]
.sym 34980 core.cpu.i_tv80_core.SP16[10]
.sym 34981 core.cpu.i_tv80_core.SP16[11]
.sym 34982 core.cpu.i_tv80_core.SP16[12]
.sym 34983 core.cpu.i_tv80_core.SP16[13]
.sym 34984 core.cpu.i_tv80_core.SP16[14]
.sym 34985 core.cpu.i_tv80_core.SP16[15]
.sym 35052 core.cpu.i_tv80_core.PC[14]
.sym 35053 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40023_new_
.sym 35054 $abc$77013$new_n3911_
.sym 35055 core.cpu.i_tv80_core.PC[6]
.sym 35058 core.cpu.i_tv80_core.SP[13]
.sym 35059 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[5]_new_inv_
.sym 35060 core.cpu.i_tv80_core.tstate[3]
.sym 35061 $false
.sym 35064 core.cpu.i_tv80_core.PC[11]
.sym 35065 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40023_new_
.sym 35066 $abc$77013$new_n3911_
.sym 35067 core.cpu.i_tv80_core.PC[3]
.sym 35070 core.cpu.i_tv80_core.SP[9]
.sym 35071 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[1]_new_inv_
.sym 35072 core.cpu.i_tv80_core.tstate[3]
.sym 35073 $false
.sym 35076 core.cpu.i_tv80_core.SP[12]
.sym 35077 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[4]_new_inv_
.sym 35078 core.cpu.i_tv80_core.tstate[3]
.sym 35079 $false
.sym 35082 core.cpu.i_tv80_core.SP[11]
.sym 35083 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[3]_new_inv_
.sym 35084 core.cpu.i_tv80_core.tstate[3]
.sym 35085 $false
.sym 35088 $abc$77013$core.cpu.i_tv80_core.LDSPHL_new_
.sym 35089 $abc$77013$new_n2297_
.sym 35090 $abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_
.sym 35091 core.cpu.i_tv80_core.mcycle[5]
.sym 35094 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 35095 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:671$1243_Y_new_
.sym 35096 core.cpu.i_tv80_core.SP16[8]
.sym 35097 $false
.sym 35101 $abc$77013$new_n3469_
.sym 35102 core.cpu.i_tv80_core.SP16_A[8]
.sym 35103 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3946_Y[1]_new_inv_
.sym 35104 $abc$77013$new_n4258_
.sym 35105 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3949_Y[5]_new_
.sym 35106 $abc$77013$new_n3477_
.sym 35107 core.cpu.i_tv80_core.I[4]
.sym 35108 core.cpu.i_tv80_core.I[3]
.sym 35175 core.cpu.i_tv80_core.SP[14]
.sym 35176 core.cpu.i_tv80_core.SP16[14]
.sym 35177 $abc$77013$core.cpu.i_tv80_core.LDSPHL_new_
.sym 35178 $abc$77013$new_n3463_
.sym 35181 $abc$77013$core.cpu.i_tv80_core.LDSPHL_new_
.sym 35182 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[6]_new_inv_
.sym 35183 $abc$77013$new_n3489_
.sym 35184 $false
.sym 35187 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3828_Y[1]
.sym 35188 $abc$77013$new_n4258_
.sym 35189 $abc$77013$new_n2283_
.sym 35190 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$and$/usr/bin/../share/yosys/techmap.v:434$32955_Y[3]_new_
.sym 35193 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][0]_new_inv_
.sym 35194 $abc$77013$new_n2100_
.sym 35195 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3828_Y[1]
.sym 35196 core.cpu.i_tv80_core.PC[11]
.sym 35199 core.cpu.i_tv80_core.mcycle[5]
.sym 35200 core.cpu.i_tv80_core.tstate[3]
.sym 35201 $false
.sym 35202 $false
.sym 35205 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3828_Y[1]
.sym 35206 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][0]_new_inv_
.sym 35207 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][2]_new_inv_
.sym 35208 core.cpu.i_tv80_core.SP[11]
.sym 35211 $abc$77013$core.cpu.i_tv80_core.LDSPHL_new_
.sym 35212 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[5]_new_inv_
.sym 35213 $abc$77013$new_n3485_
.sym 35214 $false
.sym 35217 core.cpu.i_tv80_core.SP[13]
.sym 35218 core.cpu.i_tv80_core.SP16[13]
.sym 35219 $abc$77013$core.cpu.i_tv80_core.LDSPHL_new_
.sym 35220 $abc$77013$new_n3463_
.sym 35224 $abc$77013$new_n2434_
.sym 35225 $abc$77013$new_n2527_
.sym 35226 $abc$77013$new_n3514_
.sym 35227 $abc$77013$new_n3332_
.sym 35228 $abc$77013$new_n2478_
.sym 35229 $abc$77013$new_n3565_
.sym 35230 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3864_Y[3]_new_inv_
.sym 35231 $abc$77013$new_n3511_
.sym 35298 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:671$1243_Y_new_
.sym 35299 $abc$77013$new_n3324_
.sym 35300 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 35301 $false
.sym 35304 $abc$77013$auto$simplemap.cc:309:simplemap_lut$34321_new_
.sym 35305 core.cpu.i_tv80_core.SP[3]
.sym 35306 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_
.sym 35307 core.cpu.i_tv80_core.PC[3]
.sym 35310 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 35311 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:671$1243_Y_new_
.sym 35312 core.cpu.i_tv80_core.SP16[11]
.sym 35313 $false
.sym 35316 $abc$77013$auto$simplemap.cc:309:simplemap_lut$34321_new_
.sym 35317 core.cpu.i_tv80_core.SP[2]
.sym 35318 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_
.sym 35319 core.cpu.i_tv80_core.PC[2]
.sym 35322 $abc$77013$auto$simplemap.cc:309:simplemap_lut$34321_new_
.sym 35323 core.cpu.i_tv80_core.SP[9]
.sym 35324 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_
.sym 35325 core.cpu.i_tv80_core.PC[9]
.sym 35328 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 35329 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:671$1243_Y_new_
.sym 35330 core.cpu.i_tv80_core.SP16[9]
.sym 35331 $false
.sym 35334 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 35335 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:671$1243_Y_new_
.sym 35336 core.cpu.i_tv80_core.SP16[12]
.sym 35337 $false
.sym 35340 core.cpu.i_tv80_core.IR[5]
.sym 35341 $abc$77013$new_n3324_
.sym 35342 core.cpu.i_tv80_core.SP16[5]
.sym 35343 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:671$1243_Y_new_
.sym 35347 $abc$77013$new_n2483_
.sym 35348 $abc$77013$new_n2536_
.sym 35349 $abc$77013$new_n2465_
.sym 35350 $abc$77013$new_n2482_
.sym 35351 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[10]
.sym 35352 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3976_Y[2]_new_
.sym 35353 $abc$77013$new_n2464_
.sym 35354 core.cpu.i_tv80_core.A[10]
.sym 35421 $abc$77013$new_n2296_
.sym 35422 core.cpu.i_tv80_core.TmpAddr[15]
.sym 35423 $false
.sym 35424 $false
.sym 35427 core.cpu.i_tv80_core.TmpAddr[11]
.sym 35428 $abc$77013$new_n3323_
.sym 35429 $abc$77013$new_n3335_
.sym 35430 $false
.sym 35433 core.cpu.i_tv80_core.PC[15]
.sym 35434 core.cpu.i_tv80_core.I[7]
.sym 35435 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 35436 $abc$77013$new_n2294_
.sym 35439 $abc$77013$new_n2537_
.sym 35440 $abc$77013$new_n3458_
.sym 35441 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[7]_new_inv_
.sym 35442 $abc$77013$new_n2297_
.sym 35445 $abc$77013$new_n2525_
.sym 35446 $abc$77013$new_n2536_
.sym 35447 $false
.sym 35448 $false
.sym 35451 core.cpu.i_tv80_core.I[7]
.sym 35452 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$ternary$/usr/bin/../share/yosys/techmap.v:445$32952_Y[7]_new_inv_
.sym 35453 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 35454 $abc$77013$new_n2294_
.sym 35457 $abc$77013$new_n2537_
.sym 35458 $abc$77013$new_n2523_
.sym 35459 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[7]_new_inv_
.sym 35460 $abc$77013$new_n2297_
.sym 35463 core.cpu.di_reg[7]
.sym 35464 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4527_Y[7]_new_inv_
.sym 35465 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 35466 $false
.sym 35467 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64986
.sym 35468 clk
.sym 35469 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 35470 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4524_Y[2]_new_inv_
.sym 35471 $abc$77013$new_n2477_
.sym 35472 $abc$77013$new_n2468_
.sym 35473 $abc$77013$new_n2480_
.sym 35474 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3968_Y[2]_new_inv_
.sym 35475 $abc$77013$new_n2467_
.sym 35476 $abc$77013$new_n3431_
.sym 35477 $abc$77013$new_n2470_
.sym 35544 core.cpu.i_tv80_core.TmpAddr[2]
.sym 35545 $abc$77013$new_n3323_
.sym 35546 $abc$77013$new_n3508_
.sym 35547 $false
.sym 35550 core.cpu.i_tv80_core.TmpAddr[8]
.sym 35551 $abc$77013$new_n3323_
.sym 35552 $abc$77013$new_n3326_
.sym 35553 $false
.sym 35556 core.cpu.i_tv80_core.TmpAddr[10]
.sym 35557 $abc$77013$new_n3323_
.sym 35558 $abc$77013$new_n3332_
.sym 35559 $false
.sym 35562 core.cpu.i_tv80_core.A[9]
.sym 35563 core.cpu.i_tv80_core.A[10]
.sym 35564 core.cpu.i_tv80_core.A[14]
.sym 35565 core.cpu.i_tv80_core.A[13]
.sym 35568 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4112_Y[3]_new_inv_
.sym 35569 core.cpu.di_reg[3]
.sym 35570 $abc$77013$new_n4575_
.sym 35571 $false
.sym 35574 core.cpu.di_reg[2]
.sym 35575 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3931_Y[2]_new_inv_
.sym 35576 $abc$77013$new_n4453_
.sym 35577 $false
.sym 35580 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4112_Y[0]_new_inv_
.sym 35581 core.cpu.di_reg[0]
.sym 35582 $abc$77013$new_n4575_
.sym 35583 $false
.sym 35586 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4112_Y[2]_new_inv_
.sym 35587 core.cpu.di_reg[2]
.sym 35588 $abc$77013$new_n4575_
.sym 35589 $false
.sym 35590 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 35591 clk
.sym 35592 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 35593 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4524_Y[0]_new_inv_
.sym 35594 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3968_Y[0]_new_inv_
.sym 35595 $abc$77013$new_n2424_
.sym 35596 $abc$77013$new_n2432_
.sym 35597 $abc$77013$new_n2436_
.sym 35598 $abc$77013$new_n4293_
.sym 35599 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$and$/usr/bin/../share/yosys/techmap.v:434$32957_Y[0]_new_
.sym 35600 $abc$77013$new_n3421_
.sym 35667 $abc$77013$new_n2460_
.sym 35668 $abc$77013$new_n4298_
.sym 35669 $abc$77013$new_n2442_
.sym 35670 core.reset_n
.sym 35673 $abc$77013$new_n1841_
.sym 35674 core.cpu.i_tv80_core.A[9]
.sym 35675 $false
.sym 35676 $false
.sym 35679 $abc$77013$new_n2438_
.sym 35680 $abc$77013$new_n4293_
.sym 35681 $abc$77013$new_n2420_
.sym 35682 core.reset_n
.sym 35685 $abc$77013$new_n1841_
.sym 35686 core.cpu.i_tv80_core.A[8]
.sym 35687 $false
.sym 35688 $false
.sym 35691 $abc$77013$new_n2439_
.sym 35692 $abc$77013$new_n1841_
.sym 35693 $false
.sym 35694 $false
.sym 35697 $abc$77013$new_n3421_
.sym 35698 $abc$77013$new_n2439_
.sym 35699 core.cpu.i_tv80_core.PC[8]
.sym 35700 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 35703 $abc$77013$new_n2438_
.sym 35704 $abc$77013$new_n4293_
.sym 35705 $abc$77013$new_n2420_
.sym 35706 $false
.sym 35709 $abc$77013$new_n2460_
.sym 35710 $abc$77013$new_n4298_
.sym 35711 $abc$77013$new_n2442_
.sym 35712 $false
.sym 35713 $true
.sym 35714 clk
.sym 35715 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 35716 $abc$77013$new_n4425_
.sym 35717 $abc$77013$new_n4575_
.sym 35718 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_
.sym 35720 $abc$77013$new_n4426_
.sym 35721 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$10\Jump[0:0]_new_
.sym 35722 core.cpu.i_tv80_core.Alternate
.sym 35752 $true
.sym 35789 core.cpu.i_tv80_core.A[13]$2
.sym 35790 $false
.sym 35791 core.cpu.i_tv80_core.A[13]
.sym 35792 $false
.sym 35793 $false
.sym 35795 $auto$alumacc.cc:474:replace_alu$31818.C[15]
.sym 35797 core.cpu.i_tv80_core.A[14]
.sym 35798 $true$2
.sym 35801 $abc$77013$auto$alumacc.cc:491:replace_alu$31820[15]$2
.sym 35803 core.cpu.i_tv80_core.A[15]
.sym 35804 $false
.sym 35811 $abc$77013$auto$alumacc.cc:491:replace_alu$31820[15]$2
.sym 35814 core.cpu.i_tv80_core.tstate[1]
.sym 35815 core.cpu.i_tv80_core.tstate[3]
.sym 35816 core.cpu.i_tv80_core.tstate[2]
.sym 35817 core.cpu.i_tv80_core.mcycle[0]
.sym 35826 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 35827 core.cpu.i_tv80_core.tstate[2]
.sym 35828 $false
.sym 35829 $false
.sym 35832 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 35833 core.cpu.i_tv80_core.tstate[1]
.sym 35834 $false
.sym 35835 $false
.sym 35836 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$69731
.sym 35837 clk
.sym 35838 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 35839 $abc$77013$techmap\core.cpu.$logic_or$./import/tv80/rtl/core/tv80s.v:116$1535_Y_new_inv_
.sym 35840 $abc$77013$new_n1841_
.sym 35843 $abc$77013$new_n3324_
.sym 35844 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63133[1]_new_
.sym 35845 $abc$77013$core.cpu.i_tv80_core.Inc_WZ_new_
.sym 35846 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$20\IncDec_16[3:0][2]_new_inv_
.sym 35931 core.cpu.i_tv80_core.tstate[0]
.sym 35932 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 35933 $false
.sym 35934 $false
.sym 35949 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 35950 core.cpu.i_tv80_core.tstate[6]
.sym 35951 $false
.sym 35952 $false
.sym 35959 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$69731
.sym 35960 clk
.sym 35961 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 35962 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 35963 $abc$77013$new_n2296_
.sym 35964 $abc$77013$new_n2029_
.sym 35965 $abc$77013$new_n2101_
.sym 35966 $abc$77013$new_n3764_
.sym 35967 $abc$77013$new_n1815_
.sym 35968 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68808[3]_new_inv_
.sym 35969 core.cpu.i_tv80_core.Halt_FF
.sym 36036 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63131
.sym 36037 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 36038 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 36039 $false
.sym 36042 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63133[1]_new_
.sym 36043 core.reset_n
.sym 36044 $false
.sym 36045 $false
.sym 36048 core.wait_n
.sym 36049 core.cpu.i_tv80_core.tstate[2]
.sym 36050 core.cpu.i_tv80_core.BusAck
.sym 36051 core.cpu.i_tv80_core.BusReq_s
.sym 36054 core.cpu.i_tv80_core.XY_State[0]
.sym 36055 core.cpu.i_tv80_core.XY_State[1]
.sym 36056 $false
.sym 36057 $false
.sym 36060 $abc$77013$core.cpu.i_tv80_core.last_mcycle_new_
.sym 36061 core.cpu.i_tv80_core.NMICycle
.sym 36062 $false
.sym 36063 $false
.sym 36066 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$65008[5]_new_
.sym 36067 core.cpu.i_tv80_core.IR[5]
.sym 36068 $false
.sym 36069 $false
.sym 36078 core.cpu.i_tv80_core.IR[5]
.sym 36079 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$65008[5]_new_
.sym 36080 $false
.sym 36081 $false
.sym 36082 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65134
.sym 36083 clk
.sym 36084 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 36085 $abc$77013$new_n2070_
.sym 36086 $abc$77013$new_n4453_
.sym 36087 $abc$77013$new_n1826_
.sym 36088 $abc$77013$new_n4452_
.sym 36089 $abc$77013$new_n1825_
.sym 36090 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$11375_Y_new_
.sym 36091 $abc$77013$new_n2289_
.sym 36092 core.wait_n
.sym 36159 core.cpu.i_tv80_core.mcycle[5]
.sym 36160 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 36161 core.cpu.i_tv80_core.BusAck
.sym 36162 core.reset_n
.sym 36165 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 36166 core.cpu.i_tv80_core.BusAck
.sym 36167 $false
.sym 36168 $false
.sym 36171 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63133[1]_new_
.sym 36172 $abc$77013$new_n1786_
.sym 36173 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$65001[1]_new_inv_
.sym 36174 core.reset_n
.sym 36177 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$65022[0]_new_inv_
.sym 36178 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$65008[5]_new_
.sym 36179 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$65071[0]_new_inv_
.sym 36180 $abc$77013$new_n1798_
.sym 36183 $abc$77013$new_n1825_
.sym 36184 $abc$77013$new_n1815_
.sym 36185 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$65022[0]_new_inv_
.sym 36186 $abc$77013$new_n1827_
.sym 36189 core.reset_n
.sym 36190 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$65001[1]_new_inv_
.sym 36191 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$65071[0]_new_inv_
.sym 36192 $false
.sym 36195 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$65001[1]_new_inv_
.sym 36196 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63133[1]_new_
.sym 36197 core.reset_n
.sym 36198 $false
.sym 36201 core.wait_n
.sym 36202 core.cpu.i_tv80_core.tstate[2]
.sym 36203 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 36204 core.cpu.i_tv80_core.BusReq_s
.sym 36205 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68868
.sym 36206 clk
.sym 36207 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 36208 $abc$77013$core.cpu.i_tv80_core.last_mcycle_new_
.sym 36209 $abc$77013$new_n2105_
.sym 36210 $abc$77013$new_n2106_
.sym 36211 $abc$77013$new_n2107_
.sym 36212 $abc$77013$new_n4109_
.sym 36213 $abc$77013$new_n2108_
.sym 36214 core.cpu.i_tv80_core.mcycles[1]
.sym 36215 core.cpu.i_tv80_core.mcycles[2]
.sym 36282 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29948.$ternary$/usr/bin/../share/yosys/techmap.v:445$32983_Y[0]_new_inv_
.sym 36283 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29948.$ternary$/usr/bin/../share/yosys/techmap.v:445$32983_Y[1]_new_
.sym 36284 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 36285 $false
.sym 36294 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$67128[1]_new_inv_
.sym 36295 core.reset_n
.sym 36296 $false
.sym 36297 $false
.sym 36300 $abc$77013$new_n1786_
.sym 36301 core.cpu.i_tv80_core.mcycle[5]
.sym 36302 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$65113_new_inv_
.sym 36303 $abc$77013$new_n1827_
.sym 36306 core.cpu.i_tv80_core.BusAck
.sym 36307 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 36308 $false
.sym 36309 $false
.sym 36312 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29948.$ternary$/usr/bin/../share/yosys/techmap.v:445$32983_Y[1]_new_
.sym 36313 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29948.$ternary$/usr/bin/../share/yosys/techmap.v:445$32983_Y[0]_new_inv_
.sym 36314 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 36315 $false
.sym 36318 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 36319 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29948.$ternary$/usr/bin/../share/yosys/techmap.v:445$32983_Y[0]_new_inv_
.sym 36320 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 36321 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29948.$ternary$/usr/bin/../share/yosys/techmap.v:445$32983_Y[1]_new_
.sym 36324 $abc$77013$new_n1786_
.sym 36325 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 36326 $false
.sym 36327 $false
.sym 36328 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$67661
.sym 36329 clk
.sym 36330 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 36331 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29377.$ternary$/usr/bin/../share/yosys/techmap.v:445$38170_Y_new_inv_
.sym 36332 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$50\TStates[2:0][2]_new_inv_
.sym 36333 $abc$77013$new_n3603_
.sym 36334 $abc$77013$new_n1819_
.sym 36335 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$60168[1]_new_inv_
.sym 36336 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$19218_Y_new_inv_
.sym 36337 $abc$77013$new_n1433_
.sym 36338 $abc$77013$new_n3499_
.sym 36405 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$57986[1]_new_inv_
.sym 36406 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$57986[0]_new_inv_
.sym 36407 $abc$77013$core.i2c0.read_sel_new_
.sym 36408 $abc$77013$auto$tribuf.cc:129:run$31169.B_AND_S[34]_new_
.sym 36441 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$22\Set_Addr_To[2:0][1]_new_
.sym 36442 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_
.sym 36443 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31416_new_inv_
.sym 36444 $false
.sym 36454 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27669.$ternary$/usr/bin/../share/yosys/techmap.v:445$42149_Y[1]_new_
.sym 36455 $abc$77013$new_n4566_
.sym 36456 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27669.$ternary$/usr/bin/../share/yosys/techmap.v:445$42149_Y[2]_new_inv_
.sym 36457 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:1209$1415_Y_new_inv_
.sym 36458 $abc$77013$new_n1820_
.sym 36459 $abc$77013$new_n4567_
.sym 36460 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65433
.sym 36461 $abc$77013$new_n3272_
.sym 36540 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_
.sym 36541 $abc$77013$auto$wreduce.cc:455:run$31584[1]_new_
.sym 36542 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$32856[0]_new_
.sym 36543 $false
.sym 36546 core.cpu.i_tv80_core.mcycle[0]
.sym 36547 core.cpu.i_tv80_core.mcycle[1]
.sym 36548 $false
.sym 36549 $false
.sym 36558 core.cpu.i_tv80_core.ISet[0]
.sym 36559 core.cpu.i_tv80_core.ISet[1]
.sym 36560 $false
.sym 36561 $false
.sym 36577 $abc$77013$new_n1998_
.sym 36578 $abc$77013$new_n4223_
.sym 36579 $abc$77013$new_n4540_
.sym 36580 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28693.$and$/usr/bin/../share/yosys/techmap.v:434$42193_Y[0]_new_
.sym 36581 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29662.$ternary$/usr/bin/../share/yosys/techmap.v:445$38974_Y_new_inv_
.sym 36582 $abc$77013$new_n1886_
.sym 36583 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28693.$and$/usr/bin/../share/yosys/techmap.v:434$42193_Y[1]_new_
.sym 36584 $abc$77013$new_n1997_
.sym 36651 core.cpu.i_tv80_core.mcycle[1]
.sym 36652 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_
.sym 36653 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31416_new_inv_
.sym 36654 core.cpu.i_tv80_core.mcycle[0]
.sym 36663 core.cpu.i_tv80_core.mcycle[1]
.sym 36664 core.cpu.i_tv80_core.mcycle[0]
.sym 36665 $false
.sym 36666 $false
.sym 36669 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$42\Set_BusB_To[3:0][0]_new_
.sym 36670 core.cpu.i_tv80_core.mcycle[0]
.sym 36671 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$32856[0]_new_
.sym 36672 $false
.sym 36687 $abc$77013$auto$wreduce.cc:455:run$31584[1]_new_
.sym 36688 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_
.sym 36689 $false
.sym 36690 $false
.sym 36700 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31448_new_inv_
.sym 36701 $abc$77013$new_n1813_
.sym 36702 $abc$77013$new_n3269_
.sym 36703 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30434.$and$/usr/bin/../share/yosys/techmap.v:434$38213_Y_new_inv_
.sym 36704 $abc$77013$new_n2297_
.sym 36705 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31260_new_inv_
.sym 36706 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\JumpXY[0:0]_new_
.sym 36707 $abc$77013$new_n4423_
.sym 36792 core.nmi_n
.sym 36793 core.cpu.i_tv80_core.Oldnmi_n
.sym 36794 core.cpu.i_tv80_core.NMICycle
.sym 36795 core.reset_n
.sym 36810 core.nmi_n
.sym 36811 $false
.sym 36812 $false
.sym 36813 $false
.sym 36820 $true
.sym 36821 clk
.sym 36822 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 36823 $abc$77013$new_n1860_
.sym 36824 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[88]_new_
.sym 36825 $abc$77013$new_n3265_
.sym 36826 $abc$77013$new_n1863_
.sym 36827 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31450_new_inv_
.sym 36828 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$45321[1]_new_inv_
.sym 36829 $abc$77013$new_n3264_
.sym 36830 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$32860_new_inv_
.sym 37360 spi_sclk$2
.sym 37416 core.cpu.i_tv80_core.i_reg.RegsH[7][0]
.sym 37420 core.cpu.i_tv80_core.i_reg.RegsH[7][3]
.sym 37422 core.cpu.i_tv80_core.i_reg.RegsH[7][5]
.sym 37496 core.cpu.i_tv80_core.A[5]
.sym 37497 $false
.sym 37498 $false
.sym 37499 $false
.sym 37514 core.cpu.i_tv80_core.A[3]
.sym 37515 $false
.sym 37516 $false
.sym 37517 $false
.sym 37520 core.cpu.i_tv80_core.A[7]
.sym 37521 $false
.sym 37522 $false
.sym 37523 $false
.sym 37526 core.cpu.i_tv80_core.i_reg.DIH[0]
.sym 37527 $false
.sym 37528 $false
.sym 37529 $false
.sym 37536 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75011
.sym 37537 clk
.sym 37538 $false
.sym 37544 core.cpu.i_tv80_core.i_reg.RegsH[3][0]
.sym 37547 core.cpu.i_tv80_core.i_reg.RegsH[3][3]
.sym 37659 core.cpu.i_tv80_core.A[11]
.sym 37660 $false
.sym 37661 $false
.sym 37662 $false
.sym 37671 core.cpu.i_tv80_core.i_reg.DIH[5]
.sym 37672 $false
.sym 37673 $false
.sym 37674 $false
.sym 37689 core.cpu.i_tv80_core.i_reg.DIH[6]
.sym 37690 $false
.sym 37691 $false
.sym 37692 $false
.sym 37699 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75539
.sym 37700 clk
.sym 37701 $false
.sym 37702 $abc$77013$new_n1492_
.sym 37703 core.cpu.i_tv80_core.i_reg.DOAH[0]
.sym 37704 $abc$77013$new_n4465_
.sym 37705 $abc$77013$new_n3954_
.sym 37706 $abc$77013$new_n2281_
.sym 37707 $abc$77013$new_n1489_
.sym 37708 $abc$77013$new_n2430_
.sym 37709 $abc$77013$new_n1388_
.sym 37776 core.cpu.i_tv80_core.i_reg.RegsH[1][0]
.sym 37777 core.cpu.i_tv80_core.i_reg.RegsH[5][0]
.sym 37778 core.cpu.i_tv80_core.RegAddrC[0]
.sym 37779 core.cpu.i_tv80_core.RegAddrC[2]
.sym 37782 core.cpu.i_tv80_core.i_reg.RegsH[4][5]
.sym 37783 core.cpu.i_tv80_core.i_reg.RegsH[0][5]
.sym 37784 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 37785 $false
.sym 37788 core.cpu.i_tv80_core.i_reg.RegsH[0][0]
.sym 37789 $abc$77013$auto$rtlil.cc:1862:And$32492_new_
.sym 37790 $abc$77013$auto$rtlil.cc:1862:And$32500_new_
.sym 37791 core.cpu.i_tv80_core.i_reg.RegsH[1][0]
.sym 37794 core.cpu.i_tv80_core.i_reg.RegsH[1][0]
.sym 37795 core.cpu.i_tv80_core.i_reg.RegsH[0][0]
.sym 37796 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 37797 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 37800 core.cpu.i_tv80_core.i_reg.RegsH[0][0]
.sym 37801 core.cpu.i_tv80_core.i_reg.RegsH[4][0]
.sym 37802 core.cpu.i_tv80_core.RegAddrC[0]
.sym 37803 $abc$77013$new_n4294_
.sym 37806 core.cpu.i_tv80_core.i_reg.RegsH[0][5]
.sym 37807 core.cpu.i_tv80_core.i_reg.RegsH[4][5]
.sym 37808 core.cpu.i_tv80_core.RegAddrC[0]
.sym 37809 $abc$77013$new_n4303_
.sym 37812 core.cpu.i_tv80_core.i_reg.DIH[5]
.sym 37813 $false
.sym 37814 $false
.sym 37815 $false
.sym 37818 core.cpu.i_tv80_core.i_reg.DIH[0]
.sym 37819 $false
.sym 37820 $false
.sym 37821 $false
.sym 37822 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75059
.sym 37823 clk
.sym 37824 $false
.sym 37825 core.cpu.i_tv80_core.i_reg.DIH[0]
.sym 37826 core.cpu.i_tv80_core.i_reg.DIL[3]
.sym 37827 $abc$77013$core.cpu.i_tv80_core.i_reg.DOBH[0]_new_
.sym 37828 $abc$77013$new_n2431_
.sym 37829 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[0]_new_inv_
.sym 37830 $abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIH[7:0][0]_new_
.sym 37831 $abc$77013$new_n3953_
.sym 37832 core.cpu.i_tv80_core.i_reg.DIH[5]
.sym 37899 $abc$77013$auto$rtlil.cc:1862:And$32500_new_
.sym 37900 core.cpu.i_tv80_core.i_reg.RegsH[1][5]
.sym 37901 $abc$77013$auto$rtlil.cc:1862:And$32532_new_
.sym 37902 core.cpu.i_tv80_core.i_reg.RegsH[5][5]
.sym 37905 core.cpu.i_tv80_core.i_reg.RegsH[1][5]
.sym 37906 core.cpu.i_tv80_core.i_reg.RegsH[5][5]
.sym 37907 core.cpu.i_tv80_core.RegAddrC[0]
.sym 37908 core.cpu.i_tv80_core.RegAddrC[2]
.sym 37911 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_
.sym 37912 $abc$77013$new_n4520_
.sym 37913 $abc$77013$new_n3650_
.sym 37914 $false
.sym 37917 core.cpu.i_tv80_core.i_reg.RegsH[4][5]
.sym 37918 $abc$77013$auto$rtlil.cc:1862:And$32526_new_
.sym 37919 $abc$77013$new_n1678_
.sym 37920 $false
.sym 37923 core.cpu.i_tv80_core.i_reg.RegsH[5][5]
.sym 37924 core.cpu.i_tv80_core.i_reg.RegsH[1][5]
.sym 37925 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 37926 $false
.sym 37929 $abc$77013$new_n3652_
.sym 37930 $abc$77013$new_n3651_
.sym 37931 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_
.sym 37932 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 37935 core.cpu.i_tv80_core.i_reg.DIH[6]
.sym 37936 $false
.sym 37937 $false
.sym 37938 $false
.sym 37945 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75107
.sym 37946 clk
.sym 37947 $false
.sym 37948 $abc$77013$new_n4411_
.sym 37949 core.cpu.i_tv80_core.i_reg.DOAH[6]
.sym 37951 $abc$77013$new_n4410_
.sym 37952 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3700_Y[6]_new_
.sym 37953 $abc$77013$new_n1671_
.sym 37955 core.cpu.i_tv80_core.i_reg.RegsL[5][7]
.sym 38022 core.cpu.i_tv80_core.i_reg.RegsL[7][6]
.sym 38023 core.cpu.i_tv80_core.i_reg.RegsL[3][6]
.sym 38024 core.cpu.i_tv80_core.RegAddrC[2]
.sym 38025 core.cpu.i_tv80_core.RegAddrC[0]
.sym 38040 $abc$77013$new_n4471_
.sym 38041 $abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIH[7:0][6]_new_
.sym 38042 $abc$77013$new_n1479_
.sym 38043 $false
.sym 38052 core.cpu.i_tv80_core.i_reg.DIL[7]
.sym 38053 $false
.sym 38054 $false
.sym 38055 $false
.sym 38068 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75443
.sym 38069 clk
.sym 38070 $false
.sym 38071 $abc$77013$new_n3711_
.sym 38072 $abc$77013$new_n3712_
.sym 38073 $abc$77013$new_n3713_
.sym 38074 core.cpu.i_tv80_core.i_reg.RegsL[4][7]
.sym 38077 core.cpu.i_tv80_core.i_reg.RegsL[4][4]
.sym 38078 core.cpu.i_tv80_core.i_reg.RegsL[4][6]
.sym 38145 core.cpu.i_tv80_core.i_reg.RegsL[2][6]
.sym 38146 $abc$77013$auto$rtlil.cc:1862:And$32510_new_
.sym 38147 $abc$77013$auto$rtlil.cc:1862:And$32526_new_
.sym 38148 core.cpu.i_tv80_core.i_reg.RegsL[4][6]
.sym 38151 core.cpu.i_tv80_core.i_reg.RegsL[3][6]
.sym 38152 $abc$77013$auto$rtlil.cc:1862:And$32516_new_
.sym 38153 $abc$77013$auto$rtlil.cc:1862:And$32540_new_
.sym 38154 core.cpu.i_tv80_core.i_reg.RegsL[6][6]
.sym 38157 $abc$77013$auto$rtlil.cc:1862:And$32492_new_
.sym 38158 core.cpu.i_tv80_core.i_reg.RegsL[0][6]
.sym 38159 $abc$77013$auto$rtlil.cc:1862:And$32546_new_
.sym 38160 core.cpu.i_tv80_core.i_reg.RegsL[7][6]
.sym 38163 core.cpu.i_tv80_core.i_reg.RegsL[1][6]
.sym 38164 core.cpu.i_tv80_core.i_reg.RegsL[5][6]
.sym 38165 core.cpu.i_tv80_core.RegAddrC[0]
.sym 38166 core.cpu.i_tv80_core.RegAddrC[2]
.sym 38169 core.cpu.i_tv80_core.i_reg.RegsL[0][6]
.sym 38170 core.cpu.i_tv80_core.i_reg.RegsL[4][6]
.sym 38171 core.cpu.i_tv80_core.RegAddrC[0]
.sym 38172 $abc$77013$new_n4404_
.sym 38175 core.cpu.i_tv80_core.i_reg.RegsL[1][6]
.sym 38176 $abc$77013$auto$rtlil.cc:1862:And$32500_new_
.sym 38177 $abc$77013$auto$rtlil.cc:1862:And$32532_new_
.sym 38178 core.cpu.i_tv80_core.i_reg.RegsL[5][6]
.sym 38181 $abc$77013$new_n1694_
.sym 38182 $abc$77013$new_n1695_
.sym 38183 $abc$77013$new_n1696_
.sym 38184 $abc$77013$new_n1697_
.sym 38187 core.cpu.i_tv80_core.i_reg.DIL[1]
.sym 38188 $false
.sym 38189 $false
.sym 38190 $false
.sym 38191 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75443
.sym 38192 clk
.sym 38193 $false
.sym 38194 $abc$77013$new_n4002_
.sym 38195 $abc$77013$new_n4001_
.sym 38196 $abc$77013$core.cpu.i_tv80_core.i_reg.DOBL[4]_new_
.sym 38197 $abc$77013$new_n1651_
.sym 38198 $abc$77013$new_n1653_
.sym 38200 $abc$77013$new_n1652_
.sym 38201 core.cpu.i_tv80_core.i_reg.RegsL[3][4]
.sym 38268 core.cpu.i_tv80_core.i_reg.RegsL[6][6]
.sym 38269 core.cpu.i_tv80_core.i_reg.RegsL[2][6]
.sym 38270 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 38271 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 38274 $abc$77013$new_n3145_
.sym 38275 $abc$77013$new_n3146_
.sym 38276 $abc$77013$new_n4405_
.sym 38277 core.cpu.i_tv80_core.RegAddrC[1]
.sym 38280 core.cpu.i_tv80_core.i_reg.RegsL[6][4]
.sym 38281 core.cpu.i_tv80_core.i_reg.RegsL[2][4]
.sym 38282 core.cpu.i_tv80_core.RegAddrC[0]
.sym 38283 core.cpu.i_tv80_core.RegAddrC[2]
.sym 38286 core.cpu.i_tv80_core.i_reg.RegsL[6][6]
.sym 38287 core.cpu.i_tv80_core.i_reg.RegsL[2][6]
.sym 38288 core.cpu.i_tv80_core.RegAddrC[0]
.sym 38289 core.cpu.i_tv80_core.RegAddrC[2]
.sym 38292 $abc$77013$auto$rtlil.cc:1862:And$32546_new_
.sym 38293 $abc$77013$techmap\core.cpu.i_tv80_core.i_reg.$0$memwr$\RegsL$./import/tv80/rtl/core/tv80_reg.v:52$567_EN[7:0]$574[7]_new_
.sym 38294 $false
.sym 38295 $false
.sym 38298 $abc$77013$new_n4028_
.sym 38299 $abc$77013$new_n4029_
.sym 38300 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_
.sym 38301 $abc$77013$new_n3711_
.sym 38304 core.cpu.i_tv80_core.i_reg.DIL[6]
.sym 38305 $false
.sym 38306 $false
.sym 38307 $false
.sym 38310 core.cpu.i_tv80_core.i_reg.DIL[4]
.sym 38311 $false
.sym 38312 $false
.sym 38313 $false
.sym 38314 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75395
.sym 38315 clk
.sym 38316 $false
.sym 38318 $abc$77013$new_n3102_
.sym 38319 $abc$77013$new_n1655_
.sym 38320 core.cpu.i_tv80_core.i_reg.DOAL[4]
.sym 38321 $abc$77013$new_n1650_
.sym 38322 core.cpu.i_tv80_core.i_reg.DIL[4]
.sym 38324 core.cpu.i_tv80_core.BusA[4]
.sym 38391 core.cpu.i_tv80_core.i_reg.RegsL[1][4]
.sym 38392 core.cpu.i_tv80_core.i_reg.RegsL[0][4]
.sym 38393 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 38394 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 38397 core.cpu.i_tv80_core.i_reg.RegsL[0][4]
.sym 38398 core.cpu.i_tv80_core.i_reg.RegsL[4][4]
.sym 38399 core.cpu.i_tv80_core.RegAddrC[0]
.sym 38400 $abc$77013$new_n4400_
.sym 38403 core.cpu.i_tv80_core.i_reg.RegsL[5][4]
.sym 38404 core.cpu.i_tv80_core.i_reg.RegsL[4][4]
.sym 38405 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 38406 $abc$77013$new_n4484_
.sym 38409 $abc$77013$new_n3102_
.sym 38410 $abc$77013$new_n3103_
.sym 38411 $abc$77013$new_n4401_
.sym 38412 core.cpu.i_tv80_core.RegAddrC[1]
.sym 38415 core.cpu.i_tv80_core.i_reg.RegsL[1][4]
.sym 38416 core.cpu.i_tv80_core.i_reg.RegsL[5][4]
.sym 38417 core.cpu.i_tv80_core.RegAddrC[0]
.sym 38418 core.cpu.i_tv80_core.RegAddrC[2]
.sym 38421 core.cpu.i_tv80_core.i_reg.RegsL[1][4]
.sym 38422 $abc$77013$auto$rtlil.cc:1862:And$32500_new_
.sym 38423 $abc$77013$auto$rtlil.cc:1862:And$32532_new_
.sym 38424 core.cpu.i_tv80_core.i_reg.RegsL[5][4]
.sym 38433 core.cpu.i_tv80_core.i_reg.DIL[4]
.sym 38434 $false
.sym 38435 $false
.sym 38436 $false
.sym 38437 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75443
.sym 38438 clk
.sym 38439 $false
.sym 38442 $abc$77013$new_n1657_
.sym 38443 $abc$77013$new_n1593_
.sym 38444 $abc$77013$new_n4563_
.sym 38445 $abc$77013$new_n1589_
.sym 38446 $abc$77013$new_n1656_
.sym 38447 core.cpu.i_tv80_core.BusA[6]
.sym 38538 core.cpu.i_tv80_core.SP[6]
.sym 38539 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3864_Y[6]_new_inv_
.sym 38540 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 38541 $false
.sym 38544 $abc$77013$core.cpu.i_tv80_core.Save_Mux[6]_new_inv_
.sym 38545 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3867_Y[6]_new_
.sym 38546 $abc$77013$new_n3553_
.sym 38547 $false
.sym 38560 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 38561 clk
.sym 38562 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 38563 $abc$77013$new_n3567_
.sym 38564 $abc$77013$new_n3569_
.sym 38565 $abc$77013$new_n1658_
.sym 38566 $abc$77013$new_n3462_
.sym 38567 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3946_Y[0]_new_inv_
.sym 38568 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3864_Y[4]_new_inv_
.sym 38569 $abc$77013$new_n1706_
.sym 38570 core.cpu.i_tv80_core.SP[4]
.sym 38637 core.cpu.di_reg[6]
.sym 38638 core.cpu.i_tv80_core.ID16_B[15]
.sym 38639 core.cpu.i_tv80_core.tstate[3]
.sym 38640 $false
.sym 38643 core.cpu.di_reg[4]
.sym 38644 core.cpu.i_tv80_core.ID16_B[15]
.sym 38645 core.cpu.i_tv80_core.tstate[3]
.sym 38646 $false
.sym 38649 core.cpu.di_reg[2]
.sym 38650 core.cpu.i_tv80_core.ID16_B[15]
.sym 38651 core.cpu.i_tv80_core.tstate[3]
.sym 38652 $false
.sym 38655 core.cpu.di_reg[1]
.sym 38656 core.cpu.i_tv80_core.ID16_B[15]
.sym 38657 core.cpu.i_tv80_core.tstate[3]
.sym 38658 $false
.sym 38661 core.cpu.i_tv80_core.SP[3]
.sym 38662 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[3]_new_inv_
.sym 38663 core.cpu.i_tv80_core.tstate[3]
.sym 38664 $false
.sym 38667 core.cpu.i_tv80_core.SP[6]
.sym 38668 core.cpu.i_tv80_core.SP16[6]
.sym 38669 $abc$77013$core.cpu.i_tv80_core.LDSPHL_new_
.sym 38670 $abc$77013$new_n3463_
.sym 38673 $abc$77013$core.cpu.i_tv80_core.LDSPHL_new_
.sym 38674 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[6]_new_inv_
.sym 38675 $abc$77013$new_n3577_
.sym 38676 $false
.sym 38679 core.cpu.i_tv80_core.Alternate
.sym 38680 core.cpu.i_tv80_core.XY_State[1]
.sym 38681 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:870$1307_Y
.sym 38682 $false
.sym 38683 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408$2
.sym 38684 clk
.sym 38685 $false
.sym 38686 core.cpu.i_tv80_core.SP16_B[3]
.sym 38687 $abc$77013$new_n4561_
.sym 38688 $abc$77013$new_n3995_
.sym 38689 $abc$77013$new_n4016_
.sym 38690 $abc$77013$new_n3996_
.sym 38691 core.cpu.i_tv80_core.SP16_B[5]
.sym 38692 $abc$77013$new_n4020_
.sym 38693 core.cpu.i_tv80_core.SP16_B[15]
.sym 38722 $false
.sym 38759 $auto$alumacc.cc:474:replace_alu$31856.C[1]
.sym 38761 core.cpu.i_tv80_core.SP16_A[0]
.sym 38762 core.cpu.i_tv80_core.SP16_B[0]
.sym 38765 $auto$alumacc.cc:474:replace_alu$31856.C[2]
.sym 38766 $false
.sym 38767 core.cpu.i_tv80_core.SP16_A[1]
.sym 38768 core.cpu.i_tv80_core.SP16_B[1]
.sym 38769 $auto$alumacc.cc:474:replace_alu$31856.C[1]
.sym 38771 $auto$alumacc.cc:474:replace_alu$31856.C[3]
.sym 38772 $false
.sym 38773 core.cpu.i_tv80_core.SP16_A[2]
.sym 38774 core.cpu.i_tv80_core.SP16_B[2]
.sym 38775 $auto$alumacc.cc:474:replace_alu$31856.C[2]
.sym 38777 $auto$alumacc.cc:474:replace_alu$31856.C[4]
.sym 38778 $false
.sym 38779 core.cpu.i_tv80_core.SP16_A[3]
.sym 38780 core.cpu.i_tv80_core.SP16_B[3]
.sym 38781 $auto$alumacc.cc:474:replace_alu$31856.C[3]
.sym 38783 $auto$alumacc.cc:474:replace_alu$31856.C[5]
.sym 38784 $false
.sym 38785 core.cpu.i_tv80_core.SP16_A[4]
.sym 38786 core.cpu.i_tv80_core.SP16_B[4]
.sym 38787 $auto$alumacc.cc:474:replace_alu$31856.C[4]
.sym 38789 $auto$alumacc.cc:474:replace_alu$31856.C[6]
.sym 38790 $false
.sym 38791 core.cpu.i_tv80_core.SP16_A[5]
.sym 38792 core.cpu.i_tv80_core.SP16_B[5]
.sym 38793 $auto$alumacc.cc:474:replace_alu$31856.C[5]
.sym 38795 $auto$alumacc.cc:474:replace_alu$31856.C[7]
.sym 38796 $false
.sym 38797 core.cpu.i_tv80_core.SP16_A[6]
.sym 38798 core.cpu.i_tv80_core.SP16_B[6]
.sym 38799 $auto$alumacc.cc:474:replace_alu$31856.C[6]
.sym 38801 $auto$alumacc.cc:474:replace_alu$31856.C[8]
.sym 38802 $false
.sym 38803 core.cpu.i_tv80_core.SP16_A[7]
.sym 38804 core.cpu.i_tv80_core.SP16_B[15]
.sym 38805 $auto$alumacc.cc:474:replace_alu$31856.C[7]
.sym 38809 core.cpu.i_tv80_core.SP16_A[15]
.sym 38810 $abc$77013$new_n3480_
.sym 38811 $abc$77013$new_n3479_
.sym 38812 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3946_Y[2]_new_inv_
.sym 38813 $abc$77013$new_n3481_
.sym 38814 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3944_Y[2]_new_inv_
.sym 38815 core.cpu.i_tv80_core.SP16_A[10]
.sym 38816 core.cpu.i_tv80_core.SP[12]
.sym 38845 $auto$alumacc.cc:474:replace_alu$31856.C[8]
.sym 38882 $auto$alumacc.cc:474:replace_alu$31856.C[9]
.sym 38883 $false
.sym 38884 core.cpu.i_tv80_core.SP16_A[8]
.sym 38885 core.cpu.i_tv80_core.SP16_B[15]
.sym 38886 $auto$alumacc.cc:474:replace_alu$31856.C[8]
.sym 38888 $auto$alumacc.cc:474:replace_alu$31856.C[10]
.sym 38889 $false
.sym 38890 core.cpu.i_tv80_core.SP16_A[9]
.sym 38891 core.cpu.i_tv80_core.SP16_B[15]
.sym 38892 $auto$alumacc.cc:474:replace_alu$31856.C[9]
.sym 38894 $auto$alumacc.cc:474:replace_alu$31856.C[11]
.sym 38895 $false
.sym 38896 core.cpu.i_tv80_core.SP16_A[10]
.sym 38897 core.cpu.i_tv80_core.SP16_B[15]
.sym 38898 $auto$alumacc.cc:474:replace_alu$31856.C[10]
.sym 38900 $auto$alumacc.cc:474:replace_alu$31856.C[12]
.sym 38901 $false
.sym 38902 core.cpu.i_tv80_core.SP16_A[11]
.sym 38903 core.cpu.i_tv80_core.SP16_B[15]
.sym 38904 $auto$alumacc.cc:474:replace_alu$31856.C[11]
.sym 38906 $auto$alumacc.cc:474:replace_alu$31856.C[13]
.sym 38907 $false
.sym 38908 core.cpu.i_tv80_core.SP16_A[12]
.sym 38909 core.cpu.i_tv80_core.SP16_B[15]
.sym 38910 $auto$alumacc.cc:474:replace_alu$31856.C[12]
.sym 38912 $auto$alumacc.cc:474:replace_alu$31856.C[14]
.sym 38913 $false
.sym 38914 core.cpu.i_tv80_core.SP16_A[13]
.sym 38915 core.cpu.i_tv80_core.SP16_B[15]
.sym 38916 $auto$alumacc.cc:474:replace_alu$31856.C[13]
.sym 38918 $auto$alumacc.cc:474:replace_alu$31856.C[15]
.sym 38919 $false
.sym 38920 core.cpu.i_tv80_core.SP16_A[14]
.sym 38921 core.cpu.i_tv80_core.SP16_B[15]
.sym 38922 $auto$alumacc.cc:474:replace_alu$31856.C[14]
.sym 38925 $false
.sym 38926 core.cpu.i_tv80_core.SP16_A[15]
.sym 38927 core.cpu.i_tv80_core.SP16_B[15]
.sym 38928 $auto$alumacc.cc:474:replace_alu$31856.C[15]
.sym 38932 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3949_Y[1]_new_
.sym 38933 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3949_Y[6]_new_
.sym 38934 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3946_Y[3]_new_inv_
.sym 38935 core.cpu.i_tv80_core.SP[9]
.sym 38936 core.cpu.i_tv80_core.SP[1]
.sym 38937 core.cpu.i_tv80_core.SP[14]
.sym 38938 core.cpu.i_tv80_core.SP[15]
.sym 38939 core.cpu.i_tv80_core.SP[13]
.sym 39006 core.cpu.i_tv80_core.SP[9]
.sym 39007 core.cpu.i_tv80_core.SP16[9]
.sym 39008 $abc$77013$core.cpu.i_tv80_core.LDSPHL_new_
.sym 39009 $abc$77013$new_n3463_
.sym 39012 core.cpu.i_tv80_core.SP[8]
.sym 39013 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[0]_new_inv_
.sym 39014 core.cpu.i_tv80_core.tstate[3]
.sym 39015 $false
.sym 39018 $abc$77013$core.cpu.i_tv80_core.LDSPHL_new_
.sym 39019 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[1]_new_inv_
.sym 39020 $abc$77013$new_n3469_
.sym 39021 $false
.sym 39024 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][0]_new_inv_
.sym 39025 core.cpu.i_tv80_core.ACC[3]
.sym 39026 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[3]_new_inv_
.sym 39027 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][2]_new_inv_
.sym 39030 core.cpu.i_tv80_core.SP[13]
.sym 39031 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3946_Y[5]_new_inv_
.sym 39032 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 39033 $false
.sym 39036 core.cpu.i_tv80_core.SP[11]
.sym 39037 core.cpu.i_tv80_core.SP16[11]
.sym 39038 $abc$77013$core.cpu.i_tv80_core.LDSPHL_new_
.sym 39039 $abc$77013$new_n3463_
.sym 39042 core.cpu.i_tv80_core.ACC[4]
.sym 39043 $false
.sym 39044 $false
.sym 39045 $false
.sym 39048 core.cpu.i_tv80_core.ACC[3]
.sym 39049 $false
.sym 39050 $false
.sym 39051 $false
.sym 39052 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$67781
.sym 39053 clk
.sym 39054 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 39055 $abc$77013$new_n2911_
.sym 39056 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3867_Y[3]_new_
.sym 39057 $abc$77013$new_n4305_
.sym 39058 $abc$77013$new_n3491_
.sym 39059 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3944_Y[7]_new_inv_
.sym 39060 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3946_Y[7]_new_inv_
.sym 39061 $abc$77013$new_n2898_
.sym 39062 core.cpu.i_tv80_core.I[0]
.sym 39129 $abc$77013$auto$simplemap.cc:309:simplemap_lut$34321_new_
.sym 39130 core.cpu.i_tv80_core.SP[8]
.sym 39131 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[0]_new_inv_
.sym 39132 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31296_new_
.sym 39135 $abc$77013$auto$simplemap.cc:309:simplemap_lut$34321_new_
.sym 39136 core.cpu.i_tv80_core.SP[15]
.sym 39137 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[7]_new_inv_
.sym 39138 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31296_new_
.sym 39141 core.cpu.i_tv80_core.IR[4]
.sym 39142 $abc$77013$new_n3324_
.sym 39143 core.cpu.i_tv80_core.SP16[4]
.sym 39144 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:671$1243_Y_new_
.sym 39147 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 39148 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:671$1243_Y_new_
.sym 39149 core.cpu.i_tv80_core.SP16[10]
.sym 39150 $false
.sym 39153 $abc$77013$auto$simplemap.cc:309:simplemap_lut$34321_new_
.sym 39154 core.cpu.i_tv80_core.SP[10]
.sym 39155 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_
.sym 39156 core.cpu.i_tv80_core.PC[10]
.sym 39159 core.cpu.i_tv80_core.SP[3]
.sym 39160 core.cpu.i_tv80_core.SP16[3]
.sym 39161 $abc$77013$core.cpu.i_tv80_core.LDSPHL_new_
.sym 39162 $abc$77013$new_n3463_
.sym 39165 $abc$77013$core.cpu.i_tv80_core.LDSPHL_new_
.sym 39166 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[3]_new_inv_
.sym 39167 $abc$77013$new_n3565_
.sym 39168 $false
.sym 39171 core.cpu.i_tv80_core.IR[3]
.sym 39172 $abc$77013$new_n3324_
.sym 39173 core.cpu.i_tv80_core.SP16[3]
.sym 39174 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:671$1243_Y_new_
.sym 39178 $abc$77013$new_n2435_
.sym 39179 $abc$77013$new_n4370_
.sym 39180 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_
.sym 39182 $abc$77013$new_n2969_
.sym 39183 core.cpu.i_tv80_core.ACC[6]
.sym 39185 core.cpu.i_tv80_core.ACC[5]
.sym 39252 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 39253 core.cpu.di_reg[2]
.sym 39254 $false
.sym 39255 $false
.sym 39258 core.cpu.i_tv80_core.PC[15]
.sym 39259 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_
.sym 39260 $abc$77013$new_n2304_
.sym 39261 core.cpu.i_tv80_core.ACC[7]
.sym 39264 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[2]_new_inv_
.sym 39265 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4524_Y[2]_new_inv_
.sym 39266 $abc$77013$new_n2297_
.sym 39267 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 39270 $abc$77013$new_n2483_
.sym 39271 $abc$77013$new_n1841_
.sym 39272 $false
.sym 39273 $false
.sym 39276 $abc$77013$new_n2482_
.sym 39277 $abc$77013$new_n2465_
.sym 39278 $abc$77013$new_n2464_
.sym 39279 core.reset_n
.sym 39282 $abc$77013$new_n3431_
.sym 39283 $abc$77013$new_n2483_
.sym 39284 core.cpu.i_tv80_core.PC[10]
.sym 39285 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 39288 $abc$77013$new_n1841_
.sym 39289 core.cpu.i_tv80_core.A[10]
.sym 39290 $false
.sym 39291 $false
.sym 39294 $abc$77013$new_n2482_
.sym 39295 $abc$77013$new_n2465_
.sym 39296 $abc$77013$new_n2464_
.sym 39297 $false
.sym 39298 $true
.sym 39299 clk
.sym 39300 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 39301 $abc$77013$new_n2481_
.sym 39302 $abc$77013$new_n2456_
.sym 39303 $abc$77013$new_n3433_
.sym 39305 $abc$77013$new_n2479_
.sym 39306 core.cpu.i_tv80_core.I[5]
.sym 39307 core.cpu.i_tv80_core.I[6]
.sym 39308 core.cpu.i_tv80_core.I[1]
.sym 39375 $abc$77013$new_n2467_
.sym 39376 $abc$77013$new_n2481_
.sym 39377 $abc$77013$new_n2294_
.sym 39378 $abc$77013$new_n2480_
.sym 39381 core.cpu.i_tv80_core.PC[10]
.sym 39382 core.cpu.i_tv80_core.TmpAddr[10]
.sym 39383 core.cpu.i_tv80_core.XY_Ind
.sym 39384 $false
.sym 39387 $abc$77013$new_n2470_
.sym 39388 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39818_new_
.sym 39389 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$and$/usr/bin/../share/yosys/techmap.v:434$32953_Y[2]_new_
.sym 39390 $false
.sym 39393 $abc$77013$new_n2296_
.sym 39394 core.cpu.i_tv80_core.TmpAddr[10]
.sym 39395 $false
.sym 39396 $false
.sym 39399 $abc$77013$new_n3433_
.sym 39400 $abc$77013$new_n2480_
.sym 39401 $false
.sym 39402 $false
.sym 39405 $abc$77013$new_n2468_
.sym 39406 $abc$77013$new_n2478_
.sym 39407 $abc$77013$new_n2479_
.sym 39408 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 39411 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[2]_new_inv_
.sym 39412 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3968_Y[2]_new_inv_
.sym 39413 $abc$77013$new_n2297_
.sym 39414 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 39417 $abc$77013$new_n2477_
.sym 39418 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[2]_new_inv_
.sym 39419 $abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_
.sym 39420 $false
.sym 39424 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61755_new_inv_
.sym 39425 $abc$77013$new_n2100_
.sym 39426 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4518_Y[0]_new_
.sym 39427 $abc$77013$new_n3463_
.sym 39428 $abc$77013$new_n3423_
.sym 39429 $abc$77013$new_n1479_
.sym 39430 core.cpu.i_tv80_core.BTR_r
.sym 39498 $abc$77013$new_n2294_
.sym 39499 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4518_Y[0]_new_
.sym 39500 $abc$77013$new_n2436_
.sym 39501 $false
.sym 39504 $abc$77013$new_n3423_
.sym 39505 $abc$77013$new_n2436_
.sym 39506 $false
.sym 39507 $false
.sym 39510 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$and$/usr/bin/../share/yosys/techmap.v:434$32957_Y[0]_new_
.sym 39511 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4501.$and$/usr/bin/../share/yosys/techmap.v:434$32953_Y[0]_new_
.sym 39512 $abc$77013$new_n2434_
.sym 39513 $false
.sym 39516 core.cpu.i_tv80_core.PC[8]
.sym 39517 core.cpu.i_tv80_core.TmpAddr[8]
.sym 39518 core.cpu.i_tv80_core.XY_Ind
.sym 39519 $false
.sym 39522 $abc$77013$new_n2296_
.sym 39523 core.cpu.i_tv80_core.TmpAddr[8]
.sym 39524 $false
.sym 39525 $false
.sym 39528 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[0]_new_inv_
.sym 39529 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4524_Y[0]_new_inv_
.sym 39530 $abc$77013$new_n2297_
.sym 39531 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 39534 $abc$77013$new_n2432_
.sym 39535 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[0]_new_inv_
.sym 39536 $abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_
.sym 39537 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39818_new_
.sym 39540 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[0]_new_inv_
.sym 39541 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3968_Y[0]_new_inv_
.sym 39542 $abc$77013$new_n2297_
.sym 39543 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 39548 $abc$77013$new_n3274_
.sym 39549 $abc$77013$new_n2410_
.sym 39550 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:781$1269_Y_new_
.sym 39552 $abc$77013$new_n1475_
.sym 39553 $abc$77013$auto$simplemap.cc:309:simplemap_lut$41694_new_inv_
.sym 39554 core.cpu.i_tv80_core.tstate[4]
.sym 39621 $abc$77013$new_n2289_
.sym 39622 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_
.sym 39623 $abc$77013$new_n2408_
.sym 39624 $abc$77013$new_n3274_
.sym 39627 $abc$77013$new_n2289_
.sym 39628 $abc$77013$new_n4574_
.sym 39629 core.cpu.i_tv80_core.tstate[3]
.sym 39630 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_
.sym 39633 core.cpu.i_tv80_core.mcycle[1]
.sym 39634 core.cpu.i_tv80_core.mcycle[2]
.sym 39635 $false
.sym 39636 $false
.sym 39645 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30434.$and$/usr/bin/../share/yosys/techmap.v:434$38213_Y_new_inv_
.sym 39646 $abc$77013$new_n4425_
.sym 39647 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63133[1]_new_
.sym 39648 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 39651 core.cpu.i_tv80_core.mcycle[0]
.sym 39652 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_
.sym 39653 $false
.sym 39654 $false
.sym 39657 core.cpu.i_tv80_core.Alternate
.sym 39658 $false
.sym 39659 $false
.sym 39660 $false
.sym 39667 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65433
.sym 39668 clk
.sym 39669 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 39670 core.cpu.i_tv80_core.ID16_B[15]
.sym 39671 $abc$77013$new_n3600_
.sym 39672 $abc$77013$new_n1453_
.sym 39673 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 39674 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8267.$ternary$/usr/bin/../share/yosys/techmap.v:445$42053_Y[3]_new_inv_
.sym 39675 $abc$77013$new_n4461_
.sym 39676 core.cpu.i_tv80_core.tstate[5]
.sym 39677 core.cpu.i_tv80_core.tstate[6]
.sym 39744 core.wait_n
.sym 39745 core.cpu.i_tv80_core.tstate[2]
.sym 39746 core.cpu.i_tv80_core.tstate[1]
.sym 39747 $false
.sym 39750 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 39751 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$67128[1]_new_inv_
.sym 39752 $false
.sym 39753 $false
.sym 39768 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31362_new_inv_
.sym 39769 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$10\Jump[0:0]_new_
.sym 39770 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 39771 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63133[1]_new_
.sym 39774 core.cpu.i_tv80_core.tstate[2]
.sym 39775 core.wait_n
.sym 39776 $false
.sym 39777 $false
.sym 39780 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31280_new_inv_
.sym 39781 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 39782 $abc$77013$new_n2289_
.sym 39783 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$11\Inc_WZ[0:0]_new_
.sym 39786 core.cpu.i_tv80_core.mcycle[0]
.sym 39787 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_
.sym 39788 $false
.sym 39789 $false
.sym 39793 $abc$77013$new_n2582_
.sym 39794 $abc$77013$new_n2116_
.sym 39795 $abc$77013$new_n1824_
.sym 39796 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$69731
.sym 39797 $abc$77013$new_n2112_
.sym 39798 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$27\Set_BusB_To[3:0][0]_new_
.sym 39799 core.cpu.i_tv80_core.Auto_Wait_t2
.sym 39800 core.cpu.i_tv80_core.Auto_Wait_t1
.sym 39867 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31176_new_inv_
.sym 39868 $abc$77013$new_n1475_
.sym 39869 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29662.$ternary$/usr/bin/../share/yosys/techmap.v:445$38974_Y_new_inv_
.sym 39870 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 39873 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 39874 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31362_new_inv_
.sym 39875 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$10\Jump[0:0]_new_
.sym 39876 $abc$77013$new_n1825_
.sym 39879 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 39880 core.cpu.i_tv80_core.BusReq_s
.sym 39881 $abc$77013$new_n2030_
.sym 39882 $false
.sym 39885 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[113]_new_inv_
.sym 39886 core.cpu.i_tv80_core.mcycle[0]
.sym 39887 $false
.sym 39888 $false
.sym 39891 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 39892 $abc$77013$new_n1824_
.sym 39893 $abc$77013$new_n2030_
.sym 39894 $false
.sym 39897 $abc$77013$new_n1824_
.sym 39898 core.cpu.i_tv80_core.Halt_FF
.sym 39899 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:1209$1415_Y_new_inv_
.sym 39900 $abc$77013$core.cpu.i_tv80_core.Jump_new_inv_
.sym 39903 $abc$77013$new_n2101_
.sym 39904 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39818_new_
.sym 39905 $abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_
.sym 39906 core.cpu.i_tv80_core.XY_Ind
.sym 39909 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:1209$1415_Y_new_inv_
.sym 39910 core.cpu.i_tv80_core.Halt_FF
.sym 39911 $abc$77013$new_n3764_
.sym 39912 $false
.sym 39913 $true
.sym 39914 clk
.sym 39915 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 39916 $abc$77013$new_n2075_
.sym 39917 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$9339.$ternary$/usr/bin/../share/yosys/techmap.v:445$42030_Y[1]_new_inv_
.sym 39918 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][2]_new_inv_
.sym 39919 $abc$77013$new_n2094_
.sym 39920 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61631[3]_new_
.sym 39921 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][0]_new_inv_
.sym 39922 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61621[3]_new_inv_
.sym 39923 $abc$77013$new_n1833_
.sym 39990 core.cpu.i_tv80_core.mcycle[0]
.sym 39991 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31176_new_inv_
.sym 39992 $false
.sym 39993 $false
.sym 39996 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29377.$ternary$/usr/bin/../share/yosys/techmap.v:445$38170_Y_new_inv_
.sym 39997 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 39998 $abc$77013$new_n4452_
.sym 39999 core.cpu.i_tv80_core.tstate[3]
.sym 40002 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_
.sym 40003 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 40004 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$11375_Y_new_
.sym 40005 $false
.sym 40008 $abc$77013$new_n2070_
.sym 40009 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8074.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42119_Y_new_
.sym 40010 core.cpu.i_tv80_core.mcycle[1]
.sym 40011 core.cpu.i_tv80_core.ISet[1]
.sym 40014 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$32856[0]_new_
.sym 40015 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$49346_new_inv_
.sym 40016 $abc$77013$new_n1826_
.sym 40017 $false
.sym 40020 core.cpu.i_tv80_core.mcycle[3]
.sym 40021 core.cpu.i_tv80_core.mcycle[4]
.sym 40022 $false
.sym 40023 $false
.sym 40026 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8074.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42119_Y_new_
.sym 40027 core.cpu.i_tv80_core.ISet[1]
.sym 40028 $false
.sym 40029 $false
.sym 40032 $true$2
.sym 40033 $false
.sym 40034 $false
.sym 40035 $false
.sym 40036 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63107
.sym 40037 clk
.sym 40038 $false
.sym 40039 $abc$77013$new_n2090_
.sym 40040 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3828_Y[1]
.sym 40041 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31302_new_inv_
.sym 40042 $abc$77013$new_n4106_
.sym 40043 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30392.$and$/usr/bin/../share/yosys/techmap.v:434$42114_Y[2]_new_
.sym 40044 $abc$77013$new_n2092_
.sym 40045 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7710.$ternary$/usr/bin/../share/yosys/techmap.v:445$42175_Y[1]_new_inv_
.sym 40046 core.cpu.i_tv80_core.mcycles[0]
.sym 40113 $abc$77013$new_n2107_
.sym 40114 $abc$77013$new_n2108_
.sym 40115 $abc$77013$new_n2105_
.sym 40116 core.cpu.i_tv80_core.mcycles[2]
.sym 40119 core.cpu.i_tv80_core.mcycle[0]
.sym 40120 $abc$77013$new_n2106_
.sym 40121 core.cpu.i_tv80_core.mcycles[1]
.sym 40122 $false
.sym 40125 core.cpu.i_tv80_core.mcycle[2]
.sym 40126 core.cpu.i_tv80_core.mcycle[1]
.sym 40127 core.cpu.i_tv80_core.mcycles[0]
.sym 40128 $false
.sym 40131 core.cpu.i_tv80_core.mcycle[6]
.sym 40132 core.cpu.i_tv80_core.mcycle[5]
.sym 40133 core.cpu.i_tv80_core.mcycles[0]
.sym 40134 core.cpu.i_tv80_core.mcycles[1]
.sym 40137 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27669.$ternary$/usr/bin/../share/yosys/techmap.v:445$42149_Y[2]_new_inv_
.sym 40138 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 40139 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31302_new_inv_
.sym 40140 core.cpu.i_tv80_core.ISet[1]
.sym 40143 core.cpu.i_tv80_core.mcycle[4]
.sym 40144 core.cpu.i_tv80_core.mcycle[3]
.sym 40145 core.cpu.i_tv80_core.mcycles[1]
.sym 40146 core.cpu.i_tv80_core.mcycles[0]
.sym 40149 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 40150 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27669.$ternary$/usr/bin/../share/yosys/techmap.v:445$42149_Y[1]_new_
.sym 40151 $abc$77013$new_n4106_
.sym 40152 $false
.sym 40155 $abc$77013$new_n2289_
.sym 40156 $abc$77013$new_n4109_
.sym 40157 $false
.sym 40158 $false
.sym 40159 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 40160 clk
.sym 40161 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 40162 $abc$77013$new_n2096_
.sym 40163 $abc$77013$new_n2079_
.sym 40164 $abc$77013$new_n4569_
.sym 40165 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$and$/usr/bin/../share/yosys/techmap.v:434$42085_Y[1]_new_
.sym 40166 $abc$77013$new_n4240_
.sym 40167 $abc$77013$new_n4568_
.sym 40168 $abc$77013$new_n3602_
.sym 40169 $abc$77013$new_n2078_
.sym 40236 core.cpu.i_tv80_core.mcycle[1]
.sym 40237 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31450_new_inv_
.sym 40238 $abc$77013$new_n3499_
.sym 40239 $false
.sym 40242 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$11\Inc_WZ[0:0]_new_
.sym 40243 core.cpu.i_tv80_core.mcycle[0]
.sym 40244 $false
.sym 40245 $false
.sym 40248 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28693.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42183_Y_new_inv_
.sym 40249 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$20\IncDec_16[3:0][2]_new_inv_
.sym 40250 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$11375_Y_new_
.sym 40251 $false
.sym 40254 $abc$77013$new_n1820_
.sym 40255 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$20\IncDec_16[3:0][2]_new_inv_
.sym 40256 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$11375_Y_new_
.sym 40257 $false
.sym 40260 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$and$/usr/bin/../share/yosys/techmap.v:434$42088_Y[2]_new_
.sym 40261 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$49346_new_inv_
.sym 40262 $abc$77013$auto$simplemap.cc:168:logic_reduce$44570_new_inv_
.sym 40263 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$32856[0]_new_
.sym 40266 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$11375_Y_new_
.sym 40267 core.cpu.i_tv80_core.mcycle[2]
.sym 40268 $false
.sym 40269 $false
.sym 40272 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$19218_Y_new_inv_
.sym 40273 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28693.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42183_Y_new_inv_
.sym 40274 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$22\Set_Addr_To[2:0][1]_new_
.sym 40275 $false
.sym 40278 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$50\TStates[2:0][2]_new_inv_
.sym 40279 $abc$77013$new_n1820_
.sym 40280 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31448_new_inv_
.sym 40281 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_
.sym 40285 $abc$77013$new_n2056_
.sym 40286 $abc$77013$new_n2099_
.sym 40287 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$60159[6]_new_inv_
.sym 40288 $abc$77013$new_n2084_
.sym 40289 $abc$77013$new_n2087_
.sym 40290 $abc$77013$new_n2054_
.sym 40291 $abc$77013$new_n2080_
.sym 40292 $abc$77013$new_n2098_
.sym 40359 $abc$77013$auto$wreduce.cc:455:run$31584[1]_new_
.sym 40360 core.cpu.i_tv80_core.mcycle[0]
.sym 40361 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33337_new_
.sym 40362 $abc$77013$new_n4540_
.sym 40365 core.cpu.i_tv80_core.mcycle[1]
.sym 40366 core.cpu.i_tv80_core.mcycle[2]
.sym 40367 core.cpu.i_tv80_core.mcycle[3]
.sym 40368 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28693.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42183_Y_new_inv_
.sym 40371 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$60853[1]_new_
.sym 40372 $abc$77013$new_n1820_
.sym 40373 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31264_new_
.sym 40374 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31260_new_inv_
.sym 40377 core.cpu.i_tv80_core.NMICycle
.sym 40378 core.cpu.i_tv80_core.IntCycle
.sym 40379 $false
.sym 40380 $false
.sym 40383 core.cpu.i_tv80_core.NMICycle
.sym 40384 $abc$77013$auto$simplemap.cc:168:logic_reduce$44570_new_inv_
.sym 40385 core.cpu.i_tv80_core.IntCycle
.sym 40386 $false
.sym 40389 $abc$77013$auto$wreduce.cc:455:run$31584[1]_new_
.sym 40390 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33337_new_
.sym 40391 $abc$77013$new_n4566_
.sym 40392 core.cpu.i_tv80_core.mcycle[0]
.sym 40395 $abc$77013$new_n1813_
.sym 40396 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$67128[1]_new_inv_
.sym 40397 core.reset_n
.sym 40398 $false
.sym 40401 core.cpu.i_tv80_core.mcycle[0]
.sym 40402 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$11\Inc_WZ[0:0]_new_
.sym 40403 $abc$77013$new_n1820_
.sym 40404 $false
.sym 40408 $abc$77013$new_n4221_
.sym 40409 $abc$77013$new_n1821_
.sym 40410 $abc$77013$core.cpu.i_tv80_core.LDSPHL_new_
.sym 40411 $abc$77013$new_n2055_
.sym 40412 $abc$77013$new_n4224_
.sym 40413 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$and$/usr/bin/../share/yosys/techmap.v:434$42096_Y[2]_new_
.sym 40414 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61058[1]_new_inv_
.sym 40415 $abc$77013$new_n4222_
.sym 40482 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$22\Set_Addr_To[2:0][1]_new_
.sym 40483 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28579.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38169_Y_new_inv_
.sym 40484 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28693.$and$/usr/bin/../share/yosys/techmap.v:434$42194_Y[1]_new_
.sym 40485 $false
.sym 40488 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31322_new_
.sym 40489 $abc$77013$new_n1886_
.sym 40490 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28693.$and$/usr/bin/../share/yosys/techmap.v:434$42193_Y[1]_new_
.sym 40491 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28693.$and$/usr/bin/../share/yosys/techmap.v:434$42194_Y[1]_new_
.sym 40494 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_
.sym 40495 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$32856[0]_new_
.sym 40496 $abc$77013$auto$wreduce.cc:455:run$31584[1]_new_
.sym 40497 $abc$77013$new_n4584_
.sym 40500 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_
.sym 40501 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:1209$1415_Y_new_inv_
.sym 40502 core.cpu.i_tv80_core.mcycle[0]
.sym 40503 $abc$77013$auto$simplemap.cc:168:logic_reduce$44570_new_inv_
.sym 40506 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$41916[22]_new_
.sym 40507 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$42\Set_BusB_To[3:0][0]_new_
.sym 40508 $abc$77013$new_n1821_
.sym 40509 $abc$77013$new_n1819_
.sym 40512 core.cpu.i_tv80_core.mcycle[1]
.sym 40513 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$19218_Y_new_inv_
.sym 40514 core.cpu.i_tv80_core.mcycle[0]
.sym 40515 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28693.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42183_Y_new_inv_
.sym 40518 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:1209$1415_Y_new_inv_
.sym 40519 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_
.sym 40520 core.cpu.i_tv80_core.mcycle[0]
.sym 40521 $abc$77013$auto$simplemap.cc:168:logic_reduce$44570_new_inv_
.sym 40524 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28693.$and$/usr/bin/../share/yosys/techmap.v:434$42193_Y[0]_new_
.sym 40525 $abc$77013$new_n1892_
.sym 40526 $abc$77013$new_n1998_
.sym 40527 $false
.sym 40531 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27669.$and$/usr/bin/../share/yosys/techmap.v:434$42164_Y[0]_new_
.sym 40532 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$58200[0]_new_inv_
.sym 40533 $abc$77013$new_n4584_
.sym 40534 $abc$77013$new_n3270_
.sym 40535 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36491[0]_new_inv_
.sym 40536 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[113]_new_inv_
.sym 40537 $abc$77013$new_n4582_
.sym 40538 $abc$77013$new_n2048_
.sym 40605 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[1]_new_inv_
.sym 40606 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[0]_new_inv_
.sym 40607 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33337_new_
.sym 40608 $false
.sym 40611 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[0]_new_inv_
.sym 40612 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42928[1]_new_inv_
.sym 40613 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 40614 $false
.sym 40617 $abc$77013$new_n3273_
.sym 40618 $abc$77013$new_n3270_
.sym 40619 core.cpu.i_tv80_core.mcycle[1]
.sym 40620 $abc$77013$new_n3272_
.sym 40623 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_
.sym 40624 $abc$77013$new_n3264_
.sym 40625 $abc$77013$new_n4423_
.sym 40626 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 40629 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\JumpXY[0:0]_new_
.sym 40630 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 40631 $false
.sym 40632 $false
.sym 40635 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31280_new_inv_
.sym 40636 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$49346_new_inv_
.sym 40637 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28693.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42183_Y_new_inv_
.sym 40638 $false
.sym 40641 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[0]_new_inv_
.sym 40642 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42880[1]_new_inv_
.sym 40643 $false
.sym 40644 $false
.sym 40647 $abc$77013$new_n1892_
.sym 40648 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_
.sym 40649 $abc$77013$new_n3269_
.sym 40650 $false
.sym 40654 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\ExchangeDH[0:0]_new_
.sym 40655 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31280_new_inv_
.sym 40656 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$43125[0]_new_inv_
.sym 40657 $abc$77013$new_n3267_
.sym 40658 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31264_new_
.sym 40659 $abc$77013$new_n4583_
.sym 40660 $abc$77013$new_n1865_
.sym 40661 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33399[61]_new_
.sym 40728 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$45321[1]_new_inv_
.sym 40729 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8909.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_
.sym 40730 $false
.sym 40731 $false
.sym 40734 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42880[1]_new_inv_
.sym 40735 $abc$77013$new_n1451_
.sym 40736 $false
.sym 40737 $false
.sym 40740 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31280_new_inv_
.sym 40741 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31264_new_
.sym 40742 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8909.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_
.sym 40743 $false
.sym 40746 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[1]_new_inv_
.sym 40747 core.cpu.i_tv80_core.IR[3]
.sym 40748 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42928[1]_new_inv_
.sym 40749 $abc$77013$new_n1451_
.sym 40752 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31264_new_
.sym 40753 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31280_new_inv_
.sym 40754 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33399[61]_new_
.sym 40755 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$32860_new_inv_
.sym 40758 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[88]_new_
.sym 40759 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33399[61]_new_
.sym 40760 $abc$77013$new_n1863_
.sym 40761 $abc$77013$new_n1865_
.sym 40764 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33399[61]_new_
.sym 40765 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$32860_new_inv_
.sym 40766 $abc$77013$new_n3265_
.sym 40767 $false
.sym 40770 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[88]_new_
.sym 40771 $abc$77013$new_n3267_
.sym 40772 $abc$77013$new_n1863_
.sym 40773 $abc$77013$new_n1865_
.sym 40777 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42880[1]_new_inv_
.sym 40778 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42448[1]_new_inv_
.sym 40779 $abc$77013$new_n1866_
.sym 40780 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[0]_new_inv_
.sym 40783 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42928[1]_new_inv_
.sym 40784 $abc$77013$new_n1451_
.sym 41194 core.spi0.master.mosi
.sym 41252 core.cpu.i_tv80_core.i_reg.RegsH[1][3]
.sym 41327 core.cpu.i_tv80_core.i_reg.DIH[0]
.sym 41328 $false
.sym 41329 $false
.sym 41330 $false
.sym 41351 core.cpu.i_tv80_core.i_reg.DIH[3]
.sym 41352 $false
.sym 41353 $false
.sym 41354 $false
.sym 41363 core.cpu.i_tv80_core.i_reg.DIH[5]
.sym 41364 $false
.sym 41365 $false
.sym 41366 $false
.sym 41367 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75107
.sym 41368 clk
.sym 41369 $false
.sym 41374 $abc$77013$new_n4469_
.sym 41375 $abc$77013$new_n4262_
.sym 41376 $abc$77013$new_n1638_
.sym 41377 $abc$77013$new_n4468_
.sym 41378 $abc$77013$new_n4263_
.sym 41379 $abc$77013$new_n1637_
.sym 41380 core.cpu.i_tv80_core.i_reg.RegsH[6][3]
.sym 41381 core.cpu.i_tv80_core.i_reg.RegsH[6][0]
.sym 41490 core.cpu.i_tv80_core.i_reg.DIH[0]
.sym 41491 $false
.sym 41492 $false
.sym 41493 $false
.sym 41508 core.cpu.i_tv80_core.i_reg.DIH[3]
.sym 41509 $false
.sym 41510 $false
.sym 41511 $false
.sym 41530 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75539
.sym 41531 clk
.sym 41532 $false
.sym 41533 $abc$77013$new_n4516_
.sym 41534 $abc$77013$new_n1639_
.sym 41535 $abc$77013$new_n1636_
.sym 41536 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[3]_new_inv_
.sym 41537 core.cpu.i_tv80_core.i_reg.DOAH[3]
.sym 41538 $abc$77013$new_n2282_
.sym 41539 $abc$77013$new_n4515_
.sym 41540 core.cpu.i_tv80_core.i_reg.RegsH[2][3]
.sym 41607 core.cpu.i_tv80_core.i_reg.RegsH[2][0]
.sym 41608 $abc$77013$auto$rtlil.cc:1862:And$32510_new_
.sym 41609 $abc$77013$auto$rtlil.cc:1862:And$32516_new_
.sym 41610 core.cpu.i_tv80_core.i_reg.RegsH[3][0]
.sym 41613 $abc$77013$new_n1388_
.sym 41614 $abc$77013$new_n1489_
.sym 41615 $abc$77013$new_n1492_
.sym 41616 $abc$77013$new_n1495_
.sym 41619 core.cpu.i_tv80_core.i_reg.RegsH[5][0]
.sym 41620 core.cpu.i_tv80_core.i_reg.RegsH[4][0]
.sym 41621 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 41622 $abc$77013$new_n4464_
.sym 41625 core.cpu.i_tv80_core.i_reg.RegsH[7][0]
.sym 41626 core.cpu.i_tv80_core.i_reg.RegsH[3][0]
.sym 41627 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 41628 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 41631 core.cpu.i_tv80_core.i_reg.RegsH[7][3]
.sym 41632 core.cpu.i_tv80_core.i_reg.RegsH[3][3]
.sym 41633 core.cpu.i_tv80_core.RegAddrC[2]
.sym 41634 core.cpu.i_tv80_core.RegAddrC[0]
.sym 41637 $abc$77013$auto$rtlil.cc:1862:And$32526_new_
.sym 41638 core.cpu.i_tv80_core.i_reg.RegsH[4][0]
.sym 41639 $abc$77013$auto$rtlil.cc:1862:And$32546_new_
.sym 41640 core.cpu.i_tv80_core.i_reg.RegsH[7][0]
.sym 41643 core.cpu.i_tv80_core.i_reg.RegsH[7][0]
.sym 41644 core.cpu.i_tv80_core.i_reg.RegsH[3][0]
.sym 41645 core.cpu.i_tv80_core.RegAddrC[2]
.sym 41646 core.cpu.i_tv80_core.RegAddrC[0]
.sym 41649 $abc$77013$auto$rtlil.cc:1862:And$32532_new_
.sym 41650 core.cpu.i_tv80_core.i_reg.RegsH[5][0]
.sym 41651 $abc$77013$auto$rtlil.cc:1862:And$32540_new_
.sym 41652 core.cpu.i_tv80_core.i_reg.RegsH[6][0]
.sym 41656 core.cpu.i_tv80_core.i_reg.DIH[3]
.sym 41657 $abc$77013$new_n4512_
.sym 41658 core.cpu.i_tv80_core.i_reg.DOAH[5]
.sym 41659 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3700_Y[5]_new_
.sym 41660 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3679_Y[3]_new_
.sym 41661 core.cpu.i_tv80_core.i_reg.RegsH[5][3]
.sym 41730 $abc$77013$new_n4465_
.sym 41731 $abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIH[7:0][0]_new_
.sym 41732 $abc$77013$new_n1479_
.sym 41733 $false
.sym 41736 $abc$77013$new_n4483_
.sym 41737 $abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIL[7:0][3]_new_
.sym 41738 $abc$77013$new_n1479_
.sym 41739 $false
.sym 41742 $abc$77013$new_n3953_
.sym 41743 $abc$77013$new_n3954_
.sym 41744 $abc$77013$new_n4465_
.sym 41745 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_
.sym 41748 core.cpu.i_tv80_core.i_reg.RegsH[6][0]
.sym 41749 core.cpu.i_tv80_core.i_reg.RegsH[2][0]
.sym 41750 core.cpu.i_tv80_core.RegAddrC[0]
.sym 41751 core.cpu.i_tv80_core.RegAddrC[2]
.sym 41754 $abc$77013$new_n2430_
.sym 41755 $abc$77013$new_n2431_
.sym 41756 $abc$77013$new_n4295_
.sym 41757 core.cpu.i_tv80_core.RegAddrC[1]
.sym 41760 core.cpu.i_tv80_core.RegBusA_r[8]
.sym 41761 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_
.sym 41762 $abc$77013$new_n3612_
.sym 41763 $false
.sym 41766 core.cpu.i_tv80_core.i_reg.RegsH[6][0]
.sym 41767 core.cpu.i_tv80_core.i_reg.RegsH[2][0]
.sym 41768 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 41769 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 41772 $abc$77013$new_n3650_
.sym 41773 $abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIH[7:0][5]_new_
.sym 41774 $abc$77013$new_n1479_
.sym 41775 $false
.sym 41779 $abc$77013$new_n1667_
.sym 41780 $abc$77013$new_n1666_
.sym 41781 $abc$77013$new_n1668_
.sym 41782 $abc$77013$new_n4489_
.sym 41783 core.cpu.i_tv80_core.i_reg.DOAL[7]
.sym 41784 core.cpu.i_tv80_core.i_reg.DIL[7]
.sym 41785 $abc$77013$new_n4488_
.sym 41786 core.cpu.i_tv80_core.i_reg.RegsL[1][7]
.sym 41853 core.cpu.i_tv80_core.i_reg.RegsL[0][7]
.sym 41854 core.cpu.i_tv80_core.i_reg.RegsL[4][7]
.sym 41855 core.cpu.i_tv80_core.RegAddrC[0]
.sym 41856 $abc$77013$new_n4410_
.sym 41859 $abc$77013$new_n1699_
.sym 41860 $abc$77013$new_n1701_
.sym 41861 $false
.sym 41862 $false
.sym 41871 core.cpu.i_tv80_core.i_reg.RegsL[1][7]
.sym 41872 core.cpu.i_tv80_core.i_reg.RegsL[5][7]
.sym 41873 core.cpu.i_tv80_core.RegAddrC[0]
.sym 41874 core.cpu.i_tv80_core.RegAddrC[2]
.sym 41877 $abc$77013$new_n1699_
.sym 41878 $abc$77013$new_n1701_
.sym 41879 core.cpu.i_tv80_core.i_reg.DOAL[6]
.sym 41880 $abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_
.sym 41883 $abc$77013$auto$rtlil.cc:1862:And$32500_new_
.sym 41884 core.cpu.i_tv80_core.i_reg.RegsL[1][7]
.sym 41885 $abc$77013$auto$rtlil.cc:1862:And$32546_new_
.sym 41886 core.cpu.i_tv80_core.i_reg.RegsL[7][7]
.sym 41895 core.cpu.i_tv80_core.i_reg.DIL[7]
.sym 41896 $false
.sym 41897 $false
.sym 41898 $false
.sym 41899 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75491
.sym 41900 clk
.sym 41901 $false
.sym 41902 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3694.$and$/usr/bin/../share/yosys/techmap.v:434$32972_Y[3]_new_inv_
.sym 41903 core.cpu.i_tv80_core.i_reg.RegsL[0][7]
.sym 41906 core.cpu.i_tv80_core.i_reg.RegsL[0][6]
.sym 41976 $abc$77013$new_n3713_
.sym 41977 $abc$77013$new_n3712_
.sym 41978 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_
.sym 41979 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 41982 core.cpu.i_tv80_core.i_reg.RegsL[4][6]
.sym 41983 core.cpu.i_tv80_core.i_reg.RegsL[0][6]
.sym 41984 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 41985 $false
.sym 41988 core.cpu.i_tv80_core.i_reg.RegsL[5][6]
.sym 41989 core.cpu.i_tv80_core.i_reg.RegsL[1][6]
.sym 41990 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 41991 $false
.sym 41994 core.cpu.i_tv80_core.i_reg.DIL[7]
.sym 41995 $false
.sym 41996 $false
.sym 41997 $false
.sym 42012 core.cpu.i_tv80_core.i_reg.DIL[4]
.sym 42013 $false
.sym 42014 $false
.sym 42015 $false
.sym 42018 core.cpu.i_tv80_core.i_reg.DIL[6]
.sym 42019 $false
.sym 42020 $false
.sym 42021 $false
.sym 42022 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75587
.sym 42023 clk
.sym 42024 $false
.sym 42025 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3679_Y[6]_new_inv_
.sym 42026 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3694.$and$/usr/bin/../share/yosys/techmap.v:434$32972_Y[0]_new_
.sym 42027 core.cpu.i_tv80_core.i_reg.DIL[6]
.sym 42029 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3679_Y[4]_new_inv_
.sym 42030 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$and$/usr/bin/../share/yosys/techmap.v:434$36133_Y[5]_new_inv_
.sym 42031 core.cpu.i_tv80_core.i_reg.RegsL[1][6]
.sym 42099 core.cpu.i_tv80_core.i_reg.RegsL[7][4]
.sym 42100 core.cpu.i_tv80_core.i_reg.RegsL[3][4]
.sym 42101 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 42102 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 42105 core.cpu.i_tv80_core.i_reg.RegsL[6][4]
.sym 42106 core.cpu.i_tv80_core.i_reg.RegsL[2][4]
.sym 42107 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 42108 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 42111 $abc$77013$new_n4001_
.sym 42112 $abc$77013$new_n4002_
.sym 42113 $abc$77013$new_n4485_
.sym 42114 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_
.sym 42117 core.cpu.i_tv80_core.i_reg.RegsL[7][4]
.sym 42118 $abc$77013$auto$rtlil.cc:1862:And$32546_new_
.sym 42119 $abc$77013$new_n1652_
.sym 42120 $abc$77013$new_n1653_
.sym 42123 core.cpu.i_tv80_core.i_reg.RegsL[2][4]
.sym 42124 $abc$77013$auto$rtlil.cc:1862:And$32510_new_
.sym 42125 $abc$77013$auto$rtlil.cc:1862:And$32516_new_
.sym 42126 core.cpu.i_tv80_core.i_reg.RegsL[3][4]
.sym 42135 $abc$77013$auto$rtlil.cc:1862:And$32540_new_
.sym 42136 core.cpu.i_tv80_core.i_reg.RegsL[6][4]
.sym 42137 $false
.sym 42138 $false
.sym 42141 core.cpu.i_tv80_core.i_reg.DIL[4]
.sym 42142 $false
.sym 42143 $false
.sym 42144 $false
.sym 42145 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75299
.sym 42146 clk
.sym 42147 $false
.sym 42149 core.cpu.i_tv80_core.i_reg.DIL[0]
.sym 42151 core.cpu.i_tv80_core.BusA[7]
.sym 42228 core.cpu.i_tv80_core.i_reg.RegsL[7][4]
.sym 42229 core.cpu.i_tv80_core.i_reg.RegsL[3][4]
.sym 42230 core.cpu.i_tv80_core.RegAddrC[2]
.sym 42231 core.cpu.i_tv80_core.RegAddrC[0]
.sym 42234 core.cpu.i_tv80_core.i_reg.RegsL[0][4]
.sym 42235 $abc$77013$auto$rtlil.cc:1862:And$32492_new_
.sym 42236 $abc$77013$auto$rtlil.cc:1862:And$32526_new_
.sym 42237 core.cpu.i_tv80_core.i_reg.RegsL[4][4]
.sym 42240 $abc$77013$new_n1651_
.sym 42241 $abc$77013$new_n1654_
.sym 42242 $abc$77013$new_n1655_
.sym 42243 $false
.sym 42246 $abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_
.sym 42247 $abc$77013$new_n1654_
.sym 42248 $abc$77013$new_n1655_
.sym 42249 $abc$77013$new_n1651_
.sym 42252 $abc$77013$new_n4485_
.sym 42253 $abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIL[7:0][4]_new_
.sym 42254 $abc$77013$new_n1479_
.sym 42255 $false
.sym 42264 $abc$77013$new_n1650_
.sym 42265 $abc$77013$new_n1644_
.sym 42266 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3689_CTRL_new_
.sym 42267 $abc$77013$new_n1656_
.sym 42268 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$68613
.sym 42269 clk
.sym 42270 $false
.sym 42271 $abc$77013$auto$simplemap.cc:309:simplemap_lut$36778[0]_new_
.sym 42272 $abc$77013$auto$simplemap.cc:309:simplemap_lut$33707[0]_new_
.sym 42273 $abc$77013$new_n1588_
.sym 42274 $abc$77013$new_n1592_
.sym 42275 $abc$77013$new_n4560_
.sym 42276 core.cpu.i_tv80_core.BusA[5]
.sym 42277 core.cpu.i_tv80_core.BusA[0]
.sym 42278 core.cpu.i_tv80_core.BusA[3]
.sym 42357 $abc$77013$new_n1593_
.sym 42358 core.cpu.i_tv80_core.SP[4]
.sym 42359 $false
.sym 42360 $false
.sym 42363 $abc$77013$new_n1590_
.sym 42364 $abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_
.sym 42365 $false
.sym 42366 $false
.sym 42369 core.cpu.i_tv80_core.SP[6]
.sym 42370 core.cpu.i_tv80_core.SP[14]
.sym 42371 $abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_
.sym 42372 $abc$77013$new_n1590_
.sym 42375 $abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_
.sym 42376 $abc$77013$new_n1590_
.sym 42377 $false
.sym 42378 $false
.sym 42381 core.cpu.i_tv80_core.SP[12]
.sym 42382 $abc$77013$new_n1589_
.sym 42383 $abc$77013$new_n1657_
.sym 42384 $abc$77013$new_n1658_
.sym 42387 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3700_Y[6]_new_
.sym 42388 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3689_CTRL_new_
.sym 42389 $abc$77013$new_n1706_
.sym 42390 $abc$77013$new_n4563_
.sym 42391 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$68613
.sym 42392 clk
.sym 42393 $false
.sym 42394 $abc$77013$new_n3998_
.sym 42395 $abc$77013$new_n4022_
.sym 42396 $abc$77013$new_n4197_
.sym 42397 $abc$77013$new_n4559_
.sym 42398 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3949_Y[0]_new_
.sym 42399 $abc$77013$new_n4523_
.sym 42400 core.cpu.i_tv80_core.BusB[4]
.sym 42401 core.cpu.i_tv80_core.BusB[3]
.sym 42468 core.cpu.i_tv80_core.SP[4]
.sym 42469 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3864_Y[4]_new_inv_
.sym 42470 $abc$77013$new_n3553_
.sym 42471 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 42474 core.cpu.i_tv80_core.SP[4]
.sym 42475 core.cpu.i_tv80_core.SP16[4]
.sym 42476 $abc$77013$core.cpu.i_tv80_core.LDSPHL_new_
.sym 42477 $abc$77013$new_n3463_
.sym 42480 core.cpu.i_tv80_core.ACC[4]
.sym 42481 core.cpu.di_reg[4]
.sym 42482 $abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_
.sym 42483 $abc$77013$new_n1504_
.sym 42486 core.cpu.i_tv80_core.SP[8]
.sym 42487 core.cpu.i_tv80_core.SP16[8]
.sym 42488 $abc$77013$core.cpu.i_tv80_core.LDSPHL_new_
.sym 42489 $abc$77013$new_n3463_
.sym 42492 $abc$77013$core.cpu.i_tv80_core.LDSPHL_new_
.sym 42493 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[0]_new_inv_
.sym 42494 $abc$77013$new_n3462_
.sym 42495 $false
.sym 42498 $abc$77013$core.cpu.i_tv80_core.LDSPHL_new_
.sym 42499 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCL[4]_new_inv_
.sym 42500 $abc$77013$new_n3569_
.sym 42501 $false
.sym 42504 core.cpu.i_tv80_core.ACC[6]
.sym 42505 core.cpu.di_reg[6]
.sym 42506 $abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_
.sym 42507 $abc$77013$new_n1504_
.sym 42510 $abc$77013$new_n3553_
.sym 42511 $abc$77013$core.cpu.i_tv80_core.Save_Mux[4]_new_inv_
.sym 42512 $abc$77013$new_n3567_
.sym 42513 $false
.sym 42514 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 42515 clk
.sym 42516 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 42517 $abc$77013$new_n3910_
.sym 42518 $abc$77013$new_n1674_
.sym 42519 $abc$77013$new_n3963_
.sym 42520 $abc$77013$new_n4193_
.sym 42521 $abc$77013$new_n3961_
.sym 42522 $abc$77013$new_n4186_
.sym 42523 core.cpu.i_tv80_core.BusB[6]
.sym 42524 core.cpu.i_tv80_core.BusB[5]
.sym 42591 core.cpu.di_reg[3]
.sym 42592 core.cpu.i_tv80_core.ID16_B[15]
.sym 42593 core.cpu.i_tv80_core.tstate[3]
.sym 42594 $false
.sym 42597 core.cpu.i_tv80_core.SP[5]
.sym 42598 core.cpu.i_tv80_core.SP[13]
.sym 42599 $abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_
.sym 42600 $abc$77013$new_n1590_
.sym 42603 core.cpu.i_tv80_core.PC[4]
.sym 42604 $abc$77013$new_n3911_
.sym 42605 $abc$77013$new_n3962_
.sym 42606 core.cpu.i_tv80_core.SP[12]
.sym 42609 $abc$77013$new_n3964_
.sym 42610 core.cpu.i_tv80_core.SP[5]
.sym 42611 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40023_new_
.sym 42612 core.cpu.i_tv80_core.PC[13]
.sym 42615 $abc$77013$new_n3964_
.sym 42616 core.cpu.i_tv80_core.SP[4]
.sym 42617 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40023_new_
.sym 42618 core.cpu.i_tv80_core.PC[12]
.sym 42621 core.cpu.di_reg[5]
.sym 42622 core.cpu.i_tv80_core.ID16_B[15]
.sym 42623 core.cpu.i_tv80_core.tstate[3]
.sym 42624 $false
.sym 42627 $abc$77013$new_n3964_
.sym 42628 core.cpu.i_tv80_core.SP[6]
.sym 42629 $abc$77013$new_n3962_
.sym 42630 core.cpu.i_tv80_core.SP[14]
.sym 42633 core.cpu.di_reg[7]
.sym 42634 core.cpu.i_tv80_core.ID16_B[15]
.sym 42635 core.cpu.i_tv80_core.tstate[3]
.sym 42636 $false
.sym 42640 $abc$77013$new_n4044_
.sym 42641 $abc$77013$new_n3964_
.sym 42642 $abc$77013$new_n3911_
.sym 42643 $abc$77013$new_n3962_
.sym 42644 $abc$77013$new_n3471_
.sym 42645 $abc$77013$new_n4524_
.sym 42646 $abc$77013$new_n3982_
.sym 42647 core.cpu.i_tv80_core.SP[8]
.sym 42714 core.cpu.i_tv80_core.SP[15]
.sym 42715 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[7]_new_inv_
.sym 42716 core.cpu.i_tv80_core.tstate[3]
.sym 42717 $false
.sym 42720 core.cpu.i_tv80_core.SP[12]
.sym 42721 core.cpu.i_tv80_core.SP16[12]
.sym 42722 $abc$77013$core.cpu.i_tv80_core.LDSPHL_new_
.sym 42723 $abc$77013$new_n3463_
.sym 42726 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[4]_new_inv_
.sym 42727 $abc$77013$core.cpu.i_tv80_core.LDSPHL_new_
.sym 42728 $abc$77013$new_n3480_
.sym 42729 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 42732 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[2]_new_inv_
.sym 42733 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3944_Y[2]_new_inv_
.sym 42734 $abc$77013$core.cpu.i_tv80_core.LDSPHL_new_
.sym 42735 $false
.sym 42738 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 42739 core.cpu.i_tv80_core.SP[12]
.sym 42740 $false
.sym 42741 $false
.sym 42744 core.cpu.i_tv80_core.SP[10]
.sym 42745 core.cpu.i_tv80_core.SP16[10]
.sym 42746 $abc$77013$new_n3463_
.sym 42747 $false
.sym 42750 core.cpu.i_tv80_core.SP[10]
.sym 42751 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[2]_new_inv_
.sym 42752 core.cpu.i_tv80_core.tstate[3]
.sym 42753 $false
.sym 42756 $abc$77013$new_n3479_
.sym 42757 $abc$77013$new_n3481_
.sym 42758 $abc$77013$core.cpu.i_tv80_core.Save_Mux[4]_new_inv_
.sym 42759 $abc$77013$new_n3465_
.sym 42760 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 42761 clk
.sym 42762 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 42763 $abc$77013$new_n2942_
.sym 42764 $abc$77013$new_n4359_
.sym 42765 $abc$77013$new_n4043_
.sym 42766 $abc$77013$new_n3979_
.sym 42767 $abc$77013$new_n4362_
.sym 42768 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4402_Y[4]_new_inv_
.sym 42769 core.cpu.i_tv80_core.ACC[4]
.sym 42770 core.cpu.i_tv80_core.SP[3]
.sym 42837 core.cpu.i_tv80_core.SP[9]
.sym 42838 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3946_Y[1]_new_inv_
.sym 42839 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 42840 $false
.sym 42843 core.cpu.i_tv80_core.SP[14]
.sym 42844 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3946_Y[6]_new_inv_
.sym 42845 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 42846 $false
.sym 42849 $abc$77013$core.cpu.i_tv80_core.LDSPHL_new_
.sym 42850 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[3]_new_inv_
.sym 42851 $abc$77013$new_n3477_
.sym 42852 $false
.sym 42855 $abc$77013$core.cpu.i_tv80_core.Save_Mux[1]_new_
.sym 42856 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3949_Y[1]_new_
.sym 42857 $abc$77013$new_n3465_
.sym 42858 $false
.sym 42861 $abc$77013$core.cpu.i_tv80_core.Save_Mux[1]_new_
.sym 42862 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3867_Y[1]_new_
.sym 42863 $abc$77013$new_n3553_
.sym 42864 $false
.sym 42867 $abc$77013$core.cpu.i_tv80_core.Save_Mux[6]_new_inv_
.sym 42868 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3949_Y[6]_new_
.sym 42869 $abc$77013$new_n3465_
.sym 42870 $false
.sym 42873 $abc$77013$new_n3465_
.sym 42874 $abc$77013$core.cpu.i_tv80_core.Save_Mux[7]_new_inv_
.sym 42875 $abc$77013$new_n3491_
.sym 42876 $false
.sym 42879 $abc$77013$core.cpu.i_tv80_core.Save_Mux[5]_new_inv_
.sym 42880 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3949_Y[5]_new_
.sym 42881 $abc$77013$new_n3465_
.sym 42882 $false
.sym 42883 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 42884 clk
.sym 42885 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 42886 $abc$77013$new_n4373_
.sym 42888 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4402_Y[7]_new_inv_
.sym 42889 $abc$77013$new_n2880_
.sym 42890 $abc$77013$new_n2973_
.sym 42891 core.cpu.i_tv80_core.ACC[1]
.sym 42892 core.cpu.i_tv80_core.ACC[0]
.sym 42893 core.cpu.i_tv80_core.ACC[7]
.sym 42960 core.cpu.i_tv80_core.I[1]
.sym 42961 $abc$77013$new_n2885_
.sym 42962 $false
.sym 42963 $false
.sym 42966 core.cpu.i_tv80_core.SP[3]
.sym 42967 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3864_Y[3]_new_inv_
.sym 42968 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 42969 $false
.sym 42972 core.cpu.i_tv80_core.SP[14]
.sym 42973 core.cpu.i_tv80_core.ACC[6]
.sym 42974 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][0]_new_inv_
.sym 42975 $false
.sym 42978 core.cpu.i_tv80_core.SP[15]
.sym 42979 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3946_Y[7]_new_inv_
.sym 42980 $abc$77013$new_n3465_
.sym 42981 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 42984 core.cpu.i_tv80_core.SP[15]
.sym 42985 core.cpu.i_tv80_core.SP16[15]
.sym 42986 $abc$77013$new_n3463_
.sym 42987 $false
.sym 42990 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[7]_new_inv_
.sym 42991 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3944_Y[7]_new_inv_
.sym 42992 $abc$77013$core.cpu.i_tv80_core.LDSPHL_new_
.sym 42993 $false
.sym 42996 core.cpu.i_tv80_core.I[0]
.sym 42997 $abc$77013$new_n2885_
.sym 42998 $false
.sym 42999 $false
.sym 43002 core.cpu.i_tv80_core.ACC[0]
.sym 43003 $false
.sym 43004 $false
.sym 43005 $false
.sym 43006 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$67781
.sym 43007 clk
.sym 43008 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 43009 $abc$77013$new_n2883_
.sym 43010 $abc$77013$new_n2884_
.sym 43011 $abc$77013$new_n2968_
.sym 43012 $abc$77013$new_n2967_
.sym 43013 $abc$77013$new_n2858_
.sym 43014 $abc$77013$new_n2966_
.sym 43015 core.cpu.i_tv80_core.Ap[0]
.sym 43016 core.cpu.i_tv80_core.Ap[7]
.sym 43083 core.cpu.i_tv80_core.PC[8]
.sym 43084 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$4317.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_
.sym 43085 $abc$77013$new_n2304_
.sym 43086 core.cpu.i_tv80_core.ACC[0]
.sym 43089 $abc$77013$core.cpu.i_tv80_core.Save_Mux[5]_new_inv_
.sym 43090 core.cpu.i_tv80_core.I[5]
.sym 43091 $abc$77013$new_n2896_
.sym 43092 $false
.sym 43095 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$77\Set_Addr_To[2:0][0]_new_inv_
.sym 43096 $abc$77013$new_n2100_
.sym 43097 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3828_Y[1]
.sym 43098 $false
.sym 43107 core.cpu.i_tv80_core.I[6]
.sym 43108 $abc$77013$new_n2885_
.sym 43109 $false
.sym 43110 $false
.sym 43113 $abc$77013$new_n2966_
.sym 43114 $abc$77013$new_n2969_
.sym 43115 $abc$77013$core.cpu.i_tv80_core.Save_Mux[6]_new_inv_
.sym 43116 $abc$77013$new_n2896_
.sym 43125 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4402_Y[5]_new_inv_
.sym 43126 $abc$77013$new_n4370_
.sym 43127 $abc$77013$new_n2885_
.sym 43128 $abc$77013$new_n2896_
.sym 43129 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 43130 clk
.sym 43131 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 43136 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$67781
.sym 43137 core.cpu.i_tv80_core.Ap[6]
.sym 43206 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 43207 core.cpu.i_tv80_core.I[2]
.sym 43208 $false
.sym 43209 $false
.sym 43212 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[1]_new_inv_
.sym 43213 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31296_new_
.sym 43214 $abc$77013$new_n2304_
.sym 43215 core.cpu.i_tv80_core.ACC[1]
.sym 43218 core.cpu.i_tv80_core.PC[10]
.sym 43219 core.cpu.i_tv80_core.I[2]
.sym 43220 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 43221 $abc$77013$new_n2294_
.sym 43230 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[2]_new_inv_
.sym 43231 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31296_new_
.sym 43232 $abc$77013$new_n2304_
.sym 43233 core.cpu.i_tv80_core.ACC[2]
.sym 43236 core.cpu.i_tv80_core.ACC[5]
.sym 43237 $false
.sym 43238 $false
.sym 43239 $false
.sym 43242 core.cpu.i_tv80_core.ACC[6]
.sym 43243 $false
.sym 43244 $false
.sym 43245 $false
.sym 43248 core.cpu.i_tv80_core.ACC[1]
.sym 43249 $false
.sym 43250 $false
.sym 43251 $false
.sym 43252 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$67781
.sym 43253 clk
.sym 43254 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 43255 $abc$77013$new_n1837_
.sym 43256 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:944$1355_Y_new_
.sym 43257 $abc$77013$new_n4115_
.sym 43258 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:944$1356_Y_new_
.sym 43259 $abc$77013$new_n1839_
.sym 43260 $abc$77013$auto$simplemap.cc:309:simplemap_lut$36580[1]_new_
.sym 43261 $abc$77013$auto$wreduce.cc:455:run$31583[1]_new_
.sym 43262 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_
.sym 43329 core.cpu.i_tv80_core.IR[1]
.sym 43330 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61752[1]_new_inv_
.sym 43331 $false
.sym 43332 $false
.sym 43335 $abc$77013$auto$simplemap.cc:309:simplemap_lut$41694_new_inv_
.sym 43336 core.cpu.i_tv80_core.mcycle[6]
.sym 43337 $false
.sym 43338 $false
.sym 43341 $abc$77013$new_n2424_
.sym 43342 $abc$77013$new_n2435_
.sym 43343 core.cpu.i_tv80_core.I[0]
.sym 43344 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 43347 core.cpu.i_tv80_core.mcycle[0]
.sym 43348 core.cpu.i_tv80_core.tstate[4]
.sym 43349 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63133[1]_new_
.sym 43350 $abc$77013$auto$simplemap.cc:309:simplemap_lut$36580[1]_new_
.sym 43353 core.cpu.i_tv80_core.PC[8]
.sym 43354 core.cpu.i_tv80_core.I[0]
.sym 43355 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:516$1221_Y_new_
.sym 43356 $abc$77013$new_n2294_
.sym 43359 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\ExchangeDH[0:0]_new_
.sym 43360 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 43361 core.cpu.i_tv80_core.tstate[3]
.sym 43362 $false
.sym 43365 core.cpu.i_tv80_core.No_BTR
.sym 43366 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61752[1]_new_inv_
.sym 43367 $abc$77013$new_n1475_
.sym 43368 $false
.sym 43375 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64986
.sym 43376 clk
.sym 43377 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 43378 $abc$77013$new_n2408_
.sym 43379 $abc$77013$new_n3615_
.sym 43380 $abc$77013$new_n2409_
.sym 43381 $abc$77013$techmap\core.cpu.$logic_and$./import/tv80/rtl/core/tv80s.v:129$1542_Y_new_
.sym 43382 $abc$77013$new_n3614_
.sym 43383 $abc$77013$core.cpu.i_tv80_core.IncDec_16[2]_new_inv_
.sym 43384 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30426.$and$/usr/bin/../share/yosys/techmap.v:434$42023_Y[0]_new_
.sym 43385 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30300.$ternary$/usr/bin/../share/yosys/techmap.v:445$38211_Y_new_inv_
.sym 43458 $abc$77013$new_n2410_
.sym 43459 core.cpu.i_tv80_core.mcycle[5]
.sym 43460 core.cpu.i_tv80_core.BTR_r
.sym 43461 $false
.sym 43464 $abc$77013$auto$simplemap.cc:309:simplemap_lut$41694_new_inv_
.sym 43465 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27669.$and$/usr/bin/../share/yosys/techmap.v:434$42164_Y[0]_new_
.sym 43466 core.cpu.i_tv80_core.mcycle[6]
.sym 43467 $false
.sym 43470 core.cpu.i_tv80_core.Auto_Wait_t1
.sym 43471 core.cpu.i_tv80_core.tstate[1]
.sym 43472 $false
.sym 43473 $false
.sym 43482 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$10\Jump[0:0]_new_
.sym 43483 core.cpu.i_tv80_core.ISet[1]
.sym 43484 $false
.sym 43485 $false
.sym 43488 core.cpu.i_tv80_core.ISet[1]
.sym 43489 core.cpu.i_tv80_core.ISet[0]
.sym 43490 $false
.sym 43491 $false
.sym 43494 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 43495 core.cpu.i_tv80_core.tstate[3]
.sym 43496 $false
.sym 43497 $false
.sym 43498 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$69731
.sym 43499 clk
.sym 43500 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 43501 $abc$77013$new_n1442_
.sym 43502 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8267.$and$/usr/bin/../share/yosys/techmap.v:434$42054_Y[1]_new_
.sym 43503 $abc$77013$new_n1443_
.sym 43504 $abc$77013$core.cpu.i_tv80_core.IncDec_16[1]_new_inv_
.sym 43505 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$62086[2]_new_
.sym 43506 $abc$77013$new_n1467_
.sym 43507 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$12\Read_To_Reg[0:0]_new_
.sym 43508 $abc$77013$new_n1447_
.sym 43575 core.cpu.i_tv80_core.ISet[0]
.sym 43576 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$9339.$ternary$/usr/bin/../share/yosys/techmap.v:445$42030_Y[1]_new_inv_
.sym 43577 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8267.$ternary$/usr/bin/../share/yosys/techmap.v:445$42053_Y[3]_new_inv_
.sym 43578 core.cpu.i_tv80_core.ISet[1]
.sym 43581 core.cpu.i_tv80_core.mcycle[1]
.sym 43582 core.cpu.i_tv80_core.IR[3]
.sym 43583 core.cpu.i_tv80_core.mcycle[0]
.sym 43584 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61755_new_inv_
.sym 43587 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$20\IncDec_16[3:0][2]_new_inv_
.sym 43588 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8267.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42052_Y_new_inv_
.sym 43589 $false
.sym 43590 $false
.sym 43593 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:437$1197_Y_new_
.sym 43594 core.cpu.i_tv80_core.mcycle[2]
.sym 43595 $false
.sym 43596 $false
.sym 43599 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8267.$and$/usr/bin/../share/yosys/techmap.v:434$42054_Y[1]_new_
.sym 43600 $abc$77013$new_n4461_
.sym 43601 core.cpu.i_tv80_core.IR[3]
.sym 43602 $abc$77013$new_n3600_
.sym 43605 core.cpu.i_tv80_core.mcycle[0]
.sym 43606 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33484[1]_new_
.sym 43607 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8267.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42052_Y_new_inv_
.sym 43608 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_
.sym 43611 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 43612 core.cpu.i_tv80_core.tstate[4]
.sym 43613 $false
.sym 43614 $false
.sym 43617 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 43618 core.cpu.i_tv80_core.tstate[5]
.sym 43619 $false
.sym 43620 $false
.sym 43621 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$69731
.sym 43622 clk
.sym 43623 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 43624 $abc$77013$new_n2114_
.sym 43625 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 43626 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7654.$and$/usr/bin/../share/yosys/techmap.v:434$38213_Y_new_
.sym 43627 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$58898[1]_new_inv_
.sym 43628 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$11277_Y_new_inv_
.sym 43629 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$58898[0]_new_
.sym 43630 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8267.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42052_Y_new_inv_
.sym 43631 $abc$77013$techmap\core.cpu.$not$./import/tv80/rtl/core/tv80s.v:132$1545_Y_new_
.sym 43698 core.cpu.i_tv80_core.Halt_FF
.sym 43699 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:437$1197_Y_new_
.sym 43700 core.cpu.i_tv80_core.NMICycle
.sym 43701 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 43704 core.cpu.i_tv80_core.Auto_Wait_t2
.sym 43705 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$27\Set_BusB_To[3:0][0]_new_
.sym 43706 $abc$77013$new_n2030_
.sym 43707 $false
.sym 43710 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_
.sym 43711 $abc$77013$auto$wreduce.cc:455:run$31583[1]_new_
.sym 43712 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_
.sym 43713 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 43716 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 43717 $abc$77013$new_n2112_
.sym 43718 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$69315
.sym 43719 $false
.sym 43722 core.cpu.i_tv80_core.Auto_Wait_t1
.sym 43723 $abc$77013$techmap\core.cpu.$not$./import/tv80/rtl/core/tv80s.v:132$1545_Y_new_
.sym 43724 $abc$77013$new_n2116_
.sym 43725 $false
.sym 43728 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:1209$1415_Y_new_inv_
.sym 43729 core.cpu.i_tv80_core.mcycle[0]
.sym 43730 $false
.sym 43731 $false
.sym 43734 core.cpu.i_tv80_core.Auto_Wait_t1
.sym 43735 $false
.sym 43736 $false
.sym 43737 $false
.sym 43740 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$27\Set_BusB_To[3:0][0]_new_
.sym 43741 $abc$77013$techmap\core.cpu.$not$./import/tv80/rtl/core/tv80s.v:132$1545_Y_new_
.sym 43742 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 43743 $false
.sym 43744 $true
.sym 43745 clk
.sym 43746 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 43747 $abc$77013$new_n3917_
.sym 43748 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$57788[1]_new_
.sym 43749 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61626[0]_new_inv_
.sym 43750 $abc$77013$new_n1409_
.sym 43751 $abc$77013$new_n1394_
.sym 43752 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$9023.$and$/usr/bin/../share/yosys/techmap.v:434$51708_Y_new_
.sym 43753 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$43\Set_Addr_To[2:0][1]_new_
.sym 43754 $abc$77013$new_n1415_
.sym 43821 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$18\Set_Addr_To[2:0][0]_new_inv_
.sym 43822 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8074.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42119_Y_new_
.sym 43823 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61631[3]_new_
.sym 43824 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61626[0]_new_inv_
.sym 43827 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$57788[1]_new_
.sym 43828 $abc$77013$new_n1409_
.sym 43829 $abc$77013$new_n3602_
.sym 43830 $false
.sym 43833 $abc$77013$new_n2094_
.sym 43834 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61621[2]_new_inv_
.sym 43835 $abc$77013$new_n2096_
.sym 43836 $abc$77013$new_n2090_
.sym 43839 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61626[0]_new_inv_
.sym 43840 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61621[3]_new_inv_
.sym 43841 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8074.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42119_Y_new_
.sym 43842 core.cpu.i_tv80_core.ISet[1]
.sym 43845 core.cpu.i_tv80_core.mcycle[0]
.sym 43846 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61755_new_inv_
.sym 43847 $false
.sym 43848 $false
.sym 43851 $abc$77013$new_n2075_
.sym 43852 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61621[2]_new_inv_
.sym 43853 core.cpu.i_tv80_core.ISet[1]
.sym 43854 $abc$77013$new_n2078_
.sym 43857 core.cpu.i_tv80_core.mcycle[1]
.sym 43858 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8267.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42052_Y_new_inv_
.sym 43859 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[3]_new_
.sym 43860 core.cpu.i_tv80_core.mcycle[0]
.sym 43863 core.cpu.i_tv80_core.mcycle[6]
.sym 43864 $abc$77013$auto$simplemap.cc:309:simplemap_lut$41694_new_inv_
.sym 43865 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$65113_new_inv_
.sym 43866 $false
.sym 43870 $abc$77013$new_n2069_
.sym 43871 $abc$77013$new_n2392_
.sym 43872 $abc$77013$new_n2065_
.sym 43873 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8074.$and$/usr/bin/../share/yosys/techmap.v:434$42123_Y[2]_new_
.sym 43874 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33484[1]_new_
.sym 43875 $abc$77013$new_n1553_
.sym 43876 $abc$77013$new_n2071_
.sym 43877 $abc$77013$new_n1427_
.sym 43944 core.cpu.i_tv80_core.mcycle[5]
.sym 43945 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[113]_new_inv_
.sym 43946 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30392.$and$/usr/bin/../share/yosys/techmap.v:434$42114_Y[2]_new_
.sym 43947 $false
.sym 43950 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31200_new_inv_
.sym 43951 $abc$77013$new_n2065_
.sym 43952 $abc$77013$new_n4569_
.sym 43953 core.cpu.i_tv80_core.mcycle[6]
.sym 43956 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61752[1]_new_inv_
.sym 43957 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[1]_new_
.sym 43958 $false
.sym 43959 $false
.sym 43962 $abc$77013$auto$simplemap.cc:309:simplemap_lut$41694_new_inv_
.sym 43963 $abc$77013$auto$wreduce.cc:455:run$31583[1]_new_
.sym 43964 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7710.$ternary$/usr/bin/../share/yosys/techmap.v:445$42175_Y[1]_new_inv_
.sym 43965 core.cpu.i_tv80_core.ISet[1]
.sym 43968 $abc$77013$auto$wreduce.cc:455:run$31583[1]_new_
.sym 43969 $abc$77013$new_n2092_
.sym 43970 $abc$77013$auto$simplemap.cc:309:simplemap_lut$41694_new_inv_
.sym 43971 $false
.sym 43974 core.cpu.i_tv80_core.mcycle[1]
.sym 43975 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_
.sym 43976 core.cpu.i_tv80_core.mcycle[6]
.sym 43977 core.cpu.i_tv80_core.mcycle[0]
.sym 43980 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31176_new_inv_
.sym 43981 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31474_new_
.sym 43982 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31304_new_inv_
.sym 43983 $false
.sym 43986 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31304_new_inv_
.sym 43987 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31302_new_inv_
.sym 43988 $abc$77013$new_n4536_
.sym 43989 core.cpu.i_tv80_core.ISet[1]
.sym 43990 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 43991 clk
.sym 43992 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 43993 $abc$77013$core.cpu.i_tv80_core.tstates[1]_new_
.sym 43994 $abc$77013$new_n4219_
.sym 43995 $abc$77013$new_n2005_
.sym 43996 $abc$77013$new_n1987_
.sym 43997 $abc$77013$new_n2004_
.sym 43998 $abc$77013$new_n4550_
.sym 43999 $abc$77013$new_n1986_
.sym 44000 $abc$77013$auto$simplemap.cc:309:simplemap_lut$34278[2]_new_
.sym 44067 $abc$77013$new_n2098_
.sym 44068 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$58200[0]_new_inv_
.sym 44069 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$60168[1]_new_inv_
.sym 44070 $abc$77013$auto$simplemap.cc:309:simplemap_lut$41694_new_inv_
.sym 44073 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$60159[1]_new_inv_
.sym 44074 $abc$77013$new_n2080_
.sym 44075 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$60168[1]_new_inv_
.sym 44076 $false
.sym 44079 $abc$77013$new_n4567_
.sym 44080 $abc$77013$new_n4568_
.sym 44081 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$58200[0]_new_inv_
.sym 44082 $abc$77013$new_n4240_
.sym 44085 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_
.sym 44086 $abc$77013$auto$wreduce.cc:455:run$31584[1]_new_
.sym 44087 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$11\Inc_WZ[0:0]_new_
.sym 44088 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$32856[0]_new_
.sym 44091 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:1209$1415_Y_new_inv_
.sym 44092 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$60159[1]_new_inv_
.sym 44093 $abc$77013$auto$simplemap.cc:168:logic_reduce$44570_new_inv_
.sym 44094 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$22\Set_Addr_To[2:0][1]_new_
.sym 44097 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$18\Set_Addr_To[2:0][0]_new_inv_
.sym 44098 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$49346_new_inv_
.sym 44099 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$and$/usr/bin/../share/yosys/techmap.v:434$42085_Y[1]_new_
.sym 44100 $abc$77013$new_n2054_
.sym 44103 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[0]_new_inv_
.sym 44104 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[3]_new_inv_
.sym 44105 $abc$77013$new_n3603_
.sym 44106 $false
.sym 44109 $abc$77013$new_n2079_
.sym 44110 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$58200[0]_new_inv_
.sym 44111 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 44112 $abc$77013$new_n2090_
.sym 44116 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31416_new_inv_
.sym 44117 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$60159[1]_new_inv_
.sym 44118 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7682.$and$/usr/bin/../share/yosys/techmap.v:434$42200_Y[0]_new_
.sym 44119 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31412_new_inv_
.sym 44120 $abc$77013$new_n1446_
.sym 44121 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$43436_new_inv_
.sym 44122 $abc$77013$new_n1554_
.sym 44123 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$43493_new_inv_
.sym 44190 $abc$77013$auto$wreduce.cc:455:run$31583[1]_new_
.sym 44191 core.cpu.i_tv80_core.IR[7]
.sym 44192 core.cpu.i_tv80_core.IR[6]
.sym 44193 $false
.sym 44196 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31420_new_
.sym 44197 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$and$/usr/bin/../share/yosys/techmap.v:434$42096_Y[2]_new_
.sym 44198 core.cpu.i_tv80_core.ISet[1]
.sym 44199 $abc$77013$new_n2055_
.sym 44202 core.cpu.i_tv80_core.IR[4]
.sym 44203 core.cpu.i_tv80_core.mcycle[0]
.sym 44204 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$62452[6]_new_
.sym 44205 $false
.sym 44208 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$18\Set_Addr_To[2:0][0]_new_inv_
.sym 44209 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31280_new_inv_
.sym 44210 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$and$/usr/bin/../share/yosys/techmap.v:434$42096_Y[2]_new_
.sym 44211 $false
.sym 44214 core.cpu.i_tv80_core.IR[3]
.sym 44215 core.cpu.i_tv80_core.mcycle[1]
.sym 44216 core.cpu.i_tv80_core.mcycle[2]
.sym 44217 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31264_new_
.sym 44220 $abc$77013$new_n2056_
.sym 44221 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31416_new_inv_
.sym 44222 $abc$77013$new_n2055_
.sym 44223 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 44226 $abc$77013$new_n2087_
.sym 44227 $abc$77013$new_n2084_
.sym 44228 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$60159[6]_new_inv_
.sym 44229 $abc$77013$new_n2081_
.sym 44232 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$60159[1]_new_inv_
.sym 44233 $abc$77013$new_n2099_
.sym 44234 $abc$77013$new_n2081_
.sym 44235 $false
.sym 44239 $abc$77013$new_n1995_
.sym 44240 $abc$77013$new_n2000_
.sym 44241 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31440_new_inv_
.sym 44242 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30308.$and$/usr/bin/../share/yosys/techmap.v:434$42115_Y[0]_new_
.sym 44243 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31322_new_
.sym 44244 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$49\TStates[2:0][0]_new_
.sym 44245 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61117[0]_new_inv_
.sym 44246 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30308.$and$/usr/bin/../share/yosys/techmap.v:434$42115_Y[1]_new_
.sym 44313 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$49346_new_inv_
.sym 44314 $abc$77013$new_n1892_
.sym 44315 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29605.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_
.sym 44316 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$49\TStates[2:0][0]_new_
.sym 44319 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31448_new_inv_
.sym 44320 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$22\Set_Addr_To[2:0][1]_new_
.sym 44321 $abc$77013$new_n1822_
.sym 44322 core.cpu.i_tv80_core.mcycle[2]
.sym 44325 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[1]_new_inv_
.sym 44326 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[0]_new_inv_
.sym 44327 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 44328 $false
.sym 44331 core.cpu.i_tv80_core.mcycle[0]
.sym 44332 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$62452[6]_new_
.sym 44333 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31280_new_inv_
.sym 44334 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31264_new_
.sym 44337 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28693.$and$/usr/bin/../share/yosys/techmap.v:434$42187_Y[1]_new_
.sym 44338 $abc$77013$new_n4222_
.sym 44339 $abc$77013$new_n4223_
.sym 44340 $abc$77013$new_n4221_
.sym 44343 core.cpu.i_tv80_core.mcycle[1]
.sym 44344 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_
.sym 44345 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[3]_new_inv_
.sym 44346 $abc$77013$auto$wreduce.cc:455:run$31583[1]_new_
.sym 44349 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$49\TStates[2:0][0]_new_
.sym 44350 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$49346_new_inv_
.sym 44351 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28693.$and$/usr/bin/../share/yosys/techmap.v:434$42187_Y[1]_new_
.sym 44352 $false
.sym 44355 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[3]_new_inv_
.sym 44356 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$22\Set_Addr_To[2:0][1]_new_
.sym 44357 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[1]_new_inv_
.sym 44358 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[0]_new_inv_
.sym 44362 $abc$77013$new_n4084_
.sym 44363 $abc$77013$new_n2044_
.sym 44364 $abc$77013$new_n4083_
.sym 44365 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31258_new_inv_
.sym 44366 $abc$77013$new_n4085_
.sym 44367 $abc$77013$new_n2043_
.sym 44368 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29605.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_
.sym 44369 $abc$77013$new_n2046_
.sym 44436 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36491[1]_new_inv_
.sym 44437 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36491[0]_new_inv_
.sym 44438 $false
.sym 44439 $false
.sym 44442 $abc$77013$new_n2048_
.sym 44443 $abc$77013$new_n1860_
.sym 44444 $abc$77013$new_n2043_
.sym 44445 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$45332[1]_new_inv_
.sym 44448 $abc$77013$auto$simplemap.cc:168:logic_reduce$44570_new_inv_
.sym 44449 core.cpu.i_tv80_core.NMICycle
.sym 44450 $abc$77013$new_n4583_
.sym 44451 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31258_new_inv_
.sym 44454 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31420_new_
.sym 44455 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$60879[1]_new_inv_
.sym 44456 $false
.sym 44457 $false
.sym 44460 core.cpu.i_tv80_core.IR[0]
.sym 44461 core.cpu.i_tv80_core.IR[3]
.sym 44462 core.cpu.i_tv80_core.IR[1]
.sym 44463 core.cpu.i_tv80_core.IR[2]
.sym 44466 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[1]_new_inv_
.sym 44467 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[0]_new_inv_
.sym 44468 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36491[1]_new_inv_
.sym 44469 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36491[0]_new_inv_
.sym 44472 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_
.sym 44473 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_
.sym 44474 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27669.$and$/usr/bin/../share/yosys/techmap.v:434$42158_Y[1]_new_
.sym 44475 $abc$77013$auto$wreduce.cc:455:run$31583[1]_new_
.sym 44478 core.cpu.i_tv80_core.mcycle[1]
.sym 44479 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31420_new_
.sym 44480 $false
.sym 44481 $false
.sym 44485 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$40338[0]_new_inv_
.sym 44486 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$45775[7]_new_
.sym 44487 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$49346_new_inv_
.sym 44488 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$9188.$and$/usr/bin/../share/yosys/techmap.v:434$42048_Y[1]_new_
.sym 44489 $abc$77013$auto$simplemap.cc:168:logic_reduce$44570_new_inv_
.sym 44490 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[95]_new_inv_
.sym 44491 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27669.$and$/usr/bin/../share/yosys/techmap.v:434$42158_Y[1]_new_
.sym 44492 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31420_new_
.sym 44559 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[0]_new_inv_
.sym 44560 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42880[1]_new_inv_
.sym 44561 $false
.sym 44562 $false
.sym 44565 $abc$77013$new_n1451_
.sym 44566 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42448[1]_new_inv_
.sym 44567 $false
.sym 44568 $false
.sym 44571 $abc$77013$new_n1451_
.sym 44572 core.cpu.i_tv80_core.IR[3]
.sym 44573 $false
.sym 44574 $false
.sym 44577 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[1]_new_inv_
.sym 44578 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$43125[0]_new_inv_
.sym 44579 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$32856[0]_new_
.sym 44580 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$49346_new_inv_
.sym 44583 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36491[1]_new_inv_
.sym 44584 $abc$77013$new_n1451_
.sym 44585 $false
.sym 44586 $false
.sym 44589 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$62452[6]_new_
.sym 44590 $abc$77013$new_n4582_
.sym 44591 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$60879[1]_new_inv_
.sym 44592 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27669.$and$/usr/bin/../share/yosys/techmap.v:434$42160_Y[1]_new_inv_
.sym 44595 core.cpu.i_tv80_core.IR[3]
.sym 44596 $abc$77013$new_n1451_
.sym 44597 $abc$77013$new_n1866_
.sym 44598 $false
.sym 44601 core.cpu.i_tv80_core.IR[3]
.sym 44602 core.cpu.i_tv80_core.IR[2]
.sym 44603 core.cpu.i_tv80_core.IR[1]
.sym 44604 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[1]_new_inv_
.sym 44608 $abc$77013$new_n4247_
.sym 44609 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[62]_new_
.sym 44610 $abc$77013$new_n4246_
.sym 44611 $abc$77013$new_n4248_
.sym 44612 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33346[0]_new_
.sym 44613 $abc$77013$new_n1881_
.sym 44614 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33283[2]_new_inv_
.sym 44615 $abc$77013$new_n1877_
.sym 44682 core.cpu.i_tv80_core.IR[4]
.sym 44683 core.cpu.i_tv80_core.IR[6]
.sym 44684 core.cpu.i_tv80_core.IR[7]
.sym 44685 core.cpu.i_tv80_core.IR[5]
.sym 44688 core.cpu.i_tv80_core.IR[7]
.sym 44689 core.cpu.i_tv80_core.IR[6]
.sym 44690 core.cpu.i_tv80_core.IR[4]
.sym 44691 core.cpu.i_tv80_core.IR[5]
.sym 44694 core.cpu.i_tv80_core.IR[7]
.sym 44695 core.cpu.i_tv80_core.IR[6]
.sym 44696 core.cpu.i_tv80_core.IR[5]
.sym 44697 $false
.sym 44700 core.cpu.i_tv80_core.IR[1]
.sym 44701 core.cpu.i_tv80_core.IR[2]
.sym 44702 core.cpu.i_tv80_core.IR[0]
.sym 44703 core.cpu.i_tv80_core.IR[3]
.sym 44718 core.cpu.i_tv80_core.IR[5]
.sym 44719 core.cpu.i_tv80_core.IR[6]
.sym 44720 core.cpu.i_tv80_core.IR[4]
.sym 44721 core.cpu.i_tv80_core.IR[7]
.sym 44724 core.cpu.i_tv80_core.IR[0]
.sym 44725 core.cpu.i_tv80_core.IR[2]
.sym 44726 core.cpu.i_tv80_core.IR[1]
.sym 44727 $false
.sym 44731 $abc$77013$new_n4234_
.sym 44732 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33283[3]_new_inv_
.sym 44733 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42904[0]_new_inv_
.sym 44735 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33341[3]_new_
.sym 44736 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[71]_new_inv_
.sym 44737 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[72]_new_
.sym 44738 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$45375[0]_new_inv_
.sym 45080 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408
.sym 45081 core.cpu.i_tv80_core.i_reg.RegsH[3][7]
.sym 45188 core.cpu.i_tv80_core.i_reg.DIH[3]
.sym 45189 $false
.sym 45190 $false
.sym 45191 $false
.sym 45198 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75011
.sym 45199 clk
.sym 45200 $false
.sym 45205 $abc$77013$new_n2313_
.sym 45206 $abc$77013$new_n2314_
.sym 45207 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[4]_new_inv_
.sym 45208 $abc$77013$new_n4003_
.sym 45209 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75203
.sym 45210 $abc$77013$new_n4004_
.sym 45211 $abc$77013$new_n4005_
.sym 45212 core.cpu.i_tv80_core.i_reg.RegsH[6][4]
.sym 45315 core.cpu.i_tv80_core.i_reg.RegsH[5][3]
.sym 45316 core.cpu.i_tv80_core.i_reg.RegsH[4][3]
.sym 45317 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 45318 $abc$77013$new_n4468_
.sym 45321 core.cpu.i_tv80_core.i_reg.RegsH[1][3]
.sym 45322 core.cpu.i_tv80_core.i_reg.RegsH[5][3]
.sym 45323 core.cpu.i_tv80_core.RegAddrC[0]
.sym 45324 core.cpu.i_tv80_core.RegAddrC[2]
.sym 45327 core.cpu.i_tv80_core.i_reg.RegsH[0][3]
.sym 45328 $abc$77013$auto$rtlil.cc:1862:And$32492_new_
.sym 45329 $abc$77013$auto$rtlil.cc:1862:And$32500_new_
.sym 45330 core.cpu.i_tv80_core.i_reg.RegsH[1][3]
.sym 45333 core.cpu.i_tv80_core.i_reg.RegsH[1][3]
.sym 45334 core.cpu.i_tv80_core.i_reg.RegsH[0][3]
.sym 45335 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 45336 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 45339 core.cpu.i_tv80_core.i_reg.RegsH[0][3]
.sym 45340 core.cpu.i_tv80_core.i_reg.RegsH[4][3]
.sym 45341 core.cpu.i_tv80_core.RegAddrC[0]
.sym 45342 $abc$77013$new_n4262_
.sym 45345 core.cpu.i_tv80_core.i_reg.RegsH[3][3]
.sym 45346 $abc$77013$auto$rtlil.cc:1862:And$32516_new_
.sym 45347 $abc$77013$auto$rtlil.cc:1862:And$32526_new_
.sym 45348 core.cpu.i_tv80_core.i_reg.RegsH[4][3]
.sym 45351 core.cpu.i_tv80_core.i_reg.DIH[3]
.sym 45352 $false
.sym 45353 $false
.sym 45354 $false
.sym 45357 core.cpu.i_tv80_core.i_reg.DIH[0]
.sym 45358 $false
.sym 45359 $false
.sym 45360 $false
.sym 45361 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75203
.sym 45362 clk
.sym 45363 $false
.sym 45364 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[7]_new_inv_
.sym 45365 $abc$77013$new_n4529_
.sym 45366 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75107
.sym 45367 $abc$77013$new_n2533_
.sym 45369 $abc$77013$new_n4528_
.sym 45370 $abc$77013$new_n2532_
.sym 45371 core.cpu.i_tv80_core.i_reg.RegsH[7][7]
.sym 45438 core.cpu.i_tv80_core.i_reg.RegsH[7][3]
.sym 45439 core.cpu.i_tv80_core.i_reg.RegsH[6][3]
.sym 45440 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 45441 $abc$77013$new_n4515_
.sym 45444 core.cpu.i_tv80_core.i_reg.RegsH[2][3]
.sym 45445 $abc$77013$auto$rtlil.cc:1862:And$32510_new_
.sym 45446 $abc$77013$auto$rtlil.cc:1862:And$32546_new_
.sym 45447 core.cpu.i_tv80_core.i_reg.RegsH[7][3]
.sym 45450 $abc$77013$auto$rtlil.cc:1862:And$32532_new_
.sym 45451 core.cpu.i_tv80_core.i_reg.RegsH[5][3]
.sym 45452 $abc$77013$auto$rtlil.cc:1862:And$32540_new_
.sym 45453 core.cpu.i_tv80_core.i_reg.RegsH[6][3]
.sym 45456 $abc$77013$new_n2281_
.sym 45457 $abc$77013$new_n2282_
.sym 45458 $abc$77013$new_n4263_
.sym 45459 core.cpu.i_tv80_core.RegAddrC[1]
.sym 45462 $abc$77013$new_n1636_
.sym 45463 $abc$77013$new_n1637_
.sym 45464 $abc$77013$new_n1638_
.sym 45465 $abc$77013$new_n1639_
.sym 45468 core.cpu.i_tv80_core.i_reg.RegsH[6][3]
.sym 45469 core.cpu.i_tv80_core.i_reg.RegsH[2][3]
.sym 45470 core.cpu.i_tv80_core.RegAddrC[0]
.sym 45471 core.cpu.i_tv80_core.RegAddrC[2]
.sym 45474 core.cpu.i_tv80_core.i_reg.RegsH[3][3]
.sym 45475 core.cpu.i_tv80_core.i_reg.RegsH[2][3]
.sym 45476 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 45477 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 45480 core.cpu.i_tv80_core.i_reg.DIH[3]
.sym 45481 $false
.sym 45482 $false
.sym 45483 $false
.sym 45484 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63203
.sym 45485 clk
.sym 45486 $false
.sym 45487 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3679_Y[7]_new_
.sym 45488 $abc$77013$new_n4525_
.sym 45490 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75011
.sym 45492 $abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIH[7:0][5]_new_
.sym 45494 core.cpu.i_tv80_core.RegBusA_r[13]
.sym 45561 $abc$77013$new_n4469_
.sym 45562 $abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIH[7:0][3]_new_
.sym 45563 $abc$77013$new_n1479_
.sym 45564 $false
.sym 45567 $abc$77013$new_n4516_
.sym 45568 $abc$77013$new_n4518_
.sym 45569 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_
.sym 45570 $abc$77013$auto$simplemap.cc:309:simplemap_lut$35949[2]_new_inv_
.sym 45573 $abc$77013$new_n1677_
.sym 45574 $abc$77013$new_n1679_
.sym 45575 $false
.sym 45576 $false
.sym 45579 $abc$77013$new_n1677_
.sym 45580 $abc$77013$new_n1679_
.sym 45581 core.cpu.i_tv80_core.i_reg.DOAL[5]
.sym 45582 $abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_
.sym 45585 $abc$77013$new_n4469_
.sym 45586 $abc$77013$new_n4483_
.sym 45587 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_
.sym 45588 $abc$77013$new_n4512_
.sym 45591 core.cpu.i_tv80_core.i_reg.DIH[3]
.sym 45592 $false
.sym 45593 $false
.sym 45594 $false
.sym 45607 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75155
.sym 45608 clk
.sym 45609 $false
.sym 45610 $abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIL[7:0][5]_new_
.sym 45611 $abc$77013$new_n3716_
.sym 45612 $abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIH[7:0][6]_new_
.sym 45613 $abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIL[7:0][7]_new_
.sym 45614 $abc$77013$new_n3704_
.sym 45615 core.cpu.i_tv80_core.RegBusA_r[14]
.sym 45616 core.cpu.i_tv80_core.RegBusA_r[5]
.sym 45617 core.cpu.i_tv80_core.RegBusA_r[7]
.sym 45684 core.cpu.i_tv80_core.i_reg.RegsL[5][7]
.sym 45685 $abc$77013$auto$rtlil.cc:1862:And$32532_new_
.sym 45686 $abc$77013$new_n1668_
.sym 45687 $false
.sym 45690 $abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_
.sym 45691 $abc$77013$new_n1669_
.sym 45692 $abc$77013$new_n1671_
.sym 45693 $abc$77013$new_n1667_
.sym 45696 core.cpu.i_tv80_core.i_reg.RegsL[0][7]
.sym 45697 $abc$77013$auto$rtlil.cc:1862:And$32492_new_
.sym 45698 $abc$77013$auto$rtlil.cc:1862:And$32526_new_
.sym 45699 core.cpu.i_tv80_core.i_reg.RegsL[4][7]
.sym 45702 core.cpu.i_tv80_core.i_reg.RegsL[5][7]
.sym 45703 core.cpu.i_tv80_core.i_reg.RegsL[4][7]
.sym 45704 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 45705 $abc$77013$new_n4488_
.sym 45708 $abc$77013$new_n1667_
.sym 45709 $abc$77013$new_n1669_
.sym 45710 $abc$77013$new_n1671_
.sym 45711 $false
.sym 45714 $abc$77013$new_n4489_
.sym 45715 $abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIL[7:0][7]_new_
.sym 45716 $abc$77013$new_n1479_
.sym 45717 $false
.sym 45720 core.cpu.i_tv80_core.i_reg.RegsL[1][7]
.sym 45721 core.cpu.i_tv80_core.i_reg.RegsL[0][7]
.sym 45722 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 45723 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 45726 core.cpu.i_tv80_core.i_reg.DIL[7]
.sym 45727 $false
.sym 45728 $false
.sym 45729 $false
.sym 45730 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75347
.sym 45731 clk
.sym 45732 $false
.sym 45733 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63203
.sym 45734 $abc$77013$new_n4504_
.sym 45736 $abc$77013$new_n3655_
.sym 45737 $abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIL[7:0][2]_new_
.sym 45738 $abc$77013$new_n3612_
.sym 45739 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3679_Y[2]_new_
.sym 45740 core.cpu.i_tv80_core.RegBusA_r[2]
.sym 45807 core.cpu.i_tv80_core.i_reg.DOAL[3]
.sym 45808 core.cpu.i_tv80_core.i_reg.DOAH[3]
.sym 45809 $abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_
.sym 45810 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3689_CTRL_new_
.sym 45813 core.cpu.i_tv80_core.i_reg.DIL[7]
.sym 45814 $false
.sym 45815 $false
.sym 45816 $false
.sym 45831 core.cpu.i_tv80_core.i_reg.DIL[6]
.sym 45832 $false
.sym 45833 $false
.sym 45834 $false
.sym 45853 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$74191
.sym 45854 clk
.sym 45855 $false
.sym 45856 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$and$/usr/bin/../share/yosys/techmap.v:434$36133_Y[1]_new_
.sym 45859 $abc$77013$new_n4476_
.sym 45860 $abc$77013$new_n3667_
.sym 45861 core.cpu.i_tv80_core.i_reg.DIL[1]
.sym 45862 $abc$77013$new_n3675_
.sym 45863 core.cpu.i_tv80_core.RegBusA_r[1]
.sym 45930 $abc$77013$core.cpu.i_tv80_core.i_reg.DOBH[6]_new_
.sym 45931 $abc$77013$core.cpu.i_tv80_core.i_reg.DOBL[6]_new_
.sym 45932 $abc$77013$auto$simplemap.cc:309:simplemap_lut$35949[2]_new_inv_
.sym 45933 $false
.sym 45936 core.cpu.i_tv80_core.i_reg.DOAL[0]
.sym 45937 core.cpu.i_tv80_core.i_reg.DOAH[0]
.sym 45938 $abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_
.sym 45939 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3689_CTRL_new_
.sym 45942 $abc$77013$new_n3711_
.sym 45943 $abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIL[7:0][6]_new_
.sym 45944 $abc$77013$new_n1479_
.sym 45945 $false
.sym 45954 $abc$77013$new_n3644_
.sym 45955 $abc$77013$new_n4003_
.sym 45956 $abc$77013$core.cpu.i_tv80_core.i_reg.DOBL[4]_new_
.sym 45957 $abc$77013$auto$simplemap.cc:309:simplemap_lut$35949[2]_new_inv_
.sym 45960 $abc$77013$core.cpu.i_tv80_core.i_reg.DOBL[5]_new_
.sym 45961 $abc$77013$core.cpu.i_tv80_core.i_reg.DOBH[5]_new_
.sym 45962 $abc$77013$auto$simplemap.cc:309:simplemap_lut$35949[2]_new_inv_
.sym 45963 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3681_CTRL_new_
.sym 45966 core.cpu.i_tv80_core.i_reg.DIL[6]
.sym 45967 $false
.sym 45968 $false
.sym 45969 $false
.sym 45976 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75347
.sym 45977 clk
.sym 45978 $false
.sym 45980 $abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIL[7:0][0]_new_
.sym 45982 $abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIL[7:0][4]_new_
.sym 45983 $abc$77013$new_n3698_
.sym 45985 core.cpu.i_tv80_core.RegBusA_r[4]
.sym 45986 core.cpu.i_tv80_core.RegBusA_r[0]
.sym 46059 $abc$77013$core.cpu.i_tv80_core.i_reg.DOBL[0]_new_inv_
.sym 46060 $abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIL[7:0][0]_new_
.sym 46061 $abc$77013$new_n1479_
.sym 46062 $false
.sym 46071 $abc$77013$new_n1666_
.sym 46072 $abc$77013$new_n4198_
.sym 46073 $abc$77013$new_n4197_
.sym 46074 $abc$77013$new_n1674_
.sym 46099 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$68613
.sym 46100 clk
.sym 46101 $false
.sym 46108 core.cpu.i_tv80_core.BusB[2]
.sym 46176 $abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_
.sym 46177 $abc$77013$new_n1504_
.sym 46178 $false
.sym 46179 $false
.sym 46182 $abc$77013$new_n1504_
.sym 46183 $abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_
.sym 46184 $false
.sym 46185 $false
.sym 46188 core.cpu.di_reg[0]
.sym 46189 $abc$77013$auto$simplemap.cc:309:simplemap_lut$33707[0]_new_
.sym 46190 $abc$77013$new_n1589_
.sym 46191 core.cpu.i_tv80_core.SP[8]
.sym 46194 core.cpu.i_tv80_core.ACC[0]
.sym 46195 $abc$77013$auto$simplemap.cc:309:simplemap_lut$36778[0]_new_
.sym 46196 $abc$77013$new_n1593_
.sym 46197 core.cpu.i_tv80_core.SP[0]
.sym 46200 core.cpu.i_tv80_core.ACC[5]
.sym 46201 $abc$77013$auto$simplemap.cc:309:simplemap_lut$36778[0]_new_
.sym 46202 core.cpu.di_reg[5]
.sym 46203 $abc$77013$auto$simplemap.cc:309:simplemap_lut$33707[0]_new_
.sym 46206 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3700_Y[5]_new_
.sym 46207 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3689_CTRL_new_
.sym 46208 $abc$77013$new_n4560_
.sym 46209 $abc$77013$new_n4561_
.sym 46212 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3694.$and$/usr/bin/../share/yosys/techmap.v:434$32972_Y[0]_new_
.sym 46213 $abc$77013$new_n1588_
.sym 46214 $abc$77013$new_n1592_
.sym 46215 $false
.sym 46218 $abc$77013$new_n4193_
.sym 46219 $abc$77013$new_n4559_
.sym 46220 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3694.$and$/usr/bin/../share/yosys/techmap.v:434$32972_Y[3]_new_inv_
.sym 46221 $false
.sym 46222 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$68613
.sym 46223 clk
.sym 46224 $false
.sym 46225 $abc$77013$new_n4501_
.sym 46226 $abc$77013$new_n3956_
.sym 46227 $abc$77013$new_n4556_
.sym 46228 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$36123_Y_new_inv_
.sym 46229 $abc$77013$new_n3977_
.sym 46230 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3867_Y[0]_new_
.sym 46231 core.cpu.i_tv80_core.SP[2]
.sym 46232 core.cpu.i_tv80_core.SP[0]
.sym 46299 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$36123_Y_new_inv_
.sym 46300 core.cpu.i_tv80_core.ACC[4]
.sym 46301 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3679_Y[4]_new_inv_
.sym 46302 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3681_CTRL_new_
.sym 46305 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$36123_Y_new_inv_
.sym 46306 core.cpu.i_tv80_core.ACC[6]
.sym 46307 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3679_Y[6]_new_inv_
.sym 46308 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3681_CTRL_new_
.sym 46311 core.cpu.i_tv80_core.SP[7]
.sym 46312 core.cpu.i_tv80_core.SP[15]
.sym 46313 $abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_
.sym 46314 $abc$77013$new_n1590_
.sym 46317 core.cpu.i_tv80_core.SP[3]
.sym 46318 core.cpu.i_tv80_core.SP[11]
.sym 46319 $abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_
.sym 46320 $abc$77013$new_n1590_
.sym 46323 core.cpu.i_tv80_core.SP[8]
.sym 46324 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3946_Y[0]_new_inv_
.sym 46325 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 46326 $false
.sym 46329 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$36123_Y_new_inv_
.sym 46330 core.cpu.i_tv80_core.ACC[5]
.sym 46331 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$and$/usr/bin/../share/yosys/techmap.v:434$36133_Y[5]_new_inv_
.sym 46332 $false
.sym 46335 $abc$77013$new_n3995_
.sym 46336 $abc$77013$new_n3996_
.sym 46337 $abc$77013$new_n3997_
.sym 46338 $abc$77013$new_n3998_
.sym 46341 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3681_CTRL_new_
.sym 46342 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3679_Y[3]_new_
.sym 46343 $abc$77013$new_n4511_
.sym 46344 $abc$77013$new_n3981_
.sym 46345 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408$2
.sym 46346 clk
.sym 46347 $false
.sym 46348 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3681_CTRL_new_
.sym 46349 $abc$77013$new_n3951_
.sym 46350 $abc$77013$new_n3965_
.sym 46351 $abc$77013$new_n4502_
.sym 46352 core.cpu.i_tv80_core.BusB[0]
.sym 46353 core.cpu.i_tv80_core.RegAddrB_r[2]
.sym 46354 core.cpu.i_tv80_core.BusB[1]
.sym 46355 core.cpu.i_tv80_core.BusB[7]
.sym 46422 core.cpu.i_tv80_core.ACC[0]
.sym 46423 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$36123_Y_new_inv_
.sym 46424 $abc$77013$new_n3911_
.sym 46425 core.cpu.i_tv80_core.PC[0]
.sym 46428 core.cpu.i_tv80_core.ACC[7]
.sym 46429 core.cpu.di_reg[7]
.sym 46430 $abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_
.sym 46431 $abc$77013$new_n1504_
.sym 46434 $abc$77013$new_n3964_
.sym 46435 core.cpu.i_tv80_core.SP[1]
.sym 46436 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40023_new_
.sym 46437 core.cpu.i_tv80_core.PC[9]
.sym 46440 core.cpu.i_tv80_core.ACC[3]
.sym 46441 core.cpu.di_reg[3]
.sym 46442 $abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_
.sym 46443 $abc$77013$new_n1504_
.sym 46446 core.cpu.i_tv80_core.PC[1]
.sym 46447 $abc$77013$new_n3911_
.sym 46448 $abc$77013$new_n3962_
.sym 46449 core.cpu.i_tv80_core.SP[9]
.sym 46452 core.cpu.i_tv80_core.SP[1]
.sym 46453 core.cpu.i_tv80_core.SP[9]
.sym 46454 $abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_
.sym 46455 $abc$77013$new_n1590_
.sym 46458 $abc$77013$new_n4020_
.sym 46459 $abc$77013$new_n4021_
.sym 46460 $abc$77013$new_n4022_
.sym 46461 $abc$77013$new_n4030_
.sym 46464 $abc$77013$new_n4523_
.sym 46465 $abc$77013$new_n4016_
.sym 46466 $abc$77013$new_n4017_
.sym 46467 $abc$77013$new_n4018_
.sym 46468 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408$2
.sym 46469 clk
.sym 46470 $false
.sym 46471 $abc$77013$new_n4490_
.sym 46472 $abc$77013$new_n3993_
.sym 46473 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40023_new_
.sym 46474 $abc$77013$new_n4511_
.sym 46475 $abc$77013$new_n4030_
.sym 46476 $abc$77013$new_n4503_
.sym 46477 $abc$77013$new_n4491_
.sym 46478 core.cpu.i_tv80_core.SP[10]
.sym 46545 core.cpu.i_tv80_core.SP[7]
.sym 46546 core.cpu.i_tv80_core.PC[7]
.sym 46547 core.cpu.i_tv80_core.Set_BusB_To[2]
.sym 46548 $abc$77013$new_n3912_
.sym 46551 core.cpu.i_tv80_core.Set_BusB_To[2]
.sym 46552 $abc$77013$new_n3912_
.sym 46553 $false
.sym 46554 $false
.sym 46557 $abc$77013$new_n3912_
.sym 46558 core.cpu.i_tv80_core.Set_BusB_To[2]
.sym 46559 $false
.sym 46560 $false
.sym 46563 core.cpu.i_tv80_core.Set_BusB_To[2]
.sym 46564 $abc$77013$new_n3941_
.sym 46565 $false
.sym 46566 $false
.sym 46569 core.cpu.i_tv80_core.SP[10]
.sym 46570 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3946_Y[2]_new_inv_
.sym 46571 $abc$77013$new_n3465_
.sym 46572 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 46575 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$36123_Y_new_inv_
.sym 46576 core.cpu.i_tv80_core.ACC[7]
.sym 46577 $abc$77013$new_n4043_
.sym 46578 $abc$77013$new_n4044_
.sym 46581 $abc$77013$new_n3964_
.sym 46582 core.cpu.i_tv80_core.SP[3]
.sym 46583 $abc$77013$new_n3962_
.sym 46584 core.cpu.i_tv80_core.SP[11]
.sym 46587 $abc$77013$core.cpu.i_tv80_core.Save_Mux[0]_new_inv_
.sym 46588 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3949_Y[0]_new_
.sym 46589 $abc$77013$new_n3465_
.sym 46590 $false
.sym 46591 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 46592 clk
.sym 46593 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 46595 $abc$77013$new_n3978_
.sym 46596 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3949_Y[3]_new_
.sym 46597 $abc$77013$new_n3912_
.sym 46599 $abc$77013$new_n3941_
.sym 46600 core.cpu.i_tv80_core.SP[11]
.sym 46601 core.cpu.i_tv80_core.ACC[3]
.sym 46668 $abc$77013$new_n1830_
.sym 46669 core.cpu.i_tv80_core.Ap[4]
.sym 46670 core.cpu.i_tv80_core.ACC[4]
.sym 46671 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 46674 $abc$77013$core.cpu.i_tv80_core.Save_Mux[3]_new_inv_
.sym 46675 core.cpu.i_tv80_core.I[3]
.sym 46676 $abc$77013$new_n2896_
.sym 46677 $false
.sym 46680 core.cpu.i_tv80_core.SP[15]
.sym 46681 core.cpu.i_tv80_core.PC[15]
.sym 46682 core.cpu.i_tv80_core.Set_BusB_To[2]
.sym 46683 $abc$77013$new_n3941_
.sym 46686 core.cpu.i_tv80_core.SP[10]
.sym 46687 core.cpu.i_tv80_core.PC[10]
.sym 46688 core.cpu.i_tv80_core.Set_BusB_To[2]
.sym 46689 $abc$77013$new_n3941_
.sym 46692 $abc$77013$core.cpu.i_tv80_core.Save_Mux[4]_new_inv_
.sym 46693 core.cpu.i_tv80_core.I[4]
.sym 46694 $abc$77013$new_n2896_
.sym 46695 $false
.sym 46698 $abc$77013$new_n2887_
.sym 46699 $abc$77013$new_n2881_
.sym 46700 core.cpu.i_tv80_core.ACC[4]
.sym 46701 $abc$77013$new_n2942_
.sym 46704 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4402_Y[4]_new_inv_
.sym 46705 $abc$77013$new_n4362_
.sym 46706 $abc$77013$new_n2885_
.sym 46707 $abc$77013$new_n2896_
.sym 46710 $abc$77013$core.cpu.i_tv80_core.Save_Mux[3]_new_inv_
.sym 46711 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3867_Y[3]_new_
.sym 46712 $abc$77013$new_n3553_
.sym 46713 $false
.sym 46714 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 46715 clk
.sym 46716 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 46717 $abc$77013$new_n2901_
.sym 46719 $abc$77013$new_n2900_
.sym 46720 $abc$77013$new_n2902_
.sym 46722 core.cpu.i_tv80_core.I[7]
.sym 46724 core.cpu.i_tv80_core.I[2]
.sym 46791 $abc$77013$core.cpu.i_tv80_core.Save_Mux[7]_new_inv_
.sym 46792 core.cpu.i_tv80_core.I[7]
.sym 46793 $abc$77013$new_n2896_
.sym 46794 $false
.sym 46803 $abc$77013$new_n2887_
.sym 46804 $abc$77013$new_n2881_
.sym 46805 core.cpu.i_tv80_core.ACC[7]
.sym 46806 $abc$77013$new_n2973_
.sym 46809 $abc$77013$new_n2887_
.sym 46810 $abc$77013$new_n2881_
.sym 46811 core.cpu.i_tv80_core.ACC[0]
.sym 46812 $abc$77013$new_n2883_
.sym 46815 $abc$77013$new_n1830_
.sym 46816 core.cpu.i_tv80_core.Ap[7]
.sym 46817 core.cpu.i_tv80_core.ACC[7]
.sym 46818 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 46821 $abc$77013$new_n2900_
.sym 46822 $abc$77013$new_n2911_
.sym 46823 $abc$77013$core.cpu.i_tv80_core.Save_Mux[1]_new_
.sym 46824 $abc$77013$new_n2896_
.sym 46827 $abc$77013$new_n2880_
.sym 46828 $abc$77013$new_n2898_
.sym 46829 $abc$77013$core.cpu.i_tv80_core.Save_Mux[0]_new_inv_
.sym 46830 $abc$77013$new_n2896_
.sym 46833 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4402_Y[7]_new_inv_
.sym 46834 $abc$77013$new_n4373_
.sym 46835 $abc$77013$new_n2885_
.sym 46836 $abc$77013$new_n2896_
.sym 46837 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 46838 clk
.sym 46839 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 46840 $abc$77013$new_n2885_
.sym 46841 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4402_Y[5]_new_inv_
.sym 46842 $abc$77013$techmap\core.cpu.i_tv80_core.i_reg.$0$memwr$\RegsL$./import/tv80/rtl/core/tv80_reg.v:52$567_EN[7:0]$574[7]_new_
.sym 46843 $abc$77013$new_n2915_
.sym 46844 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4402_Y[2]_new_inv_
.sym 46845 $abc$77013$new_n4351_
.sym 46846 $abc$77013$techmap\core.cpu.i_tv80_core.i_reg.$0$memwr$\RegsH$./import/tv80/rtl/core/tv80_reg.v:51$566_EN[7:0]$571[7]_new_
.sym 46847 core.cpu.i_tv80_core.ACC[2]
.sym 46914 core.cpu.i_tv80_core.Ap[0]
.sym 46915 $abc$77013$new_n2858_
.sym 46916 $abc$77013$new_n2884_
.sym 46917 $false
.sym 46920 core.cpu.i_tv80_core.ACC[0]
.sym 46921 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 46922 $abc$77013$new_n2885_
.sym 46923 $false
.sym 46926 core.cpu.i_tv80_core.ACC[6]
.sym 46927 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 46928 $abc$77013$new_n2885_
.sym 46929 $false
.sym 46932 core.cpu.i_tv80_core.Ap[6]
.sym 46933 $abc$77013$new_n2858_
.sym 46934 $abc$77013$new_n2968_
.sym 46935 $false
.sym 46938 $abc$77013$new_n1830_
.sym 46939 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 46940 $false
.sym 46941 $false
.sym 46944 $abc$77013$new_n2887_
.sym 46945 $abc$77013$new_n2881_
.sym 46946 core.cpu.i_tv80_core.ACC[6]
.sym 46947 $abc$77013$new_n2967_
.sym 46950 core.cpu.i_tv80_core.ACC[0]
.sym 46951 $false
.sym 46952 $false
.sym 46953 $false
.sym 46956 core.cpu.i_tv80_core.ACC[7]
.sym 46957 $false
.sym 46958 $false
.sym 46959 $false
.sym 46960 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$66354$2
.sym 46961 clk
.sym 46962 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 46963 $abc$77013$new_n2956_
.sym 46964 core.cpu.i_tv80_core.Ap[1]
.sym 46967 core.cpu.i_tv80_core.Ap[2]
.sym 46969 core.cpu.i_tv80_core.Ap[5]
.sym 47061 $abc$77013$new_n1837_
.sym 47062 core.reset_n
.sym 47063 $false
.sym 47064 $false
.sym 47067 core.cpu.i_tv80_core.ACC[6]
.sym 47068 $false
.sym 47069 $false
.sym 47070 $false
.sym 47083 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$66354$2
.sym 47084 clk
.sym 47085 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 47086 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39965_new_
.sym 47087 $abc$77013$new_n1474_
.sym 47088 $abc$77013$new_n2886_
.sym 47089 $abc$77013$new_n4266_
.sym 47090 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39952[2]_new_
.sym 47091 $abc$77013$new_n3178_
.sym 47092 $abc$77013$new_n2328_
.sym 47093 core.cpu.i_tv80_core.No_BTR
.sym 47160 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7962.$ternary$/usr/bin/../share/yosys/techmap.v:445$42175_Y[2]_new_
.sym 47161 $abc$77013$new_n1839_
.sym 47162 core.cpu.i_tv80_core.tstate[3]
.sym 47163 core.cpu.i_tv80_core.ISet[1]
.sym 47166 core.cpu.i_tv80_core.mcycle[0]
.sym 47167 core.cpu.i_tv80_core.tstate[3]
.sym 47168 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63133[1]_new_
.sym 47169 $abc$77013$new_n3614_
.sym 47172 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:944$1356_Y_new_
.sym 47173 $abc$77013$auto$simplemap.cc:309:simplemap_lut$36580[1]_new_
.sym 47174 $abc$77013$new_n1479_
.sym 47175 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_
.sym 47178 $abc$77013$core.cpu.i_tv80_core.IncDec_16[2]_new_inv_
.sym 47179 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:944$1355_Y_new_
.sym 47180 $false
.sym 47181 $false
.sym 47184 core.cpu.i_tv80_core.IR[3]
.sym 47185 core.cpu.i_tv80_core.IR[4]
.sym 47186 core.cpu.i_tv80_core.BusAck
.sym 47187 $false
.sym 47190 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39952[2]_new_
.sym 47191 $abc$77013$core.cpu.i_tv80_core.IncDec_16[1]_new_inv_
.sym 47192 $false
.sym 47193 $false
.sym 47196 core.cpu.i_tv80_core.IR[0]
.sym 47197 core.cpu.i_tv80_core.IR[1]
.sym 47198 core.cpu.i_tv80_core.IR[2]
.sym 47199 $false
.sym 47202 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\ExchangeDH[0:0]_new_
.sym 47203 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 47204 core.cpu.i_tv80_core.tstate[4]
.sym 47205 $false
.sym 47209 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[2]_new_inv_
.sym 47210 $abc$77013$techmap\core.cpu.$procmux$1815_Y_new_inv_
.sym 47211 $abc$77013$new_n2381_
.sym 47212 $abc$77013$new_n2414_
.sym 47213 $abc$77013$new_n2412_
.sym 47214 core.cpu.mreq_n
.sym 47215 core.cpu.iorq_n
.sym 47216 core.cpu.rd_n
.sym 47283 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29605.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_
.sym 47284 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_
.sym 47285 $abc$77013$new_n2409_
.sym 47286 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 47289 core.cpu.i_tv80_core.mcycle[6]
.sym 47290 core.cpu.i_tv80_core.tstate[3]
.sym 47291 core.cpu.i_tv80_core.mcycle[0]
.sym 47292 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$11277_Y_new_inv_
.sym 47295 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$10\Jump[0:0]_new_
.sym 47296 $abc$77013$new_n2023_
.sym 47297 $false
.sym 47298 $false
.sym 47301 core.cpu.i_tv80_core.mcycle[6]
.sym 47302 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30300.$ternary$/usr/bin/../share/yosys/techmap.v:445$38211_Y_new_inv_
.sym 47303 $abc$77013$new_n2410_
.sym 47304 $abc$77013$techmap\core.cpu.$logic_or$./import/tv80/rtl/core/tv80s.v:116$1535_Y_new_inv_
.sym 47307 core.cpu.i_tv80_core.mcycle[5]
.sym 47308 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_
.sym 47309 $abc$77013$new_n3615_
.sym 47310 $false
.sym 47313 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31322_new_
.sym 47314 $abc$77013$new_n1394_
.sym 47315 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 47316 $abc$77013$new_n1442_
.sym 47319 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31322_new_
.sym 47320 core.cpu.i_tv80_core.IR[4]
.sym 47321 $abc$77013$new_n1394_
.sym 47322 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 47325 core.cpu.i_tv80_core.ISet[1]
.sym 47326 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7626.$ternary$/usr/bin/../share/yosys/techmap.v:445$38974_Y_new_
.sym 47327 core.cpu.i_tv80_core.Arith16
.sym 47328 $abc$77013$new_n2408_
.sym 47332 $abc$77013$new_n1476_
.sym 47333 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7598.$ternary$/usr/bin/../share/yosys/techmap.v:445$38974_Y_new_inv_
.sym 47334 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$10\Read_To_Reg[0:0]_new_
.sym 47335 $abc$77013$techmap\core.cpu.$eq$./import/tv80/rtl/core/tv80s.v:129$1543_Y_new_
.sym 47336 $abc$77013$new_n2396_
.sym 47337 $abc$77013$new_n4282_
.sym 47338 $abc$77013$new_n2398_
.sym 47339 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$37861[1]_new_
.sym 47406 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7682.$and$/usr/bin/../share/yosys/techmap.v:434$42200_Y[0]_new_
.sym 47407 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_
.sym 47408 $abc$77013$new_n1443_
.sym 47409 core.cpu.i_tv80_core.ISet[1]
.sym 47412 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7682.$and$/usr/bin/../share/yosys/techmap.v:434$42200_Y[0]_new_
.sym 47413 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$12\Read_To_Reg[0:0]_new_
.sym 47414 $false
.sym 47415 $false
.sym 47418 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$22\Set_Addr_To[2:0][1]_new_
.sym 47419 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[3]_new_
.sym 47420 $abc$77013$new_n1453_
.sym 47421 $abc$77013$new_n1447_
.sym 47424 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$9188.$and$/usr/bin/../share/yosys/techmap.v:434$42048_Y[1]_new_
.sym 47425 $abc$77013$new_n1394_
.sym 47426 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 47427 $abc$77013$new_n1467_
.sym 47430 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61755_new_inv_
.sym 47431 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_
.sym 47432 $false
.sym 47433 $false
.sym 47436 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8267.$and$/usr/bin/../share/yosys/techmap.v:434$42054_Y[1]_new_
.sym 47437 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$62086[2]_new_
.sym 47438 $abc$77013$new_n1447_
.sym 47439 core.cpu.i_tv80_core.ISet[1]
.sym 47442 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_
.sym 47443 core.cpu.i_tv80_core.mcycle[0]
.sym 47444 $false
.sym 47445 $false
.sym 47448 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33484[1]_new_
.sym 47449 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$10\Jump[0:0]_new_
.sym 47450 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31176_new_inv_
.sym 47451 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$12\Read_To_Reg[0:0]_new_
.sym 47455 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61752[1]_new_inv_
.sym 47456 $abc$77013$new_n3754_
.sym 47457 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31304_new_inv_
.sym 47458 $abc$77013$new_n1552_
.sym 47459 $abc$77013$new_n3181_
.sym 47460 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7598.$and$/usr/bin/../share/yosys/techmap.v:434$38975_Y_new_
.sym 47461 $abc$77013$new_n1445_
.sym 47462 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[3]_new_
.sym 47529 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7682.$and$/usr/bin/../share/yosys/techmap.v:434$42200_Y[0]_new_
.sym 47530 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$10\Jump[0:0]_new_
.sym 47531 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7654.$and$/usr/bin/../share/yosys/techmap.v:434$38213_Y_new_
.sym 47532 core.cpu.i_tv80_core.ISet[1]
.sym 47535 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$58898[0]_new_
.sym 47536 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$58898[1]_new_inv_
.sym 47537 $false
.sym 47538 $false
.sym 47541 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33484[1]_new_
.sym 47542 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31304_new_inv_
.sym 47543 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_
.sym 47544 $false
.sym 47547 core.cpu.i_tv80_core.tstate[3]
.sym 47548 core.cpu.i_tv80_core.tstate[4]
.sym 47549 $abc$77013$auto$simplemap.cc:309:simplemap_lut$34278[2]_new_
.sym 47550 $abc$77013$core.cpu.i_tv80_core.tstates[1]_new_
.sym 47553 core.cpu.i_tv80_core.mcycle[3]
.sym 47554 core.cpu.i_tv80_core.mcycle[4]
.sym 47555 $false
.sym 47556 $false
.sym 47559 core.cpu.i_tv80_core.tstate[5]
.sym 47560 core.cpu.i_tv80_core.tstate[6]
.sym 47561 $abc$77013$core.cpu.i_tv80_core.tstates[1]_new_
.sym 47562 $abc$77013$auto$simplemap.cc:309:simplemap_lut$34278[2]_new_
.sym 47565 $abc$77013$new_n1431_
.sym 47566 $abc$77013$new_n1446_
.sym 47567 $false
.sym 47568 $false
.sym 47571 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_
.sym 47572 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31420_new_
.sym 47573 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 47574 $abc$77013$new_n2114_
.sym 47578 $abc$77013$new_n2256_
.sym 47579 $abc$77013$new_n2261_
.sym 47580 $abc$77013$new_n2255_
.sym 47581 $abc$77013$new_n2260_
.sym 47582 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$9023.$ternary$/usr/bin/../share/yosys/techmap.v:445$51705_Y_new_
.sym 47583 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$60089[1]_new_inv_
.sym 47584 $abc$77013$new_n3920_
.sym 47585 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30404.$and$/usr/bin/../share/yosys/techmap.v:434$42115_Y[2]_new_
.sym 47652 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$22\Set_Addr_To[2:0][1]_new_
.sym 47653 $abc$77013$new_n1415_
.sym 47654 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$9023.$and$/usr/bin/../share/yosys/techmap.v:434$51708_Y_new_
.sym 47655 $false
.sym 47658 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$43\Set_Addr_To[2:0][1]_new_
.sym 47659 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$32856[0]_new_
.sym 47660 $false
.sym 47661 $false
.sym 47664 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$22\Set_Addr_To[2:0][1]_new_
.sym 47665 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31478_new_
.sym 47666 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31176_new_inv_
.sym 47667 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8074.$and$/usr/bin/../share/yosys/techmap.v:434$42123_Y[2]_new_
.sym 47670 $abc$77013$new_n1415_
.sym 47671 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31412_new_inv_
.sym 47672 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$22\Set_Addr_To[2:0][1]_new_
.sym 47673 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$9023.$and$/usr/bin/../share/yosys/techmap.v:434$51708_Y_new_
.sym 47676 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$32856[0]_new_
.sym 47677 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$43\Set_Addr_To[2:0][1]_new_
.sym 47678 $abc$77013$new_n1427_
.sym 47679 $abc$77013$new_n1409_
.sym 47682 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$49346_new_inv_
.sym 47683 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$18\Set_Addr_To[2:0][0]_new_inv_
.sym 47684 $false
.sym 47685 $false
.sym 47688 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_
.sym 47689 $abc$77013$auto$wreduce.cc:455:run$31584[1]_new_
.sym 47690 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$11\Inc_WZ[0:0]_new_
.sym 47691 $false
.sym 47694 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:1209$1415_Y_new_inv_
.sym 47695 $abc$77013$auto$simplemap.cc:168:logic_reduce$44570_new_inv_
.sym 47696 $false
.sym 47697 $false
.sym 47701 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31200_new_inv_
.sym 47702 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8074.$and$/usr/bin/../share/yosys/techmap.v:434$42125_Y[2]_new_
.sym 47703 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61621[2]_new_inv_
.sym 47704 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$52109[0]_new_inv_
.sym 47705 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27612.$ternary$/usr/bin/../share/yosys/techmap.v:445$42066_Y_new_
.sym 47706 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27612.$and$/usr/bin/../share/yosys/techmap.v:434$42070_Y_new_
.sym 47707 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$44443[0]_new_inv_
.sym 47708 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31176_new_inv_
.sym 47775 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7682.$and$/usr/bin/../share/yosys/techmap.v:434$42200_Y[0]_new_
.sym 47776 $abc$77013$new_n2070_
.sym 47777 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_
.sym 47778 $abc$77013$new_n2071_
.sym 47781 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31412_new_inv_
.sym 47782 $abc$77013$new_n1415_
.sym 47783 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$12\Read_To_Reg[0:0]_new_
.sym 47784 $false
.sym 47787 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8074.$and$/usr/bin/../share/yosys/techmap.v:434$42123_Y[2]_new_
.sym 47788 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$62474[3]_new_inv_
.sym 47789 $abc$77013$new_n2069_
.sym 47790 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8074.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42119_Y_new_
.sym 47793 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31304_new_inv_
.sym 47794 core.cpu.i_tv80_core.mcycle[0]
.sym 47795 $false
.sym 47796 $false
.sym 47799 $abc$77013$new_n1451_
.sym 47800 $abc$77013$new_n1446_
.sym 47801 $false
.sym 47802 $false
.sym 47805 core.cpu.i_tv80_core.mcycle[3]
.sym 47806 core.cpu.i_tv80_core.mcycle[1]
.sym 47807 $abc$77013$new_n1554_
.sym 47808 $false
.sym 47811 core.cpu.i_tv80_core.mcycle[0]
.sym 47812 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33484[1]_new_
.sym 47813 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[1]_new_
.sym 47814 core.cpu.i_tv80_core.ISet[1]
.sym 47817 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$43493_new_inv_
.sym 47818 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31448_new_inv_
.sym 47819 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$12\Read_To_Reg[0:0]_new_
.sym 47820 $abc$77013$new_n1433_
.sym 47824 $abc$77013$new_n4549_
.sym 47825 $abc$77013$new_n4547_
.sym 47826 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7962.$ternary$/usr/bin/../share/yosys/techmap.v:445$42175_Y[2]_new_
.sym 47827 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8074.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42119_Y_new_
.sym 47828 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$41916[6]_new_inv_
.sym 47829 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31364_new_inv_
.sym 47830 $abc$77013$new_n2023_
.sym 47831 $abc$77013$new_n2341_
.sym 47898 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30308.$and$/usr/bin/../share/yosys/techmap.v:434$42115_Y[1]_new_
.sym 47899 $abc$77013$new_n4219_
.sym 47900 core.cpu.i_tv80_core.mcycle[6]
.sym 47901 $false
.sym 47904 core.cpu.i_tv80_core.mcycle[0]
.sym 47905 $abc$77013$new_n1986_
.sym 47906 $abc$77013$new_n4218_
.sym 47907 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30308.$and$/usr/bin/../share/yosys/techmap.v:434$42114_Y[1]_new_
.sym 47910 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$22\Set_Addr_To[2:0][1]_new_
.sym 47911 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31474_new_
.sym 47912 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7682.$and$/usr/bin/../share/yosys/techmap.v:434$42200_Y[0]_new_
.sym 47913 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7962.$ternary$/usr/bin/../share/yosys/techmap.v:445$42175_Y[2]_new_
.sym 47916 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$49\TStates[2:0][0]_new_
.sym 47917 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[1]_new_
.sym 47918 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$50\TStates[2:0][2]_new_inv_
.sym 47919 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7682.$and$/usr/bin/../share/yosys/techmap.v:434$42200_Y[0]_new_
.sym 47922 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33484[1]_new_
.sym 47923 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[1]_new_
.sym 47924 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$49\TStates[2:0][0]_new_
.sym 47925 $false
.sym 47928 $abc$77013$new_n2004_
.sym 47929 $abc$77013$new_n4549_
.sym 47930 $abc$77013$new_n2005_
.sym 47931 core.cpu.i_tv80_core.ISet[1]
.sym 47934 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$22\Set_Addr_To[2:0][1]_new_
.sym 47935 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31474_new_
.sym 47936 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7962.$ternary$/usr/bin/../share/yosys/techmap.v:445$42175_Y[2]_new_
.sym 47937 $abc$77013$new_n1987_
.sym 47940 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30308.$and$/usr/bin/../share/yosys/techmap.v:434$42115_Y[0]_new_
.sym 47941 $abc$77013$new_n4550_
.sym 47942 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30308.$and$/usr/bin/../share/yosys/techmap.v:434$42114_Y[1]_new_
.sym 47943 core.cpu.i_tv80_core.mcycle[6]
.sym 47947 $abc$77013$new_n4548_
.sym 47948 $abc$77013$new_n2238_
.sym 47949 $abc$77013$new_n2083_
.sym 47950 $abc$77013$new_n2081_
.sym 47951 $abc$77013$new_n4536_
.sym 47952 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$62017[3]_new_inv_
.sym 47953 $abc$77013$new_n2082_
.sym 47954 $abc$77013$new_n4245_
.sym 48021 core.cpu.i_tv80_core.IR[1]
.sym 48022 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[3]_new_inv_
.sym 48023 core.cpu.i_tv80_core.IR[2]
.sym 48024 $false
.sym 48027 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$37565[28]_new_
.sym 48028 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33337_new_
.sym 48029 $abc$77013$new_n1877_
.sym 48030 $false
.sym 48033 $abc$77013$new_n1457_
.sym 48034 $abc$77013$new_n1446_
.sym 48035 $false
.sym 48036 $false
.sym 48039 core.cpu.i_tv80_core.IR[2]
.sym 48040 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$37565[28]_new_
.sym 48041 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31362_new_inv_
.sym 48042 $false
.sym 48045 core.cpu.i_tv80_core.IR[6]
.sym 48046 core.cpu.i_tv80_core.IR[7]
.sym 48047 core.cpu.i_tv80_core.IR[5]
.sym 48048 $false
.sym 48051 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$37565[28]_new_
.sym 48052 core.cpu.i_tv80_core.IR[2]
.sym 48053 $false
.sym 48054 $false
.sym 48057 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28693.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42183_Y_new_inv_
.sym 48058 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$49\TStates[2:0][0]_new_
.sym 48059 $false
.sym 48060 $false
.sym 48063 core.cpu.i_tv80_core.IR[2]
.sym 48064 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$37565[28]_new_
.sym 48065 $false
.sym 48066 $false
.sym 48070 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$43646_new_inv_
.sym 48071 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33337_new_
.sym 48072 $abc$77013$new_n1909_
.sym 48073 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$41858[13]_new_inv_
.sym 48074 $abc$77013$new_n4092_
.sym 48075 $abc$77013$new_n4232_
.sym 48076 $abc$77013$new_n4233_
.sym 48077 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$41916[22]_new_
.sym 48144 $abc$77013$new_n1554_
.sym 48145 $abc$77013$new_n1997_
.sym 48146 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31440_new_inv_
.sym 48147 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61058[1]_new_inv_
.sym 48150 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_
.sym 48151 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31316_new_inv_
.sym 48152 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29605.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_
.sym 48153 core.cpu.i_tv80_core.mcycle[0]
.sym 48156 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$43436_new_inv_
.sym 48157 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33337_new_
.sym 48158 $abc$77013$new_n1877_
.sym 48159 $false
.sym 48162 $abc$77013$new_n2000_
.sym 48163 $abc$77013$new_n1995_
.sym 48164 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 48165 $false
.sym 48168 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[3]_new_inv_
.sym 48169 $abc$77013$new_n1457_
.sym 48170 $false
.sym 48171 $false
.sym 48174 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_
.sym 48175 core.cpu.i_tv80_core.mcycle[0]
.sym 48176 $false
.sym 48177 $false
.sym 48180 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31316_new_inv_
.sym 48181 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31440_new_inv_
.sym 48182 $false
.sym 48183 $false
.sym 48186 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61117[0]_new_inv_
.sym 48187 core.cpu.i_tv80_core.mcycle[0]
.sym 48188 $abc$77013$new_n4224_
.sym 48189 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 48193 $abc$77013$new_n4089_
.sym 48194 $abc$77013$new_n4088_
.sym 48195 $abc$77013$new_n4087_
.sym 48196 $abc$77013$new_n4090_
.sym 48197 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31316_new_inv_
.sym 48198 $abc$77013$new_n3273_
.sym 48199 $abc$77013$new_n4091_
.sym 48200 $abc$77013$new_n4081_
.sym 48267 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27669.$and$/usr/bin/../share/yosys/techmap.v:434$42164_Y[0]_new_
.sym 48268 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[95]_new_inv_
.sym 48269 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31260_new_inv_
.sym 48270 $abc$77013$new_n4085_
.sym 48273 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42640[1]_new_inv_
.sym 48274 $abc$77013$new_n1431_
.sym 48275 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$43125[0]_new_inv_
.sym 48276 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[1]_new_inv_
.sym 48279 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31420_new_
.sym 48280 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28579.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38169_Y_new_inv_
.sym 48281 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$37565[28]_new_
.sym 48282 $abc$77013$new_n2044_
.sym 48285 $abc$77013$new_n1860_
.sym 48286 $abc$77013$new_n4083_
.sym 48287 $abc$77013$new_n1877_
.sym 48288 $false
.sym 48291 $abc$77013$auto$simplemap.cc:168:logic_reduce$44570_new_inv_
.sym 48292 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$34067[51]_new_inv_
.sym 48293 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31416_new_inv_
.sym 48294 $false
.sym 48297 $abc$77013$new_n2044_
.sym 48298 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$34067[51]_new_inv_
.sym 48299 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[95]_new_inv_
.sym 48300 $abc$77013$new_n2046_
.sym 48303 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$43522[0]_new_inv_
.sym 48304 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42640[1]_new_inv_
.sym 48305 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$45775[7]_new_
.sym 48306 $false
.sym 48309 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28579.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38169_Y_new_inv_
.sym 48310 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$43646_new_inv_
.sym 48311 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$45775[7]_new_
.sym 48312 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$40338[0]_new_inv_
.sym 48316 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[102]_new_inv_
.sym 48317 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$34067[42]_new_inv_
.sym 48318 $abc$77013$new_n2349_
.sym 48319 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$41916[21]_new_inv_
.sym 48320 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$60879[1]_new_inv_
.sym 48321 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29948.$ternary$/usr/bin/../share/yosys/techmap.v:445$32983_Y[1]_new_
.sym 48322 $abc$77013$new_n1905_
.sym 48323 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[84]_new_inv_
.sym 48390 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42880[1]_new_inv_
.sym 48391 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42904[0]_new_inv_
.sym 48392 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[0]_new_inv_
.sym 48393 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42928[1]_new_inv_
.sym 48396 $abc$77013$new_n1473_
.sym 48397 $abc$77013$new_n1431_
.sym 48398 $false
.sym 48399 $false
.sym 48402 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[1]_new_inv_
.sym 48403 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42904[0]_new_inv_
.sym 48404 $false
.sym 48405 $false
.sym 48408 $abc$77013$new_n1473_
.sym 48409 $abc$77013$new_n1457_
.sym 48410 $false
.sym 48411 $false
.sym 48414 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42664[1]_new_inv_
.sym 48415 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$45375[0]_new_inv_
.sym 48416 $false
.sym 48417 $false
.sym 48420 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$43522[0]_new_inv_
.sym 48421 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42664[1]_new_inv_
.sym 48422 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\ExchangeDH[0:0]_new_
.sym 48423 $false
.sym 48426 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36491[1]_new_inv_
.sym 48427 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$43522[0]_new_inv_
.sym 48428 $false
.sym 48429 $false
.sym 48432 $abc$77013$new_n1457_
.sym 48433 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42928[1]_new_inv_
.sym 48434 $false
.sym 48435 $false
.sym 48439 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$49807_new_inv_
.sym 48440 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$37565[28]_new_
.sym 48441 $abc$77013$new_n4249_
.sym 48442 $abc$77013$new_n1867_
.sym 48443 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[1]_new_inv_
.sym 48444 $abc$77013$new_n4493_
.sym 48445 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$45393[14]_new_inv_
.sym 48446 $abc$77013$new_n1892_
.sym 48513 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$45375[0]_new_inv_
.sym 48514 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[0]_new_inv_
.sym 48515 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[1]_new_inv_
.sym 48516 $abc$77013$new_n4246_
.sym 48519 core.cpu.i_tv80_core.IR[0]
.sym 48520 core.cpu.i_tv80_core.IR[1]
.sym 48521 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42448[1]_new_inv_
.sym 48522 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[1]_new_inv_
.sym 48525 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$32856[0]_new_
.sym 48526 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33346[0]_new_
.sym 48527 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[62]_new_
.sym 48528 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33283[2]_new_inv_
.sym 48531 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42880[1]_new_inv_
.sym 48532 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42904[0]_new_inv_
.sym 48533 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8909.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_
.sym 48534 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[95]_new_inv_
.sym 48537 $abc$77013$new_n1422_
.sym 48538 $abc$77013$new_n1866_
.sym 48539 $false
.sym 48540 $false
.sym 48543 $abc$77013$new_n1422_
.sym 48544 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[0]_new_inv_
.sym 48545 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[1]_new_inv_
.sym 48546 $false
.sym 48549 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42880[1]_new_inv_
.sym 48550 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42928[1]_new_inv_
.sym 48551 core.cpu.i_tv80_core.IR[3]
.sym 48552 $abc$77013$new_n1422_
.sym 48555 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33346[0]_new_
.sym 48556 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33283[2]_new_inv_
.sym 48557 $abc$77013$new_n1881_
.sym 48558 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33283[3]_new_inv_
.sym 48562 $abc$77013$new_n4231_
.sym 48563 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[1]_new_inv_
.sym 48564 $abc$77013$new_n4242_
.sym 48565 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42467[1]_new_inv_
.sym 48566 $abc$77013$new_n4244_
.sym 48567 $abc$77013$new_n4230_
.sym 48568 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$34067[14]_new_
.sym 48569 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29776.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$34259_Y_new_inv_
.sym 48636 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33341[3]_new_
.sym 48637 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[72]_new_
.sym 48638 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33283[3]_new_inv_
.sym 48639 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[71]_new_inv_
.sym 48642 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42928[1]_new_inv_
.sym 48643 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[1]_new_inv_
.sym 48644 core.cpu.i_tv80_core.IR[3]
.sym 48645 $abc$77013$new_n1422_
.sym 48648 core.cpu.i_tv80_core.IR[1]
.sym 48649 core.cpu.i_tv80_core.IR[3]
.sym 48650 core.cpu.i_tv80_core.IR[0]
.sym 48651 core.cpu.i_tv80_core.IR[2]
.sym 48660 $abc$77013$new_n1422_
.sym 48661 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[1]_new_inv_
.sym 48662 $false
.sym 48663 $false
.sym 48666 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42880[1]_new_inv_
.sym 48667 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$45375[0]_new_inv_
.sym 48668 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42928[1]_new_inv_
.sym 48669 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$43522[0]_new_inv_
.sym 48672 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42928[1]_new_inv_
.sym 48673 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[1]_new_inv_
.sym 48674 core.cpu.i_tv80_core.IR[3]
.sym 48675 $abc$77013$new_n1431_
.sym 48678 core.cpu.i_tv80_core.IR[0]
.sym 48679 core.cpu.i_tv80_core.IR[3]
.sym 48680 core.cpu.i_tv80_core.IR[1]
.sym 48681 core.cpu.i_tv80_core.IR[2]
.sym 48882 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408
.sym 48913 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.sym 48914 core.cpu.i_tv80_core.i_reg.RegsH[0][4]
.sym 49001 core.cpu.i_tv80_core.BusAck
.sym 49002 $false
.sym 49003 $false
.sym 49004 $false
.sym 49007 core.cpu.i_tv80_core.i_reg.DIH[7]
.sym 49008 $false
.sym 49009 $false
.sym 49010 $false
.sym 49029 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75539
.sym 49030 clk
.sym 49031 $false
.sym 49036 $abc$77013$new_n1645_
.sym 49037 $abc$77013$new_n3645_
.sym 49038 $abc$77013$new_n4265_
.sym 49039 $abc$77013$new_n1646_
.sym 49040 $abc$77013$new_n4264_
.sym 49041 $abc$77013$new_n1647_
.sym 49042 $abc$77013$new_n3644_
.sym 49043 core.cpu.i_tv80_core.i_reg.RegsH[4][4]
.sym 49146 core.cpu.i_tv80_core.i_reg.RegsH[7][4]
.sym 49147 core.cpu.i_tv80_core.i_reg.RegsH[3][4]
.sym 49148 core.cpu.i_tv80_core.RegAddrC[2]
.sym 49149 core.cpu.i_tv80_core.RegAddrC[0]
.sym 49152 core.cpu.i_tv80_core.i_reg.RegsH[6][4]
.sym 49153 core.cpu.i_tv80_core.i_reg.RegsH[2][4]
.sym 49154 core.cpu.i_tv80_core.RegAddrC[0]
.sym 49155 core.cpu.i_tv80_core.RegAddrC[2]
.sym 49158 $abc$77013$new_n2313_
.sym 49159 $abc$77013$new_n2314_
.sym 49160 $abc$77013$new_n4265_
.sym 49161 core.cpu.i_tv80_core.RegAddrC[1]
.sym 49164 $abc$77013$new_n4004_
.sym 49165 $abc$77013$new_n4005_
.sym 49166 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_
.sym 49167 $false
.sym 49170 $abc$77013$auto$rtlil.cc:1862:And$32540_new_
.sym 49171 $abc$77013$techmap\core.cpu.i_tv80_core.i_reg.$0$memwr$\RegsH$./import/tv80/rtl/core/tv80_reg.v:51$566_EN[7:0]$571[7]_new_
.sym 49172 $false
.sym 49173 $false
.sym 49176 core.cpu.i_tv80_core.i_reg.RegsH[6][4]
.sym 49177 core.cpu.i_tv80_core.i_reg.RegsH[2][4]
.sym 49178 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 49179 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 49182 core.cpu.i_tv80_core.i_reg.RegsH[7][4]
.sym 49183 core.cpu.i_tv80_core.i_reg.RegsH[3][4]
.sym 49184 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 49185 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 49188 core.cpu.i_tv80_core.i_reg.DIH[4]
.sym 49189 $false
.sym 49190 $false
.sym 49191 $false
.sym 49192 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75203
.sym 49193 clk
.sym 49194 $false
.sym 49195 $abc$77013$new_n1648_
.sym 49196 $abc$77013$new_n1663_
.sym 49197 $abc$77013$new_n1664_
.sym 49198 $abc$77013$new_n1665_
.sym 49199 $abc$77013$new_n1649_
.sym 49201 core.cpu.i_tv80_core.i_reg.RegsH[2][7]
.sym 49202 core.cpu.i_tv80_core.i_reg.RegsH[2][4]
.sym 49269 $abc$77013$new_n2532_
.sym 49270 $abc$77013$new_n2533_
.sym 49271 $abc$77013$new_n4312_
.sym 49272 core.cpu.i_tv80_core.RegAddrC[1]
.sym 49275 core.cpu.i_tv80_core.i_reg.RegsH[7][7]
.sym 49276 core.cpu.i_tv80_core.i_reg.RegsH[6][7]
.sym 49277 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 49278 $abc$77013$new_n4528_
.sym 49281 $abc$77013$auto$rtlil.cc:1862:And$32546_new_
.sym 49282 $abc$77013$techmap\core.cpu.i_tv80_core.i_reg.$0$memwr$\RegsH$./import/tv80/rtl/core/tv80_reg.v:51$566_EN[7:0]$571[7]_new_
.sym 49283 $false
.sym 49284 $false
.sym 49287 core.cpu.i_tv80_core.i_reg.RegsH[6][7]
.sym 49288 core.cpu.i_tv80_core.i_reg.RegsH[2][7]
.sym 49289 core.cpu.i_tv80_core.RegAddrC[0]
.sym 49290 core.cpu.i_tv80_core.RegAddrC[2]
.sym 49299 core.cpu.i_tv80_core.i_reg.RegsH[3][7]
.sym 49300 core.cpu.i_tv80_core.i_reg.RegsH[2][7]
.sym 49301 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 49302 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 49305 core.cpu.i_tv80_core.i_reg.RegsH[7][7]
.sym 49306 core.cpu.i_tv80_core.i_reg.RegsH[3][7]
.sym 49307 core.cpu.i_tv80_core.RegAddrC[2]
.sym 49308 core.cpu.i_tv80_core.RegAddrC[0]
.sym 49311 core.cpu.i_tv80_core.i_reg.DIH[7]
.sym 49312 $false
.sym 49313 $false
.sym 49314 $false
.sym 49315 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75107
.sym 49316 clk
.sym 49317 $false
.sym 49318 core.cpu.i_tv80_core.i_reg.DOAH[4]
.sym 49319 core.cpu.i_tv80_core.i_reg.DOAH[7]
.sym 49320 $abc$77013$new_n1644_
.sym 49321 $abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIL[7:0][3]_new_
.sym 49323 $abc$77013$new_n4198_
.sym 49324 core.cpu.i_tv80_core.i_reg.DIH[4]
.sym 49325 core.cpu.i_tv80_core.RegBusA_r[3]
.sym 49392 $abc$77013$new_n4473_
.sym 49393 $abc$77013$new_n4489_
.sym 49394 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_
.sym 49395 $abc$77013$new_n4525_
.sym 49398 $abc$77013$new_n4529_
.sym 49399 $abc$77013$new_n4531_
.sym 49400 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_
.sym 49401 $abc$77013$auto$simplemap.cc:309:simplemap_lut$35949[2]_new_inv_
.sym 49410 $abc$77013$auto$rtlil.cc:1862:And$32500_new_
.sym 49411 $abc$77013$techmap\core.cpu.i_tv80_core.i_reg.$0$memwr$\RegsH$./import/tv80/rtl/core/tv80_reg.v:51$566_EN[7:0]$571[7]_new_
.sym 49412 $false
.sym 49413 $false
.sym 49422 core.cpu.i_tv80_core.RegBusA_r[13]
.sym 49423 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_
.sym 49424 $abc$77013$new_n3649_
.sym 49425 $false
.sym 49434 core.cpu.i_tv80_core.i_reg.DOAH[5]
.sym 49435 $false
.sym 49436 $false
.sym 49437 $false
.sym 49438 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408$2
.sym 49439 clk
.sym 49440 $false
.sym 49443 core.cpu.i_tv80_core.ID16[2]
.sym 49444 core.cpu.i_tv80_core.ID16[3]
.sym 49445 core.cpu.i_tv80_core.ID16[4]
.sym 49446 core.cpu.i_tv80_core.ID16[5]
.sym 49447 core.cpu.i_tv80_core.ID16[6]
.sym 49448 core.cpu.i_tv80_core.ID16[7]
.sym 49515 core.cpu.i_tv80_core.RegBusA_r[5]
.sym 49516 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_
.sym 49517 $abc$77013$new_n3704_
.sym 49518 $false
.sym 49521 core.cpu.i_tv80_core.ID16[7]
.sym 49522 $abc$77013$core.cpu.i_tv80_core.Save_Mux[7]_new_inv_
.sym 49523 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_
.sym 49524 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:973$1367_Y_new_
.sym 49527 core.cpu.i_tv80_core.RegBusA_r[14]
.sym 49528 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_
.sym 49529 $abc$77013$new_n3655_
.sym 49530 $false
.sym 49533 core.cpu.i_tv80_core.RegBusA_r[7]
.sym 49534 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_
.sym 49535 $abc$77013$new_n3716_
.sym 49536 $false
.sym 49539 core.cpu.i_tv80_core.ID16[5]
.sym 49540 $abc$77013$core.cpu.i_tv80_core.Save_Mux[5]_new_inv_
.sym 49541 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_
.sym 49542 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:973$1367_Y_new_
.sym 49545 core.cpu.i_tv80_core.i_reg.DOAH[6]
.sym 49546 $false
.sym 49547 $false
.sym 49548 $false
.sym 49551 core.cpu.i_tv80_core.i_reg.DOAL[5]
.sym 49552 $false
.sym 49553 $false
.sym 49554 $false
.sym 49557 core.cpu.i_tv80_core.i_reg.DOAL[7]
.sym 49558 $false
.sym 49559 $false
.sym 49560 $false
.sym 49561 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408$2
.sym 49562 clk
.sym 49563 $false
.sym 49564 core.cpu.i_tv80_core.ID16[8]
.sym 49565 core.cpu.i_tv80_core.ID16[9]
.sym 49566 core.cpu.i_tv80_core.ID16[10]
.sym 49567 core.cpu.i_tv80_core.ID16[11]
.sym 49568 core.cpu.i_tv80_core.ID16[12]
.sym 49569 core.cpu.i_tv80_core.ID16[13]
.sym 49570 core.cpu.i_tv80_core.ID16[14]
.sym 49571 core.cpu.i_tv80_core.ID16[15]
.sym 49638 $abc$77013$auto$rtlil.cc:1862:And$32510_new_
.sym 49639 $abc$77013$techmap\core.cpu.i_tv80_core.i_reg.$0$memwr$\RegsH$./import/tv80/rtl/core/tv80_reg.v:51$566_EN[7:0]$571[7]_new_
.sym 49640 $false
.sym 49641 $false
.sym 49644 $abc$77013$new_n4508_
.sym 49645 $abc$77013$new_n4510_
.sym 49646 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_
.sym 49647 $abc$77013$auto$simplemap.cc:309:simplemap_lut$35949[2]_new_inv_
.sym 49656 $abc$77013$core.cpu.i_tv80_core.Save_Mux[6]_new_inv_
.sym 49657 core.cpu.i_tv80_core.ID16[14]
.sym 49658 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_
.sym 49659 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:973$1367_Y_new_
.sym 49662 core.cpu.i_tv80_core.RegBusA_r[2]
.sym 49663 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_
.sym 49664 $abc$77013$new_n3686_
.sym 49665 $false
.sym 49668 core.cpu.i_tv80_core.ID16[8]
.sym 49669 $abc$77013$core.cpu.i_tv80_core.Save_Mux[0]_new_inv_
.sym 49670 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_
.sym 49671 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:973$1367_Y_new_
.sym 49674 $abc$77013$new_n4467_
.sym 49675 $abc$77013$new_n4481_
.sym 49676 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_
.sym 49677 $abc$77013$new_n4504_
.sym 49680 core.cpu.i_tv80_core.i_reg.DOAL[2]
.sym 49681 $false
.sym 49682 $false
.sym 49683 $false
.sym 49684 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408$2
.sym 49685 clk
.sym 49686 $false
.sym 49687 $abc$77013$auto$rtlil.cc:1862:And$32546_new_
.sym 49688 $abc$77013$auto$rtlil.cc:1862:And$32516_new_
.sym 49689 $abc$77013$auto$rtlil.cc:1862:And$32500_new_
.sym 49690 $abc$77013$auto$rtlil.cc:1862:And$32540_new_
.sym 49691 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$41711[1]_new_
.sym 49692 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$41711[0]_new_
.sym 49693 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:254$1653_Y_new_inv_
.sym 49694 $abc$77013$auto$rtlil.cc:1862:And$32510_new_
.sym 49761 $abc$77013$core.cpu.i_tv80_core.i_reg.DOBH[1]_new_
.sym 49762 $abc$77013$core.cpu.i_tv80_core.i_reg.DOBL[1]_new_inv_
.sym 49763 $abc$77013$auto$simplemap.cc:309:simplemap_lut$35949[2]_new_inv_
.sym 49764 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3681_CTRL_new_
.sym 49779 core.cpu.i_tv80_core.RegBusA_r[1]
.sym 49780 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_
.sym 49781 $abc$77013$core.cpu.i_tv80_core.i_reg.DOBL[1]_new_inv_
.sym 49782 $abc$77013$new_n1479_
.sym 49785 core.cpu.i_tv80_core.ID16[0]
.sym 49786 $abc$77013$core.cpu.i_tv80_core.Save_Mux[0]_new_inv_
.sym 49787 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_
.sym 49788 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:973$1367_Y_new_
.sym 49791 $abc$77013$new_n1479_
.sym 49792 $abc$77013$new_n3675_
.sym 49793 $abc$77013$new_n3624_
.sym 49794 $abc$77013$new_n4476_
.sym 49797 core.cpu.i_tv80_core.i_reg.DOAL[0]
.sym 49798 core.cpu.i_tv80_core.i_reg.DOAL[1]
.sym 49799 core.cpu.i_tv80_core.ID16_B[15]
.sym 49800 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:973$1367_Y_new_
.sym 49803 core.cpu.i_tv80_core.i_reg.DOAL[1]
.sym 49804 $false
.sym 49805 $false
.sym 49806 $false
.sym 49807 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408$2
.sym 49808 clk
.sym 49809 $false
.sym 49812 $abc$77013$auto$rtlil.cc:1862:And$32526_new_
.sym 49814 $abc$77013$auto$rtlil.cc:1862:And$32492_new_
.sym 49815 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 49816 $abc$77013$auto$simplemap.cc:309:simplemap_lut$62541[1]_new_inv_
.sym 49817 $abc$77013$auto$rtlil.cc:1862:And$32532_new_
.sym 49890 core.cpu.i_tv80_core.RegBusA_r[0]
.sym 49891 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_
.sym 49892 $abc$77013$new_n3667_
.sym 49893 $false
.sym 49902 core.cpu.i_tv80_core.RegBusA_r[4]
.sym 49903 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_
.sym 49904 $abc$77013$new_n3698_
.sym 49905 $false
.sym 49908 $abc$77013$core.cpu.i_tv80_core.Save_Mux[4]_new_inv_
.sym 49909 core.cpu.i_tv80_core.ID16[4]
.sym 49910 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_
.sym 49911 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:973$1367_Y_new_
.sym 49920 core.cpu.i_tv80_core.i_reg.DOAL[4]
.sym 49921 $false
.sym 49922 $false
.sym 49923 $false
.sym 49926 core.cpu.i_tv80_core.i_reg.DOAL[0]
.sym 49927 $false
.sym 49928 $false
.sym 49929 $false
.sym 49930 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408$2
.sym 49931 clk
.sym 49932 $false
.sym 49933 $abc$77013$new_n4187_
.sym 49934 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_
.sym 49935 $abc$77013$new_n3201_
.sym 49937 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4203_Y[1]_new_
.sym 49939 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4201_Y[1]_new_
.sym 49940 core.cpu.i_tv80_core.do[1]
.sym 50043 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3681_CTRL_new_
.sym 50044 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3679_Y[2]_new_
.sym 50045 $abc$77013$new_n4503_
.sym 50046 $abc$77013$new_n3977_
.sym 50053 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408$2
.sym 50054 clk
.sym 50055 $false
.sym 50056 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$68613
.sym 50057 $abc$77013$new_n3997_
.sym 50058 $abc$77013$new_n1610_
.sym 50060 $abc$77013$new_n4555_
.sym 50061 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3689_CTRL_new_
.sym 50062 core.cpu.i_tv80_core.BusA[2]
.sym 50063 core.cpu.i_tv80_core.BusA[1]
.sym 50130 $abc$77013$core.cpu.i_tv80_core.i_reg.DOBL[0]_new_inv_
.sym 50131 core.cpu.di_reg[0]
.sym 50132 $abc$77013$new_n3938_
.sym 50133 $abc$77013$auto$simplemap.cc:309:simplemap_lut$35949[2]_new_inv_
.sym 50136 core.cpu.i_tv80_core.F[1]
.sym 50137 $abc$77013$new_n3943_
.sym 50138 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$and$/usr/bin/../share/yosys/techmap.v:434$36133_Y[1]_new_
.sym 50139 $false
.sym 50142 core.cpu.i_tv80_core.SP[2]
.sym 50143 core.cpu.i_tv80_core.SP[10]
.sym 50144 $abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_
.sym 50145 $abc$77013$new_n1590_
.sym 50148 $abc$77013$new_n3938_
.sym 50149 $abc$77013$auto$simplemap.cc:309:simplemap_lut$35949[2]_new_inv_
.sym 50150 $false
.sym 50151 $false
.sym 50154 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$36123_Y_new_inv_
.sym 50155 core.cpu.i_tv80_core.ACC[2]
.sym 50156 $abc$77013$auto$simplemap.cc:309:simplemap_lut$36050_new_
.sym 50157 core.cpu.di_reg[2]
.sym 50160 core.cpu.i_tv80_core.SP[0]
.sym 50161 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3864_Y[0]_new_inv_
.sym 50162 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 50163 $false
.sym 50166 $abc$77013$new_n3553_
.sym 50167 $abc$77013$core.cpu.i_tv80_core.Save_Mux[2]_new_inv_
.sym 50168 $abc$77013$new_n3559_
.sym 50169 $false
.sym 50172 $abc$77013$core.cpu.i_tv80_core.Save_Mux[0]_new_inv_
.sym 50173 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3867_Y[0]_new_
.sym 50174 $abc$77013$new_n3553_
.sym 50175 $false
.sym 50176 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 50177 clk
.sym 50178 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 50179 $abc$77013$new_n3938_
.sym 50180 $abc$77013$new_n1590_
.sym 50181 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 50182 $abc$77013$auto$simplemap.cc:309:simplemap_lut$36050_new_
.sym 50183 $abc$77013$new_n4042_
.sym 50184 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:858$1298_Y
.sym 50185 core.cpu.i_tv80_core.RegAddrB_r[0]
.sym 50186 core.cpu.i_tv80_core.RegAddrB_r[1]
.sym 50253 $abc$77013$new_n3938_
.sym 50254 $abc$77013$core.cpu.i_tv80_core.Set_BusB_To[3]_new_
.sym 50255 $false
.sym 50256 $false
.sym 50259 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3681_CTRL_new_
.sym 50260 $abc$77013$core.cpu.i_tv80_core.i_reg.DOBH[0]_new_
.sym 50261 $abc$77013$new_n3944_
.sym 50262 $abc$77013$auto$simplemap.cc:309:simplemap_lut$35949[2]_new_inv_
.sym 50265 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$36123_Y_new_inv_
.sym 50266 core.cpu.i_tv80_core.ACC[1]
.sym 50267 $abc$77013$auto$simplemap.cc:309:simplemap_lut$36050_new_
.sym 50268 core.cpu.di_reg[1]
.sym 50271 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40023_new_
.sym 50272 core.cpu.i_tv80_core.PC[8]
.sym 50273 $abc$77013$core.cpu.i_tv80_core.Set_BusB_To[3]_new_
.sym 50274 $abc$77013$new_n4501_
.sym 50277 $abc$77013$new_n3951_
.sym 50278 $abc$77013$new_n3910_
.sym 50279 $abc$77013$new_n4502_
.sym 50280 $abc$77013$new_n4491_
.sym 50283 core.cpu.i_tv80_core.Alternate
.sym 50284 core.cpu.i_tv80_core.XY_State[1]
.sym 50285 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:858$1298_Y
.sym 50286 $false
.sym 50289 $abc$77013$new_n3956_
.sym 50290 $abc$77013$new_n3961_
.sym 50291 $abc$77013$new_n3963_
.sym 50292 $abc$77013$new_n3965_
.sym 50295 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3681_CTRL_new_
.sym 50296 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3679_Y[7]_new_
.sym 50297 $abc$77013$new_n4524_
.sym 50298 $abc$77013$new_n4042_
.sym 50299 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408$2
.sym 50300 clk
.sym 50301 $false
.sym 50302 $abc$77013$new_n4018_
.sym 50303 $abc$77013$new_n1504_
.sym 50306 $abc$77013$auto$memory_bram.cc:837:replace_cell$31988
.sym 50307 $abc$77013$new_n3000_
.sym 50308 $abc$77013$new_n3001_
.sym 50309 $abc$77013$new_n3943_
.sym 50376 $abc$77013$new_n3912_
.sym 50377 core.cpu.i_tv80_core.SP[0]
.sym 50378 core.cpu.i_tv80_core.SP[8]
.sym 50379 $abc$77013$new_n3941_
.sym 50382 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3669.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$36123_Y_new_inv_
.sym 50383 core.cpu.i_tv80_core.ACC[3]
.sym 50384 $abc$77013$auto$simplemap.cc:309:simplemap_lut$36050_new_
.sym 50385 core.cpu.di_reg[3]
.sym 50388 $abc$77013$new_n3941_
.sym 50389 core.cpu.i_tv80_core.Set_BusB_To[2]
.sym 50390 $false
.sym 50391 $false
.sym 50394 $abc$77013$new_n3943_
.sym 50395 core.cpu.i_tv80_core.F[3]
.sym 50396 $abc$77013$new_n3982_
.sym 50397 $abc$77013$new_n3993_
.sym 50400 $abc$77013$new_n3943_
.sym 50401 core.cpu.i_tv80_core.F[6]
.sym 50402 $abc$77013$auto$simplemap.cc:309:simplemap_lut$36050_new_
.sym 50403 core.cpu.di_reg[6]
.sym 50406 $abc$77013$new_n3943_
.sym 50407 core.cpu.i_tv80_core.F[2]
.sym 50408 $abc$77013$new_n3978_
.sym 50409 $abc$77013$new_n3979_
.sym 50412 core.cpu.i_tv80_core.Set_BusB_To[2]
.sym 50413 $abc$77013$new_n4490_
.sym 50414 core.cpu.i_tv80_core.F[0]
.sym 50415 $abc$77013$new_n3943_
.sym 50418 $abc$77013$new_n3465_
.sym 50419 $abc$77013$core.cpu.i_tv80_core.Save_Mux[2]_new_inv_
.sym 50420 $abc$77013$new_n3471_
.sym 50421 $false
.sym 50422 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 50423 clk
.sym 50424 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 50425 $abc$77013$new_n2930_
.sym 50428 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4402_Y[3]_new_inv_
.sym 50430 $abc$77013$new_n2887_
.sym 50431 core.cpu.i_tv80_core.Ap[3]
.sym 50505 core.cpu.i_tv80_core.SP[2]
.sym 50506 core.cpu.i_tv80_core.PC[2]
.sym 50507 core.cpu.i_tv80_core.Set_BusB_To[2]
.sym 50508 $abc$77013$new_n3912_
.sym 50511 core.cpu.i_tv80_core.SP[11]
.sym 50512 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3946_Y[3]_new_inv_
.sym 50513 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 50514 $false
.sym 50517 $abc$77013$auto$simplemap.cc:309:simplemap_lut$35949[2]_new_inv_
.sym 50518 $abc$77013$new_n3913_
.sym 50519 $false
.sym 50520 $false
.sym 50529 $abc$77013$new_n3913_
.sym 50530 $abc$77013$auto$simplemap.cc:309:simplemap_lut$35949[2]_new_inv_
.sym 50531 $false
.sym 50532 $false
.sym 50535 $abc$77013$core.cpu.i_tv80_core.Save_Mux[3]_new_inv_
.sym 50536 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3949_Y[3]_new_
.sym 50537 $abc$77013$new_n3465_
.sym 50538 $false
.sym 50541 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4402_Y[3]_new_inv_
.sym 50542 $abc$77013$new_n4359_
.sym 50543 $abc$77013$new_n2885_
.sym 50544 $abc$77013$new_n2896_
.sym 50545 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 50546 clk
.sym 50547 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 50548 $abc$77013$new_n2989_
.sym 50549 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4361_Y[3]_new_
.sym 50550 $abc$77013$new_n3465_
.sym 50552 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_
.sym 50553 $abc$77013$new_n3944_
.sym 50554 $abc$77013$new_n3553_
.sym 50555 core.cpu.i_tv80_core.do[7]
.sym 50622 core.cpu.i_tv80_core.Ap[1]
.sym 50623 $abc$77013$new_n2858_
.sym 50624 $abc$77013$new_n2902_
.sym 50625 $false
.sym 50634 $abc$77013$new_n2887_
.sym 50635 $abc$77013$new_n2881_
.sym 50636 core.cpu.i_tv80_core.ACC[1]
.sym 50637 $abc$77013$new_n2901_
.sym 50640 core.cpu.i_tv80_core.ACC[1]
.sym 50641 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 50642 $abc$77013$new_n2885_
.sym 50643 $false
.sym 50652 core.cpu.i_tv80_core.ACC[7]
.sym 50653 $false
.sym 50654 $false
.sym 50655 $false
.sym 50664 core.cpu.i_tv80_core.ACC[2]
.sym 50665 $false
.sym 50666 $false
.sym 50667 $false
.sym 50668 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$67781
.sym 50669 clk
.sym 50670 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 50671 $abc$77013$new_n2896_
.sym 50672 $abc$77013$auto$rtlil.cc:1874:Eq$32488_new_inv_
.sym 50673 $abc$77013$auto$rtlil.cc:1874:Eq$32484_new_inv_
.sym 50674 $abc$77013$techmap\core.cpu.i_tv80_core.$3\RegAddrA[2:0][1]_new_inv_
.sym 50675 $abc$77013$auto$rtlil.cc:1874:Eq$32486_new_inv_
.sym 50676 $abc$77013$techmap\core.cpu.i_tv80_core.$3\RegAddrA[2:0][0]_new_
.sym 50677 core.cpu.i_tv80_core.RegAddrA_r[1]
.sym 50678 core.cpu.i_tv80_core.RegAddrA_r[0]
.sym 50745 core.cpu.i_tv80_core.IR[3]
.sym 50746 $abc$77013$new_n2886_
.sym 50747 $false
.sym 50748 $false
.sym 50751 $abc$77013$new_n2887_
.sym 50752 $abc$77013$new_n2881_
.sym 50753 core.cpu.i_tv80_core.ACC[5]
.sym 50754 $abc$77013$new_n2956_
.sym 50757 $abc$77013$new_n4118_
.sym 50758 core.cpu.i_tv80_core.Read_To_Reg_r[0]
.sym 50759 $abc$77013$new_n4115_
.sym 50760 core.cpu.i_tv80_core.BusAck
.sym 50763 $abc$77013$new_n1830_
.sym 50764 core.cpu.i_tv80_core.Ap[2]
.sym 50765 core.cpu.i_tv80_core.ACC[2]
.sym 50766 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 50769 $abc$77013$new_n2887_
.sym 50770 $abc$77013$new_n2881_
.sym 50771 core.cpu.i_tv80_core.ACC[2]
.sym 50772 $abc$77013$new_n2915_
.sym 50775 $abc$77013$core.cpu.i_tv80_core.Save_Mux[2]_new_inv_
.sym 50776 core.cpu.i_tv80_core.I[2]
.sym 50777 $abc$77013$new_n2896_
.sym 50778 $false
.sym 50781 core.cpu.i_tv80_core.Read_To_Reg_r[0]
.sym 50782 $abc$77013$new_n4118_
.sym 50783 $abc$77013$new_n4115_
.sym 50784 core.cpu.i_tv80_core.BusAck
.sym 50787 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4402_Y[2]_new_inv_
.sym 50788 $abc$77013$new_n4351_
.sym 50789 $abc$77013$new_n2885_
.sym 50790 $abc$77013$new_n2896_
.sym 50791 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 50792 clk
.sym 50793 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 50794 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:902$1329_Y_new_
.sym 50795 $abc$77013$techmap\core.cpu.i_tv80_core.$3\RegAddrA[2:0][2]_new_inv_
.sym 50796 $abc$77013$new_n3913_
.sym 50797 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:900$1323_Y_new_
.sym 50798 $abc$77013$techmap\core.cpu.i_tv80_core.$2\RegAddrA[2:0][2]_new_
.sym 50799 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:851$1293_Y
.sym 50800 $abc$77013$new_n2020_
.sym 50801 core.cpu.i_tv80_core.RegAddrA_r[2]
.sym 50868 $abc$77013$new_n1830_
.sym 50869 core.cpu.i_tv80_core.Ap[5]
.sym 50870 core.cpu.i_tv80_core.ACC[5]
.sym 50871 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 50874 core.cpu.i_tv80_core.ACC[1]
.sym 50875 $false
.sym 50876 $false
.sym 50877 $false
.sym 50892 core.cpu.i_tv80_core.ACC[2]
.sym 50893 $false
.sym 50894 $false
.sym 50895 $false
.sym 50904 core.cpu.i_tv80_core.ACC[5]
.sym 50905 $false
.sym 50906 $false
.sym 50907 $false
.sym 50914 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$66354$2
.sym 50915 clk
.sym 50916 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 50917 core.cpu.i_tv80_core.Set_BusB_To[1]
.sym 50918 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:973$1367_Y_new_
.sym 50919 $abc$77013$new_n2021_
.sym 50920 $abc$77013$auto$simplemap.cc:309:simplemap_lut$35949[2]_new_inv_
.sym 50921 $abc$77013$new_n2987_
.sym 50922 core.cpu.i_tv80_core.Set_BusB_To[2]
.sym 50923 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30404.$and$/usr/bin/../share/yosys/techmap.v:434$42114_Y[0]_new_
.sym 50924 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:900$1321_Y_new_inv_
.sym 50991 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30426.$and$/usr/bin/../share/yosys/techmap.v:434$42023_Y[0]_new_
.sym 50992 $abc$77013$core.cpu.i_tv80_core.IncDec_16[1]_new_inv_
.sym 50993 $abc$77013$new_n1476_
.sym 50994 $false
.sym 50997 $abc$77013$new_n1475_
.sym 50998 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8267.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42052_Y_new_inv_
.sym 50999 $false
.sym 51000 $false
.sym 51003 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7962.$ternary$/usr/bin/../share/yosys/techmap.v:445$42175_Y[2]_new_
.sym 51004 core.cpu.i_tv80_core.IR[4]
.sym 51005 core.cpu.i_tv80_core.tstate[3]
.sym 51006 core.cpu.i_tv80_core.ISet[1]
.sym 51009 core.cpu.i_tv80_core.IR[0]
.sym 51010 core.cpu.i_tv80_core.F[6]
.sym 51011 core.cpu.i_tv80_core.IR[1]
.sym 51012 core.cpu.i_tv80_core.F[2]
.sym 51015 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30426.$and$/usr/bin/../share/yosys/techmap.v:434$42023_Y[0]_new_
.sym 51016 $abc$77013$new_n1474_
.sym 51017 $abc$77013$new_n1476_
.sym 51018 $false
.sym 51021 $abc$77013$new_n1474_
.sym 51022 core.cpu.i_tv80_core.tstate[1]
.sym 51023 $false
.sym 51024 $false
.sym 51027 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61755_new_inv_
.sym 51028 $abc$77013$new_n1475_
.sym 51029 $false
.sym 51030 $false
.sym 51033 core.cpu.i_tv80_core.IR[4]
.sym 51034 $abc$77013$new_n4266_
.sym 51035 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61752[1]_new_inv_
.sym 51036 $abc$77013$new_n1475_
.sym 51037 $true
.sym 51038 clk
.sym 51039 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 51040 $abc$77013$new_n2251_
.sym 51041 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7626.$ternary$/usr/bin/../share/yosys/techmap.v:445$38974_Y_new_
.sym 51042 $abc$77013$new_n2230_
.sym 51043 $abc$77013$new_n2109_
.sym 51044 $abc$77013$new_n2263_
.sym 51045 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7626.$and$/usr/bin/../share/yosys/techmap.v:434$38977_Y_new_
.sym 51046 $abc$77013$new_n2022_
.sym 51047 core.cpu.wr_n
.sym 51114 $abc$77013$core.cpu.i_tv80_core.last_mcycle_new_
.sym 51115 $abc$77013$new_n2109_
.sym 51116 core.cpu.i_tv80_core.No_BTR
.sym 51117 $false
.sym 51120 $abc$77013$techmap\core.cpu.$eq$./import/tv80/rtl/core/tv80s.v:129$1543_Y_new_
.sym 51121 $abc$77013$techmap\core.cpu.$logic_or$./import/tv80/rtl/core/tv80s.v:116$1535_Y_new_inv_
.sym 51122 $false
.sym 51123 $false
.sym 51126 $abc$77013$techmap\core.cpu.$procmux$1815_Y_new_inv_
.sym 51127 $abc$77013$techmap\core.cpu.$logic_and$./import/tv80/rtl/core/tv80s.v:129$1542_Y_new_
.sym 51128 $false
.sym 51129 $false
.sym 51132 $abc$77013$techmap\core.cpu.$logic_or$./import/tv80/rtl/core/tv80s.v:116$1535_Y_new_inv_
.sym 51133 core.cpu.i_tv80_core.mcycle[0]
.sym 51134 core.cpu.i_tv80_core.IntCycle
.sym 51135 $false
.sym 51138 $abc$77013$techmap\core.cpu.$logic_or$./import/tv80/rtl/core/tv80s.v:116$1535_Y_new_inv_
.sym 51139 core.cpu.i_tv80_core.IntCycle
.sym 51140 core.cpu.i_tv80_core.mcycle[0]
.sym 51141 $false
.sym 51144 $abc$77013$new_n2381_
.sym 51145 $abc$77013$techmap\core.cpu.$not$./import/tv80/rtl/core/tv80s.v:132$1545_Y_new_
.sym 51146 core.cpu.i_tv80_core.mcycle[0]
.sym 51147 $abc$77013$new_n2412_
.sym 51150 core.cpu.i_tv80_core.mcycle[0]
.sym 51151 $abc$77013$techmap\core.cpu.$not$./import/tv80/rtl/core/tv80s.v:132$1545_Y_new_
.sym 51152 $abc$77013$new_n2381_
.sym 51153 $abc$77013$new_n2414_
.sym 51156 $abc$77013$techmap\core.cpu.$logic_and$./import/tv80/rtl/core/tv80s.v:129$1542_Y_new_
.sym 51157 $abc$77013$techmap\core.cpu.$eq$./import/tv80/rtl/core/tv80s.v:129$1543_Y_new_
.sym 51158 core.cpu.i_tv80_core.mcycle[0]
.sym 51159 $abc$77013$new_n2412_
.sym 51160 $true
.sym 51161 clk
.sym 51162 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 51163 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$4841.$ternary$/usr/bin/../share/yosys/techmap.v:445$38211_Y_new_inv_
.sym 51164 $abc$77013$core.cpu.i_tv80_core.Set_BusB_To[3]_new_
.sym 51165 $abc$77013$core.cpu.i_tv80_core.Set_BusA_To[3]_new_inv_
.sym 51166 $abc$77013$new_n2249_
.sym 51167 $abc$77013$new_n2245_
.sym 51168 $abc$77013$new_n4287_
.sym 51169 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61842[0]_new_inv_
.sym 51170 $abc$77013$new_n2246_
.sym 51237 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31176_new_inv_
.sym 51238 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$12\Read_To_Reg[0:0]_new_
.sym 51239 core.cpu.i_tv80_core.ISet[1]
.sym 51240 $false
.sym 51243 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$10\Read_To_Reg[0:0]_new_
.sym 51244 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$6775.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38973_Y_new_inv_
.sym 51245 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7598.$and$/usr/bin/../share/yosys/techmap.v:434$38975_Y_new_
.sym 51246 $abc$77013$new_n2398_
.sym 51249 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$11277_Y_new_inv_
.sym 51250 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_
.sym 51251 $false
.sym 51252 $false
.sym 51255 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_
.sym 51256 $abc$77013$auto$wreduce.cc:455:run$31583[1]_new_
.sym 51257 $abc$77013$new_n2396_
.sym 51258 $abc$77013$new_n4282_
.sym 51261 core.cpu.i_tv80_core.mcycle[6]
.sym 51262 core.cpu.i_tv80_core.mcycle[0]
.sym 51263 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_
.sym 51264 $abc$77013$auto$simplemap.cc:309:simplemap_lut$41694_new_inv_
.sym 51267 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7598.$ternary$/usr/bin/../share/yosys/techmap.v:445$38974_Y_new_inv_
.sym 51268 core.cpu.i_tv80_core.ISet[1]
.sym 51269 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27612.$ternary$/usr/bin/../share/yosys/techmap.v:445$42066_Y_new_
.sym 51270 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 51273 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$11\Inc_WZ[0:0]_new_
.sym 51274 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[1]_new_
.sym 51275 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$37861[1]_new_
.sym 51276 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_
.sym 51279 $abc$77013$new_n1445_
.sym 51280 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_
.sym 51281 $false
.sym 51282 $false
.sym 51286 $abc$77013$new_n3933_
.sym 51287 $abc$77013$new_n4499_
.sym 51288 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8909.$ternary$/usr/bin/../share/yosys/techmap.v:445$38211_Y_new_inv_
.sym 51289 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31478_new_
.sym 51290 $abc$77013$new_n1567_
.sym 51291 $abc$77013$new_n3934_
.sym 51292 $abc$77013$new_n3935_
.sym 51293 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$55\Set_BusB_To[3:0][0]_new_
.sym 51360 core.cpu.i_tv80_core.IR[2]
.sym 51361 $abc$77013$new_n1446_
.sym 51362 $false
.sym 51363 $false
.sym 51366 $abc$77013$new_n1475_
.sym 51367 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31176_new_inv_
.sym 51368 core.cpu.i_tv80_core.tstate[2]
.sym 51369 $false
.sym 51372 $abc$77013$new_n1445_
.sym 51373 $abc$77013$new_n1431_
.sym 51374 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_
.sym 51375 $false
.sym 51378 core.cpu.i_tv80_core.IR[3]
.sym 51379 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31280_new_inv_
.sym 51380 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$10\Read_To_Reg[0:0]_new_
.sym 51381 $abc$77013$new_n1553_
.sym 51384 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$58898[1]_new_inv_
.sym 51385 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$58898[0]_new_
.sym 51386 $abc$77013$new_n3182_
.sym 51387 $abc$77013$new_n3183_
.sym 51390 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42419[0]_new_inv_
.sym 51391 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$10\Jump[0:0]_new_
.sym 51392 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61752[1]_new_inv_
.sym 51393 $false
.sym 51396 core.cpu.i_tv80_core.IR[2]
.sym 51397 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42419[0]_new_inv_
.sym 51398 $false
.sym 51399 $false
.sym 51402 $abc$77013$new_n1445_
.sym 51403 $abc$77013$new_n1446_
.sym 51404 $false
.sym 51405 $false
.sym 51409 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30404.$and$/usr/bin/../share/yosys/techmap.v:434$42115_Y[1]_new_
.sym 51410 $abc$77013$new_n3927_
.sym 51411 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$9482.$and$/usr/bin/../share/yosys/techmap.v:434$42093_Y[0]_new_
.sym 51412 $abc$77013$new_n4254_
.sym 51413 $abc$77013$new_n2259_
.sym 51414 $abc$77013$new_n2262_
.sym 51415 $abc$77013$new_n4257_
.sym 51416 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61454[3]_new_inv_
.sym 51483 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$22\Set_Addr_To[2:0][1]_new_
.sym 51484 $abc$77013$new_n1415_
.sym 51485 $abc$77013$new_n2257_
.sym 51486 $false
.sym 51489 core.cpu.i_tv80_core.IR[4]
.sym 51490 core.cpu.i_tv80_core.mcycle[1]
.sym 51491 core.cpu.i_tv80_core.mcycle[0]
.sym 51492 $false
.sym 51495 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$18\Set_Addr_To[2:0][0]_new_inv_
.sym 51496 $abc$77013$auto$opt_reduce.cc:132:opt_mux$32669_new_inv_
.sym 51497 $abc$77013$new_n2256_
.sym 51498 $false
.sym 51501 $abc$77013$new_n2261_
.sym 51502 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$43436_new_inv_
.sym 51503 core.cpu.i_tv80_core.IR[5]
.sym 51504 $abc$77013$new_n1553_
.sym 51507 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$62017[3]_new_inv_
.sym 51508 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$60089[1]_new_inv_
.sym 51509 $abc$77013$new_n3917_
.sym 51510 $abc$77013$new_n3920_
.sym 51513 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$22\Set_Addr_To[2:0][1]_new_
.sym 51514 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31362_new_inv_
.sym 51515 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$57788[1]_new_
.sym 51516 $false
.sym 51519 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_
.sym 51520 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][3]_new_
.sym 51521 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28579.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38169_Y_new_inv_
.sym 51522 $abc$77013$new_n2238_
.sym 51525 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$60089[1]_new_inv_
.sym 51526 $abc$77013$new_n2255_
.sym 51527 $abc$77013$new_n2259_
.sym 51528 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 51532 $abc$77013$auto$opt_reduce.cc:132:opt_mux$32669_new_inv_
.sym 51533 $abc$77013$new_n2236_
.sym 51534 $abc$77013$new_n1516_
.sym 51535 $abc$77013$new_n4498_
.sym 51536 $abc$77013$new_n4256_
.sym 51537 $abc$77013$new_n4497_
.sym 51538 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$31\Set_BusB_To[3:0][0]_new_
.sym 51539 $abc$77013$new_n3932_
.sym 51606 $abc$77013$new_n4245_
.sym 51607 $abc$77013$new_n4249_
.sym 51608 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$52109[0]_new_inv_
.sym 51609 $false
.sym 51612 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[1]_new_
.sym 51613 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_
.sym 51614 $false
.sym 51615 $false
.sym 51618 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8074.$and$/usr/bin/../share/yosys/techmap.v:434$42125_Y[2]_new_
.sym 51619 $abc$77013$new_n4249_
.sym 51620 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$52109[0]_new_inv_
.sym 51621 $abc$77013$new_n4245_
.sym 51624 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Read_To_Acc[0:0]_new_
.sym 51625 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31474_new_
.sym 51626 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31356_new_
.sym 51627 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$41916[6]_new_inv_
.sym 51630 $abc$77013$new_n1433_
.sym 51631 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27612.$and$/usr/bin/../share/yosys/techmap.v:434$42070_Y_new_
.sym 51632 $abc$77013$new_n2392_
.sym 51633 $abc$77013$new_n4280_
.sym 51636 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$32856[0]_new_
.sym 51637 $abc$77013$auto$opt_reduce.cc:132:opt_mux$32669_new_inv_
.sym 51638 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$10\Read_To_Reg[0:0]_new_
.sym 51639 $false
.sym 51642 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31176_new_inv_
.sym 51643 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31304_new_inv_
.sym 51644 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31356_new_
.sym 51645 $false
.sym 51648 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_
.sym 51649 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42419[0]_new_inv_
.sym 51650 core.cpu.i_tv80_core.IR[2]
.sym 51651 $false
.sym 51655 $abc$77013$new_n4218_
.sym 51656 $abc$77013$new_n3540_
.sym 51657 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30308.$and$/usr/bin/../share/yosys/techmap.v:434$42114_Y[1]_new_
.sym 51658 $abc$77013$new_n2241_
.sym 51659 $abc$77013$new_n4183_
.sym 51660 $abc$77013$new_n2242_
.sym 51661 $abc$77013$new_n1580_
.sym 51662 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29891.$ternary$/usr/bin/../share/yosys/techmap.v:445$38170_Y_new_inv_
.sym 51729 $abc$77013$new_n4548_
.sym 51730 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$44443[0]_new_inv_
.sym 51731 $abc$77013$new_n4249_
.sym 51732 core.cpu.i_tv80_core.mcycle[0]
.sym 51735 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61755_new_inv_
.sym 51736 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Read_To_Acc[0:0]_new_
.sym 51737 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$41858[13]_new_inv_
.sym 51738 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8074.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42119_Y_new_
.sym 51741 core.cpu.i_tv80_core.IR[5]
.sym 51742 $abc$77013$new_n1422_
.sym 51743 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_
.sym 51744 $false
.sym 51747 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[0]_new_inv_
.sym 51748 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42544[0]_new_inv_
.sym 51749 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_
.sym 51750 $false
.sym 51753 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7962.$ternary$/usr/bin/../share/yosys/techmap.v:445$42175_Y[2]_new_
.sym 51754 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$41858[13]_new_inv_
.sym 51755 $false
.sym 51756 $false
.sym 51759 $abc$77013$new_n2341_
.sym 51760 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8074.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42119_Y_new_
.sym 51761 $false
.sym 51762 $false
.sym 51765 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[3]_new_inv_
.sym 51766 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][1]_new_
.sym 51767 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$45375[0]_new_inv_
.sym 51768 $false
.sym 51771 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$44443[0]_new_inv_
.sym 51772 $abc$77013$new_n4245_
.sym 51773 $abc$77013$new_n4249_
.sym 51774 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$41916[6]_new_inv_
.sym 51778 $abc$77013$new_n2240_
.sym 51779 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36729[0]_new_inv_
.sym 51780 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$18\Set_Addr_To[2:0][0]_new_inv_
.sym 51781 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61902[2]_new_inv_
.sym 51782 $abc$77013$new_n3182_
.sym 51783 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31362_new_inv_
.sym 51784 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42448[0]_new_inv_
.sym 51785 $abc$77013$new_n2667_
.sym 51852 $abc$77013$new_n4547_
.sym 51853 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$41916[21]_new_inv_
.sym 51854 $abc$77013$new_n4233_
.sym 51855 $abc$77013$new_n4244_
.sym 51858 core.cpu.i_tv80_core.IR[3]
.sym 51859 $abc$77013$new_n1431_
.sym 51860 core.cpu.i_tv80_core.mcycle[0]
.sym 51861 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42640[1]_new_inv_
.sym 51864 $abc$77013$auto$wreduce.cc:455:run$31583[1]_new_
.sym 51865 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_
.sym 51866 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_
.sym 51867 $false
.sym 51870 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28693.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42183_Y_new_inv_
.sym 51871 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$and$/usr/bin/../share/yosys/techmap.v:434$42089_Y[2]_new_
.sym 51872 $abc$77013$new_n2082_
.sym 51873 $abc$77013$new_n2083_
.sym 51876 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$45332[1]_new_inv_
.sym 51877 $abc$77013$new_n4081_
.sym 51878 $abc$77013$auto$wreduce.cc:455:run$31583[0]_new_
.sym 51879 core.cpu.i_tv80_core.ISet[0]
.sym 51882 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_
.sym 51883 $abc$77013$new_n4493_
.sym 51884 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_
.sym 51885 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31416_new_inv_
.sym 51888 core.cpu.i_tv80_core.mcycle[0]
.sym 51889 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_
.sym 51890 $false
.sym 51891 $false
.sym 51894 $abc$77013$new_n4244_
.sym 51895 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$41916[21]_new_inv_
.sym 51896 $abc$77013$new_n4233_
.sym 51897 $false
.sym 51901 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$66354
.sym 51902 $abc$77013$new_n3757_
.sym 51903 $abc$77013$new_n1933_
.sym 51904 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$60889[6]_new_inv_
.sym 51905 $abc$77013$new_n2357_
.sym 51906 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$32856[0]_new_
.sym 51907 $abc$77013$new_n1577_
.sym 51908 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$and$/usr/bin/../share/yosys/techmap.v:434$42089_Y[2]_new_
.sym 51975 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$60236[1]_new_
.sym 51976 $abc$77013$auto$wreduce.cc:455:run$31583[1]_new_
.sym 51977 $false
.sym 51978 $false
.sym 51981 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$60236[1]_new_
.sym 51982 $abc$77013$new_n1431_
.sym 51983 $false
.sym 51984 $false
.sym 51987 core.cpu.i_tv80_core.IR[3]
.sym 51988 core.cpu.i_tv80_core.IR[1]
.sym 51989 core.cpu.i_tv80_core.IR[2]
.sym 51990 $false
.sym 51993 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_
.sym 51994 $abc$77013$new_n1909_
.sym 51995 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$43646_new_inv_
.sym 51996 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][3]_new_
.sym 51999 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$32856[0]_new_
.sym 52000 $abc$77013$new_n2083_
.sym 52001 $false
.sym 52002 $false
.sym 52005 core.cpu.i_tv80_core.IR[4]
.sym 52006 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42467[1]_new_inv_
.sym 52007 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[1]_new_inv_
.sym 52008 $abc$77013$new_n1446_
.sym 52011 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$41916[22]_new_
.sym 52012 $abc$77013$new_n1933_
.sym 52013 $abc$77013$new_n4232_
.sym 52014 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[113]_new_inv_
.sym 52017 $abc$77013$new_n1451_
.sym 52018 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$60236[1]_new_
.sym 52019 $false
.sym 52020 $false
.sym 52024 $abc$77013$new_n2356_
.sym 52025 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28693.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42183_Y_new_inv_
.sym 52026 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$50777[11]_new_inv_
.sym 52027 $abc$77013$new_n1968_
.sym 52028 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[94]_new_inv_
.sym 52029 $abc$77013$new_n1822_
.sym 52030 $abc$77013$new_n1964_
.sym 52031 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$37285[3]_new_inv_
.sym 52098 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42448[1]_new_inv_
.sym 52099 core.cpu.i_tv80_core.F[6]
.sym 52100 core.cpu.i_tv80_core.IR[3]
.sym 52101 $false
.sym 52104 $abc$77013$new_n4090_
.sym 52105 $abc$77013$new_n4089_
.sym 52106 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$60879[1]_new_inv_
.sym 52107 $false
.sym 52110 $abc$77013$new_n4088_
.sym 52111 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33337_new_
.sym 52112 $abc$77013$new_n4092_
.sym 52113 $abc$77013$new_n4091_
.sym 52116 core.cpu.i_tv80_core.F[0]
.sym 52117 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36491[1]_new_inv_
.sym 52118 core.cpu.i_tv80_core.mcycle[1]
.sym 52119 $false
.sym 52122 $abc$77013$new_n1848_
.sym 52123 $abc$77013$new_n1852_
.sym 52124 $abc$77013$new_n1860_
.sym 52125 $abc$77013$new_n1867_
.sym 52128 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27669.$and$/usr/bin/../share/yosys/techmap.v:434$42158_Y[1]_new_
.sym 52129 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$43097_new_inv_
.sym 52130 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$43646_new_inv_
.sym 52131 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[86]_new_inv_
.sym 52134 core.cpu.i_tv80_core.F[0]
.sym 52135 core.cpu.i_tv80_core.mcycle[1]
.sym 52136 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27669.$and$/usr/bin/../share/yosys/techmap.v:434$42158_Y[1]_new_
.sym 52137 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$40338[0]_new_inv_
.sym 52140 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31258_new_inv_
.sym 52141 $abc$77013$new_n4084_
.sym 52142 $abc$77013$new_n4087_
.sym 52143 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$60889[6]_new_inv_
.sym 52147 $abc$77013$new_n2347_
.sym 52148 $abc$77013$new_n4574_
.sym 52149 $abc$77013$new_n2348_
.sym 52150 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[86]_new_inv_
.sym 52151 $abc$77013$new_n4572_
.sym 52152 $abc$77013$new_n4573_
.sym 52153 $abc$77013$new_n1856_
.sym 52154 $abc$77013$new_n2350_
.sym 52221 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42928[1]_new_inv_
.sym 52222 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[1]_new_inv_
.sym 52223 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42904[0]_new_inv_
.sym 52224 $false
.sym 52227 core.cpu.i_tv80_core.IR[3]
.sym 52228 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31420_new_
.sym 52229 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27669.$and$/usr/bin/../share/yosys/techmap.v:434$42158_Y[1]_new_
.sym 52230 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[84]_new_inv_
.sym 52233 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$49807_new_inv_
.sym 52234 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31448_new_inv_
.sym 52235 $false
.sym 52236 $false
.sym 52239 $abc$77013$new_n1905_
.sym 52240 $abc$77013$new_n1892_
.sym 52241 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$34067[42]_new_inv_
.sym 52242 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[86]_new_inv_
.sym 52245 $abc$77013$new_n1905_
.sym 52246 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[84]_new_inv_
.sym 52247 $false
.sym 52248 $false
.sym 52251 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$49807_new_inv_
.sym 52252 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[102]_new_inv_
.sym 52253 $false
.sym 52254 $false
.sym 52257 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42448[1]_new_inv_
.sym 52258 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$45375[0]_new_inv_
.sym 52259 $false
.sym 52260 $false
.sym 52263 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42448[1]_new_inv_
.sym 52264 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36491[1]_new_inv_
.sym 52265 core.cpu.i_tv80_core.IR[3]
.sym 52266 $abc$77013$new_n1431_
.sym 52270 $abc$77013$new_n1870_
.sym 52271 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$54667_new_inv_
.sym 52272 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27669.$and$/usr/bin/../share/yosys/techmap.v:434$42160_Y[1]_new_inv_
.sym 52273 $abc$77013$new_n1929_
.sym 52274 $abc$77013$new_n4228_
.sym 52275 $abc$77013$new_n4227_
.sym 52276 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33399[65]_new_inv_
.sym 52277 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$60236[1]_new_
.sym 52344 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42880[1]_new_inv_
.sym 52345 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42904[0]_new_inv_
.sym 52346 $false
.sym 52347 $false
.sym 52350 core.cpu.i_tv80_core.IR[3]
.sym 52351 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$60236[1]_new_
.sym 52352 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42419[0]_new_inv_
.sym 52353 $false
.sym 52356 $abc$77013$new_n4247_
.sym 52357 $abc$77013$new_n4248_
.sym 52358 $abc$77013$new_n1964_
.sym 52359 $abc$77013$new_n4238_
.sym 52362 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$49807_new_inv_
.sym 52363 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31420_new_
.sym 52364 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$45393[14]_new_inv_
.sym 52365 $abc$77013$new_n1870_
.sym 52368 core.cpu.i_tv80_core.IR[3]
.sym 52369 core.cpu.i_tv80_core.IR[2]
.sym 52370 $false
.sym 52371 $false
.sym 52374 core.cpu.i_tv80_core.IR[4]
.sym 52375 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42419[0]_new_inv_
.sym 52376 $abc$77013$new_n1866_
.sym 52377 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[1]_new_inv_
.sym 52380 $abc$77013$new_n1451_
.sym 52381 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[1]_new_inv_
.sym 52382 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31420_new_
.sym 52383 core.cpu.i_tv80_core.IR[3]
.sym 52386 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42640[1]_new_inv_
.sym 52387 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$45375[0]_new_inv_
.sym 52388 $false
.sym 52389 $false
.sym 52393 $abc$77013$new_n1431_
.sym 52395 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[70]_new_
.sym 52396 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42664[1]_new_inv_
.sym 52397 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[66]_new_inv_
.sym 52398 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$49616[0]_new_inv_
.sym 52399 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[58]_new_
.sym 52400 $abc$77013$new_n4243_
.sym 52467 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$37565[28]_new_
.sym 52468 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$34067[14]_new_
.sym 52469 $abc$77013$new_n4230_
.sym 52470 $false
.sym 52473 core.cpu.i_tv80_core.IR[7]
.sym 52474 core.cpu.i_tv80_core.IR[6]
.sym 52475 core.cpu.i_tv80_core.IR[4]
.sym 52476 core.cpu.i_tv80_core.IR[5]
.sym 52479 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42904[0]_new_inv_
.sym 52480 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42928[1]_new_inv_
.sym 52481 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[1]_new_inv_
.sym 52482 $abc$77013$auto$wreduce.cc:455:run$31583[1]_new_
.sym 52485 core.cpu.i_tv80_core.IR[3]
.sym 52486 core.cpu.i_tv80_core.IR[2]
.sym 52487 $false
.sym 52488 $false
.sym 52491 $abc$77013$new_n4243_
.sym 52492 $abc$77013$new_n4228_
.sym 52493 $abc$77013$new_n4231_
.sym 52494 $abc$77013$new_n4234_
.sym 52497 core.cpu.i_tv80_core.IR[4]
.sym 52498 core.cpu.i_tv80_core.IR[5]
.sym 52499 $abc$77013$new_n1909_
.sym 52500 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29776.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$34259_Y_new_inv_
.sym 52503 core.cpu.i_tv80_core.IR[3]
.sym 52504 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42419[0]_new_inv_
.sym 52505 $abc$77013$auto$wreduce.cc:455:run$31583[1]_new_
.sym 52506 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42880[1]_new_inv_
.sym 52509 core.cpu.i_tv80_core.IR[6]
.sym 52510 core.cpu.i_tv80_core.IR[7]
.sym 52511 $false
.sym 52512 $false
.sym 52713 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925
.sym 52739 core.cpu.i_tv80_core.i_reg.RegsH[0][2]
.sym 52740 core.cpu.i_tv80_core.i_reg.RegsH[0][7]
.sym 52844 core.reset_n
.sym 52845 $false
.sym 52846 $false
.sym 52847 $false
.sym 52850 core.cpu.i_tv80_core.i_reg.DIH[4]
.sym 52851 $false
.sym 52852 $false
.sym 52853 $false
.sym 52860 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63059
.sym 52861 clk
.sym 52862 $false
.sym 52867 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63059
.sym 52870 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75539
.sym 52871 $abc$77013$new_n3646_
.sym 52872 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75155
.sym 52873 core.cpu.i_tv80_core.i_reg.RegsH[5][4]
.sym 52874 core.cpu.i_tv80_core.i_reg.RegsH[5][7]
.sym 52977 core.cpu.i_tv80_core.i_reg.RegsH[5][4]
.sym 52978 $abc$77013$auto$rtlil.cc:1862:And$32532_new_
.sym 52979 $abc$77013$new_n1646_
.sym 52980 $abc$77013$new_n1647_
.sym 52983 core.cpu.i_tv80_core.i_reg.RegsH[4][4]
.sym 52984 core.cpu.i_tv80_core.i_reg.RegsH[0][4]
.sym 52985 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 52986 $false
.sym 52989 core.cpu.i_tv80_core.i_reg.RegsH[0][4]
.sym 52990 core.cpu.i_tv80_core.i_reg.RegsH[4][4]
.sym 52991 core.cpu.i_tv80_core.RegAddrC[0]
.sym 52992 $abc$77013$new_n4264_
.sym 52995 $abc$77013$auto$rtlil.cc:1862:And$32516_new_
.sym 52996 core.cpu.i_tv80_core.i_reg.RegsH[3][4]
.sym 52997 $false
.sym 52998 $false
.sym 53001 core.cpu.i_tv80_core.i_reg.RegsH[1][4]
.sym 53002 core.cpu.i_tv80_core.i_reg.RegsH[5][4]
.sym 53003 core.cpu.i_tv80_core.RegAddrC[0]
.sym 53004 core.cpu.i_tv80_core.RegAddrC[2]
.sym 53007 $abc$77013$auto$rtlil.cc:1862:And$32492_new_
.sym 53008 core.cpu.i_tv80_core.i_reg.RegsH[0][4]
.sym 53009 $abc$77013$auto$rtlil.cc:1862:And$32526_new_
.sym 53010 core.cpu.i_tv80_core.i_reg.RegsH[4][4]
.sym 53013 $abc$77013$new_n3646_
.sym 53014 $abc$77013$new_n3645_
.sym 53015 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_
.sym 53016 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 53019 core.cpu.i_tv80_core.i_reg.DIH[4]
.sym 53020 $false
.sym 53021 $false
.sym 53022 $false
.sym 53023 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75059
.sym 53024 clk
.sym 53025 $false
.sym 53026 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75059
.sym 53027 $abc$77013$new_n4312_
.sym 53028 $abc$77013$new_n4472_
.sym 53029 $abc$77013$new_n1661_
.sym 53030 $abc$77013$new_n1662_
.sym 53031 $abc$77013$new_n4473_
.sym 53032 $abc$77013$new_n4311_
.sym 53033 core.cpu.i_tv80_core.i_reg.RegsH[4][7]
.sym 53100 $abc$77013$auto$rtlil.cc:1862:And$32500_new_
.sym 53101 core.cpu.i_tv80_core.i_reg.RegsH[1][4]
.sym 53102 $abc$77013$auto$rtlil.cc:1862:And$32546_new_
.sym 53103 core.cpu.i_tv80_core.i_reg.RegsH[7][4]
.sym 53106 core.cpu.i_tv80_core.i_reg.RegsH[7][7]
.sym 53107 $abc$77013$auto$rtlil.cc:1862:And$32546_new_
.sym 53108 $abc$77013$new_n1664_
.sym 53109 $abc$77013$new_n1665_
.sym 53112 core.cpu.i_tv80_core.i_reg.RegsH[3][7]
.sym 53113 $abc$77013$auto$rtlil.cc:1862:And$32516_new_
.sym 53114 $abc$77013$auto$rtlil.cc:1862:And$32526_new_
.sym 53115 core.cpu.i_tv80_core.i_reg.RegsH[4][7]
.sym 53118 $abc$77013$auto$rtlil.cc:1862:And$32492_new_
.sym 53119 core.cpu.i_tv80_core.i_reg.RegsH[0][7]
.sym 53120 $abc$77013$auto$rtlil.cc:1862:And$32510_new_
.sym 53121 core.cpu.i_tv80_core.i_reg.RegsH[2][7]
.sym 53124 core.cpu.i_tv80_core.i_reg.RegsH[2][4]
.sym 53125 $abc$77013$auto$rtlil.cc:1862:And$32510_new_
.sym 53126 $abc$77013$auto$rtlil.cc:1862:And$32540_new_
.sym 53127 core.cpu.i_tv80_core.i_reg.RegsH[6][4]
.sym 53136 core.cpu.i_tv80_core.i_reg.DIH[7]
.sym 53137 $false
.sym 53138 $false
.sym 53139 $false
.sym 53142 core.cpu.i_tv80_core.i_reg.DIH[4]
.sym 53143 $false
.sym 53144 $false
.sym 53145 $false
.sym 53146 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63203
.sym 53147 clk
.sym 53148 $false
.sym 53149 core.cpu.i_tv80_core.i_reg.DIH[7]
.sym 53150 $abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIH[7:0][7]_new_
.sym 53154 $abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIH[7:0][4]_new_
.sym 53155 core.cpu.i_tv80_core.RegBusA_r[12]
.sym 53156 core.cpu.i_tv80_core.RegBusA_r[15]
.sym 53223 $abc$77013$new_n1645_
.sym 53224 $abc$77013$new_n1648_
.sym 53225 $abc$77013$new_n1649_
.sym 53226 $false
.sym 53229 $abc$77013$new_n1661_
.sym 53230 $abc$77013$new_n1663_
.sym 53231 $false
.sym 53232 $false
.sym 53235 $abc$77013$new_n1645_
.sym 53236 $abc$77013$new_n1648_
.sym 53237 $abc$77013$new_n1649_
.sym 53238 $abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_
.sym 53241 core.cpu.i_tv80_core.RegBusA_r[3]
.sym 53242 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_
.sym 53243 $abc$77013$new_n3692_
.sym 53244 $false
.sym 53253 $abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_
.sym 53254 $abc$77013$new_n1661_
.sym 53255 $abc$77013$new_n1663_
.sym 53256 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3689_CTRL_new_
.sym 53259 $abc$77013$new_n3644_
.sym 53260 $abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIH[7:0][4]_new_
.sym 53261 $abc$77013$new_n1479_
.sym 53262 $false
.sym 53265 core.cpu.i_tv80_core.i_reg.DOAL[3]
.sym 53266 $false
.sym 53267 $false
.sym 53268 $false
.sym 53269 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408$2
.sym 53270 clk
.sym 53271 $false
.sym 53272 $abc$77013$new_n3608_
.sym 53273 $abc$77013$new_n3609_
.sym 53274 $abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIH[7:0][3]_new_
.sym 53275 $abc$77013$new_n3637_
.sym 53276 $abc$77013$new_n3692_
.sym 53277 $abc$77013$new_n3649_
.sym 53278 $abc$77013$new_n3661_
.sym 53279 core.cpu.i_tv80_core.RegBusA_r[11]
.sym 53308 $true
.sym 53345 core.cpu.i_tv80_core.i_reg.DOAL[0]$2
.sym 53346 $false
.sym 53347 core.cpu.i_tv80_core.i_reg.DOAL[0]
.sym 53348 $false
.sym 53349 $false
.sym 53351 $auto$alumacc.cc:474:replace_alu$31850.C[2]
.sym 53353 core.cpu.i_tv80_core.ID16_B[15]
.sym 53354 core.cpu.i_tv80_core.i_reg.DOAL[1]
.sym 53357 $auto$alumacc.cc:474:replace_alu$31850.C[3]
.sym 53358 $false
.sym 53359 core.cpu.i_tv80_core.ID16_B[15]
.sym 53360 core.cpu.i_tv80_core.i_reg.DOAL[2]
.sym 53361 $auto$alumacc.cc:474:replace_alu$31850.C[2]
.sym 53363 $auto$alumacc.cc:474:replace_alu$31850.C[4]
.sym 53364 $false
.sym 53365 core.cpu.i_tv80_core.ID16_B[15]
.sym 53366 core.cpu.i_tv80_core.i_reg.DOAL[3]
.sym 53367 $auto$alumacc.cc:474:replace_alu$31850.C[3]
.sym 53369 $auto$alumacc.cc:474:replace_alu$31850.C[5]
.sym 53370 $false
.sym 53371 core.cpu.i_tv80_core.ID16_B[15]
.sym 53372 core.cpu.i_tv80_core.i_reg.DOAL[4]
.sym 53373 $auto$alumacc.cc:474:replace_alu$31850.C[4]
.sym 53375 $auto$alumacc.cc:474:replace_alu$31850.C[6]
.sym 53376 $false
.sym 53377 core.cpu.i_tv80_core.ID16_B[15]
.sym 53378 core.cpu.i_tv80_core.i_reg.DOAL[5]
.sym 53379 $auto$alumacc.cc:474:replace_alu$31850.C[5]
.sym 53381 $auto$alumacc.cc:474:replace_alu$31850.C[7]
.sym 53382 $false
.sym 53383 core.cpu.i_tv80_core.ID16_B[15]
.sym 53384 core.cpu.i_tv80_core.i_reg.DOAL[6]
.sym 53385 $auto$alumacc.cc:474:replace_alu$31850.C[6]
.sym 53387 $auto$alumacc.cc:474:replace_alu$31850.C[8]
.sym 53388 $false
.sym 53389 core.cpu.i_tv80_core.ID16_B[15]
.sym 53390 core.cpu.i_tv80_core.i_reg.DOAL[7]
.sym 53391 $auto$alumacc.cc:474:replace_alu$31850.C[7]
.sym 53395 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3694.$and$/usr/bin/../share/yosys/techmap.v:434$32972_Y[2]_new_inv_
.sym 53396 $abc$77013$new_n3686_
.sym 53397 $abc$77013$new_n3710_
.sym 53398 $abc$77013$new_n3643_
.sym 53399 $abc$77013$new_n3631_
.sym 53400 $abc$77013$new_n3607_
.sym 53401 $abc$77013$new_n3606_
.sym 53402 $abc$77013$new_n3605_
.sym 53431 $auto$alumacc.cc:474:replace_alu$31850.C[8]
.sym 53468 $auto$alumacc.cc:474:replace_alu$31850.C[9]
.sym 53469 $false
.sym 53470 core.cpu.i_tv80_core.ID16_B[15]
.sym 53471 core.cpu.i_tv80_core.i_reg.DOAH[0]
.sym 53472 $auto$alumacc.cc:474:replace_alu$31850.C[8]
.sym 53474 $auto$alumacc.cc:474:replace_alu$31850.C[10]
.sym 53475 $false
.sym 53476 core.cpu.i_tv80_core.ID16_B[15]
.sym 53477 core.cpu.i_tv80_core.i_reg.DOAH[1]
.sym 53478 $auto$alumacc.cc:474:replace_alu$31850.C[9]
.sym 53480 $auto$alumacc.cc:474:replace_alu$31850.C[11]
.sym 53481 $false
.sym 53482 core.cpu.i_tv80_core.ID16_B[15]
.sym 53483 core.cpu.i_tv80_core.i_reg.DOAH[2]
.sym 53484 $auto$alumacc.cc:474:replace_alu$31850.C[10]
.sym 53486 $auto$alumacc.cc:474:replace_alu$31850.C[12]
.sym 53487 $false
.sym 53488 core.cpu.i_tv80_core.ID16_B[15]
.sym 53489 core.cpu.i_tv80_core.i_reg.DOAH[3]
.sym 53490 $auto$alumacc.cc:474:replace_alu$31850.C[11]
.sym 53492 $auto$alumacc.cc:474:replace_alu$31850.C[13]
.sym 53493 $false
.sym 53494 core.cpu.i_tv80_core.ID16_B[15]
.sym 53495 core.cpu.i_tv80_core.i_reg.DOAH[4]
.sym 53496 $auto$alumacc.cc:474:replace_alu$31850.C[12]
.sym 53498 $auto$alumacc.cc:474:replace_alu$31850.C[14]
.sym 53499 $false
.sym 53500 core.cpu.i_tv80_core.ID16_B[15]
.sym 53501 core.cpu.i_tv80_core.i_reg.DOAH[5]
.sym 53502 $auto$alumacc.cc:474:replace_alu$31850.C[13]
.sym 53504 $auto$alumacc.cc:474:replace_alu$31850.C[15]
.sym 53505 $false
.sym 53506 core.cpu.i_tv80_core.ID16_B[15]
.sym 53507 core.cpu.i_tv80_core.i_reg.DOAH[6]
.sym 53508 $auto$alumacc.cc:474:replace_alu$31850.C[14]
.sym 53511 $false
.sym 53512 core.cpu.i_tv80_core.ID16_B[15]
.sym 53513 core.cpu.i_tv80_core.i_reg.DOAH[7]
.sym 53514 $auto$alumacc.cc:474:replace_alu$31850.C[15]
.sym 53519 core.cpu.i_tv80_core.ID16[0]
.sym 53521 $abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIL[7:0][6]_new_
.sym 53522 $abc$77013$new_n3624_
.sym 53523 $abc$77013$new_n3623_
.sym 53524 core.cpu.i_tv80_core.RegBusA_r[6]
.sym 53592 $abc$77013$auto$rtlil.cc:1874:Eq$32484_new_inv_
.sym 53593 $abc$77013$auto$rtlil.cc:1874:Eq$32486_new_inv_
.sym 53594 $abc$77013$auto$rtlil.cc:1874:Eq$32488_new_inv_
.sym 53595 $false
.sym 53598 $abc$77013$auto$rtlil.cc:1874:Eq$32488_new_inv_
.sym 53599 $abc$77013$auto$rtlil.cc:1874:Eq$32486_new_inv_
.sym 53600 $abc$77013$auto$rtlil.cc:1874:Eq$32484_new_inv_
.sym 53601 $false
.sym 53604 $abc$77013$auto$rtlil.cc:1874:Eq$32486_new_inv_
.sym 53605 $abc$77013$auto$rtlil.cc:1874:Eq$32488_new_inv_
.sym 53606 $abc$77013$auto$rtlil.cc:1874:Eq$32484_new_inv_
.sym 53607 $false
.sym 53610 $abc$77013$auto$rtlil.cc:1874:Eq$32484_new_inv_
.sym 53611 $abc$77013$auto$rtlil.cc:1874:Eq$32486_new_inv_
.sym 53612 $abc$77013$auto$rtlil.cc:1874:Eq$32488_new_inv_
.sym 53613 $false
.sym 53616 core.cpu.i_tv80_core.BusA[1]
.sym 53617 core.cpu.i_tv80_core.BusA[2]
.sym 53618 core.cpu.i_tv80_core.BusA[3]
.sym 53619 core.cpu.i_tv80_core.BusA[0]
.sym 53622 core.cpu.i_tv80_core.BusA[5]
.sym 53623 core.cpu.i_tv80_core.BusA[6]
.sym 53624 core.cpu.i_tv80_core.BusA[4]
.sym 53625 core.cpu.i_tv80_core.BusA[7]
.sym 53628 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$41711[0]_new_
.sym 53629 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$41711[1]_new_
.sym 53630 $abc$77013$auto$alumacc.cc:491:replace_alu$31804[7]
.sym 53631 core.cpu.i_tv80_core.F[0]
.sym 53634 $abc$77013$auto$rtlil.cc:1874:Eq$32484_new_inv_
.sym 53635 $abc$77013$auto$rtlil.cc:1874:Eq$32488_new_inv_
.sym 53636 $abc$77013$auto$rtlil.cc:1874:Eq$32486_new_inv_
.sym 53637 $false
.sym 53646 $abc$77013$new_n3604_
.sym 53648 core.cpu.i_tv80_core.IncDecZ
.sym 53727 $abc$77013$auto$rtlil.cc:1874:Eq$32484_new_inv_
.sym 53728 $abc$77013$auto$rtlil.cc:1874:Eq$32486_new_inv_
.sym 53729 $abc$77013$auto$rtlil.cc:1874:Eq$32488_new_inv_
.sym 53730 $false
.sym 53739 $abc$77013$auto$rtlil.cc:1874:Eq$32484_new_inv_
.sym 53740 $abc$77013$auto$rtlil.cc:1874:Eq$32486_new_inv_
.sym 53741 $abc$77013$auto$rtlil.cc:1874:Eq$32488_new_inv_
.sym 53742 $false
.sym 53745 $abc$77013$new_n1479_
.sym 53746 core.cpu.i_tv80_core.RegAddrB_r[0]
.sym 53747 $false
.sym 53748 $false
.sym 53751 core.cpu.i_tv80_core.i_reg.DOAL[1]
.sym 53752 core.cpu.i_tv80_core.ID16_B[15]
.sym 53753 $false
.sym 53754 $false
.sym 53757 $abc$77013$auto$rtlil.cc:1874:Eq$32486_new_inv_
.sym 53758 $abc$77013$auto$rtlil.cc:1874:Eq$32484_new_inv_
.sym 53759 $abc$77013$auto$rtlil.cc:1874:Eq$32488_new_inv_
.sym 53760 $false
.sym 53764 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4203_Y[0]_new_inv_
.sym 53765 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4201_Y[0]_new_inv_
.sym 53766 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4203_Y[3]_new_
.sym 53768 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4201_Y[3]_new_
.sym 53769 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$68414
.sym 53770 core.cpu.i_tv80_core.do[0]
.sym 53771 core.cpu.i_tv80_core.do[3]
.sym 53838 core.cpu.i_tv80_core.i_reg.DOAL[1]
.sym 53839 $abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_
.sym 53840 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3689_CTRL_new_
.sym 53841 $false
.sym 53844 $abc$77013$new_n1479_
.sym 53845 core.cpu.i_tv80_core.RegAddrB_r[1]
.sym 53846 $false
.sym 53847 $false
.sym 53850 core.cpu.i_tv80_core.BusB[1]
.sym 53851 core.cpu.i_tv80_core.BusA[1]
.sym 53852 $abc$77013$new_n2987_
.sym 53853 $false
.sym 53862 core.cpu.i_tv80_core.do[1]
.sym 53863 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4201_Y[1]_new_
.sym 53864 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:781$1269_Y_new_
.sym 53865 $false
.sym 53874 core.cpu.i_tv80_core.BusB[5]
.sym 53875 $abc$77013$new_n3201_
.sym 53876 $abc$77013$core.cpu.i_tv80_core.I_RRD_new_
.sym 53877 $false
.sym 53880 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4203_Y[1]_new_
.sym 53881 $abc$77013$core.cpu.i_tv80_core.Save_Mux[1]_new_
.sym 53882 $abc$77013$new_n2989_
.sym 53883 $false
.sym 53884 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 53885 clk
.sym 53886 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 53887 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4361_Y[0]_new_
.sym 53888 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4359_Y[1]_new_
.sym 53889 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4359_Y[0]_new_
.sym 53890 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4361_Y[1]_new_
.sym 53891 $abc$77013$new_n2993_
.sym 53892 $abc$77013$new_n2986_
.sym 53893 core.cpu.i_tv80_core.do[5]
.sym 53894 core.cpu.i_tv80_core.do[4]
.sym 53961 $abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_
.sym 53962 $abc$77013$core.cpu.i_tv80_core.Set_BusA_To[3]_new_inv_
.sym 53963 core.cpu.i_tv80_core.Set_BusA_To[1]
.sym 53964 core.cpu.i_tv80_core.BusAck
.sym 53967 $abc$77013$new_n3943_
.sym 53968 core.cpu.i_tv80_core.F[4]
.sym 53969 $abc$77013$auto$simplemap.cc:309:simplemap_lut$36050_new_
.sym 53970 core.cpu.di_reg[4]
.sym 53973 core.cpu.i_tv80_core.ACC[1]
.sym 53974 core.cpu.di_reg[1]
.sym 53975 $abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_
.sym 53976 $abc$77013$new_n1504_
.sym 53985 core.cpu.i_tv80_core.ACC[2]
.sym 53986 core.cpu.di_reg[2]
.sym 53987 $abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_
.sym 53988 $abc$77013$new_n1504_
.sym 53991 $abc$77013$new_n1504_
.sym 53992 $abc$77013$core.cpu.i_tv80_core.Set_BusA_To[3]_new_inv_
.sym 53993 $false
.sym 53994 $false
.sym 53997 $abc$77013$new_n4555_
.sym 53998 $abc$77013$new_n4556_
.sym 53999 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.$procmux$3694.$and$/usr/bin/../share/yosys/techmap.v:434$32972_Y[2]_new_inv_
.sym 54000 $false
.sym 54003 $abc$77013$new_n1602_
.sym 54004 $abc$77013$new_n4187_
.sym 54005 $abc$77013$new_n4186_
.sym 54006 $abc$77013$new_n1610_
.sym 54007 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$68613
.sym 54008 clk
.sym 54009 $false
.sym 54010 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4203_Y[2]_new_
.sym 54011 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4361_Y[2]_new_
.sym 54012 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4201_Y[2]_new_
.sym 54013 $abc$77013$new_n2997_
.sym 54014 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:742$1260_Y_new_inv_
.sym 54015 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4359_Y[2]_new_
.sym 54016 core.cpu.i_tv80_core.do[2]
.sym 54017 core.cpu.i_tv80_core.do[6]
.sym 54084 core.cpu.i_tv80_core.Set_BusB_To[1]
.sym 54085 core.cpu.i_tv80_core.Set_BusB_To[2]
.sym 54086 $false
.sym 54087 $false
.sym 54090 core.cpu.i_tv80_core.Set_BusA_To[1]
.sym 54091 $abc$77013$core.cpu.i_tv80_core.Set_BusA_To[3]_new_inv_
.sym 54092 $false
.sym 54093 $false
.sym 54096 core.cpu.i_tv80_core.RegAddrB_r[2]
.sym 54097 core.cpu.i_tv80_core.Alternate
.sym 54098 $abc$77013$new_n1479_
.sym 54099 $false
.sym 54102 $abc$77013$core.cpu.i_tv80_core.Set_BusB_To[3]_new_
.sym 54103 $abc$77013$auto$simplemap.cc:309:simplemap_lut$35949[2]_new_inv_
.sym 54104 $abc$77013$new_n3938_
.sym 54105 $false
.sym 54108 $abc$77013$new_n3943_
.sym 54109 core.cpu.i_tv80_core.F[7]
.sym 54110 $abc$77013$auto$simplemap.cc:309:simplemap_lut$36050_new_
.sym 54111 core.cpu.di_reg[7]
.sym 54114 core.cpu.i_tv80_core.Set_BusB_To[1]
.sym 54115 $abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_
.sym 54116 core.cpu.i_tv80_core.XY_Ind
.sym 54117 core.cpu.i_tv80_core.Set_BusB_To[2]
.sym 54120 core.cpu.i_tv80_core.Set_BusB_To[1]
.sym 54121 $false
.sym 54122 $false
.sym 54123 $false
.sym 54126 core.cpu.i_tv80_core.Set_BusB_To[2]
.sym 54127 $false
.sym 54128 $false
.sym 54129 $false
.sym 54130 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408$2
.sym 54131 clk
.sym 54132 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:858$1298_Y
.sym 54133 $abc$77013$new_n4431_
.sym 54134 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4288_Y_new_inv_
.sym 54135 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4092_Y_new_
.sym 54136 $abc$77013$new_n3177_
.sym 54137 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4281_Y_new_
.sym 54138 $abc$77013$new_n3359_
.sym 54139 core.cpu.i_tv80_core.F[3]
.sym 54140 core.cpu.i_tv80_core.F[4]
.sym 54207 $abc$77013$new_n3943_
.sym 54208 core.cpu.i_tv80_core.F[5]
.sym 54209 $abc$77013$auto$simplemap.cc:309:simplemap_lut$36050_new_
.sym 54210 core.cpu.di_reg[5]
.sym 54213 core.cpu.i_tv80_core.Set_BusA_To[1]
.sym 54214 core.cpu.i_tv80_core.Set_BusA_To[2]
.sym 54215 $false
.sym 54216 $false
.sym 54231 core.cpu.i_tv80_core.A[11]
.sym 54232 $abc$77013$new_n3891_
.sym 54233 $false
.sym 54234 $false
.sym 54237 core.cpu.i_tv80_core.BusA[3]
.sym 54238 $abc$77013$new_n3001_
.sym 54239 $abc$77013$core.cpu.i_tv80_core.I_RRD_new_
.sym 54240 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:781$1269_Y_new_
.sym 54243 core.cpu.i_tv80_core.BusB[7]
.sym 54244 core.cpu.i_tv80_core.BusB[3]
.sym 54245 $abc$77013$new_n2987_
.sym 54246 $false
.sym 54249 $abc$77013$new_n3944_
.sym 54250 $abc$77013$auto$simplemap.cc:309:simplemap_lut$35949[2]_new_inv_
.sym 54251 $false
.sym 54252 $false
.sym 54256 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4083_Y_new_inv_
.sym 54257 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3902_Y_new_inv_
.sym 54258 $abc$77013$new_n4454_
.sym 54259 $abc$77013$new_n3184_
.sym 54260 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:820$1286_Y_new_inv_
.sym 54261 core.cpu.i_tv80_core.Fp[3]
.sym 54262 core.cpu.i_tv80_core.Fp[5]
.sym 54330 $abc$77013$new_n1830_
.sym 54331 core.cpu.i_tv80_core.Ap[3]
.sym 54332 core.cpu.i_tv80_core.ACC[3]
.sym 54333 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 54348 $abc$77013$new_n2887_
.sym 54349 $abc$77013$new_n2881_
.sym 54350 core.cpu.i_tv80_core.ACC[3]
.sym 54351 $abc$77013$new_n2930_
.sym 54360 $abc$77013$new_n1830_
.sym 54361 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 54362 $false
.sym 54363 $false
.sym 54366 core.cpu.i_tv80_core.ACC[3]
.sym 54367 $false
.sym 54368 $false
.sym 54369 $false
.sym 54376 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$66354$2
.sym 54377 clk
.sym 54378 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 54379 $abc$77013$new_n3398_
.sym 54380 $abc$77013$new_n3362_
.sym 54381 $abc$77013$new_n3396_
.sym 54382 $abc$77013$new_n3408_
.sym 54383 $abc$77013$new_n3399_
.sym 54384 $abc$77013$new_n3407_
.sym 54385 $abc$77013$new_n2874_
.sym 54386 core.cpu.i_tv80_core.F[2]
.sym 54453 core.cpu.i_tv80_core.Read_To_Reg_r[0]
.sym 54454 $abc$77013$new_n2897_
.sym 54455 core.cpu.i_tv80_core.Read_To_Reg_r[1]
.sym 54456 core.cpu.i_tv80_core.Read_To_Reg_r[4]
.sym 54459 core.cpu.i_tv80_core.do[7]
.sym 54460 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:781$1269_Y_new_
.sym 54461 $abc$77013$new_n3000_
.sym 54462 $false
.sym 54465 core.cpu.i_tv80_core.Read_To_Reg_r[1]
.sym 54466 core.cpu.i_tv80_core.Read_To_Reg_r[0]
.sym 54467 $abc$77013$new_n2875_
.sym 54468 core.cpu.i_tv80_core.Read_To_Reg_r[4]
.sym 54477 core.cpu.i_tv80_core.A[2]
.sym 54478 core.cpu.i_tv80_core.A[1]
.sym 54479 core.cpu.i_tv80_core.A[0]
.sym 54480 $false
.sym 54483 core.cpu.i_tv80_core.Set_BusB_To[1]
.sym 54484 $abc$77013$core.cpu.i_tv80_core.Set_BusB_To[3]_new_
.sym 54485 $abc$77013$new_n2251_
.sym 54486 $false
.sym 54489 core.cpu.i_tv80_core.Read_To_Reg_r[0]
.sym 54490 core.cpu.i_tv80_core.Read_To_Reg_r[1]
.sym 54491 $abc$77013$new_n2875_
.sym 54492 core.cpu.i_tv80_core.Read_To_Reg_r[4]
.sym 54495 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4361_Y[3]_new_
.sym 54496 $abc$77013$core.cpu.i_tv80_core.Save_Mux[7]_new_inv_
.sym 54497 $abc$77013$new_n2989_
.sym 54498 $false
.sym 54499 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 54500 clk
.sym 54501 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 54502 $abc$77013$new_n2875_
.sym 54503 $abc$77013$new_n2897_
.sym 54504 $abc$77013$new_n2881_
.sym 54505 $abc$77013$new_n4118_
.sym 54506 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3769_CTRL_new_
.sym 54507 core.cpu.i_tv80_core.Read_To_Reg_r[0]
.sym 54508 core.cpu.i_tv80_core.Read_To_Reg_r[2]
.sym 54509 core.cpu.i_tv80_core.Read_To_Reg_r[3]
.sym 54576 $abc$77013$new_n2897_
.sym 54577 core.cpu.i_tv80_core.Read_To_Reg_r[0]
.sym 54578 core.cpu.i_tv80_core.Read_To_Reg_r[1]
.sym 54579 core.cpu.i_tv80_core.Read_To_Reg_r[4]
.sym 54582 $abc$77013$techmap\core.cpu.i_tv80_core.$2\RegAddrA[2:0][2]_new_
.sym 54583 core.cpu.i_tv80_core.Alternate
.sym 54584 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:900$1323_Y_new_
.sym 54585 $false
.sym 54588 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:902$1329_Y_new_
.sym 54589 $abc$77013$techmap\core.cpu.i_tv80_core.$3\RegAddrA[2:0][0]_new_
.sym 54590 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39952[2]_new_
.sym 54591 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:900$1323_Y_new_
.sym 54594 core.cpu.i_tv80_core.RegAddrA_r[1]
.sym 54595 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_
.sym 54596 $abc$77013$new_n1479_
.sym 54597 $false
.sym 54600 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:902$1329_Y_new_
.sym 54601 $abc$77013$techmap\core.cpu.i_tv80_core.$3\RegAddrA[2:0][1]_new_inv_
.sym 54602 $abc$77013$core.cpu.i_tv80_core.IncDec_16[1]_new_inv_
.sym 54603 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:900$1323_Y_new_
.sym 54606 core.cpu.i_tv80_core.RegAddrA_r[0]
.sym 54607 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_
.sym 54608 $abc$77013$new_n1479_
.sym 54609 $false
.sym 54612 core.cpu.i_tv80_core.Set_BusA_To[2]
.sym 54613 $false
.sym 54614 $false
.sym 54615 $false
.sym 54618 core.cpu.i_tv80_core.Set_BusA_To[1]
.sym 54619 $false
.sym 54620 $false
.sym 54621 $false
.sym 54622 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408$2
.sym 54623 clk
.sym 54624 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:851$1293_Y
.sym 54625 core.cpu.i_tv80_core.Read_To_Reg_r[1]
.sym 54699 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:900$1321_Y_new_inv_
.sym 54700 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39965_new_
.sym 54701 $false
.sym 54702 $false
.sym 54705 core.cpu.i_tv80_core.RegAddrA_r[2]
.sym 54706 core.cpu.i_tv80_core.Alternate
.sym 54707 $abc$77013$new_n1479_
.sym 54708 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_
.sym 54711 $abc$77013$core.cpu.i_tv80_core.Set_BusB_To[3]_new_
.sym 54712 $abc$77013$new_n2230_
.sym 54713 $false
.sym 54714 $false
.sym 54717 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:900$1321_Y_new_inv_
.sym 54718 $abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_
.sym 54719 $false
.sym 54720 $false
.sym 54723 core.cpu.i_tv80_core.XY_State[1]
.sym 54724 $abc$77013$techmap\core.cpu.i_tv80_core.$3\RegAddrA[2:0][2]_new_inv_
.sym 54725 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:900$1321_Y_new_inv_
.sym 54726 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39965_new_
.sym 54729 core.cpu.i_tv80_core.Set_BusA_To[1]
.sym 54730 $abc$77013$techmap\core.cpu.i_tv80_core.$eq$./import/tv80/rtl/core/tv80_core.v:528$1222_Y_new_
.sym 54731 core.cpu.i_tv80_core.XY_Ind
.sym 54732 core.cpu.i_tv80_core.Set_BusA_To[2]
.sym 54735 $abc$77013$new_n2021_
.sym 54736 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39952[2]_new_
.sym 54737 $abc$77013$core.cpu.i_tv80_core.IncDec_16[1]_new_inv_
.sym 54738 $false
.sym 54741 core.cpu.i_tv80_core.Alternate
.sym 54742 core.cpu.i_tv80_core.XY_State[1]
.sym 54743 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:851$1293_Y
.sym 54744 $false
.sym 54745 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408$2
.sym 54746 clk
.sym 54747 $false
.sym 54748 $abc$77013$core.cpu.i_tv80_core.Read_To_Acc_new_inv_
.sym 54749 $abc$77013$new_n3211_
.sym 54750 $abc$77013$new_n2744_
.sym 54752 $abc$77013$core.cpu.i_tv80_core.I_RRD_new_
.sym 54753 $abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_
.sym 54754 core.cpu.i_tv80_core.Save_ALU_r
.sym 54755 core.cpu.i_tv80_core.Read_To_Reg_r[4]
.sym 54822 core.cpu.i_tv80_core.IR[1]
.sym 54823 core.cpu.i_tv80_core.mcycle[6]
.sym 54824 $abc$77013$new_n2230_
.sym 54825 $false
.sym 54828 $abc$77013$new_n3614_
.sym 54829 $abc$77013$new_n2021_
.sym 54830 $false
.sym 54831 $false
.sym 54834 core.cpu.i_tv80_core.mcycle[0]
.sym 54835 core.cpu.i_tv80_core.tstate[3]
.sym 54836 core.cpu.i_tv80_core.tstate[2]
.sym 54837 $abc$77013$core.cpu.i_tv80_core.IncDec_16[2]_new_inv_
.sym 54840 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30404.$and$/usr/bin/../share/yosys/techmap.v:434$42114_Y[0]_new_
.sym 54841 $abc$77013$new_n4499_
.sym 54842 core.cpu.i_tv80_core.IR[0]
.sym 54843 core.cpu.i_tv80_core.mcycle[6]
.sym 54846 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[1]_new_
.sym 54847 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$11\Inc_WZ[0:0]_new_
.sym 54848 core.cpu.i_tv80_core.ISet[1]
.sym 54849 $false
.sym 54852 core.cpu.i_tv80_core.IR[2]
.sym 54853 core.cpu.i_tv80_core.mcycle[6]
.sym 54854 $abc$77013$new_n2251_
.sym 54855 $false
.sym 54858 $abc$77013$auto$simplemap.cc:309:simplemap_lut$41694_new_inv_
.sym 54859 core.cpu.i_tv80_core.IR[0]
.sym 54860 $false
.sym 54861 $false
.sym 54864 $abc$77013$core.cpu.i_tv80_core.IncDec_16[2]_new_inv_
.sym 54865 core.cpu.i_tv80_core.tstate[3]
.sym 54866 core.cpu.i_tv80_core.mcycle[0]
.sym 54867 core.cpu.i_tv80_core.tstate[2]
.sym 54871 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$5039.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$42207_Y_new_inv_
.sym 54872 $abc$77013$new_n1506_
.sym 54873 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$45\Set_BusA_To[2:0][1]_new_inv_
.sym 54874 core.cpu.i_tv80_core.Set_BusA_To[1]
.sym 54875 $abc$77013$new_n3541_
.sym 54876 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30404.$and$/usr/bin/../share/yosys/techmap.v:434$42114_Y[1]_new_
.sym 54877 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_
.sym 54878 core.cpu.i_tv80_core.Set_BusA_To[2]
.sym 54945 core.cpu.i_tv80_core.IR[2]
.sym 54946 $abc$77013$auto$simplemap.cc:309:simplemap_lut$41694_new_inv_
.sym 54947 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30404.$and$/usr/bin/../share/yosys/techmap.v:434$42115_Y[2]_new_
.sym 54948 $abc$77013$new_n2263_
.sym 54951 $abc$77013$new_n4287_
.sym 54952 core.cpu.i_tv80_core.mcycle[0]
.sym 54953 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$5039.$and$/usr/bin/../share/yosys/techmap.v:434$42203_Y[2]_new_
.sym 54954 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$7626.$and$/usr/bin/../share/yosys/techmap.v:434$38977_Y_new_
.sym 54957 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30404.$and$/usr/bin/../share/yosys/techmap.v:434$42115_Y[1]_new_
.sym 54958 $abc$77013$new_n2245_
.sym 54959 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30404.$and$/usr/bin/../share/yosys/techmap.v:434$42114_Y[1]_new_
.sym 54960 core.cpu.i_tv80_core.mcycle[6]
.sym 54963 $abc$77013$new_n2023_
.sym 54964 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 54965 core.cpu.i_tv80_core.mcycle[1]
.sym 54966 core.cpu.i_tv80_core.IncDecZ
.sym 54969 $abc$77013$new_n2264_
.sym 54970 $abc$77013$new_n1508_
.sym 54971 core.cpu.i_tv80_core.ISet[1]
.sym 54972 core.cpu.i_tv80_core.mcycle[6]
.sym 54975 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[1]_new_
.sym 54976 core.cpu.i_tv80_core.mcycle[1]
.sym 54977 core.cpu.i_tv80_core.IR[3]
.sym 54978 $false
.sym 54981 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$22\Set_Addr_To[2:0][1]_new_
.sym 54982 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 54983 $abc$77013$new_n2023_
.sym 54984 $false
.sym 54987 core.cpu.i_tv80_core.mcycle[0]
.sym 54988 $abc$77013$techmap\core.cpu.$procmux$1815_Y_new_inv_
.sym 54989 $false
.sym 54990 $false
.sym 54991 $true
.sym 54992 clk
.sym 54993 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 54994 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$5315.$and$/usr/bin/../share/yosys/techmap.v:434$42103_Y[2]_new_
.sym 54995 $abc$77013$new_n2268_
.sym 54996 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\I_INRC[0:0]_new_
.sym 54997 $abc$77013$new_n3923_
.sym 54998 $abc$77013$new_n2264_
.sym 54999 $abc$77013$new_n2267_
.sym 55000 $abc$77013$new_n3922_
.sym 55001 $abc$77013$new_n3921_
.sym 55068 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][3]_new_
.sym 55069 $abc$77013$new_n1516_
.sym 55070 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Read_To_Acc[0:0]_new_
.sym 55071 $false
.sym 55074 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$9023.$ternary$/usr/bin/../share/yosys/techmap.v:445$51705_Y_new_
.sym 55075 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 55076 $abc$77013$new_n3921_
.sym 55077 core.cpu.i_tv80_core.mcycle[6]
.sym 55080 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8909.$ternary$/usr/bin/../share/yosys/techmap.v:445$38211_Y_new_inv_
.sym 55081 core.cpu.i_tv80_core.ISet[0]
.sym 55082 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$4841.$ternary$/usr/bin/../share/yosys/techmap.v:445$38211_Y_new_inv_
.sym 55083 core.cpu.i_tv80_core.ISet[1]
.sym 55086 $abc$77013$new_n1445_
.sym 55087 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_
.sym 55088 core.cpu.i_tv80_core.mcycle[0]
.sym 55089 core.cpu.i_tv80_core.IR[4]
.sym 55092 $abc$77013$new_n2246_
.sym 55093 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61842[0]_new_inv_
.sym 55094 $abc$77013$new_n1508_
.sym 55095 core.cpu.i_tv80_core.ISet[1]
.sym 55098 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[3]_new_
.sym 55099 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$18\Set_Addr_To[2:0][0]_new_inv_
.sym 55100 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$11\Inc_WZ[0:0]_new_
.sym 55101 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61752[1]_new_inv_
.sym 55104 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$22\Set_Addr_To[2:0][1]_new_
.sym 55105 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31478_new_
.sym 55106 $abc$77013$new_n2249_
.sym 55107 $false
.sym 55110 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$6775.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38973_Y_new_inv_
.sym 55111 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$18\Set_Addr_To[2:0][0]_new_inv_
.sym 55112 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$5039.$and$/usr/bin/../share/yosys/techmap.v:434$42203_Y[2]_new_
.sym 55113 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][1]_new_
.sym 55117 $abc$77013$new_n1533_
.sym 55118 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8966.$ternary$/usr/bin/../share/yosys/techmap.v:445$51716_Y[1]_new_inv_
.sym 55119 $abc$77013$new_n4177_
.sym 55120 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30414.$and$/usr/bin/../share/yosys/techmap.v:434$38213_Y_new_
.sym 55121 $abc$77013$new_n1520_
.sym 55122 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8889.$and$/usr/bin/../share/yosys/techmap.v:434$42115_Y[2]_new_
.sym 55123 $abc$77013$new_n4176_
.sym 55124 $abc$77013$new_n3543_
.sym 55191 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Read_To_Acc[0:0]_new_
.sym 55192 $abc$77013$new_n3934_
.sym 55193 $abc$77013$new_n3935_
.sym 55194 core.cpu.i_tv80_core.ISet[1]
.sym 55197 $abc$77013$new_n4498_
.sym 55198 $abc$77013$new_n3927_
.sym 55199 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 55200 $abc$77013$new_n3933_
.sym 55203 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8909.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_
.sym 55204 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_
.sym 55205 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][3]_new_
.sym 55206 $abc$77013$new_n1567_
.sym 55209 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61752[1]_new_inv_
.sym 55210 core.cpu.i_tv80_core.IR[1]
.sym 55211 $false
.sym 55212 $false
.sym 55215 core.cpu.i_tv80_core.mcycle[0]
.sym 55216 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][3]_new_
.sym 55217 core.cpu.i_tv80_core.mcycle[1]
.sym 55218 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$43493_new_inv_
.sym 55221 $abc$77013$new_n1445_
.sym 55222 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_
.sym 55223 core.cpu.i_tv80_core.mcycle[0]
.sym 55224 core.cpu.i_tv80_core.IR[3]
.sym 55227 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$31\Set_BusB_To[3:0][0]_new_
.sym 55228 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31474_new_
.sym 55229 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$6775.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38973_Y_new_inv_
.sym 55230 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$55\Set_BusB_To[3:0][0]_new_
.sym 55233 core.cpu.i_tv80_core.mcycle[3]
.sym 55234 core.cpu.i_tv80_core.mcycle[1]
.sym 55235 core.cpu.i_tv80_core.mcycle[2]
.sym 55236 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][3]_new_
.sym 55240 $abc$77013$new_n1531_
.sym 55241 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29776.$ternary$/usr/bin/../share/yosys/techmap.v:445$34260_Y_new_inv_
.sym 55242 $abc$77013$new_n4178_
.sym 55243 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\PreserveC[0:0]_new_
.sym 55244 $abc$77013$new_n1545_
.sym 55245 $abc$77013$new_n1521_
.sym 55246 $abc$77013$new_n2257_
.sym 55247 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$20400_Y[2]_new_inv_
.sym 55314 $abc$77013$new_n4257_
.sym 55315 $abc$77013$new_n2241_
.sym 55316 $abc$77013$new_n2243_
.sym 55317 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 55320 core.cpu.i_tv80_core.IR[0]
.sym 55321 $abc$77013$new_n2236_
.sym 55322 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$9482.$and$/usr/bin/../share/yosys/techmap.v:434$42093_Y[0]_new_
.sym 55323 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61454[3]_new_inv_
.sym 55326 core.cpu.i_tv80_core.mcycle[1]
.sym 55327 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][3]_new_
.sym 55328 core.cpu.i_tv80_core.mcycle[0]
.sym 55329 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$43436_new_inv_
.sym 55332 $abc$77013$auto$wreduce.cc:455:run$31583[1]_new_
.sym 55333 $abc$77013$new_n2236_
.sym 55334 core.cpu.i_tv80_core.IR[1]
.sym 55335 $abc$77013$new_n2238_
.sym 55338 $abc$77013$new_n2262_
.sym 55339 $abc$77013$new_n2241_
.sym 55340 $abc$77013$new_n2243_
.sym 55341 $abc$77013$new_n2260_
.sym 55344 core.cpu.i_tv80_core.IR[1]
.sym 55345 core.cpu.i_tv80_core.IR[0]
.sym 55346 $abc$77013$new_n2236_
.sym 55347 core.cpu.i_tv80_core.IR[2]
.sym 55350 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\PreserveC[0:0]_new_
.sym 55351 $abc$77013$new_n4256_
.sym 55352 $abc$77013$new_n4254_
.sym 55353 $abc$77013$new_n2240_
.sym 55356 $abc$77013$auto$simplemap.cc:168:logic_reduce$44570_new_inv_
.sym 55357 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$27\Set_BusB_To[3:0][0]_new_
.sym 55358 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28579.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38169_Y_new_inv_
.sym 55359 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$31\Set_BusB_To[3:0][0]_new_
.sym 55363 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42544[0]_new_inv_
.sym 55364 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$11\Inc_WZ[0:0]_new_
.sym 55365 $abc$77013$new_n2243_
.sym 55366 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$6775.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38973_Y_new_inv_
.sym 55367 $abc$77013$new_n1534_
.sym 55368 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30418.$and$/usr/bin/../share/yosys/techmap.v:434$38213_Y_new_
.sym 55369 $abc$77013$new_n4255_
.sym 55370 $abc$77013$new_n2244_
.sym 55437 core.cpu.i_tv80_core.IR[3]
.sym 55438 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31280_new_inv_
.sym 55439 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$49346_new_inv_
.sym 55440 $false
.sym 55443 core.cpu.i_tv80_core.mcycle[0]
.sym 55444 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_
.sym 55445 core.cpu.i_tv80_core.IR[7]
.sym 55446 core.cpu.i_tv80_core.IR[6]
.sym 55449 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$10\Read_To_Reg[0:0]_new_
.sym 55450 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_
.sym 55451 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[0]_new_inv_
.sym 55452 $false
.sym 55455 $abc$77013$new_n1580_
.sym 55456 $abc$77013$new_n3932_
.sym 55457 $abc$77013$new_n2241_
.sym 55458 $abc$77013$new_n4497_
.sym 55461 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$22\Set_Addr_To[2:0][1]_new_
.sym 55462 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$43436_new_inv_
.sym 55463 $abc$77013$new_n4255_
.sym 55464 core.cpu.i_tv80_core.IR[4]
.sym 55467 core.cpu.i_tv80_core.IR[3]
.sym 55468 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$62452[6]_new_
.sym 55469 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31362_new_inv_
.sym 55470 core.cpu.i_tv80_core.mcycle[0]
.sym 55473 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_
.sym 55474 core.cpu.i_tv80_core.mcycle[1]
.sym 55475 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][3]_new_
.sym 55476 $false
.sym 55479 $abc$77013$auto$wreduce.cc:455:run$31584[1]_new_
.sym 55480 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$32856[0]_new_
.sym 55481 $abc$77013$auto$opt_reduce.cc:132:opt_mux$32669_new_inv_
.sym 55482 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_
.sym 55486 $abc$77013$new_n4544_
.sym 55487 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$14\Set_BusA_To[3:0][0]_new_
.sym 55488 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$43097_new_inv_
.sym 55489 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8966.$ternary$/usr/bin/../share/yosys/techmap.v:445$51716_Y[0]_new_
.sym 55490 $abc$77013$new_n4182_
.sym 55491 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[1]_new_
.sym 55492 $abc$77013$new_n1581_
.sym 55493 $abc$77013$new_n1579_
.sym 55560 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36729[0]_new_inv_
.sym 55561 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61752[1]_new_inv_
.sym 55562 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$18\Set_Addr_To[2:0][0]_new_inv_
.sym 55563 core.cpu.i_tv80_core.ISet[1]
.sym 55566 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31420_new_
.sym 55567 core.cpu.i_tv80_core.mcycle[2]
.sym 55568 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$62452[6]_new_
.sym 55569 core.cpu.i_tv80_core.mcycle[1]
.sym 55572 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$37\TStates[2:0][2]_new_inv_
.sym 55573 $abc$77013$auto$simplemap.cc:309:simplemap_lut$41694_new_inv_
.sym 55574 $false
.sym 55575 $false
.sym 55578 core.cpu.i_tv80_core.IR[3]
.sym 55579 core.cpu.i_tv80_core.mcycle[1]
.sym 55580 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31420_new_
.sym 55581 $abc$77013$new_n2242_
.sym 55584 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8909.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_
.sym 55585 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$31\Set_BusB_To[3:0][0]_new_
.sym 55586 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[3]_new_inv_
.sym 55587 $abc$77013$new_n1577_
.sym 55590 core.cpu.i_tv80_core.IR[3]
.sym 55591 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_
.sym 55592 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31264_new_
.sym 55593 $false
.sym 55596 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28693.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42183_Y_new_inv_
.sym 55597 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_
.sym 55598 $false
.sym 55599 $false
.sym 55602 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31264_new_
.sym 55603 core.cpu.i_tv80_core.mcycle[3]
.sym 55604 $abc$77013$new_n3540_
.sym 55605 core.cpu.i_tv80_core.IR[3]
.sym 55609 $abc$77013$new_n3183_
.sym 55610 $abc$77013$new_n1522_
.sym 55611 $abc$77013$new_n2882_
.sym 55612 $abc$77013$new_n4280_
.sym 55613 $abc$77013$new_n4286_
.sym 55614 $abc$77013$new_n2395_
.sym 55615 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$62417[1]_new_inv_
.sym 55616 $abc$77013$new_n2394_
.sym 55683 core.cpu.i_tv80_core.mcycle[0]
.sym 55684 core.cpu.i_tv80_core.IR[6]
.sym 55685 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$38159_new_
.sym 55686 core.cpu.i_tv80_core.mcycle[1]
.sym 55689 core.cpu.i_tv80_core.IR[0]
.sym 55690 core.cpu.i_tv80_core.IR[1]
.sym 55691 $false
.sym 55692 $false
.sym 55695 core.cpu.i_tv80_core.mcycle[3]
.sym 55696 core.cpu.i_tv80_core.mcycle[2]
.sym 55697 core.cpu.i_tv80_core.mcycle[1]
.sym 55698 $false
.sym 55701 core.cpu.i_tv80_core.mcycle[1]
.sym 55702 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$60236[1]_new_
.sym 55703 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$and$/usr/bin/../share/yosys/techmap.v:434$42089_Y[2]_new_
.sym 55704 $abc$77013$auto$wreduce.cc:455:run$31583[1]_new_
.sym 55707 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42448[0]_new_inv_
.sym 55708 core.cpu.i_tv80_core.F[0]
.sym 55709 $false
.sym 55710 $false
.sym 55713 $abc$77013$new_n1422_
.sym 55714 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$60236[1]_new_
.sym 55715 $false
.sym 55716 $false
.sym 55719 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36729[0]_new_inv_
.sym 55720 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[1]_new_inv_
.sym 55721 $false
.sym 55722 $false
.sym 55725 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$58010[0]_new_inv_
.sym 55726 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$58010[1]_new_inv_
.sym 55727 $abc$77013$core.i2c0.read_sel_new_
.sym 55728 $abc$77013$new_n2668_
.sym 55732 $abc$77013$new_n1830_
.sym 55733 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8629_CTRL_new_inv_
.sym 55734 $abc$77013$new_n4285_
.sym 55735 $abc$77013$new_n1849_
.sym 55736 $abc$77013$new_n4284_
.sym 55737 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$37218[23]_new_inv_
.sym 55738 $abc$77013$new_n2364_
.sym 55739 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Read_To_Acc[0:0]_new_
.sym 55806 $abc$77013$new_n1830_
.sym 55807 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$67128[1]_new_inv_
.sym 55808 core.reset_n
.sym 55809 $false
.sym 55812 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42544[0]_new_inv_
.sym 55813 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[1]_new_inv_
.sym 55814 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 55815 core.cpu.i_tv80_core.tstate[3]
.sym 55818 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[1]_new_inv_
.sym 55819 $abc$77013$new_n1577_
.sym 55820 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][3]_new_
.sym 55821 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29776.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$34259_Y_new_inv_
.sym 55824 $abc$77013$auto$wreduce.cc:455:run$31583[1]_new_
.sym 55825 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29776.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$34259_Y_new_inv_
.sym 55826 $false
.sym 55827 $false
.sym 55830 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$43436_new_inv_
.sym 55831 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\ExchangeDH[0:0]_new_
.sym 55832 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$43097_new_inv_
.sym 55833 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_
.sym 55836 $abc$77013$new_n1441_
.sym 55837 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$60236[1]_new_
.sym 55838 $false
.sym 55839 $false
.sym 55842 core.cpu.i_tv80_core.IR[1]
.sym 55843 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42467[1]_new_inv_
.sym 55844 $false
.sym 55845 $false
.sym 55848 core.cpu.i_tv80_core.mcycle[0]
.sym 55849 $abc$77013$auto$wreduce.cc:455:run$31583[1]_new_
.sym 55850 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29776.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$34259_Y_new_inv_
.sym 55851 $false
.sym 55855 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29948.$ternary$/usr/bin/../share/yosys/techmap.v:445$32983_Y[0]_new_inv_
.sym 55856 $abc$77013$new_n1848_
.sym 55857 $abc$77013$new_n2359_
.sym 55858 $abc$77013$new_n3321_
.sym 55859 $abc$77013$new_n1852_
.sym 55860 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31344_new_inv_
.sym 55861 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$34067[51]_new_inv_
.sym 55862 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$37297[2]_new_inv_
.sym 55929 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31362_new_inv_
.sym 55930 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$49346_new_inv_
.sym 55931 $abc$77013$new_n2357_
.sym 55932 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$37285[3]_new_inv_
.sym 55935 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42544[0]_new_inv_
.sym 55936 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42880[1]_new_inv_
.sym 55937 $false
.sym 55938 $false
.sym 55941 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$38159_new_
.sym 55942 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29776.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$34259_Y_new_inv_
.sym 55943 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[94]_new_inv_
.sym 55944 $false
.sym 55947 $abc$77013$new_n1822_
.sym 55948 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28579.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38169_Y_new_inv_
.sym 55949 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[94]_new_inv_
.sym 55950 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[102]_new_inv_
.sym 55953 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42928[1]_new_inv_
.sym 55954 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[0]_new_inv_
.sym 55955 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42544[0]_new_inv_
.sym 55956 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42880[1]_new_inv_
.sym 55959 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42544[0]_new_inv_
.sym 55960 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[1]_new_inv_
.sym 55961 $false
.sym 55962 $false
.sym 55965 $abc$77013$auto$simplemap.cc:168:logic_reduce$44570_new_inv_
.sym 55966 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$41916[27]_new_inv_
.sym 55967 $abc$77013$new_n1968_
.sym 55968 $abc$77013$new_n1856_
.sym 55971 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36729[2]_new_inv_
.sym 55972 $abc$77013$new_n1451_
.sym 55973 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$60236[1]_new_
.sym 55974 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[86]_new_inv_
.sym 55978 $abc$77013$new_n4274_
.sym 55979 $abc$77013$new_n4273_
.sym 55980 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$37285[4]_new_inv_
.sym 55981 $abc$77013$new_n2355_
.sym 55982 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$62452[6]_new_
.sym 55983 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$41916[26]_new_inv_
.sym 55984 $abc$77013$new_n4428_
.sym 55985 $abc$77013$new_n4275_
.sym 56052 $abc$77013$new_n2348_
.sym 56053 $abc$77013$new_n2350_
.sym 56054 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$34067[42]_new_inv_
.sym 56055 $false
.sym 56058 $abc$77013$new_n4573_
.sym 56059 $abc$77013$new_n2349_
.sym 56060 $abc$77013$new_n4427_
.sym 56061 $abc$77013$new_n4428_
.sym 56064 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$60236[1]_new_
.sym 56065 $abc$77013$new_n2349_
.sym 56066 $abc$77013$new_n1441_
.sym 56067 $false
.sym 56070 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42640[1]_new_inv_
.sym 56071 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$43522[0]_new_inv_
.sym 56072 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[0]_new_inv_
.sym 56073 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42928[1]_new_inv_
.sym 56076 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[1]_new_inv_
.sym 56077 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$60236[1]_new_
.sym 56078 $abc$77013$new_n1422_
.sym 56079 $abc$77013$new_n1905_
.sym 56082 $abc$77013$new_n1892_
.sym 56083 $abc$77013$new_n4572_
.sym 56084 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$34067[42]_new_inv_
.sym 56085 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$37285[3]_new_inv_
.sym 56088 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31264_new_
.sym 56089 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$62452[6]_new_
.sym 56090 $false
.sym 56091 $false
.sym 56094 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31280_new_inv_
.sym 56095 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8909.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_
.sym 56096 $abc$77013$new_n1856_
.sym 56097 $false
.sym 56101 $abc$77013$new_n4427_
.sym 56102 $abc$77013$new_n1529_
.sym 56103 $abc$77013$new_n4236_
.sym 56104 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42640[1]_new_inv_
.sym 56105 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$43282[0]_new_inv_
.sym 56106 $abc$77013$new_n4238_
.sym 56107 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$41858[56]_new_inv_
.sym 56108 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8909.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_
.sym 56175 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$38159_new_
.sym 56176 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29776.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$34259_Y_new_inv_
.sym 56177 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33399[65]_new_inv_
.sym 56178 $abc$77013$new_n1871_
.sym 56181 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36491[1]_new_inv_
.sym 56182 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42419[0]_new_inv_
.sym 56183 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[1]_new_inv_
.sym 56184 $false
.sym 56187 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$49616[0]_new_inv_
.sym 56188 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36491[1]_new_inv_
.sym 56189 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$54667_new_inv_
.sym 56190 $false
.sym 56193 core.cpu.i_tv80_core.IR[0]
.sym 56194 core.cpu.i_tv80_core.IR[3]
.sym 56195 core.cpu.i_tv80_core.IR[1]
.sym 56196 core.cpu.i_tv80_core.IR[2]
.sym 56199 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$49616[0]_new_inv_
.sym 56200 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42448[1]_new_inv_
.sym 56201 $abc$77013$new_n4227_
.sym 56202 $false
.sym 56205 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$53066[0]_new_inv_
.sym 56206 $abc$77013$new_n1929_
.sym 56207 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42640[1]_new_inv_
.sym 56208 $false
.sym 56211 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42928[1]_new_inv_
.sym 56212 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[0]_new_inv_
.sym 56213 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42664[1]_new_inv_
.sym 56214 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$43522[0]_new_inv_
.sym 56217 core.cpu.i_tv80_core.IR[7]
.sym 56218 core.cpu.i_tv80_core.IR[6]
.sym 56219 $false
.sym 56220 $false
.sym 56224 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$41916[13]_new_
.sym 56225 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$43522[0]_new_inv_
.sym 56226 $abc$77013$new_n1962_
.sym 56227 $abc$77013$new_n4237_
.sym 56228 $abc$77013$new_n1963_
.sym 56229 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$54218[1]_new_inv_
.sym 56230 $abc$77013$new_n4225_
.sym 56231 $abc$77013$new_n1958_
.sym 56298 core.cpu.i_tv80_core.IR[0]
.sym 56299 core.cpu.i_tv80_core.IR[1]
.sym 56300 core.cpu.i_tv80_core.IR[2]
.sym 56301 $false
.sym 56310 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42880[1]_new_inv_
.sym 56311 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[1]_new_inv_
.sym 56312 core.cpu.i_tv80_core.IR[3]
.sym 56313 $abc$77013$new_n1431_
.sym 56316 core.cpu.i_tv80_core.IR[7]
.sym 56317 core.cpu.i_tv80_core.IR[6]
.sym 56318 core.cpu.i_tv80_core.IR[4]
.sym 56319 core.cpu.i_tv80_core.IR[5]
.sym 56322 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$53066[0]_new_inv_
.sym 56323 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$49616[0]_new_inv_
.sym 56324 core.cpu.i_tv80_core.IR[4]
.sym 56325 $abc$77013$new_n1528_
.sym 56328 core.cpu.i_tv80_core.IR[0]
.sym 56329 core.cpu.i_tv80_core.IR[3]
.sym 56330 core.cpu.i_tv80_core.IR[1]
.sym 56331 core.cpu.i_tv80_core.IR[2]
.sym 56334 core.cpu.i_tv80_core.IR[0]
.sym 56335 core.cpu.i_tv80_core.IR[1]
.sym 56336 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36491[1]_new_inv_
.sym 56337 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42467[1]_new_inv_
.sym 56340 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[58]_new_
.sym 56341 $abc$77013$new_n4242_
.sym 56342 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[66]_new_inv_
.sym 56343 $abc$77013$new_n4225_
.sym 56514 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$66354
.sym 56569 core.cpu.i_tv80_core.i_reg.RegsH[3][4]
.sym 56570 core.cpu.i_tv80_core.i_reg.RegsH[3][1]
.sym 56573 core.cpu.i_tv80_core.i_reg.RegsH[3][2]
.sym 56644 core.cpu.i_tv80_core.i_reg.DIH[2]
.sym 56645 $false
.sym 56646 $false
.sym 56647 $false
.sym 56650 core.cpu.i_tv80_core.i_reg.DIH[7]
.sym 56651 $false
.sym 56652 $false
.sym 56653 $false
.sym 56690 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63059
.sym 56691 clk
.sym 56692 $false
.sym 56699 core.cpu.i_tv80_core.i_reg.RegsH[7][2]
.sym 56700 core.cpu.i_tv80_core.i_reg.RegsH[7][4]
.sym 56807 $abc$77013$auto$rtlil.cc:1862:And$32492_new_
.sym 56808 $abc$77013$techmap\core.cpu.i_tv80_core.i_reg.$0$memwr$\RegsH$./import/tv80/rtl/core/tv80_reg.v:51$566_EN[7:0]$571[7]_new_
.sym 56809 $false
.sym 56810 $false
.sym 56825 $abc$77013$auto$rtlil.cc:1862:And$32516_new_
.sym 56826 $abc$77013$techmap\core.cpu.i_tv80_core.i_reg.$0$memwr$\RegsH$./import/tv80/rtl/core/tv80_reg.v:51$566_EN[7:0]$571[7]_new_
.sym 56827 $false
.sym 56828 $false
.sym 56831 core.cpu.i_tv80_core.i_reg.RegsH[5][4]
.sym 56832 core.cpu.i_tv80_core.i_reg.RegsH[1][4]
.sym 56833 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 56834 $false
.sym 56837 $abc$77013$auto$rtlil.cc:1862:And$32532_new_
.sym 56838 $abc$77013$techmap\core.cpu.i_tv80_core.i_reg.$0$memwr$\RegsH$./import/tv80/rtl/core/tv80_reg.v:51$566_EN[7:0]$571[7]_new_
.sym 56839 $false
.sym 56840 $false
.sym 56843 core.cpu.i_tv80_core.i_reg.DIH[4]
.sym 56844 $false
.sym 56845 $false
.sym 56846 $false
.sym 56849 core.cpu.i_tv80_core.i_reg.DIH[7]
.sym 56850 $false
.sym 56851 $false
.sym 56852 $false
.sym 56853 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75155
.sym 56854 clk
.sym 56855 $false
.sym 56856 $abc$77013$new_n4507_
.sym 56857 $abc$77013$new_n4508_
.sym 56858 $abc$77013$new_n2476_
.sym 56859 $abc$77013$new_n1617_
.sym 56860 core.cpu.i_tv80_core.i_reg.RegsH[1][1]
.sym 56861 core.cpu.i_tv80_core.i_reg.RegsH[1][4]
.sym 56862 core.cpu.i_tv80_core.i_reg.RegsH[1][2]
.sym 56863 core.cpu.i_tv80_core.i_reg.RegsH[1][7]
.sym 56930 $abc$77013$auto$rtlil.cc:1862:And$32526_new_
.sym 56931 $abc$77013$techmap\core.cpu.i_tv80_core.i_reg.$0$memwr$\RegsH$./import/tv80/rtl/core/tv80_reg.v:51$566_EN[7:0]$571[7]_new_
.sym 56932 $false
.sym 56933 $false
.sym 56936 core.cpu.i_tv80_core.i_reg.RegsH[0][7]
.sym 56937 core.cpu.i_tv80_core.i_reg.RegsH[4][7]
.sym 56938 core.cpu.i_tv80_core.RegAddrC[0]
.sym 56939 $abc$77013$new_n4311_
.sym 56942 core.cpu.i_tv80_core.i_reg.RegsH[1][7]
.sym 56943 core.cpu.i_tv80_core.i_reg.RegsH[0][7]
.sym 56944 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 56945 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 56948 core.cpu.i_tv80_core.i_reg.RegsH[1][7]
.sym 56949 $abc$77013$auto$rtlil.cc:1862:And$32500_new_
.sym 56950 $abc$77013$new_n1662_
.sym 56951 $false
.sym 56954 $abc$77013$auto$rtlil.cc:1862:And$32532_new_
.sym 56955 core.cpu.i_tv80_core.i_reg.RegsH[5][7]
.sym 56956 $abc$77013$auto$rtlil.cc:1862:And$32540_new_
.sym 56957 core.cpu.i_tv80_core.i_reg.RegsH[6][7]
.sym 56960 core.cpu.i_tv80_core.i_reg.RegsH[5][7]
.sym 56961 core.cpu.i_tv80_core.i_reg.RegsH[4][7]
.sym 56962 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 56963 $abc$77013$new_n4472_
.sym 56966 core.cpu.i_tv80_core.i_reg.RegsH[1][7]
.sym 56967 core.cpu.i_tv80_core.i_reg.RegsH[5][7]
.sym 56968 core.cpu.i_tv80_core.RegAddrC[0]
.sym 56969 core.cpu.i_tv80_core.RegAddrC[2]
.sym 56972 core.cpu.i_tv80_core.i_reg.DIH[7]
.sym 56973 $false
.sym 56974 $false
.sym 56975 $false
.sym 56976 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75059
.sym 56977 clk
.sym 56978 $false
.sym 56979 $abc$77013$new_n2475_
.sym 56980 core.cpu.i_tv80_core.i_reg.DOAH[2]
.sym 56981 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[2]_new_inv_
.sym 56982 $abc$77013$new_n1614_
.sym 56983 $abc$77013$new_n1616_
.sym 56984 $abc$77013$new_n1615_
.sym 56985 core.cpu.i_tv80_core.i_reg.DIH[2]
.sym 56986 core.cpu.i_tv80_core.i_reg.RegsH[7][1]
.sym 57053 $abc$77013$new_n4473_
.sym 57054 $abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIH[7:0][7]_new_
.sym 57055 $abc$77013$new_n1479_
.sym 57056 $false
.sym 57059 core.cpu.i_tv80_core.RegBusA_r[15]
.sym 57060 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_
.sym 57061 $abc$77013$new_n3661_
.sym 57062 $false
.sym 57083 core.cpu.i_tv80_core.RegBusA_r[12]
.sym 57084 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_
.sym 57085 $abc$77013$new_n3643_
.sym 57086 $false
.sym 57089 core.cpu.i_tv80_core.i_reg.DOAH[4]
.sym 57090 $false
.sym 57091 $false
.sym 57092 $false
.sym 57095 core.cpu.i_tv80_core.i_reg.DOAH[7]
.sym 57096 $false
.sym 57097 $false
.sym 57098 $false
.sym 57099 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408$2
.sym 57100 clk
.sym 57101 $false
.sym 57102 $abc$77013$new_n1602_
.sym 57103 $abc$77013$core.cpu.i_tv80_core.i_reg.DOCH[1]_new_inv_
.sym 57104 $abc$77013$new_n2452_
.sym 57105 $abc$77013$new_n1607_
.sym 57106 $abc$77013$new_n3960_
.sym 57107 $abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIH[7:0][2]_new_
.sym 57108 core.cpu.i_tv80_core.i_reg.DOAH[1]
.sym 57109 core.cpu.i_tv80_core.RegBusA_r[10]
.sym 57176 core.cpu.i_tv80_core.ID16[5]
.sym 57177 core.cpu.i_tv80_core.ID16[6]
.sym 57178 core.cpu.i_tv80_core.ID16[7]
.sym 57179 core.cpu.i_tv80_core.ID16[8]
.sym 57182 core.cpu.i_tv80_core.ID16[0]
.sym 57183 core.cpu.i_tv80_core.ID16[2]
.sym 57184 core.cpu.i_tv80_core.ID16[3]
.sym 57185 core.cpu.i_tv80_core.ID16[4]
.sym 57188 core.cpu.i_tv80_core.RegBusA_r[11]
.sym 57189 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_
.sym 57190 $abc$77013$new_n3637_
.sym 57191 $false
.sym 57194 $abc$77013$core.cpu.i_tv80_core.Save_Mux[3]_new_inv_
.sym 57195 core.cpu.i_tv80_core.ID16[11]
.sym 57196 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_
.sym 57197 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:973$1367_Y_new_
.sym 57200 $abc$77013$core.cpu.i_tv80_core.Save_Mux[3]_new_inv_
.sym 57201 core.cpu.i_tv80_core.ID16[3]
.sym 57202 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_
.sym 57203 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:973$1367_Y_new_
.sym 57206 core.cpu.i_tv80_core.ID16[13]
.sym 57207 $abc$77013$core.cpu.i_tv80_core.Save_Mux[5]_new_inv_
.sym 57208 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_
.sym 57209 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:973$1367_Y_new_
.sym 57212 core.cpu.i_tv80_core.ID16[15]
.sym 57213 $abc$77013$core.cpu.i_tv80_core.Save_Mux[7]_new_inv_
.sym 57214 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_
.sym 57215 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:973$1367_Y_new_
.sym 57218 core.cpu.i_tv80_core.i_reg.DOAH[3]
.sym 57219 $false
.sym 57220 $false
.sym 57221 $false
.sym 57222 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408$2
.sym 57223 clk
.sym 57224 $false
.sym 57225 $abc$77013$new_n1603_
.sym 57226 $abc$77013$core.cpu.i_tv80_core.i_reg.DOBH[1]_new_
.sym 57227 $abc$77013$new_n4300_
.sym 57228 $abc$77013$new_n1604_
.sym 57229 core.cpu.i_tv80_core.i_reg.DIH[1]
.sym 57230 $abc$77013$new_n4299_
.sym 57231 $abc$77013$new_n3627_
.sym 57232 $abc$77013$new_n3625_
.sym 57299 core.cpu.i_tv80_core.i_reg.DOAL[2]
.sym 57300 core.cpu.i_tv80_core.i_reg.DOAH[2]
.sym 57301 $abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_
.sym 57302 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3689_CTRL_new_
.sym 57305 core.cpu.i_tv80_core.ID16[2]
.sym 57306 $abc$77013$core.cpu.i_tv80_core.Save_Mux[2]_new_inv_
.sym 57307 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_
.sym 57308 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:973$1367_Y_new_
.sym 57311 $abc$77013$core.cpu.i_tv80_core.Save_Mux[6]_new_inv_
.sym 57312 core.cpu.i_tv80_core.ID16[6]
.sym 57313 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_
.sym 57314 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:973$1367_Y_new_
.sym 57317 $abc$77013$core.cpu.i_tv80_core.Save_Mux[4]_new_inv_
.sym 57318 core.cpu.i_tv80_core.ID16[12]
.sym 57319 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_
.sym 57320 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:973$1367_Y_new_
.sym 57323 core.cpu.i_tv80_core.ID16[10]
.sym 57324 $abc$77013$core.cpu.i_tv80_core.Save_Mux[2]_new_inv_
.sym 57325 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_
.sym 57326 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:973$1367_Y_new_
.sym 57329 core.cpu.i_tv80_core.ID16[9]
.sym 57330 core.cpu.i_tv80_core.ID16[10]
.sym 57331 core.cpu.i_tv80_core.ID16[11]
.sym 57332 core.cpu.i_tv80_core.ID16[12]
.sym 57335 core.cpu.i_tv80_core.ID16[13]
.sym 57336 core.cpu.i_tv80_core.ID16[14]
.sym 57337 core.cpu.i_tv80_core.ID16[15]
.sym 57338 $abc$77013$new_n3607_
.sym 57341 $abc$77013$new_n2020_
.sym 57342 $abc$77013$new_n3606_
.sym 57343 $abc$77013$new_n3608_
.sym 57344 $abc$77013$new_n3609_
.sym 57350 $abc$77013$auto$memory_bram.cc:837:replace_cell$31987
.sym 57353 $abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIH[7:0][1]_new_
.sym 57355 core.cpu.i_tv80_core.RegBusA_r[9]
.sym 57428 $false
.sym 57429 $false
.sym 57430 core.cpu.i_tv80_core.i_reg.DOAL[0]
.sym 57431 $false
.sym 57440 core.cpu.i_tv80_core.RegBusA_r[6]
.sym 57441 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_
.sym 57442 $abc$77013$new_n3710_
.sym 57443 $false
.sym 57446 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:973$1367_Y_new_
.sym 57447 $abc$77013$core.cpu.i_tv80_core.Save_Mux[1]_new_
.sym 57448 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_
.sym 57449 $false
.sym 57452 core.cpu.i_tv80_core.ID16[9]
.sym 57453 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:973$1367_Y_new_
.sym 57454 $abc$77013$new_n3624_
.sym 57455 $false
.sym 57458 core.cpu.i_tv80_core.i_reg.DOAL[6]
.sym 57459 $false
.sym 57460 $false
.sym 57461 $false
.sym 57468 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408$2
.sym 57469 clk
.sym 57470 $false
.sym 57575 $abc$77013$new_n2020_
.sym 57576 $abc$77013$core.cpu.i_tv80_core.F_Out[6]_new_inv_
.sym 57577 $false
.sym 57578 $false
.sym 57587 $abc$77013$new_n3605_
.sym 57588 $abc$77013$auto$simplemap.cc:309:simplemap_lut$62541[1]_new_inv_
.sym 57589 core.cpu.i_tv80_core.i_reg.DOAL[0]
.sym 57590 $abc$77013$new_n3604_
.sym 57591 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$68414
.sym 57592 clk
.sym 57593 $false
.sym 57595 $abc$77013$techmap\core.cpu.i_tv80_core.$2\Save_Mux[7:0][0]_new_
.sym 57598 $abc$77013$core.cpu.i_tv80_core.Save_Mux[0]_new_inv_
.sym 57600 $abc$77013$core.cpu.i_tv80_core.Save_Mux[2]_new_inv_
.sym 57601 $abc$77013$techmap\core.cpu.i_tv80_core.$2\Save_Mux[7:0][2]_new_inv_
.sym 57668 core.cpu.i_tv80_core.do[0]
.sym 57669 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4201_Y[0]_new_inv_
.sym 57670 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:781$1269_Y_new_
.sym 57671 $false
.sym 57674 core.cpu.i_tv80_core.BusB[4]
.sym 57675 $abc$77013$new_n3197_
.sym 57676 $abc$77013$core.cpu.i_tv80_core.I_RRD_new_
.sym 57677 $false
.sym 57680 core.cpu.i_tv80_core.do[3]
.sym 57681 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4201_Y[3]_new_
.sym 57682 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:781$1269_Y_new_
.sym 57683 $false
.sym 57692 core.cpu.i_tv80_core.BusB[7]
.sym 57693 $abc$77013$new_n3209_
.sym 57694 $abc$77013$core.cpu.i_tv80_core.I_RRD_new_
.sym 57695 $false
.sym 57698 $abc$77013$new_n2022_
.sym 57699 core.cpu.i_tv80_core.Save_ALU_r
.sym 57700 $abc$77013$new_n2020_
.sym 57701 core.cpu.i_tv80_core.BusAck
.sym 57704 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4203_Y[0]_new_inv_
.sym 57705 $abc$77013$core.cpu.i_tv80_core.Save_Mux[0]_new_inv_
.sym 57706 $abc$77013$new_n2989_
.sym 57707 $false
.sym 57710 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4203_Y[3]_new_
.sym 57711 $abc$77013$core.cpu.i_tv80_core.Save_Mux[3]_new_inv_
.sym 57712 $abc$77013$new_n2989_
.sym 57713 $false
.sym 57714 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 57715 clk
.sym 57716 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 57717 $abc$77013$core.cpu.i_tv80_core.Save_Mux[4]_new_inv_
.sym 57718 $abc$77013$core.cpu.i_tv80_core.Save_Mux[1]_new_
.sym 57719 $abc$77013$techmap\core.cpu.i_tv80_core.$2\Save_Mux[7:0][1]_new_inv_
.sym 57721 $abc$77013$auto$memory_bram.cc:837:replace_cell$31986
.sym 57723 $abc$77013$core.cpu.i_tv80_core.Save_Mux[6]_new_inv_
.sym 57724 $abc$77013$new_n2873_
.sym 57791 core.cpu.i_tv80_core.do[4]
.sym 57792 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4359_Y[0]_new_
.sym 57793 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:781$1269_Y_new_
.sym 57794 $false
.sym 57797 core.cpu.i_tv80_core.BusA[1]
.sym 57798 $abc$77013$new_n2993_
.sym 57799 $abc$77013$core.cpu.i_tv80_core.I_RRD_new_
.sym 57800 $false
.sym 57803 core.cpu.i_tv80_core.BusA[0]
.sym 57804 $abc$77013$new_n2986_
.sym 57805 $abc$77013$core.cpu.i_tv80_core.I_RRD_new_
.sym 57806 $false
.sym 57809 core.cpu.i_tv80_core.do[5]
.sym 57810 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4359_Y[1]_new_
.sym 57811 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:781$1269_Y_new_
.sym 57812 $false
.sym 57815 core.cpu.i_tv80_core.BusB[5]
.sym 57816 core.cpu.i_tv80_core.BusB[1]
.sym 57817 $abc$77013$new_n2987_
.sym 57818 $false
.sym 57821 core.cpu.i_tv80_core.BusB[4]
.sym 57822 core.cpu.i_tv80_core.BusB[0]
.sym 57823 $abc$77013$new_n2987_
.sym 57824 $false
.sym 57827 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4361_Y[1]_new_
.sym 57828 $abc$77013$core.cpu.i_tv80_core.Save_Mux[5]_new_inv_
.sym 57829 $abc$77013$new_n2989_
.sym 57830 $false
.sym 57833 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4361_Y[0]_new_
.sym 57834 $abc$77013$core.cpu.i_tv80_core.Save_Mux[4]_new_inv_
.sym 57835 $abc$77013$new_n2989_
.sym 57836 $false
.sym 57837 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 57838 clk
.sym 57839 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 57840 $abc$77013$new_n4457_
.sym 57841 $abc$77013$core.cpu.i_tv80_core.Save_Mux[7]_new_inv_
.sym 57842 $abc$77013$new_n4354_
.sym 57844 $abc$77013$new_n2981_
.sym 57845 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3849_Y_new_
.sym 57846 core.cpu.i_tv80_core.F[7]
.sym 57914 core.cpu.i_tv80_core.do[2]
.sym 57915 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4201_Y[2]_new_
.sym 57916 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:781$1269_Y_new_
.sym 57917 $false
.sym 57920 core.cpu.i_tv80_core.do[6]
.sym 57921 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4359_Y[2]_new_
.sym 57922 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:781$1269_Y_new_
.sym 57923 $false
.sym 57926 core.cpu.i_tv80_core.BusB[6]
.sym 57927 $abc$77013$new_n3205_
.sym 57928 $abc$77013$core.cpu.i_tv80_core.I_RRD_new_
.sym 57929 $false
.sym 57932 core.cpu.i_tv80_core.BusB[6]
.sym 57933 core.cpu.i_tv80_core.BusB[2]
.sym 57934 $abc$77013$new_n2987_
.sym 57935 $false
.sym 57938 core.cpu.i_tv80_core.Save_ALU_r
.sym 57939 $abc$77013$new_n2022_
.sym 57940 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$59090[0]_new_
.sym 57941 $false
.sym 57944 core.cpu.i_tv80_core.BusA[2]
.sym 57945 $abc$77013$new_n2997_
.sym 57946 $abc$77013$core.cpu.i_tv80_core.I_RRD_new_
.sym 57947 $false
.sym 57950 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4203_Y[2]_new_
.sym 57951 $abc$77013$core.cpu.i_tv80_core.Save_Mux[2]_new_inv_
.sym 57952 $abc$77013$new_n2989_
.sym 57953 $false
.sym 57956 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4361_Y[2]_new_
.sym 57957 $abc$77013$core.cpu.i_tv80_core.Save_Mux[6]_new_inv_
.sym 57958 $abc$77013$new_n2989_
.sym 57959 $false
.sym 57960 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 57961 clk
.sym 57962 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 57963 $abc$77013$new_n3190_
.sym 57964 $abc$77013$new_n3892_
.sym 57965 $abc$77013$techmap\core.cpu.i_tv80_core.$2\Save_Mux[7:0][3]_new_
.sym 57966 $abc$77013$new_n4576_
.sym 57967 $abc$77013$new_n3891_
.sym 57968 $abc$77013$core.cpu.i_tv80_core.Save_Mux[3]_new_inv_
.sym 57969 $abc$77013$new_n3191_
.sym 57970 core.cpu.i_tv80_core.Fp[4]
.sym 58037 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4083_Y_new_inv_
.sym 58038 core.cpu.i_tv80_core.F[3]
.sym 58039 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 58040 $abc$77013$new_n2887_
.sym 58043 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4281_Y_new_
.sym 58044 $abc$77013$new_n2887_
.sym 58045 $abc$77013$new_n3190_
.sym 58046 $abc$77013$new_n3185_
.sym 58049 $abc$77013$new_n4431_
.sym 58050 $abc$77013$new_n3359_
.sym 58051 $abc$77013$core.cpu.i_tv80_core.F_Out[3]_new_inv_
.sym 58052 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:742$1260_Y_new_inv_
.sym 58055 $abc$77013$new_n2744_
.sym 58056 $abc$77013$new_n2874_
.sym 58057 $abc$77013$new_n3178_
.sym 58058 $false
.sym 58061 $abc$77013$new_n3184_
.sym 58062 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 58063 core.cpu.i_tv80_core.F[4]
.sym 58064 $abc$77013$new_n3181_
.sym 58067 $abc$77013$new_n1830_
.sym 58068 core.cpu.i_tv80_core.Fp[3]
.sym 58069 core.cpu.i_tv80_core.F[3]
.sym 58070 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 58073 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4092_Y_new_
.sym 58074 $abc$77013$new_n4576_
.sym 58075 $abc$77013$new_n3178_
.sym 58076 $abc$77013$new_n2874_
.sym 58079 $abc$77013$core.cpu.i_tv80_core.Save_Mux[4]_new_inv_
.sym 58080 $abc$77013$new_n2874_
.sym 58081 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4288_Y_new_inv_
.sym 58082 $abc$77013$new_n3177_
.sym 58083 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 58084 clk
.sym 58085 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 58086 $abc$77013$new_n4448_
.sym 58087 $abc$77013$core.cpu.i_tv80_core.Save_Mux[5]_new_inv_
.sym 58088 $abc$77013$new_n4455_
.sym 58089 $abc$77013$new_n3534_
.sym 58090 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3911_Y_new_inv_
.sym 58091 core.cpu.i_tv80_core.F[0]
.sym 58093 core.cpu.i_tv80_core.F[5]
.sym 58160 $abc$77013$new_n2882_
.sym 58161 core.cpu.i_tv80_core.F[3]
.sym 58162 $abc$77013$new_n3183_
.sym 58163 core.cpu.i_tv80_core.ACC[3]
.sym 58166 $abc$77013$new_n2882_
.sym 58167 core.cpu.i_tv80_core.F[5]
.sym 58168 $abc$77013$new_n3183_
.sym 58169 core.cpu.i_tv80_core.ACC[5]
.sym 58172 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3902_Y_new_inv_
.sym 58173 core.cpu.i_tv80_core.F[5]
.sym 58174 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 58175 $abc$77013$new_n2887_
.sym 58178 core.cpu.i_tv80_core.IR[3]
.sym 58179 $abc$77013$new_n3183_
.sym 58180 $abc$77013$new_n2882_
.sym 58181 $false
.sym 58184 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:781$1269_Y_new_
.sym 58185 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39925_new_inv_
.sym 58186 core.cpu.i_tv80_core.Save_ALU_r
.sym 58187 $false
.sym 58190 core.cpu.i_tv80_core.F[3]
.sym 58191 $false
.sym 58192 $false
.sym 58193 $false
.sym 58196 core.cpu.i_tv80_core.F[5]
.sym 58197 $false
.sym 58198 $false
.sym 58199 $false
.sym 58206 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$66354$2
.sym 58207 clk
.sym 58208 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 58209 $abc$77013$new_n3405_
.sym 58210 $abc$77013$new_n4445_
.sym 58211 $abc$77013$new_n2859_
.sym 58212 $abc$77013$new_n2743_
.sym 58213 $abc$77013$new_n4446_
.sym 58214 core.cpu.i_tv80_core.F[6]
.sym 58216 core.cpu.i_tv80_core.F[1]
.sym 58283 core.cpu.i_tv80_core.F[1]
.sym 58284 $abc$77013$new_n2881_
.sym 58285 $abc$77013$new_n3399_
.sym 58286 $false
.sym 58289 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4064_Y_new_inv_
.sym 58290 $abc$77013$techmap\core.cpu.i_tv80_core.$not$./import/tv80/rtl/core/tv80_core.v:777$1267_Y_new_inv_
.sym 58291 $abc$77013$new_n2328_
.sym 58292 $abc$77013$new_n2744_
.sym 58295 core.cpu.i_tv80_core.IncDecZ
.sym 58296 $abc$77013$new_n2328_
.sym 58297 $false
.sym 58298 $false
.sym 58301 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 58302 core.cpu.i_tv80_core.IR[3]
.sym 58303 $abc$77013$new_n3183_
.sym 58304 core.cpu.i_tv80_core.F[0]
.sym 58307 $abc$77013$new_n3183_
.sym 58308 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 58309 $abc$77013$new_n2887_
.sym 58310 $false
.sym 58313 $abc$77013$new_n1830_
.sym 58314 $abc$77013$new_n3181_
.sym 58315 $abc$77013$new_n3408_
.sym 58316 $abc$77013$new_n3409_
.sym 58319 $abc$77013$new_n2875_
.sym 58320 core.cpu.i_tv80_core.Read_To_Reg_r[0]
.sym 58321 core.cpu.i_tv80_core.Read_To_Reg_r[1]
.sym 58322 core.cpu.i_tv80_core.Read_To_Reg_r[4]
.sym 58325 $abc$77013$new_n3362_
.sym 58326 $abc$77013$new_n3396_
.sym 58327 $abc$77013$core.cpu.i_tv80_core.Save_Mux[2]_new_inv_
.sym 58328 $abc$77013$new_n2874_
.sym 58329 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 58330 clk
.sym 58331 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 58332 $abc$77013$auto$simplemap.cc:168:logic_reduce$36621[0]_new_inv_
.sym 58333 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36611[1]_new_inv_
.sym 58334 $abc$77013$new_n2860_
.sym 58335 $abc$77013$new_n3409_
.sym 58336 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36611[0]_new_inv_
.sym 58337 $abc$77013$techmap\core.cpu.i_tv80_core.$not$./import/tv80/rtl/core/tv80_core.v:777$1267_Y_new_inv_
.sym 58339 core.cpu.i_tv80_core.Fp[0]
.sym 58406 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:820$1286_Y_new_inv_
.sym 58407 core.cpu.i_tv80_core.Read_To_Reg_r[2]
.sym 58408 core.cpu.i_tv80_core.Read_To_Reg_r[3]
.sym 58409 $false
.sym 58412 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:820$1286_Y_new_inv_
.sym 58413 core.cpu.i_tv80_core.Read_To_Reg_r[3]
.sym 58414 core.cpu.i_tv80_core.Read_To_Reg_r[2]
.sym 58415 $false
.sym 58418 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 58419 $abc$77013$new_n2882_
.sym 58420 $false
.sym 58421 $false
.sym 58424 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:820$1286_Y_new_inv_
.sym 58425 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3769_CTRL_new_
.sym 58426 $false
.sym 58427 $false
.sym 58430 core.cpu.i_tv80_core.Read_To_Reg_r[1]
.sym 58431 core.cpu.i_tv80_core.Read_To_Reg_r[2]
.sym 58432 core.cpu.i_tv80_core.Read_To_Reg_r[3]
.sym 58433 core.cpu.i_tv80_core.Read_To_Reg_r[4]
.sym 58436 $abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_
.sym 58437 $abc$77013$core.cpu.i_tv80_core.Read_To_Acc_new_inv_
.sym 58438 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 58439 $false
.sym 58442 core.cpu.i_tv80_core.Set_BusA_To[2]
.sym 58443 $abc$77013$core.cpu.i_tv80_core.Read_To_Acc_new_inv_
.sym 58444 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 58445 $false
.sym 58448 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 58449 $abc$77013$core.cpu.i_tv80_core.Set_BusA_To[3]_new_inv_
.sym 58450 $abc$77013$core.cpu.i_tv80_core.Read_To_Acc_new_inv_
.sym 58451 $false
.sym 58452 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 58453 clk
.sym 58454 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 58455 core.ram.write_sel
.sym 58458 $abc$77013$new_n1781_
.sym 58459 $abc$77013$new_n3896_
.sym 58461 $abc$77013$new_n3893_
.sym 58462 $abc$77013$new_n3894_
.sym 58529 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30418.$and$/usr/bin/../share/yosys/techmap.v:434$38213_Y_new_
.sym 58530 core.cpu.i_tv80_core.Set_BusA_To[1]
.sym 58531 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 58532 $false
.sym 58575 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 58576 clk
.sym 58577 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 58578 $abc$77013$core.i2c0.write_sel_new_
.sym 58580 $abc$77013$core.i2c0.read_sel_new_
.sym 58581 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$32791_new_inv_
.sym 58582 $abc$77013$core.ram.read_sel_new_
.sym 58583 $abc$77013$new_n3245_
.sym 58584 $abc$77013$techmap\core.$and$./rtl/iceZ0mb1e.v:89$1566_Y_new_
.sym 58585 $abc$77013$core.cpu.i_tv80_core.ExchangeRp_new_
.sym 58652 $abc$77013$core.cpu.i_tv80_core.Set_BusA_To[3]_new_inv_
.sym 58653 $abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_
.sym 58654 core.cpu.i_tv80_core.Set_BusA_To[1]
.sym 58655 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30418.$and$/usr/bin/../share/yosys/techmap.v:434$38213_Y_new_
.sym 58658 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 58659 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 58660 $false
.sym 58661 $false
.sym 58664 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 58665 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\I_INRC[0:0]_new_
.sym 58666 core.cpu.i_tv80_core.ISet[1]
.sym 58667 $false
.sym 58676 core.cpu.i_tv80_core.IR[3]
.sym 58677 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$11\Inc_WZ[0:0]_new_
.sym 58678 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[1]_new_
.sym 58679 core.cpu.i_tv80_core.ISet[1]
.sym 58682 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 58683 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8966.$ternary$/usr/bin/../share/yosys/techmap.v:445$51716_Y[0]_new_
.sym 58684 $abc$77013$new_n1584_
.sym 58685 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30404.$and$/usr/bin/../share/yosys/techmap.v:434$42114_Y[0]_new_
.sym 58688 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29776.$ternary$/usr/bin/../share/yosys/techmap.v:445$34260_Y_new_inv_
.sym 58689 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 58690 $abc$77013$new_n3245_
.sym 58691 $abc$77013$new_n3211_
.sym 58694 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30400.$and$/usr/bin/../share/yosys/techmap.v:434$38212_Y_new_
.sym 58695 $abc$77013$core.cpu.i_tv80_core.Read_To_Acc_new_inv_
.sym 58696 $abc$77013$new_n3541_
.sym 58697 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[5]_new_
.sym 58698 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 58699 clk
.sym 58700 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 58701 $abc$77013$new_n3242_
.sym 58702 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61577[1]_new_inv_
.sym 58703 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8130.$ternary$/usr/bin/../share/yosys/techmap.v:445$40101_Y_new_inv_
.sym 58704 $abc$77013$new_n4180_
.sym 58705 $abc$77013$new_n4181_
.sym 58706 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8211.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$40107_Y_new_inv_
.sym 58707 core.cpu.i_tv80_core.PreserveC_r
.sym 58708 core.cpu.i_tv80_core.ALU_Op_r[3]
.sym 58775 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$45\Set_BusA_To[2:0][1]_new_inv_
.sym 58776 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\I_INRC[0:0]_new_
.sym 58777 $abc$77013$new_n1508_
.sym 58778 $false
.sym 58781 $abc$77013$new_n1516_
.sym 58782 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][1]_new_
.sym 58783 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$5039.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$42207_Y_new_inv_
.sym 58784 core.cpu.i_tv80_core.ISet[1]
.sym 58787 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40179[0]_new_
.sym 58788 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][1]_new_
.sym 58789 $false
.sym 58790 $false
.sym 58793 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 58794 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8966.$ternary$/usr/bin/../share/yosys/techmap.v:445$51716_Y[1]_new_inv_
.sym 58795 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30404.$and$/usr/bin/../share/yosys/techmap.v:434$42114_Y[1]_new_
.sym 58796 $abc$77013$new_n1506_
.sym 58799 $abc$77013$new_n1516_
.sym 58800 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8211.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$40107_Y_new_inv_
.sym 58801 core.cpu.i_tv80_core.ISet[1]
.sym 58802 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30414.$and$/usr/bin/../share/yosys/techmap.v:434$38213_Y_new_
.sym 58805 $abc$77013$auto$simplemap.cc:309:simplemap_lut$41694_new_inv_
.sym 58806 core.cpu.i_tv80_core.IR[1]
.sym 58807 $false
.sym 58808 $false
.sym 58811 core.cpu.i_tv80_core.mcycle[1]
.sym 58812 core.cpu.i_tv80_core.mcycle[2]
.sym 58813 $false
.sym 58814 $false
.sym 58817 core.cpu.i_tv80_core.IR[2]
.sym 58818 $abc$77013$auto$simplemap.cc:309:simplemap_lut$41694_new_inv_
.sym 58819 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8889.$and$/usr/bin/../share/yosys/techmap.v:434$42115_Y[2]_new_
.sym 58820 $abc$77013$new_n4181_
.sym 58824 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$7\PreserveC[0:0]_new_
.sym 58825 $abc$77013$new_n1586_
.sym 58826 $abc$77013$new_n1585_
.sym 58827 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61420[0]_new_
.sym 58828 $abc$77013$new_n1508_
.sym 58829 $abc$77013$new_n1509_
.sym 58830 $abc$77013$new_n1584_
.sym 58831 core.cpu.di_reg[2]
.sym 58898 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$37861[1]_new_
.sym 58899 core.cpu.i_tv80_core.mcycle[0]
.sym 58900 core.cpu.i_tv80_core.IR[5]
.sym 58901 $false
.sym 58904 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$6775.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38973_Y_new_inv_
.sym 58905 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][2]_new_
.sym 58906 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$18\Set_Addr_To[2:0][0]_new_inv_
.sym 58907 $false
.sym 58910 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_
.sym 58911 $abc$77013$new_n1431_
.sym 58912 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_
.sym 58913 $false
.sym 58916 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$6775.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38973_Y_new_inv_
.sym 58917 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$18\Set_Addr_To[2:0][0]_new_inv_
.sym 58918 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$5039.$and$/usr/bin/../share/yosys/techmap.v:434$42203_Y[2]_new_
.sym 58919 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][3]_new_
.sym 58922 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$5315.$and$/usr/bin/../share/yosys/techmap.v:434$42103_Y[2]_new_
.sym 58923 $abc$77013$new_n2268_
.sym 58924 $abc$77013$new_n2267_
.sym 58925 $false
.sym 58928 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$31\Set_BusB_To[3:0][2]_new_
.sym 58929 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31474_new_
.sym 58930 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31478_new_
.sym 58931 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_
.sym 58934 core.cpu.i_tv80_core.IR[3]
.sym 58935 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$5315.$and$/usr/bin/../share/yosys/techmap.v:434$42103_Y[2]_new_
.sym 58936 core.cpu.i_tv80_core.IR[4]
.sym 58937 $false
.sym 58940 $abc$77013$new_n3922_
.sym 58941 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61420[0]_new_
.sym 58942 $abc$77013$new_n3923_
.sym 58943 core.cpu.i_tv80_core.ISet[1]
.sym 58947 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$31\Set_BusB_To[3:0][2]_new_
.sym 58948 $abc$77013$new_n3241_
.sym 58949 $abc$77013$new_n1536_
.sym 58950 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30400.$and$/usr/bin/../share/yosys/techmap.v:434$38212_Y_new_
.sym 58951 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$5039.$and$/usr/bin/../share/yosys/techmap.v:434$42203_Y[2]_new_
.sym 58953 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30442.$and$/usr/bin/../share/yosys/techmap.v:434$42022_Y[3]_new_
.sym 58954 core.cpu.di_reg[0]
.sym 59021 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_
.sym 59022 $abc$77013$new_n1534_
.sym 59023 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$43493_new_inv_
.sym 59024 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$12\Read_To_Reg[0:0]_new_
.sym 59027 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8909.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_
.sym 59028 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_
.sym 59029 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][1]_new_
.sym 59030 $abc$77013$new_n1520_
.sym 59033 $abc$77013$new_n1536_
.sym 59034 $abc$77013$new_n4176_
.sym 59035 core.cpu.i_tv80_core.IR[5]
.sym 59036 $abc$77013$new_n1545_
.sym 59039 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8909.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_
.sym 59040 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_
.sym 59041 $abc$77013$new_n3543_
.sym 59042 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 59045 $abc$77013$new_n1536_
.sym 59046 $abc$77013$new_n1533_
.sym 59047 core.cpu.i_tv80_core.IR[4]
.sym 59048 $abc$77013$new_n1521_
.sym 59051 $abc$77013$new_n4177_
.sym 59052 $abc$77013$new_n4178_
.sym 59053 $abc$77013$new_n1552_
.sym 59054 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 59057 $abc$77013$new_n1534_
.sym 59058 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31416_new_inv_
.sym 59059 core.cpu.i_tv80_core.IR[3]
.sym 59060 core.cpu.i_tv80_core.IR[4]
.sym 59063 $abc$77013$new_n1536_
.sym 59064 $abc$77013$new_n1533_
.sym 59065 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29776.$ternary$/usr/bin/../share/yosys/techmap.v:445$34260_Y_new_inv_
.sym 59066 $abc$77013$new_n1552_
.sym 59070 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8074.$and$/usr/bin/../share/yosys/techmap.v:434$42128_Y[1]_new_
.sym 59071 $abc$77013$new_n2344_
.sym 59072 core.cpu.i_tv80_core.Arith16
.sym 59073 $abc$77013$new_n4268_
.sym 59074 $abc$77013$core.cpu.i_tv80_core.ALU_Op[0]_new_inv_
.sym 59075 $abc$77013$new_n4269_
.sym 59076 $abc$77013$new_n4270_
.sym 59077 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31474_new_
.sym 59144 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31416_new_inv_
.sym 59145 core.cpu.i_tv80_core.mcycle[0]
.sym 59146 core.cpu.i_tv80_core.mcycle[1]
.sym 59147 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_
.sym 59150 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\PreserveC[0:0]_new_
.sym 59151 $abc$77013$new_n2238_
.sym 59152 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$62417[1]_new_inv_
.sym 59153 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61902[2]_new_inv_
.sym 59156 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$31\Set_BusB_To[3:0][2]_new_
.sym 59157 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8909.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_
.sym 59158 $abc$77013$new_n1531_
.sym 59159 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61902[2]_new_inv_
.sym 59162 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_
.sym 59163 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_
.sym 59164 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31416_new_inv_
.sym 59165 $false
.sym 59168 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$20400_Y[2]_new_inv_
.sym 59169 core.cpu.i_tv80_core.mcycle[0]
.sym 59170 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$43493_new_inv_
.sym 59171 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$62417[1]_new_inv_
.sym 59174 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$45\Set_BusA_To[2:0][1]_new_inv_
.sym 59175 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31416_new_inv_
.sym 59176 $abc$77013$new_n1531_
.sym 59177 $abc$77013$new_n1522_
.sym 59180 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$31\Set_BusB_To[3:0][2]_new_
.sym 59181 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28579.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38169_Y_new_inv_
.sym 59182 $abc$77013$new_n2240_
.sym 59183 $false
.sym 59186 core.cpu.i_tv80_core.mcycle[2]
.sym 59187 core.cpu.i_tv80_core.IR[4]
.sym 59188 core.cpu.i_tv80_core.mcycle[1]
.sym 59189 core.cpu.i_tv80_core.IR[5]
.sym 59193 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8351.$ternary$/usr/bin/../share/yosys/techmap.v:445$42007_Y[1]_new_inv_
.sym 59194 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$62474[3]_new_inv_
.sym 59195 $abc$77013$new_n4276_
.sym 59196 $abc$77013$new_n4416_
.sym 59197 $abc$77013$new_n4418_
.sym 59198 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8351.$and$/usr/bin/../share/yosys/techmap.v:434$42012_Y[1]_new_
.sym 59199 $abc$77013$new_n3233_
.sym 59200 core.cpu.i_tv80_core.ALU_Op_r[1]
.sym 59267 core.cpu.i_tv80_core.IR[3]
.sym 59268 core.cpu.i_tv80_core.IR[2]
.sym 59269 core.cpu.i_tv80_core.IR[1]
.sym 59270 core.cpu.i_tv80_core.IR[0]
.sym 59273 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_
.sym 59274 core.cpu.i_tv80_core.mcycle[3]
.sym 59275 $false
.sym 59276 $false
.sym 59279 $abc$77013$new_n2244_
.sym 59280 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_
.sym 59281 $abc$77013$new_n1534_
.sym 59282 $false
.sym 59285 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_
.sym 59286 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42544[0]_new_inv_
.sym 59287 $false
.sym 59288 $false
.sym 59291 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$43097_new_inv_
.sym 59292 core.cpu.i_tv80_core.mcycle[1]
.sym 59293 $false
.sym 59294 $false
.sym 59297 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29891.$ternary$/usr/bin/../share/yosys/techmap.v:445$38170_Y_new_inv_
.sym 59298 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 59299 $false
.sym 59300 $false
.sym 59303 core.cpu.i_tv80_core.IR[5]
.sym 59304 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_
.sym 59305 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28579.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38169_Y_new_inv_
.sym 59306 $false
.sym 59309 core.cpu.i_tv80_core.IR[3]
.sym 59310 core.cpu.i_tv80_core.mcycle[0]
.sym 59311 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$62452[6]_new_
.sym 59312 $false
.sym 59316 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$37\TStates[2:0][2]_new_inv_
.sym 59317 $abc$77013$core.cpu.i_tv80_core.ALU_Op[2]_new_inv_
.sym 59318 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8817.$ternary$/usr/bin/../share/yosys/techmap.v:445$41994_Y[2]_new_inv_
.sym 59319 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\ALU_Op[3:0][3]_new_
.sym 59320 $abc$77013$new_n4278_
.sym 59321 $abc$77013$new_n4414_
.sym 59322 $abc$77013$new_n4417_
.sym 59323 $abc$77013$new_n4277_
.sym 59390 core.cpu.i_tv80_core.IR[3]
.sym 59391 $abc$77013$new_n4182_
.sym 59392 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$14\Set_BusA_To[3:0][0]_new_
.sym 59393 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$43493_new_inv_
.sym 59396 core.cpu.i_tv80_core.mcycle[2]
.sym 59397 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][3]_new_
.sym 59398 core.cpu.i_tv80_core.mcycle[1]
.sym 59399 core.cpu.i_tv80_core.mcycle[0]
.sym 59402 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[3]_new_inv_
.sym 59403 $abc$77013$auto$wreduce.cc:455:run$31583[1]_new_
.sym 59404 $false
.sym 59405 $false
.sym 59408 $abc$77013$new_n4544_
.sym 59409 $abc$77013$new_n1522_
.sym 59410 $abc$77013$new_n1579_
.sym 59411 $abc$77013$new_n4183_
.sym 59414 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$11\Inc_WZ[0:0]_new_
.sym 59415 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31280_new_inv_
.sym 59416 core.cpu.i_tv80_core.mcycle[1]
.sym 59417 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$43097_new_inv_
.sym 59420 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_
.sym 59421 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][2]_new_
.sym 59422 $abc$77013$new_n1422_
.sym 59423 $false
.sym 59426 core.cpu.i_tv80_core.mcycle[1]
.sym 59427 $abc$77013$auto$wreduce.cc:455:run$31583[1]_new_
.sym 59428 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_
.sym 59429 core.cpu.i_tv80_core.IR[3]
.sym 59432 core.cpu.i_tv80_core.mcycle[1]
.sym 59433 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28579.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38169_Y_new_inv_
.sym 59434 $abc$77013$new_n1581_
.sym 59435 $abc$77013$new_n1580_
.sym 59439 $abc$77013$new_n3225_
.sym 59440 $abc$77013$new_n4412_
.sym 59441 $abc$77013$new_n2363_
.sym 59442 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30442.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$42024_Y_new_inv_
.sym 59443 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30442.$and$/usr/bin/../share/yosys/techmap.v:434$42023_Y[3]_new_
.sym 59444 $abc$77013$new_n4413_
.sym 59445 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30204.$ternary$/usr/bin/../share/yosys/techmap.v:445$40281_Y[0]_new_inv_
.sym 59446 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30442.$and$/usr/bin/../share/yosys/techmap.v:434$42022_Y[0]_new_
.sym 59513 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36491[1]_new_inv_
.sym 59514 $abc$77013$new_n1422_
.sym 59515 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 59516 $false
.sym 59519 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33484[37]_new_
.sym 59520 $abc$77013$new_n1529_
.sym 59521 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61902[2]_new_inv_
.sym 59522 $false
.sym 59525 core.cpu.i_tv80_core.IR[4]
.sym 59526 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 59527 $abc$77013$new_n1952_
.sym 59528 $false
.sym 59531 $abc$77013$new_n2394_
.sym 59532 $abc$77013$new_n1451_
.sym 59533 $abc$77013$new_n4286_
.sym 59534 core.cpu.i_tv80_core.IR[3]
.sym 59537 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31420_new_
.sym 59538 $abc$77013$new_n4285_
.sym 59539 core.cpu.i_tv80_core.mcycle[1]
.sym 59540 core.cpu.i_tv80_core.mcycle[2]
.sym 59543 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_
.sym 59544 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42640[1]_new_inv_
.sym 59545 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42664[1]_new_inv_
.sym 59546 core.cpu.i_tv80_core.mcycle[1]
.sym 59549 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_
.sym 59550 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28579.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38169_Y_new_inv_
.sym 59551 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33484[37]_new_
.sym 59552 $abc$77013$new_n1529_
.sym 59555 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36491[1]_new_inv_
.sym 59556 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$11\Inc_WZ[0:0]_new_
.sym 59557 $abc$77013$new_n2395_
.sym 59558 $false
.sym 59562 $abc$77013$new_n2371_
.sym 59563 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\SetEI[0:0]_new_
.sym 59564 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61346[2]_new_
.sym 59565 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61346[1]_new_
.sym 59566 $abc$77013$new_n2370_
.sym 59567 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30442.$and$/usr/bin/../share/yosys/techmap.v:434$42023_Y[2]_new_
.sym 59568 $abc$77013$new_n2372_
.sym 59569 $abc$77013$new_n3236_
.sym 59636 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42664[1]_new_inv_
.sym 59637 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$43522[0]_new_inv_
.sym 59638 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 59639 $false
.sym 59642 $abc$77013$auto$wreduce.cc:455:run$31583[1]_new_
.sym 59643 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_
.sym 59644 $false
.sym 59645 $false
.sym 59648 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$43097_new_inv_
.sym 59649 $abc$77013$new_n4284_
.sym 59650 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][3]_new_
.sym 59651 core.cpu.i_tv80_core.mcycle[2]
.sym 59654 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33484[37]_new_
.sym 59655 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$43493_new_inv_
.sym 59656 $false
.sym 59657 $false
.sym 59660 core.cpu.i_tv80_core.mcycle[0]
.sym 59661 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31416_new_inv_
.sym 59662 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8629_CTRL_new_inv_
.sym 59663 core.cpu.i_tv80_core.mcycle[1]
.sym 59666 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$43522[0]_new_inv_
.sym 59667 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42664[1]_new_inv_
.sym 59668 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$43493_new_inv_
.sym 59669 $false
.sym 59672 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8629_CTRL_new_inv_
.sym 59673 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$60889[6]_new_inv_
.sym 59674 core.cpu.i_tv80_core.IR[3]
.sym 59675 core.cpu.i_tv80_core.mcycle[0]
.sym 59678 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_
.sym 59679 $abc$77013$new_n1441_
.sym 59680 $false
.sym 59681 $false
.sym 59685 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$45332[1]_new_inv_
.sym 59686 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33399[83]_new_inv_
.sym 59687 $abc$77013$new_n2041_
.sym 59688 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$41916[27]_new_inv_
.sym 59689 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33399[80]_new_
.sym 59690 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$47244[22]_new_inv_
.sym 59691 $abc$77013$new_n1853_
.sym 59692 core.cpu.i_tv80_core.NMI_s
.sym 59759 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[1]_new_inv_
.sym 59760 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[0]_new_inv_
.sym 59761 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[102]_new_inv_
.sym 59762 $false
.sym 59765 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31280_new_inv_
.sym 59766 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$34067[51]_new_inv_
.sym 59767 $abc$77013$new_n1849_
.sym 59768 $false
.sym 59771 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$37218[23]_new_inv_
.sym 59772 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$50777[11]_new_inv_
.sym 59773 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$41916[27]_new_inv_
.sym 59774 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33399[83]_new_inv_
.sym 59777 $abc$77013$new_n2357_
.sym 59778 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29948.$ternary$/usr/bin/../share/yosys/techmap.v:445$32983_Y[0]_new_inv_
.sym 59779 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$41916[27]_new_inv_
.sym 59780 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 59783 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$43097_new_inv_
.sym 59784 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_
.sym 59785 $abc$77013$new_n1853_
.sym 59786 $abc$77013$new_n1856_
.sym 59789 $abc$77013$new_n2347_
.sym 59790 $abc$77013$new_n4275_
.sym 59791 $abc$77013$new_n2356_
.sym 59792 $abc$77013$new_n2359_
.sym 59795 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40179[0]_new_
.sym 59796 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33484[37]_new_
.sym 59797 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\JumpXY[0:0]_new_
.sym 59798 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[102]_new_inv_
.sym 59801 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$37218[23]_new_inv_
.sym 59802 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$37285[4]_new_inv_
.sym 59803 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$50777[11]_new_inv_
.sym 59804 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31416_new_inv_
.sym 59808 $abc$77013$new_n2038_
.sym 59809 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33484[37]_new_
.sym 59810 $abc$77013$new_n1950_
.sym 59811 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28579.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38169_Y_new_inv_
.sym 59812 $abc$77013$new_n1966_
.sym 59813 $abc$77013$new_n2039_
.sym 59814 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[0]_new_inv_
.sym 59815 $abc$77013$new_n1457_
.sym 59882 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\JumpXY[0:0]_new_
.sym 59883 $abc$77013$new_n1905_
.sym 59884 $abc$77013$new_n1950_
.sym 59885 $abc$77013$new_n1952_
.sym 59888 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42544[0]_new_inv_
.sym 59889 $abc$77013$new_n1441_
.sym 59890 $abc$77013$new_n1451_
.sym 59891 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[1]_new_inv_
.sym 59894 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28579.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38169_Y_new_inv_
.sym 59895 $abc$77013$auto$simplemap.cc:168:logic_reduce$44570_new_inv_
.sym 59896 $abc$77013$new_n2355_
.sym 59897 $false
.sym 59900 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42544[0]_new_inv_
.sym 59901 $abc$77013$new_n1451_
.sym 59902 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[1]_new_inv_
.sym 59903 $false
.sym 59906 $abc$77013$new_n1451_
.sym 59907 $abc$77013$new_n1528_
.sym 59908 $false
.sym 59909 $false
.sym 59912 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33484[37]_new_
.sym 59913 $abc$77013$new_n1950_
.sym 59914 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\JumpXY[0:0]_new_
.sym 59915 $false
.sym 59918 $abc$77013$new_n1856_
.sym 59919 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$41916[26]_new_inv_
.sym 59920 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$37297[2]_new_inv_
.sym 59921 $abc$77013$new_n3321_
.sym 59924 $abc$77013$auto$simplemap.cc:168:logic_reduce$44570_new_inv_
.sym 59925 $abc$77013$new_n4273_
.sym 59926 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[102]_new_inv_
.sym 59927 $abc$77013$new_n4274_
.sym 59931 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[3]_new_inv_
.sym 59932 $abc$77013$new_n1473_
.sym 59935 $abc$77013$new_n1871_
.sym 59936 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42472[0]_new_inv_
.sym 59937 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$38159_new_
.sym 59938 $abc$77013$new_n1952_
.sym 60005 $abc$77013$new_n1528_
.sym 60006 $abc$77013$new_n1473_
.sym 60007 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$43282[0]_new_inv_
.sym 60008 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$41858[56]_new_inv_
.sym 60011 core.cpu.i_tv80_core.IR[3]
.sym 60012 $abc$77013$new_n1422_
.sym 60013 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42448[1]_new_inv_
.sym 60014 $false
.sym 60017 $abc$77013$new_n1451_
.sym 60018 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42467[1]_new_inv_
.sym 60019 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42448[1]_new_inv_
.sym 60020 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$54667_new_inv_
.sym 60023 core.cpu.i_tv80_core.IR[7]
.sym 60024 core.cpu.i_tv80_core.IR[6]
.sym 60025 core.cpu.i_tv80_core.IR[5]
.sym 60026 core.cpu.i_tv80_core.IR[4]
.sym 60029 core.cpu.i_tv80_core.IR[3]
.sym 60030 core.cpu.i_tv80_core.IR[2]
.sym 60031 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42419[0]_new_inv_
.sym 60032 $false
.sym 60035 $abc$77013$new_n4236_
.sym 60036 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$41916[26]_new_inv_
.sym 60037 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$41858[56]_new_inv_
.sym 60038 $abc$77013$new_n4237_
.sym 60041 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[0]_new_inv_
.sym 60042 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[1]_new_inv_
.sym 60043 $abc$77013$new_n1952_
.sym 60044 $abc$77013$new_n1529_
.sym 60047 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$43282[0]_new_inv_
.sym 60048 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[3]_new_inv_
.sym 60049 $false
.sym 60050 $false
.sym 60054 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[1]_new_inv_
.sym 60057 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42419[0]_new_inv_
.sym 60058 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36491[1]_new_inv_
.sym 60060 $abc$77013$new_n1441_
.sym 60061 $abc$77013$new_n1528_
.sym 60128 core.cpu.i_tv80_core.IR[1]
.sym 60129 core.cpu.i_tv80_core.IR[2]
.sym 60130 core.cpu.i_tv80_core.IR[3]
.sym 60131 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$54218[1]_new_inv_
.sym 60134 core.cpu.i_tv80_core.IR[0]
.sym 60135 core.cpu.i_tv80_core.IR[1]
.sym 60136 core.cpu.i_tv80_core.IR[2]
.sym 60137 core.cpu.i_tv80_core.IR[3]
.sym 60140 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$43522[0]_new_inv_
.sym 60141 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[1]_new_inv_
.sym 60142 $abc$77013$new_n1963_
.sym 60143 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42664[1]_new_inv_
.sym 60146 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$41916[13]_new_
.sym 60147 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[70]_new_
.sym 60148 $abc$77013$new_n1958_
.sym 60149 $abc$77013$new_n1962_
.sym 60152 core.cpu.i_tv80_core.IR[3]
.sym 60153 core.cpu.i_tv80_core.IR[0]
.sym 60154 core.cpu.i_tv80_core.IR[1]
.sym 60155 core.cpu.i_tv80_core.IR[2]
.sym 60158 core.cpu.i_tv80_core.IR[6]
.sym 60159 core.cpu.i_tv80_core.IR[4]
.sym 60160 core.cpu.i_tv80_core.IR[5]
.sym 60161 core.cpu.i_tv80_core.IR[7]
.sym 60164 core.cpu.i_tv80_core.IR[2]
.sym 60165 core.cpu.i_tv80_core.IR[1]
.sym 60166 core.cpu.i_tv80_core.IR[3]
.sym 60167 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$54218[1]_new_inv_
.sym 60170 $abc$77013$new_n1441_
.sym 60171 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36491[1]_new_inv_
.sym 60172 $false
.sym 60173 $false
.sym 60401 core.cpu.i_tv80_core.i_reg.RegsH[0][1]
.sym 60474 core.cpu.i_tv80_core.i_reg.DIH[4]
.sym 60475 $false
.sym 60476 $false
.sym 60477 $false
.sym 60480 core.cpu.i_tv80_core.i_reg.DIH[1]
.sym 60481 $false
.sym 60482 $false
.sym 60483 $false
.sym 60498 core.cpu.i_tv80_core.i_reg.DIH[2]
.sym 60499 $false
.sym 60500 $false
.sym 60501 $false
.sym 60520 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75539
.sym 60521 clk
.sym 60522 $false
.sym 60528 core.cpu.i_tv80_core.i_reg.RegsH[6][7]
.sym 60530 core.cpu.i_tv80_core.i_reg.RegsH[6][1]
.sym 60532 core.cpu.i_tv80_core.i_reg.RegsH[6][2]
.sym 60649 core.cpu.i_tv80_core.i_reg.DIH[2]
.sym 60650 $false
.sym 60651 $false
.sym 60652 $false
.sym 60655 core.cpu.i_tv80_core.i_reg.DIH[4]
.sym 60656 $false
.sym 60657 $false
.sym 60658 $false
.sym 60683 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75107
.sym 60684 clk
.sym 60685 $false
.sym 60693 core.cpu.i_tv80_core.i_reg.RegsH[2][2]
.sym 60760 core.cpu.i_tv80_core.i_reg.RegsH[3][2]
.sym 60761 core.cpu.i_tv80_core.i_reg.RegsH[2][2]
.sym 60762 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 60763 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 60766 core.cpu.i_tv80_core.i_reg.RegsH[7][2]
.sym 60767 core.cpu.i_tv80_core.i_reg.RegsH[6][2]
.sym 60768 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 60769 $abc$77013$new_n4507_
.sym 60772 core.cpu.i_tv80_core.i_reg.RegsH[6][2]
.sym 60773 core.cpu.i_tv80_core.i_reg.RegsH[2][2]
.sym 60774 core.cpu.i_tv80_core.RegAddrC[0]
.sym 60775 core.cpu.i_tv80_core.RegAddrC[2]
.sym 60778 $abc$77013$auto$rtlil.cc:1862:And$32500_new_
.sym 60779 core.cpu.i_tv80_core.i_reg.RegsH[1][2]
.sym 60780 $abc$77013$auto$rtlil.cc:1862:And$32540_new_
.sym 60781 core.cpu.i_tv80_core.i_reg.RegsH[6][2]
.sym 60784 core.cpu.i_tv80_core.i_reg.DIH[1]
.sym 60785 $false
.sym 60786 $false
.sym 60787 $false
.sym 60790 core.cpu.i_tv80_core.i_reg.DIH[4]
.sym 60791 $false
.sym 60792 $false
.sym 60793 $false
.sym 60796 core.cpu.i_tv80_core.i_reg.DIH[2]
.sym 60797 $false
.sym 60798 $false
.sym 60799 $false
.sym 60802 core.cpu.i_tv80_core.i_reg.DIH[7]
.sym 60803 $false
.sym 60804 $false
.sym 60805 $false
.sym 60806 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75011
.sym 60807 clk
.sym 60808 $false
.sym 60809 $abc$77013$new_n4301_
.sym 60810 $abc$77013$new_n4467_
.sym 60811 $abc$77013$new_n4466_
.sym 60812 $abc$77013$new_n4302_
.sym 60814 core.cpu.i_tv80_core.i_reg.RegsH[4][2]
.sym 60883 core.cpu.i_tv80_core.i_reg.RegsH[7][2]
.sym 60884 core.cpu.i_tv80_core.i_reg.RegsH[3][2]
.sym 60885 core.cpu.i_tv80_core.RegAddrC[2]
.sym 60886 core.cpu.i_tv80_core.RegAddrC[0]
.sym 60889 $abc$77013$new_n1614_
.sym 60890 $abc$77013$new_n1615_
.sym 60891 $abc$77013$new_n1616_
.sym 60892 $abc$77013$new_n1617_
.sym 60895 $abc$77013$new_n2475_
.sym 60896 $abc$77013$new_n2476_
.sym 60897 $abc$77013$new_n4302_
.sym 60898 core.cpu.i_tv80_core.RegAddrC[1]
.sym 60901 core.cpu.i_tv80_core.i_reg.RegsH[2][2]
.sym 60902 $abc$77013$auto$rtlil.cc:1862:And$32510_new_
.sym 60903 $abc$77013$auto$rtlil.cc:1862:And$32546_new_
.sym 60904 core.cpu.i_tv80_core.i_reg.RegsH[7][2]
.sym 60907 $abc$77013$auto$rtlil.cc:1862:And$32492_new_
.sym 60908 core.cpu.i_tv80_core.i_reg.RegsH[0][2]
.sym 60909 $abc$77013$auto$rtlil.cc:1862:And$32526_new_
.sym 60910 core.cpu.i_tv80_core.i_reg.RegsH[4][2]
.sym 60913 core.cpu.i_tv80_core.i_reg.RegsH[3][2]
.sym 60914 $abc$77013$auto$rtlil.cc:1862:And$32516_new_
.sym 60915 $abc$77013$auto$rtlil.cc:1862:And$32532_new_
.sym 60916 core.cpu.i_tv80_core.i_reg.RegsH[5][2]
.sym 60919 $abc$77013$new_n4467_
.sym 60920 $abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIH[7:0][2]_new_
.sym 60921 $abc$77013$new_n1479_
.sym 60922 $false
.sym 60925 core.cpu.i_tv80_core.i_reg.DIH[1]
.sym 60926 $false
.sym 60927 $false
.sym 60928 $false
.sym 60929 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75107
.sym 60930 clk
.sym 60931 $false
.sym 60934 $abc$77013$new_n2453_
.sym 60935 $abc$77013$new_n3959_
.sym 60936 $abc$77013$new_n1606_
.sym 60938 $abc$77013$new_n1605_
.sym 60939 core.cpu.i_tv80_core.i_reg.RegsH[2][1]
.sym 61006 $abc$77013$new_n1603_
.sym 61007 $abc$77013$new_n1605_
.sym 61008 $abc$77013$new_n1607_
.sym 61009 $abc$77013$auto$simplemap.cc:309:simplemap_lut$33625[5]_new_
.sym 61012 $abc$77013$new_n2452_
.sym 61013 $abc$77013$new_n2453_
.sym 61014 $abc$77013$new_n4300_
.sym 61015 core.cpu.i_tv80_core.RegAddrC[1]
.sym 61018 core.cpu.i_tv80_core.i_reg.RegsH[7][1]
.sym 61019 core.cpu.i_tv80_core.i_reg.RegsH[3][1]
.sym 61020 core.cpu.i_tv80_core.RegAddrC[2]
.sym 61021 core.cpu.i_tv80_core.RegAddrC[0]
.sym 61024 $abc$77013$auto$rtlil.cc:1862:And$32492_new_
.sym 61025 core.cpu.i_tv80_core.i_reg.RegsH[0][1]
.sym 61026 $abc$77013$auto$rtlil.cc:1862:And$32546_new_
.sym 61027 core.cpu.i_tv80_core.i_reg.RegsH[7][1]
.sym 61030 core.cpu.i_tv80_core.i_reg.RegsH[7][1]
.sym 61031 core.cpu.i_tv80_core.i_reg.RegsH[3][1]
.sym 61032 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 61033 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 61036 core.cpu.i_tv80_core.RegBusA_r[10]
.sym 61037 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_
.sym 61038 $abc$77013$new_n3631_
.sym 61039 $false
.sym 61042 $abc$77013$new_n1603_
.sym 61043 $abc$77013$new_n1605_
.sym 61044 $abc$77013$new_n1607_
.sym 61045 $false
.sym 61048 core.cpu.i_tv80_core.i_reg.DOAH[2]
.sym 61049 $false
.sym 61050 $false
.sym 61051 $false
.sym 61052 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408$2
.sym 61053 clk
.sym 61054 $false
.sym 61058 $abc$77013$new_n3626_
.sym 61062 core.cpu.i_tv80_core.i_reg.RegsH[4][1]
.sym 61129 core.cpu.i_tv80_core.i_reg.RegsH[4][1]
.sym 61130 $abc$77013$auto$rtlil.cc:1862:And$32526_new_
.sym 61131 $abc$77013$new_n1604_
.sym 61132 $false
.sym 61135 $abc$77013$new_n3959_
.sym 61136 $abc$77013$new_n3960_
.sym 61137 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_
.sym 61138 $abc$77013$new_n3625_
.sym 61141 core.cpu.i_tv80_core.i_reg.RegsH[0][1]
.sym 61142 core.cpu.i_tv80_core.i_reg.RegsH[4][1]
.sym 61143 core.cpu.i_tv80_core.RegAddrC[0]
.sym 61144 $abc$77013$new_n4299_
.sym 61147 $abc$77013$auto$rtlil.cc:1862:And$32500_new_
.sym 61148 core.cpu.i_tv80_core.i_reg.RegsH[1][1]
.sym 61149 $abc$77013$auto$rtlil.cc:1862:And$32532_new_
.sym 61150 core.cpu.i_tv80_core.i_reg.RegsH[5][1]
.sym 61153 $abc$77013$new_n3625_
.sym 61154 $abc$77013$techmap\core.cpu.i_tv80_core.$2\RegDIH[7:0][1]_new_
.sym 61155 $abc$77013$new_n1479_
.sym 61156 $false
.sym 61159 core.cpu.i_tv80_core.i_reg.RegsH[1][1]
.sym 61160 core.cpu.i_tv80_core.i_reg.RegsH[5][1]
.sym 61161 core.cpu.i_tv80_core.RegAddrC[0]
.sym 61162 core.cpu.i_tv80_core.RegAddrC[2]
.sym 61165 core.cpu.i_tv80_core.i_reg.RegsH[5][1]
.sym 61166 core.cpu.i_tv80_core.i_reg.RegsH[1][1]
.sym 61167 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 61168 $false
.sym 61171 $abc$77013$new_n3627_
.sym 61172 $abc$77013$new_n3626_
.sym 61173 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[1]_new_
.sym 61174 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 61180 core.cpu.i_tv80_core.i_alu.Q_v[5]
.sym 61181 core.cpu.i_tv80_core.i_alu.Q_v[6]
.sym 61182 core.cpu.i_tv80_core.i_alu.Carry7_v
.sym 61184 $abc$77013$auto$alumacc.cc:474:replace_alu$31877.BB[2]
.sym 61185 $abc$77013$auto$alumacc.cc:474:replace_alu$31877.BB[1]
.sym 61264 core.cpu.i_tv80_core.A[12]
.sym 61265 $abc$77013$new_n3896_
.sym 61266 core.cpu.i_tv80_core.A[11]
.sym 61267 $false
.sym 61282 core.cpu.i_tv80_core.RegBusA_r[9]
.sym 61283 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:906$1333_Y_new_
.sym 61284 $abc$77013$new_n3623_
.sym 61285 $false
.sym 61294 core.cpu.i_tv80_core.i_reg.DOAH[1]
.sym 61295 $false
.sym 61296 $false
.sym 61297 $false
.sym 61298 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68408$2
.sym 61299 clk
.sym 61300 $false
.sym 61301 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40417[0]_new_
.sym 61302 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[5]_new_inv_
.sym 61303 $abc$77013$new_n4341_
.sym 61304 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40552_new_
.sym 61305 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[6]_new_inv_
.sym 61306 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40473[0]_new_
.sym 61307 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$and$/usr/bin/../share/yosys/techmap.v:434$40112_Y[6]_new_
.sym 61308 $abc$77013$new_n2854_
.sym 61424 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[4]_new_inv_
.sym 61425 $abc$77013$auto$simplemap.cc:168:logic_reduce$40811[3]_new_inv_
.sym 61427 $abc$77013$auto$simplemap.cc:168:logic_reduce$40811[2]_new_inv_
.sym 61428 $abc$77013$auto$simplemap.cc:168:logic_reduce$40819_new_inv_
.sym 61429 $abc$77013$auto$alumacc.cc:474:replace_alu$31877.BB[0]
.sym 61430 $abc$77013$new_n4343_
.sym 61431 core.cpu.i_tv80_core.i_alu.Q_v[4]
.sym 61504 $abc$77013$new_n2894_
.sym 61505 $abc$77013$new_n2890_
.sym 61506 core.cpu.di_reg[0]
.sym 61507 core.cpu.i_tv80_core.Save_ALU_r
.sym 61522 core.cpu.i_tv80_core.BusB[0]
.sym 61523 $abc$77013$techmap\core.cpu.i_tv80_core.$2\Save_Mux[7:0][0]_new_
.sym 61524 $abc$77013$core.cpu.i_tv80_core.ExchangeRp_new_
.sym 61525 $false
.sym 61534 core.cpu.i_tv80_core.BusB[2]
.sym 61535 $abc$77013$techmap\core.cpu.i_tv80_core.$2\Save_Mux[7:0][2]_new_inv_
.sym 61536 $abc$77013$core.cpu.i_tv80_core.ExchangeRp_new_
.sym 61537 $false
.sym 61540 core.cpu.i_tv80_core.BusB[2]
.sym 61541 $abc$77013$new_n4354_
.sym 61542 core.cpu.i_tv80_core.Save_ALU_r
.sym 61543 $abc$77013$new_n4356_
.sym 61547 $abc$77013$new_n4349_
.sym 61548 $abc$77013$core.cpu.i_tv80_core.i_alu.Q_v[7]_new_
.sym 61549 $abc$77013$core.cpu.i_tv80_core.i_alu.OverFlow_v_new_
.sym 61550 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[7]_new_inv_
.sym 61551 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:147$1625_Y_new_
.sym 61552 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$8\F_Out[2:2]_new_
.sym 61553 $abc$77013$new_n4350_
.sym 61554 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$40806[1]_new_inv_
.sym 61621 core.cpu.i_tv80_core.BusB[4]
.sym 61622 $abc$77013$techmap\core.cpu.i_tv80_core.$2\Save_Mux[7:0][4]_new_inv_
.sym 61623 $abc$77013$core.cpu.i_tv80_core.ExchangeRp_new_
.sym 61624 $false
.sym 61627 core.cpu.i_tv80_core.BusB[1]
.sym 61628 $abc$77013$techmap\core.cpu.i_tv80_core.$2\Save_Mux[7:0][1]_new_inv_
.sym 61629 $abc$77013$core.cpu.i_tv80_core.ExchangeRp_new_
.sym 61630 $false
.sym 61633 core.cpu.di_reg[1]
.sym 61634 $abc$77013$core.cpu.i_tv80_core.ALU_Q[1]_new_inv_
.sym 61635 core.cpu.i_tv80_core.Save_ALU_r
.sym 61636 $false
.sym 61645 core.cpu.i_tv80_core.A[12]
.sym 61646 core.cpu.i_tv80_core.A[11]
.sym 61647 $abc$77013$new_n3892_
.sym 61648 $false
.sym 61657 $abc$77013$new_n2873_
.sym 61658 $abc$77013$new_n2863_
.sym 61659 core.cpu.i_tv80_core.BusB[6]
.sym 61660 $abc$77013$core.cpu.i_tv80_core.ExchangeRp_new_
.sym 61663 core.cpu.di_reg[6]
.sym 61664 core.cpu.i_tv80_core.Save_ALU_r
.sym 61665 $false
.sym 61666 $false
.sym 61670 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30963.$ternary$/usr/bin/../share/yosys/techmap.v:445$38211_Y_new_inv_
.sym 61671 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30969.$and$/usr/bin/../share/yosys/techmap.v:434$40106_Y_new_
.sym 61672 $abc$77013$new_n2975_
.sym 61673 $abc$77013$new_n4450_
.sym 61674 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30918.$ternary$/usr/bin/../share/yosys/techmap.v:445$38170_Y_new_inv_
.sym 61675 $abc$77013$new_n4449_
.sym 61676 $abc$77013$new_n3585_
.sym 61677 $abc$77013$new_n3185_
.sym 61744 $abc$77013$core.cpu.i_tv80_core.ALU_Q[1]_new_inv_
.sym 61745 $abc$77013$core.cpu.i_tv80_core.Save_Mux[5]_new_inv_
.sym 61746 $abc$77013$new_n2874_
.sym 61747 $false
.sym 61750 $abc$77013$new_n2981_
.sym 61751 $abc$77013$new_n2975_
.sym 61752 core.cpu.i_tv80_core.BusB[7]
.sym 61753 $abc$77013$core.cpu.i_tv80_core.ExchangeRp_new_
.sym 61756 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[2]_new_inv_
.sym 61757 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$59090[0]_new_
.sym 61758 core.cpu.di_reg[2]
.sym 61759 core.cpu.i_tv80_core.Save_ALU_r
.sym 61768 core.cpu.di_reg[7]
.sym 61769 core.cpu.i_tv80_core.Save_ALU_r
.sym 61770 $false
.sym 61771 $false
.sym 61774 $abc$77013$new_n3585_
.sym 61775 $abc$77013$new_n3589_
.sym 61776 core.cpu.di_reg[7]
.sym 61777 $abc$77013$new_n2744_
.sym 61780 $abc$77013$core.cpu.i_tv80_core.Save_Mux[7]_new_inv_
.sym 61781 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3849_Y_new_
.sym 61782 $abc$77013$new_n2874_
.sym 61783 $false
.sym 61790 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 61791 clk
.sym 61792 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 61793 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$10\F_Out[7:6][0]_new_inv_
.sym 61794 $abc$77013$new_n3356_
.sym 61795 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30982.$and$/usr/bin/../share/yosys/techmap.v:434$40106_Y_new_
.sym 61796 $abc$77013$new_n3355_
.sym 61797 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$40280_Y_new_
.sym 61798 $abc$77013$core.cpu.i_tv80_core.F_Out[3]_new_inv_
.sym 61799 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30537.$and$/usr/bin/../share/yosys/techmap.v:434$38978_Y_new_
.sym 61800 $abc$77013$core.cpu.i_tv80_core.F_Out[6]_new_inv_
.sym 61867 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:742$1260_Y_new_inv_
.sym 61868 $abc$77013$new_n3191_
.sym 61869 $false
.sym 61870 $false
.sym 61873 core.cpu.i_tv80_core.A[12]
.sym 61874 $abc$77013$new_n3893_
.sym 61875 $abc$77013$new_n3896_
.sym 61876 $false
.sym 61879 core.cpu.di_reg[3]
.sym 61880 $abc$77013$core.cpu.i_tv80_core.ALU_Q[3]_new_inv_
.sym 61881 core.cpu.i_tv80_core.Save_ALU_r
.sym 61882 $false
.sym 61885 $abc$77013$core.cpu.i_tv80_core.ALU_Q[3]_new_inv_
.sym 61886 $abc$77013$core.cpu.i_tv80_core.Save_Mux[3]_new_inv_
.sym 61887 $abc$77013$new_n2874_
.sym 61888 $false
.sym 61891 $abc$77013$new_n3892_
.sym 61892 core.cpu.i_tv80_core.A[12]
.sym 61893 $false
.sym 61894 $false
.sym 61897 core.cpu.i_tv80_core.BusB[3]
.sym 61898 $abc$77013$techmap\core.cpu.i_tv80_core.$2\Save_Mux[7:0][3]_new_
.sym 61899 $abc$77013$core.cpu.i_tv80_core.ExchangeRp_new_
.sym 61900 $false
.sym 61903 core.cpu.i_tv80_core.Fp[4]
.sym 61904 $abc$77013$new_n1830_
.sym 61905 core.cpu.i_tv80_core.F[4]
.sym 61906 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 61909 core.cpu.i_tv80_core.F[4]
.sym 61910 $false
.sym 61911 $false
.sym 61912 $false
.sym 61913 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$66354$2
.sym 61914 clk
.sym 61915 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 61916 $abc$77013$new_n2959_
.sym 61917 $abc$77013$new_n3531_
.sym 61918 $abc$77013$new_n3532_
.sym 61919 $abc$77013$new_n3530_
.sym 61920 $abc$77013$new_n3357_
.sym 61921 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39922[0]_new_inv_
.sym 61922 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39925_new_inv_
.sym 61923 $abc$77013$techmap\core.cpu.i_tv80_core.$2\Save_Mux[7:0][5]_new_
.sym 61990 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:742$1260_Y_new_inv_
.sym 61991 core.cpu.i_tv80_core.PreserveC_r
.sym 61992 $abc$77013$core.cpu.i_tv80_core.Save_Mux[0]_new_inv_
.sym 61993 $abc$77013$new_n2874_
.sym 61996 core.cpu.i_tv80_core.BusB[5]
.sym 61997 $abc$77013$techmap\core.cpu.i_tv80_core.$2\Save_Mux[7:0][5]_new_
.sym 61998 $abc$77013$core.cpu.i_tv80_core.ExchangeRp_new_
.sym 61999 $false
.sym 62002 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$58999[1]_new_inv_
.sym 62003 $abc$77013$new_n3530_
.sym 62004 $abc$77013$new_n3534_
.sym 62005 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:742$1260_Y_new_inv_
.sym 62008 $abc$77013$new_n1830_
.sym 62009 core.cpu.i_tv80_core.Fp[5]
.sym 62010 core.cpu.i_tv80_core.F[5]
.sym 62011 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 62014 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:742$1260_Y_new_inv_
.sym 62015 $abc$77013$new_n4454_
.sym 62016 $abc$77013$new_n4455_
.sym 62017 $false
.sym 62020 $abc$77013$new_n3407_
.sym 62021 $abc$77013$new_n4450_
.sym 62022 $abc$77013$new_n4448_
.sym 62023 $abc$77013$new_n2874_
.sym 62032 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3911_Y_new_inv_
.sym 62033 $abc$77013$new_n4457_
.sym 62034 $abc$77013$new_n3178_
.sym 62035 $abc$77013$new_n2874_
.sym 62036 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 62037 clk
.sym 62038 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 62039 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\F_Out[2:0][1]_new_
.sym 62040 $abc$77013$new_n3589_
.sym 62041 $abc$77013$core.cpu.i_tv80_core.F_Out[1]_new_
.sym 62042 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4064_Y_new_inv_
.sym 62043 $abc$77013$new_n3402_
.sym 62044 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30785.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38973_Y_new_inv_
.sym 62045 core.cpu.i_tv80_core.Fp[7]
.sym 62046 core.cpu.i_tv80_core.Fp[1]
.sym 62113 $abc$77013$new_n1830_
.sym 62114 core.cpu.i_tv80_core.Fp[1]
.sym 62115 core.cpu.i_tv80_core.F[1]
.sym 62116 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 62119 $abc$77013$new_n3405_
.sym 62120 $abc$77013$core.cpu.i_tv80_core.F_Out[1]_new_
.sym 62121 $abc$77013$new_n2874_
.sym 62122 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:742$1260_Y_new_inv_
.sym 62125 core.cpu.di_reg[4]
.sym 62126 core.cpu.di_reg[5]
.sym 62127 $abc$77013$new_n2744_
.sym 62128 $abc$77013$new_n2860_
.sym 62131 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4428_Y_new_inv_
.sym 62132 $abc$77013$core.cpu.i_tv80_core.F_Out[6]_new_inv_
.sym 62133 $abc$77013$new_n2744_
.sym 62134 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:742$1260_Y_new_inv_
.sym 62137 $abc$77013$new_n2744_
.sym 62138 $abc$77013$new_n3178_
.sym 62139 $abc$77013$core.cpu.i_tv80_core.Save_Mux[1]_new_
.sym 62140 $abc$77013$new_n2874_
.sym 62143 $abc$77013$new_n2859_
.sym 62144 $abc$77013$new_n2743_
.sym 62145 $abc$77013$core.cpu.i_tv80_core.Save_Mux[6]_new_inv_
.sym 62146 $abc$77013$new_n2874_
.sym 62155 $abc$77013$new_n3398_
.sym 62156 $abc$77013$new_n4445_
.sym 62157 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:742$1260_Y_new_inv_
.sym 62158 $abc$77013$new_n4446_
.sym 62159 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 62160 clk
.sym 62161 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 62163 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4054_Y_new_inv_
.sym 62164 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4062_Y_new_inv_
.sym 62165 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4428_Y_new_inv_
.sym 62167 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][1]_new_
.sym 62168 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36729[2]_new_inv_
.sym 62169 core.cpu.i_tv80_core.Fp[2]
.sym 62236 core.cpu.di_reg[0]
.sym 62237 core.cpu.di_reg[1]
.sym 62238 core.cpu.di_reg[2]
.sym 62239 core.cpu.di_reg[3]
.sym 62242 core.cpu.di_reg[4]
.sym 62243 core.cpu.di_reg[5]
.sym 62244 core.cpu.di_reg[6]
.sym 62245 core.cpu.di_reg[7]
.sym 62248 core.cpu.di_reg[6]
.sym 62249 core.cpu.di_reg[7]
.sym 62250 $abc$77013$auto$simplemap.cc:168:logic_reduce$36621[0]_new_inv_
.sym 62251 $false
.sym 62254 core.cpu.i_tv80_core.Fp[0]
.sym 62255 $abc$77013$new_n1830_
.sym 62256 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 62257 $false
.sym 62260 core.cpu.di_reg[0]
.sym 62261 core.cpu.di_reg[1]
.sym 62262 core.cpu.di_reg[2]
.sym 62263 core.cpu.di_reg[3]
.sym 62266 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36611[0]_new_inv_
.sym 62267 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36611[1]_new_inv_
.sym 62268 $false
.sym 62269 $false
.sym 62278 core.cpu.i_tv80_core.F[0]
.sym 62279 $false
.sym 62280 $false
.sym 62281 $false
.sym 62282 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$66354$2
.sym 62283 clk
.sym 62284 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 62287 core.cpu.i_tv80_core.ALU_Op_r[2]
.sym 62359 core.cpu.mreq_n
.sym 62360 $abc$77013$auto$alumacc.cc:491:replace_alu$31820[15]
.sym 62361 $abc$77013$new_n1760_
.sym 62362 core.cpu.i_tv80_core.A[15]
.sym 62377 core.cpu.i_tv80_core.A[7]
.sym 62378 core.cpu.i_tv80_core.A[5]
.sym 62379 core.cpu.i_tv80_core.A[6]
.sym 62380 $false
.sym 62383 core.cpu.mreq_n
.sym 62384 $abc$77013$new_n1760_
.sym 62385 $abc$77013$auto$alumacc.cc:491:replace_alu$31825[15]
.sym 62386 $false
.sym 62395 core.cpu.i_tv80_core.A[8]
.sym 62396 $abc$77013$new_n1781_
.sym 62397 $abc$77013$new_n3895_
.sym 62398 $abc$77013$new_n3894_
.sym 62401 core.cpu.i_tv80_core.A[3]
.sym 62402 core.cpu.i_tv80_core.A[4]
.sym 62403 core.cpu.i_tv80_core.A[15]
.sym 62404 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$70463[2]_new_
.sym 62408 core.cpu.di_reg[3]
.sym 62410 core.cpu.di_reg[1]
.sym 62411 core.cpu.di_reg[6]
.sym 62412 core.cpu.di_reg[7]
.sym 62414 core.cpu.di_reg[4]
.sym 62415 core.cpu.di_reg[5]
.sym 62482 $abc$77013$techmap\core.$and$./rtl/iceZ0mb1e.v:89$1566_Y_new_
.sym 62483 $abc$77013$new_n1760_
.sym 62484 $false
.sym 62485 $false
.sym 62494 $abc$77013$techmap\core.$and$./rtl/iceZ0mb1e.v:89$1566_Y_new_
.sym 62495 $abc$77013$new_n2556_
.sym 62496 $false
.sym 62497 $false
.sym 62500 core.cpu.i_tv80_core.A[3]
.sym 62501 core.cpu.i_tv80_core.A[5]
.sym 62502 core.cpu.i_tv80_core.A[4]
.sym 62503 core.cpu.i_tv80_core.A[6]
.sym 62506 core.cpu.mreq_n
.sym 62507 $abc$77013$auto$alumacc.cc:491:replace_alu$31820[15]
.sym 62508 $abc$77013$new_n2556_
.sym 62509 core.cpu.i_tv80_core.A[15]
.sym 62512 core.cpu.i_tv80_core.ISet[1]
.sym 62513 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8130.$ternary$/usr/bin/../share/yosys/techmap.v:445$40101_Y_new_inv_
.sym 62514 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30400.$and$/usr/bin/../share/yosys/techmap.v:434$38212_Y_new_
.sym 62515 $false
.sym 62518 core.cpu.i_tv80_core.A[7]
.sym 62519 core.cpu.iorq_n
.sym 62520 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$32791_new_inv_
.sym 62521 $false
.sym 62524 $abc$77013$auto$wreduce.cc:455:run$31583[1]_new_
.sym 62525 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_
.sym 62526 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_
.sym 62527 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 62531 $abc$77013$new_n2556_
.sym 62533 $abc$77013$new_n2367_
.sym 62535 core.cpu.i_tv80_core.ALU_Op_r[0]
.sym 62536 core.cpu.i_tv80_core.Z16_r
.sym 62538 core.cpu.i_tv80_core.Arith16_r
.sym 62605 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[1]_new_
.sym 62606 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_
.sym 62607 core.cpu.i_tv80_core.ISet[1]
.sym 62608 $false
.sym 62611 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_
.sym 62612 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[1]_new_
.sym 62613 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$5039.$and$/usr/bin/../share/yosys/techmap.v:434$42203_Y[2]_new_
.sym 62614 $false
.sym 62617 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$7\PreserveC[0:0]_new_
.sym 62618 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61420[0]_new_
.sym 62619 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Read_To_Acc[0:0]_new_
.sym 62620 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61577[1]_new_inv_
.sym 62623 $abc$77013$new_n1516_
.sym 62624 $abc$77013$core.cpu.i_tv80_core.i_alu.BitMask[7]_new_
.sym 62625 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][2]_new_
.sym 62626 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\I_INRC[0:0]_new_
.sym 62629 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$62086[2]_new_
.sym 62630 $abc$77013$new_n4180_
.sym 62631 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61577[1]_new_inv_
.sym 62632 core.cpu.i_tv80_core.ISet[1]
.sym 62635 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_
.sym 62636 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\I_INRC[0:0]_new_
.sym 62637 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61420[0]_new_
.sym 62638 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61577[1]_new_inv_
.sym 62641 core.cpu.i_tv80_core.ISet[0]
.sym 62642 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\PreserveC[0:0]_new_
.sym 62643 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$7\PreserveC[0:0]_new_
.sym 62644 core.cpu.i_tv80_core.ISet[1]
.sym 62647 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30442.$and$/usr/bin/../share/yosys/techmap.v:434$42023_Y[3]_new_
.sym 62648 $abc$77013$new_n3241_
.sym 62649 $abc$77013$new_n3242_
.sym 62650 $abc$77013$new_n3211_
.sym 62651 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 62652 clk
.sym 62653 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 62654 core.cpu.i_tv80_core.IR[5]
.sym 62655 core.cpu.i_tv80_core.IR[3]
.sym 62657 core.cpu.i_tv80_core.IR[1]
.sym 62661 core.cpu.i_tv80_core.IR[4]
.sym 62728 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[3]_new_
.sym 62729 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_
.sym 62730 $false
.sym 62731 $false
.sym 62734 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\I_INRC[0:0]_new_
.sym 62735 core.cpu.i_tv80_core.IR[3]
.sym 62736 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31474_new_
.sym 62737 core.cpu.i_tv80_core.mcycle[1]
.sym 62740 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][3]_new_
.sym 62741 core.cpu.i_tv80_core.mcycle[3]
.sym 62742 $abc$77013$new_n1516_
.sym 62743 $false
.sym 62746 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31478_new_
.sym 62747 core.cpu.i_tv80_core.mcycle[0]
.sym 62748 $false
.sym 62749 $false
.sym 62752 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Read_To_Acc[0:0]_new_
.sym 62753 $abc$77013$new_n1509_
.sym 62754 $false
.sym 62755 $false
.sym 62758 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_
.sym 62759 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[1]_new_
.sym 62760 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$62086[2]_new_
.sym 62761 $false
.sym 62764 $abc$77013$new_n1585_
.sym 62765 $abc$77013$new_n1586_
.sym 62766 $abc$77013$new_n1509_
.sym 62767 core.cpu.i_tv80_core.ISet[1]
.sym 62770 core.cpu.di[2]
.sym 62771 $false
.sym 62772 $false
.sym 62773 $false
.sym 62774 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63131
.sym 62775 clk
.sym 62776 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 62777 core.cpu.di[2]
.sym 62778 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_
.sym 62779 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$67173
.sym 62780 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$69315
.sym 62781 core.cpu.i_tv80_core.IR[2]
.sym 62782 core.cpu.i_tv80_core.IR[7]
.sym 62783 core.cpu.i_tv80_core.IR[0]
.sym 62784 core.cpu.i_tv80_core.IR[6]
.sym 62851 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_
.sym 62852 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][2]_new_
.sym 62853 $false
.sym 62854 $false
.sym 62857 core.cpu.i_tv80_core.mcycle[0]
.sym 62858 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\ALU_Op[3:0][3]_new_
.sym 62859 $abc$77013$auto$wreduce.cc:455:run$31583[1]_new_
.sym 62860 $abc$77013$auto$simplemap.cc:309:simplemap_lut$41694_new_inv_
.sym 62863 core.cpu.i_tv80_core.mcycle[1]
.sym 62864 $abc$77013$auto$wreduce.cc:455:run$31583[1]_new_
.sym 62865 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_
.sym 62866 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_
.sym 62869 core.cpu.i_tv80_core.IR[6]
.sym 62870 core.cpu.i_tv80_core.IR[7]
.sym 62871 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30442.$and$/usr/bin/../share/yosys/techmap.v:434$42022_Y[3]_new_
.sym 62872 $false
.sym 62875 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_
.sym 62876 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31474_new_
.sym 62877 $false
.sym 62878 $false
.sym 62887 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\ALU_Op[3:0][3]_new_
.sym 62888 core.cpu.i_tv80_core.mcycle[0]
.sym 62889 $abc$77013$auto$wreduce.cc:455:run$31583[1]_new_
.sym 62890 $abc$77013$auto$simplemap.cc:309:simplemap_lut$41694_new_inv_
.sym 62893 core.cpu.di[0]
.sym 62894 $false
.sym 62895 $false
.sym 62896 $false
.sym 62897 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63131
.sym 62898 clk
.sym 62899 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 62900 $abc$77013$new_n3735_
.sym 62901 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][3]_new_
.sym 62902 $abc$77013$new_n3752_
.sym 62904 $abc$77013$new_n2102_
.sym 62905 $abc$77013$new_n2583_
.sym 62907 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:437$1197_Y_new_
.sym 62974 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_
.sym 62975 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8267.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42052_Y_new_inv_
.sym 62976 $false
.sym 62977 $false
.sym 62980 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_
.sym 62981 $abc$77013$new_n1451_
.sym 62982 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[1]_new_
.sym 62983 core.cpu.i_tv80_core.IR[3]
.sym 62986 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_
.sym 62987 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28579.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38169_Y_new_inv_
.sym 62988 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 62989 $false
.sym 62992 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31478_new_
.sym 62993 core.cpu.i_tv80_core.mcycle[0]
.sym 62994 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31364_new_inv_
.sym 62995 $false
.sym 62998 $abc$77013$new_n4269_
.sym 62999 $abc$77013$new_n4270_
.sym 63000 core.cpu.i_tv80_core.ISet[1]
.sym 63001 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30442.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$42024_Y_new_inv_
.sym 63004 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$5039.$and$/usr/bin/../share/yosys/techmap.v:434$42203_Y[2]_new_
.sym 63005 $abc$77013$new_n4268_
.sym 63006 core.cpu.i_tv80_core.IR[3]
.sym 63007 $abc$77013$new_n2344_
.sym 63010 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8267.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42052_Y_new_inv_
.sym 63011 core.cpu.i_tv80_core.IR[3]
.sym 63012 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[3]_new_
.sym 63013 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_
.sym 63016 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_
.sym 63017 $abc$77013$new_n1451_
.sym 63018 $false
.sym 63019 $false
.sym 63023 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$68877
.sym 63024 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$65206[2]_new_
.sym 63026 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65225
.sym 63027 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_
.sym 63028 $abc$77013$new_n2031_
.sym 63029 core.cpu.i_tv80_core.IStatus[1]
.sym 63030 core.cpu.i_tv80_core.IStatus[0]
.sym 63097 $abc$77013$new_n3233_
.sym 63098 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8351.$and$/usr/bin/../share/yosys/techmap.v:434$42012_Y[1]_new_
.sym 63099 $abc$77013$new_n4416_
.sym 63100 $abc$77013$new_n4418_
.sym 63103 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[3]_new_
.sym 63104 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8074.$and$/usr/bin/../share/yosys/techmap.v:434$42128_Y[1]_new_
.sym 63105 $false
.sym 63106 $false
.sym 63109 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31478_new_
.sym 63110 core.cpu.i_tv80_core.mcycle[0]
.sym 63111 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[1]_new_
.sym 63112 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$62474[3]_new_inv_
.sym 63115 core.cpu.i_tv80_core.IR[3]
.sym 63116 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[1]_new_
.sym 63117 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Set_Addr_To[2:0][0]_new_inv_
.sym 63118 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\Read_To_Acc[0:0]_new_
.sym 63121 $abc$77013$new_n4417_
.sym 63122 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_
.sym 63123 core.cpu.i_tv80_core.IR[4]
.sym 63124 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61362[3]_new_
.sym 63127 core.cpu.i_tv80_core.IR[4]
.sym 63128 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_
.sym 63129 core.cpu.i_tv80_core.IR[3]
.sym 63130 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31474_new_
.sym 63133 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8074.$and$/usr/bin/../share/yosys/techmap.v:434$42128_Y[1]_new_
.sym 63134 core.cpu.i_tv80_core.mcycle[0]
.sym 63135 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31478_new_
.sym 63136 core.cpu.i_tv80_core.IR[4]
.sym 63139 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8351.$ternary$/usr/bin/../share/yosys/techmap.v:445$42007_Y[1]_new_inv_
.sym 63140 $abc$77013$new_n3211_
.sym 63141 $abc$77013$new_n4414_
.sym 63142 core.cpu.i_tv80_core.ISet[1]
.sym 63143 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 63144 clk
.sym 63145 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 63146 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[11]_new_
.sym 63147 $abc$77013$auto$wreduce.cc:455:run$31583[0]_new_
.sym 63148 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[10]_new_
.sym 63149 $abc$77013$new_n1804_
.sym 63151 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31356_new_
.sym 63152 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[12]_new_
.sym 63220 $abc$77013$auto$wreduce.cc:455:run$31583[1]_new_
.sym 63221 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\ALU_Op[3:0][3]_new_
.sym 63222 core.cpu.i_tv80_core.mcycle[0]
.sym 63223 $false
.sym 63226 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$8817.$ternary$/usr/bin/../share/yosys/techmap.v:445$41994_Y[2]_new_inv_
.sym 63227 $abc$77013$auto$simplemap.cc:309:simplemap_lut$41694_new_inv_
.sym 63228 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30442.$and$/usr/bin/../share/yosys/techmap.v:434$42023_Y[2]_new_
.sym 63229 $abc$77013$new_n4278_
.sym 63232 core.cpu.i_tv80_core.mcycle[0]
.sym 63233 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\ALU_Op[3:0][3]_new_
.sym 63234 $abc$77013$auto$wreduce.cc:455:run$31583[1]_new_
.sym 63235 core.cpu.i_tv80_core.IR[5]
.sym 63238 core.cpu.i_tv80_core.mcycle[6]
.sym 63239 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_
.sym 63240 $false
.sym 63241 $false
.sym 63244 core.cpu.i_tv80_core.IR[5]
.sym 63245 $abc$77013$new_n4277_
.sym 63246 $abc$77013$new_n4276_
.sym 63247 core.cpu.i_tv80_core.ISet[1]
.sym 63250 $abc$77013$new_n3236_
.sym 63251 $abc$77013$new_n4413_
.sym 63252 core.cpu.i_tv80_core.ISet[0]
.sym 63253 $abc$77013$new_n3211_
.sym 63256 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_
.sym 63257 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$43125[0]_new_inv_
.sym 63258 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_
.sym 63259 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31364_new_inv_
.sym 63262 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_
.sym 63263 $abc$77013$new_n1451_
.sym 63264 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_
.sym 63265 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31364_new_inv_
.sym 63269 $abc$77013$new_n1806_
.sym 63271 $abc$77013$new_n1805_
.sym 63274 $abc$77013$new_n3215_
.sym 63275 core.cpu.i_tv80_core.IntCycle
.sym 63343 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$43097_new_inv_
.sym 63344 $abc$77013$auto$wreduce.cc:455:run$31583[0]_new_
.sym 63345 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\ALU_Op[3:0][3]_new_
.sym 63346 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$38159_new_
.sym 63349 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\ALU_Op[3:0][3]_new_
.sym 63350 $abc$77013$new_n3225_
.sym 63351 core.cpu.i_tv80_core.IR[4]
.sym 63352 core.cpu.i_tv80_core.ISet[0]
.sym 63355 core.cpu.i_tv80_core.IR[3]
.sym 63356 core.cpu.i_tv80_core.IR[7]
.sym 63357 core.cpu.i_tv80_core.IR[6]
.sym 63358 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$16\ALU_Op[3:0][3]_new_
.sym 63361 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30204.$ternary$/usr/bin/../share/yosys/techmap.v:445$40281_Y[0]_new_inv_
.sym 63362 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 63363 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$30442.$and$/usr/bin/../share/yosys/techmap.v:434$42022_Y[0]_new_
.sym 63364 $false
.sym 63367 $abc$77013$new_n1529_
.sym 63368 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33484[37]_new_
.sym 63369 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 63370 $false
.sym 63373 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31344_new_inv_
.sym 63374 $abc$77013$new_n3215_
.sym 63375 core.cpu.i_tv80_core.ISet[0]
.sym 63376 $abc$77013$new_n4412_
.sym 63379 core.cpu.i_tv80_core.mcycle[1]
.sym 63380 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28579.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38169_Y_new_inv_
.sym 63381 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31344_new_inv_
.sym 63382 core.cpu.i_tv80_core.IR[3]
.sym 63385 $abc$77013$new_n2364_
.sym 63386 $abc$77013$new_n2363_
.sym 63387 $abc$77013$auto$wreduce.cc:455:run$31583[1]_new_
.sym 63388 $abc$77013$auto$simplemap.cc:309:simplemap_lut$41694_new_inv_
.sym 63392 $abc$77013$new_n3755_
.sym 63393 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3532_Y_new_
.sym 63394 $abc$77013$new_n3759_
.sym 63395 $abc$77013$new_n3756_
.sym 63396 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3490_Y_new_
.sym 63397 core.cpu.i_tv80_core.IntE_FF1
.sym 63398 core.cpu.i_tv80_core.INT_s
.sym 63399 core.cpu.i_tv80_core.IntE_FF2
.sym 63466 core.cpu.i_tv80_core.IR[5]
.sym 63467 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28579.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38169_Y_new_inv_
.sym 63468 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_
.sym 63469 $abc$77013$new_n2372_
.sym 63472 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[0]_new_inv_
.sym 63473 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[1]_new_inv_
.sym 63474 $false
.sym 63475 $false
.sym 63478 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[3]_new_inv_
.sym 63479 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42419[0]_new_inv_
.sym 63480 core.cpu.i_tv80_core.IR[2]
.sym 63481 $false
.sym 63484 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$28579.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38169_Y_new_inv_
.sym 63485 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$69\Set_Addr_To[2:0][2]_new_
.sym 63486 core.cpu.i_tv80_core.IR[4]
.sym 63487 $false
.sym 63490 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_
.sym 63491 $abc$77013$auto$simplemap.cc:256:simplemap_eqne$54667_new_inv_
.sym 63492 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31344_new_inv_
.sym 63493 core.cpu.i_tv80_core.IR[5]
.sym 63496 $abc$77013$new_n1529_
.sym 63497 $abc$77013$new_n2371_
.sym 63498 $abc$77013$new_n2370_
.sym 63499 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 63502 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$67\Set_Addr_To[2:0][1]_new_inv_
.sym 63503 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[3]_new_inv_
.sym 63504 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_
.sym 63505 $abc$77013$new_n1441_
.sym 63508 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61346[1]_new_
.sym 63509 $abc$77013$new_n1892_
.sym 63510 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61346[2]_new_
.sym 63511 $abc$77013$new_n2372_
.sym 63516 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:1265$1464_Y_new_
.sym 63517 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3376_Y
.sym 63519 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:1260$1457_Y
.sym 63522 core.cpu.i_tv80_core.NMICycle
.sym 63589 $abc$77013$new_n1529_
.sym 63590 $abc$77013$new_n2041_
.sym 63591 $abc$77013$new_n2038_
.sym 63592 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33399[83]_new_inv_
.sym 63595 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[0]_new_inv_
.sym 63596 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[1]_new_inv_
.sym 63597 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[0]_new_inv_
.sym 63598 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[1]_new_inv_
.sym 63601 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33399[80]_new_
.sym 63602 $abc$77013$new_n1871_
.sym 63603 $false
.sym 63604 $false
.sym 63607 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36491[1]_new_inv_
.sym 63608 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42448[0]_new_inv_
.sym 63609 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33399[80]_new_
.sym 63610 $abc$77013$new_n1966_
.sym 63613 $abc$77013$new_n1457_
.sym 63614 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[1]_new_inv_
.sym 63615 $false
.sym 63616 $false
.sym 63619 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[1]_new_inv_
.sym 63620 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[0]_new_inv_
.sym 63621 $abc$77013$new_n1529_
.sym 63622 $false
.sym 63625 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33399[80]_new_
.sym 63626 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\ExchangeDH[0:0]_new_
.sym 63627 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$47244[22]_new_inv_
.sym 63628 $false
.sym 63631 core.cpu.i_tv80_core.NMICycle
.sym 63632 $false
.sym 63633 $false
.sym 63634 $false
.sym 63635 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$68750
.sym 63636 clk
.sym 63637 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 63712 $abc$77013$new_n2039_
.sym 63713 $abc$77013$new_n1950_
.sym 63714 $abc$77013$new_n1966_
.sym 63715 $false
.sym 63718 $abc$77013$new_n1528_
.sym 63719 $abc$77013$new_n1422_
.sym 63720 $false
.sym 63721 $false
.sym 63724 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36729[2]_new_inv_
.sym 63725 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[3]_new_inv_
.sym 63726 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36734[0]_new_inv_
.sym 63727 $false
.sym 63730 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[3]_new_inv_
.sym 63731 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42424[0]_new_inv_
.sym 63732 $false
.sym 63733 $false
.sym 63736 core.cpu.i_tv80_core.IR[3]
.sym 63737 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36729[2]_new_inv_
.sym 63738 $abc$77013$new_n1457_
.sym 63739 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36486[3]_new_inv_
.sym 63742 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40179[0]_new_
.sym 63743 $abc$77013$new_n1528_
.sym 63744 $abc$77013$new_n1422_
.sym 63745 $false
.sym 63748 core.cpu.i_tv80_core.IR[2]
.sym 63749 core.cpu.i_tv80_core.IR[3]
.sym 63750 core.cpu.i_tv80_core.IR[1]
.sym 63751 core.cpu.i_tv80_core.IR[0]
.sym 63754 core.cpu.i_tv80_core.IR[2]
.sym 63755 core.cpu.i_tv80_core.IR[1]
.sym 63756 core.cpu.i_tv80_core.IR[0]
.sym 63757 $false
.sym 63761 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$53066[0]_new_inv_
.sym 63765 $abc$77013$new_n1422_
.sym 63835 core.cpu.i_tv80_core.IR[7]
.sym 63836 core.cpu.i_tv80_core.IR[6]
.sym 63837 $false
.sym 63838 $false
.sym 63841 core.cpu.i_tv80_core.IR[7]
.sym 63842 core.cpu.i_tv80_core.IR[6]
.sym 63843 core.cpu.i_tv80_core.IR[5]
.sym 63844 $false
.sym 63859 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36491[1]_new_inv_
.sym 63860 $abc$77013$new_n1473_
.sym 63861 core.cpu.i_tv80_core.IR[3]
.sym 63862 $abc$77013$new_n1422_
.sym 63865 core.cpu.i_tv80_core.IR[0]
.sym 63866 core.cpu.i_tv80_core.IR[3]
.sym 63867 core.cpu.i_tv80_core.IR[1]
.sym 63868 core.cpu.i_tv80_core.IR[2]
.sym 63871 $abc$77013$auto$wreduce.cc:455:run$31583[1]_new_
.sym 63872 core.cpu.i_tv80_core.IR[7]
.sym 63873 $false
.sym 63874 $false
.sym 63877 $abc$77013$new_n1473_
.sym 63878 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$42472[0]_new_inv_
.sym 63879 $false
.sym 63880 $false
.sym 63958 core.cpu.i_tv80_core.IR[4]
.sym 63959 core.cpu.i_tv80_core.IR[5]
.sym 63960 core.cpu.i_tv80_core.IR[7]
.sym 63961 core.cpu.i_tv80_core.IR[6]
.sym 63976 core.cpu.i_tv80_core.IR[1]
.sym 63977 core.cpu.i_tv80_core.IR[0]
.sym 63978 $false
.sym 63979 $false
.sym 63982 core.cpu.i_tv80_core.IR[7]
.sym 63983 core.cpu.i_tv80_core.IR[6]
.sym 63984 core.cpu.i_tv80_core.IR[4]
.sym 63985 core.cpu.i_tv80_core.IR[5]
.sym 63994 core.cpu.i_tv80_core.IR[0]
.sym 63995 core.cpu.i_tv80_core.IR[1]
.sym 63996 core.cpu.i_tv80_core.IR[2]
.sym 63997 $false
.sym 64000 core.cpu.i_tv80_core.IR[7]
.sym 64001 core.cpu.i_tv80_core.IR[6]
.sym 64002 core.cpu.i_tv80_core.IR[5]
.sym 64003 $false
.sym 64013 LED_R$2
.sym 64237 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619
.sym 64317 core.cpu.i_tv80_core.i_reg.DIH[1]
.sym 64318 $false
.sym 64319 $false
.sym 64320 $false
.sym 64351 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63059
.sym 64352 clk
.sym 64353 $false
.sym 64474 core.cpu.i_tv80_core.i_reg.DIH[7]
.sym 64475 $false
.sym 64476 $false
.sym 64477 $false
.sym 64486 core.cpu.i_tv80_core.i_reg.DIH[1]
.sym 64487 $false
.sym 64488 $false
.sym 64489 $false
.sym 64498 core.cpu.i_tv80_core.i_reg.DIH[2]
.sym 64499 $false
.sym 64500 $false
.sym 64501 $false
.sym 64514 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75203
.sym 64515 clk
.sym 64516 $false
.sym 64633 core.cpu.i_tv80_core.i_reg.DIH[2]
.sym 64634 $false
.sym 64635 $false
.sym 64636 $false
.sym 64637 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63203
.sym 64638 clk
.sym 64639 $false
.sym 64645 core.cpu.i_tv80_core.i_reg.RegsH[5][2]
.sym 64714 core.cpu.i_tv80_core.i_reg.RegsH[1][2]
.sym 64715 core.cpu.i_tv80_core.i_reg.RegsH[5][2]
.sym 64716 core.cpu.i_tv80_core.RegAddrC[0]
.sym 64717 core.cpu.i_tv80_core.RegAddrC[2]
.sym 64720 core.cpu.i_tv80_core.i_reg.RegsH[5][2]
.sym 64721 core.cpu.i_tv80_core.i_reg.RegsH[4][2]
.sym 64722 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 64723 $abc$77013$new_n4466_
.sym 64726 core.cpu.i_tv80_core.i_reg.RegsH[1][2]
.sym 64727 core.cpu.i_tv80_core.i_reg.RegsH[0][2]
.sym 64728 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 64729 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 64732 core.cpu.i_tv80_core.i_reg.RegsH[0][2]
.sym 64733 core.cpu.i_tv80_core.i_reg.RegsH[4][2]
.sym 64734 core.cpu.i_tv80_core.RegAddrC[0]
.sym 64735 $abc$77013$new_n4301_
.sym 64744 core.cpu.i_tv80_core.i_reg.DIH[2]
.sym 64745 $false
.sym 64746 $false
.sym 64747 $false
.sym 64760 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75059
.sym 64761 clk
.sym 64762 $false
.sym 64764 core.cpu.i_tv80_core.i_reg.RegsH[5][1]
.sym 64849 core.cpu.i_tv80_core.i_reg.RegsH[6][1]
.sym 64850 core.cpu.i_tv80_core.i_reg.RegsH[2][1]
.sym 64851 core.cpu.i_tv80_core.RegAddrC[0]
.sym 64852 core.cpu.i_tv80_core.RegAddrC[2]
.sym 64855 core.cpu.i_tv80_core.i_reg.RegsH[6][1]
.sym 64856 core.cpu.i_tv80_core.i_reg.RegsH[2][1]
.sym 64857 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 64858 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[0]_new_inv_
.sym 64861 core.cpu.i_tv80_core.i_reg.RegsH[2][1]
.sym 64862 $abc$77013$auto$rtlil.cc:1862:And$32510_new_
.sym 64863 $abc$77013$auto$rtlil.cc:1862:And$32516_new_
.sym 64864 core.cpu.i_tv80_core.i_reg.RegsH[3][1]
.sym 64873 core.cpu.i_tv80_core.i_reg.RegsH[6][1]
.sym 64874 $abc$77013$auto$rtlil.cc:1862:And$32540_new_
.sym 64875 $abc$77013$new_n1606_
.sym 64876 $false
.sym 64879 core.cpu.i_tv80_core.i_reg.DIH[1]
.sym 64880 $false
.sym 64881 $false
.sym 64882 $false
.sym 64883 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63203
.sym 64884 clk
.sym 64885 $false
.sym 64978 core.cpu.i_tv80_core.i_reg.RegsH[4][1]
.sym 64979 core.cpu.i_tv80_core.i_reg.RegsH[0][1]
.sym 64980 $abc$77013$core.cpu.i_tv80_core.i_reg.AddrB[2]_new_inv_
.sym 64981 $false
.sym 65002 core.cpu.i_tv80_core.i_reg.DIH[1]
.sym 65003 $false
.sym 65004 $false
.sym 65005 $false
.sym 65006 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75059
.sym 65007 clk
.sym 65008 $false
.sym 65011 core.cpu.i_tv80_core.i_alu.Q_v[1]
.sym 65012 core.cpu.i_tv80_core.i_alu.Q_v[2]
.sym 65013 core.cpu.i_tv80_core.i_alu.Q_v[3]
.sym 65014 core.cpu.i_tv80_core.i_alu.HalfCarry_v
.sym 65016 $abc$77013$auto$alumacc.cc:474:replace_alu$31871.BB[3]
.sym 65045 $true
.sym 65082 core.cpu.i_tv80_core.i_alu.HalfCarry_v$2
.sym 65083 $false
.sym 65084 core.cpu.i_tv80_core.i_alu.HalfCarry_v
.sym 65085 $false
.sym 65086 $false
.sym 65088 $auto$alumacc.cc:474:replace_alu$31877.C[1]
.sym 65090 core.cpu.i_tv80_core.BusA[4]
.sym 65091 $abc$77013$auto$alumacc.cc:474:replace_alu$31877.BB[0]
.sym 65094 $auto$alumacc.cc:474:replace_alu$31877.C[2]
.sym 65095 $false
.sym 65096 core.cpu.i_tv80_core.BusA[5]
.sym 65097 $abc$77013$auto$alumacc.cc:474:replace_alu$31877.BB[1]
.sym 65098 $auto$alumacc.cc:474:replace_alu$31877.C[1]
.sym 65100 $auto$alumacc.cc:474:replace_alu$31877.C[3]
.sym 65101 $false
.sym 65102 core.cpu.i_tv80_core.BusA[6]
.sym 65103 $abc$77013$auto$alumacc.cc:474:replace_alu$31877.BB[2]
.sym 65104 $auto$alumacc.cc:474:replace_alu$31877.C[2]
.sym 65107 $false
.sym 65108 $false
.sym 65109 $false
.sym 65110 $auto$alumacc.cc:474:replace_alu$31877.C[3]
.sym 65119 core.cpu.i_tv80_core.ALU_Op_r[1]
.sym 65120 core.cpu.i_tv80_core.BusB[6]
.sym 65121 $false
.sym 65122 $false
.sym 65125 core.cpu.i_tv80_core.ALU_Op_r[1]
.sym 65126 core.cpu.i_tv80_core.BusB[5]
.sym 65127 $false
.sym 65128 $false
.sym 65132 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[3]_new_inv_
.sym 65133 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[2]_new_inv_
.sym 65134 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[0]_new_inv_
.sym 65135 $abc$77013$new_n4337_
.sym 65136 $abc$77013$new_n4347_
.sym 65137 core.cpu.i_tv80_core.i_alu.Q_v[0]
.sym 65138 $abc$77013$auto$alumacc.cc:474:replace_alu$31871.BB[2]
.sym 65139 $abc$77013$new_n4345_
.sym 65206 core.cpu.i_tv80_core.ALU_Op_r[0]
.sym 65207 core.cpu.i_tv80_core.ALU_Op_r[2]
.sym 65208 core.cpu.i_tv80_core.ALU_Op_r[1]
.sym 65209 $false
.sym 65212 core.cpu.i_tv80_core.i_alu.Q_v[5]
.sym 65213 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30963.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_
.sym 65214 $abc$77013$new_n4341_
.sym 65215 core.cpu.i_tv80_core.ALU_Op_r[2]
.sym 65218 core.cpu.i_tv80_core.ALU_Op_r[1]
.sym 65219 core.cpu.i_tv80_core.BusA[5]
.sym 65220 core.cpu.i_tv80_core.BusB[5]
.sym 65221 core.cpu.i_tv80_core.ALU_Op_r[0]
.sym 65224 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40473[0]_new_
.sym 65225 core.cpu.i_tv80_core.ALU_Op_r[3]
.sym 65226 $false
.sym 65227 $false
.sym 65230 core.cpu.i_tv80_core.i_alu.Q_v[6]
.sym 65231 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30963.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_
.sym 65232 $abc$77013$new_n2854_
.sym 65233 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$and$/usr/bin/../share/yosys/techmap.v:434$40112_Y[6]_new_
.sym 65236 core.cpu.i_tv80_core.ALU_Op_r[0]
.sym 65237 core.cpu.i_tv80_core.ALU_Op_r[1]
.sym 65238 core.cpu.i_tv80_core.ALU_Op_r[2]
.sym 65239 $false
.sym 65242 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40473[0]_new_
.sym 65243 core.cpu.i_tv80_core.BusA[6]
.sym 65244 core.cpu.i_tv80_core.BusB[6]
.sym 65245 $false
.sym 65248 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40417[0]_new_
.sym 65249 core.cpu.i_tv80_core.BusA[6]
.sym 65250 core.cpu.i_tv80_core.BusB[6]
.sym 65251 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30918.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38169_Y_new_inv_
.sym 65255 $abc$77013$auto$simplemap.cc:168:logic_reduce$40811[0]_new_inv_
.sym 65256 $abc$77013$auto$simplemap.cc:168:logic_reduce$40811[1]_new_inv_
.sym 65257 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[1]_new_inv_
.sym 65259 $abc$77013$new_n2894_
.sym 65260 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$40806[0]_new_inv_
.sym 65261 $abc$77013$auto$alumacc.cc:474:replace_alu$31871.BB[1]
.sym 65262 $abc$77013$new_n4339_
.sym 65329 core.cpu.i_tv80_core.i_alu.Q_v[4]
.sym 65330 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30963.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_
.sym 65331 $abc$77013$new_n4343_
.sym 65332 core.cpu.i_tv80_core.ALU_Op_r[2]
.sym 65335 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[7]_new_inv_
.sym 65336 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[6]_new_inv_
.sym 65337 $false
.sym 65338 $false
.sym 65347 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[5]_new_inv_
.sym 65348 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[4]_new_inv_
.sym 65349 $false
.sym 65350 $false
.sym 65353 $abc$77013$auto$simplemap.cc:168:logic_reduce$40811[0]_new_inv_
.sym 65354 $abc$77013$auto$simplemap.cc:168:logic_reduce$40811[2]_new_inv_
.sym 65355 $abc$77013$auto$simplemap.cc:168:logic_reduce$40811[1]_new_inv_
.sym 65356 $abc$77013$auto$simplemap.cc:168:logic_reduce$40811[3]_new_inv_
.sym 65359 core.cpu.i_tv80_core.ALU_Op_r[1]
.sym 65360 core.cpu.i_tv80_core.BusB[4]
.sym 65361 $false
.sym 65362 $false
.sym 65365 core.cpu.i_tv80_core.ALU_Op_r[1]
.sym 65366 core.cpu.i_tv80_core.BusA[4]
.sym 65367 core.cpu.i_tv80_core.BusB[4]
.sym 65368 core.cpu.i_tv80_core.ALU_Op_r[0]
.sym 65371 $false
.sym 65372 core.cpu.i_tv80_core.BusA[4]
.sym 65373 $abc$77013$auto$alumacc.cc:474:replace_alu$31877.BB[0]
.sym 65374 core.cpu.i_tv80_core.i_alu.HalfCarry_v
.sym 65378 $abc$77013$core.cpu.i_tv80_core.ALU_Q[1]_new_inv_
.sym 65379 $abc$77013$techmap\core.cpu.i_tv80_core.$2\Save_Mux[7:0][4]_new_inv_
.sym 65380 $abc$77013$new_n2871_
.sym 65381 $abc$77013$new_n2870_
.sym 65382 $abc$77013$new_n4365_
.sym 65383 $abc$77013$new_n2864_
.sym 65384 $abc$77013$new_n2863_
.sym 65385 $abc$77013$new_n2895_
.sym 65452 core.cpu.i_tv80_core.ALU_Op_r[1]
.sym 65453 core.cpu.i_tv80_core.BusA[7]
.sym 65454 core.cpu.i_tv80_core.BusB[7]
.sym 65455 core.cpu.i_tv80_core.ALU_Op_r[0]
.sym 65458 core.cpu.i_tv80_core.BusA[7]
.sym 65459 core.cpu.i_tv80_core.ALU_Op_r[1]
.sym 65460 core.cpu.i_tv80_core.BusB[7]
.sym 65461 core.cpu.i_tv80_core.i_alu.Carry7_v
.sym 65464 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:147$1625_Y_new_
.sym 65465 core.cpu.i_tv80_core.i_alu.Carry7_v
.sym 65466 $false
.sym 65467 $false
.sym 65470 $abc$77013$core.cpu.i_tv80_core.i_alu.Q_v[7]_new_
.sym 65471 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30963.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_
.sym 65472 $abc$77013$new_n4350_
.sym 65473 $false
.sym 65476 core.cpu.i_tv80_core.BusA[7]
.sym 65477 core.cpu.i_tv80_core.i_alu.Carry7_v
.sym 65478 core.cpu.i_tv80_core.BusB[7]
.sym 65479 core.cpu.i_tv80_core.ALU_Op_r[1]
.sym 65482 $abc$77013$core.cpu.i_tv80_core.i_alu.OverFlow_v_new_
.sym 65483 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$40806[1]_new_inv_
.sym 65484 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$40806[0]_new_inv_
.sym 65485 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30963.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_
.sym 65488 $abc$77013$new_n4349_
.sym 65489 core.cpu.i_tv80_core.ALU_Op_r[2]
.sym 65490 $false
.sym 65491 $false
.sym 65494 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[7]_new_inv_
.sym 65495 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[5]_new_inv_
.sym 65496 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[6]_new_inv_
.sym 65497 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[4]_new_inv_
.sym 65501 $abc$77013$new_n2764_
.sym 65502 $abc$77013$new_n3587_
.sym 65503 $abc$77013$auto$wreduce.cc:455:run$31569[7]_new_
.sym 65504 $abc$77013$new_n2977_
.sym 65505 $abc$77013$new_n2980_
.sym 65506 $abc$77013$new_n3414_
.sym 65507 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30989.$and$/usr/bin/../share/yosys/techmap.v:434$38171_Y_new_
.sym 65508 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$and$/usr/bin/../share/yosys/techmap.v:434$40285_Y[3]_new_
.sym 65575 core.cpu.i_tv80_core.ALU_Op_r[0]
.sym 65576 core.cpu.i_tv80_core.ALU_Op_r[2]
.sym 65577 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:147$1625_Y_new_
.sym 65578 core.cpu.i_tv80_core.ALU_Op_r[1]
.sym 65581 core.cpu.i_tv80_core.F[7]
.sym 65582 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[7]_new_inv_
.sym 65583 core.cpu.i_tv80_core.ALU_Op_r[3]
.sym 65584 core.cpu.i_tv80_core.Arith16_r
.sym 65587 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$40280_Y_new_
.sym 65588 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[7]_new_inv_
.sym 65589 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$59217[1]_new_inv_
.sym 65590 $abc$77013$new_n2977_
.sym 65593 $abc$77013$new_n3414_
.sym 65594 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 65595 $abc$77013$new_n4449_
.sym 65596 $abc$77013$new_n4448_
.sym 65599 core.cpu.i_tv80_core.ALU_Op_r[0]
.sym 65600 core.cpu.i_tv80_core.i_alu.HalfCarry_v
.sym 65601 core.cpu.i_tv80_core.ALU_Op_r[2]
.sym 65602 core.cpu.i_tv80_core.ALU_Op_r[1]
.sym 65605 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][8]_new_inv_
.sym 65606 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40552_new_
.sym 65607 core.cpu.i_tv80_core.F[0]
.sym 65608 $abc$77013$new_n4448_
.sym 65611 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30969.$and$/usr/bin/../share/yosys/techmap.v:434$40106_Y_new_
.sym 65612 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:742$1260_Y_new_inv_
.sym 65613 $abc$77013$new_n3587_
.sym 65614 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$59217[1]_new_inv_
.sym 65617 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30918.$ternary$/usr/bin/../share/yosys/techmap.v:445$38170_Y_new_inv_
.sym 65618 core.cpu.i_tv80_core.ALU_Op_r[3]
.sym 65619 $abc$77013$new_n3186_
.sym 65620 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:742$1260_Y_new_inv_
.sym 65624 $abc$77013$new_n4443_
.sym 65625 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$4\Q_t[7:0][5]_new_inv_
.sym 65626 $abc$77013$new_n2935_
.sym 65627 $abc$77013$auto$memory_bram.cc:837:replace_cell$31989
.sym 65628 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$and$/usr/bin/../share/yosys/techmap.v:434$40282_Y[1]_new_
.sym 65629 $abc$77013$core.cpu.i_tv80_core.ALU_Q[3]_new_inv_
.sym 65630 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30626.$and$/usr/bin/../share/yosys/techmap.v:434$40282_Y[3]_new_
.sym 65631 $abc$77013$auto$wreduce.cc:455:run$31569[3]_new_
.sym 65698 $abc$77013$auto$simplemap.cc:168:logic_reduce$40819_new_inv_
.sym 65699 core.cpu.i_tv80_core.Z16_r
.sym 65700 core.cpu.i_tv80_core.F[6]
.sym 65701 core.cpu.i_tv80_core.Arith16_r
.sym 65704 core.cpu.i_tv80_core.F[3]
.sym 65705 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30785.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38973_Y_new_inv_
.sym 65706 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30626.$and$/usr/bin/../share/yosys/techmap.v:434$40282_Y[3]_new_
.sym 65707 $abc$77013$new_n3357_
.sym 65710 core.cpu.i_tv80_core.F[2]
.sym 65711 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$8\F_Out[2:2]_new_
.sym 65712 core.cpu.i_tv80_core.ALU_Op_r[3]
.sym 65713 core.cpu.i_tv80_core.Arith16_r
.sym 65716 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[3]_new_inv_
.sym 65717 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39922[0]_new_inv_
.sym 65718 core.cpu.i_tv80_core.ALU_Op_r[3]
.sym 65719 $false
.sym 65722 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39922[0]_new_inv_
.sym 65723 core.cpu.i_tv80_core.ALU_Op_r[3]
.sym 65724 $false
.sym 65725 $false
.sym 65728 $abc$77013$new_n3355_
.sym 65729 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$59066[2]_new_inv_
.sym 65730 $abc$77013$new_n3356_
.sym 65731 $false
.sym 65734 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36729[2]_new_inv_
.sym 65735 core.cpu.i_tv80_core.BusA[0]
.sym 65736 core.cpu.i_tv80_core.IR[3]
.sym 65737 $false
.sym 65740 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$10\F_Out[7:6][0]_new_inv_
.sym 65741 core.cpu.i_tv80_core.ALU_Op_r[3]
.sym 65742 $abc$77013$new_n4332_
.sym 65743 $abc$77013$new_n4327_
.sym 65751 $abc$77013$new_n2936_
.sym 65753 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[3]_new_inv_
.sym 65821 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$40280_Y_new_
.sym 65822 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[5]_new_inv_
.sym 65823 $abc$77013$new_n2961_
.sym 65824 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$58999[1]_new_inv_
.sym 65827 core.cpu.i_tv80_core.F[5]
.sym 65828 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30785.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38973_Y_new_inv_
.sym 65829 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$and$/usr/bin/../share/yosys/techmap.v:434$40282_Y[1]_new_
.sym 65830 $abc$77013$new_n3532_
.sym 65833 $abc$77013$auto$wreduce.cc:455:run$31583[1]_new_
.sym 65834 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$59090[0]_new_
.sym 65835 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39925_new_inv_
.sym 65836 core.cpu.i_tv80_core.BusB[5]
.sym 65839 core.cpu.i_tv80_core.ALU_Op_r[3]
.sym 65840 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[5]_new_inv_
.sym 65841 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39922[0]_new_inv_
.sym 65842 $abc$77013$new_n3531_
.sym 65845 $abc$77013$auto$wreduce.cc:455:run$31583[1]_new_
.sym 65846 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$59090[0]_new_
.sym 65847 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39925_new_inv_
.sym 65848 core.cpu.i_tv80_core.BusB[3]
.sym 65851 core.cpu.i_tv80_core.ALU_Op_r[2]
.sym 65852 core.cpu.i_tv80_core.ALU_Op_r[0]
.sym 65853 core.cpu.i_tv80_core.ALU_Op_r[1]
.sym 65854 $false
.sym 65857 core.cpu.i_tv80_core.ALU_Op_r[3]
.sym 65858 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39922[0]_new_inv_
.sym 65859 $false
.sym 65860 $false
.sym 65863 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$and$/usr/bin/../share/yosys/techmap.v:434$40282_Y[1]_new_
.sym 65864 $abc$77013$new_n2959_
.sym 65865 core.cpu.di_reg[5]
.sym 65866 core.cpu.i_tv80_core.Save_ALU_r
.sym 65870 $abc$77013$auto$wreduce.cc:455:run$31584[1]_new_
.sym 65875 $abc$77013$new_n1403_
.sym 65877 $abc$77013$new_n1397_
.sym 65944 core.cpu.i_tv80_core.ALU_Op_r[0]
.sym 65945 core.cpu.i_tv80_core.ALU_Op_r[2]
.sym 65946 core.cpu.i_tv80_core.ALU_Op_r[1]
.sym 65947 $false
.sym 65950 core.cpu.i_tv80_core.F[7]
.sym 65951 core.cpu.i_tv80_core.Fp[7]
.sym 65952 $abc$77013$new_n2858_
.sym 65953 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:742$1260_Y_new_inv_
.sym 65956 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\F_Out[2:0][1]_new_
.sym 65957 $abc$77013$new_n3402_
.sym 65958 core.cpu.i_tv80_core.ALU_Op_r[3]
.sym 65959 $false
.sym 65962 $abc$77013$new_n4443_
.sym 65963 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30982.$and$/usr/bin/../share/yosys/techmap.v:434$40105_Y_new_inv_
.sym 65964 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4062_Y_new_inv_
.sym 65965 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_or$./import/tv80/rtl/core/tv80_core.v:742$1260_Y_new_inv_
.sym 65968 core.cpu.i_tv80_core.ALU_Op_r[0]
.sym 65969 core.cpu.i_tv80_core.ALU_Op_r[2]
.sym 65970 core.cpu.i_tv80_core.ALU_Op_r[1]
.sym 65971 core.cpu.i_tv80_core.F[1]
.sym 65974 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\F_Out[2:0][1]_new_
.sym 65975 core.cpu.i_tv80_core.ALU_Op_r[3]
.sym 65976 $false
.sym 65977 $false
.sym 65980 core.cpu.i_tv80_core.F[7]
.sym 65981 $false
.sym 65982 $false
.sym 65983 $false
.sym 65986 core.cpu.i_tv80_core.F[1]
.sym 65987 $false
.sym 65988 $false
.sym 65989 $false
.sym 65990 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$66354$2
.sym 65991 clk
.sym 65992 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 65999 core.spi0.reg_command[2]
.sym 66000 core.spi0.reg_command[3]
.sym 66073 core.cpu.i_tv80_core.F[2]
.sym 66074 core.cpu.i_tv80_core.Fp[2]
.sym 66075 $abc$77013$new_n2858_
.sym 66076 $false
.sym 66079 core.cpu.i_tv80_core.IntE_FF2
.sym 66080 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4054_Y_new_inv_
.sym 66081 $abc$77013$new_n2886_
.sym 66082 $false
.sym 66085 core.cpu.i_tv80_core.F[6]
.sym 66086 core.cpu.i_tv80_core.Fp[6]
.sym 66087 $abc$77013$new_n2858_
.sym 66088 $false
.sym 66097 core.cpu.i_tv80_core.IR[5]
.sym 66098 core.cpu.i_tv80_core.IR[4]
.sym 66099 $false
.sym 66100 $false
.sym 66103 core.cpu.i_tv80_core.IR[4]
.sym 66104 core.cpu.i_tv80_core.IR[5]
.sym 66105 $false
.sym 66106 $false
.sym 66109 core.cpu.i_tv80_core.F[2]
.sym 66110 $false
.sym 66111 $false
.sym 66112 $false
.sym 66113 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$66354$2
.sym 66114 clk
.sym 66115 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 66121 core.spi0.reg_command[5]
.sym 66202 $abc$77013$core.cpu.i_tv80_core.ALU_Op[2]_new_inv_
.sym 66203 $abc$77013$new_n3211_
.sym 66204 $false
.sym 66205 $false
.sym 66236 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 66237 clk
.sym 66238 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 66242 $abc$77013$core.spi0.read_sel_new_
.sym 66243 $abc$77013$core.spi0.write_sel_new_
.sym 66245 $abc$77013$techmap\core.$and$./rtl/iceZ0mb1e.v:87$1558_Y_new_
.sym 66313 core.cpu.di[3]
.sym 66314 $false
.sym 66315 $false
.sym 66316 $false
.sym 66325 core.cpu.di[1]
.sym 66326 $false
.sym 66327 $false
.sym 66328 $false
.sym 66331 core.cpu.di[6]
.sym 66332 $false
.sym 66333 $false
.sym 66334 $false
.sym 66337 core.cpu.di[7]
.sym 66338 $false
.sym 66339 $false
.sym 66340 $false
.sym 66349 core.cpu.di[4]
.sym 66350 $false
.sym 66351 $false
.sym 66352 $false
.sym 66355 core.cpu.di[5]
.sym 66356 $false
.sym 66357 $false
.sym 66358 $false
.sym 66359 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63131
.sym 66360 clk
.sym 66361 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 66362 $abc$77013$core.ioporta.write_sel_new_
.sym 66363 $abc$77013$core.ioporta.read_sel_new_
.sym 66365 $abc$77013$techmap\core.uart0.$and$./rtl/uart16540_wrapper.v:39$872_Y_new_
.sym 66366 $abc$77013$core.uart0.read_sel_new_
.sym 66367 $abc$77013$new_n1759_
.sym 66368 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$64666[1]_new_
.sym 66369 $abc$77013$new_n1760_
.sym 66436 core.cpu.rd_n
.sym 66437 core.cpu.wr_n
.sym 66438 $false
.sym 66439 $false
.sym 66448 core.cpu.i_tv80_core.ISet[0]
.sym 66449 core.cpu.i_tv80_core.mcycle[2]
.sym 66450 $abc$77013$core.cpu.i_tv80_core.ALU_Op[2]_new_inv_
.sym 66451 core.cpu.i_tv80_core.ISet[1]
.sym 66460 $abc$77013$core.cpu.i_tv80_core.ALU_Op[0]_new_inv_
.sym 66461 $abc$77013$new_n3211_
.sym 66462 $false
.sym 66463 $false
.sym 66466 $abc$77013$core.cpu.i_tv80_core.ALU_Op[0]_new_inv_
.sym 66467 $abc$77013$new_n2367_
.sym 66468 $false
.sym 66469 $false
.sym 66478 core.cpu.i_tv80_core.Arith16
.sym 66479 $false
.sym 66480 $false
.sym 66481 $false
.sym 66482 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 66483 clk
.sym 66484 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 66487 $abc$77013$auto$wreduce.cc:455:run$31565[2]
.sym 66488 core.cpu.i_tv80_core.Pre_XY_F_M[2]
.sym 66489 core.cpu.i_tv80_core.Pre_XY_F_M[0]
.sym 66492 core.cpu.i_tv80_core.Pre_XY_F_M[1]
.sym 66559 $abc$77013$new_n2582_
.sym 66560 core.cpu.di[5]
.sym 66561 $abc$77013$new_n2583_
.sym 66562 $false
.sym 66565 $abc$77013$new_n2582_
.sym 66566 core.cpu.di[3]
.sym 66567 $abc$77013$new_n2583_
.sym 66568 $false
.sym 66577 $abc$77013$new_n2582_
.sym 66578 core.cpu.di[1]
.sym 66579 $abc$77013$new_n2583_
.sym 66580 $false
.sym 66601 $abc$77013$new_n2582_
.sym 66602 core.cpu.di[4]
.sym 66603 $abc$77013$new_n2583_
.sym 66604 $false
.sym 66605 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$67173
.sym 66606 clk
.sym 66607 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 66608 $abc$77013$auto$simplemap.cc:309:simplemap_lut$62525_new_inv_
.sym 66610 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$69085
.sym 66612 $abc$77013$auto$simplemap.cc:309:simplemap_lut$36142[1]
.sym 66614 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][2]_new_
.sym 66682 $abc$77013$auto$tribuf.cc:129:run$31169.B_AND_S[26]_new_
.sym 66683 $abc$77013$new_n2611_
.sym 66684 $abc$77013$new_n2627_
.sym 66685 $false
.sym 66688 core.cpu.i_tv80_core.A[0]
.sym 66689 core.cpu.i_tv80_core.A[2]
.sym 66690 core.cpu.i_tv80_core.A[1]
.sym 66691 $false
.sym 66694 $abc$77013$new_n1833_
.sym 66695 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63131
.sym 66696 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619$2
.sym 66697 $false
.sym 66700 $abc$77013$new_n2029_
.sym 66701 core.reset_n
.sym 66702 $false
.sym 66703 $false
.sym 66706 $abc$77013$new_n2582_
.sym 66707 core.cpu.di[2]
.sym 66708 $abc$77013$new_n2583_
.sym 66709 $false
.sym 66712 $abc$77013$new_n2582_
.sym 66713 core.cpu.di[7]
.sym 66714 $abc$77013$new_n2583_
.sym 66715 $false
.sym 66718 $abc$77013$new_n2582_
.sym 66719 core.cpu.di[0]
.sym 66720 $abc$77013$new_n2583_
.sym 66721 $false
.sym 66724 $abc$77013$new_n2582_
.sym 66725 core.cpu.di[6]
.sym 66726 $abc$77013$new_n2583_
.sym 66727 $false
.sym 66728 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$67173
.sym 66729 clk
.sym 66730 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 66731 $abc$77013$new_n3736_
.sym 66735 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3571_Y[1]_new_inv_
.sym 66736 $abc$77013$new_n3740_
.sym 66737 core.cpu.i_tv80_core.mcycle[0]
.sym 66738 core.cpu.i_tv80_core.mcycle[1]
.sym 66805 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[2]_new_inv_
.sym 66806 core.cpu.i_tv80_core.mcycle[6]
.sym 66807 $false
.sym 66808 $false
.sym 66811 core.cpu.i_tv80_core.IR[4]
.sym 66812 core.cpu.i_tv80_core.IR[5]
.sym 66813 $false
.sym 66814 $false
.sym 66817 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68808[3]_new_inv_
.sym 66818 $abc$77013$new_n2029_
.sym 66819 $abc$77013$new_n3735_
.sym 66820 $false
.sym 66829 core.cpu.i_tv80_core.mcycle[6]
.sym 66830 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[2]_new_inv_
.sym 66831 $false
.sym 66832 $false
.sym 66835 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$4240_Y
.sym 66836 core.cpu.i_tv80_core.IStatus[1]
.sym 66837 core.cpu.i_tv80_core.IStatus[0]
.sym 66838 core.cpu.i_tv80_core.IntCycle
.sym 66847 core.cpu.i_tv80_core.IStatus[0]
.sym 66848 core.cpu.i_tv80_core.IntCycle
.sym 66849 core.cpu.i_tv80_core.IStatus[1]
.sym 66850 $false
.sym 66854 $abc$77013$new_n3742_
.sym 66855 $abc$77013$new_n3750_
.sym 66856 $abc$77013$new_n3746_
.sym 66857 core.cpu.i_tv80_core.mcycle[2]
.sym 66858 core.cpu.i_tv80_core.mcycle[4]
.sym 66859 core.cpu.i_tv80_core.mcycle[6]
.sym 66860 core.cpu.i_tv80_core.mcycle[3]
.sym 66861 core.cpu.i_tv80_core.mcycle[5]
.sym 66928 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$69315
.sym 66929 $abc$77013$new_n2031_
.sym 66930 $false
.sym 66931 $false
.sym 66934 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31356_new_
.sym 66935 core.cpu.i_tv80_core.ISet[1]
.sym 66936 $false
.sym 66937 $false
.sym 66946 core.cpu.i_tv80_core.BusAck
.sym 66947 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$65206[2]_new_
.sym 66948 core.reset_n
.sym 66949 $false
.sym 66952 core.cpu.i_tv80_core.IR[7]
.sym 66953 core.cpu.i_tv80_core.IR[6]
.sym 66954 $false
.sym 66955 $false
.sym 66958 core.cpu.i_tv80_core.mcycle[6]
.sym 66959 $abc$77013$new_n2102_
.sym 66960 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68808[3]_new_inv_
.sym 66961 core.reset_n
.sym 66964 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$65206[2]_new_
.sym 66965 $abc$77013$new_n1805_
.sym 66966 $false
.sym 66967 $false
.sym 66970 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[10]_new_
.sym 66971 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$65206[2]_new_
.sym 66972 $false
.sym 66973 $false
.sym 66974 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$65225
.sym 66975 clk
.sym 66976 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 66977 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63418
.sym 66979 $abc$77013$new_n3744_
.sym 66981 $abc$77013$new_n3748_
.sym 66982 core.uart0.uart0.LSR[7]
.sym 67051 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_
.sym 67052 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][2]_new_
.sym 67053 $abc$77013$auto$wreduce.cc:455:run$31583[1]_new_
.sym 67054 $false
.sym 67057 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[12]_new_
.sym 67058 $abc$77013$new_n1804_
.sym 67059 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[11]_new_
.sym 67060 $false
.sym 67063 core.cpu.i_tv80_core.IR[3]
.sym 67064 $abc$77013$new_n1804_
.sym 67065 $false
.sym 67066 $false
.sym 67069 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_
.sym 67070 $abc$77013$auto$wreduce.cc:455:run$31583[1]_new_
.sym 67071 core.cpu.i_tv80_core.IR[4]
.sym 67072 $false
.sym 67081 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[10]_new_
.sym 67082 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[12]_new_
.sym 67083 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$33952[11]_new_
.sym 67084 $abc$77013$new_n1805_
.sym 67087 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_
.sym 67088 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$36729[2]_new_inv_
.sym 67089 $abc$77013$auto$wreduce.cc:455:run$31583[1]_new_
.sym 67090 $false
.sym 67100 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63266
.sym 67101 $abc$77013$techmap$techmap\core.ioporta.$procmux$2358.$and$/usr/bin/../share/yosys/techmap.v:434$32934_Y[4]_new_
.sym 67102 $abc$77013$new_n2668_
.sym 67103 $abc$77013$new_n2600_
.sym 67104 $abc$77013$techmap$techmap\core.ioporta.$procmux$2358.$and$/usr/bin/../share/yosys/techmap.v:434$32934_Y[0]_new_
.sym 67105 $abc$77013$new_n2578_
.sym 67107 core.ioporta.out_1[4]
.sym 67174 core.cpu.i_tv80_core.IR[3]
.sym 67175 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][3]_new_
.sym 67176 $abc$77013$new_n1422_
.sym 67177 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_
.sym 67186 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$53066[0]_new_inv_
.sym 67187 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27840.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$42079_Y_new_inv_
.sym 67188 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][1]_new_
.sym 67189 $abc$77013$new_n1806_
.sym 67204 core.cpu.i_tv80_core.IR[7]
.sym 67205 core.cpu.i_tv80_core.IR[4]
.sym 67206 $abc$77013$auto$wreduce.cc:455:run$31583[1]_new_
.sym 67207 core.cpu.i_tv80_core.mcycle[0]
.sym 67210 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3376_Y
.sym 67211 $false
.sym 67212 $false
.sym 67213 $false
.sym 67220 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$68877
.sym 67221 clk
.sym 67222 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 67225 $abc$77013$techmap$techmap\core.ioporta.$procmux$2358.$and$/usr/bin/../share/yosys/techmap.v:434$32934_Y[2]_new_
.sym 67227 $abc$77013$techmap$techmap\core.ioporta.$procmux$2358.$and$/usr/bin/../share/yosys/techmap.v:434$32933_Y[1]_new_
.sym 67228 $abc$77013$new_n2601_
.sym 67229 $abc$77013$auto$tribuf.cc:129:run$31169.B_AND_S[34]_new_
.sym 67230 core.int_n
.sym 67297 $abc$77013$new_n3756_
.sym 67298 core.cpu.i_tv80_core.IntE_FF1
.sym 67299 $false
.sym 67300 $false
.sym 67303 $abc$77013$new_n3755_
.sym 67304 core.cpu.i_tv80_core.IntE_FF2
.sym 67305 $abc$77013$new_n3757_
.sym 67306 $abc$77013$new_n3754_
.sym 67309 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 67310 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\SetEI[0:0]_new_
.sym 67311 core.cpu.i_tv80_core.IntE_FF1
.sym 67312 core.cpu.i_tv80_core.INT_s
.sym 67315 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$2\SetEI[0:0]_new_
.sym 67316 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 67317 core.cpu.i_tv80_core.tstate[2]
.sym 67318 $false
.sym 67321 core.cpu.i_tv80_core.IntE_FF2
.sym 67322 $abc$77013$new_n3756_
.sym 67323 $abc$77013$new_n3757_
.sym 67324 $false
.sym 67327 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:1260$1457_Y
.sym 67328 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:1265$1464_Y_new_
.sym 67329 $abc$77013$new_n3752_
.sym 67330 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3532_Y_new_
.sym 67333 core.int_n
.sym 67334 $false
.sym 67335 $false
.sym 67336 $false
.sym 67339 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3376_Y
.sym 67340 $abc$77013$new_n3752_
.sym 67341 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3490_Y_new_
.sym 67342 $false
.sym 67343 $true
.sym 67344 clk
.sym 67345 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 67350 core.ioporta.out_2[4]
.sym 67352 core.ioporta.out_2[2]
.sym 67353 core.ioporta.out_2[1]
.sym 67426 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29948.$ternary$/usr/bin/../share/yosys/techmap.v:445$32983_Y[1]_new_
.sym 67427 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29948.$ternary$/usr/bin/../share/yosys/techmap.v:445$32983_Y[0]_new_inv_
.sym 67428 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 67429 $abc$77013$new_n3759_
.sym 67432 core.cpu.i_tv80_core.NMI_s
.sym 67433 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:1265$1464_Y_new_
.sym 67434 $false
.sym 67435 $false
.sym 67444 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29948.$ternary$/usr/bin/../share/yosys/techmap.v:445$32983_Y[1]_new_
.sym 67445 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$29948.$ternary$/usr/bin/../share/yosys/techmap.v:445$32983_Y[0]_new_inv_
.sym 67446 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 67447 core.cpu.i_tv80_core.NMI_s
.sym 67462 $abc$77013$techmap\core.cpu.i_tv80_core.$logic_and$./import/tv80/rtl/core/tv80_core.v:1260$1457_Y
.sym 67463 $false
.sym 67464 $false
.sym 67465 $false
.sym 67466 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$68877
.sym 67467 clk
.sym 67468 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 67469 core.ioporta.out_1[0]
.sym 67472 core.ioporta.out_1[2]
.sym 67475 core.ioporta.out_1[1]
.sym 67666 core.cpu.i_tv80_core.IR[0]
.sym 67667 core.cpu.i_tv80_core.IR[3]
.sym 67668 core.cpu.i_tv80_core.IR[1]
.sym 67669 core.cpu.i_tv80_core.IR[2]
.sym 67690 core.cpu.i_tv80_core.IR[0]
.sym 67691 core.cpu.i_tv80_core.IR[1]
.sym 67692 core.cpu.i_tv80_core.IR[2]
.sym 67693 $false
.sym 67716 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39771[7]
.sym 67717 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39785[1]_new_
.sym 67720 core.uart0.uart0.bit_tick.TX_Cnt[1]
.sym 67721 core.uart0.uart0.bit_tick.TX_Cnt[0]
.sym 67948 core.ioporta.out_1[0]
.sym 67949 $false
.sym 67950 $false
.sym 67951 $false
.sym 67958 $true
.sym 67959 clk
.sym 67960 $false
.sym 68178 core.reset_n
.sym 68179 core.cpu.i_tv80_core.BusAck
.sym 68180 $false
.sym 68181 $false
.sym 68478 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$sub$./import/tv80/rtl/core/tv80_alu.v:256$1654_Y[7]
.sym 68575 core.cpu.i_tv80_core.i_reg.DIH[2]
.sym 68576 $false
.sym 68577 $false
.sym 68578 $false
.sym 68591 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75155
.sym 68592 clk
.sym 68593 $false
.sym 68599 $abc$77013$auto$alumacc.cc:474:replace_alu$31865.BB[0]
.sym 68600 $abc$77013$auto$wreduce.cc:455:run$31568[0]
.sym 68674 core.cpu.i_tv80_core.i_reg.DIH[1]
.sym 68675 $false
.sym 68676 $false
.sym 68677 $false
.sym 68714 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$75155
.sym 68715 clk
.sym 68716 $false
.sym 68876 $true
.sym 68913 $abc$77013$auto$alumacc.cc:474:replace_alu$31871.C[0]$2
.sym 68914 $false
.sym 68915 $abc$77013$auto$alumacc.cc:474:replace_alu$31871.C[0]
.sym 68916 $false
.sym 68917 $false
.sym 68919 $auto$alumacc.cc:474:replace_alu$31871.C[1]
.sym 68921 core.cpu.i_tv80_core.BusA[0]
.sym 68922 $abc$77013$auto$alumacc.cc:474:replace_alu$31871.BB[0]
.sym 68925 $auto$alumacc.cc:474:replace_alu$31871.C[2]
.sym 68926 $false
.sym 68927 core.cpu.i_tv80_core.BusA[1]
.sym 68928 $abc$77013$auto$alumacc.cc:474:replace_alu$31871.BB[1]
.sym 68929 $auto$alumacc.cc:474:replace_alu$31871.C[1]
.sym 68931 $auto$alumacc.cc:474:replace_alu$31871.C[3]
.sym 68932 $false
.sym 68933 core.cpu.i_tv80_core.BusA[2]
.sym 68934 $abc$77013$auto$alumacc.cc:474:replace_alu$31871.BB[2]
.sym 68935 $auto$alumacc.cc:474:replace_alu$31871.C[2]
.sym 68937 $auto$alumacc.cc:474:replace_alu$31871.C[4]
.sym 68938 $false
.sym 68939 core.cpu.i_tv80_core.BusA[3]
.sym 68940 $abc$77013$auto$alumacc.cc:474:replace_alu$31871.BB[3]
.sym 68941 $auto$alumacc.cc:474:replace_alu$31871.C[3]
.sym 68944 $false
.sym 68945 $false
.sym 68946 $false
.sym 68947 $auto$alumacc.cc:474:replace_alu$31871.C[4]
.sym 68956 core.cpu.i_tv80_core.ALU_Op_r[1]
.sym 68957 core.cpu.i_tv80_core.BusB[3]
.sym 68958 $false
.sym 68959 $false
.sym 68964 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30490_CTRL_new_
.sym 68965 $abc$77013$new_n4327_
.sym 68966 $abc$77013$auto$simplemap.cc:168:logic_reduce$40779[1]_new_inv_
.sym 68967 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$58128_new_inv_
.sym 68968 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30918.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38169_Y_new_inv_
.sym 68969 $abc$77013$new_n2804_
.sym 69037 core.cpu.i_tv80_core.i_alu.Q_v[3]
.sym 69038 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30963.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_
.sym 69039 $abc$77013$new_n4347_
.sym 69040 core.cpu.i_tv80_core.ALU_Op_r[2]
.sym 69043 core.cpu.i_tv80_core.i_alu.Q_v[2]
.sym 69044 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30963.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_
.sym 69045 core.cpu.i_tv80_core.ALU_Op_r[2]
.sym 69046 $abc$77013$new_n4345_
.sym 69049 core.cpu.i_tv80_core.i_alu.Q_v[0]
.sym 69050 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30963.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_
.sym 69051 $abc$77013$new_n4337_
.sym 69052 core.cpu.i_tv80_core.ALU_Op_r[2]
.sym 69055 core.cpu.i_tv80_core.ALU_Op_r[1]
.sym 69056 core.cpu.i_tv80_core.BusA[0]
.sym 69057 core.cpu.i_tv80_core.BusB[0]
.sym 69058 core.cpu.i_tv80_core.ALU_Op_r[0]
.sym 69061 core.cpu.i_tv80_core.ALU_Op_r[1]
.sym 69062 core.cpu.i_tv80_core.BusA[3]
.sym 69063 core.cpu.i_tv80_core.BusB[3]
.sym 69064 core.cpu.i_tv80_core.ALU_Op_r[0]
.sym 69067 $false
.sym 69068 core.cpu.i_tv80_core.BusA[0]
.sym 69069 $abc$77013$auto$alumacc.cc:474:replace_alu$31871.BB[0]
.sym 69070 $abc$77013$auto$alumacc.cc:474:replace_alu$31871.C[0]
.sym 69073 core.cpu.i_tv80_core.ALU_Op_r[1]
.sym 69074 core.cpu.i_tv80_core.BusB[2]
.sym 69075 $false
.sym 69076 $false
.sym 69079 core.cpu.i_tv80_core.ALU_Op_r[1]
.sym 69080 core.cpu.i_tv80_core.BusB[2]
.sym 69081 core.cpu.i_tv80_core.BusA[2]
.sym 69082 core.cpu.i_tv80_core.ALU_Op_r[0]
.sym 69088 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$58999[1]_new_inv_
.sym 69089 $abc$77013$new_n4355_
.sym 69091 $abc$77013$new_n2890_
.sym 69092 $abc$77013$auto$memory_bram.cc:960:replace_cell$32024
.sym 69093 $abc$77013$auto$memory_bram.cc:960:replace_cell$32003
.sym 69160 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[0]_new_inv_
.sym 69161 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[1]_new_inv_
.sym 69162 $false
.sym 69163 $false
.sym 69166 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[2]_new_inv_
.sym 69167 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[3]_new_inv_
.sym 69168 $false
.sym 69169 $false
.sym 69172 core.cpu.i_tv80_core.i_alu.Q_v[1]
.sym 69173 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30963.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_
.sym 69174 core.cpu.i_tv80_core.ALU_Op_r[2]
.sym 69175 $abc$77013$new_n4339_
.sym 69184 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$40280_Y_new_
.sym 69185 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[0]_new_inv_
.sym 69186 $abc$77013$new_n2895_
.sym 69187 $false
.sym 69190 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[0]_new_inv_
.sym 69191 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[1]_new_inv_
.sym 69192 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[2]_new_inv_
.sym 69193 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[3]_new_inv_
.sym 69196 core.cpu.i_tv80_core.ALU_Op_r[1]
.sym 69197 core.cpu.i_tv80_core.BusB[1]
.sym 69198 $false
.sym 69199 $false
.sym 69202 core.cpu.i_tv80_core.ALU_Op_r[1]
.sym 69203 core.cpu.i_tv80_core.BusB[1]
.sym 69204 core.cpu.i_tv80_core.BusA[1]
.sym 69205 core.cpu.i_tv80_core.ALU_Op_r[0]
.sym 69209 $abc$77013$new_n4367_
.sym 69210 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30626.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$40289_Y_new_inv_
.sym 69211 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30626.$and$/usr/bin/../share/yosys/techmap.v:434$40285_Y[0]_new_
.sym 69212 $abc$77013$new_n4366_
.sym 69213 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$and$/usr/bin/../share/yosys/techmap.v:434$40282_Y[0]_new_
.sym 69214 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30626.$and$/usr/bin/../share/yosys/techmap.v:434$40282_Y[2]_new_
.sym 69215 $abc$77013$new_n2891_
.sym 69216 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$and$/usr/bin/../share/yosys/techmap.v:434$40282_Y[2]_new_
.sym 69283 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$40280_Y_new_
.sym 69284 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[1]_new_inv_
.sym 69285 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30626.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$40289_Y_new_inv_
.sym 69286 $false
.sym 69289 core.cpu.i_tv80_core.BusB[4]
.sym 69290 $abc$77013$new_n4365_
.sym 69291 $abc$77013$new_n4367_
.sym 69292 core.cpu.i_tv80_core.Save_ALU_r
.sym 69295 core.cpu.i_tv80_core.ALU_Op_r[2]
.sym 69296 core.cpu.i_tv80_core.ALU_Op_r[1]
.sym 69297 core.cpu.i_tv80_core.ALU_Op_r[3]
.sym 69298 $false
.sym 69301 core.cpu.i_tv80_core.BusB[6]
.sym 69302 core.cpu.i_tv80_core.ALU_Op_r[0]
.sym 69303 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_
.sym 69304 $abc$77013$new_n2871_
.sym 69307 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[4]_new_inv_
.sym 69308 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$59090[0]_new_
.sym 69309 core.cpu.di_reg[4]
.sym 69310 core.cpu.i_tv80_core.Save_ALU_r
.sym 69313 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$40280_Y_new_
.sym 69314 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[6]_new_inv_
.sym 69315 $abc$77013$new_n2870_
.sym 69316 $abc$77013$new_n2865_
.sym 69319 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40552_new_
.sym 69320 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][6]_new_inv_
.sym 69321 $abc$77013$new_n2864_
.sym 69322 $false
.sym 69325 core.cpu.i_tv80_core.BusB[0]
.sym 69326 core.cpu.i_tv80_core.ALU_Op_r[0]
.sym 69327 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[0]_new_inv_
.sym 69328 $abc$77013$new_n2871_
.sym 69332 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30575.$and$/usr/bin/../share/yosys/techmap.v:434$40103_Y_new_
.sym 69333 $abc$77013$new_n2771_
.sym 69334 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[0]_new_inv_
.sym 69335 $abc$77013$new_n2773_
.sym 69336 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$and$/usr/bin/../share/yosys/techmap.v:434$40282_Y[3]_new_
.sym 69337 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40655_new_
.sym 69338 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[2]_new_inv_
.sym 69339 $abc$77013$new_n4333_
.sym 69406 core.cpu.i_tv80_core.BusB[4]
.sym 69407 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[4]_new_inv_
.sym 69408 $abc$77013$auto$wreduce.cc:455:run$31569[7]_new_
.sym 69409 $abc$77013$auto$wreduce.cc:455:run$31569[3]_new_
.sym 69412 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 69413 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$and$/usr/bin/../share/yosys/techmap.v:434$40282_Y[3]_new_
.sym 69414 $abc$77013$new_n3588_
.sym 69415 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$and$/usr/bin/../share/yosys/techmap.v:434$40285_Y[3]_new_
.sym 69418 $abc$77013$core.cpu.i_tv80_core.i_alu.BitMask[7]_new_
.sym 69419 core.cpu.i_tv80_core.BusB[7]
.sym 69420 $false
.sym 69421 $false
.sym 69424 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$and$/usr/bin/../share/yosys/techmap.v:434$40282_Y[3]_new_
.sym 69425 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$and$/usr/bin/../share/yosys/techmap.v:434$40285_Y[3]_new_
.sym 69426 $abc$77013$new_n2980_
.sym 69427 core.cpu.i_tv80_core.Save_ALU_r
.sym 69430 core.cpu.i_tv80_core.BusB[7]
.sym 69431 core.cpu.i_tv80_core.ALU_Op_r[0]
.sym 69432 $abc$77013$core.cpu.i_tv80_core.i_alu.BitMask[7]_new_
.sym 69433 $abc$77013$new_n2871_
.sym 69436 core.cpu.i_tv80_core.ALU_Op_r[3]
.sym 69437 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30963.$ternary$/usr/bin/../share/yosys/techmap.v:445$38211_Y_new_inv_
.sym 69438 $abc$77013$new_n3417_
.sym 69439 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30989.$and$/usr/bin/../share/yosys/techmap.v:434$38171_Y_new_
.sym 69442 core.cpu.i_tv80_core.BusA[0]
.sym 69443 core.cpu.i_tv80_core.BusA[7]
.sym 69444 core.cpu.i_tv80_core.IR[3]
.sym 69445 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40655_new_
.sym 69448 $abc$77013$auto$wreduce.cc:455:run$31569[7]_new_
.sym 69449 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$59090[0]_new_
.sym 69450 $false
.sym 69451 $false
.sym 69455 $abc$77013$new_n4440_
.sym 69456 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$25\F_Out[2:2]_new_
.sym 69457 $abc$77013$new_n2653_
.sym 69458 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$4\Q_t[7:0][3]_new_inv_
.sym 69459 $abc$77013$auto$memory_bram.cc:983:replace_cell$32352.Y_B[0]_new_inv_
.sym 69460 $abc$77013$new_n2614_
.sym 69461 $abc$77013$auto$memory_bram.cc:983:replace_cell$32352.Y_B[1]_new_inv_
.sym 69462 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$40661[1]_new_
.sym 69529 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40655_new_
.sym 69530 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$25\F_Out[2:2]_new_
.sym 69531 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30982.$and$/usr/bin/../share/yosys/techmap.v:434$40106_Y_new_
.sym 69532 $abc$77013$new_n3386_
.sym 69535 core.cpu.i_tv80_core.BusA[6]
.sym 69536 core.cpu.i_tv80_core.BusA[4]
.sym 69537 core.cpu.i_tv80_core.IR[3]
.sym 69538 $false
.sym 69541 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$40280_Y_new_
.sym 69542 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[3]_new_inv_
.sym 69543 $abc$77013$new_n2936_
.sym 69544 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30626.$and$/usr/bin/../share/yosys/techmap.v:434$40282_Y[3]_new_
.sym 69547 $abc$77013$new_n3891_
.sym 69548 core.cpu.i_tv80_core.A[11]
.sym 69549 $false
.sym 69550 $false
.sym 69553 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$4\Q_t[7:0][5]_new_inv_
.sym 69554 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40655_new_
.sym 69555 $false
.sym 69556 $false
.sym 69559 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$59090[0]_new_
.sym 69560 $abc$77013$auto$wreduce.cc:455:run$31569[3]_new_
.sym 69561 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$59066[2]_new_inv_
.sym 69562 $abc$77013$new_n2935_
.sym 69565 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$4\Q_t[7:0][3]_new_inv_
.sym 69566 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40655_new_
.sym 69567 $false
.sym 69568 $false
.sym 69571 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[3]_new_inv_
.sym 69572 core.cpu.i_tv80_core.BusB[3]
.sym 69573 $false
.sym 69574 $false
.sym 69578 $abc$77013$techmap$auto$memory_bram.cc:983:replace_cell$32350.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32982_Y_new_inv_
.sym 69579 $abc$77013$new_n2703_
.sym 69580 $abc$77013$auto$memory_bram.cc:983:replace_cell$32350.Y_B[0]_new_inv_
.sym 69582 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74908
.sym 69584 $abc$77013$techmap$auto$memory_bram.cc:983:replace_cell$32352.$ternary$/usr/bin/../share/yosys/techmap.v:445$32983_Y[1]_new_inv_
.sym 69585 core.spi0.master.data_read[5]
.sym 69676 core.cpu.i_tv80_core.BusB[3]
.sym 69677 core.cpu.i_tv80_core.ALU_Op_r[0]
.sym 69678 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[3]_new_inv_
.sym 69679 $abc$77013$new_n2871_
.sym 69688 core.cpu.i_tv80_core.IR[5]
.sym 69689 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40179[0]_new_
.sym 69690 $false
.sym 69691 $false
.sym 69701 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$60760[0]_new_inv_
.sym 69702 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74764
.sym 69705 $abc$77013$techmap$auto$memory_bram.cc:983:replace_cell$32353.$ternary$/usr/bin/../share/yosys/techmap.v:445$32983_Y[0]_new_inv_
.sym 69706 $abc$77013$new_n2586_
.sym 69707 core.spi0.master.data_read[2]
.sym 69775 $abc$77013$new_n1397_
.sym 69776 $abc$77013$new_n1400_
.sym 69777 $abc$77013$new_n1403_
.sym 69778 $false
.sym 69805 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][1]_new_
.sym 69806 core.cpu.i_tv80_core.IR[3]
.sym 69807 core.cpu.i_tv80_core.F[0]
.sym 69808 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61504[1]_new_inv_
.sym 69817 core.cpu.i_tv80_core.F[6]
.sym 69818 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[0]_new_inv_
.sym 69819 core.cpu.i_tv80_core.F[7]
.sym 69820 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_
.sym 69824 $abc$77013$new_n4533_
.sym 69825 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$60736[0]_new_inv_
.sym 69826 $abc$77013$new_n2615_
.sym 69827 $abc$77013$core.spi0.read_data[3]_new_inv_
.sym 69828 $abc$77013$new_n2616_
.sym 69829 $abc$77013$new_n2650_
.sym 69830 core.spi0.reg_config[2]
.sym 69831 core.spi0.reg_config[3]
.sym 69934 core.cpu.i_tv80_core.do[2]
.sym 69935 $false
.sym 69936 $false
.sym 69937 $false
.sym 69940 core.cpu.i_tv80_core.do[3]
.sym 69941 $false
.sym 69942 $false
.sym 69943 $false
.sym 69944 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64501
.sym 69945 clk
.sym 69946 $false
.sym 69948 $abc$77013$new_n2723_
.sym 69949 $abc$77013$new_n2687_
.sym 69950 $abc$77013$auto$memory_bram.cc:983:replace_cell$32350.Y_B[1]_new_inv_
.sym 69951 $abc$77013$new_n2673_
.sym 69952 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64045
.sym 69953 $abc$77013$new_n2722_
.sym 69954 core.spi0.reg_config[5]
.sym 70051 core.cpu.i_tv80_core.do[5]
.sym 70052 $false
.sym 70053 $false
.sym 70054 $false
.sym 70067 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64501
.sym 70068 clk
.sym 70069 $false
.sym 70070 $abc$77013$auto$tribuf.cc:129:run$31169.Y_B[3]_new_inv_
.sym 70071 core.cpu.di[4]
.sym 70072 $abc$77013$new_n2656_
.sym 70073 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64349
.sym 70074 $abc$77013$new_n2726_
.sym 70075 core.spi0.reg_config[6]
.sym 70076 core.spi0.reg_config[7]
.sym 70162 $abc$77013$new_n1759_
.sym 70163 $abc$77013$new_n2556_
.sym 70164 core.cpu.i_tv80_core.A[5]
.sym 70165 core.cpu.i_tv80_core.A[6]
.sym 70168 $abc$77013$new_n1759_
.sym 70169 $abc$77013$new_n1760_
.sym 70170 core.cpu.i_tv80_core.A[5]
.sym 70171 core.cpu.i_tv80_core.A[6]
.sym 70180 core.cpu.iorq_n
.sym 70181 core.cpu.i_tv80_core.A[3]
.sym 70182 core.cpu.i_tv80_core.A[4]
.sym 70183 $abc$77013$new_n1781_
.sym 70193 $abc$77013$new_n2164_
.sym 70194 core.cpu.di[5]
.sym 70195 $abc$77013$new_n2679_
.sym 70196 $abc$77013$new_n2559_
.sym 70197 core.cpu.di[1]
.sym 70198 $abc$77013$techmap$auto$tribuf.cc:129:run$31169.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_
.sym 70199 $abc$77013$new_n2642_
.sym 70200 core.uart0.uart0.IER[4]
.sym 70267 core.cpu.i_tv80_core.A[5]
.sym 70268 $abc$77013$new_n1760_
.sym 70269 $abc$77013$new_n1759_
.sym 70270 core.cpu.i_tv80_core.A[6]
.sym 70273 core.cpu.i_tv80_core.A[5]
.sym 70274 $abc$77013$new_n2556_
.sym 70275 $abc$77013$new_n1759_
.sym 70276 core.cpu.i_tv80_core.A[6]
.sym 70285 core.cpu.rd_n
.sym 70286 $abc$77013$techmap\core.$and$./rtl/iceZ0mb1e.v:87$1558_Y_new_
.sym 70287 $false
.sym 70288 $false
.sym 70291 $abc$77013$techmap\core.$and$./rtl/iceZ0mb1e.v:87$1558_Y_new_
.sym 70292 $abc$77013$new_n2556_
.sym 70293 $false
.sym 70294 $false
.sym 70297 core.cpu.i_tv80_core.A[7]
.sym 70298 core.cpu.i_tv80_core.A[3]
.sym 70299 core.cpu.i_tv80_core.A[4]
.sym 70300 core.cpu.iorq_n
.sym 70303 core.cpu.wr_n
.sym 70304 $abc$77013$techmap\core.$and$./rtl/iceZ0mb1e.v:87$1558_Y_new_
.sym 70305 $false
.sym 70306 $false
.sym 70309 core.cpu.wr_n
.sym 70310 core.cpu.rd_n
.sym 70311 $false
.sym 70312 $false
.sym 70319 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$64675[3]_new_inv_
.sym 70320 $abc$77013$techmap$techmap\core.spi0.$procmux$1901.$and$/usr/bin/../share/yosys/techmap.v:434$32971_Y[2]_new_
.sym 70321 core.uart0.uart0.MCR[0]
.sym 70352 $true
.sym 70389 core.cpu.i_tv80_core.Pre_XY_F_M[0]$2
.sym 70390 $false
.sym 70391 core.cpu.i_tv80_core.Pre_XY_F_M[0]
.sym 70392 $false
.sym 70393 $false
.sym 70395 $auto$alumacc.cc:474:replace_alu$31847.C[2]
.sym 70397 $false
.sym 70398 core.cpu.i_tv80_core.Pre_XY_F_M[1]
.sym 70402 $false
.sym 70403 $false
.sym 70404 core.cpu.i_tv80_core.Pre_XY_F_M[2]
.sym 70405 $auto$alumacc.cc:474:replace_alu$31847.C[2]
.sym 70408 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27669.$and$/usr/bin/../share/yosys/techmap.v:434$42164_Y[0]_new_
.sym 70409 core.cpu.i_tv80_core.mcycle[2]
.sym 70410 $false
.sym 70411 $false
.sym 70414 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27669.$and$/usr/bin/../share/yosys/techmap.v:434$42164_Y[0]_new_
.sym 70415 core.cpu.i_tv80_core.mcycle[0]
.sym 70416 $false
.sym 70417 $false
.sym 70432 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_mcode.$procmux$27669.$and$/usr/bin/../share/yosys/techmap.v:434$42164_Y[0]_new_
.sym 70433 core.cpu.i_tv80_core.mcycle[1]
.sym 70434 $false
.sym 70435 $false
.sym 70436 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$69085
.sym 70437 clk
.sym 70438 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 70440 $abc$77013$new_n2710_
.sym 70441 core.spi0.reg_clockdiv[4]
.sym 70445 core.spi0.reg_clockdiv[7]
.sym 70513 core.cpu.i_tv80_core.Pre_XY_F_M[1]
.sym 70514 core.cpu.i_tv80_core.Pre_XY_F_M[0]
.sym 70515 $false
.sym 70516 $false
.sym 70525 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68808[3]_new_inv_
.sym 70526 $abc$77013$new_n2029_
.sym 70527 core.reset_n
.sym 70528 $false
.sym 70537 $false
.sym 70538 $false
.sym 70539 core.cpu.i_tv80_core.Pre_XY_F_M[0]
.sym 70540 $false
.sym 70549 core.cpu.i_tv80_core.IR[4]
.sym 70550 core.cpu.i_tv80_core.IR[5]
.sym 70551 $false
.sym 70552 $false
.sym 70563 core.cpu.di[7]
.sym 70567 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70787
.sym 70568 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$70777[2]_new_
.sym 70569 core.uart0.uart0.LCR[2]
.sym 70636 $abc$77013$auto$wreduce.cc:455:run$31565[2]
.sym 70637 core.cpu.i_tv80_core.mcycle[6]
.sym 70638 $abc$77013$auto$simplemap.cc:309:simplemap_lut$62525_new_inv_
.sym 70639 $false
.sym 70660 core.cpu.i_tv80_core.mcycle[6]
.sym 70661 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68764[2]_new_inv_
.sym 70662 core.cpu.i_tv80_core.mcycle[0]
.sym 70663 $abc$77013$new_n3740_
.sym 70666 $abc$77013$auto$simplemap.cc:309:simplemap_lut$62525_new_inv_
.sym 70667 $abc$77013$auto$wreduce.cc:455:run$31565[2]
.sym 70668 $abc$77013$auto$simplemap.cc:309:simplemap_lut$36142[1]
.sym 70669 core.cpu.i_tv80_core.mcycle[6]
.sym 70672 $abc$77013$new_n3736_
.sym 70673 $abc$77013$new_n3735_
.sym 70674 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68808[3]_new_inv_
.sym 70675 $false
.sym 70678 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68808[3]_new_inv_
.sym 70679 $abc$77013$techmap\core.cpu.i_tv80_core.$procmux$3571_Y[1]_new_inv_
.sym 70680 $false
.sym 70681 $false
.sym 70682 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$69315
.sym 70683 clk
.sym 70684 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 70690 $abc$77013$new_n2736_
.sym 70691 core.uart0.uart0.SCR[7]
.sym 70759 $abc$77013$auto$simplemap.cc:309:simplemap_lut$62525_new_inv_
.sym 70760 $abc$77013$auto$wreduce.cc:455:run$31565[2]
.sym 70761 core.cpu.i_tv80_core.mcycle[6]
.sym 70762 $abc$77013$auto$simplemap.cc:309:simplemap_lut$36142[1]
.sym 70765 $abc$77013$auto$simplemap.cc:309:simplemap_lut$62525_new_inv_
.sym 70766 core.cpu.i_tv80_core.mcycle[6]
.sym 70767 $abc$77013$auto$wreduce.cc:455:run$31565[2]
.sym 70768 $abc$77013$auto$simplemap.cc:309:simplemap_lut$36142[1]
.sym 70771 $abc$77013$auto$simplemap.cc:309:simplemap_lut$62525_new_inv_
.sym 70772 core.cpu.i_tv80_core.mcycle[6]
.sym 70773 $abc$77013$auto$wreduce.cc:455:run$31565[2]
.sym 70774 $abc$77013$auto$simplemap.cc:309:simplemap_lut$36142[1]
.sym 70777 $abc$77013$new_n2102_
.sym 70778 core.cpu.i_tv80_core.mcycle[1]
.sym 70779 $abc$77013$new_n3742_
.sym 70780 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68808[3]_new_inv_
.sym 70783 $abc$77013$new_n2102_
.sym 70784 core.cpu.i_tv80_core.mcycle[3]
.sym 70785 $abc$77013$new_n3746_
.sym 70786 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68808[3]_new_inv_
.sym 70789 $abc$77013$new_n2102_
.sym 70790 core.cpu.i_tv80_core.mcycle[5]
.sym 70791 $abc$77013$new_n3750_
.sym 70792 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68808[3]_new_inv_
.sym 70795 $abc$77013$new_n2102_
.sym 70796 core.cpu.i_tv80_core.mcycle[2]
.sym 70797 $abc$77013$new_n3744_
.sym 70798 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68808[3]_new_inv_
.sym 70801 core.cpu.i_tv80_core.mcycle[4]
.sym 70802 $abc$77013$new_n2102_
.sym 70803 $abc$77013$new_n3748_
.sym 70804 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$68808[3]_new_inv_
.sym 70805 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$69315
.sym 70806 clk
.sym 70807 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 70808 $abc$77013$new_n2690_
.sym 70809 $abc$77013$new_n2646_
.sym 70812 core.ioporta.out_1[5]
.sym 70815 core.ioporta.out_1[3]
.sym 70882 core.cpu.i_tv80_core.A[0]
.sym 70883 core.cpu.i_tv80_core.A[1]
.sym 70884 $abc$77013$core.ioporta.write_sel_new_
.sym 70885 $false
.sym 70894 $abc$77013$auto$simplemap.cc:309:simplemap_lut$36142[1]
.sym 70895 core.cpu.i_tv80_core.mcycle[6]
.sym 70896 $abc$77013$auto$wreduce.cc:455:run$31565[2]
.sym 70897 $abc$77013$auto$simplemap.cc:309:simplemap_lut$62525_new_inv_
.sym 70906 $abc$77013$auto$simplemap.cc:309:simplemap_lut$62525_new_inv_
.sym 70907 $abc$77013$auto$simplemap.cc:309:simplemap_lut$36142[1]
.sym 70908 $abc$77013$auto$wreduce.cc:455:run$31565[2]
.sym 70909 core.cpu.i_tv80_core.mcycle[6]
.sym 70912 $false
.sym 70913 $false
.sym 70914 $false
.sym 70915 $false
.sym 70928 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63107
.sym 70929 clk
.sym 70930 $false
.sym 70931 $abc$77013$techmap$techmap\core.ioporta.$procmux$2358.$and$/usr/bin/../share/yosys/techmap.v:434$32933_Y[3]_new_
.sym 70932 $abc$77013$auto$tribuf.cc:129:run$31169.B_AND_S[32]_new_
.sym 70935 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63570
.sym 70936 $abc$77013$techmap$techmap\core.ioporta.$procmux$2358.$and$/usr/bin/../share/yosys/techmap.v:434$32933_Y[5]_new_
.sym 70937 core.ioporta.cfgreg[1]
.sym 70938 core.ioporta.cfgreg[0]
.sym 71005 core.cpu.i_tv80_core.A[1]
.sym 71006 core.cpu.i_tv80_core.A[0]
.sym 71007 $abc$77013$core.ioporta.write_sel_new_
.sym 71008 $false
.sym 71011 core.ioporta.out_1[4]
.sym 71012 core.ioporta.cfgreg[0]
.sym 71013 core.cpu.i_tv80_core.A[0]
.sym 71014 core.cpu.i_tv80_core.A[1]
.sym 71017 $abc$77013$new_n2578_
.sym 71018 core.ioporta.out_2[4]
.sym 71019 $abc$77013$techmap$techmap\core.ioporta.$procmux$2358.$and$/usr/bin/../share/yosys/techmap.v:434$32934_Y[4]_new_
.sym 71020 $abc$77013$core.ioporta.read_sel_new_
.sym 71023 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$57977[1]_new_inv_
.sym 71024 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$57977[0]_new_inv_
.sym 71025 $abc$77013$core.i2c0.read_sel_new_
.sym 71026 $abc$77013$new_n2601_
.sym 71029 core.ioporta.cfgreg[0]
.sym 71030 core.ioporta.out_1[0]
.sym 71031 core.cpu.i_tv80_core.A[0]
.sym 71032 core.cpu.i_tv80_core.A[1]
.sym 71035 core.cpu.i_tv80_core.A[1]
.sym 71036 core.ioporta.cfgreg[1]
.sym 71037 core.cpu.i_tv80_core.A[0]
.sym 71038 $false
.sym 71047 core.cpu.i_tv80_core.do[4]
.sym 71048 $false
.sym 71049 $false
.sym 71050 $false
.sym 71051 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63418
.sym 71052 clk
.sym 71053 $false
.sym 71054 $abc$77013$techmap$techmap\core.ioporta.$procmux$2358.$and$/usr/bin/../share/yosys/techmap.v:434$32934_Y[6]_new_
.sym 71055 $abc$77013$techmap$techmap\core.ioporta.$procmux$2358.$and$/usr/bin/../share/yosys/techmap.v:434$32933_Y[7]_new_
.sym 71056 $abc$77013$new_n2739_
.sym 71057 $abc$77013$new_n2603_
.sym 71058 $abc$77013$new_n2718_
.sym 71060 core.ioporta.out_1[7]
.sym 71061 core.ioporta.out_1[6]
.sym 71140 core.ioporta.cfgreg[0]
.sym 71141 core.ioporta.out_1[2]
.sym 71142 core.cpu.i_tv80_core.A[0]
.sym 71143 core.cpu.i_tv80_core.A[1]
.sym 71152 core.ioporta.out_2[1]
.sym 71153 core.ioporta.cfgreg[1]
.sym 71154 core.cpu.i_tv80_core.A[1]
.sym 71155 core.cpu.i_tv80_core.A[0]
.sym 71158 $abc$77013$new_n2603_
.sym 71159 core.ioporta.out_1[1]
.sym 71160 $abc$77013$techmap$techmap\core.ioporta.$procmux$2358.$and$/usr/bin/../share/yosys/techmap.v:434$32933_Y[1]_new_
.sym 71161 $abc$77013$core.ioporta.read_sel_new_
.sym 71164 $abc$77013$new_n2578_
.sym 71165 core.ioporta.out_2[2]
.sym 71166 $abc$77013$techmap$techmap\core.ioporta.$procmux$2358.$and$/usr/bin/../share/yosys/techmap.v:434$32934_Y[2]_new_
.sym 71167 $abc$77013$core.ioporta.read_sel_new_
.sym 71170 $true$2
.sym 71171 $false
.sym 71172 $false
.sym 71173 $false
.sym 71174 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63107
.sym 71175 clk
.sym 71176 $false
.sym 71181 core.ioporta.out_2[6]
.sym 71182 core.ioporta.out_2[3]
.sym 71183 core.ioporta.out_2[7]
.sym 71275 core.cpu.i_tv80_core.do[4]
.sym 71276 $false
.sym 71277 $false
.sym 71278 $false
.sym 71287 core.cpu.i_tv80_core.do[2]
.sym 71288 $false
.sym 71289 $false
.sym 71290 $false
.sym 71293 core.cpu.i_tv80_core.do[1]
.sym 71294 $false
.sym 71295 $false
.sym 71296 $false
.sym 71297 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63266
.sym 71298 clk
.sym 71299 $false
.sym 71374 core.cpu.i_tv80_core.do[0]
.sym 71375 $false
.sym 71376 $false
.sym 71377 $false
.sym 71392 core.cpu.i_tv80_core.do[2]
.sym 71393 $false
.sym 71394 $false
.sym 71395 $false
.sym 71410 core.cpu.i_tv80_core.do[1]
.sym 71411 $false
.sym 71412 $false
.sym 71413 $false
.sym 71420 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63418
.sym 71421 clk
.sym 71422 $false
.sym 71548 $abc$77013$auto$wreduce.cc:455:run$31621[2]
.sym 71549 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$38349[3]
.sym 71550 $abc$77013$auto$wreduce.cc:455:run$31621[4]
.sym 71551 core.uart0.uart0.bit_tick.TX_Cnt[4]
.sym 71552 core.uart0.uart0.bit_tick.TX_Cnt[3]
.sym 71553 core.uart0.uart0.bit_tick.TX_Cnt[2]
.sym 71626 $false
.sym 71627 $false
.sym 71628 core.uart0.uart0.bit_tick.TX_Cnt[0]
.sym 71629 $false
.sym 71632 core.uart0.uart0.bit_tick.TX_Cnt[1]
.sym 71633 core.uart0.uart0.bit_tick.TX_Cnt[0]
.sym 71634 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39771[7]
.sym 71635 $abc$77013$auto$wreduce.cc:455:run$31621[2]
.sym 71650 core.uart0.uart0.bit_tick.TX_Cnt[1]
.sym 71651 core.uart0.uart0.bit_tick.TX_Cnt[0]
.sym 71652 $abc$77013$new_n3849_
.sym 71653 $false
.sym 71656 $abc$77013$new_n3849_
.sym 71657 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39771[7]
.sym 71658 $false
.sym 71659 $false
.sym 71666 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$71782
.sym 71667 clk
.sym 71668 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 71673 i2c_sda_oen
.sym 71792 core.i2c0.master.i2c_sda_in
.sym 72016 uart_rxd$2
.sym 72183 $abc$77013$auto$memory_bram.cc:922:replace_cell$32291[1]
.sym 72306 $abc$77013$auto$memory_bram.cc:922:replace_cell$32291[0]
.sym 72418 $false
.sym 72419 $abc$77013$auto$alumacc.cc:474:replace_alu$31889.AA[7]
.sym 72420 $false
.sym 72421 $auto$alumacc.cc:474:replace_alu$31889.C[7]
.sym 72429 $abc$77013$auto$memory_bram.cc:922:replace_cell$32107[1]
.sym 72529 $abc$77013$auto$wreduce.cc:455:run$31568[0]
.sym 72530 core.cpu.i_tv80_core.BusA[0]
.sym 72531 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:224$1639_Y_new_inv_
.sym 72532 $false
.sym 72535 $false
.sym 72536 $false
.sym 72537 core.cpu.i_tv80_core.BusA[0]
.sym 72538 $false
.sym 72552 $abc$77013$auto$memory_bram.cc:922:replace_cell$32107[0]
.sym 72675 $abc$77013$auto$memory_bram.cc:922:replace_cell$32270[1]
.sym 72798 $abc$77013$auto$memory_bram.cc:922:replace_cell$32270[0]
.sym 72874 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30918.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38169_Y_new_inv_
.sym 72875 core.cpu.i_tv80_core.ALU_Op_r[3]
.sym 72876 $false
.sym 72877 $false
.sym 72880 $abc$77013$new_n4326_
.sym 72881 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][0]_new_inv_
.sym 72882 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][5]_new_inv_
.sym 72883 $abc$77013$new_n2804_
.sym 72886 $abc$77013$new_n2816_
.sym 72887 core.cpu.i_tv80_core.BusA[2]
.sym 72888 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][3]_new_inv_
.sym 72889 $false
.sym 72892 $abc$77013$auto$memory_bram.cc:960:replace_cell$32024
.sym 72893 $abc$77013$auto$memory_bram.cc:922:replace_cell$32291[1]
.sym 72894 $abc$77013$auto$memory_bram.cc:960:replace_cell$32003
.sym 72895 $abc$77013$auto$memory_bram.cc:922:replace_cell$32270[1]
.sym 72898 core.cpu.i_tv80_core.ALU_Op_r[0]
.sym 72899 core.cpu.i_tv80_core.ALU_Op_r[1]
.sym 72900 core.cpu.i_tv80_core.ALU_Op_r[2]
.sym 72901 $false
.sym 72904 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][6]_new_inv_
.sym 72905 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][7]_new_inv_
.sym 72906 $abc$77013$auto$simplemap.cc:168:logic_reduce$40779[1]_new_inv_
.sym 72907 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40552_new_
.sym 72921 $abc$77013$auto$memory_bram.cc:922:replace_cell$32086[1]
.sym 73003 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30490_CTRL_new_
.sym 73004 core.cpu.i_tv80_core.BusA[5]
.sym 73005 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][5]_new_inv_
.sym 73006 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40552_new_
.sym 73009 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[2]_new_inv_
.sym 73010 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$40280_Y_new_
.sym 73011 $abc$77013$new_n2925_
.sym 73012 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30626.$and$/usr/bin/../share/yosys/techmap.v:434$40282_Y[2]_new_
.sym 73021 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40552_new_
.sym 73022 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][0]_new_inv_
.sym 73023 $abc$77013$new_n2891_
.sym 73024 $false
.sym 73027 $abc$77013$auto$rtlil.cc:1874:Eq$32012
.sym 73028 $false
.sym 73029 $false
.sym 73030 $false
.sym 73033 $abc$77013$auto$rtlil.cc:1874:Eq$31991
.sym 73034 $false
.sym 73035 $false
.sym 73036 $false
.sym 73037 $true
.sym 73038 clk
.sym 73039 $false
.sym 73044 $abc$77013$auto$memory_bram.cc:922:replace_cell$32086[0]
.sym 73114 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$and$/usr/bin/../share/yosys/techmap.v:434$40287_Y[0]_new_
.sym 73115 $abc$77013$new_n2949_
.sym 73116 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$and$/usr/bin/../share/yosys/techmap.v:434$40282_Y[0]_new_
.sym 73117 $abc$77013$new_n4366_
.sym 73120 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40552_new_
.sym 73121 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:224$1639_Y_new_inv_
.sym 73122 core.cpu.i_tv80_core.BusA[1]
.sym 73123 $abc$77013$new_n2907_
.sym 73126 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[0]_new_inv_
.sym 73127 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$59090[0]_new_
.sym 73128 core.cpu.i_tv80_core.BusB[0]
.sym 73129 $false
.sym 73132 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$40280_Y_new_
.sym 73133 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30946.$ternary$/usr/bin/../share/yosys/techmap.v:445$40110_Y[4]_new_inv_
.sym 73134 core.cpu.i_tv80_core.BusA[4]
.sym 73135 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30490_CTRL_new_
.sym 73138 core.cpu.i_tv80_core.BusA[3]
.sym 73139 core.cpu.i_tv80_core.BusA[5]
.sym 73140 core.cpu.i_tv80_core.IR[3]
.sym 73141 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40655_new_
.sym 73144 core.cpu.i_tv80_core.BusA[1]
.sym 73145 core.cpu.i_tv80_core.BusA[3]
.sym 73146 core.cpu.i_tv80_core.IR[3]
.sym 73147 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40655_new_
.sym 73150 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40655_new_
.sym 73151 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30550.$ternary$/usr/bin/../share/yosys/techmap.v:445$38974_Y_new_inv_
.sym 73152 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30626.$and$/usr/bin/../share/yosys/techmap.v:434$40285_Y[0]_new_
.sym 73153 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30626.$and$/usr/bin/../share/yosys/techmap.v:434$40286_Y[0]_new_
.sym 73156 core.cpu.i_tv80_core.BusA[7]
.sym 73157 core.cpu.i_tv80_core.BusA[5]
.sym 73158 core.cpu.i_tv80_core.IR[3]
.sym 73159 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40655_new_
.sym 73167 $abc$77013$auto$memory_bram.cc:922:replace_cell$32149[1]
.sym 73237 $abc$77013$new_n2764_
.sym 73238 $abc$77013$new_n2768_
.sym 73239 $abc$77013$new_n2773_
.sym 73240 $false
.sym 73243 core.cpu.i_tv80_core.BusB[6]
.sym 73244 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_
.sym 73245 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$59090[0]_new_
.sym 73246 $false
.sym 73249 core.cpu.i_tv80_core.IR[3]
.sym 73250 core.cpu.i_tv80_core.IR[4]
.sym 73251 core.cpu.i_tv80_core.IR[5]
.sym 73252 $false
.sym 73255 core.cpu.i_tv80_core.BusB[0]
.sym 73256 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[0]_new_inv_
.sym 73257 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[2]_new_inv_
.sym 73258 core.cpu.i_tv80_core.BusB[2]
.sym 73261 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30537.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38979_Y_new_inv_
.sym 73262 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40655_new_
.sym 73263 $false
.sym 73264 $false
.sym 73267 core.cpu.i_tv80_core.ALU_Op_r[2]
.sym 73268 core.cpu.i_tv80_core.ALU_Op_r[0]
.sym 73269 core.cpu.i_tv80_core.ALU_Op_r[1]
.sym 73270 core.cpu.i_tv80_core.ALU_Op_r[3]
.sym 73273 core.cpu.i_tv80_core.IR[3]
.sym 73274 core.cpu.i_tv80_core.IR[5]
.sym 73275 core.cpu.i_tv80_core.IR[4]
.sym 73276 $false
.sym 73279 core.cpu.i_tv80_core.F[0]
.sym 73280 core.cpu.i_tv80_core.BusA[7]
.sym 73281 core.cpu.i_tv80_core.IR[5]
.sym 73282 core.cpu.i_tv80_core.IR[4]
.sym 73290 $abc$77013$auto$memory_bram.cc:922:replace_cell$32149[0]
.sym 73360 core.cpu.i_tv80_core.BusA[7]
.sym 73361 core.cpu.i_tv80_core.BusA[3]
.sym 73362 core.cpu.i_tv80_core.BusA[5]
.sym 73363 core.cpu.i_tv80_core.IR[3]
.sym 73366 core.cpu.i_tv80_core.F[2]
.sym 73367 $abc$77013$new_n4440_
.sym 73368 $abc$77013$new_n4441_
.sym 73369 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 73372 $abc$77013$auto$memory_bram.cc:960:replace_cell$32045
.sym 73373 $abc$77013$auto$memory_bram.cc:922:replace_cell$32128[1]
.sym 73374 $abc$77013$auto$memory_bram.cc:960:replace_cell$32024
.sym 73375 $abc$77013$auto$memory_bram.cc:922:replace_cell$32107[1]
.sym 73378 core.cpu.i_tv80_core.BusA[2]
.sym 73379 core.cpu.i_tv80_core.BusA[4]
.sym 73380 core.cpu.i_tv80_core.IR[3]
.sym 73381 $false
.sym 73384 $abc$77013$auto$memory_bram.cc:922:replace_cell$32107[0]
.sym 73385 $abc$77013$auto$memory_bram.cc:960:replace_cell$32024
.sym 73386 $abc$77013$new_n2614_
.sym 73387 $false
.sym 73390 $abc$77013$auto$memory_bram.cc:960:replace_cell$32045
.sym 73391 $abc$77013$auto$memory_bram.cc:922:replace_cell$32128[0]
.sym 73392 $abc$77013$auto$memory_bram.cc:960:replace_cell$32003
.sym 73393 $abc$77013$auto$memory_bram.cc:922:replace_cell$32086[0]
.sym 73396 $abc$77013$auto$memory_bram.cc:922:replace_cell$32086[1]
.sym 73397 $abc$77013$auto$memory_bram.cc:960:replace_cell$32003
.sym 73398 $abc$77013$new_n2653_
.sym 73399 $false
.sym 73402 core.cpu.i_tv80_core.BusA[3]
.sym 73403 core.cpu.i_tv80_core.BusA[1]
.sym 73404 core.cpu.i_tv80_core.IR[3]
.sym 73405 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$4\Q_t[7:0][3]_new_inv_
.sym 73413 $abc$77013$auto$memory_bram.cc:922:replace_cell$32057[1]
.sym 73483 $abc$77013$auto$memory_bram.cc:960:replace_cell$32003
.sym 73484 $abc$77013$auto$memory_bram.cc:960:replace_cell$32024
.sym 73485 $abc$77013$auto$memory_bram.cc:960:replace_cell$32045
.sym 73486 $false
.sym 73489 $abc$77013$auto$memory_bram.cc:960:replace_cell$32045
.sym 73490 $abc$77013$auto$memory_bram.cc:922:replace_cell$32312[0]
.sym 73491 $abc$77013$auto$memory_bram.cc:960:replace_cell$32024
.sym 73492 $abc$77013$auto$memory_bram.cc:922:replace_cell$32291[0]
.sym 73495 $abc$77013$auto$memory_bram.cc:922:replace_cell$32270[0]
.sym 73496 $abc$77013$auto$memory_bram.cc:960:replace_cell$32003
.sym 73497 $abc$77013$new_n2703_
.sym 73498 $false
.sym 73507 core.spi0.master.bit_count[1]
.sym 73508 $abc$77013$new_n2225_
.sym 73509 core.spi0.master.bit_count[0]
.sym 73510 $false
.sym 73519 $abc$77013$auto$memory_bram.cc:922:replace_cell$32149[1]
.sym 73520 $abc$77013$techmap$auto$memory_bram.cc:983:replace_cell$32350.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32982_Y_new_inv_
.sym 73521 $abc$77013$auto$memory_bram.cc:983:replace_cell$32352.Y_B[1]_new_inv_
.sym 73522 $false
.sym 73525 spi_miso$2
.sym 73526 $false
.sym 73527 $false
.sym 73528 $false
.sym 73529 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74908
.sym 73530 clk
.sym 73531 $false
.sym 73536 $abc$77013$auto$memory_bram.cc:922:replace_cell$32057[0]
.sym 73606 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_
.sym 73607 core.spi0.master.data_read[5]
.sym 73608 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_
.sym 73609 core.spi0.reg_data_wr[5]
.sym 73612 core.spi0.master.bit_count[0]
.sym 73613 core.spi0.master.bit_count[1]
.sym 73614 $abc$77013$new_n2221_
.sym 73615 $false
.sym 73630 $abc$77013$auto$memory_bram.cc:922:replace_cell$32057[0]
.sym 73631 $abc$77013$techmap$auto$memory_bram.cc:983:replace_cell$32350.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32982_Y_new_inv_
.sym 73632 $abc$77013$auto$memory_bram.cc:983:replace_cell$32353.Y_B[0]_new_inv_
.sym 73633 $false
.sym 73636 $abc$77013$techmap$auto$memory_bram.cc:983:replace_cell$32350.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32982_Y_new_inv_
.sym 73637 $abc$77013$auto$memory_bram.cc:922:replace_cell$32057[1]
.sym 73638 $abc$77013$auto$memory_bram.cc:983:replace_cell$32353.Y_B[1]_new_inv_
.sym 73639 $abc$77013$techmap$auto$tribuf.cc:129:run$31169.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_
.sym 73642 spi_miso$2
.sym 73643 $false
.sym 73644 $false
.sym 73645 $false
.sym 73652 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74764
.sym 73653 clk
.sym 73654 $false
.sym 73659 $abc$77013$auto$memory_bram.cc:922:replace_cell$32333[1]
.sym 73729 core.spi0.reg_data_wr[3]
.sym 73730 core.spi0.reg_data_wr[7]
.sym 73731 core.spi0.master.bit_count[1]
.sym 73732 core.spi0.master.bit_count[2]
.sym 73735 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_
.sym 73736 core.spi0.master.data_read[2]
.sym 73737 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_
.sym 73738 core.spi0.reg_data_wr[2]
.sym 73741 $abc$77013$techmap$techmap\core.spi0.$procmux$1901.$and$/usr/bin/../share/yosys/techmap.v:434$32971_Y[2]_new_
.sym 73742 $abc$77013$new_n2616_
.sym 73743 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$60736[0]_new_inv_
.sym 73744 $abc$77013$core.spi0.read_sel_new_
.sym 73747 core.spi0.reg_command[3]
.sym 73748 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_
.sym 73749 $abc$77013$new_n2649_
.sym 73750 $abc$77013$new_n2650_
.sym 73753 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$64675[3]_new_inv_
.sym 73754 core.spi0.reg_config[2]
.sym 73755 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_
.sym 73756 core.spi0.reg_command[2]
.sym 73759 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$64675[3]_new_inv_
.sym 73760 core.spi0.reg_config[3]
.sym 73761 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_
.sym 73762 core.spi0.reg_data_wr[3]
.sym 73765 core.cpu.i_tv80_core.do[2]
.sym 73766 $false
.sym 73767 $false
.sym 73768 $false
.sym 73771 core.cpu.i_tv80_core.do[3]
.sym 73772 $false
.sym 73773 $false
.sym 73774 $false
.sym 73775 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64045
.sym 73776 clk
.sym 73777 $false
.sym 73782 $abc$77013$auto$memory_bram.cc:922:replace_cell$32333[0]
.sym 73858 $abc$77013$techmap$auto$memory_bram.cc:983:replace_cell$32350.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32982_Y_new_inv_
.sym 73859 $abc$77013$auto$memory_bram.cc:922:replace_cell$32333[1]
.sym 73860 $abc$77013$auto$memory_bram.cc:983:replace_cell$32350.Y_B[1]_new_inv_
.sym 73861 $abc$77013$techmap$auto$tribuf.cc:129:run$31169.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_
.sym 73864 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$64675[3]_new_inv_
.sym 73865 core.spi0.reg_config[5]
.sym 73866 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_
.sym 73867 core.spi0.reg_command[5]
.sym 73870 $abc$77013$auto$memory_bram.cc:922:replace_cell$32312[1]
.sym 73871 $abc$77013$auto$memory_bram.cc:960:replace_cell$32045
.sym 73872 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$58128_new_inv_
.sym 73873 $false
.sym 73876 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_
.sym 73877 core.spi0.master.data_read[4]
.sym 73878 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_
.sym 73879 core.spi0.reg_clockdiv[4]
.sym 73882 $abc$77013$core.spi0.write_sel_new_
.sym 73883 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$64675[3]_new_inv_
.sym 73884 $false
.sym 73885 $false
.sym 73888 core.ram.spram_q[7]
.sym 73889 $abc$77013$core.ram.read_sel_new_
.sym 73890 $abc$77013$new_n2723_
.sym 73891 $abc$77013$new_n2726_
.sym 73894 core.cpu.i_tv80_core.do[5]
.sym 73895 $false
.sym 73896 $false
.sym 73897 $false
.sym 73898 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64045
.sym 73899 clk
.sym 73900 $false
.sym 73905 $abc$77013$auto$memory_bram.cc:922:replace_cell$32241[1]
.sym 73975 $abc$77013$core.spi0.read_sel_new_
.sym 73976 $abc$77013$core.spi0.read_data[3]_new_inv_
.sym 73977 $abc$77013$new_n2635_
.sym 73978 $abc$77013$new_n2642_
.sym 73981 core.ram.spram_q[4]
.sym 73982 $abc$77013$core.ram.read_sel_new_
.sym 73983 $abc$77013$new_n2656_
.sym 73984 $abc$77013$new_n2659_
.sym 73987 $abc$77013$techmap$auto$memory_bram.cc:983:replace_cell$32350.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32982_Y_new_inv_
.sym 73988 $abc$77013$auto$memory_bram.cc:922:replace_cell$32241[0]
.sym 73989 $abc$77013$auto$memory_bram.cc:983:replace_cell$32351.Y_B[0]_new_inv_
.sym 73990 $abc$77013$techmap$auto$tribuf.cc:129:run$31169.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_
.sym 73993 $abc$77013$core.spi0.write_sel_new_
.sym 73994 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_
.sym 73995 $false
.sym 73996 $false
.sym 73999 $abc$77013$core.spi0.read_data[7]_new_inv_
.sym 74000 $abc$77013$core.spi0.read_sel_new_
.sym 74001 $abc$77013$core.i2c0.read_data[7]_new_inv_
.sym 74002 $abc$77013$core.i2c0.read_sel_new_
.sym 74005 core.cpu.i_tv80_core.do[6]
.sym 74006 $false
.sym 74007 $false
.sym 74008 $false
.sym 74011 core.cpu.i_tv80_core.do[7]
.sym 74012 $false
.sym 74013 $false
.sym 74014 $false
.sym 74021 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64045
.sym 74022 clk
.sym 74023 $false
.sym 74028 $abc$77013$auto$memory_bram.cc:922:replace_cell$32241[0]
.sym 74098 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71765[4]_new_inv_
.sym 74099 core.uart0.uart0.baudout
.sym 74100 $false
.sym 74101 $false
.sym 74104 $abc$77013$new_n2679_
.sym 74105 $abc$77013$new_n2690_
.sym 74106 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$59912[0]_new_inv_
.sym 74107 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$59912[1]_new_inv_
.sym 74110 $abc$77013$techmap$auto$memory_bram.cc:983:replace_cell$32350.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32982_Y_new_inv_
.sym 74111 $abc$77013$auto$memory_bram.cc:922:replace_cell$32241[1]
.sym 74112 $abc$77013$auto$memory_bram.cc:983:replace_cell$32351.Y_B[1]_new_inv_
.sym 74113 $abc$77013$techmap$auto$tribuf.cc:129:run$31169.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_
.sym 74116 $abc$77013$core.i2c0.read_sel_new_
.sym 74117 $abc$77013$core.spi0.read_sel_new_
.sym 74118 $abc$77013$core.ram.read_sel_new_
.sym 74119 $abc$77013$core.ioporta.read_sel_new_
.sym 74122 $abc$77013$new_n2585_
.sym 74123 $abc$77013$new_n2593_
.sym 74124 $false
.sym 74125 $false
.sym 74128 $abc$77013$core.uart0.read_sel_new_
.sym 74129 $abc$77013$new_n2559_
.sym 74130 $false
.sym 74131 $false
.sym 74134 core.ram.spram_q[3]
.sym 74135 $abc$77013$core.ram.read_sel_new_
.sym 74136 $abc$77013$new_n2643_
.sym 74137 $abc$77013$new_n2646_
.sym 74140 $false
.sym 74141 $false
.sym 74142 $false
.sym 74143 $false
.sym 74144 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63107
.sym 74145 clk
.sym 74146 $false
.sym 74239 core.cpu.i_tv80_core.A[1]
.sym 74240 core.cpu.i_tv80_core.A[2]
.sym 74241 core.cpu.i_tv80_core.A[0]
.sym 74242 $false
.sym 74245 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_
.sym 74246 core.spi0.reg_clockdiv[2]
.sym 74247 $false
.sym 74248 $false
.sym 74251 core.cpu.i_tv80_core.do[0]
.sym 74252 $false
.sym 74253 $false
.sym 74254 $false
.sym 74267 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71032
.sym 74268 clk
.sym 74269 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 74350 $abc$77013$core.i2c0.read_data[6]_new_inv_
.sym 74351 $abc$77013$core.i2c0.read_sel_new_
.sym 74352 $abc$77013$new_n2711_
.sym 74353 $abc$77013$new_n2718_
.sym 74356 core.cpu.i_tv80_core.do[4]
.sym 74357 $false
.sym 74358 $false
.sym 74359 $false
.sym 74380 core.cpu.i_tv80_core.do[7]
.sym 74381 $false
.sym 74382 $false
.sym 74383 $false
.sym 74390 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64349
.sym 74391 clk
.sym 74392 $false
.sym 74473 $abc$77013$core.uart0.read_sel_new_
.sym 74474 $abc$77013$core.uart0.uart_rd_data[7]_new_inv_
.sym 74475 $abc$77013$new_n2739_
.sym 74476 $abc$77013$new_n2722_
.sym 74497 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$70777[2]_new_
.sym 74498 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$64666[1]_new_
.sym 74499 core.reset_n
.sym 74500 $false
.sym 74503 core.cpu.i_tv80_core.A[0]
.sym 74504 core.cpu.i_tv80_core.A[1]
.sym 74505 core.cpu.i_tv80_core.A[2]
.sym 74506 $false
.sym 74509 core.cpu.i_tv80_core.do[2]
.sym 74510 $false
.sym 74511 $false
.sym 74512 $false
.sym 74513 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71232
.sym 74514 clk
.sym 74515 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 74620 core.uart0.uart0.SCR[7]
.sym 74621 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$70777[2]_new_
.sym 74622 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_
.sym 74623 core.uart0.uart0.LSR[7]
.sym 74626 core.cpu.i_tv80_core.do[7]
.sym 74627 $false
.sym 74628 $false
.sym 74629 $false
.sym 74636 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70787
.sym 74637 clk
.sym 74638 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 74713 $abc$77013$new_n2603_
.sym 74714 core.ioporta.out_1[5]
.sym 74715 $abc$77013$techmap$techmap\core.ioporta.$procmux$2358.$and$/usr/bin/../share/yosys/techmap.v:434$32933_Y[5]_new_
.sym 74716 $abc$77013$core.ioporta.read_sel_new_
.sym 74719 $abc$77013$new_n2603_
.sym 74720 core.ioporta.out_1[3]
.sym 74721 $abc$77013$techmap$techmap\core.ioporta.$procmux$2358.$and$/usr/bin/../share/yosys/techmap.v:434$32933_Y[3]_new_
.sym 74722 $abc$77013$core.ioporta.read_sel_new_
.sym 74737 core.cpu.i_tv80_core.do[5]
.sym 74738 $false
.sym 74739 $false
.sym 74740 $false
.sym 74755 core.cpu.i_tv80_core.do[3]
.sym 74756 $false
.sym 74757 $false
.sym 74758 $false
.sym 74759 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63418
.sym 74760 clk
.sym 74761 $false
.sym 74836 core.ioporta.out_2[3]
.sym 74837 core.ioporta.cfgreg[1]
.sym 74838 core.cpu.i_tv80_core.A[1]
.sym 74839 core.cpu.i_tv80_core.A[0]
.sym 74842 $abc$77013$new_n2578_
.sym 74843 core.ioporta.out_2[0]
.sym 74844 $abc$77013$techmap$techmap\core.ioporta.$procmux$2358.$and$/usr/bin/../share/yosys/techmap.v:434$32934_Y[0]_new_
.sym 74845 $abc$77013$core.ioporta.read_sel_new_
.sym 74860 core.cpu.i_tv80_core.A[0]
.sym 74861 $abc$77013$core.ioporta.write_sel_new_
.sym 74862 core.cpu.i_tv80_core.A[1]
.sym 74863 $false
.sym 74866 core.ioporta.out_2[5]
.sym 74867 core.ioporta.cfgreg[1]
.sym 74868 core.cpu.i_tv80_core.A[1]
.sym 74869 core.cpu.i_tv80_core.A[0]
.sym 74872 core.cpu.i_tv80_core.do[1]
.sym 74873 $false
.sym 74874 $false
.sym 74875 $false
.sym 74878 core.cpu.i_tv80_core.do[0]
.sym 74879 $false
.sym 74880 $false
.sym 74881 $false
.sym 74882 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63570
.sym 74883 clk
.sym 74884 $false
.sym 74959 core.ioporta.out_1[6]
.sym 74960 core.ioporta.cfgreg[0]
.sym 74961 core.cpu.i_tv80_core.A[0]
.sym 74962 core.cpu.i_tv80_core.A[1]
.sym 74965 core.ioporta.out_2[7]
.sym 74966 core.ioporta.cfgreg[1]
.sym 74967 core.cpu.i_tv80_core.A[1]
.sym 74968 core.cpu.i_tv80_core.A[0]
.sym 74971 $abc$77013$new_n2603_
.sym 74972 core.ioporta.out_1[7]
.sym 74973 $abc$77013$techmap$techmap\core.ioporta.$procmux$2358.$and$/usr/bin/../share/yosys/techmap.v:434$32933_Y[7]_new_
.sym 74974 $abc$77013$core.ioporta.read_sel_new_
.sym 74977 core.cpu.i_tv80_core.A[0]
.sym 74978 core.cpu.i_tv80_core.A[1]
.sym 74979 core.ioporta.cfgreg[0]
.sym 74980 $false
.sym 74983 $abc$77013$new_n2578_
.sym 74984 core.ioporta.out_2[6]
.sym 74985 $abc$77013$techmap$techmap\core.ioporta.$procmux$2358.$and$/usr/bin/../share/yosys/techmap.v:434$32934_Y[6]_new_
.sym 74986 $abc$77013$core.ioporta.read_sel_new_
.sym 74995 core.cpu.i_tv80_core.do[7]
.sym 74996 $false
.sym 74997 $false
.sym 74998 $false
.sym 75001 core.cpu.i_tv80_core.do[6]
.sym 75002 $false
.sym 75003 $false
.sym 75004 $false
.sym 75005 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63418
.sym 75006 clk
.sym 75007 $false
.sym 75106 core.cpu.i_tv80_core.do[6]
.sym 75107 $false
.sym 75108 $false
.sym 75109 $false
.sym 75112 core.cpu.i_tv80_core.do[3]
.sym 75113 $false
.sym 75114 $false
.sym 75115 $false
.sym 75118 core.cpu.i_tv80_core.do[7]
.sym 75119 $false
.sym 75120 $false
.sym 75121 $false
.sym 75128 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63266
.sym 75129 clk
.sym 75130 $false
.sym 75413 $true
.sym 75450 core.uart0.uart0.bit_tick.TX_Cnt[0]$2
.sym 75451 $false
.sym 75452 core.uart0.uart0.bit_tick.TX_Cnt[0]
.sym 75453 $false
.sym 75454 $false
.sym 75456 $auto$alumacc.cc:474:replace_alu$31880.C[2]
.sym 75458 $false
.sym 75459 core.uart0.uart0.bit_tick.TX_Cnt[1]
.sym 75462 $auto$alumacc.cc:474:replace_alu$31880.C[3]
.sym 75463 $false
.sym 75464 $false
.sym 75465 core.uart0.uart0.bit_tick.TX_Cnt[2]
.sym 75466 $auto$alumacc.cc:474:replace_alu$31880.C[2]
.sym 75468 $auto$alumacc.cc:474:replace_alu$31880.C[4]
.sym 75469 $false
.sym 75470 $false
.sym 75471 core.uart0.uart0.bit_tick.TX_Cnt[3]
.sym 75472 $auto$alumacc.cc:474:replace_alu$31880.C[3]
.sym 75475 $false
.sym 75476 $false
.sym 75477 core.uart0.uart0.bit_tick.TX_Cnt[4]
.sym 75478 $auto$alumacc.cc:474:replace_alu$31880.C[4]
.sym 75481 $abc$77013$auto$wreduce.cc:455:run$31621[4]
.sym 75482 core.uart0.uart0.TX_Stop_Bit
.sym 75483 core.uart0.uart0.LCR[2]
.sym 75484 $false
.sym 75487 $abc$77013$new_n3850_
.sym 75488 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$38349[3]
.sym 75489 $false
.sym 75490 $false
.sym 75493 $abc$77013$new_n3849_
.sym 75494 $abc$77013$auto$wreduce.cc:455:run$31621[2]
.sym 75495 $false
.sym 75496 $false
.sym 75497 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$71782
.sym 75498 clk
.sym 75499 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 75598 core.i2c0.master.i2c_sda
.sym 75599 $false
.sym 75600 $false
.sym 75601 $false
.sym 75668 core.i2c0.master.i2c_sda
.sym 75670 i2c_sda_oen
.sym 75671 core.i2c0.master.i2c_scl
.sym 75697 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$64619
.sym 75939 $auto$alumacc.cc:474:replace_alu$31889.C[7]
.sym 75940 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$sub$./import/tv80/rtl/core/tv80_alu.v:256$1654_Y[8]
.sym 76039 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$sub$./import/tv80/rtl/core/tv80_alu.v:252$1650_Y[6]
.sym 76040 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$sub$./import/tv80/rtl/core/tv80_alu.v:252$1650_Y[5]
.sym 76042 $abc$77013$auto$alumacc.cc:474:replace_alu$31889.AA[5]
.sym 76043 $abc$77013$auto$alumacc.cc:474:replace_alu$31889.AA[6]
.sym 76044 $abc$77013$auto$alumacc.cc:474:replace_alu$31889.AA[7]
.sym 76046 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$6\DAA_Q[8:0][7]_new_inv_
.sym 76047 $undef
.sym 76048 $undef
.sym 76049 $undef
.sym 76050 $undef
.sym 76051 $undef
.sym 76052 $undef
.sym 76053 $undef
.sym 76054 $undef
.sym 76055 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[0]
.sym 76056 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[1]
.sym 76057 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[10]
.sym 76058 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[2]
.sym 76059 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[3]
.sym 76060 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[4]
.sym 76061 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[5]
.sym 76062 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[6]
.sym 76063 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[7]
.sym 76064 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[8]
.sym 76065 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[9]
.sym 76066 clk
.sym 76067 $abc$77013$auto$rtlil.cc:1874:Eq$32012
.sym 76068 $true$2
.sym 76069 $undef
.sym 76070 $undef
.sym 76071 $undef
.sym 76072 $undef
.sym 76073 $undef
.sym 76074 $undef
.sym 76075 $undef
.sym 76076 $undef
.sym 76142 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][0]_new_inv_
.sym 76143 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$sub$./import/tv80/rtl/core/tv80_alu.v:256$1654_Y[0]
.sym 76144 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$sub$./import/tv80/rtl/core/tv80_alu.v:252$1650_Y[0]
.sym 76145 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$add$./import/tv80/rtl/core/tv80_alu.v:240$1645_Y[0]
.sym 76146 $abc$77013$auto$alumacc.cc:474:replace_alu$31889.AA[0]
.sym 76147 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$6\DAA_Q[8:0][0]_new_inv_
.sym 76148 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$4\DAA_Q[8:0][0]_new_inv_
.sym 76149 $undef
.sym 76150 $undef
.sym 76151 $undef
.sym 76152 $undef
.sym 76153 $undef
.sym 76154 $undef
.sym 76155 $undef
.sym 76156 $undef
.sym 76157 core.cpu.i_tv80_core.A[0]
.sym 76158 core.cpu.i_tv80_core.A[1]
.sym 76159 core.cpu.i_tv80_core.A[10]
.sym 76160 core.cpu.i_tv80_core.A[2]
.sym 76161 core.cpu.i_tv80_core.A[3]
.sym 76162 core.cpu.i_tv80_core.A[4]
.sym 76163 core.cpu.i_tv80_core.A[5]
.sym 76164 core.cpu.i_tv80_core.A[6]
.sym 76165 core.cpu.i_tv80_core.A[7]
.sym 76166 core.cpu.i_tv80_core.A[8]
.sym 76167 core.cpu.i_tv80_core.A[9]
.sym 76168 clk
.sym 76169 $abc$77013$auto$memory_bram.cc:837:replace_cell$31987
.sym 76170 $undef
.sym 76171 $undef
.sym 76172 $undef
.sym 76173 $undef
.sym 76174 $undef
.sym 76175 $undef
.sym 76176 $undef
.sym 76177 $undef
.sym 76178 $true$2
.sym 76245 $abc$77013$auto$wreduce.cc:455:run$31568[3]
.sym 76246 $abc$77013$auto$wreduce.cc:455:run$31568[4]
.sym 76247 $abc$77013$auto$wreduce.cc:455:run$31568[5]
.sym 76248 $abc$77013$auto$wreduce.cc:455:run$31568[6]
.sym 76249 $abc$77013$auto$wreduce.cc:455:run$31568[7]
.sym 76250 $abc$77013$auto$wreduce.cc:455:run$31568[8]
.sym 76251 $undef
.sym 76252 $undef
.sym 76253 $undef
.sym 76254 $undef
.sym 76255 $undef
.sym 76256 $undef
.sym 76257 $undef
.sym 76258 $undef
.sym 76259 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[0]
.sym 76260 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[1]
.sym 76261 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[10]
.sym 76262 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[2]
.sym 76263 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[3]
.sym 76264 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[4]
.sym 76265 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[5]
.sym 76266 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[6]
.sym 76267 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[7]
.sym 76268 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[8]
.sym 76269 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[9]
.sym 76270 clk
.sym 76271 $abc$77013$auto$rtlil.cc:1874:Eq$32012
.sym 76272 $true$2
.sym 76273 $undef
.sym 76274 $undef
.sym 76275 $undef
.sym 76276 $undef
.sym 76277 $undef
.sym 76278 $undef
.sym 76279 $undef
.sym 76280 $undef
.sym 76347 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$add$./import/tv80/rtl/core/tv80_alu.v:240$1645_Y[7]
.sym 76348 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$add$./import/tv80/rtl/core/tv80_alu.v:240$1645_Y[8]
.sym 76349 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][7]_new_inv_
.sym 76350 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$4\DAA_Q[8:0][8]_new_inv_
.sym 76351 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$4\DAA_Q[8:0][7]_new_inv_
.sym 76352 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][8]_new_inv_
.sym 76353 $undef
.sym 76354 $undef
.sym 76355 $undef
.sym 76356 $undef
.sym 76357 $undef
.sym 76358 $undef
.sym 76359 $undef
.sym 76360 $undef
.sym 76361 core.cpu.i_tv80_core.A[0]
.sym 76362 core.cpu.i_tv80_core.A[1]
.sym 76363 core.cpu.i_tv80_core.A[10]
.sym 76364 core.cpu.i_tv80_core.A[2]
.sym 76365 core.cpu.i_tv80_core.A[3]
.sym 76366 core.cpu.i_tv80_core.A[4]
.sym 76367 core.cpu.i_tv80_core.A[5]
.sym 76368 core.cpu.i_tv80_core.A[6]
.sym 76369 core.cpu.i_tv80_core.A[7]
.sym 76370 core.cpu.i_tv80_core.A[8]
.sym 76371 core.cpu.i_tv80_core.A[9]
.sym 76372 clk
.sym 76373 $abc$77013$auto$memory_bram.cc:837:replace_cell$31987
.sym 76374 $undef
.sym 76375 $undef
.sym 76376 $undef
.sym 76377 $undef
.sym 76378 $undef
.sym 76379 $undef
.sym 76380 $undef
.sym 76381 $undef
.sym 76382 $true$2
.sym 76447 $abc$77013$auto$alumacc.cc:474:replace_alu$31871.BB[0]
.sym 76448 $abc$77013$new_n3367_
.sym 76449 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30963.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_
.sym 76450 $abc$77013$auto$alumacc.cc:474:replace_alu$31871.C[0]
.sym 76451 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$59217[1]_new_inv_
.sym 76452 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30982.$and$/usr/bin/../share/yosys/techmap.v:434$40105_Y_new_inv_
.sym 76453 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30626.$and$/usr/bin/../share/yosys/techmap.v:434$40287_Y[2]_new_
.sym 76454 $abc$77013$new_n4437_
.sym 76455 $undef
.sym 76456 $undef
.sym 76457 $undef
.sym 76458 $undef
.sym 76459 $undef
.sym 76460 $undef
.sym 76461 $undef
.sym 76462 $undef
.sym 76463 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[0]
.sym 76464 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[1]
.sym 76465 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[10]
.sym 76466 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[2]
.sym 76467 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[3]
.sym 76468 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[4]
.sym 76469 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[5]
.sym 76470 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[6]
.sym 76471 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[7]
.sym 76472 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[8]
.sym 76473 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[9]
.sym 76474 clk
.sym 76475 $abc$77013$auto$rtlil.cc:1874:Eq$31991
.sym 76476 $true$2
.sym 76477 $undef
.sym 76478 $undef
.sym 76479 $undef
.sym 76480 $undef
.sym 76481 $undef
.sym 76482 $undef
.sym 76483 $undef
.sym 76484 $undef
.sym 76549 $abc$77013$new_n3197_
.sym 76550 $abc$77013$new_n3209_
.sym 76551 $abc$77013$auto$simplemap.cc:168:logic_reduce$40755[0]_new_inv_
.sym 76552 $abc$77013$new_n4356_
.sym 76553 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$59066[2]_new_inv_
.sym 76554 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$3\Q_t[3:0][3]_new_inv_
.sym 76555 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$3\Q_t[3:0][1]_new_inv_
.sym 76556 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$40745[0]_new_
.sym 76557 $undef
.sym 76558 $undef
.sym 76559 $undef
.sym 76560 $undef
.sym 76561 $undef
.sym 76562 $undef
.sym 76563 $undef
.sym 76564 $undef
.sym 76565 core.cpu.i_tv80_core.A[0]
.sym 76566 core.cpu.i_tv80_core.A[1]
.sym 76567 core.cpu.i_tv80_core.A[10]
.sym 76568 core.cpu.i_tv80_core.A[2]
.sym 76569 core.cpu.i_tv80_core.A[3]
.sym 76570 core.cpu.i_tv80_core.A[4]
.sym 76571 core.cpu.i_tv80_core.A[5]
.sym 76572 core.cpu.i_tv80_core.A[6]
.sym 76573 core.cpu.i_tv80_core.A[7]
.sym 76574 core.cpu.i_tv80_core.A[8]
.sym 76575 core.cpu.i_tv80_core.A[9]
.sym 76576 clk
.sym 76577 $abc$77013$auto$memory_bram.cc:837:replace_cell$31986
.sym 76578 $undef
.sym 76579 $undef
.sym 76580 $undef
.sym 76581 $undef
.sym 76582 $undef
.sym 76583 $undef
.sym 76584 $undef
.sym 76585 $undef
.sym 76586 $true$2
.sym 76651 $abc$77013$new_n2907_
.sym 76652 $abc$77013$new_n2866_
.sym 76653 $abc$77013$new_n2910_
.sym 76654 $abc$77013$new_n2949_
.sym 76655 $abc$77013$new_n2908_
.sym 76656 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30626.$and$/usr/bin/../share/yosys/techmap.v:434$40286_Y[0]_new_
.sym 76657 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30626.$and$/usr/bin/../share/yosys/techmap.v:434$40282_Y[1]_new_
.sym 76658 $abc$77013$new_n2865_
.sym 76659 $undef
.sym 76660 $undef
.sym 76661 $undef
.sym 76662 $undef
.sym 76663 $undef
.sym 76664 $undef
.sym 76665 $undef
.sym 76666 $undef
.sym 76667 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[0]
.sym 76668 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[1]
.sym 76669 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[10]
.sym 76670 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[2]
.sym 76671 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[3]
.sym 76672 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[4]
.sym 76673 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[5]
.sym 76674 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[6]
.sym 76675 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[7]
.sym 76676 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[8]
.sym 76677 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[9]
.sym 76678 clk
.sym 76679 $abc$77013$auto$rtlil.cc:1874:Eq$31991
.sym 76680 $true$2
.sym 76681 $undef
.sym 76682 $undef
.sym 76683 $undef
.sym 76684 $undef
.sym 76685 $undef
.sym 76686 $undef
.sym 76687 $undef
.sym 76688 $undef
.sym 76753 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30550.$ternary$/usr/bin/../share/yosys/techmap.v:445$38974_Y_new_inv_
.sym 76754 $abc$77013$new_n2768_
.sym 76755 $abc$77013$new_n3186_
.sym 76756 $abc$77013$new_n3205_
.sym 76757 $abc$77013$new_n3417_
.sym 76758 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[4]_new_inv_
.sym 76759 $abc$77013$new_n3588_
.sym 76760 $abc$77013$new_n2925_
.sym 76761 $undef
.sym 76762 $undef
.sym 76763 $undef
.sym 76764 $undef
.sym 76765 $undef
.sym 76766 $undef
.sym 76767 $undef
.sym 76768 $undef
.sym 76769 core.cpu.i_tv80_core.A[0]
.sym 76770 core.cpu.i_tv80_core.A[1]
.sym 76771 core.cpu.i_tv80_core.A[10]
.sym 76772 core.cpu.i_tv80_core.A[2]
.sym 76773 core.cpu.i_tv80_core.A[3]
.sym 76774 core.cpu.i_tv80_core.A[4]
.sym 76775 core.cpu.i_tv80_core.A[5]
.sym 76776 core.cpu.i_tv80_core.A[6]
.sym 76777 core.cpu.i_tv80_core.A[7]
.sym 76778 core.cpu.i_tv80_core.A[8]
.sym 76779 core.cpu.i_tv80_core.A[9]
.sym 76780 clk
.sym 76781 $abc$77013$auto$memory_bram.cc:837:replace_cell$31986
.sym 76782 $undef
.sym 76783 $undef
.sym 76784 $undef
.sym 76785 $undef
.sym 76786 $undef
.sym 76787 $undef
.sym 76788 $undef
.sym 76789 $undef
.sym 76790 $true$2
.sym 76855 $abc$77013$new_n4441_
.sym 76856 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$40661[0]_new_
.sym 76857 $abc$77013$auto$simplemap.cc:168:logic_reduce$40671[0]_new_inv_
.sym 76858 $abc$77013$new_n4332_
.sym 76859 $abc$77013$new_n4330_
.sym 76860 $abc$77013$new_n2774_
.sym 76861 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$26\F_Out[7:6][0]_new_
.sym 76862 $abc$77013$new_n3386_
.sym 76863 $undef
.sym 76864 $undef
.sym 76865 $undef
.sym 76866 $undef
.sym 76867 $undef
.sym 76868 $undef
.sym 76869 $undef
.sym 76870 $undef
.sym 76871 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[0]
.sym 76872 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[1]
.sym 76873 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[10]
.sym 76874 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[2]
.sym 76875 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[3]
.sym 76876 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[4]
.sym 76877 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[5]
.sym 76878 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[6]
.sym 76879 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[7]
.sym 76880 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[8]
.sym 76881 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[9]
.sym 76882 clk
.sym 76883 $abc$77013$auto$rtlil.cc:1874:Eq$32054
.sym 76884 $true$2
.sym 76885 $undef
.sym 76886 $undef
.sym 76887 $undef
.sym 76888 $undef
.sym 76889 $undef
.sym 76890 $undef
.sym 76891 $undef
.sym 76892 $undef
.sym 76957 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74860
.sym 76958 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$59090[0]_new_
.sym 76960 $abc$77013$new_n2962_
.sym 76961 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[5]_new_inv_
.sym 76962 $abc$77013$new_n2961_
.sym 76963 $abc$77013$auto$wreduce.cc:455:run$31569[5]_new_
.sym 76964 core.spi0.master.data_read[4]
.sym 76965 $undef
.sym 76966 $undef
.sym 76967 $undef
.sym 76968 $undef
.sym 76969 $undef
.sym 76970 $undef
.sym 76971 $undef
.sym 76972 $undef
.sym 76973 core.cpu.i_tv80_core.A[0]
.sym 76974 core.cpu.i_tv80_core.A[1]
.sym 76975 core.cpu.i_tv80_core.A[10]
.sym 76976 core.cpu.i_tv80_core.A[2]
.sym 76977 core.cpu.i_tv80_core.A[3]
.sym 76978 core.cpu.i_tv80_core.A[4]
.sym 76979 core.cpu.i_tv80_core.A[5]
.sym 76980 core.cpu.i_tv80_core.A[6]
.sym 76981 core.cpu.i_tv80_core.A[7]
.sym 76982 core.cpu.i_tv80_core.A[8]
.sym 76983 core.cpu.i_tv80_core.A[9]
.sym 76984 clk
.sym 76985 $abc$77013$auto$memory_bram.cc:837:replace_cell$31989
.sym 76986 $undef
.sym 76987 $undef
.sym 76988 $undef
.sym 76989 $undef
.sym 76990 $undef
.sym 76991 $undef
.sym 76992 $undef
.sym 76993 $undef
.sym 76994 $true$2
.sym 77059 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61504[1]_new_inv_
.sym 77060 $abc$77013$new_n2612_
.sym 77061 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74812
.sym 77062 $abc$77013$new_n2611_
.sym 77063 $abc$77013$new_n2557_
.sym 77064 $abc$77013$new_n1400_
.sym 77065 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[1]_new_inv_
.sym 77066 core.spi0.master.data_read[3]
.sym 77067 $undef
.sym 77068 $undef
.sym 77069 $undef
.sym 77070 $undef
.sym 77071 $undef
.sym 77072 $undef
.sym 77073 $undef
.sym 77074 $undef
.sym 77075 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[0]
.sym 77076 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[1]
.sym 77077 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[10]
.sym 77078 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[2]
.sym 77079 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[3]
.sym 77080 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[4]
.sym 77081 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[5]
.sym 77082 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[6]
.sym 77083 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[7]
.sym 77084 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[8]
.sym 77085 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[9]
.sym 77086 clk
.sym 77087 $abc$77013$auto$rtlil.cc:1874:Eq$32054
.sym 77088 $true$2
.sym 77089 $undef
.sym 77090 $undef
.sym 77091 $undef
.sym 77092 $undef
.sym 77093 $undef
.sym 77094 $undef
.sym 77095 $undef
.sym 77096 $undef
.sym 77161 $abc$77013$new_n2585_
.sym 77162 $abc$77013$new_n2649_
.sym 77166 $abc$77013$core.cpu.i_tv80_core.i_alu.BitMask[7]_new_
.sym 77167 $abc$77013$new_n2589_
.sym 77168 core.cpu.i_tv80_core.Fp[6]
.sym 77169 $undef
.sym 77170 $undef
.sym 77171 $undef
.sym 77172 $undef
.sym 77173 $undef
.sym 77174 $undef
.sym 77175 $undef
.sym 77176 $undef
.sym 77177 core.cpu.i_tv80_core.A[0]
.sym 77178 core.cpu.i_tv80_core.A[1]
.sym 77179 core.cpu.i_tv80_core.A[10]
.sym 77180 core.cpu.i_tv80_core.A[2]
.sym 77181 core.cpu.i_tv80_core.A[3]
.sym 77182 core.cpu.i_tv80_core.A[4]
.sym 77183 core.cpu.i_tv80_core.A[5]
.sym 77184 core.cpu.i_tv80_core.A[6]
.sym 77185 core.cpu.i_tv80_core.A[7]
.sym 77186 core.cpu.i_tv80_core.A[8]
.sym 77187 core.cpu.i_tv80_core.A[9]
.sym 77188 clk
.sym 77189 $abc$77013$auto$memory_bram.cc:837:replace_cell$31989
.sym 77190 $undef
.sym 77191 $undef
.sym 77192 $undef
.sym 77193 $undef
.sym 77194 $undef
.sym 77195 $undef
.sym 77196 $undef
.sym 77197 $undef
.sym 77198 $true$2
.sym 77263 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64501
.sym 77264 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64197
.sym 77266 $abc$77013$new_n2701_
.sym 77267 $abc$77013$core.spi0.read_data[5]_new_
.sym 77268 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$59912[0]_new_inv_
.sym 77269 core.spi0.reg_data_wr[3]
.sym 77270 core.spi0.reg_data_wr[7]
.sym 77271 $undef
.sym 77272 $undef
.sym 77273 $undef
.sym 77274 $undef
.sym 77275 $undef
.sym 77276 $undef
.sym 77277 $undef
.sym 77278 $undef
.sym 77279 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[0]
.sym 77280 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[1]
.sym 77281 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[10]
.sym 77282 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[2]
.sym 77283 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[3]
.sym 77284 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[4]
.sym 77285 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[5]
.sym 77286 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[6]
.sym 77287 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[7]
.sym 77288 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[8]
.sym 77289 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[9]
.sym 77290 clk
.sym 77291 $abc$77013$auto$rtlil.cc:1874:Eq$32054
.sym 77292 $true$2
.sym 77293 $undef
.sym 77294 $undef
.sym 77295 $undef
.sym 77296 $undef
.sym 77297 $undef
.sym 77298 $undef
.sym 77299 $undef
.sym 77300 $undef
.sym 77365 core.cpu.di[6]
.sym 77366 $abc$77013$core.spi0.read_data[7]_new_inv_
.sym 77367 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_
.sym 77368 $abc$77013$new_n2712_
.sym 77369 $abc$77013$new_n2729_
.sym 77370 core.cpu.di[3]
.sym 77371 core.spi0.reg_command[6]
.sym 77373 $undef
.sym 77374 $undef
.sym 77375 $undef
.sym 77376 $undef
.sym 77377 $undef
.sym 77378 $undef
.sym 77379 $undef
.sym 77380 $undef
.sym 77381 core.cpu.i_tv80_core.A[0]
.sym 77382 core.cpu.i_tv80_core.A[1]
.sym 77383 core.cpu.i_tv80_core.A[10]
.sym 77384 core.cpu.i_tv80_core.A[2]
.sym 77385 core.cpu.i_tv80_core.A[3]
.sym 77386 core.cpu.i_tv80_core.A[4]
.sym 77387 core.cpu.i_tv80_core.A[5]
.sym 77388 core.cpu.i_tv80_core.A[6]
.sym 77389 core.cpu.i_tv80_core.A[7]
.sym 77390 core.cpu.i_tv80_core.A[8]
.sym 77391 core.cpu.i_tv80_core.A[9]
.sym 77392 clk
.sym 77393 $abc$77013$auto$memory_bram.cc:837:replace_cell$31989
.sym 77394 $undef
.sym 77395 $undef
.sym 77396 $undef
.sym 77397 $undef
.sym 77398 $undef
.sym 77399 $undef
.sym 77400 $undef
.sym 77401 $undef
.sym 77402 $true$2
.sym 77469 $abc$77013$new_n2659_
.sym 77470 $abc$77013$new_n2711_
.sym 77471 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40179[0]_new_
.sym 77472 $abc$77013$techmap$techmap\core.spi0.$procmux$1901.$and$/usr/bin/../share/yosys/techmap.v:434$32971_Y[6]_new_
.sym 77473 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71232
.sym 77475 $undef
.sym 77476 $undef
.sym 77477 $undef
.sym 77478 $undef
.sym 77479 $undef
.sym 77480 $undef
.sym 77481 $undef
.sym 77482 $undef
.sym 77483 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[0]
.sym 77484 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[1]
.sym 77485 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[10]
.sym 77486 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[2]
.sym 77487 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[3]
.sym 77488 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[4]
.sym 77489 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[5]
.sym 77490 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[6]
.sym 77491 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[7]
.sym 77492 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[8]
.sym 77493 $abc$77013$techmap32358\core.rom.mem_8.0.0.0.A1ADDR_11[9]
.sym 77494 clk
.sym 77495 $abc$77013$auto$rtlil.cc:1874:Eq$32054
.sym 77496 $true$2
.sym 77497 $undef
.sym 77498 $undef
.sym 77499 $undef
.sym 77500 $undef
.sym 77501 $undef
.sym 77502 $undef
.sym 77503 $undef
.sym 77504 $undef
.sym 77569 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71032
.sym 77572 $abc$77013$new_n2700_
.sym 77573 core.spi0.reg_clockdiv[6]
.sym 77575 core.spi0.reg_clockdiv[2]
.sym 77577 $undef
.sym 77578 $undef
.sym 77579 $undef
.sym 77580 $undef
.sym 77581 $undef
.sym 77582 $undef
.sym 77583 $undef
.sym 77584 $undef
.sym 77585 core.cpu.i_tv80_core.A[0]
.sym 77586 core.cpu.i_tv80_core.A[1]
.sym 77587 core.cpu.i_tv80_core.A[10]
.sym 77588 core.cpu.i_tv80_core.A[2]
.sym 77589 core.cpu.i_tv80_core.A[3]
.sym 77590 core.cpu.i_tv80_core.A[4]
.sym 77591 core.cpu.i_tv80_core.A[5]
.sym 77592 core.cpu.i_tv80_core.A[6]
.sym 77593 core.cpu.i_tv80_core.A[7]
.sym 77594 core.cpu.i_tv80_core.A[8]
.sym 77595 core.cpu.i_tv80_core.A[9]
.sym 77596 clk
.sym 77597 $abc$77013$auto$memory_bram.cc:837:replace_cell$31989
.sym 77598 $undef
.sym 77599 $undef
.sym 77600 $undef
.sym 77601 $undef
.sym 77602 $undef
.sym 77603 $undef
.sym 77604 $undef
.sym 77605 $undef
.sym 77606 $true$2
.sym 77672 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$59912[1]_new_inv_
.sym 77674 $abc$77013$new_n2697_
.sym 77675 core.uart0.uart0.SCR[5]
.sym 77678 core.uart0.uart0.SCR[0]
.sym 77773 $abc$77013$new_n2624_
.sym 77774 $abc$77013$new_n4317_
.sym 77775 $abc$77013$new_n4318_
.sym 77776 $abc$77013$auto$tribuf.cc:129:run$31169.B_AND_S[26]_new_
.sym 77777 core.uart0.uart0.SCR[2]
.sym 77879 $abc$77013$new_n4315_
.sym 77981 core.uart0.uart0.DLL[2]
.sym 78081 core.ioporta.out_2[5]
.sym 78083 core.ioporta.out_2[0]
.sym 78185 core.uart0.uart0.IER[7]
.sym 78187 core.uart0.uart0.IER[5]
.sym 78283 core.uart0.uart0.DLL[6]
.sym 78391 core.uart0.uart0.MSR[2]
.sym 78494 core.uart0.uart0.TX_Tick
.sym 78589 $abc$77013$new_n3849_
.sym 78590 $abc$77013$new_n3854_
.sym 78591 $abc$77013$new_n3853_
.sym 78593 $abc$77013$new_n3850_
.sym 78596 $abc$77013$new_n3851_
.sym 78692 oled_rst$2
.sym 78871 oled_rst$2
.sym 79246 $true
.sym 79283 $abc$77013$auto$alumacc.cc:474:replace_alu$31889.AA[5]$2
.sym 79284 $false
.sym 79285 $abc$77013$auto$alumacc.cc:474:replace_alu$31889.AA[5]
.sym 79286 $false
.sym 79287 $false
.sym 79289 $auto$alumacc.cc:474:replace_alu$31889.C[7]$2
.sym 79291 $abc$77013$auto$alumacc.cc:474:replace_alu$31889.AA[6]
.sym 79292 $false
.sym 79295 $auto$alumacc.cc:474:replace_alu$31889.C[8]
.sym 79297 $abc$77013$auto$alumacc.cc:474:replace_alu$31889.AA[7]
.sym 79298 $true$2
.sym 79299 $auto$alumacc.cc:474:replace_alu$31889.C[7]$2
.sym 79302 $false
.sym 79303 $false
.sym 79304 $false
.sym 79305 $auto$alumacc.cc:474:replace_alu$31889.C[8]
.sym 79335 $auto$alumacc.cc:474:replace_alu$31886.C[3]
.sym 79336 $auto$alumacc.cc:474:replace_alu$31886.C[4]
.sym 79337 $auto$alumacc.cc:474:replace_alu$31886.C[5]
.sym 79338 $auto$alumacc.cc:474:replace_alu$31886.C[6]
.sym 79339 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$sub$./import/tv80/rtl/core/tv80_alu.v:252$1650_Y[7]
.sym 79407 $false
.sym 79408 core.cpu.i_tv80_core.BusA[6]
.sym 79409 $false
.sym 79410 $auto$alumacc.cc:474:replace_alu$31886.C[6]
.sym 79413 $false
.sym 79414 core.cpu.i_tv80_core.BusA[5]
.sym 79415 $false
.sym 79416 $auto$alumacc.cc:474:replace_alu$31886.C[5]
.sym 79425 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$sub$./import/tv80/rtl/core/tv80_alu.v:252$1650_Y[5]
.sym 79426 core.cpu.i_tv80_core.BusA[5]
.sym 79427 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:224$1639_Y_new_inv_
.sym 79428 $false
.sym 79431 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$sub$./import/tv80/rtl/core/tv80_alu.v:252$1650_Y[6]
.sym 79432 core.cpu.i_tv80_core.BusA[6]
.sym 79433 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:224$1639_Y_new_inv_
.sym 79434 $false
.sym 79437 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$sub$./import/tv80/rtl/core/tv80_alu.v:252$1650_Y[7]
.sym 79438 core.cpu.i_tv80_core.BusA[7]
.sym 79439 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:224$1639_Y_new_inv_
.sym 79440 $false
.sym 79449 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$sub$./import/tv80/rtl/core/tv80_alu.v:256$1654_Y[7]
.sym 79450 $abc$77013$auto$alumacc.cc:474:replace_alu$31889.AA[7]
.sym 79451 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:254$1653_Y_new_inv_
.sym 79452 $false
.sym 79456 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$6\DAA_Q[8:0][5]_new_
.sym 79457 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$6\DAA_Q[8:0][6]_new_inv_
.sym 79458 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$sub$./import/tv80/rtl/core/tv80_alu.v:252$1650_Y[3]
.sym 79459 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$sub$./import/tv80/rtl/core/tv80_alu.v:252$1650_Y[4]
.sym 79536 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$4\DAA_Q[8:0][0]_new_inv_
.sym 79537 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$6\DAA_Q[8:0][0]_new_inv_
.sym 79538 core.cpu.i_tv80_core.F[1]
.sym 79539 $false
.sym 79542 $false
.sym 79543 $abc$77013$auto$alumacc.cc:474:replace_alu$31889.AA[0]
.sym 79544 $false
.sym 79545 $false
.sym 79548 $false
.sym 79549 core.cpu.i_tv80_core.BusA[0]
.sym 79550 $false
.sym 79551 $false
.sym 79554 $false
.sym 79555 $false
.sym 79556 $abc$77013$auto$alumacc.cc:474:replace_alu$31865.BB[0]
.sym 79557 $false
.sym 79560 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$sub$./import/tv80/rtl/core/tv80_alu.v:252$1650_Y[0]
.sym 79561 core.cpu.i_tv80_core.BusA[0]
.sym 79562 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:224$1639_Y_new_inv_
.sym 79563 $false
.sym 79566 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$sub$./import/tv80/rtl/core/tv80_alu.v:256$1654_Y[0]
.sym 79567 $abc$77013$auto$alumacc.cc:474:replace_alu$31889.AA[0]
.sym 79568 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:254$1653_Y_new_inv_
.sym 79569 $false
.sym 79572 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$add$./import/tv80/rtl/core/tv80_alu.v:240$1645_Y[0]
.sym 79573 $abc$77013$auto$alumacc.cc:474:replace_alu$31865.BB[0]
.sym 79574 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:238$1644_Y_new_inv_
.sym 79575 $false
.sym 79579 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][5]_new_inv_
.sym 79580 $abc$77013$auto$alumacc.cc:474:replace_alu$31813.BB[3]
.sym 79581 $abc$77013$new_n2803_
.sym 79583 $abc$77013$auto$alumacc.cc:474:replace_alu$31813.BB[1]
.sym 79584 $abc$77013$new_n2818_
.sym 79585 $abc$77013$auto$alumacc.cc:474:replace_alu$31813.BB[2]
.sym 79586 $abc$77013$auto$alumacc.cc:474:replace_alu$31813.B_buf[4]
.sym 79615 $true
.sym 79652 core.cpu.i_tv80_core.BusA[1]$2
.sym 79653 $false
.sym 79654 core.cpu.i_tv80_core.BusA[1]
.sym 79655 $false
.sym 79656 $false
.sym 79658 $auto$alumacc.cc:474:replace_alu$31862.C[3]
.sym 79660 $true$2
.sym 79661 core.cpu.i_tv80_core.BusA[2]
.sym 79664 $auto$alumacc.cc:474:replace_alu$31862.C[4]
.sym 79665 $false
.sym 79666 $false
.sym 79667 core.cpu.i_tv80_core.BusA[3]
.sym 79668 $auto$alumacc.cc:474:replace_alu$31862.C[3]
.sym 79670 $auto$alumacc.cc:474:replace_alu$31862.C[5]
.sym 79671 $false
.sym 79672 $false
.sym 79673 core.cpu.i_tv80_core.BusA[4]
.sym 79674 $auto$alumacc.cc:474:replace_alu$31862.C[4]
.sym 79676 $auto$alumacc.cc:474:replace_alu$31862.C[6]
.sym 79677 $false
.sym 79678 $false
.sym 79679 core.cpu.i_tv80_core.BusA[5]
.sym 79680 $auto$alumacc.cc:474:replace_alu$31862.C[5]
.sym 79682 $auto$alumacc.cc:474:replace_alu$31862.C[7]
.sym 79683 $false
.sym 79684 $false
.sym 79685 core.cpu.i_tv80_core.BusA[6]
.sym 79686 $auto$alumacc.cc:474:replace_alu$31862.C[6]
.sym 79688 $auto$alumacc.cc:474:replace_alu$31862.C[8]
.sym 79689 $false
.sym 79690 $false
.sym 79691 core.cpu.i_tv80_core.BusA[7]
.sym 79692 $auto$alumacc.cc:474:replace_alu$31862.C[7]
.sym 79695 $false
.sym 79696 $false
.sym 79697 $false
.sym 79698 $auto$alumacc.cc:474:replace_alu$31862.C[8]
.sym 79702 $abc$77013$new_n2808_
.sym 79703 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:238$1644_Y_new_inv_
.sym 79704 $abc$77013$auto$alumacc.cc:474:replace_alu$31813.B_buf[1]
.sym 79705 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][6]_new_inv_
.sym 79706 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][3]_new_inv_
.sym 79707 $abc$77013$auto$alumacc.cc:474:replace_alu$31813.B_buf[2]
.sym 79708 $abc$77013$auto$alumacc.cc:474:replace_alu$31813.BB[4]
.sym 79709 $abc$77013$auto$alumacc.cc:474:replace_alu$31813.B_buf[3]
.sym 79738 $true
.sym 79775 $abc$77013$auto$alumacc.cc:474:replace_alu$31813.B_buf[1]$2
.sym 79776 $false
.sym 79777 $abc$77013$auto$alumacc.cc:474:replace_alu$31813.B_buf[1]
.sym 79778 $false
.sym 79779 $false
.sym 79781 $auto$alumacc.cc:474:replace_alu$31865.C[7]
.sym 79783 $true$2
.sym 79784 $abc$77013$auto$alumacc.cc:474:replace_alu$31813.B_buf[2]
.sym 79787 $auto$alumacc.cc:474:replace_alu$31865.C[8]
.sym 79788 $false
.sym 79789 $false
.sym 79790 $abc$77013$auto$alumacc.cc:474:replace_alu$31813.B_buf[3]
.sym 79791 $auto$alumacc.cc:474:replace_alu$31865.C[7]
.sym 79794 $false
.sym 79795 $false
.sym 79796 $abc$77013$auto$alumacc.cc:474:replace_alu$31813.B_buf[4]
.sym 79797 $auto$alumacc.cc:474:replace_alu$31865.C[8]
.sym 79800 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$4\DAA_Q[8:0][7]_new_inv_
.sym 79801 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$6\DAA_Q[8:0][7]_new_inv_
.sym 79802 core.cpu.i_tv80_core.F[1]
.sym 79803 $false
.sym 79806 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$add$./import/tv80/rtl/core/tv80_alu.v:240$1645_Y[8]
.sym 79807 $abc$77013$auto$alumacc.cc:474:replace_alu$31813.B_buf[4]
.sym 79808 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:238$1644_Y_new_inv_
.sym 79809 $false
.sym 79812 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$add$./import/tv80/rtl/core/tv80_alu.v:240$1645_Y[7]
.sym 79813 $abc$77013$auto$alumacc.cc:474:replace_alu$31813.BB[3]
.sym 79814 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:238$1644_Y_new_inv_
.sym 79815 $false
.sym 79818 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:254$1653_Y_new_inv_
.sym 79819 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$sub$./import/tv80/rtl/core/tv80_alu.v:256$1654_Y[8]
.sym 79820 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$4\DAA_Q[8:0][8]_new_inv_
.sym 79821 core.cpu.i_tv80_core.F[1]
.sym 79825 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$and$/usr/bin/../share/yosys/techmap.v:434$40287_Y[0]_new_
.sym 79826 $abc$77013$new_n4436_
.sym 79828 $abc$77013$new_n4326_
.sym 79829 $abc$77013$new_n2816_
.sym 79831 core.uart0.uart0.TX_Stop_Bit
.sym 79899 core.cpu.i_tv80_core.ALU_Op_r[1]
.sym 79900 core.cpu.i_tv80_core.BusB[0]
.sym 79901 $false
.sym 79902 $false
.sym 79905 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][8]_new_inv_
.sym 79906 $abc$77013$new_n2816_
.sym 79907 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][3]_new_inv_
.sym 79908 core.cpu.i_tv80_core.BusA[2]
.sym 79911 core.cpu.i_tv80_core.ALU_Op_r[0]
.sym 79912 core.cpu.i_tv80_core.ALU_Op_r[1]
.sym 79913 core.cpu.i_tv80_core.ALU_Op_r[2]
.sym 79914 $false
.sym 79917 core.cpu.i_tv80_core.ALU_Op_r[2]
.sym 79918 core.cpu.i_tv80_core.ALU_Op_r[0]
.sym 79919 core.cpu.i_tv80_core.F[0]
.sym 79920 core.cpu.i_tv80_core.ALU_Op_r[1]
.sym 79923 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30490_CTRL_new_
.sym 79924 core.cpu.i_tv80_core.BusA[7]
.sym 79925 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][7]_new_inv_
.sym 79926 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40552_new_
.sym 79929 $abc$77013$new_n4436_
.sym 79930 $abc$77013$new_n4437_
.sym 79931 $abc$77013$new_n3367_
.sym 79932 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40552_new_
.sym 79935 $abc$77013$new_n2816_
.sym 79936 core.cpu.i_tv80_core.BusA[2]
.sym 79937 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40552_new_
.sym 79938 $false
.sym 79941 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][0]_new_inv_
.sym 79942 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][5]_new_inv_
.sym 79943 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][6]_new_inv_
.sym 79944 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][7]_new_inv_
.sym 79948 $abc$77013$new_n2775_
.sym 79949 $abc$77013$auto$simplemap.cc:168:logic_reduce$40755[1]_new_inv_
.sym 79951 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$40745[1]_new_
.sym 79952 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$40750[1]_new_inv_
.sym 79953 $abc$77013$auto$simplemap.cc:168:logic_reduce$40760[1]_new_inv_
.sym 79954 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30982.$and$/usr/bin/../share/yosys/techmap.v:434$40104_Y_new_
.sym 79955 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30626.$and$/usr/bin/../share/yosys/techmap.v:434$40286_Y[2]_new_
.sym 80022 core.cpu.i_tv80_core.BusB[0]
.sym 80023 core.cpu.i_tv80_core.BusA[0]
.sym 80024 $abc$77013$new_n2987_
.sym 80025 $false
.sym 80028 core.cpu.i_tv80_core.BusB[3]
.sym 80029 core.cpu.i_tv80_core.BusA[3]
.sym 80030 $abc$77013$new_n2987_
.sym 80031 $false
.sym 80034 core.cpu.i_tv80_core.BusB[0]
.sym 80035 core.cpu.i_tv80_core.BusB[4]
.sym 80036 core.cpu.i_tv80_core.ALU_Op_r[0]
.sym 80037 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$3\Q_t[3:0][1]_new_inv_
.sym 80040 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30626.$and$/usr/bin/../share/yosys/techmap.v:434$40287_Y[2]_new_
.sym 80041 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30626.$and$/usr/bin/../share/yosys/techmap.v:434$40286_Y[2]_new_
.sym 80042 $abc$77013$new_n4355_
.sym 80043 $false
.sym 80046 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$3\Q_t[3:0][3]_new_inv_
.sym 80047 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30490_CTRL_new_
.sym 80048 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$2\DAA_Q[8:0][3]_new_inv_
.sym 80049 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40552_new_
.sym 80052 core.cpu.i_tv80_core.BusB[3]
.sym 80053 core.cpu.i_tv80_core.BusB[7]
.sym 80054 core.cpu.i_tv80_core.ALU_Op_r[0]
.sym 80055 $false
.sym 80058 core.cpu.i_tv80_core.BusB[1]
.sym 80059 core.cpu.i_tv80_core.BusB[5]
.sym 80060 core.cpu.i_tv80_core.ALU_Op_r[0]
.sym 80061 $false
.sym 80064 core.cpu.i_tv80_core.BusB[4]
.sym 80065 core.cpu.i_tv80_core.BusB[0]
.sym 80066 core.cpu.i_tv80_core.ALU_Op_r[0]
.sym 80067 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$3\Q_t[3:0][1]_new_inv_
.sym 80071 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74390
.sym 80072 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:224$1639_Y_new_inv_
.sym 80075 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$15\F_Out[4:4]_new_
.sym 80076 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$12\F_Out[4:4]_new_
.sym 80077 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30785.$and$/usr/bin/../share/yosys/techmap.v:434$38977_Y_new_
.sym 80145 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$3\Q_t[3:0][1]_new_inv_
.sym 80146 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30490_CTRL_new_
.sym 80147 $abc$77013$new_n2910_
.sym 80148 $abc$77013$new_n2908_
.sym 80151 core.cpu.i_tv80_core.BusA[6]
.sym 80152 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30490_CTRL_new_
.sym 80153 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30485.$and$/usr/bin/../share/yosys/techmap.v:434$40282_Y[2]_new_
.sym 80154 core.cpu.i_tv80_core.Save_ALU_r
.sym 80157 core.cpu.i_tv80_core.BusB[1]
.sym 80158 core.cpu.i_tv80_core.ALU_Op_r[0]
.sym 80159 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[1]_new_inv_
.sym 80160 $abc$77013$new_n2871_
.sym 80163 core.cpu.i_tv80_core.BusB[4]
.sym 80164 core.cpu.i_tv80_core.ALU_Op_r[0]
.sym 80165 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[4]_new_inv_
.sym 80166 $abc$77013$new_n2871_
.sym 80169 core.cpu.i_tv80_core.BusB[1]
.sym 80170 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[1]_new_inv_
.sym 80171 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$59090[0]_new_
.sym 80172 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30626.$and$/usr/bin/../share/yosys/techmap.v:434$40282_Y[1]_new_
.sym 80175 core.cpu.i_tv80_core.BusB[0]
.sym 80176 core.cpu.i_tv80_core.BusB[4]
.sym 80177 core.cpu.i_tv80_core.ALU_Op_r[0]
.sym 80178 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30490_CTRL_new_
.sym 80181 core.cpu.i_tv80_core.BusA[2]
.sym 80182 core.cpu.i_tv80_core.BusA[0]
.sym 80183 core.cpu.i_tv80_core.IR[3]
.sym 80184 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40655_new_
.sym 80187 core.cpu.i_tv80_core.BusB[6]
.sym 80188 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[6]_new_inv_
.sym 80189 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$59090[0]_new_
.sym 80190 $abc$77013$new_n2866_
.sym 80194 $abc$77013$new_n1368_
.sym 80195 $abc$77013$new_n2221_
.sym 80196 $abc$77013$new_n2225_
.sym 80197 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$75004
.sym 80198 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$74651[1]_new_inv_
.sym 80200 $abc$77013$auto$simplemap.cc:168:logic_reduce$39613_new_inv_
.sym 80201 core.spi0.master.data_read[7]
.sym 80268 core.cpu.i_tv80_core.BusA[1]
.sym 80269 $abc$77013$new_n4333_
.sym 80270 core.cpu.i_tv80_core.IR[3]
.sym 80271 $false
.sym 80274 core.cpu.i_tv80_core.BusB[1]
.sym 80275 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[1]_new_inv_
.sym 80276 $abc$77013$auto$wreduce.cc:455:run$31569[5]_new_
.sym 80277 $abc$77013$new_n2771_
.sym 80280 core.cpu.i_tv80_core.F[4]
.sym 80281 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30785.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38973_Y_new_inv_
.sym 80282 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$59090[0]_new_
.sym 80283 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30785.$and$/usr/bin/../share/yosys/techmap.v:434$38977_Y_new_
.sym 80286 core.cpu.i_tv80_core.BusB[2]
.sym 80287 core.cpu.i_tv80_core.BusA[2]
.sym 80288 $abc$77013$new_n2987_
.sym 80289 $false
.sym 80292 core.cpu.i_tv80_core.ALU_Op_r[1]
.sym 80293 core.cpu.i_tv80_core.ALU_Op_r[0]
.sym 80294 core.cpu.i_tv80_core.ALU_Op_r[3]
.sym 80295 core.cpu.i_tv80_core.F[0]
.sym 80298 core.cpu.i_tv80_core.IR[3]
.sym 80299 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][2]_new_
.sym 80300 $false
.sym 80301 $false
.sym 80304 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 80305 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40655_new_
.sym 80306 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30785.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38973_Y_new_inv_
.sym 80307 core.cpu.i_tv80_core.F[7]
.sym 80310 core.cpu.i_tv80_core.BusB[2]
.sym 80311 core.cpu.i_tv80_core.ALU_Op_r[0]
.sym 80312 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[2]_new_inv_
.sym 80313 $abc$77013$new_n2871_
.sym 80318 $abc$77013$new_n4329_
.sym 80320 $abc$77013$auto$simplemap.cc:168:logic_reduce$40671[3]_new_inv_
.sym 80321 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$58957[0]_new_inv_
.sym 80322 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30537.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38979_Y_new_inv_
.sym 80323 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74956
.sym 80324 core.spi0.master.data_read[6]
.sym 80391 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$4\Q_t[7:0][5]_new_inv_
.sym 80392 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30537.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38979_Y_new_inv_
.sym 80393 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$40661[0]_new_
.sym 80394 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$40661[1]_new_
.sym 80397 core.cpu.i_tv80_core.BusA[0]
.sym 80398 core.cpu.i_tv80_core.BusA[2]
.sym 80399 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30550.$ternary$/usr/bin/../share/yosys/techmap.v:445$38974_Y_new_inv_
.sym 80400 core.cpu.i_tv80_core.IR[3]
.sym 80403 core.cpu.i_tv80_core.BusA[2]
.sym 80404 core.cpu.i_tv80_core.BusA[0]
.sym 80405 core.cpu.i_tv80_core.IR[3]
.sym 80406 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30550.$ternary$/usr/bin/../share/yosys/techmap.v:445$38974_Y_new_inv_
.sym 80409 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40655_new_
.sym 80410 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$26\F_Out[7:6][0]_new_
.sym 80411 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30575.$and$/usr/bin/../share/yosys/techmap.v:434$40103_Y_new_
.sym 80412 $abc$77013$new_n2774_
.sym 80415 $abc$77013$new_n4329_
.sym 80416 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$4\Q_t[7:0][3]_new_inv_
.sym 80417 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$4\Q_t[7:0][5]_new_inv_
.sym 80418 $abc$77013$auto$simplemap.cc:168:logic_reduce$40671[3]_new_inv_
.sym 80421 core.cpu.i_tv80_core.F[6]
.sym 80422 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30785.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38973_Y_new_inv_
.sym 80423 $abc$77013$new_n2775_
.sym 80424 $false
.sym 80427 $abc$77013$new_n4330_
.sym 80428 $abc$77013$auto$simplemap.cc:168:logic_reduce$40671[0]_new_inv_
.sym 80429 core.cpu.i_tv80_core.F[6]
.sym 80430 $abc$77013$auto$simplemap.cc:168:logic_reduce$40657_new_inv_
.sym 80433 core.cpu.i_tv80_core.F[2]
.sym 80434 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30785.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38973_Y_new_inv_
.sym 80435 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30575.$and$/usr/bin/../share/yosys/techmap.v:434$40103_Y_new_
.sym 80436 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30982.$and$/usr/bin/../share/yosys/techmap.v:434$40104_Y_new_
.sym 80442 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74716
.sym 80444 core.spi0.master.data_read[1]
.sym 80514 core.spi0.master.bit_count[1]
.sym 80515 core.spi0.master.bit_count[0]
.sym 80516 $abc$77013$new_n2225_
.sym 80517 $false
.sym 80520 core.cpu.i_tv80_core.ALU_Op_r[2]
.sym 80521 core.cpu.i_tv80_core.ALU_Op_r[1]
.sym 80522 core.cpu.i_tv80_core.ALU_Op_r[0]
.sym 80523 core.cpu.i_tv80_core.ALU_Op_r[3]
.sym 80532 core.cpu.i_tv80_core.BusB[5]
.sym 80533 core.cpu.i_tv80_core.ALU_Op_r[0]
.sym 80534 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[5]_new_inv_
.sym 80535 $abc$77013$new_n2871_
.sym 80538 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][2]_new_
.sym 80539 core.cpu.i_tv80_core.IR[3]
.sym 80540 $false
.sym 80541 $false
.sym 80544 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$59090[0]_new_
.sym 80545 $abc$77013$auto$wreduce.cc:455:run$31569[5]_new_
.sym 80546 $abc$77013$new_n2962_
.sym 80547 $false
.sym 80550 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[5]_new_inv_
.sym 80551 core.cpu.i_tv80_core.BusB[5]
.sym 80552 $false
.sym 80553 $false
.sym 80556 spi_miso$2
.sym 80557 $false
.sym 80558 $false
.sym 80559 $false
.sym 80560 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74860
.sym 80561 clk
.sym 80562 $false
.sym 80563 $abc$77013$techmap$techmap\core.spi0.master.$shiftx$./rtl/simplespi.v:98$828.$13\buffer[7:0][0]_new_
.sym 80566 $abc$77013$new_n2591_
.sym 80569 core.spi0.reg_data_wr[1]
.sym 80570 core.spi0.reg_data_wr[5]
.sym 80637 core.cpu.i_tv80_core.IR[4]
.sym 80638 core.cpu.i_tv80_core.IR[3]
.sym 80639 core.cpu.i_tv80_core.F[2]
.sym 80640 core.cpu.i_tv80_core.IR[5]
.sym 80643 $abc$77013$techmap$auto$memory_bram.cc:983:replace_cell$32350.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32982_Y_new_inv_
.sym 80644 $abc$77013$auto$memory_bram.cc:922:replace_cell$32149[0]
.sym 80645 $abc$77013$auto$memory_bram.cc:983:replace_cell$32352.Y_B[0]_new_inv_
.sym 80646 $abc$77013$techmap$auto$tribuf.cc:129:run$31169.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_
.sym 80649 $abc$77013$new_n2221_
.sym 80650 core.spi0.master.bit_count[1]
.sym 80651 core.spi0.master.bit_count[0]
.sym 80652 $false
.sym 80655 core.ram.spram_q[2]
.sym 80656 $abc$77013$core.ram.read_sel_new_
.sym 80657 $abc$77013$new_n2612_
.sym 80658 $abc$77013$new_n2615_
.sym 80661 $abc$77013$core.ram.read_sel_new_
.sym 80662 core.ram.spram_q[0]
.sym 80663 $abc$77013$techmap$auto$memory_bram.cc:983:replace_cell$32353.$ternary$/usr/bin/../share/yosys/techmap.v:445$32983_Y[0]_new_inv_
.sym 80664 $abc$77013$techmap$auto$tribuf.cc:129:run$31169.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_
.sym 80667 $abc$77013$core.cpu.i_tv80_core.i_alu.BitMask[7]_new_
.sym 80668 core.cpu.i_tv80_core.F[7]
.sym 80669 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[1]_new_inv_
.sym 80670 core.cpu.i_tv80_core.F[6]
.sym 80673 core.cpu.i_tv80_core.IR[4]
.sym 80674 core.cpu.i_tv80_core.IR[5]
.sym 80675 core.cpu.i_tv80_core.IR[3]
.sym 80676 $false
.sym 80679 spi_miso$2
.sym 80680 $false
.sym 80681 $false
.sym 80682 $false
.sym 80683 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74812
.sym 80684 clk
.sym 80685 $false
.sym 80686 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$60845[0]_new_inv_
.sym 80687 $abc$77013$new_n4578_
.sym 80688 $abc$77013$new_n2592_
.sym 80689 $abc$77013$core.spi0.read_data[1]_new_inv_
.sym 80690 $abc$77013$techmap$techmap\core.spi0.master.$shiftx$./rtl/simplespi.v:98$828.$9\buffer[7:0][0]_new_
.sym 80691 core.spi0.reg_data_wr[4]
.sym 80692 core.spi0.reg_data_wr[2]
.sym 80693 core.spi0.reg_data_wr[6]
.sym 80760 core.ram.spram_q[1]
.sym 80761 $abc$77013$core.ram.read_sel_new_
.sym 80762 $abc$77013$new_n2586_
.sym 80763 $abc$77013$new_n2589_
.sym 80766 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_
.sym 80767 core.spi0.master.data_read[3]
.sym 80768 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_
.sym 80769 core.spi0.reg_clockdiv[3]
.sym 80790 core.cpu.i_tv80_core.IR[3]
.sym 80791 core.cpu.i_tv80_core.IR[4]
.sym 80792 core.cpu.i_tv80_core.IR[5]
.sym 80793 $false
.sym 80796 $abc$77013$core.spi0.read_data[1]_new_inv_
.sym 80797 $abc$77013$core.spi0.read_sel_new_
.sym 80798 $false
.sym 80799 $false
.sym 80802 core.cpu.i_tv80_core.F[6]
.sym 80803 $false
.sym 80804 $false
.sym 80805 $false
.sym 80806 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$66354$2
.sym 80807 clk
.sym 80808 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 80810 $abc$77013$new_n2571_
.sym 80811 $abc$77013$new_n2728_
.sym 80812 $abc$77013$core.spi0.read_data[4]_new_inv_
.sym 80813 $abc$77013$new_n2568_
.sym 80814 $abc$77013$new_n2569_
.sym 80815 $abc$77013$new_n2674_
.sym 80816 core.spi0.reg_data_wr[0]
.sym 80883 $abc$77013$core.spi0.write_sel_new_
.sym 80884 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_
.sym 80885 $false
.sym 80886 $false
.sym 80889 $abc$77013$core.spi0.write_sel_new_
.sym 80890 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_
.sym 80891 $false
.sym 80892 $false
.sym 80901 $abc$77013$techmap$auto$memory_bram.cc:983:replace_cell$32350.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32982_Y_new_inv_
.sym 80902 $abc$77013$auto$memory_bram.cc:922:replace_cell$32333[0]
.sym 80903 $abc$77013$auto$memory_bram.cc:983:replace_cell$32350.Y_B[0]_new_inv_
.sym 80904 $abc$77013$techmap$auto$tribuf.cc:129:run$31169.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_
.sym 80907 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_
.sym 80908 core.spi0.reg_clockdiv[5]
.sym 80909 $abc$77013$new_n2687_
.sym 80910 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$60760[0]_new_inv_
.sym 80913 core.ram.spram_q[5]
.sym 80914 $abc$77013$core.ram.read_sel_new_
.sym 80915 $abc$77013$core.spi0.read_data[5]_new_
.sym 80916 $abc$77013$core.spi0.read_sel_new_
.sym 80919 core.cpu.i_tv80_core.do[3]
.sym 80920 $false
.sym 80921 $false
.sym 80922 $false
.sym 80925 core.cpu.i_tv80_core.do[7]
.sym 80926 $false
.sym 80927 $false
.sym 80928 $false
.sym 80929 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64197
.sym 80930 clk
.sym 80931 $false
.sym 80932 core.spi0.reg_clockdiv[0]
.sym 80933 core.spi0.reg_clockdiv[3]
.sym 80935 core.spi0.reg_clockdiv[1]
.sym 80937 core.spi0.reg_clockdiv[5]
.sym 81006 $abc$77013$core.ram.read_sel_new_
.sym 81007 core.ram.spram_q[6]
.sym 81008 $abc$77013$new_n2700_
.sym 81009 $false
.sym 81012 core.spi0.reg_clockdiv[7]
.sym 81013 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_
.sym 81014 $abc$77013$new_n2728_
.sym 81015 $abc$77013$new_n2729_
.sym 81018 core.cpu.i_tv80_core.IR[3]
.sym 81019 core.cpu.i_tv80_core.IR[4]
.sym 81020 core.cpu.i_tv80_core.IR[5]
.sym 81021 $false
.sym 81024 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$64675[3]_new_inv_
.sym 81025 core.spi0.reg_config[6]
.sym 81026 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_
.sym 81027 core.spi0.reg_command[6]
.sym 81030 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$64675[3]_new_inv_
.sym 81031 core.spi0.reg_config[7]
.sym 81032 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_
.sym 81033 core.spi0.reg_data_wr[7]
.sym 81036 $abc$77013$techmap$auto$memory_bram.cc:983:replace_cell$32352.$ternary$/usr/bin/../share/yosys/techmap.v:445$32983_Y[1]_new_inv_
.sym 81037 $abc$77013$techmap$auto$tribuf.cc:129:run$31169.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$32951_Y_new_inv_
.sym 81038 $abc$77013$auto$tribuf.cc:129:run$31169.Y_B[3]_new_inv_
.sym 81039 $false
.sym 81042 core.cpu.i_tv80_core.do[6]
.sym 81043 $false
.sym 81044 $false
.sym 81045 $false
.sym 81052 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64501
.sym 81053 clk
.sym 81054 $false
.sym 81055 core.uart0.uart0.RX_ShiftReg[3]
.sym 81057 core.uart0.uart0.RX_ShiftReg[7]
.sym 81059 core.uart0.uart0.RX_ShiftReg[4]
.sym 81060 core.uart0.uart0.RX_ShiftReg[6]
.sym 81061 core.uart0.uart0.RX_ShiftReg[5]
.sym 81141 $abc$77013$core.spi0.read_sel_new_
.sym 81142 $abc$77013$core.spi0.read_data[4]_new_inv_
.sym 81143 $abc$77013$auto$tribuf.cc:129:run$31169.B_AND_S[28]_new_
.sym 81144 $abc$77013$new_n2667_
.sym 81147 $abc$77013$techmap$techmap\core.spi0.$procmux$1901.$and$/usr/bin/../share/yosys/techmap.v:434$32971_Y[6]_new_
.sym 81148 $abc$77013$new_n2712_
.sym 81149 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$60845[0]_new_inv_
.sym 81150 $abc$77013$core.spi0.read_sel_new_
.sym 81153 core.cpu.i_tv80_core.IR[3]
.sym 81154 core.cpu.i_tv80_core.IR[4]
.sym 81155 $false
.sym 81156 $false
.sym 81159 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_
.sym 81160 core.spi0.reg_clockdiv[6]
.sym 81161 $false
.sym 81162 $false
.sym 81165 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_
.sym 81166 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$64666[1]_new_
.sym 81167 core.reset_n
.sym 81168 $false
.sym 81178 $abc$77013$auto$tribuf.cc:129:run$31169.B_AND_S[28]_new_
.sym 81179 $abc$77013$new_n2661_
.sym 81180 $abc$77013$techmap\core.uart0.uart0.$eq$./import/tv80/rtl/uart/T16450.v:330$710_Y_new_
.sym 81181 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$70128[1]_new_inv_
.sym 81182 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$64682[1]_new_inv_
.sym 81183 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$71429[1]_new_inv_
.sym 81184 core.uart0.uart0.RBR[5]
.sym 81185 core.uart0.uart0.RBR[7]
.sym 81252 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_
.sym 81253 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$64666[1]_new_
.sym 81254 core.reset_n
.sym 81255 $false
.sym 81270 $abc$77013$new_n2701_
.sym 81271 $abc$77013$auto$tribuf.cc:129:run$31169.B_AND_S[30]_new_
.sym 81272 $abc$77013$new_n2710_
.sym 81273 $false
.sym 81276 core.cpu.i_tv80_core.do[6]
.sym 81277 $false
.sym 81278 $false
.sym 81279 $false
.sym 81288 core.cpu.i_tv80_core.do[2]
.sym 81289 $false
.sym 81290 $false
.sym 81291 $false
.sym 81298 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64349
.sym 81299 clk
.sym 81300 $false
.sym 81301 $abc$77013$techmap$techmap\core.uart0.uart0.$procmux$3017.$and$/usr/bin/../share/yosys/techmap.v:434$32992_Y[5]_new_
.sym 81304 $abc$77013$new_n2593_
.sym 81305 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$72787[1]_new_
.sym 81306 $abc$77013$new_n2692_
.sym 81308 core.uart0.uart0.IER[6]
.sym 81381 $abc$77013$new_n2692_
.sym 81382 $abc$77013$new_n2697_
.sym 81383 $abc$77013$core.uart0.read_sel_new_
.sym 81384 $abc$77013$new_n4322_
.sym 81393 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$70777[2]_new_
.sym 81394 core.uart0.uart0.SCR[5]
.sym 81395 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_
.sym 81396 core.uart0.uart0.LCR[5]
.sym 81399 core.cpu.i_tv80_core.do[5]
.sym 81400 $false
.sym 81401 $false
.sym 81402 $false
.sym 81417 core.cpu.i_tv80_core.do[0]
.sym 81418 $false
.sym 81419 $false
.sym 81420 $false
.sym 81421 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70787
.sym 81422 clk
.sym 81423 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 81424 $abc$77013$techmap\core.spi0.spi_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y
.sym 81425 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$70990
.sym 81426 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$70966
.sym 81427 $abc$77013$new_n2212_
.sym 81428 $abc$77013$new_n2213_
.sym 81429 $abc$77013$new_n2214_
.sym 81430 $abc$77013$new_n2215_
.sym 81431 core.uart0.uart0.MSR[0]
.sym 81498 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$70777[2]_new_
.sym 81499 core.uart0.uart0.SCR[2]
.sym 81500 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_
.sym 81501 core.uart0.uart0.LCR[2]
.sym 81504 $abc$77013$core.uart0.uart0.IIR[2]_new_inv_
.sym 81505 core.uart0.uart0.MSR[2]
.sym 81506 core.cpu.i_tv80_core.A[0]
.sym 81507 core.cpu.i_tv80_core.A[2]
.sym 81510 core.uart0.uart0.LSR[2]
.sym 81511 core.cpu.i_tv80_core.A[1]
.sym 81512 core.cpu.i_tv80_core.A[0]
.sym 81513 $abc$77013$new_n4317_
.sym 81516 $abc$77013$new_n4319_
.sym 81517 $abc$77013$new_n4318_
.sym 81518 $abc$77013$new_n2624_
.sym 81519 $abc$77013$core.uart0.read_sel_new_
.sym 81522 core.cpu.i_tv80_core.do[2]
.sym 81523 $false
.sym 81524 $false
.sym 81525 $false
.sym 81544 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70787
.sym 81545 clk
.sym 81546 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 81547 $abc$77013$new_n2138_
.sym 81548 $abc$77013$auto$tribuf.cc:129:run$31169.B_AND_S[24]_new_
.sym 81549 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70473
.sym 81550 $abc$77013$techmap\core.uart0.uart0.$ne$./import/tv80/rtl/uart/T16450.v:200$647_Y_new_inv_
.sym 81551 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$70978
.sym 81552 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70145
.sym 81553 $abc$77013$new_n2542_
.sym 81554 core.uart0.uart0.MSR[1]
.sym 81645 $abc$77013$auto$tribuf.cc:129:run$31169.B_AND_S[24]_new_
.sym 81646 $abc$77013$new_n2568_
.sym 81647 $abc$77013$auto$tribuf.cc:129:run$31169.B_AND_S[32]_new_
.sym 81648 $abc$77013$new_n2557_
.sym 81670 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$71739
.sym 81671 $abc$77013$new_n2694_
.sym 81672 $abc$77013$core.uart0.uart_rd_data[7]_new_inv_
.sym 81673 $abc$77013$new_n2738_
.sym 81675 $abc$77013$new_n2693_
.sym 81676 core.uart0.uart0.clk_gen.Baud_Cnt[1]
.sym 81768 core.cpu.i_tv80_core.do[2]
.sym 81769 $false
.sym 81770 $false
.sym 81771 $false
.sym 81790 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70473
.sym 81791 clk
.sym 81792 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 81793 $abc$77013$auto$simplemap.cc:168:logic_reduce$38593[1]_new_inv_
.sym 81794 $abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[2]
.sym 81795 $abc$77013$auto$simplemap.cc:168:logic_reduce$38593[0]_new_inv_
.sym 81796 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71741[1]
.sym 81797 $abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[5]
.sym 81798 core.uart0.uart0.clk_gen.Baud_Cnt[5]
.sym 81799 core.uart0.uart0.clk_gen.Baud_Cnt[2]
.sym 81800 core.spi0.spi_clk_divider.count[5]
.sym 81879 core.cpu.i_tv80_core.do[5]
.sym 81880 $false
.sym 81881 $false
.sym 81882 $false
.sym 81891 core.cpu.i_tv80_core.do[0]
.sym 81892 $false
.sym 81893 $false
.sym 81894 $false
.sym 81913 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$63266
.sym 81914 clk
.sym 81915 $false
.sym 81918 $auto$alumacc.cc:474:replace_alu$31868.C[2]
.sym 81919 $auto$alumacc.cc:474:replace_alu$31868.C[3]
.sym 81920 $auto$alumacc.cc:474:replace_alu$31868.C[4]
.sym 81921 $auto$alumacc.cc:474:replace_alu$31868.C[5]
.sym 81922 $auto$alumacc.cc:474:replace_alu$31868.C[6]
.sym 81923 $auto$alumacc.cc:474:replace_alu$31868.C[7]
.sym 82014 $false
.sym 82015 $false
.sym 82016 $false
.sym 82017 $false
.sym 82026 $false
.sym 82027 $false
.sym 82028 $false
.sym 82029 $false
.sym 82036 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63107
.sym 82037 clk
.sym 82038 $false
.sym 82039 $auto$alumacc.cc:474:replace_alu$31868.C[8]
.sym 82040 $auto$alumacc.cc:474:replace_alu$31868.C[9]
.sym 82041 $auto$alumacc.cc:474:replace_alu$31868.C[10]
.sym 82042 $auto$alumacc.cc:474:replace_alu$31868.C[11]
.sym 82043 $auto$alumacc.cc:474:replace_alu$31868.C[12]
.sym 82044 $auto$alumacc.cc:474:replace_alu$31868.C[13]
.sym 82045 $auto$alumacc.cc:474:replace_alu$31868.C[14]
.sym 82046 $abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[15]
.sym 82113 core.cpu.i_tv80_core.do[6]
.sym 82114 $false
.sym 82115 $false
.sym 82116 $false
.sym 82159 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70473
.sym 82160 clk
.sym 82161 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 82162 $abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[8]
.sym 82163 core.uart0.uart0.clk_gen.Baud_Cnt[8]
.sym 82164 core.uart0.uart0.clk_gen.Baud_Cnt[15]
.sym 82272 $false
.sym 82273 $false
.sym 82274 $false
.sym 82275 $false
.sym 82282 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$70990
.sym 82283 clk
.sym 82284 $false
.sym 82286 core.uart0.uart0.DLM[7]
.sym 82290 core.uart0.uart0.DLM[0]
.sym 82401 $abc$77013$new_n3854_
.sym 82402 $abc$77013$new_n3849_
.sym 82403 core.uart0.uart0.baudout
.sym 82404 $false
.sym 82405 $true
.sym 82406 clk
.sym 82407 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 82409 $abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[0]
.sym 82411 core.uart0.uart0.clk_gen.Baud_Cnt[0]
.sym 82482 core.uart0.uart0.TX_Stop_Bit
.sym 82483 $abc$77013$new_n3853_
.sym 82484 core.uart0.uart0.LCR[2]
.sym 82485 $abc$77013$new_n3850_
.sym 82488 core.uart0.uart0.TX_Stop_Bit
.sym 82489 core.uart0.uart0.LCR[2]
.sym 82490 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39785[1]_new_
.sym 82491 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$38349[3]
.sym 82494 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$38349[3]
.sym 82495 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39785[1]_new_
.sym 82496 $abc$77013$techmap\core.uart0.uart0.$eq$./import/tv80/rtl/uart/T16450.v:330$710_Y_new_
.sym 82497 $abc$77013$auto$wreduce.cc:455:run$31621[4]
.sym 82506 $abc$77013$new_n3851_
.sym 82507 $abc$77013$auto$simplemap.cc:309:simplemap_lut$39785[1]_new_
.sym 82508 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$38349[3]
.sym 82509 $false
.sym 82524 $abc$77013$techmap\core.uart0.uart0.$eq$./import/tv80/rtl/uart/T16450.v:330$710_Y_new_
.sym 82525 core.uart0.uart0.LCR[2]
.sym 82526 core.uart0.uart0.TX_Stop_Bit
.sym 82527 $abc$77013$auto$wreduce.cc:455:run$31621[4]
.sym 82611 core.ioporta.out_2[0]
.sym 82612 $false
.sym 82613 $false
.sym 82614 $false
.sym 82651 $true
.sym 82652 clk
.sym 82653 $false
.sym 82732 uart_txd$2
.sym 83048 core.uart0.uart0.THR[6]
.sym 83167 $abc$77013$new_n4065_
.sym 83169 core.uart0.uart0.TX_ShiftReg[6]
.sym 83200 $true
.sym 83237 core.cpu.i_tv80_core.BusA[1]$3
.sym 83238 $false
.sym 83239 core.cpu.i_tv80_core.BusA[1]
.sym 83240 $false
.sym 83241 $false
.sym 83243 $auto$alumacc.cc:474:replace_alu$31886.C[3]$2
.sym 83245 core.cpu.i_tv80_core.BusA[2]
.sym 83246 $false
.sym 83249 $auto$alumacc.cc:474:replace_alu$31886.C[4]$2
.sym 83251 core.cpu.i_tv80_core.BusA[3]
.sym 83252 $true$2
.sym 83253 $auto$alumacc.cc:474:replace_alu$31886.C[3]$2
.sym 83255 $auto$alumacc.cc:474:replace_alu$31886.C[5]$2
.sym 83257 core.cpu.i_tv80_core.BusA[4]
.sym 83258 $true$2
.sym 83259 $auto$alumacc.cc:474:replace_alu$31886.C[4]$2
.sym 83261 $auto$alumacc.cc:474:replace_alu$31886.C[6]$2
.sym 83263 core.cpu.i_tv80_core.BusA[5]
.sym 83264 $true$2
.sym 83265 $auto$alumacc.cc:474:replace_alu$31886.C[5]$2
.sym 83267 $auto$alumacc.cc:474:replace_alu$31886.C[7]
.sym 83269 core.cpu.i_tv80_core.BusA[6]
.sym 83270 $true$2
.sym 83271 $auto$alumacc.cc:474:replace_alu$31886.C[6]$2
.sym 83274 $false
.sym 83275 core.cpu.i_tv80_core.BusA[7]
.sym 83276 $false
.sym 83277 $auto$alumacc.cc:474:replace_alu$31886.C[7]
.sym 83288 core.uart0.uart0.TX_ShiftReg[7]
.sym 83361 $abc$77013$auto$alumacc.cc:474:replace_alu$31889.AA[5]
.sym 83362 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:254$1653_Y_new_inv_
.sym 83363 $false
.sym 83364 $false
.sym 83367 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:254$1653_Y_new_inv_
.sym 83368 $abc$77013$auto$alumacc.cc:474:replace_alu$31889.AA[5]
.sym 83369 $abc$77013$auto$alumacc.cc:474:replace_alu$31889.AA[6]
.sym 83370 $false
.sym 83373 $false
.sym 83374 core.cpu.i_tv80_core.BusA[3]
.sym 83375 $false
.sym 83376 $auto$alumacc.cc:474:replace_alu$31886.C[3]
.sym 83379 $false
.sym 83380 core.cpu.i_tv80_core.BusA[4]
.sym 83381 $false
.sym 83382 $auto$alumacc.cc:474:replace_alu$31886.C[4]
.sym 83411 core.uart0.uart0.THR[7]
.sym 83484 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$6\DAA_Q[8:0][5]_new_
.sym 83485 $abc$77013$auto$alumacc.cc:474:replace_alu$31813.BB[1]
.sym 83486 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:238$1644_Y_new_inv_
.sym 83487 core.cpu.i_tv80_core.F[1]
.sym 83490 $abc$77013$auto$wreduce.cc:455:run$31568[7]
.sym 83491 core.cpu.i_tv80_core.BusA[7]
.sym 83492 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:224$1639_Y_new_inv_
.sym 83493 $false
.sym 83496 $abc$77013$auto$wreduce.cc:455:run$31568[4]
.sym 83497 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$sub$./import/tv80/rtl/core/tv80_alu.v:252$1650_Y[4]
.sym 83498 core.cpu.i_tv80_core.F[1]
.sym 83499 $false
.sym 83508 $abc$77013$auto$wreduce.cc:455:run$31568[5]
.sym 83509 core.cpu.i_tv80_core.BusA[5]
.sym 83510 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:224$1639_Y_new_inv_
.sym 83511 $false
.sym 83514 $abc$77013$auto$wreduce.cc:455:run$31568[3]
.sym 83515 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$sub$./import/tv80/rtl/core/tv80_alu.v:252$1650_Y[3]
.sym 83516 core.cpu.i_tv80_core.F[1]
.sym 83517 $false
.sym 83520 $abc$77013$auto$wreduce.cc:455:run$31568[6]
.sym 83521 core.cpu.i_tv80_core.BusA[6]
.sym 83522 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:224$1639_Y_new_inv_
.sym 83523 $false
.sym 83526 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:224$1639_Y_new_inv_
.sym 83527 $abc$77013$auto$wreduce.cc:455:run$31568[8]
.sym 83528 $false
.sym 83529 $false
.sym 83537 $abc$77013$auto$alumacc.cc:491:replace_alu$31815[4]
.sym 83607 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:238$1644_Y_new_inv_
.sym 83608 $abc$77013$auto$alumacc.cc:474:replace_alu$31813.BB[1]
.sym 83609 $false
.sym 83610 $false
.sym 83613 core.cpu.i_tv80_core.F[0]
.sym 83614 $abc$77013$auto$alumacc.cc:491:replace_alu$31815[4]
.sym 83615 $false
.sym 83616 $false
.sym 83619 $abc$77013$auto$alumacc.cc:474:replace_alu$31813.BB[1]
.sym 83620 $false
.sym 83621 $false
.sym 83622 $false
.sym 83625 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$6\DAA_Q[8:0][6]_new_inv_
.sym 83626 $abc$77013$new_n2808_
.sym 83627 $abc$77013$auto$alumacc.cc:474:replace_alu$31813.BB[2]
.sym 83628 core.cpu.i_tv80_core.F[1]
.sym 83631 $abc$77013$new_n2818_
.sym 83632 core.cpu.i_tv80_core.BusA[3]
.sym 83633 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:224$1639_Y_new_inv_
.sym 83634 $false
.sym 83637 $abc$77013$auto$alumacc.cc:474:replace_alu$31813.BB[2]
.sym 83638 $false
.sym 83639 $false
.sym 83640 $false
.sym 83643 $abc$77013$auto$alumacc.cc:474:replace_alu$31813.B_buf[4]
.sym 83644 $false
.sym 83645 $false
.sym 83646 $false
.sym 83649 $abc$77013$auto$alumacc.cc:474:replace_alu$31813.BB[3]
.sym 83650 $false
.sym 83651 $false
.sym 83652 $false
.sym 83656 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$73748
.sym 83657 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71446
.sym 83658 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$73671
.sym 83659 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$73701
.sym 83660 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$73515
.sym 83662 core.uart0.uart0.LSR[5]
.sym 83730 $abc$77013$new_n2803_
.sym 83731 core.cpu.i_tv80_core.BusA[4]
.sym 83732 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:224$1639_Y_new_inv_
.sym 83733 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40552_new_
.sym 83736 core.cpu.i_tv80_core.BusA[4]
.sym 83737 $abc$77013$new_n2803_
.sym 83738 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:224$1639_Y_new_inv_
.sym 83739 core.cpu.i_tv80_core.BusA[1]
.sym 83748 $abc$77013$new_n2803_
.sym 83749 core.cpu.i_tv80_core.BusA[4]
.sym 83750 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:224$1639_Y_new_inv_
.sym 83751 core.cpu.i_tv80_core.BusA[1]
.sym 83754 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$logic_or$./import/tv80/rtl/core/tv80_alu.v:224$1639_Y_new_inv_
.sym 83755 core.cpu.i_tv80_core.BusA[1]
.sym 83756 core.cpu.i_tv80_core.F[1]
.sym 83757 $false
.sym 83766 core.uart0.uart0.TX_Next_Is_Stop
.sym 83767 $false
.sym 83768 $false
.sym 83769 $false
.sym 83776 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$73515
.sym 83777 clk
.sym 83778 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 83780 core.uart0.uart0.LSR[6]
.sym 83853 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30490_CTRL_new_
.sym 83854 $abc$77013$auto$simplemap.cc:168:logic_reduce$40755[1]_new_inv_
.sym 83855 $abc$77013$auto$simplemap.cc:168:logic_reduce$40755[0]_new_inv_
.sym 83856 $abc$77013$auto$simplemap.cc:168:logic_reduce$40760[1]_new_inv_
.sym 83859 core.cpu.i_tv80_core.BusB[2]
.sym 83860 core.cpu.i_tv80_core.BusB[6]
.sym 83861 core.cpu.i_tv80_core.ALU_Op_r[0]
.sym 83862 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$3\Q_t[3:0][3]_new_inv_
.sym 83871 core.cpu.i_tv80_core.BusB[6]
.sym 83872 core.cpu.i_tv80_core.BusB[2]
.sym 83873 core.cpu.i_tv80_core.ALU_Op_r[0]
.sym 83874 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$3\Q_t[3:0][3]_new_inv_
.sym 83877 core.cpu.i_tv80_core.BusA[4]
.sym 83878 core.cpu.i_tv80_core.BusA[5]
.sym 83879 core.cpu.i_tv80_core.BusA[6]
.sym 83880 core.cpu.i_tv80_core.BusA[7]
.sym 83883 core.cpu.i_tv80_core.BusA[4]
.sym 83884 core.cpu.i_tv80_core.BusA[5]
.sym 83885 core.cpu.i_tv80_core.BusA[6]
.sym 83886 core.cpu.i_tv80_core.BusA[7]
.sym 83889 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$40745[0]_new_
.sym 83890 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$40745[1]_new_
.sym 83891 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$40750[1]_new_inv_
.sym 83892 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30490_CTRL_new_
.sym 83895 core.cpu.i_tv80_core.BusB[2]
.sym 83896 core.cpu.i_tv80_core.BusB[6]
.sym 83897 core.cpu.i_tv80_core.ALU_Op_r[0]
.sym 83898 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30490_CTRL_new_
.sym 83904 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74291
.sym 83905 core.spi0.master.cs
.sym 83976 core.spi0.master.fsm_state[2]
.sym 83977 core.spi0.master.fsm_state[3]
.sym 83978 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31948_new_
.sym 83979 $false
.sym 83982 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$12\F_Out[4:4]_new_
.sym 83983 core.cpu.i_tv80_core.F[4]
.sym 83984 $false
.sym 83985 $false
.sym 84000 core.cpu.i_tv80_core.BusA[2]
.sym 84001 core.cpu.i_tv80_core.BusA[1]
.sym 84002 core.cpu.i_tv80_core.BusA[3]
.sym 84003 core.cpu.i_tv80_core.F[4]
.sym 84006 core.cpu.i_tv80_core.BusA[2]
.sym 84007 core.cpu.i_tv80_core.BusA[1]
.sym 84008 core.cpu.i_tv80_core.BusA[3]
.sym 84009 $false
.sym 84012 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$15\F_Out[4:4]_new_
.sym 84013 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$12\F_Out[4:4]_new_
.sym 84014 core.cpu.i_tv80_core.F[1]
.sym 84015 $abc$77013$auto$simplemap.cc:309:simplemap_lut$40552_new_
.sym 84025 $abc$77013$techmap$techmap\core.spi0.master.$procmux$2112.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_inv_
.sym 84027 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74260
.sym 84029 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74668
.sym 84030 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74324
.sym 84031 core.spi0.master.sclk_o
.sym 84099 core.spi0.master.bit_count[2]
.sym 84100 $abc$77013$new_n1369_
.sym 84101 $false
.sym 84102 $false
.sym 84105 $abc$77013$new_n1368_
.sym 84106 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31948_new_
.sym 84107 core.spi0.master.fsm_state[3]
.sym 84108 $false
.sym 84111 $abc$77013$new_n1369_
.sym 84112 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31948_new_
.sym 84113 core.spi0.master.fsm_state[3]
.sym 84114 core.spi0.master.bit_count[2]
.sym 84117 $abc$77013$new_n2225_
.sym 84118 core.spi0.master.bit_count[1]
.sym 84119 core.spi0.master.bit_count[0]
.sym 84120 $false
.sym 84123 $abc$77013$auto$simplemap.cc:168:logic_reduce$39613_new_inv_
.sym 84124 core.spi0.master.fsm_state[3]
.sym 84125 $false
.sym 84126 $false
.sym 84135 core.spi0.master.bit_count[1]
.sym 84136 core.spi0.master.bit_count[0]
.sym 84137 $abc$77013$new_n1368_
.sym 84138 $false
.sym 84141 spi_miso$2
.sym 84142 $false
.sym 84143 $false
.sym 84144 $false
.sym 84145 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$75004
.sym 84146 clk
.sym 84147 $false
.sym 84154 core.spi0.master.data_read[0]
.sym 84228 core.cpu.i_tv80_core.BusA[1]
.sym 84229 core.cpu.i_tv80_core.BusA[5]
.sym 84230 core.cpu.i_tv80_core.BusA[3]
.sym 84231 core.cpu.i_tv80_core.IR[3]
.sym 84240 core.cpu.i_tv80_core.BusA[7]
.sym 84241 core.cpu.i_tv80_core.BusA[5]
.sym 84242 core.cpu.i_tv80_core.IR[3]
.sym 84243 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30537.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38979_Y_new_inv_
.sym 84246 $abc$77013$techmap\core.cpu.i_tv80_core.i_mcode.$32\Set_BusB_To[3:0][2]_new_
.sym 84247 core.cpu.i_tv80_core.BusA[7]
.sym 84248 core.cpu.i_tv80_core.BusA[6]
.sym 84249 core.cpu.i_tv80_core.IR[3]
.sym 84252 core.cpu.i_tv80_core.F[0]
.sym 84253 $abc$77013$techmap\core.cpu.i_tv80_core.i_alu.$not$./import/tv80/rtl/core/tv80_alu.v:338$1667_Y[3]_new_inv_
.sym 84254 $abc$77013$techmap$techmap\core.cpu.i_tv80_core.i_alu.$procmux$30537.$and$/usr/bin/../share/yosys/techmap.v:434$38978_Y_new_
.sym 84255 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$58957[0]_new_inv_
.sym 84258 core.spi0.master.bit_count[0]
.sym 84259 core.spi0.master.bit_count[1]
.sym 84260 $abc$77013$new_n2225_
.sym 84261 $false
.sym 84264 spi_miso$2
.sym 84265 $false
.sym 84266 $false
.sym 84267 $false
.sym 84268 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74956
.sym 84269 clk
.sym 84270 $false
.sym 84271 $abc$77013$auto$wreduce.cc:455:run$31619[0]
.sym 84276 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$72720
.sym 84278 core.uart0.uart0.Brk_Cnt[1]
.sym 84357 core.spi0.master.bit_count[1]
.sym 84358 $abc$77013$new_n2221_
.sym 84359 core.spi0.master.bit_count[0]
.sym 84360 $false
.sym 84369 spi_miso$2
.sym 84370 $false
.sym 84371 $false
.sym 84372 $false
.sym 84391 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74716
.sym 84392 clk
.sym 84393 $false
.sym 84398 $abc$77013$new_n2570_
.sym 84400 core.spi0.master.mosi
.sym 84468 core.spi0.reg_data_wr[1]
.sym 84469 core.spi0.reg_data_wr[5]
.sym 84470 core.spi0.master.bit_count[1]
.sym 84471 $abc$77013$new_n4533_
.sym 84486 core.spi0.master.data_read[1]
.sym 84487 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_
.sym 84488 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_
.sym 84489 core.spi0.master.finish
.sym 84504 core.cpu.i_tv80_core.do[1]
.sym 84505 $false
.sym 84506 $false
.sym 84507 $false
.sym 84510 core.cpu.i_tv80_core.do[5]
.sym 84511 $false
.sym 84512 $false
.sym 84513 $false
.sym 84514 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64197
.sym 84515 clk
.sym 84516 $false
.sym 84517 spi_sclk$2
.sym 84519 core.spi0.master.CPOL
.sym 84520 core.spi0.master.CPHA
.sym 84591 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_
.sym 84592 core.spi0.master.data_read[6]
.sym 84593 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_
.sym 84594 core.spi0.reg_data_wr[6]
.sym 84597 core.spi0.reg_data_wr[2]
.sym 84598 core.spi0.reg_data_wr[6]
.sym 84599 core.spi0.master.bit_count[1]
.sym 84600 core.spi0.master.bit_count[2]
.sym 84603 core.spi0.master.CPOL
.sym 84604 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$64675[3]_new_inv_
.sym 84605 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_
.sym 84606 core.spi0.reg_data_wr[1]
.sym 84609 core.spi0.reg_clockdiv[1]
.sym 84610 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_
.sym 84611 $abc$77013$new_n2591_
.sym 84612 $abc$77013$new_n2592_
.sym 84615 core.spi0.reg_data_wr[0]
.sym 84616 core.spi0.reg_data_wr[4]
.sym 84617 core.spi0.master.bit_count[1]
.sym 84618 $abc$77013$new_n4578_
.sym 84621 core.cpu.i_tv80_core.do[4]
.sym 84622 $false
.sym 84623 $false
.sym 84624 $false
.sym 84627 core.cpu.i_tv80_core.do[2]
.sym 84628 $false
.sym 84629 $false
.sym 84630 $false
.sym 84633 core.cpu.i_tv80_core.do[6]
.sym 84634 $false
.sym 84635 $false
.sym 84636 $false
.sym 84637 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64197
.sym 84638 clk
.sym 84639 $false
.sym 84643 core.spi0.reg_config[4]
.sym 84720 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_
.sym 84721 core.spi0.reg_clockdiv[0]
.sym 84722 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_
.sym 84723 core.spi0.reg_data_wr[0]
.sym 84726 core.spi0.master.data_read[7]
.sym 84727 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_
.sym 84728 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_
.sym 84729 core.spi0.reg_command[7]
.sym 84732 core.spi0.reg_command[4]
.sym 84733 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_
.sym 84734 $abc$77013$new_n2673_
.sym 84735 $abc$77013$new_n2674_
.sym 84738 $abc$77013$auto$simplemap.cc:168:logic_reduce$39613_new_inv_
.sym 84739 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$70463[2]_new_
.sym 84740 $abc$77013$new_n2569_
.sym 84741 $abc$77013$core.spi0.read_sel_new_
.sym 84744 core.spi0.master.CPHA
.sym 84745 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$64675[3]_new_inv_
.sym 84746 $abc$77013$new_n2570_
.sym 84747 $abc$77013$new_n2571_
.sym 84750 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$64675[3]_new_inv_
.sym 84751 core.spi0.reg_config[4]
.sym 84752 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_
.sym 84753 core.spi0.reg_data_wr[4]
.sym 84756 core.cpu.i_tv80_core.do[0]
.sym 84757 $false
.sym 84758 $false
.sym 84759 $false
.sym 84760 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64197
.sym 84761 clk
.sym 84762 $false
.sym 84767 core.uart0.uart0.RX_ShiftReg[1]
.sym 84768 core.uart0.uart0.RX_ShiftReg[0]
.sym 84770 core.uart0.uart0.RX_ShiftReg[2]
.sym 84837 core.cpu.i_tv80_core.do[0]
.sym 84838 $false
.sym 84839 $false
.sym 84840 $false
.sym 84843 core.cpu.i_tv80_core.do[3]
.sym 84844 $false
.sym 84845 $false
.sym 84846 $false
.sym 84855 core.cpu.i_tv80_core.do[1]
.sym 84856 $false
.sym 84857 $false
.sym 84858 $false
.sym 84867 core.cpu.i_tv80_core.do[5]
.sym 84868 $false
.sym 84869 $false
.sym 84870 $false
.sym 84883 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64349
.sym 84884 clk
.sym 84885 $false
.sym 84886 $abc$77013$techmap\core.uart0.uart0.$procmux$2385_Y
.sym 84887 core.uart0.uart0.RBR[1]
.sym 84888 core.uart0.uart0.RBR[0]
.sym 84889 core.uart0.uart0.RBR[4]
.sym 84891 core.uart0.uart0.RBR[6]
.sym 84892 core.uart0.uart0.RBR[3]
.sym 84893 core.uart0.uart0.RBR[2]
.sym 84960 core.uart0.uart0.RX_ShiftReg[4]
.sym 84961 $false
.sym 84962 $false
.sym 84963 $false
.sym 84972 core.uart0.uart0.RX_Filtered
.sym 84973 core.uart0.uart0.LCR[0]
.sym 84974 core.uart0.uart0.LCR[1]
.sym 84975 $false
.sym 84984 core.uart0.uart0.RX_ShiftReg[5]
.sym 84985 core.uart0.uart0.RX_Filtered
.sym 84986 $abc$77013$techmap\core.uart0.uart0.$eq$./import/tv80/rtl/uart/T16450.v:330$710_Y_new_
.sym 84987 $false
.sym 84990 core.uart0.uart0.RX_ShiftReg[7]
.sym 84991 core.uart0.uart0.RX_Filtered
.sym 84992 core.uart0.uart0.LCR[0]
.sym 84993 core.uart0.uart0.LCR[1]
.sym 84996 core.uart0.uart0.LCR[0]
.sym 84997 core.uart0.uart0.RX_Filtered
.sym 84998 core.uart0.uart0.RX_ShiftReg[6]
.sym 84999 core.uart0.uart0.LCR[1]
.sym 85006 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$72088
.sym 85007 clk
.sym 85008 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 85009 $abc$77013$new_n2635_
.sym 85010 $abc$77013$techmap\core.uart0.uart0.$logic_and$./import/tv80/rtl/uart/T16450.v:274$672_Y_new_
.sym 85011 $abc$77013$techmap$techmap\core.uart0.uart0.$procmux$3017.$and$/usr/bin/../share/yosys/techmap.v:434$32997_Y[3]_new_inv_
.sym 85012 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$70463[2]_new_
.sym 85013 $abc$77013$new_n2640_
.sym 85014 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$58119[1]_new_inv_
.sym 85015 $abc$77013$new_n2552_
.sym 85016 $abc$77013$new_n2662_
.sym 85083 $abc$77013$new_n2663_
.sym 85084 $abc$77013$new_n2661_
.sym 85085 $abc$77013$core.uart0.read_sel_new_
.sym 85086 $false
.sym 85089 core.uart0.uart0.IER[4]
.sym 85090 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$70128[1]_new_inv_
.sym 85091 $abc$77013$new_n2662_
.sym 85092 $false
.sym 85095 core.uart0.uart0.LCR[0]
.sym 85096 core.uart0.uart0.LCR[1]
.sym 85097 $false
.sym 85098 $false
.sym 85101 core.uart0.uart0.LCR[7]
.sym 85102 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$64675[3]_new_inv_
.sym 85103 $false
.sym 85104 $false
.sym 85107 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$64675[3]_new_inv_
.sym 85108 core.uart0.uart0.LCR[7]
.sym 85109 $false
.sym 85110 $false
.sym 85113 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$70463[2]_new_
.sym 85114 core.uart0.uart0.LCR[7]
.sym 85115 $false
.sym 85116 $false
.sym 85119 core.uart0.uart0.RX_ShiftReg[5]
.sym 85120 $false
.sym 85121 $false
.sym 85122 $false
.sym 85125 core.uart0.uart0.RX_ShiftReg[7]
.sym 85126 $false
.sym 85127 $false
.sym 85128 $false
.sym 85129 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$72901
.sym 85130 clk
.sym 85131 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 85132 $abc$77013$new_n2599_
.sym 85133 $abc$77013$new_n2551_
.sym 85134 $abc$77013$new_n2594_
.sym 85135 $abc$77013$new_n2708_
.sym 85136 $abc$77013$new_n2706_
.sym 85137 $abc$77013$new_n2705_
.sym 85138 $abc$77013$auto$tribuf.cc:129:run$31169.B_AND_S[30]_new_
.sym 85139 $abc$77013$new_n2554_
.sym 85206 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_
.sym 85207 core.uart0.uart0.LSR[5]
.sym 85208 $false
.sym 85209 $false
.sym 85224 $abc$77013$new_n2594_
.sym 85225 $abc$77013$new_n2606_
.sym 85226 $abc$77013$core.uart0.read_sel_new_
.sym 85227 $abc$77013$new_n2600_
.sym 85230 core.uart0.uart0.RX_Filtered
.sym 85231 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71793[3]_new_
.sym 85232 $abc$77013$techmap\core.uart0.uart0.$logic_not$./import/tv80/rtl/uart/T16450.v:287$682_Y_new_
.sym 85233 $false
.sym 85236 core.uart0.uart0.RBR[5]
.sym 85237 $abc$77013$techmap\core.uart0.uart0.$logic_and$./import/tv80/rtl/uart/T16450.v:274$672_Y_new_
.sym 85238 $abc$77013$techmap$techmap\core.uart0.uart0.$procmux$3017.$and$/usr/bin/../share/yosys/techmap.v:434$32992_Y[5]_new_
.sym 85239 $abc$77013$new_n2693_
.sym 85248 $false
.sym 85249 $false
.sym 85250 $false
.sym 85251 $false
.sym 85252 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$63107
.sym 85253 clk
.sym 85254 $false
.sym 85255 $abc$77013$new_n2606_
.sym 85256 $abc$77013$techmap\core.uart0.uart0.$logic_and$./import/tv80/rtl/uart/T16450.v:194$643_Y_new_
.sym 85257 $abc$77013$techmap$techmap\core.uart0.uart0.$procmux$3017.$and$/usr/bin/../share/yosys/techmap.v:434$32995_Y[1]_new_
.sym 85258 $abc$77013$core.uart0.uart0.IIR[2]_new_inv_
.sym 85259 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61130[0]_new_inv_
.sym 85260 $abc$77013$techmap\core.uart0.uart0.$procmux$2890_Y[1]_new_
.sym 85261 $abc$77013$new_n2544_
.sym 85262 core.uart0.uart0.DLM[4]
.sym 85329 $abc$77013$new_n2212_
.sym 85330 $abc$77013$new_n2213_
.sym 85331 $abc$77013$new_n2214_
.sym 85332 $abc$77013$new_n2215_
.sym 85335 $abc$77013$auto$simplemap.cc:309:simplemap_lut$38533_new_
.sym 85336 $abc$77013$techmap\core.uart0.$and$./rtl/uart16540_wrapper.v:39$872_Y_new_
.sym 85337 core.reset_n
.sym 85338 $false
.sym 85341 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$70990
.sym 85342 core.uart0.uart0.MSR[4]
.sym 85343 $false
.sym 85344 $false
.sym 85347 core.spi0.spi_clk_divider.count[3]
.sym 85348 core.spi0.reg_clockdiv[3]
.sym 85349 core.spi0.spi_clk_divider.count[4]
.sym 85350 core.spi0.reg_clockdiv[4]
.sym 85353 core.spi0.spi_clk_divider.count[5]
.sym 85354 core.spi0.reg_clockdiv[5]
.sym 85355 core.spi0.spi_clk_divider.count[6]
.sym 85356 core.spi0.reg_clockdiv[6]
.sym 85359 core.spi0.spi_clk_divider.count[1]
.sym 85360 core.spi0.reg_clockdiv[1]
.sym 85361 core.spi0.spi_clk_divider.count[2]
.sym 85362 core.spi0.reg_clockdiv[2]
.sym 85365 core.spi0.spi_clk_divider.count[0]
.sym 85366 core.spi0.reg_clockdiv[0]
.sym 85367 core.spi0.spi_clk_divider.count[7]
.sym 85368 core.spi0.reg_clockdiv[7]
.sym 85371 core.uart0.uart0.MSR[4]
.sym 85372 $false
.sym 85373 $false
.sym 85374 $false
.sym 85375 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$70966
.sym 85376 clk
.sym 85377 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 85378 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64699
.sym 85379 $abc$77013$new_n2543_
.sym 85380 $abc$77013$auto$wreduce.cc:455:run$31623[0]_new_inv_
.sym 85381 $abc$77013$new_n2636_
.sym 85382 $abc$77013$techmap\core.uart0.uart0.$ne$./import/tv80/rtl/uart/T16450.v:200$649_Y_new_inv_
.sym 85383 $abc$77013$new_n2639_
.sym 85384 $abc$77013$new_n2595_
.sym 85385 core.uart0.uart0.MSR[4]
.sym 85452 core.cpu.i_tv80_core.A[1]
.sym 85453 core.cpu.i_tv80_core.A[2]
.sym 85454 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$64666[1]_new_
.sym 85455 core.uart0.uart0.LCR[7]
.sym 85458 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$64682[1]_new_inv_
.sym 85459 core.uart0.uart0.DLM[0]
.sym 85460 $abc$77013$new_n2542_
.sym 85461 $abc$77013$core.uart0.read_sel_new_
.sym 85464 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$71429[1]_new_inv_
.sym 85465 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$64666[1]_new_
.sym 85466 core.reset_n
.sym 85467 $false
.sym 85470 core.uart0.uart0.MSR[0]
.sym 85471 core.uart0.uart0.MSR[1]
.sym 85472 core.uart0.uart0.MSR[2]
.sym 85473 core.uart0.uart0.MSR[3]
.sym 85476 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$70990
.sym 85477 core.uart0.uart0.MSR[5]
.sym 85478 $false
.sym 85479 $false
.sym 85482 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$64682[1]_new_inv_
.sym 85483 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$64666[1]_new_
.sym 85484 core.reset_n
.sym 85485 $false
.sym 85488 core.uart0.uart0.MSR[0]
.sym 85489 $abc$77013$auto$simplemap.cc:309:simplemap_lut$38533_new_
.sym 85490 $abc$77013$new_n2543_
.sym 85491 $abc$77013$new_n2551_
.sym 85494 core.uart0.uart0.MSR[5]
.sym 85495 $false
.sym 85496 $false
.sym 85497 $false
.sym 85498 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$70978
.sym 85499 clk
.sym 85500 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 85501 $abc$77013$new_n2625_
.sym 85502 $abc$77013$new_n2626_
.sym 85503 $abc$77013$new_n2598_
.sym 85504 $abc$77013$new_n2734_
.sym 85505 $abc$77013$new_n4319_
.sym 85506 $abc$77013$new_n2735_
.sym 85507 core.uart0.uart0.MCR[1]
.sym 85508 core.uart0.uart0.MCR[3]
.sym 85575 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71741[1]
.sym 85576 core.reset_n
.sym 85577 core.uart0.uart0.clk_gen.Baud_Cnt[0]
.sym 85578 $false
.sym 85581 core.uart0.uart0.MSR[5]
.sym 85582 $abc$77013$auto$simplemap.cc:309:simplemap_lut$38533_new_
.sym 85583 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$71429[1]_new_inv_
.sym 85584 core.uart0.uart0.DLL[5]
.sym 85587 core.uart0.uart0.DLM[7]
.sym 85588 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$64682[1]_new_inv_
.sym 85589 $abc$77013$new_n2734_
.sym 85590 $abc$77013$new_n2738_
.sym 85593 core.uart0.uart0.RBR[7]
.sym 85594 $abc$77013$techmap\core.uart0.uart0.$logic_and$./import/tv80/rtl/uart/T16450.v:274$672_Y_new_
.sym 85595 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$70128[1]_new_inv_
.sym 85596 core.uart0.uart0.IER[7]
.sym 85605 core.uart0.uart0.IER[5]
.sym 85606 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$70128[1]_new_inv_
.sym 85607 $abc$77013$new_n2694_
.sym 85608 $abc$77013$new_n2695_
.sym 85611 core.uart0.uart0.clk_gen.Baud_Cnt[1]
.sym 85612 core.uart0.uart0.DLL[1]
.sym 85613 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71741[1]
.sym 85614 $false
.sym 85621 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$71739
.sym 85622 clk
.sym 85623 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 85626 $abc$77013$techmap\core.spi0.spi_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[2]
.sym 85627 $abc$77013$techmap\core.spi0.spi_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[3]
.sym 85628 $abc$77013$techmap\core.spi0.spi_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[4]
.sym 85629 $abc$77013$techmap\core.spi0.spi_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[5]
.sym 85630 $abc$77013$techmap\core.spi0.spi_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[6]
.sym 85631 $abc$77013$techmap\core.spi0.spi_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[7]
.sym 85698 core.uart0.uart0.clk_gen.Baud_Cnt[5]
.sym 85699 core.uart0.uart0.clk_gen.Baud_Cnt[6]
.sym 85700 core.uart0.uart0.clk_gen.Baud_Cnt[7]
.sym 85701 core.uart0.uart0.clk_gen.Baud_Cnt[8]
.sym 85704 $false
.sym 85705 core.uart0.uart0.clk_gen.Baud_Cnt[2]
.sym 85706 $false
.sym 85707 $auto$alumacc.cc:474:replace_alu$31868.C[2]
.sym 85710 core.uart0.uart0.clk_gen.Baud_Cnt[1]
.sym 85711 core.uart0.uart0.clk_gen.Baud_Cnt[2]
.sym 85712 core.uart0.uart0.clk_gen.Baud_Cnt[3]
.sym 85713 core.uart0.uart0.clk_gen.Baud_Cnt[4]
.sym 85716 $abc$77013$auto$simplemap.cc:168:logic_reduce$38593[0]_new_inv_
.sym 85717 $abc$77013$auto$simplemap.cc:168:logic_reduce$38598[1]_new_inv_
.sym 85718 $abc$77013$auto$simplemap.cc:168:logic_reduce$38593[1]_new_inv_
.sym 85719 $abc$77013$new_n2138_
.sym 85722 $false
.sym 85723 core.uart0.uart0.clk_gen.Baud_Cnt[5]
.sym 85724 $false
.sym 85725 $auto$alumacc.cc:474:replace_alu$31868.C[5]
.sym 85728 $abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[5]
.sym 85729 core.uart0.uart0.DLL[5]
.sym 85730 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71741[1]
.sym 85731 $false
.sym 85734 $abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[2]
.sym 85735 core.uart0.uart0.DLL[2]
.sym 85736 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71741[1]
.sym 85737 $false
.sym 85740 $abc$77013$techmap\core.spi0.spi_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y
.sym 85741 $abc$77013$techmap\core.spi0.spi_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[5]
.sym 85742 $false
.sym 85743 $false
.sym 85744 $true
.sym 85745 clk
.sym 85746 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 85747 $abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[12]
.sym 85748 $abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[3]
.sym 85749 $abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[4]
.sym 85750 $abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[6]
.sym 85751 core.uart0.uart0.clk_gen.Baud_Cnt[3]
.sym 85752 core.uart0.uart0.clk_gen.Baud_Cnt[6]
.sym 85753 core.uart0.uart0.clk_gen.Baud_Cnt[12]
.sym 85754 core.uart0.uart0.clk_gen.Baud_Cnt[4]
.sym 85783 $true
.sym 85820 core.uart0.uart0.clk_gen.Baud_Cnt[0]$2
.sym 85821 $false
.sym 85822 core.uart0.uart0.clk_gen.Baud_Cnt[0]
.sym 85823 $false
.sym 85824 $false
.sym 85826 $auto$alumacc.cc:474:replace_alu$31868.C[2]$2
.sym 85828 core.uart0.uart0.clk_gen.Baud_Cnt[1]
.sym 85829 $true$2
.sym 85832 $auto$alumacc.cc:474:replace_alu$31868.C[3]$2
.sym 85834 core.uart0.uart0.clk_gen.Baud_Cnt[2]
.sym 85835 $true$2
.sym 85836 $auto$alumacc.cc:474:replace_alu$31868.C[2]$2
.sym 85838 $auto$alumacc.cc:474:replace_alu$31868.C[4]$2
.sym 85840 core.uart0.uart0.clk_gen.Baud_Cnt[3]
.sym 85841 $true$2
.sym 85842 $auto$alumacc.cc:474:replace_alu$31868.C[3]$2
.sym 85844 $auto$alumacc.cc:474:replace_alu$31868.C[5]$2
.sym 85846 core.uart0.uart0.clk_gen.Baud_Cnt[4]
.sym 85847 $true$2
.sym 85848 $auto$alumacc.cc:474:replace_alu$31868.C[4]$2
.sym 85850 $auto$alumacc.cc:474:replace_alu$31868.C[6]$2
.sym 85852 core.uart0.uart0.clk_gen.Baud_Cnt[5]
.sym 85853 $true$2
.sym 85854 $auto$alumacc.cc:474:replace_alu$31868.C[5]$2
.sym 85856 $auto$alumacc.cc:474:replace_alu$31868.C[7]$2
.sym 85858 core.uart0.uart0.clk_gen.Baud_Cnt[6]
.sym 85859 $true$2
.sym 85860 $auto$alumacc.cc:474:replace_alu$31868.C[6]$2
.sym 85862 $auto$alumacc.cc:474:replace_alu$31868.C[8]$2
.sym 85864 core.uart0.uart0.clk_gen.Baud_Cnt[7]
.sym 85865 $true$2
.sym 85866 $auto$alumacc.cc:474:replace_alu$31868.C[7]$2
.sym 85870 $abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[11]
.sym 85871 $abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[14]
.sym 85872 $abc$77013$auto$simplemap.cc:168:logic_reduce$38598[1]_new_inv_
.sym 85873 $abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[9]
.sym 85874 $abc$77013$auto$simplemap.cc:168:logic_reduce$38593[2]_new_inv_
.sym 85875 core.uart0.uart0.clk_gen.Baud_Cnt[9]
.sym 85876 core.uart0.uart0.clk_gen.Baud_Cnt[14]
.sym 85877 core.uart0.uart0.clk_gen.Baud_Cnt[11]
.sym 85906 $auto$alumacc.cc:474:replace_alu$31868.C[8]$2
.sym 85943 $auto$alumacc.cc:474:replace_alu$31868.C[9]$2
.sym 85945 core.uart0.uart0.clk_gen.Baud_Cnt[8]
.sym 85946 $true$2
.sym 85947 $auto$alumacc.cc:474:replace_alu$31868.C[8]$2
.sym 85949 $auto$alumacc.cc:474:replace_alu$31868.C[10]$2
.sym 85951 core.uart0.uart0.clk_gen.Baud_Cnt[9]
.sym 85952 $true$2
.sym 85953 $auto$alumacc.cc:474:replace_alu$31868.C[9]$2
.sym 85955 $auto$alumacc.cc:474:replace_alu$31868.C[11]$2
.sym 85957 core.uart0.uart0.clk_gen.Baud_Cnt[10]
.sym 85958 $true$2
.sym 85959 $auto$alumacc.cc:474:replace_alu$31868.C[10]$2
.sym 85961 $auto$alumacc.cc:474:replace_alu$31868.C[12]$2
.sym 85963 core.uart0.uart0.clk_gen.Baud_Cnt[11]
.sym 85964 $true$2
.sym 85965 $auto$alumacc.cc:474:replace_alu$31868.C[11]$2
.sym 85967 $auto$alumacc.cc:474:replace_alu$31868.C[13]$2
.sym 85969 core.uart0.uart0.clk_gen.Baud_Cnt[12]
.sym 85970 $true$2
.sym 85971 $auto$alumacc.cc:474:replace_alu$31868.C[12]$2
.sym 85973 $auto$alumacc.cc:474:replace_alu$31868.C[14]$2
.sym 85975 core.uart0.uart0.clk_gen.Baud_Cnt[13]
.sym 85976 $true$2
.sym 85977 $auto$alumacc.cc:474:replace_alu$31868.C[13]$2
.sym 85979 $auto$alumacc.cc:474:replace_alu$31868.C[15]
.sym 85981 core.uart0.uart0.clk_gen.Baud_Cnt[14]
.sym 85982 $true$2
.sym 85983 $auto$alumacc.cc:474:replace_alu$31868.C[14]$2
.sym 85986 $false
.sym 85987 core.uart0.uart0.clk_gen.Baud_Cnt[15]
.sym 85988 $false
.sym 85989 $auto$alumacc.cc:474:replace_alu$31868.C[15]
.sym 85994 core.uart0.uart0.IER[2]
.sym 85997 core.uart0.uart0.IER[0]
.sym 86067 $false
.sym 86068 core.uart0.uart0.clk_gen.Baud_Cnt[8]
.sym 86069 $false
.sym 86070 $auto$alumacc.cc:474:replace_alu$31868.C[8]
.sym 86073 $abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[8]
.sym 86074 core.uart0.uart0.DLM[0]
.sym 86075 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71741[1]
.sym 86076 $false
.sym 86079 $abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[15]
.sym 86080 core.uart0.uart0.DLM[7]
.sym 86081 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71741[1]
.sym 86082 $false
.sym 86113 $true
.sym 86114 clk
.sym 86115 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 86118 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$70999
.sym 86119 core.uart0.uart0.MSR[3]
.sym 86196 core.cpu.i_tv80_core.do[7]
.sym 86197 $false
.sym 86198 $false
.sym 86199 $false
.sym 86220 core.cpu.i_tv80_core.do[0]
.sym 86221 $false
.sym 86222 $false
.sym 86223 $false
.sym 86236 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70145
.sym 86237 clk
.sym 86238 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 86319 $false
.sym 86320 core.uart0.uart0.clk_gen.Baud_Cnt[0]
.sym 86321 $false
.sym 86322 $false
.sym 86331 $abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[0]
.sym 86332 core.uart0.uart0.DLL[0]
.sym 86333 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71741[1]
.sym 86334 $false
.sym 86359 $true
.sym 86360 clk
.sym 86361 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 86873 core.uart0.uart0.THR[3]
.sym 86878 core.uart0.uart0.THR[4]
.sym 86988 core.cpu.i_tv80_core.do[6]
.sym 86989 $false
.sym 86990 $false
.sym 86991 $false
.sym 86992 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71446
.sym 86993 clk
.sym 86994 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 86995 $abc$77013$new_n4059_
.sym 86996 $abc$77013$new_n4063_
.sym 86997 $abc$77013$new_n4061_
.sym 86998 core.uart0.uart0.TX_ShiftReg[4]
.sym 86999 core.uart0.uart0.TX_ShiftReg[5]
.sym 87002 core.uart0.uart0.TX_ShiftReg[3]
.sym 87087 $abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38200_Y_new_
.sym 87088 core.uart0.uart0.TX_ShiftReg[7]
.sym 87089 core.uart0.uart0.TX_ShiftReg[6]
.sym 87090 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31406_new_inv_
.sym 87099 $abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38200_Y_new_
.sym 87100 core.uart0.uart0.THR[6]
.sym 87101 $abc$77013$new_n4065_
.sym 87102 $false
.sym 87115 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$73515
.sym 87116 clk
.sym 87117 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 87122 $abc$77013$new_n4053_
.sym 87124 core.uart0.uart0.THR[0]
.sym 87125 core.uart0.uart0.THR[5]
.sym 87198 core.uart0.uart0.THR[7]
.sym 87199 $false
.sym 87200 $false
.sym 87201 $false
.sym 87238 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$73671
.sym 87239 clk
.sym 87240 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 87247 core.uart0.uart0.TX_ShiftReg[0]
.sym 87321 core.cpu.i_tv80_core.do[7]
.sym 87322 $false
.sym 87323 $false
.sym 87324 $false
.sym 87361 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71446
.sym 87362 clk
.sym 87363 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 87364 $abc$77013$auto$simplemap.cc:168:logic_reduce$38256_new_inv_
.sym 87365 $abc$77013$auto$simplemap.cc:309:simplemap_lut$36758_new_
.sym 87366 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$73707[2]_new_inv_
.sym 87367 $abc$77013$auto$simplemap.cc:309:simplemap_lut$38293[1]_new_
.sym 87368 $abc$77013$auto$wreduce.cc:455:run$31622[0]
.sym 87370 $abc$77013$new_n4252_
.sym 87371 core.uart0.uart0.TX_Bit_Cnt[0]
.sym 87400 $true
.sym 87437 $abc$77013$auto$alumacc.cc:474:replace_alu$31813.BB[1]$2
.sym 87438 $false
.sym 87439 $abc$77013$auto$alumacc.cc:474:replace_alu$31813.BB[1]
.sym 87440 $false
.sym 87441 $false
.sym 87443 $auto$alumacc.cc:474:replace_alu$31813.C[3]
.sym 87445 $false
.sym 87446 $abc$77013$auto$alumacc.cc:474:replace_alu$31813.BB[2]
.sym 87449 $auto$alumacc.cc:474:replace_alu$31813.C[4]
.sym 87451 $true$2
.sym 87452 $abc$77013$auto$alumacc.cc:474:replace_alu$31813.BB[3]
.sym 87455 $abc$77013$auto$alumacc.cc:491:replace_alu$31815[4]$2
.sym 87457 $false
.sym 87458 $abc$77013$auto$alumacc.cc:474:replace_alu$31813.BB[4]
.sym 87465 $abc$77013$auto$alumacc.cc:491:replace_alu$31815[4]$2
.sym 87487 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31406_new_inv_
.sym 87488 $abc$77013$new_n4077_
.sym 87490 $abc$77013$new_n4068_
.sym 87491 $abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$and$/usr/bin/../share/yosys/techmap.v:434$38198_Y[0]_new_
.sym 87492 core.uart0.uart0.TX_Next_Is_Stop
.sym 87493 core.uart0.uart0.TXD
.sym 87494 core.uart0.uart0.TX_Parity
.sym 87561 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$73707[2]_new_inv_
.sym 87562 core.uart0.uart0.TX_Tick
.sym 87563 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71446
.sym 87564 $false
.sym 87567 $abc$77013$techmap\core.uart0.uart0.$procmux$2385_Y
.sym 87568 core.reset_n
.sym 87569 $false
.sym 87570 $false
.sym 87573 $abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38200_Y_new_
.sym 87574 core.uart0.uart0.TX_Tick
.sym 87575 core.reset_n
.sym 87576 $false
.sym 87579 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$73671
.sym 87580 $abc$77013$techmap\core.uart0.uart0.$procmux$2385_Y
.sym 87581 $false
.sym 87582 $false
.sym 87585 core.uart0.uart0.TX_Tick
.sym 87586 core.reset_n
.sym 87587 $false
.sym 87588 $false
.sym 87597 $abc$77013$techmap\core.uart0.uart0.$procmux$2385_Y
.sym 87598 $false
.sym 87599 $false
.sym 87600 $false
.sym 87607 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$73701
.sym 87608 clk
.sym 87609 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 87612 core.uart0.uart0.LCR[4]
.sym 87613 core.uart0.uart0.LCR[3]
.sym 87614 core.uart0.uart0.LCR[0]
.sym 87690 $abc$77013$techmap\core.uart0.uart0.$procmux$2385_Y
.sym 87691 $false
.sym 87692 $false
.sym 87693 $false
.sym 87730 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$73748
.sym 87731 clk
.sym 87732 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 87735 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31948_new_
.sym 87736 uart_txd$2
.sym 87737 $abc$77013$core.uart0.uart0.RXD_new_inv_
.sym 87738 $abc$77013$new_n1372_
.sym 87740 core.spi0.master.fsm_state[1]
.sym 87819 core.spi0.master.fsm_state[2]
.sym 87820 core.spi0.master.fsm_state[1]
.sym 87821 core.spi0.master.fsm_state[0]
.sym 87822 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31948_new_
.sym 87825 core.spi0.master.CPHA
.sym 87826 core.spi0.master.cs
.sym 87827 core.spi0.master.fsm_state[2]
.sym 87828 core.spi0.master.fsm_state[0]
.sym 87853 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74291
.sym 87854 clk
.sym 87855 $false
.sym 87856 $abc$77013$new_n1375_
.sym 87857 $abc$77013$new_n4174_
.sym 87858 $abc$77013$new_n1382_
.sym 87859 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$40793_new_
.sym 87860 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74357
.sym 87861 core.spi0.master.fsm_state[2]
.sym 87862 core.spi0.master.fsm_state[0]
.sym 87863 core.spi0.master.fsm_state[3]
.sym 87930 core.spi0.master.fsm_state[3]
.sym 87931 core.spi0.master.fsm_state[0]
.sym 87932 $false
.sym 87933 $false
.sym 87942 core.spi0.master.fsm_state[1]
.sym 87943 $abc$77013$techmap$techmap\core.spi0.master.$procmux$2112.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_inv_
.sym 87944 core.spi0.spi_clk_divider.clk_en
.sym 87945 core.reset_n
.sym 87954 $abc$77013$auto$simplemap.cc:168:logic_reduce$39613_new_inv_
.sym 87955 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31948_new_
.sym 87956 core.spi0.master.fsm_state[3]
.sym 87957 $false
.sym 87960 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31948_new_
.sym 87961 core.spi0.master.fsm_state[1]
.sym 87962 $false
.sym 87963 $false
.sym 87966 core.spi0.master.fsm_state[1]
.sym 87967 core.spi0.master.fsm_state[3]
.sym 87968 core.spi0.master.fsm_state[0]
.sym 87969 core.spi0.master.CPHA
.sym 87976 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74260
.sym 87977 clk
.sym 87978 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 87985 $abc$77013$new_n3888_
.sym 87986 core.spi0.master.start_sync
.sym 88089 spi_miso$2
.sym 88090 $false
.sym 88091 $false
.sym 88092 $false
.sym 88099 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74668
.sym 88100 clk
.sym 88101 $false
.sym 88104 $abc$77013$auto$wreduce.cc:455:run$31619[2]
.sym 88105 $abc$77013$auto$wreduce.cc:455:run$31619[3]
.sym 88106 $abc$77013$auto$simplemap.cc:309:simplemap_lut$38478_new_
.sym 88107 core.uart0.uart0.Brk_Cnt[2]
.sym 88108 core.uart0.uart0.Brk_Cnt[3]
.sym 88109 core.uart0.uart0.Brk_Cnt[0]
.sym 88176 $false
.sym 88177 $false
.sym 88178 core.uart0.uart0.Brk_Cnt[0]
.sym 88179 $false
.sym 88206 core.uart0.uart0.RX_Filtered
.sym 88207 core.uart0.uart0.Brk_Cnt[0]
.sym 88208 $abc$77013$new_n2164_
.sym 88209 core.reset_n
.sym 88218 core.uart0.uart0.RX_Filtered
.sym 88219 core.uart0.uart0.Brk_Cnt[1]
.sym 88220 $false
.sym 88221 $false
.sym 88222 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$72720
.sym 88223 clk
.sym 88224 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 88226 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$72678
.sym 88228 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_
.sym 88229 core.uart0.uart0.LCR[6]
.sym 88230 core.uart0.uart0.LCR[1]
.sym 88323 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_
.sym 88324 core.spi0.master.data_read[0]
.sym 88325 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_
.sym 88326 core.spi0.master.start
.sym 88335 $abc$77013$techmap$techmap\core.spi0.master.$shiftx$./rtl/simplespi.v:98$828.$13\buffer[7:0][0]_new_
.sym 88336 $abc$77013$techmap$techmap\core.spi0.master.$shiftx$./rtl/simplespi.v:98$828.$9\buffer[7:0][0]_new_
.sym 88337 core.spi0.master.bit_count[0]
.sym 88338 $false
.sym 88345 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74324
.sym 88346 clk
.sym 88347 $false
.sym 88348 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$72832[1]_new_inv_
.sym 88349 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71821[4]_new_inv_
.sym 88350 $abc$77013$new_n4250_
.sym 88351 $abc$77013$auto$simplemap.cc:309:simplemap_lut$38410[1]_new_
.sym 88352 $abc$77013$auto$simplemap.cc:309:simplemap_lut$62829_new_inv_
.sym 88353 $abc$77013$techmap\core.uart0.uart0.$logic_not$./import/tv80/rtl/uart/T16450.v:287$682_Y_new_
.sym 88354 core.uart0.uart0.RX_Bit_Cnt[1]
.sym 88422 core.spi0.master.sclk_o
.sym 88423 core.spi0.master.CPOL
.sym 88424 $false
.sym 88425 $false
.sym 88434 core.cpu.i_tv80_core.do[1]
.sym 88435 $false
.sym 88436 $false
.sym 88437 $false
.sym 88440 core.cpu.i_tv80_core.do[0]
.sym 88441 $false
.sym 88442 $false
.sym 88443 $false
.sym 88468 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64045
.sym 88469 clk
.sym 88470 $false
.sym 88474 core.uart0.uart0.LCR[7]
.sym 88478 core.uart0.uart0.LCR[5]
.sym 88563 core.cpu.i_tv80_core.do[4]
.sym 88564 $false
.sym 88565 $false
.sym 88566 $false
.sym 88591 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64045
.sym 88592 clk
.sym 88593 $false
.sym 88594 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$72088
.sym 88595 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71882
.sym 88596 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71836
.sym 88597 $abc$77013$new_n2163_
.sym 88598 $abc$77013$new_n3830_
.sym 88599 $abc$77013$new_n2165_
.sym 88600 $abc$77013$new_n3831_
.sym 88601 core.uart0.uart0.RX_Parity
.sym 88692 core.uart0.uart0.RX_ShiftReg[2]
.sym 88693 $false
.sym 88694 $false
.sym 88695 $false
.sym 88698 core.uart0.uart0.RX_ShiftReg[1]
.sym 88699 $false
.sym 88700 $false
.sym 88701 $false
.sym 88710 core.uart0.uart0.RX_ShiftReg[3]
.sym 88711 $false
.sym 88712 $false
.sym 88713 $false
.sym 88714 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$72088
.sym 88715 clk
.sym 88716 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 88717 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$71800[0]_new_inv_
.sym 88718 $abc$77013$new_n2150_
.sym 88719 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$72901
.sym 88720 $abc$77013$new_n2151_
.sym 88721 $abc$77013$new_n3838_
.sym 88722 $abc$77013$new_n3829_
.sym 88723 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$71819_new_inv_
.sym 88724 core.uart0.uart0.LSR[4]
.sym 88791 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$64666[1]_new_
.sym 88792 $abc$77013$techmap\core.uart0.uart0.$logic_and$./import/tv80/rtl/uart/T16450.v:274$672_Y_new_
.sym 88793 $false
.sym 88794 $false
.sym 88797 core.uart0.uart0.RX_ShiftReg[1]
.sym 88798 $false
.sym 88799 $false
.sym 88800 $false
.sym 88803 core.uart0.uart0.RX_ShiftReg[0]
.sym 88804 $false
.sym 88805 $false
.sym 88806 $false
.sym 88809 core.uart0.uart0.RX_ShiftReg[4]
.sym 88810 $false
.sym 88811 $false
.sym 88812 $false
.sym 88821 core.uart0.uart0.RX_ShiftReg[6]
.sym 88822 $false
.sym 88823 $false
.sym 88824 $false
.sym 88827 core.uart0.uart0.RX_ShiftReg[3]
.sym 88828 $false
.sym 88829 $false
.sym 88830 $false
.sym 88833 core.uart0.uart0.RX_ShiftReg[2]
.sym 88834 $false
.sym 88835 $false
.sym 88836 $false
.sym 88837 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$72901
.sym 88838 clk
.sym 88839 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 88841 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$71751
.sym 88842 $abc$77013$new_n3828_
.sym 88843 $abc$77013$auto$simplemap.cc:309:simplemap_lut$38520[1]
.sym 88844 $abc$77013$techmap\core.uart0.uart0.$2\input_filter.Samples[1:0][1]
.sym 88846 core.uart0.uart0.RX_Filtered
.sym 88914 $abc$77013$new_n2640_
.sym 88915 $abc$77013$new_n2636_
.sym 88916 $abc$77013$techmap$techmap\core.uart0.uart0.$procmux$3017.$and$/usr/bin/../share/yosys/techmap.v:434$32997_Y[3]_new_inv_
.sym 88917 $abc$77013$core.uart0.read_sel_new_
.sym 88920 core.uart0.uart0.LCR[7]
.sym 88921 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$70463[2]_new_
.sym 88922 $false
.sym 88923 $false
.sym 88926 core.uart0.uart0.RBR[3]
.sym 88927 core.uart0.uart0.DLL[3]
.sym 88928 core.uart0.uart0.LCR[7]
.sym 88929 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$70463[2]_new_
.sym 88932 core.cpu.i_tv80_core.A[0]
.sym 88933 core.cpu.i_tv80_core.A[1]
.sym 88934 core.cpu.i_tv80_core.A[2]
.sym 88935 $false
.sym 88938 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$64682[1]_new_inv_
.sym 88939 core.uart0.uart0.DLM[3]
.sym 88940 $false
.sym 88941 $false
.sym 88944 core.uart0.uart0.MCR[0]
.sym 88945 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_
.sym 88946 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_
.sym 88947 core.uart0.uart0.LCR[0]
.sym 88950 core.uart0.uart0.RBR[0]
.sym 88951 $abc$77013$techmap\core.uart0.uart0.$logic_and$./import/tv80/rtl/uart/T16450.v:274$672_Y_new_
.sym 88952 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$58119[1]_new_inv_
.sym 88953 $false
.sym 88956 core.uart0.uart0.RBR[4]
.sym 88957 $abc$77013$techmap\core.uart0.uart0.$logic_and$./import/tv80/rtl/uart/T16450.v:274$672_Y_new_
.sym 88958 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$64682[1]_new_inv_
.sym 88959 core.uart0.uart0.DLM[4]
.sym 88963 $abc$77013$new_n2638_
.sym 88964 $abc$77013$new_n2666_
.sym 88965 $abc$77013$new_n2707_
.sym 88966 $abc$77013$new_n2663_
.sym 88967 core.uart0.uart0.SCR[6]
.sym 88968 core.uart0.uart0.SCR[3]
.sym 88969 core.uart0.uart0.SCR[4]
.sym 88970 core.uart0.uart0.SCR[1]
.sym 89037 $abc$77013$techmap\core.uart0.uart0.$logic_and$./import/tv80/rtl/uart/T16450.v:274$672_Y_new_
.sym 89038 core.uart0.uart0.RBR[1]
.sym 89039 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$70128[1]_new_inv_
.sym 89040 core.uart0.uart0.IER[1]
.sym 89043 core.uart0.uart0.IER[0]
.sym 89044 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$70128[1]_new_inv_
.sym 89045 $abc$77013$new_n2554_
.sym 89046 $abc$77013$new_n2552_
.sym 89049 core.uart0.uart0.LCR[1]
.sym 89050 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_
.sym 89051 $abc$77013$new_n2595_
.sym 89052 $abc$77013$new_n2599_
.sym 89055 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_
.sym 89056 core.uart0.uart0.LSR[6]
.sym 89057 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$71429[1]_new_inv_
.sym 89058 core.uart0.uart0.DLL[6]
.sym 89061 core.uart0.uart0.RBR[6]
.sym 89062 $abc$77013$techmap\core.uart0.uart0.$logic_and$./import/tv80/rtl/uart/T16450.v:274$672_Y_new_
.sym 89063 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$64682[1]_new_inv_
.sym 89064 core.uart0.uart0.DLM[6]
.sym 89067 core.uart0.uart0.IER[6]
.sym 89068 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$70128[1]_new_inv_
.sym 89069 $abc$77013$new_n2707_
.sym 89070 $abc$77013$new_n2706_
.sym 89073 $abc$77013$new_n2709_
.sym 89074 $abc$77013$new_n2705_
.sym 89075 $abc$77013$new_n2708_
.sym 89076 $abc$77013$core.uart0.read_sel_new_
.sym 89079 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$70777[2]_new_
.sym 89080 core.uart0.uart0.SCR[0]
.sym 89081 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_
.sym 89082 core.uart0.uart0.LSR[0]
.sym 89087 $abc$77013$techmap\core.uart0.uart0.$ne$./import/tv80/rtl/uart/T16450.v:194$642_Y_new_inv_
.sym 89088 $abc$77013$new_n2608_
.sym 89089 $abc$77013$new_n2637_
.sym 89090 core.uart0.uart0.LSR[1]
.sym 89091 core.uart0.uart0.LSR[3]
.sym 89092 core.uart0.uart0.LSR[2]
.sym 89093 core.uart0.uart0.LSR[0]
.sym 89160 core.uart0.uart0.DLL[1]
.sym 89161 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$71429[1]_new_inv_
.sym 89162 $abc$77013$new_n2608_
.sym 89163 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$61130[0]_new_inv_
.sym 89166 $abc$77013$techmap\core.uart0.uart0.$ne$./import/tv80/rtl/uart/T16450.v:194$642_Y_new_inv_
.sym 89167 core.uart0.uart0.IER[2]
.sym 89168 $false
.sym 89169 $false
.sym 89172 $abc$77013$techmap\core.uart0.uart0.$procmux$2890_Y[1]_new_
.sym 89173 $abc$77013$techmap\core.uart0.uart0.$logic_and$./import/tv80/rtl/uart/T16450.v:194$643_Y_new_
.sym 89174 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_
.sym 89175 $false
.sym 89178 core.uart0.uart0.LSR[0]
.sym 89179 core.uart0.uart0.IER[0]
.sym 89180 $abc$77013$techmap\core.uart0.uart0.$logic_and$./import/tv80/rtl/uart/T16450.v:194$643_Y_new_
.sym 89181 $false
.sym 89184 core.uart0.uart0.MSR[1]
.sym 89185 $abc$77013$auto$simplemap.cc:309:simplemap_lut$38533_new_
.sym 89186 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_
.sym 89187 core.uart0.uart0.LSR[1]
.sym 89190 core.uart0.uart0.LSR[0]
.sym 89191 core.uart0.uart0.IER[0]
.sym 89192 core.uart0.uart0.IER[1]
.sym 89193 core.uart0.uart0.LSR[5]
.sym 89196 core.uart0.uart0.LSR[5]
.sym 89197 core.uart0.uart0.IER[1]
.sym 89198 $abc$77013$core.uart0.uart0.IIR[2]_new_inv_
.sym 89199 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63753[1]_new_
.sym 89202 core.cpu.i_tv80_core.do[4]
.sym 89203 $false
.sym 89204 $false
.sym 89205 $false
.sym 89206 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70145
.sym 89207 clk
.sym 89208 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 89209 $abc$77013$new_n2664_
.sym 89210 $abc$77013$auto$rtlil.cc:1969:NotGate$76799
.sym 89211 $abc$77013$new_n2709_
.sym 89213 $abc$77013$auto$simplemap.cc:309:simplemap_lut$38533_new_
.sym 89214 $abc$77013$new_n2665_
.sym 89215 core.uart0.uart0.IER[1]
.sym 89216 core.uart0.uart0.IER[3]
.sym 89283 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$70128[1]_new_inv_
.sym 89284 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$64666[1]_new_
.sym 89285 core.reset_n
.sym 89286 $false
.sym 89289 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$71429[1]_new_inv_
.sym 89290 core.uart0.uart0.DLL[0]
.sym 89291 $abc$77013$auto$wreduce.cc:455:run$31623[0]_new_inv_
.sym 89292 $abc$77013$new_n2544_
.sym 89295 $abc$77013$techmap\core.uart0.uart0.$ne$./import/tv80/rtl/uart/T16450.v:200$647_Y_new_inv_
.sym 89296 $abc$77013$techmap\core.uart0.uart0.$ne$./import/tv80/rtl/uart/T16450.v:200$649_Y_new_inv_
.sym 89297 core.uart0.uart0.MCR[4]
.sym 89298 core.uart0.uart0.IER[3]
.sym 89301 core.uart0.uart0.IER[3]
.sym 89302 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$70128[1]_new_inv_
.sym 89303 $abc$77013$new_n2639_
.sym 89304 $abc$77013$new_n2637_
.sym 89307 core.uart0.uart0.MCR[0]
.sym 89308 core.uart0.uart0.MCR[1]
.sym 89309 core.uart0.uart0.MCR[2]
.sym 89310 core.uart0.uart0.MCR[3]
.sym 89313 core.uart0.uart0.MCR[3]
.sym 89314 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_
.sym 89315 $abc$77013$auto$simplemap.cc:309:simplemap_lut$38533_new_
.sym 89316 core.uart0.uart0.MSR[3]
.sym 89319 core.uart0.uart0.MCR[1]
.sym 89320 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_
.sym 89321 $abc$77013$techmap$techmap\core.uart0.uart0.$procmux$3017.$and$/usr/bin/../share/yosys/techmap.v:434$32995_Y[1]_new_
.sym 89322 $abc$77013$new_n2598_
.sym 89325 core.uart0.uart0.MCR[1]
.sym 89326 $false
.sym 89327 $false
.sym 89328 $false
.sym 89329 $true
.sym 89330 clk
.sym 89331 $abc$77013$auto$rtlil.cc:1969:NotGate$76799
.sym 89335 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$59889[1]_new_inv_
.sym 89336 core.uart0.uart0.DLL[5]
.sym 89338 core.uart0.uart0.DLL[1]
.sym 89406 $abc$77013$techmap\core.uart0.uart0.$logic_and$./import/tv80/rtl/uart/T16450.v:274$672_Y_new_
.sym 89407 core.uart0.uart0.RBR[2]
.sym 89408 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$70128[1]_new_inv_
.sym 89409 core.uart0.uart0.IER[2]
.sym 89412 core.uart0.uart0.MCR[2]
.sym 89413 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_
.sym 89414 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$71429[1]_new_inv_
.sym 89415 core.uart0.uart0.DLL[2]
.sym 89418 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$64682[1]_new_inv_
.sym 89419 core.uart0.uart0.DLM[1]
.sym 89420 $false
.sym 89421 $false
.sym 89424 core.uart0.uart0.MSR[7]
.sym 89425 $abc$77013$auto$simplemap.cc:309:simplemap_lut$38533_new_
.sym 89426 $abc$77013$new_n2735_
.sym 89427 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$59889[1]_new_inv_
.sym 89430 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$64682[1]_new_inv_
.sym 89431 core.uart0.uart0.DLM[2]
.sym 89432 $abc$77013$new_n2625_
.sym 89433 $abc$77013$new_n2626_
.sym 89436 core.uart0.uart0.DLL[7]
.sym 89437 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$71429[1]_new_inv_
.sym 89438 $abc$77013$new_n2736_
.sym 89439 $false
.sym 89442 core.cpu.i_tv80_core.do[1]
.sym 89443 $false
.sym 89444 $false
.sym 89445 $false
.sym 89448 core.cpu.i_tv80_core.do[3]
.sym 89449 $false
.sym 89450 $false
.sym 89451 $false
.sym 89452 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71032
.sym 89453 clk
.sym 89454 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 89455 $abc$77013$new_n2695_
.sym 89456 core.uart0.uart0.input_filter.Samples[1]
.sym 89457 core.spi0.spi_clk_divider.count[6]
.sym 89458 core.spi0.spi_clk_divider.count[2]
.sym 89460 core.spi0.spi_clk_divider.count[7]
.sym 89461 core.spi0.spi_clk_divider.count[4]
.sym 89462 core.spi0.spi_clk_divider.count[3]
.sym 89491 $true
.sym 89528 core.spi0.spi_clk_divider.count[0]$2
.sym 89529 $false
.sym 89530 core.spi0.spi_clk_divider.count[0]
.sym 89531 $false
.sym 89532 $false
.sym 89534 $auto$alumacc.cc:474:replace_alu$31901.C[2]
.sym 89536 $false
.sym 89537 core.spi0.spi_clk_divider.count[1]
.sym 89540 $auto$alumacc.cc:474:replace_alu$31901.C[3]
.sym 89541 $false
.sym 89542 $false
.sym 89543 core.spi0.spi_clk_divider.count[2]
.sym 89544 $auto$alumacc.cc:474:replace_alu$31901.C[2]
.sym 89546 $auto$alumacc.cc:474:replace_alu$31901.C[4]
.sym 89547 $false
.sym 89548 $false
.sym 89549 core.spi0.spi_clk_divider.count[3]
.sym 89550 $auto$alumacc.cc:474:replace_alu$31901.C[3]
.sym 89552 $auto$alumacc.cc:474:replace_alu$31901.C[5]
.sym 89553 $false
.sym 89554 $false
.sym 89555 core.spi0.spi_clk_divider.count[4]
.sym 89556 $auto$alumacc.cc:474:replace_alu$31901.C[4]
.sym 89558 $auto$alumacc.cc:474:replace_alu$31901.C[6]
.sym 89559 $false
.sym 89560 $false
.sym 89561 core.spi0.spi_clk_divider.count[5]
.sym 89562 $auto$alumacc.cc:474:replace_alu$31901.C[5]
.sym 89564 $auto$alumacc.cc:474:replace_alu$31901.C[7]
.sym 89565 $false
.sym 89566 $false
.sym 89567 core.spi0.spi_clk_divider.count[6]
.sym 89568 $auto$alumacc.cc:474:replace_alu$31901.C[6]
.sym 89571 $false
.sym 89572 $false
.sym 89573 core.spi0.spi_clk_divider.count[7]
.sym 89574 $auto$alumacc.cc:474:replace_alu$31901.C[7]
.sym 89579 $abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[7]
.sym 89580 $abc$77013$techmap\core.spi0.spi_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[0]
.sym 89581 core.spi0.spi_clk_divider.count[0]
.sym 89585 core.uart0.uart0.clk_gen.Baud_Cnt[7]
.sym 89652 $false
.sym 89653 core.uart0.uart0.clk_gen.Baud_Cnt[12]
.sym 89654 $false
.sym 89655 $auto$alumacc.cc:474:replace_alu$31868.C[12]
.sym 89658 $false
.sym 89659 core.uart0.uart0.clk_gen.Baud_Cnt[3]
.sym 89660 $false
.sym 89661 $auto$alumacc.cc:474:replace_alu$31868.C[3]
.sym 89664 $false
.sym 89665 core.uart0.uart0.clk_gen.Baud_Cnt[4]
.sym 89666 $false
.sym 89667 $auto$alumacc.cc:474:replace_alu$31868.C[4]
.sym 89670 $false
.sym 89671 core.uart0.uart0.clk_gen.Baud_Cnt[6]
.sym 89672 $false
.sym 89673 $auto$alumacc.cc:474:replace_alu$31868.C[6]
.sym 89676 $abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[3]
.sym 89677 core.uart0.uart0.DLL[3]
.sym 89678 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71741[1]
.sym 89679 $false
.sym 89682 $abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[6]
.sym 89683 core.uart0.uart0.DLL[6]
.sym 89684 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71741[1]
.sym 89685 $false
.sym 89688 $abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[12]
.sym 89689 core.uart0.uart0.DLM[4]
.sym 89690 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71741[1]
.sym 89691 $false
.sym 89694 $abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[4]
.sym 89695 core.uart0.uart0.DLL[4]
.sym 89696 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71741[1]
.sym 89697 $false
.sym 89698 $true
.sym 89699 clk
.sym 89700 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 89704 $abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[13]
.sym 89705 $abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[10]
.sym 89706 core.uart0.uart0.clk_gen.Baud_Cnt[13]
.sym 89707 core.uart0.uart0.clk_gen.Baud_Cnt[10]
.sym 89775 $false
.sym 89776 core.uart0.uart0.clk_gen.Baud_Cnt[11]
.sym 89777 $false
.sym 89778 $auto$alumacc.cc:474:replace_alu$31868.C[11]
.sym 89781 $false
.sym 89782 core.uart0.uart0.clk_gen.Baud_Cnt[14]
.sym 89783 $false
.sym 89784 $auto$alumacc.cc:474:replace_alu$31868.C[14]
.sym 89787 core.uart0.uart0.clk_gen.Baud_Cnt[13]
.sym 89788 core.uart0.uart0.clk_gen.Baud_Cnt[14]
.sym 89789 core.uart0.uart0.clk_gen.Baud_Cnt[15]
.sym 89790 $abc$77013$auto$simplemap.cc:168:logic_reduce$38593[2]_new_inv_
.sym 89793 $false
.sym 89794 core.uart0.uart0.clk_gen.Baud_Cnt[9]
.sym 89795 $false
.sym 89796 $auto$alumacc.cc:474:replace_alu$31868.C[9]
.sym 89799 core.uart0.uart0.clk_gen.Baud_Cnt[9]
.sym 89800 core.uart0.uart0.clk_gen.Baud_Cnt[10]
.sym 89801 core.uart0.uart0.clk_gen.Baud_Cnt[11]
.sym 89802 core.uart0.uart0.clk_gen.Baud_Cnt[12]
.sym 89805 $abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[9]
.sym 89806 core.uart0.uart0.DLM[1]
.sym 89807 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71741[1]
.sym 89808 $false
.sym 89811 $abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[14]
.sym 89812 core.uart0.uart0.DLM[6]
.sym 89813 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71741[1]
.sym 89814 $false
.sym 89817 $abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[11]
.sym 89818 core.uart0.uart0.DLM[3]
.sym 89819 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71741[1]
.sym 89820 $false
.sym 89821 $true
.sym 89822 clk
.sym 89823 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 89825 core.uart0.uart0.DLL[7]
.sym 89827 core.uart0.uart0.DLL[0]
.sym 89828 core.uart0.uart0.DLL[4]
.sym 89904 core.cpu.i_tv80_core.do[2]
.sym 89905 $false
.sym 89906 $false
.sym 89907 $false
.sym 89922 core.cpu.i_tv80_core.do[0]
.sym 89923 $false
.sym 89924 $false
.sym 89925 $false
.sym 89944 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64699
.sym 89945 clk
.sym 89946 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 89950 core.uart0.uart0.baudout
.sym 90033 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$70990
.sym 90034 core.uart0.uart0.MSR[7]
.sym 90035 $false
.sym 90036 $false
.sym 90039 core.uart0.uart0.MSR[7]
.sym 90040 $false
.sym 90041 $false
.sym 90042 $false
.sym 90067 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$70999
.sym 90068 clk
.sym 90069 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 90703 core.uart0.uart0.THR[1]
.sym 90709 core.uart0.uart0.THR[2]
.sym 90783 core.cpu.i_tv80_core.do[3]
.sym 90784 $false
.sym 90785 $false
.sym 90786 $false
.sym 90813 core.cpu.i_tv80_core.do[4]
.sym 90814 $false
.sym 90815 $false
.sym 90816 $false
.sym 90823 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71446
.sym 90824 clk
.sym 90825 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 90827 $abc$77013$new_n4057_
.sym 90828 $abc$77013$new_n4055_
.sym 90829 core.uart0.uart0.TX_ShiftReg[1]
.sym 90831 core.uart0.uart0.TX_ShiftReg[2]
.sym 90900 $abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38200_Y_new_
.sym 90901 core.uart0.uart0.TX_ShiftReg[4]
.sym 90902 core.uart0.uart0.TX_ShiftReg[3]
.sym 90903 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31406_new_inv_
.sym 90906 core.uart0.uart0.TX_ShiftReg[6]
.sym 90907 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31406_new_inv_
.sym 90908 core.uart0.uart0.THR[5]
.sym 90909 $abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38200_Y_new_
.sym 90912 $abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38200_Y_new_
.sym 90913 core.uart0.uart0.TX_ShiftReg[5]
.sym 90914 core.uart0.uart0.TX_ShiftReg[4]
.sym 90915 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31406_new_inv_
.sym 90918 $abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38200_Y_new_
.sym 90919 core.uart0.uart0.THR[4]
.sym 90920 $abc$77013$new_n4061_
.sym 90921 $false
.sym 90924 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31406_new_inv_
.sym 90925 core.uart0.uart0.TX_ShiftReg[5]
.sym 90926 $abc$77013$new_n4063_
.sym 90927 $false
.sym 90942 $abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38200_Y_new_
.sym 90943 core.uart0.uart0.THR[3]
.sym 90944 $abc$77013$new_n4059_
.sym 90945 $false
.sym 90946 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$73515
.sym 90947 clk
.sym 90948 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 91047 core.uart0.uart0.TX_ShiftReg[1]
.sym 91048 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31406_new_inv_
.sym 91049 core.uart0.uart0.THR[0]
.sym 91050 $abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38200_Y_new_
.sym 91059 core.cpu.i_tv80_core.do[0]
.sym 91060 $false
.sym 91061 $false
.sym 91062 $false
.sym 91065 core.cpu.i_tv80_core.do[5]
.sym 91066 $false
.sym 91067 $false
.sym 91068 $false
.sym 91069 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71446
.sym 91070 clk
.sym 91071 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 91074 $abc$77013$auto$wreduce.cc:455:run$31622[2]
.sym 91075 $abc$77013$auto$wreduce.cc:455:run$31622[3]
.sym 91077 $abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38200_Y_new_
.sym 91078 $abc$77013$auto$simplemap.cc:309:simplemap_lut$38319[1]_new_
.sym 91182 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31406_new_inv_
.sym 91183 core.uart0.uart0.TX_ShiftReg[0]
.sym 91184 $abc$77013$new_n4053_
.sym 91185 $false
.sym 91192 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$73515
.sym 91193 clk
.sym 91194 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 91196 core.uart0.uart0.TX_Bit_Cnt[3]
.sym 91199 core.uart0.uart0.TX_Bit_Cnt[1]
.sym 91200 core.uart0.uart0.TX_Bit_Cnt[2]
.sym 91269 core.uart0.uart0.TX_Bit_Cnt[3]
.sym 91270 $abc$77013$auto$simplemap.cc:309:simplemap_lut$38293[1]_new_
.sym 91271 $false
.sym 91272 $false
.sym 91275 core.uart0.uart0.TX_Bit_Cnt[0]
.sym 91276 core.uart0.uart0.TX_Bit_Cnt[2]
.sym 91277 core.uart0.uart0.TX_Bit_Cnt[1]
.sym 91278 core.uart0.uart0.TX_Bit_Cnt[3]
.sym 91281 core.uart0.uart0.TX_Bit_Cnt[0]
.sym 91282 core.uart0.uart0.LCR[0]
.sym 91283 $abc$77013$new_n4252_
.sym 91284 $false
.sym 91287 core.uart0.uart0.TX_Bit_Cnt[0]
.sym 91288 core.uart0.uart0.TX_Bit_Cnt[1]
.sym 91289 core.uart0.uart0.TX_Bit_Cnt[2]
.sym 91290 $false
.sym 91293 $false
.sym 91294 $false
.sym 91295 core.uart0.uart0.TX_Bit_Cnt[0]
.sym 91296 $false
.sym 91305 core.uart0.uart0.TX_Bit_Cnt[1]
.sym 91306 core.uart0.uart0.TX_Bit_Cnt[2]
.sym 91307 core.uart0.uart0.TX_Bit_Cnt[3]
.sym 91308 core.uart0.uart0.LCR[1]
.sym 91311 $abc$77013$auto$wreduce.cc:455:run$31622[0]
.sym 91312 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31406_new_inv_
.sym 91313 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$73707[2]_new_inv_
.sym 91314 $abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$and$/usr/bin/../share/yosys/techmap.v:434$38198_Y[0]_new_
.sym 91315 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$73515
.sym 91316 clk
.sym 91317 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 91319 $abc$77013$new_n4073_
.sym 91392 $abc$77013$auto$simplemap.cc:168:logic_reduce$38256_new_inv_
.sym 91393 $abc$77013$auto$simplemap.cc:309:simplemap_lut$36758_new_
.sym 91394 $false
.sym 91395 $false
.sym 91398 core.uart0.uart0.TX_Parity
.sym 91399 core.uart0.uart0.LCR[4]
.sym 91400 $abc$77013$auto$simplemap.cc:168:logic_reduce$38256_new_inv_
.sym 91401 core.uart0.uart0.LCR[5]
.sym 91410 $abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38200_Y_new_
.sym 91411 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31406_new_inv_
.sym 91412 core.uart0.uart0.TX_ShiftReg[0]
.sym 91413 core.uart0.uart0.TX_Parity
.sym 91416 core.uart0.uart0.LSR[5]
.sym 91417 $abc$77013$auto$simplemap.cc:168:logic_reduce$38256_new_inv_
.sym 91418 $false
.sym 91419 $false
.sym 91422 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$73707[2]_new_inv_
.sym 91423 core.uart0.uart0.LCR[3]
.sym 91424 $abc$77013$auto$simplemap.cc:309:simplemap_lut$36758_new_
.sym 91425 $false
.sym 91428 $abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38200_Y_new_
.sym 91429 core.uart0.uart0.TX_ShiftReg[0]
.sym 91430 $abc$77013$new_n4077_
.sym 91431 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31406_new_inv_
.sym 91434 core.uart0.uart0.LCR[4]
.sym 91435 $abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38200_Y_new_
.sym 91436 $abc$77013$new_n4068_
.sym 91437 $false
.sym 91438 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$73515
.sym 91439 clk
.sym 91440 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 91527 core.cpu.i_tv80_core.do[4]
.sym 91528 $false
.sym 91529 $false
.sym 91530 $false
.sym 91533 core.cpu.i_tv80_core.do[3]
.sym 91534 $false
.sym 91535 $false
.sym 91536 $false
.sym 91539 core.cpu.i_tv80_core.do[0]
.sym 91540 $false
.sym 91541 $false
.sym 91542 $false
.sym 91561 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71232
.sym 91562 clk
.sym 91563 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 91650 core.reset_n
.sym 91651 core.spi0.spi_clk_divider.clk_en
.sym 91652 $false
.sym 91653 $false
.sym 91656 core.uart0.uart0.LCR[6]
.sym 91657 core.uart0.uart0.TXD
.sym 91658 core.uart0.uart0.MCR[4]
.sym 91659 $false
.sym 91662 core.uart0.uart0.LCR[6]
.sym 91663 core.uart0.uart0.TXD
.sym 91664 uart_rxd$2
.sym 91665 core.uart0.uart0.MCR[4]
.sym 91668 core.spi0.master.fsm_state[1]
.sym 91669 core.spi0.master.fsm_state[2]
.sym 91670 core.spi0.spi_clk_divider.clk_en
.sym 91671 core.reset_n
.sym 91680 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31948_new_
.sym 91681 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$74651[1]_new_inv_
.sym 91682 $abc$77013$new_n1372_
.sym 91683 $false
.sym 91684 $true
.sym 91685 clk
.sym 91686 $false
.sym 91694 core.spi0.master.latch_finish
.sym 91761 core.spi0.master.start_sync
.sym 91762 core.spi0.spi_clk_divider.clk_en
.sym 91763 core.spi0.master.fsm_state[0]
.sym 91764 core.reset_n
.sym 91767 core.spi0.master.latch_finish
.sym 91768 core.spi0.master.start_sync
.sym 91769 $abc$77013$auto$simplemap.cc:168:logic_reduce$39613_new_inv_
.sym 91770 core.spi0.spi_clk_divider.clk_en
.sym 91773 $abc$77013$techmap$techmap\core.spi0.master.$procmux$2112.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_inv_
.sym 91774 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31948_new_
.sym 91775 core.spi0.master.start_sync
.sym 91776 $false
.sym 91779 core.spi0.master.latch_finish
.sym 91780 $abc$77013$auto$simplemap.cc:168:logic_reduce$39613_new_inv_
.sym 91781 core.spi0.master.fsm_state[0]
.sym 91782 $abc$77013$new_n1382_
.sym 91785 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31948_new_
.sym 91786 core.spi0.master.fsm_state[2]
.sym 91787 $false
.sym 91788 $false
.sym 91791 core.spi0.spi_clk_divider.clk_en
.sym 91792 core.reset_n
.sym 91793 core.spi0.master.fsm_state[2]
.sym 91794 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$40793_new_
.sym 91797 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74668
.sym 91798 core.spi0.master.latch_finish
.sym 91799 $abc$77013$new_n1375_
.sym 91800 $false
.sym 91803 $abc$77013$new_n4174_
.sym 91804 core.spi0.master.fsm_state[3]
.sym 91805 core.reset_n
.sym 91806 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74324
.sym 91807 $true
.sym 91808 clk
.sym 91809 $false
.sym 91920 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$74651[1]_new_inv_
.sym 91921 core.spi0.spi_clk_divider.clk_en
.sym 91922 $false
.sym 91923 $false
.sym 91926 $abc$77013$techmap$techmap\core.spi0.master.$procmux$2112.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$38210_Y_new_inv_
.sym 91927 $abc$77013$new_n3888_
.sym 91928 core.spi0.master.start
.sym 91929 core.spi0.master.start_sync
.sym 91930 $true
.sym 91931 clk
.sym 91932 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 91937 core.spi0.master.finish
.sym 91969 $true
.sym 92006 core.uart0.uart0.Brk_Cnt[0]$2
.sym 92007 $false
.sym 92008 core.uart0.uart0.Brk_Cnt[0]
.sym 92009 $false
.sym 92010 $false
.sym 92012 $auto$alumacc.cc:474:replace_alu$31907.C[2]
.sym 92014 $false
.sym 92015 core.uart0.uart0.Brk_Cnt[1]
.sym 92018 $auto$alumacc.cc:474:replace_alu$31907.C[3]
.sym 92019 $false
.sym 92020 $false
.sym 92021 core.uart0.uart0.Brk_Cnt[2]
.sym 92022 $auto$alumacc.cc:474:replace_alu$31907.C[2]
.sym 92025 $false
.sym 92026 $false
.sym 92027 core.uart0.uart0.Brk_Cnt[3]
.sym 92028 $auto$alumacc.cc:474:replace_alu$31907.C[3]
.sym 92031 core.uart0.uart0.Brk_Cnt[0]
.sym 92032 core.uart0.uart0.Brk_Cnt[1]
.sym 92033 core.uart0.uart0.Brk_Cnt[2]
.sym 92034 core.uart0.uart0.Brk_Cnt[3]
.sym 92037 core.uart0.uart0.RX_Filtered
.sym 92038 $abc$77013$auto$wreduce.cc:455:run$31619[2]
.sym 92039 $false
.sym 92040 $false
.sym 92043 core.uart0.uart0.RX_Filtered
.sym 92044 $abc$77013$auto$wreduce.cc:455:run$31619[3]
.sym 92045 $false
.sym 92046 $false
.sym 92049 core.uart0.uart0.RX_Filtered
.sym 92050 $abc$77013$auto$wreduce.cc:455:run$31619[0]
.sym 92051 $false
.sym 92052 $false
.sym 92053 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$72678
.sym 92054 clk
.sym 92055 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 92056 core.spi0.master.start
.sym 92136 $abc$77013$new_n2164_
.sym 92137 core.reset_n
.sym 92138 $false
.sym 92139 $false
.sym 92148 core.cpu.i_tv80_core.A[1]
.sym 92149 core.cpu.i_tv80_core.A[0]
.sym 92150 core.cpu.i_tv80_core.A[2]
.sym 92151 $false
.sym 92154 core.cpu.i_tv80_core.do[6]
.sym 92155 $false
.sym 92156 $false
.sym 92157 $false
.sym 92160 core.cpu.i_tv80_core.do[1]
.sym 92161 $false
.sym 92162 $false
.sym 92163 $false
.sym 92176 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71232
.sym 92177 clk
.sym 92178 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 92181 $abc$77013$auto$wreduce.cc:455:run$31620[2]
.sym 92182 $abc$77013$auto$wreduce.cc:455:run$31620[3]
.sym 92183 $abc$77013$auto$wreduce.cc:455:run$31620[0]
.sym 92184 core.uart0.uart0.RX_Bit_Cnt[0]
.sym 92185 core.uart0.uart0.RX_Bit_Cnt[3]
.sym 92186 core.uart0.uart0.RX_Bit_Cnt[2]
.sym 92253 core.uart0.uart0.LCR[0]
.sym 92254 core.uart0.uart0.RX_Bit_Cnt[0]
.sym 92255 $abc$77013$new_n4250_
.sym 92256 $false
.sym 92259 core.uart0.uart0.RX_Bit_Cnt[0]
.sym 92260 core.uart0.uart0.RX_Bit_Cnt[2]
.sym 92261 core.uart0.uart0.RX_Bit_Cnt[1]
.sym 92262 core.uart0.uart0.RX_Bit_Cnt[3]
.sym 92265 core.uart0.uart0.LCR[1]
.sym 92266 core.uart0.uart0.RX_Bit_Cnt[3]
.sym 92267 core.uart0.uart0.RX_Bit_Cnt[2]
.sym 92268 core.uart0.uart0.RX_Bit_Cnt[1]
.sym 92271 core.uart0.uart0.RX_Bit_Cnt[0]
.sym 92272 core.uart0.uart0.RX_Bit_Cnt[1]
.sym 92273 core.uart0.uart0.RX_Bit_Cnt[2]
.sym 92274 $false
.sym 92277 core.uart0.uart0.RX_Bit_Cnt[0]
.sym 92278 core.uart0.uart0.RX_Bit_Cnt[1]
.sym 92279 $false
.sym 92280 $false
.sym 92283 core.uart0.uart0.RX_Bit_Cnt[3]
.sym 92284 $abc$77013$auto$simplemap.cc:309:simplemap_lut$38410[1]_new_
.sym 92285 $false
.sym 92286 $false
.sym 92289 core.uart0.uart0.LCR[3]
.sym 92290 $abc$77013$auto$simplemap.cc:309:simplemap_lut$62829_new_inv_
.sym 92291 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71821[4]_new_inv_
.sym 92292 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$72832[1]_new_inv_
.sym 92299 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71882
.sym 92300 clk
.sym 92301 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 92305 core.spi0.reg_command[7]
.sym 92307 core.spi0.reg_command[4]
.sym 92394 core.cpu.i_tv80_core.do[7]
.sym 92395 $false
.sym 92396 $false
.sym 92397 $false
.sym 92418 core.cpu.i_tv80_core.do[5]
.sym 92419 $false
.sym 92420 $false
.sym 92421 $false
.sym 92422 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71232
.sym 92423 clk
.sym 92424 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 92427 core.spi0.spi_clk_divider.clk_en
.sym 92499 $abc$77013$new_n2163_
.sym 92500 $abc$77013$new_n2150_
.sym 92501 $false
.sym 92502 $false
.sym 92505 $abc$77013$new_n2165_
.sym 92506 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71793[3]_new_
.sym 92507 $abc$77013$new_n2163_
.sym 92508 $false
.sym 92511 $abc$77013$new_n2150_
.sym 92512 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71882
.sym 92513 $false
.sym 92514 $false
.sym 92517 $abc$77013$techmap\core.uart0.uart0.$logic_not$./import/tv80/rtl/uart/T16450.v:287$682_Y_new_
.sym 92518 $abc$77013$new_n2164_
.sym 92519 core.reset_n
.sym 92520 $false
.sym 92523 $abc$77013$new_n3831_
.sym 92524 core.uart0.uart0.LCR[3]
.sym 92525 $false
.sym 92526 $false
.sym 92529 $abc$77013$techmap\core.uart0.uart0.$logic_not$./import/tv80/rtl/uart/T16450.v:287$682_Y_new_
.sym 92530 core.uart0.uart0.baudout
.sym 92531 $false
.sym 92532 $false
.sym 92535 core.uart0.uart0.LCR[4]
.sym 92536 core.uart0.uart0.RX_Parity
.sym 92537 core.uart0.uart0.LCR[5]
.sym 92538 core.uart0.uart0.RX_Filtered
.sym 92541 core.uart0.uart0.LCR[4]
.sym 92542 core.uart0.uart0.RX_Filtered
.sym 92543 core.uart0.uart0.RX_Parity
.sym 92544 $abc$77013$techmap\core.uart0.uart0.$logic_not$./import/tv80/rtl/uart/T16450.v:287$682_Y_new_
.sym 92545 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71836
.sym 92546 clk
.sym 92547 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 92622 core.reset_n
.sym 92623 core.uart0.uart0.baudout
.sym 92624 $false
.sym 92625 $false
.sym 92628 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$72832[1]_new_inv_
.sym 92629 $abc$77013$new_n2151_
.sym 92630 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$71819_new_inv_
.sym 92631 $false
.sym 92634 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$72832[1]_new_inv_
.sym 92635 $abc$77013$new_n2151_
.sym 92636 $abc$77013$new_n2163_
.sym 92637 $false
.sym 92640 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$71800[0]_new_inv_
.sym 92641 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71765[4]_new_inv_
.sym 92642 $false
.sym 92643 $false
.sym 92646 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$72832[1]_new_inv_
.sym 92647 core.uart0.uart0.LCR[3]
.sym 92648 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71821[4]_new_inv_
.sym 92649 $abc$77013$new_n2164_
.sym 92652 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$72832[1]_new_inv_
.sym 92653 $abc$77013$new_n2164_
.sym 92654 $false
.sym 92655 $false
.sym 92658 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71765[4]_new_inv_
.sym 92659 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71821[4]_new_inv_
.sym 92660 core.reset_n
.sym 92661 core.uart0.uart0.baudout
.sym 92664 $abc$77013$auto$simplemap.cc:309:simplemap_lut$38478_new_
.sym 92665 $abc$77013$new_n2164_
.sym 92666 $abc$77013$new_n3828_
.sym 92667 core.uart0.uart0.LSR[4]
.sym 92668 $true
.sym 92669 clk
.sym 92670 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 92673 core.uart0.uart0.input_filter.Samples[0]
.sym 92751 $abc$77013$auto$simplemap.cc:309:simplemap_lut$38520[1]
.sym 92752 $abc$77013$techmap\core.uart0.uart0.$2\input_filter.Samples[1:0][1]
.sym 92753 core.reset_n
.sym 92754 $false
.sym 92757 $abc$77013$techmap\core.uart0.$and$./rtl/uart16540_wrapper.v:39$872_Y_new_
.sym 92758 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_
.sym 92759 $false
.sym 92760 $false
.sym 92763 core.uart0.uart0.input_filter.Samples[0]
.sym 92764 $abc$77013$core.uart0.uart0.RXD_new_inv_
.sym 92765 core.uart0.uart0.baudout
.sym 92766 $false
.sym 92769 core.uart0.uart0.input_filter.Samples[1]
.sym 92770 core.uart0.uart0.input_filter.Samples[0]
.sym 92771 core.uart0.uart0.baudout
.sym 92772 $false
.sym 92781 $abc$77013$auto$simplemap.cc:309:simplemap_lut$38520[1]
.sym 92782 $abc$77013$techmap\core.uart0.uart0.$2\input_filter.Samples[1:0][1]
.sym 92783 $false
.sym 92784 $false
.sym 92791 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$71751
.sym 92792 clk
.sym 92793 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 92799 core.uart0.uart0.MCR[4]
.sym 92868 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$70777[2]_new_
.sym 92869 core.uart0.uart0.SCR[3]
.sym 92870 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_
.sym 92871 core.uart0.uart0.LCR[3]
.sym 92874 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$70777[2]_new_
.sym 92875 core.uart0.uart0.SCR[4]
.sym 92876 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_
.sym 92877 core.uart0.uart0.LCR[4]
.sym 92880 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$70777[2]_new_
.sym 92881 core.uart0.uart0.SCR[6]
.sym 92882 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_
.sym 92883 core.uart0.uart0.LCR[6]
.sym 92886 core.uart0.uart0.LSR[4]
.sym 92887 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_
.sym 92888 $abc$77013$new_n2664_
.sym 92889 $abc$77013$new_n2666_
.sym 92892 core.cpu.i_tv80_core.do[6]
.sym 92893 $false
.sym 92894 $false
.sym 92895 $false
.sym 92898 core.cpu.i_tv80_core.do[3]
.sym 92899 $false
.sym 92900 $false
.sym 92901 $false
.sym 92904 core.cpu.i_tv80_core.do[4]
.sym 92905 $false
.sym 92906 $false
.sym 92907 $false
.sym 92910 core.cpu.i_tv80_core.do[1]
.sym 92911 $false
.sym 92912 $false
.sym 92913 $false
.sym 92914 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70787
.sym 92915 clk
.sym 92916 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 92920 core.uart0.uart0.DLL[3]
.sym 92997 core.uart0.uart0.LSR[1]
.sym 92998 core.uart0.uart0.LSR[2]
.sym 92999 core.uart0.uart0.LSR[3]
.sym 93000 core.uart0.uart0.LSR[4]
.sym 93003 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$70777[2]_new_
.sym 93004 core.uart0.uart0.SCR[1]
.sym 93005 $false
.sym 93006 $false
.sym 93009 core.uart0.uart0.LSR[3]
.sym 93010 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63601[1]_new_
.sym 93011 $abc$77013$new_n2638_
.sym 93012 $false
.sym 93015 core.uart0.uart0.LSR[1]
.sym 93016 core.uart0.uart0.LSR[0]
.sym 93017 $abc$77013$new_n3828_
.sym 93018 $abc$77013$new_n3829_
.sym 93021 $abc$77013$new_n3828_
.sym 93022 core.uart0.uart0.LSR[3]
.sym 93023 core.uart0.uart0.RX_Filtered
.sym 93024 $abc$77013$new_n3838_
.sym 93027 $abc$77013$new_n3830_
.sym 93028 $abc$77013$new_n3829_
.sym 93029 $abc$77013$new_n3828_
.sym 93030 core.uart0.uart0.LSR[2]
.sym 93033 $abc$77013$techmap\core.uart0.$and$./rtl/uart16540_wrapper.v:39$872_Y_new_
.sym 93034 $abc$77013$techmap\core.uart0.uart0.$logic_and$./import/tv80/rtl/uart/T16450.v:274$672_Y_new_
.sym 93035 core.uart0.uart0.LSR[0]
.sym 93036 $abc$77013$new_n3838_
.sym 93037 $true
.sym 93038 clk
.sym 93039 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 93042 core.uart0.uart0.MSR[5]
.sym 93045 core.uart0.uart0.MSR[6]
.sym 93047 core.uart0.uart0.MSR[7]
.sym 93114 core.uart0.uart0.DLL[4]
.sym 93115 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$71429[1]_new_inv_
.sym 93116 $abc$77013$new_n2665_
.sym 93117 $false
.sym 93120 core.uart0.uart0.MCR[4]
.sym 93121 $false
.sym 93122 $false
.sym 93123 $false
.sym 93126 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_
.sym 93127 core.uart0.uart0.MCR[6]
.sym 93128 $abc$77013$auto$simplemap.cc:309:simplemap_lut$38533_new_
.sym 93129 core.uart0.uart0.MSR[6]
.sym 93138 core.cpu.i_tv80_core.A[0]
.sym 93139 core.cpu.i_tv80_core.A[1]
.sym 93140 core.cpu.i_tv80_core.A[2]
.sym 93141 $false
.sym 93144 core.uart0.uart0.MCR[4]
.sym 93145 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_
.sym 93146 $abc$77013$auto$simplemap.cc:309:simplemap_lut$38533_new_
.sym 93147 core.uart0.uart0.MSR[4]
.sym 93150 core.cpu.i_tv80_core.do[1]
.sym 93151 $false
.sym 93152 $false
.sym 93153 $false
.sym 93156 core.cpu.i_tv80_core.do[3]
.sym 93157 $false
.sym 93158 $false
.sym 93159 $false
.sym 93160 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64699
.sym 93161 clk
.sym 93162 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 93165 core.uart0.uart0.DLM[6]
.sym 93255 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_
.sym 93256 core.uart0.uart0.MCR[7]
.sym 93257 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$63905[1]_new_
.sym 93258 core.uart0.uart0.LCR[7]
.sym 93261 core.cpu.i_tv80_core.do[5]
.sym 93262 $false
.sym 93263 $false
.sym 93264 $false
.sym 93273 core.cpu.i_tv80_core.do[1]
.sym 93274 $false
.sym 93275 $false
.sym 93276 $false
.sym 93283 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70473
.sym 93284 clk
.sym 93285 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 93286 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$74179
.sym 93292 core.spi0.spi_clk_divider.count[1]
.sym 93360 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71022[2]_new_
.sym 93361 core.uart0.uart0.MCR[5]
.sym 93362 $abc$77013$auto$simplemap.cc:127:simplemap_reduce$64682[1]_new_inv_
.sym 93363 core.uart0.uart0.DLM[5]
.sym 93366 $abc$77013$techmap\core.uart0.uart0.$2\input_filter.Samples[1:0][1]
.sym 93367 $false
.sym 93368 $false
.sym 93369 $false
.sym 93372 $abc$77013$techmap\core.spi0.spi_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y
.sym 93373 $abc$77013$techmap\core.spi0.spi_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[6]
.sym 93374 $false
.sym 93375 $false
.sym 93378 $abc$77013$techmap\core.spi0.spi_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y
.sym 93379 $abc$77013$techmap\core.spi0.spi_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[2]
.sym 93380 $false
.sym 93381 $false
.sym 93390 $abc$77013$techmap\core.spi0.spi_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y
.sym 93391 $abc$77013$techmap\core.spi0.spi_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[7]
.sym 93392 $false
.sym 93393 $false
.sym 93396 $abc$77013$techmap\core.spi0.spi_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y
.sym 93397 $abc$77013$techmap\core.spi0.spi_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[4]
.sym 93398 $false
.sym 93399 $false
.sym 93402 $abc$77013$techmap\core.spi0.spi_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y
.sym 93403 $abc$77013$techmap\core.spi0.spi_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[3]
.sym 93404 $false
.sym 93405 $false
.sym 93406 $true
.sym 93407 clk
.sym 93408 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 93410 core.uart0.uart0.MCR[5]
.sym 93411 core.uart0.uart0.MCR[6]
.sym 93412 core.uart0.uart0.MCR[7]
.sym 93413 core.uart0.uart0.MCR[2]
.sym 93489 $false
.sym 93490 core.uart0.uart0.clk_gen.Baud_Cnt[7]
.sym 93491 $false
.sym 93492 $auto$alumacc.cc:474:replace_alu$31868.C[7]
.sym 93495 $false
.sym 93496 $false
.sym 93497 core.spi0.spi_clk_divider.count[0]
.sym 93498 $false
.sym 93501 $abc$77013$techmap\core.spi0.spi_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y
.sym 93502 $abc$77013$techmap\core.spi0.spi_clk_divider.$add$./rtl/clk_enable.v:44$769_Y[0]
.sym 93503 $false
.sym 93504 $false
.sym 93525 $abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[7]
.sym 93526 core.uart0.uart0.DLL[7]
.sym 93527 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71741[1]
.sym 93528 $false
.sym 93529 $true
.sym 93530 clk
.sym 93531 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 93535 core.uart0.uart0.DLM[5]
.sym 93536 core.uart0.uart0.DLM[1]
.sym 93537 core.uart0.uart0.DLM[3]
.sym 93538 core.uart0.uart0.DLM[2]
.sym 93624 $false
.sym 93625 core.uart0.uart0.clk_gen.Baud_Cnt[13]
.sym 93626 $false
.sym 93627 $auto$alumacc.cc:474:replace_alu$31868.C[13]
.sym 93630 $false
.sym 93631 core.uart0.uart0.clk_gen.Baud_Cnt[10]
.sym 93632 $false
.sym 93633 $auto$alumacc.cc:474:replace_alu$31868.C[10]
.sym 93636 $abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[13]
.sym 93637 core.uart0.uart0.DLM[5]
.sym 93638 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71741[1]
.sym 93639 $false
.sym 93642 $abc$77013$techmap\core.uart0.uart0.$sub$./import/tv80/rtl/uart/T16450.v:226$663_Y[10]
.sym 93643 core.uart0.uart0.DLM[2]
.sym 93644 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71741[1]
.sym 93645 $false
.sym 93652 $true
.sym 93653 clk
.sym 93654 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 93735 core.cpu.i_tv80_core.do[7]
.sym 93736 $false
.sym 93737 $false
.sym 93738 $false
.sym 93747 core.cpu.i_tv80_core.do[0]
.sym 93748 $false
.sym 93749 $false
.sym 93750 $false
.sym 93753 core.cpu.i_tv80_core.do[4]
.sym 93754 $false
.sym 93755 $false
.sym 93756 $false
.sym 93775 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70473
.sym 93776 clk
.sym 93777 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 93780 core.reset_n
.sym 93870 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71741[1]
.sym 93871 $false
.sym 93872 $false
.sym 93873 $false
.sym 93898 $true
.sym 93899 clk
.sym 93900 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 94612 core.cpu.i_tv80_core.do[1]
.sym 94613 $false
.sym 94614 $false
.sym 94615 $false
.sym 94648 core.cpu.i_tv80_core.do[2]
.sym 94649 $false
.sym 94650 $false
.sym 94651 $false
.sym 94658 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71446
.sym 94659 clk
.sym 94660 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 94757 $abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38200_Y_new_
.sym 94758 core.uart0.uart0.TX_ShiftReg[3]
.sym 94759 core.uart0.uart0.TX_ShiftReg[2]
.sym 94760 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31406_new_inv_
.sym 94763 $abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38200_Y_new_
.sym 94764 core.uart0.uart0.TX_ShiftReg[2]
.sym 94765 core.uart0.uart0.TX_ShiftReg[1]
.sym 94766 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31406_new_inv_
.sym 94769 $abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38200_Y_new_
.sym 94770 core.uart0.uart0.THR[1]
.sym 94771 $abc$77013$new_n4055_
.sym 94772 $false
.sym 94781 $abc$77013$techmap$techmap\core.uart0.uart0.$procmux$2447.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$38200_Y_new_
.sym 94782 core.uart0.uart0.THR[2]
.sym 94783 $abc$77013$new_n4057_
.sym 94784 $false
.sym 94797 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$73515
.sym 94798 clk
.sym 94799 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 94991 $true
.sym 95028 core.uart0.uart0.TX_Bit_Cnt[0]$2
.sym 95029 $false
.sym 95030 core.uart0.uart0.TX_Bit_Cnt[0]
.sym 95031 $false
.sym 95032 $false
.sym 95034 $auto$alumacc.cc:474:replace_alu$31874.C[2]
.sym 95036 $false
.sym 95037 core.uart0.uart0.TX_Bit_Cnt[1]
.sym 95040 $auto$alumacc.cc:474:replace_alu$31874.C[3]
.sym 95041 $false
.sym 95042 $false
.sym 95043 core.uart0.uart0.TX_Bit_Cnt[2]
.sym 95044 $auto$alumacc.cc:474:replace_alu$31874.C[2]
.sym 95047 $false
.sym 95048 $false
.sym 95049 core.uart0.uart0.TX_Bit_Cnt[3]
.sym 95050 $auto$alumacc.cc:474:replace_alu$31874.C[3]
.sym 95059 core.uart0.uart0.TX_Bit_Cnt[3]
.sym 95060 $abc$77013$auto$simplemap.cc:309:simplemap_lut$38319[1]_new_
.sym 95061 $false
.sym 95062 $false
.sym 95065 core.uart0.uart0.TX_Bit_Cnt[1]
.sym 95066 core.uart0.uart0.TX_Bit_Cnt[2]
.sym 95067 core.uart0.uart0.TX_Bit_Cnt[0]
.sym 95068 $false
.sym 95174 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$73707[2]_new_inv_
.sym 95175 $abc$77013$auto$wreduce.cc:455:run$31622[3]
.sym 95176 $abc$77013$new_n4073_
.sym 95177 $false
.sym 95192 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$73707[2]_new_inv_
.sym 95193 core.uart0.uart0.TX_Bit_Cnt[0]
.sym 95194 core.uart0.uart0.TX_Bit_Cnt[1]
.sym 95195 $abc$77013$new_n4073_
.sym 95198 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$73707[2]_new_inv_
.sym 95199 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31406_new_inv_
.sym 95200 $abc$77013$auto$wreduce.cc:455:run$31622[2]
.sym 95201 $false
.sym 95214 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$73515
.sym 95215 clk
.sym 95216 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 95313 core.uart0.uart0.LCR[3]
.sym 95314 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$73707[2]_new_inv_
.sym 95315 $abc$77013$auto$opt_reduce.cc:132:opt_mux$31406_new_inv_
.sym 95316 $false
.sym 95766 core.spi0.master.finish
.sym 95767 $false
.sym 95768 $false
.sym 95769 $false
.sym 95770 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$74357
.sym 95771 clk
.sym 95772 $false
.sym 96026 core.cpu.i_tv80_core.do[1]
.sym 96027 $false
.sym 96028 $false
.sym 96029 $false
.sym 96048 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64501
.sym 96049 clk
.sym 96050 $false
.sym 96141 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64501
.sym 96142 core.cpu.i_tv80_core.do[0]
.sym 96143 $false
.sym 96144 $false
.sym 96187 $true
.sym 96188 clk
.sym 96189 core.spi0.master.start
.sym 96242 $true
.sym 96279 core.uart0.uart0.RX_Bit_Cnt[0]$2
.sym 96280 $false
.sym 96281 core.uart0.uart0.RX_Bit_Cnt[0]
.sym 96282 $false
.sym 96283 $false
.sym 96285 $auto$alumacc.cc:474:replace_alu$31910.C[2]
.sym 96287 $false
.sym 96288 core.uart0.uart0.RX_Bit_Cnt[1]
.sym 96291 $auto$alumacc.cc:474:replace_alu$31910.C[3]
.sym 96292 $false
.sym 96293 $false
.sym 96294 core.uart0.uart0.RX_Bit_Cnt[2]
.sym 96295 $auto$alumacc.cc:474:replace_alu$31910.C[2]
.sym 96298 $false
.sym 96299 $false
.sym 96300 core.uart0.uart0.RX_Bit_Cnt[3]
.sym 96301 $auto$alumacc.cc:474:replace_alu$31910.C[3]
.sym 96304 $false
.sym 96305 $false
.sym 96306 core.uart0.uart0.RX_Bit_Cnt[0]
.sym 96307 $false
.sym 96310 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71821[4]_new_inv_
.sym 96311 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$72832[1]_new_inv_
.sym 96312 $abc$77013$auto$wreduce.cc:455:run$31620[0]
.sym 96313 $false
.sym 96316 core.uart0.uart0.LCR[3]
.sym 96317 $abc$77013$auto$wreduce.cc:455:run$31620[3]
.sym 96318 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71821[4]_new_inv_
.sym 96319 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$72832[1]_new_inv_
.sym 96322 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$71821[4]_new_inv_
.sym 96323 $abc$77013$auto$simplemap.cc:250:simplemap_eqne$72832[1]_new_inv_
.sym 96324 $abc$77013$auto$wreduce.cc:455:run$31620[2]
.sym 96325 $false
.sym 96326 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71882
.sym 96327 clk
.sym 96328 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 96437 core.cpu.i_tv80_core.do[7]
.sym 96438 $false
.sym 96439 $false
.sym 96440 $false
.sym 96449 core.cpu.i_tv80_core.do[4]
.sym 96450 $false
.sym 96451 $false
.sym 96452 $false
.sym 96465 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$64501
.sym 96466 clk
.sym 96467 $false
.sym 96570 $abc$77013$techmap\core.spi0.spi_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y
.sym 96571 $false
.sym 96572 $false
.sym 96573 $false
.sym 96604 $true
.sym 96605 clk
.sym 96606 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 96848 $abc$77013$auto$simplemap.cc:309:simplemap_lut$38520[1]
.sym 96849 $false
.sym 96850 $false
.sym 96851 $false
.sym 96882 $true
.sym 96883 clk
.sym 96884 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 97005 core.cpu.i_tv80_core.do[4]
.sym 97006 $false
.sym 97007 $false
.sym 97008 $false
.sym 97021 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71032
.sym 97022 clk
.sym 97023 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 97132 core.cpu.i_tv80_core.do[3]
.sym 97133 $false
.sym 97134 $false
.sym 97135 $false
.sym 97160 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70473
.sym 97161 clk
.sym 97162 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 97265 core.uart0.uart0.MCR[0]
.sym 97266 $false
.sym 97267 $false
.sym 97268 $false
.sym 97283 core.uart0.uart0.MCR[2]
.sym 97284 $false
.sym 97285 $false
.sym 97286 $false
.sym 97295 core.uart0.uart0.MCR[3]
.sym 97296 $false
.sym 97297 $false
.sym 97298 $false
.sym 97299 $true
.sym 97300 clk
.sym 97301 $abc$77013$auto$rtlil.cc:1969:NotGate$76799
.sym 97404 core.cpu.i_tv80_core.do[6]
.sym 97405 $false
.sym 97406 $false
.sym 97407 $false
.sym 97438 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70145
.sym 97439 clk
.sym 97440 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 97531 $abc$77013$techmap\core.spi0.spi_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y
.sym 97532 core.spi0.spi_clk_divider.count[0]
.sym 97533 core.reset_n
.sym 97534 $false
.sym 97567 $abc$77013$techmap\core.spi0.spi_clk_divider.$eq$./rtl/clk_enable.v:39$768_Y
.sym 97568 core.spi0.spi_clk_divider.count[1]
.sym 97569 $false
.sym 97570 $false
.sym 97577 $abc$77013$auto$dff2dffe.cc:158:make_patterns_logic$74179
.sym 97578 clk
.sym 97579 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 97676 core.cpu.i_tv80_core.do[5]
.sym 97677 $false
.sym 97678 $false
.sym 97679 $false
.sym 97682 core.cpu.i_tv80_core.do[6]
.sym 97683 $false
.sym 97684 $false
.sym 97685 $false
.sym 97688 core.cpu.i_tv80_core.do[7]
.sym 97689 $false
.sym 97690 $false
.sym 97691 $false
.sym 97694 core.cpu.i_tv80_core.do[2]
.sym 97695 $false
.sym 97696 $false
.sym 97697 $false
.sym 97716 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$71032
.sym 97717 clk
.sym 97718 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 97827 core.cpu.i_tv80_core.do[5]
.sym 97828 $false
.sym 97829 $false
.sym 97830 $false
.sym 97833 core.cpu.i_tv80_core.do[1]
.sym 97834 $false
.sym 97835 $false
.sym 97836 $false
.sym 97839 core.cpu.i_tv80_core.do[3]
.sym 97840 $false
.sym 97841 $false
.sym 97842 $false
.sym 97845 core.cpu.i_tv80_core.do[2]
.sym 97846 $false
.sym 97847 $false
.sym 97848 $false
.sym 97855 $abc$77013$auto$dff2dffe.cc:175:make_patterns_logic$70145
.sym 97856 clk
.sym 97857 $abc$77013$auto$fsm_map.cc:74:implement_pattern_cache$31925$2
.sym 98099 $true$2
.sym 98100 $false
.sym 98101 $false
.sym 98102 $false
.sym 98133 $true
.sym 98134 clk
.sym 98135 $false
.sym 98529 core.cpu.i_tv80_core.do[0]
.sym 98532 core.cpu.i_tv80_core.do[1]
.sym 98535 core.cpu.i_tv80_core.do[2]
.sym 98538 core.cpu.i_tv80_core.do[3]
.sym 98541 core.cpu.i_tv80_core.do[4]
.sym 98544 core.cpu.i_tv80_core.do[5]
.sym 98547 core.cpu.i_tv80_core.do[6]
.sym 98550 core.cpu.i_tv80_core.do[7]
.sym 98696 clk
.sym 98735 $false
.sym 98738 $false
.sym 98741 $false
.sym 98744 $false
.sym 98747 $false
.sym 98750 $false
.sym 98751 core.cpu.i_tv80_core.A[0]
.sym 98753 $false
.sym 98754 core.cpu.i_tv80_core.A[1]
.sym 98756 $false
.sym 98906 core.cpu.i_tv80_core.A[10]
.sym 98907 core.cpu.i_tv80_core.A[2]
.sym 98909 core.cpu.i_tv80_core.A[11]
.sym 98910 core.cpu.i_tv80_core.A[3]
.sym 98912 core.cpu.i_tv80_core.A[12]
.sym 98913 core.cpu.i_tv80_core.A[4]
.sym 98915 $false
.sym 98916 core.cpu.i_tv80_core.A[5]
.sym 98917 $true$2
.sym 98919 core.cpu.i_tv80_core.A[6]
.sym 98920 $true$2
.sym 98921 core.ram.write_sel
.sym 98922 core.cpu.i_tv80_core.A[7]
.sym 98923 $false
.sym 98925 core.cpu.i_tv80_core.A[8]
.sym 98926 $false
.sym 98927 $true$2
.sym 98928 core.cpu.i_tv80_core.A[9]
.sym 98968 core.ram.spram_q[0]
.sym 98969 core.ram.spram_q[1]
.sym 98970 core.ram.spram_q[2]
.sym 98971 core.ram.spram_q[3]
.sym 98972 core.ram.spram_q[4]
.sym 98973 core.ram.spram_q[5]
.sym 98974 core.ram.spram_q[6]
.sym 98975 core.ram.spram_q[7]
.sym 99082 $false
.sym 99088 $false
.sym 99094 $true$2
