
---------- Begin Simulation Statistics ----------
final_tick                                25083402500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    238                       # Simulator instruction rate (inst/s)
host_mem_usage                                8353908                       # Number of bytes of host memory used
host_op_rate                                      245                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 30845.18                       # Real time elapsed on the host
host_tick_rate                                 694315                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7347860                       # Number of instructions simulated
sim_ops                                       7544168                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021416                       # Number of seconds simulated
sim_ticks                                 21416264375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.822169                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  270368                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               282156                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                400                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2784                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            275747                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2411                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3360                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              949                       # Number of indirect misses.
system.cpu.branchPred.lookups                  294403                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6216                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          555                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1740277                       # Number of instructions committed
system.cpu.committedOps                       1771320                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.385294                       # CPI: cycles per instruction
system.cpu.discardedOps                          7733                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             886102                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             66615                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           534226                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1846611                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.295395                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      400                       # number of quiesce instructions executed
system.cpu.numCycles                          5891349                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       400                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1152363     65.06%     65.06% # Class of committed instruction
system.cpu.op_class_0::IntMult                    905      0.05%     65.11% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::MemRead                  70696      3.99%     69.10% # Class of committed instruction
system.cpu.op_class_0::MemWrite                547356     30.90%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1771320                       # Class of committed instruction
system.cpu.quiesceCycles                     28374674                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4044738                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          417                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        499177                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              168637                       # Transaction distribution
system.membus.trans_dist::ReadResp             169078                       # Transaction distribution
system.membus.trans_dist::WriteReq              84641                       # Transaction distribution
system.membus.trans_dist::WriteResp             84641                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          166                       # Transaction distribution
system.membus.trans_dist::WriteClean               33                       # Transaction distribution
system.membus.trans_dist::CleanEvict              204                       # Transaction distribution
system.membus.trans_dist::ReadExReq               124                       # Transaction distribution
system.membus.trans_dist::ReadExResp              124                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            252                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           189                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       249117                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        249117                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          571                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          571                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           51                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       499145                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       507518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       498234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       498234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1006323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        31424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9194                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        45290                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     15943148                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     15943148                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                16004566                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            752197                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000029                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005408                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  752175    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      22      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              752197                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1245457319                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8472124                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              537218                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1662375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6353005                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1015205475                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1265250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       202240                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       202240                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       380218                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       380218                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          294                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6658                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        45136                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        86096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1024000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1060864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1164916                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          462                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         9194                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       721896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1377256                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     16384000                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     16973824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     18541014                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1916846125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              9.0                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1577058350                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          7.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    987706000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3060104                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2295078                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3060104                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      8415286                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3060104                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2295078                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5355182                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3060104                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5355182                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5355182                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     13770469                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2295078                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5355182                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        7650260                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2295078                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       789120                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3084198                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2295078                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      7650260                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       789120                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      10734458                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       168221                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       168221                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        80896                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        80896                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         2088                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       493568                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       498234                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]        66536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     15943148                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       299507                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       299507    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       299507                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    681433375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          3.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    921988000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1501498087                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma      3060104                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     27540938                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1532099129                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     30601042                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     30647735                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     61248777                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1532099129                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     33707839                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     27540938                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1593347906                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15466496                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5046272                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     21102592                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8519680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     11337728                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     19857408                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3866624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       157696                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4042752                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2129920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       354304                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2484224                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     27540938                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    722184585                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    235628021                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    985353544                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    397813543                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    529398022                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    927211565                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     27540938                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1119998128                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    765026043                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1912565109                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16128                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        17472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16128                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16128                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          252                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          273                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       753073                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        62756                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         815829                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       753073                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       753073                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       753073                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        62756                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        815829                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10747904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          18688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10784492                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        12736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5046272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5190080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       167936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              168513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          199                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        78848                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              81095                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        46693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    501857084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       789120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            872608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             503565506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         594688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma      3060104                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    235628021                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3060104                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            242342918                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         594688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma      3106798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    737485106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3060104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       789120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           872608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            745908424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      1044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    246559.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       286.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006449371500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          233                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          233                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              308912                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              86008                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      168513                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      81095                       # Number of write requests accepted
system.mem_ctrls.readBursts                    168513                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    81095                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    231                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5056                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5428558255                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  841410000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9845960755                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32258.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58508.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       112                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   156929                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   75498                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                168512                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                81095                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  148243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    224                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        16964                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.812073                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   864.361936                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.447789                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          424      2.50%      2.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          423      2.49%      4.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          280      1.65%      6.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          215      1.27%      7.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          255      1.50%      9.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          265      1.56%     10.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          332      1.96%     12.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          232      1.37%     14.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14538     85.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16964                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          233                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     722.309013                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1449.172712                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           156     66.95%     66.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.43%     67.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           30     12.88%     80.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.86%     81.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           34     14.59%     95.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.43%     96.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.43%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            8      3.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           233                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          233                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     348.090129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     96.041018                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    457.189414                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            125     53.65%     53.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            15      6.44%     60.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             9      3.86%     63.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      1.72%     65.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.86%     66.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.86%     67.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.43%     67.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.86%     68.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.43%     69.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.43%     69.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10      4.29%     73.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           61     26.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           233                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10770048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5190720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10784492                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5190080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       502.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       242.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    503.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    242.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21415950625                       # Total gap between requests
system.mem_ctrls.avgGap                      85798.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10733504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        18304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        14336                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5045312                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 46693.484096476561                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 501184698.323467493057                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 789119.881230453844                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 854677.532901906874                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 669397.788007087889                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 3060104.173746687826                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 235583195.633762329817                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3060104.173746687826                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       167936                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          292                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          199                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        78848                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1066375                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9811701810                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18668485                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     14524085                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  30145729755                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma    355847750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 371020141750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    830177125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     53318.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58425.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     70447.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     49740.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 151486079.17                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    347507.57                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   4705511.13                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    810719.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17201506585                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1158570000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3058462790                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 800                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           400                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     44335818.750000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    228023671.533538                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          400    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1319500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545329375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             400                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7349075000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  17734327500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       922322                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           922322                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       922322                       # number of overall hits
system.cpu.icache.overall_hits::total          922322                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          252                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            252                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          252                       # number of overall misses
system.cpu.icache.overall_misses::total           252                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10946875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10946875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10946875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10946875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       922574                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       922574                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       922574                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       922574                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000273                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000273                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000273                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000273                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43439.980159                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43439.980159                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43439.980159                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43439.980159                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          252                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          252                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          252                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          252                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10548000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10548000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10548000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10548000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000273                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000273                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000273                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000273                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41857.142857                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41857.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41857.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41857.142857                       # average overall mshr miss latency
system.cpu.icache.replacements                     67                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       922322                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          922322                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          252                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           252                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10946875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10946875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       922574                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       922574                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000273                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000273                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43439.980159                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43439.980159                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          252                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          252                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10548000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10548000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000273                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000273                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41857.142857                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41857.142857                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           364.022468                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              542851                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                67                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8102.253731                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   364.022468                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.710981                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.710981                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          367                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          363                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.716797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1845400                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1845400                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       117155                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           117155                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       117155                       # number of overall hits
system.cpu.dcache.overall_hits::total          117155                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          415                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            415                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          415                       # number of overall misses
system.cpu.dcache.overall_misses::total           415                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     33922375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     33922375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     33922375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     33922375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       117570                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       117570                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       117570                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       117570                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003530                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003530                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003530                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003530                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81740.662651                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81740.662651                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81740.662651                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81740.662651                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          166                       # number of writebacks
system.cpu.dcache.writebacks::total               166                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          102                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          102                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          102                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          102                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          313                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          313                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          313                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          313                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4161                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4161                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     24862875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     24862875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     24862875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     24862875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      9034625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      9034625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002662                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002662                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002662                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002662                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79434.105431                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79434.105431                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79434.105431                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79434.105431                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2171.262918                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2171.262918                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    303                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        72129                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           72129                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          199                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           199                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     15451875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     15451875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        72328                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        72328                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002751                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002751                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77647.613065                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77647.613065                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          189                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          189                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          416                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          416                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     14466750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14466750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      9034625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      9034625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002613                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002613                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76543.650794                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76543.650794                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21717.848558                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21717.848558                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        45026                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          45026                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          216                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          216                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     18470500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     18470500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        45242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        45242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004774                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004774                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85511.574074                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85511.574074                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           92                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           92                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          124                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          124                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3745                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3745                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10396125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10396125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002741                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002741                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83839.717742                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83839.717742                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       249117                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       249117                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2597267625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2597267625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10425.894760                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10425.894760                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        50908                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        50908                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       198209                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       198209                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2511364819                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2511364819                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12670.286511                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12670.286511                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           491.665339                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5325                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               336                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.848214                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   491.665339                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.960284                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.960284                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          454                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2463529                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2463529                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25083402500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                25083555000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    238                       # Simulator instruction rate (inst/s)
host_mem_usage                                8353908                       # Number of bytes of host memory used
host_op_rate                                      245                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 30845.27                       # Real time elapsed on the host
host_tick_rate                                 694318                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7347869                       # Number of instructions simulated
sim_ops                                       7544183                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021416                       # Number of seconds simulated
sim_ticks                                 21416416875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.821520                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  270370                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               282160                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                401                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2786                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            275747                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2411                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3360                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              949                       # Number of indirect misses.
system.cpu.branchPred.lookups                  294409                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6218                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          555                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1740286                       # Number of instructions committed
system.cpu.committedOps                       1771335                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.385417                       # CPI: cycles per instruction
system.cpu.discardedOps                          7740                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             886119                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             66615                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           534229                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1846806                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.295385                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      400                       # number of quiesce instructions executed
system.cpu.numCycles                          5891593                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       400                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1152371     65.06%     65.06% # Class of committed instruction
system.cpu.op_class_0::IntMult                    905      0.05%     65.11% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.11% # Class of committed instruction
system.cpu.op_class_0::MemRead                  70702      3.99%     69.10% # Class of committed instruction
system.cpu.op_class_0::MemWrite                547356     30.90%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1771335                       # Class of committed instruction
system.cpu.quiesceCycles                     28374674                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4044787                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          419                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        499181                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              168637                       # Transaction distribution
system.membus.trans_dist::ReadResp             169080                       # Transaction distribution
system.membus.trans_dist::WriteReq              84641                       # Transaction distribution
system.membus.trans_dist::WriteResp             84641                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          168                       # Transaction distribution
system.membus.trans_dist::WriteClean               33                       # Transaction distribution
system.membus.trans_dist::CleanEvict              204                       # Transaction distribution
system.membus.trans_dist::ReadExReq               124                       # Transaction distribution
system.membus.trans_dist::ReadExResp              124                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            252                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           191                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       249117                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        249117                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          571                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          571                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           51                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       499151                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       507524                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       498234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       498234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1006329                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        31680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9194                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        45546                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     15943148                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     15943148                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                16004822                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            752199                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000029                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005408                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  752177    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      22      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              752199                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1245471194                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8472124                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              537218                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1662375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6364505                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1015205475                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1265250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       202240                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       202240                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       380218                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       380218                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          294                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6658                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        45136                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        86096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1024000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1060864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1164916                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          462                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         9194                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       721896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1377256                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     16384000                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     16973824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     18541014                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1916846125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              9.0                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1577058350                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          7.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    987706000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3060082                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2295062                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3060082                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      8415227                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3060082                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2295062                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5355144                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3060082                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5355144                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5355144                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     13770371                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2295062                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5355144                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        7650206                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2295062                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       789114                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3084176                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2295062                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      7650206                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       789114                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      10734382                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       168221                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       168221                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        80896                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        80896                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         2088                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       493568                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       498234                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]        66536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     15794176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     15943148                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       299507                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       299507    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       299507                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    681433375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          3.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    921988000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1501487396                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma      3060082                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     27540741                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1532088220                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     30600824                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     30647517                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     61248341                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1532088220                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     33707599                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     27540741                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1593336560                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15466496                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5046272                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     21102592                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8519680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     11337728                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     19857408                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3866624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       157696                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4042752                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2129920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       354304                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2484224                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     27540741                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    722179443                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    235626344                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    985346528                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    397810710                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    529394252                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    927204962                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     27540741                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1119990152                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    765020596                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1912551490                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16128                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        17472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16128                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16128                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          252                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          273                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       753067                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        62756                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         815823                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       753067                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       753067                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       753067                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        62756                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        815823                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10747904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          18816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10784620                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        12864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5046272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5190208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       167936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             294                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              168515                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          201                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        78848                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              81097                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        46693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    501853511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       789114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            878578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             503567897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         600661                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma      3060082                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    235626344                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3060082                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            242347169                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         600661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma      3106776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    737479854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3060082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       789114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           878578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            745915066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       201.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      1044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    246559.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       288.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006449371500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          233                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          233                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              308918                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              86008                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      168515                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      81097                       # Number of write requests accepted
system.mem_ctrls.readBursts                    168515                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    81097                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    231                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5056                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5428558255                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  841420000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9846013255                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32258.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58508.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       112                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   156931                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   75498                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                168514                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                81097                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  148243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    224                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        16964                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.812073                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   864.361936                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.447789                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          424      2.50%      2.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          423      2.49%      4.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          280      1.65%      6.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          215      1.27%      7.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          255      1.50%      9.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          265      1.56%     10.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          332      1.96%     12.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          232      1.37%     14.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14538     85.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16964                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          233                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     722.309013                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1449.172712                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           156     66.95%     66.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.43%     67.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           30     12.88%     80.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.86%     81.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           34     14.59%     95.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.43%     96.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.43%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            8      3.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           233                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          233                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     348.090129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     96.041018                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    457.189414                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            125     53.65%     53.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            15      6.44%     60.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             9      3.86%     63.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      1.72%     65.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.86%     66.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.86%     67.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.43%     67.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.86%     68.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.43%     69.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.43%     69.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10      4.29%     73.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           61     26.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           233                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10770176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5190720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10784620                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5190208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       502.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       242.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    503.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    242.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21416446250                       # Total gap between requests
system.mem_ctrls.avgGap                      85798.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10733504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        18432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        14336                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5045312                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 46693.151605921943                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 501181129.534769594669                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 789114.262140080798                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 860648.170400353149                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 669393.021422496880                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 3060082.383645700291                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 235581518.115177243948                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3060082.383645700291                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       167936                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          294                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          201                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        78848                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1066375                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9811701810                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18668485                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     14576585                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  30145729755                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma    355847750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 371020141750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    830177125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     53318.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58425.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     70447.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     49580.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 149978755.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    347507.57                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   4705511.13                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    810719.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17201506585                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1158570000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3058615290                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 800                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           400                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     44335818.750000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    228023671.533538                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          400    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1319500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545329375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             400                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7349227500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  17734327500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       922334                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           922334                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       922334                       # number of overall hits
system.cpu.icache.overall_hits::total          922334                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          252                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            252                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          252                       # number of overall misses
system.cpu.icache.overall_misses::total           252                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10946875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10946875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10946875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10946875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       922586                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       922586                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       922586                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       922586                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000273                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000273                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000273                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000273                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43439.980159                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43439.980159                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43439.980159                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43439.980159                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          252                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          252                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          252                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          252                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10548000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10548000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10548000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10548000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000273                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000273                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000273                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000273                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41857.142857                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41857.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41857.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41857.142857                       # average overall mshr miss latency
system.cpu.icache.replacements                     67                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       922334                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          922334                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          252                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           252                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10946875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10946875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       922586                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       922586                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000273                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000273                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43439.980159                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43439.980159                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          252                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          252                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10548000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10548000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000273                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000273                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41857.142857                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41857.142857                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           364.022489                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2535327                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               434                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5841.767281                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   364.022489                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.710981                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.710981                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          367                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          363                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.716797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1845424                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1845424                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       117159                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           117159                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       117159                       # number of overall hits
system.cpu.dcache.overall_hits::total          117159                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          417                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            417                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          417                       # number of overall misses
system.cpu.dcache.overall_misses::total           417                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     34043000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     34043000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     34043000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     34043000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       117576                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       117576                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       117576                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       117576                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003547                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003547                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003547                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003547                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81637.889688                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81637.889688                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81637.889688                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81637.889688                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          168                       # number of writebacks
system.cpu.dcache.writebacks::total               168                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          102                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          102                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          102                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          102                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          315                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          315                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          315                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          315                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4161                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4161                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     24980375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     24980375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     24980375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     24980375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      9034625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      9034625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002679                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002679                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002679                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002679                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79302.777778                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79302.777778                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79302.777778                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79302.777778                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2171.262918                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2171.262918                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    305                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        72133                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           72133                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          201                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           201                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     15572500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     15572500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        72334                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        72334                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002779                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002779                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77475.124378                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77475.124378                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          191                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          191                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          416                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          416                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     14584250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14584250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      9034625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      9034625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002641                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002641                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76357.329843                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76357.329843                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21717.848558                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21717.848558                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        45026                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          45026                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          216                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          216                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     18470500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     18470500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        45242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        45242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004774                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004774                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85511.574074                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85511.574074                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           92                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           92                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          124                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          124                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3745                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3745                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10396125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10396125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002741                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002741                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83839.717742                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83839.717742                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       249117                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       249117                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2597267625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2597267625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10425.894760                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10425.894760                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        50908                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        50908                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       198209                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       198209                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2511364819                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2511364819                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12670.286511                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12670.286511                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           491.665320                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              121376                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               827                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            146.766626                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   491.665320                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.960284                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.960284                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          452                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2463555                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2463555                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  25083555000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
