
Day-7 is **INTEGRATION coding**, not *new concept* coding.

You already wrote the **pieces**.
Now we **wire them together like real silicon**.

Below is a **clean mini-project** using **already-written Verilog blocks** (no new theory).

---
# ğŸ“˜ Day-7 â€” Mini RTL Datapath Project (CPU-Style)

## ğŸ“Œ Project Overview
This mini project implements a **simple processor-style datapath** using
previously designed RTL blocks:
- Register File
- ALU
- Multiplexer (Writeback)
- Top-level datapath integration

The goal is to demonstrate **end-to-end RTL design + verification**, not just isolated modules.

---

## ğŸ§  Architecture Description

The datapath consists of:

- **Register File**
  - 8 registers Ã— 8 bits
  - Synchronous write
  - Combinational read

- **ALU**
  - Supports ADD, SUB, AND, OR, XOR
  - Controlled by opcode

- **Writeback MUX**
  - Selects between ALU result and immediate data

- **Top Module**
  - Connects all blocks together
  - Models a simplified CPU datapath


---

## ğŸ”§ RTL Modules Used

- `regfile` â€” 8x8 register storage
- `alu_8bit` â€” arithmetic and logic unit
- `wb_mux` â€” writeback selection
- `simple_datapath` â€” top-level integration

All RTL is written in **synthesizable Verilog**.

---

---

## ğŸ§© BLOCKS USED (Already Known)

You already learned all of these:

| Block            | Type          |
| ---------------- | ------------- |
| Register File    | Sequential    |
| ALU              | Combinational |
| Multiplexer      | Combinational |
| Control (opcode) | Combinational |

---

## ğŸ—ï¸ Top-Level Architecture

```
         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
         â”‚ Register   â”‚
 rs1 â”€â”€â”€â–¶â”‚ File       â”‚â”€â”€â”€ opA
 rs2 â”€â”€â”€â–¶â”‚ (8Ã—8)      â”‚â”€â”€â”€ opB
         â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜
               â”‚
               â–¼
            â”Œâ”€â”€â”€â”€â”€â”€â”
            â”‚ ALU  â”‚â—€â”€â”€ opcode
            â””â”€â”€â”¬â”€â”€â”€â”˜
               â”‚ result
               â–¼
         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
         â”‚ Writeback  â”‚
         â”‚ (MUX)      â”‚
         â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜
               â”‚
               â–¼
         Register File
```
---

## ğŸ¯ How to Explain This in Interview (MEMORIZE)

> â€œI designed a simple RTL datapath consisting of a register file, ALU, and writeback multiplexer.
> The register file supports synchronous write and combinational read.
> Operands are processed by an ALU based on opcode, and the result is written back.
> I verified the design using a testbench and waveform analysis.â€

This is **EXACTLY** what interviewers want.

---

## ğŸ§ª Verification Strategy

- A dedicated testbench was written to:
  - Generate clock
  - Write immediate values into registers
  - Perform ALU operation
  - Write back result
  - Observe waveforms

- Waveforms were generated using:

- Simulation was performed using **EDA Playground / Icarus Verilog**.

---

## ğŸ¯ Key Learning Outcomes

- Integration of multiple RTL blocks
- Difference between combinational and sequential logic
- Proper usage of blocking vs non-blocking assignments
- Datapath-level verification
- Interview-ready explanation of RTL design

---

## ğŸ—£ï¸ Interview Explanation (Ready-to-Say)

> â€œI designed a simple RTL datapath consisting of a register file, ALU, and writeback multiplexer.  
> The register file supports synchronous writes and combinational reads.  
> Operands are processed by the ALU based on opcode and results are written back through a MUX.  
> The design was verified using a self-checking testbench and waveform analysis.â€

---

## âœ… Status
âœ” RTL Complete  
âœ” Testbench Complete  
âœ” Simulation Verified  
âœ” Ready for Interview Discussion
