{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654273372436 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654273372443 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 04 02:22:52 2022 " "Processing started: Sat Jun 04 02:22:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654273372443 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273372443 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off computer -c computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273372443 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654273373430 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654273373430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654273384422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/auxillary/display_modules/disp_decimal.v 1 1 " "Found 1 design units, including 1 entities, in source file src/auxillary/display_modules/disp_decimal.v" { { "Info" "ISGN_ENTITY_NAME" "1 disp_decimal " "Found entity 1: disp_decimal" {  } { { "src/auxillary/display_modules/disp_decimal.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/display_modules/disp_decimal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654273384429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/auxillary/display_modules/snum_to_sseg.v 1 1 " "Found 1 design units, including 1 entities, in source file src/auxillary/display_modules/snum_to_sseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 snum_to_sseg " "Found entity 1: snum_to_sseg" {  } { { "src/auxillary/display_modules/snum_to_sseg.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/display_modules/snum_to_sseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654273384436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/auxillary/display_modules/disp_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file src/auxillary/display_modules/disp_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 disp_hex " "Found entity 1: disp_hex" {  } { { "src/auxillary/display_modules/disp_hex.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/display_modules/disp_hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654273384443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/auxillary/display_modules/sseg_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/auxillary/display_modules/sseg_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SSeg " "Found entity 1: SSeg" {  } { { "src/auxillary/display_modules/sseg_encoder.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/display_modules/sseg_encoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654273384449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/soc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc " "Found entity 1: soc" {  } { { "src/soc.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/soc.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654273384459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/auxillary/synchroniser.v 1 1 " "Found 1 design units, including 1 entities, in source file src/auxillary/synchroniser.v" { { "Info" "ISGN_ENTITY_NAME" "1 synchroniser " "Found entity 1: synchroniser" {  } { { "src/auxillary/synchroniser.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/synchroniser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654273384466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384466 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "debounce.v(28) " "Verilog HDL information at debounce.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "src/auxillary/debounce.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/debounce.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654273384472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/auxillary/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file src/auxillary/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "src/auxillary/debounce.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654273384474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/auxillary/falling_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file src/auxillary/falling_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 falling_edge_detector " "Found entity 1: falling_edge_detector" {  } { { "src/auxillary/falling_edge_detector.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/falling_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654273384481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/auxillary/timer.v 2 2 " "Found 2 design units, including 2 entities, in source file src/auxillary/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "src/auxillary/timer.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/timer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654273384489 ""} { "Info" "ISGN_ENTITY_NAME" "2 timer_base " "Found entity 2: timer_base" {  } { { "src/auxillary/timer.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/timer.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654273384489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/auxillary/enable_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file src/auxillary/enable_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 enable_gen " "Found entity 1: enable_gen" {  } { { "src/auxillary/enable_gen.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/enable_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654273384496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/auxillary/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/auxillary/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "src/auxillary/counter.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654273384503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file src/instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "src/instruction_memory.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/instruction_memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654273384514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cpu/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cpu/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "src/cpu/cpu.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/cpu/cpu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654273384524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cpu/instruction_splitter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cpu/instruction_splitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_splitter " "Found entity 1: instruction_splitter" {  } { { "src/cpu/instruction_splitter.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/cpu/instruction_splitter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654273384531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cpu/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cpu/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "src/cpu/controller.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/cpu/controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654273384541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cpu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cpu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "src/cpu/alu.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/cpu/alu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654273384550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cpu/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cpu/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "src/cpu/register_file.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/cpu/register_file.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654273384560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cpu/instruction_pointer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cpu/instruction_pointer.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_pointer " "Found entity 1: instruction_pointer" {  } { { "src/cpu/instruction_pointer.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/cpu/instruction_pointer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654273384570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/timer_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/timer_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_testbench " "Found entity 1: timer_testbench" {  } { { "simulation/timer_testbench.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/simulation/timer_testbench.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654273384578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/test_disp_decimal.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/test_disp_decimal.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_disp_decimal " "Found entity 1: test_disp_decimal" {  } { { "simulation/test_disp_decimal.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/simulation/test_disp_decimal.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654273384585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/test_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/test_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_debounce " "Found entity 1: test_debounce" {  } { { "simulation/test_debounce.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/simulation/test_debounce.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654273384593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/test_enable_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/test_enable_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_enable_gen " "Found entity 1: test_enable_gen" {  } { { "simulation/test_enable_gen.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/simulation/test_enable_gen.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654273384601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/test_cpu_early_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/test_cpu_early_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_cpu_early_stage " "Found entity 1: test_cpu_early_stage" {  } { { "simulation/test_cpu_early_stage.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/simulation/test_cpu_early_stage.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654273384608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/test_cpu_early_stage_flag.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/test_cpu_early_stage_flag.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_cpu_early_stage_flag " "Found entity 1: test_cpu_early_stage_flag" {  } { { "simulation/test_cpu_early_stage_flag.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/simulation/test_cpu_early_stage_flag.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654273384616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384616 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654273384727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc soc:system_on_chip " "Elaborating entity \"soc\" for hierarchy \"soc:system_on_chip\"" {  } { { "src/top.v" "system_on_chip" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/top.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654273384731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchroniser soc:system_on_chip\|synchroniser:SW_loop\[0\].sync_SW " "Elaborating entity \"synchroniser\" for hierarchy \"soc:system_on_chip\|synchroniser:SW_loop\[0\].sync_SW\"" {  } { { "src/soc.v" "SW_loop\[0\].sync_SW" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/soc.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654273384735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce soc:system_on_chip\|debounce:deb_reset " "Elaborating entity \"debounce\" for hierarchy \"soc:system_on_chip\|debounce:deb_reset\"" {  } { { "src/soc.v" "deb_reset" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/soc.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654273384745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer soc:system_on_chip\|debounce:deb_reset\|timer:timer_inst " "Elaborating entity \"timer\" for hierarchy \"soc:system_on_chip\|debounce:deb_reset\|timer:timer_inst\"" {  } { { "src/auxillary/debounce.v" "timer_inst" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/debounce.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654273384748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_base soc:system_on_chip\|debounce:deb_reset\|timer:timer_inst\|timer_base:timer_inst " "Elaborating entity \"timer_base\" for hierarchy \"soc:system_on_chip\|debounce:deb_reset\|timer:timer_inst\|timer_base:timer_inst\"" {  } { { "src/auxillary/timer.v" "timer_inst" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/timer.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654273384751 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 timer.v(85) " "Verilog HDL assignment warning at timer.v(85): truncated value with size 32 to match size of target (22)" {  } { { "src/auxillary/timer.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/timer.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654273384752 "|top|soc:system_on_chip|debounce:deb_reset|timer:timer_inst|timer_base:timer_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 timer.v(90) " "Verilog HDL assignment warning at timer.v(90): truncated value with size 32 to match size of target (22)" {  } { { "src/auxillary/timer.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/timer.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654273384752 "|top|soc:system_on_chip|debounce:deb_reset|timer:timer_inst|timer_base:timer_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 timer.v(95) " "Verilog HDL assignment warning at timer.v(95): truncated value with size 32 to match size of target (22)" {  } { { "src/auxillary/timer.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/timer.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654273384752 "|top|soc:system_on_chip|debounce:deb_reset|timer:timer_inst|timer_base:timer_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 timer.v(126) " "Verilog HDL assignment warning at timer.v(126): truncated value with size 32 to match size of target (22)" {  } { { "src/auxillary/timer.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/timer.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654273384752 "|top|soc:system_on_chip|debounce:deb_reset|timer:timer_inst|timer_base:timer_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 timer.v(128) " "Verilog HDL assignment warning at timer.v(128): truncated value with size 32 to match size of target (22)" {  } { { "src/auxillary/timer.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/timer.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654273384752 "|top|soc:system_on_chip|debounce:deb_reset|timer:timer_inst|timer_base:timer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "falling_edge_detector soc:system_on_chip\|falling_edge_detector:KEY_loop\[0\].fall " "Elaborating entity \"falling_edge_detector\" for hierarchy \"soc:system_on_chip\|falling_edge_detector:KEY_loop\[0\].fall\"" {  } { { "src/soc.v" "KEY_loop\[0\].fall" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/soc.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654273384761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer soc:system_on_chip\|falling_edge_detector:KEY_loop\[0\].fall\|timer:timer_hold " "Elaborating entity \"timer\" for hierarchy \"soc:system_on_chip\|falling_edge_detector:KEY_loop\[0\].fall\|timer:timer_hold\"" {  } { { "src/auxillary/falling_edge_detector.v" "timer_hold" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/falling_edge_detector.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654273384769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_base soc:system_on_chip\|falling_edge_detector:KEY_loop\[0\].fall\|timer:timer_hold\|timer_base:timer_inst " "Elaborating entity \"timer_base\" for hierarchy \"soc:system_on_chip\|falling_edge_detector:KEY_loop\[0\].fall\|timer:timer_hold\|timer_base:timer_inst\"" {  } { { "src/auxillary/timer.v" "timer_inst" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/timer.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654273384772 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 timer.v(85) " "Verilog HDL assignment warning at timer.v(85): truncated value with size 32 to match size of target (28)" {  } { { "src/auxillary/timer.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/timer.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654273384773 "|top|soc:system_on_chip|falling_edge_detector:KEY_loop[0].fall|timer:timer_hold|timer_base:timer_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 timer.v(90) " "Verilog HDL assignment warning at timer.v(90): truncated value with size 32 to match size of target (28)" {  } { { "src/auxillary/timer.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/timer.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654273384773 "|top|soc:system_on_chip|falling_edge_detector:KEY_loop[0].fall|timer:timer_hold|timer_base:timer_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 timer.v(95) " "Verilog HDL assignment warning at timer.v(95): truncated value with size 32 to match size of target (28)" {  } { { "src/auxillary/timer.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/timer.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654273384773 "|top|soc:system_on_chip|falling_edge_detector:KEY_loop[0].fall|timer:timer_hold|timer_base:timer_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 timer.v(126) " "Verilog HDL assignment warning at timer.v(126): truncated value with size 32 to match size of target (28)" {  } { { "src/auxillary/timer.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/timer.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654273384773 "|top|soc:system_on_chip|falling_edge_detector:KEY_loop[0].fall|timer:timer_hold|timer_base:timer_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 timer.v(128) " "Verilog HDL assignment warning at timer.v(128): truncated value with size 32 to match size of target (28)" {  } { { "src/auxillary/timer.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/timer.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654273384773 "|top|soc:system_on_chip|falling_edge_detector:KEY_loop[0].fall|timer:timer_hold|timer_base:timer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enable_gen soc:system_on_chip\|enable_gen:enable " "Elaborating entity \"enable_gen\" for hierarchy \"soc:system_on_chip\|enable_gen:enable\"" {  } { { "src/soc.v" "enable" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/soc.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654273384805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter soc:system_on_chip\|enable_gen:enable\|counter:count " "Elaborating entity \"counter\" for hierarchy \"soc:system_on_chip\|enable_gen:enable\|counter:count\"" {  } { { "src/auxillary/enable_gen.v" "count" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/enable_gen.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654273384808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory soc:system_on_chip\|instruction_memory:rom " "Elaborating entity \"instruction_memory\" for hierarchy \"soc:system_on_chip\|instruction_memory:rom\"" {  } { { "src/soc.v" "rom" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/soc.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654273384812 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "instruction instruction_memory.v(10) " "Verilog HDL Always Construct warning at instruction_memory.v(10): inferring latch(es) for variable \"instruction\", which holds its previous value in one or more paths through the always construct" {  } { { "src/instruction_memory.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/instruction_memory.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654273384823 "|top|soc:system_on_chip|instruction_memory:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[0\] instruction_memory.v(10) " "Inferred latch for \"instruction\[0\]\" at instruction_memory.v(10)" {  } { { "src/instruction_memory.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/instruction_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384826 "|top|soc:system_on_chip|instruction_memory:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[1\] instruction_memory.v(10) " "Inferred latch for \"instruction\[1\]\" at instruction_memory.v(10)" {  } { { "src/instruction_memory.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/instruction_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384826 "|top|soc:system_on_chip|instruction_memory:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[2\] instruction_memory.v(10) " "Inferred latch for \"instruction\[2\]\" at instruction_memory.v(10)" {  } { { "src/instruction_memory.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/instruction_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384826 "|top|soc:system_on_chip|instruction_memory:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[3\] instruction_memory.v(10) " "Inferred latch for \"instruction\[3\]\" at instruction_memory.v(10)" {  } { { "src/instruction_memory.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/instruction_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384826 "|top|soc:system_on_chip|instruction_memory:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[4\] instruction_memory.v(10) " "Inferred latch for \"instruction\[4\]\" at instruction_memory.v(10)" {  } { { "src/instruction_memory.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/instruction_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384826 "|top|soc:system_on_chip|instruction_memory:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[5\] instruction_memory.v(10) " "Inferred latch for \"instruction\[5\]\" at instruction_memory.v(10)" {  } { { "src/instruction_memory.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/instruction_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384826 "|top|soc:system_on_chip|instruction_memory:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[6\] instruction_memory.v(10) " "Inferred latch for \"instruction\[6\]\" at instruction_memory.v(10)" {  } { { "src/instruction_memory.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/instruction_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384826 "|top|soc:system_on_chip|instruction_memory:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[7\] instruction_memory.v(10) " "Inferred latch for \"instruction\[7\]\" at instruction_memory.v(10)" {  } { { "src/instruction_memory.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/instruction_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384827 "|top|soc:system_on_chip|instruction_memory:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[8\] instruction_memory.v(10) " "Inferred latch for \"instruction\[8\]\" at instruction_memory.v(10)" {  } { { "src/instruction_memory.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/instruction_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384827 "|top|soc:system_on_chip|instruction_memory:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[9\] instruction_memory.v(10) " "Inferred latch for \"instruction\[9\]\" at instruction_memory.v(10)" {  } { { "src/instruction_memory.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/instruction_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384827 "|top|soc:system_on_chip|instruction_memory:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[10\] instruction_memory.v(10) " "Inferred latch for \"instruction\[10\]\" at instruction_memory.v(10)" {  } { { "src/instruction_memory.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/instruction_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384827 "|top|soc:system_on_chip|instruction_memory:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[11\] instruction_memory.v(10) " "Inferred latch for \"instruction\[11\]\" at instruction_memory.v(10)" {  } { { "src/instruction_memory.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/instruction_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384827 "|top|soc:system_on_chip|instruction_memory:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[12\] instruction_memory.v(10) " "Inferred latch for \"instruction\[12\]\" at instruction_memory.v(10)" {  } { { "src/instruction_memory.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/instruction_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384827 "|top|soc:system_on_chip|instruction_memory:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[13\] instruction_memory.v(10) " "Inferred latch for \"instruction\[13\]\" at instruction_memory.v(10)" {  } { { "src/instruction_memory.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/instruction_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384827 "|top|soc:system_on_chip|instruction_memory:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[14\] instruction_memory.v(10) " "Inferred latch for \"instruction\[14\]\" at instruction_memory.v(10)" {  } { { "src/instruction_memory.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/instruction_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384827 "|top|soc:system_on_chip|instruction_memory:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[15\] instruction_memory.v(10) " "Inferred latch for \"instruction\[15\]\" at instruction_memory.v(10)" {  } { { "src/instruction_memory.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/instruction_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384827 "|top|soc:system_on_chip|instruction_memory:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[16\] instruction_memory.v(10) " "Inferred latch for \"instruction\[16\]\" at instruction_memory.v(10)" {  } { { "src/instruction_memory.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/instruction_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384827 "|top|soc:system_on_chip|instruction_memory:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[17\] instruction_memory.v(10) " "Inferred latch for \"instruction\[17\]\" at instruction_memory.v(10)" {  } { { "src/instruction_memory.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/instruction_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384828 "|top|soc:system_on_chip|instruction_memory:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[18\] instruction_memory.v(10) " "Inferred latch for \"instruction\[18\]\" at instruction_memory.v(10)" {  } { { "src/instruction_memory.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/instruction_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384828 "|top|soc:system_on_chip|instruction_memory:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[19\] instruction_memory.v(10) " "Inferred latch for \"instruction\[19\]\" at instruction_memory.v(10)" {  } { { "src/instruction_memory.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/instruction_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384828 "|top|soc:system_on_chip|instruction_memory:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[20\] instruction_memory.v(10) " "Inferred latch for \"instruction\[20\]\" at instruction_memory.v(10)" {  } { { "src/instruction_memory.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/instruction_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384828 "|top|soc:system_on_chip|instruction_memory:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[21\] instruction_memory.v(10) " "Inferred latch for \"instruction\[21\]\" at instruction_memory.v(10)" {  } { { "src/instruction_memory.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/instruction_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384828 "|top|soc:system_on_chip|instruction_memory:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[22\] instruction_memory.v(10) " "Inferred latch for \"instruction\[22\]\" at instruction_memory.v(10)" {  } { { "src/instruction_memory.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/instruction_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384828 "|top|soc:system_on_chip|instruction_memory:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[23\] instruction_memory.v(10) " "Inferred latch for \"instruction\[23\]\" at instruction_memory.v(10)" {  } { { "src/instruction_memory.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/instruction_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384828 "|top|soc:system_on_chip|instruction_memory:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[24\] instruction_memory.v(10) " "Inferred latch for \"instruction\[24\]\" at instruction_memory.v(10)" {  } { { "src/instruction_memory.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/instruction_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384828 "|top|soc:system_on_chip|instruction_memory:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[25\] instruction_memory.v(10) " "Inferred latch for \"instruction\[25\]\" at instruction_memory.v(10)" {  } { { "src/instruction_memory.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/instruction_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384828 "|top|soc:system_on_chip|instruction_memory:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[26\] instruction_memory.v(10) " "Inferred latch for \"instruction\[26\]\" at instruction_memory.v(10)" {  } { { "src/instruction_memory.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/instruction_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384828 "|top|soc:system_on_chip|instruction_memory:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[27\] instruction_memory.v(10) " "Inferred latch for \"instruction\[27\]\" at instruction_memory.v(10)" {  } { { "src/instruction_memory.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/instruction_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384829 "|top|soc:system_on_chip|instruction_memory:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[28\] instruction_memory.v(10) " "Inferred latch for \"instruction\[28\]\" at instruction_memory.v(10)" {  } { { "src/instruction_memory.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/instruction_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384829 "|top|soc:system_on_chip|instruction_memory:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[29\] instruction_memory.v(10) " "Inferred latch for \"instruction\[29\]\" at instruction_memory.v(10)" {  } { { "src/instruction_memory.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/instruction_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384829 "|top|soc:system_on_chip|instruction_memory:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[30\] instruction_memory.v(10) " "Inferred latch for \"instruction\[30\]\" at instruction_memory.v(10)" {  } { { "src/instruction_memory.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/instruction_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384829 "|top|soc:system_on_chip|instruction_memory:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[31\] instruction_memory.v(10) " "Inferred latch for \"instruction\[31\]\" at instruction_memory.v(10)" {  } { { "src/instruction_memory.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/instruction_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273384829 "|top|soc:system_on_chip|instruction_memory:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu soc:system_on_chip\|cpu:core " "Elaborating entity \"cpu\" for hierarchy \"soc:system_on_chip\|cpu:core\"" {  } { { "src/soc.v" "core" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/soc.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654273384851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_splitter soc:system_on_chip\|cpu:core\|instruction_splitter:split " "Elaborating entity \"instruction_splitter\" for hierarchy \"soc:system_on_chip\|cpu:core\|instruction_splitter:split\"" {  } { { "src/cpu/cpu.v" "split" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/cpu/cpu.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654273384856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller soc:system_on_chip\|cpu:core\|controller:control " "Elaborating entity \"controller\" for hierarchy \"soc:system_on_chip\|cpu:core\|controller:control\"" {  } { { "src/cpu/cpu.v" "control" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/cpu/cpu.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654273384859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu soc:system_on_chip\|cpu:core\|alu:logic_calc " "Elaborating entity \"alu\" for hierarchy \"soc:system_on_chip\|cpu:core\|alu:logic_calc\"" {  } { { "src/cpu/cpu.v" "logic_calc" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/cpu/cpu.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654273384864 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "alu.v(47) " "Verilog HDL Case Statement information at alu.v(47): all case item expressions in this case statement are onehot" {  } { { "src/cpu/alu.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/cpu/alu.v" 47 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1654273384866 "|top|soc:system_on_chip|cpu:core|alu:logic_calc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file soc:system_on_chip\|cpu:core\|register_file:register " "Elaborating entity \"register_file\" for hierarchy \"soc:system_on_chip\|cpu:core\|register_file:register\"" {  } { { "src/cpu/cpu.v" "register" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/cpu/cpu.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654273384870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_pointer soc:system_on_chip\|cpu:core\|instruction_pointer:instruct " "Elaborating entity \"instruction_pointer\" for hierarchy \"soc:system_on_chip\|cpu:core\|instruction_pointer:instruct\"" {  } { { "src/cpu/cpu.v" "instruct" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/cpu/cpu.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654273384877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp_decimal disp_decimal:dec " "Elaborating entity \"disp_decimal\" for hierarchy \"disp_decimal:dec\"" {  } { { "src/top.v" "dec" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654273384884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snum_to_sseg disp_decimal:dec\|snum_to_sseg:digit0 " "Elaborating entity \"snum_to_sseg\" for hierarchy \"disp_decimal:dec\|snum_to_sseg:digit0\"" {  } { { "src/auxillary/display_modules/disp_decimal.v" "digit0" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/display_modules/disp_decimal.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654273384887 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 snum_to_sseg.v(10) " "Verilog HDL assignment warning at snum_to_sseg.v(10): truncated value with size 8 to match size of target (4)" {  } { { "src/auxillary/display_modules/snum_to_sseg.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/display_modules/snum_to_sseg.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654273384888 "|top|disp_decimal:dec|snum_to_sseg:digit0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSeg disp_decimal:dec\|snum_to_sseg:digit0\|SSeg:converter " "Elaborating entity \"SSeg\" for hierarchy \"disp_decimal:dec\|snum_to_sseg:digit0\|SSeg:converter\"" {  } { { "src/auxillary/display_modules/snum_to_sseg.v" "converter" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/display_modules/snum_to_sseg.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654273384889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp_hex disp_hex:hex " "Elaborating entity \"disp_hex\" for hierarchy \"disp_hex:hex\"" {  } { { "src/top.v" "hex" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654273384898 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "disp_decimal:dec\|snum_to_sseg:digit0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"disp_decimal:dec\|snum_to_sseg:digit0\|Mod0\"" {  } { { "src/auxillary/display_modules/snum_to_sseg.v" "Mod0" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/display_modules/snum_to_sseg.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654273386299 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "disp_decimal:dec\|snum_to_sseg:digit0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"disp_decimal:dec\|snum_to_sseg:digit0\|Div0\"" {  } { { "src/auxillary/display_modules/snum_to_sseg.v" "Div0" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/display_modules/snum_to_sseg.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654273386299 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "disp_decimal:dec\|snum_to_sseg:digit1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"disp_decimal:dec\|snum_to_sseg:digit1\|Mod0\"" {  } { { "src/auxillary/display_modules/snum_to_sseg.v" "Mod0" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/display_modules/snum_to_sseg.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654273386299 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "disp_decimal:dec\|snum_to_sseg:digit1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"disp_decimal:dec\|snum_to_sseg:digit1\|Div0\"" {  } { { "src/auxillary/display_modules/snum_to_sseg.v" "Div0" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/display_modules/snum_to_sseg.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654273386299 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "disp_decimal:dec\|snum_to_sseg:digit2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"disp_decimal:dec\|snum_to_sseg:digit2\|Mod0\"" {  } { { "src/auxillary/display_modules/snum_to_sseg.v" "Mod0" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/display_modules/snum_to_sseg.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654273386299 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1654273386299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disp_decimal:dec\|snum_to_sseg:digit0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"disp_decimal:dec\|snum_to_sseg:digit0\|lpm_divide:Mod0\"" {  } { { "src/auxillary/display_modules/snum_to_sseg.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/display_modules/snum_to_sseg.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654273386378 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disp_decimal:dec\|snum_to_sseg:digit0\|lpm_divide:Mod0 " "Instantiated megafunction \"disp_decimal:dec\|snum_to_sseg:digit0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654273386378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654273386378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654273386378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654273386378 ""}  } { { "src/auxillary/display_modules/snum_to_sseg.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/display_modules/snum_to_sseg.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654273386378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/db/lpm_divide_82m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654273386446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273386446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654273386475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273386475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/db/alt_u_div_sse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654273386507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273386507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disp_decimal:dec\|snum_to_sseg:digit0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"disp_decimal:dec\|snum_to_sseg:digit0\|lpm_divide:Div0\"" {  } { { "src/auxillary/display_modules/snum_to_sseg.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/display_modules/snum_to_sseg.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654273386527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disp_decimal:dec\|snum_to_sseg:digit0\|lpm_divide:Div0 " "Instantiated megafunction \"disp_decimal:dec\|snum_to_sseg:digit0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654273386527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654273386527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654273386527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654273386527 ""}  } { { "src/auxillary/display_modules/snum_to_sseg.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/display_modules/snum_to_sseg.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654273386527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5am " "Found entity 1: lpm_divide_5am" {  } { { "db/lpm_divide_5am.tdf" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/db/lpm_divide_5am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654273386594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273386594 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1654273386960 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654273387996 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "soc:system_on_chip\|debounce:deb_turb\|timer:timer_inst\|timer_base:timer_inst\|count\[0\] High " "Register soc:system_on_chip\|debounce:deb_turb\|timer:timer_inst\|timer_base:timer_inst\|count\[0\] will power up to High" {  } { { "src/auxillary/timer.v" "" { Text "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/src/auxillary/timer.v" 92 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1654273388225 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1654273388225 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "58 " "58 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654273389520 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/output_files/computer.map.smsg " "Generated suppressed messages file C:/Users/Admin/Desktop/Long/_School/ELEN20006_2022_SM1/Project/Files/output_files/computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273389621 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654273389870 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654273389870 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1705 " "Implemented 1705 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654273390091 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654273390091 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1636 " "Implemented 1636 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654273390091 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1654273390091 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654273390091 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4911 " "Peak virtual memory: 4911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654273390123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 04 02:23:10 2022 " "Processing ended: Sat Jun 04 02:23:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654273390123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654273390123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654273390123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654273390123 ""}
