LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

-- ESTA SEGUNDA IMPLEMENTAÇÃO SERA COM BASE NO FSM PARA VHDL, DEMONSTRAD POR VOLNEI

ENTITY COUNTER_MOD5_V2 IS
	PORT(
			R : IN STD_LOGIC;
			CLK : IN STD_LOGIC;
			QOUT : OUT STD_LOGIC_VECTOR( 3 DOWNTO 0)
			);
	
END COUNTER_MOD5_V2;

ARCHITECTURE LOGIC OF COUNTER_MOD5_V2 IS

BEGIN




END LOGIC;