vendor_name = ModelSim
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DATA_MEM.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/INS_MEM.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/SHLONE.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/SGNEXT6X16.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG16.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PINV4.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PCJMP.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX8x16.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX3x16.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X3.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/INCTWO.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD5X32.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD4x16.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD3x8.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/BWOR4.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/BWAND4.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ADD16.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ADD4.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PC.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/topLev.bdf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level2.bdf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Waveform2.vwf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Waveform3.vwf
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Waveform4.vwf
source_file = 1, c:/intelfpga/18.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga/18.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga/18.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga/18.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/db/Lab8.cbx.xml
design_name = hard_block
design_name = CONTROL
instance = comp, \ALUMUXSEL~output\, ALUMUXSEL~output, CONTROL, 1
instance = comp, \PCSEL1~output\, PCSEL1~output, CONTROL, 1
instance = comp, \PCSEL2~output\, PCSEL2~output, CONTROL, 1
instance = comp, \RFMUXSEL~output\, RFMUXSEL~output, CONTROL, 1
instance = comp, \MEMW~output\, MEMW~output, CONTROL, 1
instance = comp, \REGWE~output\, REGWE~output, CONTROL, 1
instance = comp, \MEMR~output\, MEMR~output, CONTROL, 1
instance = comp, \ALU_SEL[0]~output\, ALU_SEL[0]~output, CONTROL, 1
instance = comp, \ALU_SEL[1]~output\, ALU_SEL[1]~output, CONTROL, 1
instance = comp, \ALU_SEL[2]~output\, ALU_SEL[2]~output, CONTROL, 1
instance = comp, \ZERO~input\, ZERO~input, CONTROL, 1
instance = comp, \INSTRUCT[0]~input\, INSTRUCT[0]~input, CONTROL, 1
instance = comp, \INSTRUCT[1]~input\, INSTRUCT[1]~input, CONTROL, 1
instance = comp, \INSTRUCT[2]~input\, INSTRUCT[2]~input, CONTROL, 1
instance = comp, \INSTRUCT[3]~input\, INSTRUCT[3]~input, CONTROL, 1
instance = comp, \INSTRUCT[4]~input\, INSTRUCT[4]~input, CONTROL, 1
instance = comp, \INSTRUCT[5]~input\, INSTRUCT[5]~input, CONTROL, 1
instance = comp, \INSTRUCT[6]~input\, INSTRUCT[6]~input, CONTROL, 1
instance = comp, \INSTRUCT[7]~input\, INSTRUCT[7]~input, CONTROL, 1
instance = comp, \INSTRUCT[8]~input\, INSTRUCT[8]~input, CONTROL, 1
instance = comp, \INSTRUCT[9]~input\, INSTRUCT[9]~input, CONTROL, 1
instance = comp, \INSTRUCT[10]~input\, INSTRUCT[10]~input, CONTROL, 1
instance = comp, \INSTRUCT[11]~input\, INSTRUCT[11]~input, CONTROL, 1
instance = comp, \INSTRUCT[12]~input\, INSTRUCT[12]~input, CONTROL, 1
instance = comp, \INSTRUCT[13]~input\, INSTRUCT[13]~input, CONTROL, 1
instance = comp, \INSTRUCT[14]~input\, INSTRUCT[14]~input, CONTROL, 1
instance = comp, \INSTRUCT[15]~input\, INSTRUCT[15]~input, CONTROL, 1
