Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/demet/final_project/final_sim_isim_beh.exe -prj C:/Users/demet/final_project/final_sim_beh.prj work.final_sim 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/demet/final_project/final_code.vhd" into library work
Parsing VHDL file "C:/Users/demet/final_project/final_sim.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity final_code [final_code_default]
Compiling architecture behavior of entity final_sim
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable C:/Users/demet/final_project/final_sim_isim_beh.exe
Fuse Memory Usage: 35420 KB
Fuse CPU Usage: 343 ms
