[
  "What does CMOS primarily stand for in the context of digital integrated circuit design?",
  "In digital IC design, what is the primary purpose of implementing 'power gating'?",
  "What is the primary function of a Translation Lookaside Buffer (TLB) in a computer system?",
  "What is the primary challenge addressed by Statistical Static Timing Analysis (SSTA) compared to traditional Static Timing Analysis (STA)?",
  "In a Non-Uniform Memory Access (NUMA) architecture, what is the primary characteristic that distinguishes memory access times?",
  "Which pair of logic gates are considered \"universal gates\" because any other Boolean function can be implemented using only gates of that type?",
  "In the physical design phase of an Integrated Circuit (IC), what is the primary purpose of 'floorplanning'?",
  "In a virtual memory system, what is the primary role of a 'page table'?",
  "In an out-of-order execution processor, what is the primary function of the 'Reorder Buffer' (ROB)?",
  "In advanced semiconductor manufacturing, what does \"Process-Voltage-Temperature (PVT) variation\" primarily refer to in the context of IC design?",
  "What is the primary purpose of a \"standard cell library\" in Application-Specific Integrated Circuit (ASIC) design?",
  "In a cache memory system, what does \"associativity\" primarily refer to?",
  "In Design-for-Testability (DFT) methodologies, what is the primary purpose of inserting \"scan chains\" into a digital circuit?",
  "In modern out-of-order execution processors, what mechanism is primarily used to ensure \"precise exceptions\" even when instructions complete out of program order?",
  "Which advanced low-power design technique dynamically adjusts both the operating voltage and frequency of a processor core to optimize power consumption based on workload demands?",
  "What type of power consumption occurs in a digital integrated circuit even when the circuit is idle and not switching, primarily due to leakage currents through transistors?",
  "In computer architecture, what does the term 'endianness' primarily refer to?",
  "What is the primary motivation for the transition from planar MOSFETs to FinFET (Fin Field-Effect Transistor) architecture in modern semiconductor manufacturing, especially at advanced process nodes?",
  "In digital IC design verification, what is the primary role of an Assertion-Based Verification (ABV) methodology?",
  "In a cache memory system, what is the primary characteristic of a 'direct-mapped cache'?",
  "What is the primary characteristic distinguishing synchronous digital circuits from asynchronous digital circuits?",
  "In digital IC design verification, what is the primary purpose of a 'test bench'?",
  "In Static Timing Analysis (STA), what does the 'critical path' primarily represent?",
  "In a multiprocessor system, which concept primarily deals with ensuring that all processors see a consistent view of shared memory, especially when data is cached locally by individual processors?",
  "In digital IC design, what level of abstraction does Register Transfer Level (RTL) primarily represent?",
  "In the context of a System-on-Chip (SoC), what is the primary role of the Phase-Locked Loop (PLL)?",
  "Which verification methodology exhaustively proves the correctness of a digital design against its specification using mathematical and logical techniques, without relying on simulation of test vectors?",
  "In a pipelined processor, what technique is primarily used to mitigate the performance impact of data hazards by forwarding the result of an operation from an earlier pipeline stage to a later stage that needs it, without waiting for the result to be written back to the register file?",
  "At advanced technology nodes (e.g., 7nm, 5nm), what phenomenon primarily refers to the unintentional electrical coupling between adjacent wires or circuit components on a chip, leading to signal integrity issues like crosstalk, increased delays, or false switching?",
  "In Hardware Description Languages (HDLs) like Verilog, what is the primary characteristic and typical use of a 'blocking assignment' (e.g., using the `=` operator) when modeling digital logic?",
  "Which of the following describes the fundamental property of an 'inverting' logic gate (e.g., NOT, NAND, NOR)?",
  "What is the primary architectural characteristic that distinguishes a Harvard architecture from a Von Neumann architecture, and offers an advantage in certain applications?",
  "In the digital IC design flow, specifically during the logic synthesis phase, what is the primary purpose of \"technology mapping\"?",
  "In modern many-core processor architectures, what is the primary scalability challenge that a 'Directory-Based Cache Coherence Protocol' is designed to overcome compared to a 'Snooping Protocol'?",
  "In the context of formal verification of digital integrated circuits, what is the primary role of \"Temporal Logic\" (e.g., Linear Temporal Logic (LTL) or Computation Tree Logic (CTL))?",
  "What is the primary characteristic of an FPGA (Field-Programmable Gate Array) that distinguishes it from an ASIC (Application-Specific Integrated Circuit)?",
  "In the physical design flow of a digital integrated circuit, what is the main objective of the 'placement' stage?",
  "Which memory consistency model ensures that all memory operations appear to execute in some sequential order, and that the operations of each individual processor appear in program order?",
  "What is the primary cause of Negative Bias Temperature Instability (NBTI) in p-MOSFETs, leading to a degradation in performance (e.g., threshold voltage shift, reduced drive current) over time?",
  "In the context of an Instruction Set Architecture (ISA), what is the primary role of the 'opcode'?",
  "In the semiconductor manufacturing process, what is the primary role of photolithography?",
  "In a pipelined processor, what is the primary goal of a branch predictor?",
  "In synchronous digital circuit design, what does the \"setup time\" of a flip-flop primarily refer to?",
  "What is the primary advantage of 3D Integrated Circuits (3D ICs) over traditional 2D planar ICs, particularly concerning inter-die communication?",
  "In a multi-core processor system, what is the primary motivation for employing relaxed memory consistency models instead of strictly sequential consistency?",
  "Which of the following is a fundamental building block of sequential logic circuits, capable of storing a single bit of information and changing its state only at the rising or falling edge of a clock signal?",
  "In a typical computer system's memory hierarchy, what is the primary purpose of having multiple levels of cache (e.g., L1, L2, L3)?",
  "In the physical design flow of a digital integrated circuit, after the 'placement' stage, what is the primary objective of the 'routing' stage?",
  "Which architectural technique allows a processor to execute multiple instructions in a single clock cycle by fetching, decoding, and executing several independent instructions concurrently?",
  "At advanced technology nodes (e.g., sub-20nm), what fundamental challenge in MOSFET scaling does 'Short Channel Effect' primarily refer to, impacting transistor performance and reliability?"
]