Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Jan 06 10:21:09 2022
| Host         : DESKTOP-JFDKEGI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mmodul_principal_control_sets_placed.rpt
| Design       : mmodul_principal
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    80 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |           10 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |              19 |            6 |
| Yes          | No                    | No                     |             105 |           43 |
| Yes          | No                    | Yes                    |               4 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------+------------------+------------------+----------------+
|   Clock Signal   |       Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+---------------------------+------------------+------------------+----------------+
|  Clk_IBUF_BUFG   | PM_TX/p_0_in__0[0]        |                  |                1 |              1 |
|  Clk_IBUF_BUFG   | PM_TX/p_0_in__0[3]        |                  |                1 |              1 |
|  Clk_IBUF_BUFG   | PM_TX/p_0_in__0[6]        |                  |                1 |              1 |
|  Clk_IBUF_BUFG   | PM_TX/p_0_in__0[7]        |                  |                1 |              1 |
|  Clk_IBUF_BUFG   | PM_TX/p_0_in__0[2]        |                  |                1 |              1 |
|  Clk_IBUF_BUFG   | PM_TX/p_0_in__0[1]        |                  |                1 |              1 |
|  Clk_IBUF_BUFG   | PM_TX/p_0_in__0[4]        |                  |                1 |              1 |
|  Clk_IBUF_BUFG   | PM_TX/p_0_in__0[5]        |                  |                1 |              1 |
|  Clk_IBUF_BUFG   | baudEn_reg_n_0            |                  |                1 |              1 |
|  Clk_IBUF_BUFG   | PM_TX/CntRate[3]_i_1_n_0  | Rst_IBUF         |                4 |              4 |
|  enF_reg_i_2_n_0 |                           |                  |                3 |              9 |
|  Clk_IBUF_BUFG   |                           |                  |                7 |             20 |
|  Clk_IBUF_BUFG   |                           | Rst_IBUF         |                8 |             22 |
|  Clk_IBUF_BUFG   | contor0                   |                  |                8 |             32 |
|  Clk_IBUF_BUFG   | PM_RX/CntBit[31]_i_1_n_0  |                  |               13 |             32 |
|  Clk_IBUF_BUFG   | PM_RX/CntRate[31]_i_1_n_0 |                  |               13 |             32 |
+------------------+---------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     9 |
| 4      |                     1 |
| 9      |                     1 |
| 16+    |                     5 |
+--------+-----------------------+


