sch2hdl,-intstyle,ise,-family,xc9500,-verilog,C:/ncue_logic_design/FSM_Finite-State-Machine/FSM.vf,-w,C:/ncue_logic_design/FSM_Finite-State-Machine/FSM.sch
