Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Jul 20 19:26:01 2024
| Host         : LAPTOP-U64NKUOV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file DSP_PROCESSOR_timing_summary_routed.rpt -pb DSP_PROCESSOR_timing_summary_routed.pb -rpx DSP_PROCESSOR_timing_summary_routed.rpx -warn_on_violation
| Design       : DSP_PROCESSOR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  44          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (44)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (84)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (44)
-------------------------
 There are 44 register/latch pins with no clock driven by root clock pin: clk_100MHz (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (84)
-------------------------------------------------
 There are 84 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   87          inf        0.000                      0                   87           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            87 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx1/w_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_fifo_empty
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.750ns  (logic 4.514ns (41.988%)  route 6.236ns (58.012%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE                         0.000     0.000 r  tx1/w_ptr_reg[2]/C
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  tx1/w_ptr_reg[2]/Q
                         net (fo=6, routed)           0.883     1.361    tx1/w_ptr[2]
    SLICE_X3Y142         LUT3 (Prop_lut3_I0_O)        0.323     1.684 r  tx1/tx_fifo_empty_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.353     7.037    tx_fifo_empty_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.713    10.750 r  tx_fifo_empty_OBUF_inst/O
                         net (fo=0)                   0.000    10.750    tx_fifo_empty
    J5                                                                r  tx_fifo_empty (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx1/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_fifo_full
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.327ns  (logic 4.172ns (40.394%)  route 6.156ns (59.606%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE                         0.000     0.000 r  tx1/w_ptr_reg[0]/C
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tx1/w_ptr_reg[0]/Q
                         net (fo=6, routed)           0.833     1.351    tx1/w_ptr[0]
    SLICE_X2Y143         LUT3 (Prop_lut3_I0_O)        0.124     1.475 r  tx1/tx_fifo_full_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.322     6.798    tx_fifo_full_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.530    10.327 r  tx_fifo_full_OBUF_inst/O
                         net (fo=0)                   0.000    10.327    tx_fifo_full
    H5                                                                r  tx_fifo_full (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u2/bit_index_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.927ns  (logic 1.818ns (30.667%)  route 4.109ns (69.333%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=24, routed)          3.298     4.839    u2/rst_IBUF
    SLICE_X0Y141         LUT6 (Prop_lut6_I4_O)        0.124     4.963 r  u2/bit_index[2]_i_2/O
                         net (fo=2, routed)           0.811     5.775    u2/bit_index[2]_i_2_n_0
    SLICE_X2Y141         LUT5 (Prop_lut5_I3_O)        0.152     5.927 r  u2/bit_index[1]_i_1/O
                         net (fo=1, routed)           0.000     5.927    u2/bit_index[1]_i_1_n_0
    SLICE_X2Y141         FDRE                                         r  u2/bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/tx_serial_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_serial
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.693ns  (logic 4.021ns (70.628%)  route 1.672ns (29.372%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE                         0.000     0.000 r  u2/tx_serial_reg/C
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u2/tx_serial_reg/Q
                         net (fo=1, routed)           1.672     2.128    tx_serial_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565     5.693 r  tx_serial_OBUF_inst/O
                         net (fo=0)                   0.000     5.693    tx_serial
    B11                                                               r  tx_serial (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u2/bit_index_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.511ns  (logic 1.790ns (32.474%)  route 3.721ns (67.526%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=24, routed)          3.298     4.839    u2/rst_IBUF
    SLICE_X0Y141         LUT6 (Prop_lut6_I4_O)        0.124     4.963 r  u2/bit_index[2]_i_2/O
                         net (fo=2, routed)           0.423     5.387    u2/bit_index[2]_i_2_n_0
    SLICE_X2Y141         LUT6 (Prop_lut6_I4_O)        0.124     5.511 r  u2/bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000     5.511    u2/bit_index[2]_i_1_n_0
    SLICE_X2Y141         FDRE                                         r  u2/bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u1/clock_count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.508ns  (logic 1.666ns (30.239%)  route 3.842ns (69.761%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=24, routed)          2.578     4.119    u1/rst_IBUF
    SLICE_X2Y146         LUT6 (Prop_lut6_I5_O)        0.124     4.243 r  u1/clock_count[8]_i_1__0/O
                         net (fo=10, routed)          1.265     5.508    u1/clock_count[8]_i_1__0_n_0
    SLICE_X2Y145         FDSE                                         r  u1/clock_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u1/clock_count_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.508ns  (logic 1.666ns (30.239%)  route 3.842ns (69.761%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=24, routed)          2.578     4.119    u1/rst_IBUF
    SLICE_X2Y146         LUT6 (Prop_lut6_I5_O)        0.124     4.243 r  u1/clock_count[8]_i_1__0/O
                         net (fo=10, routed)          1.265     5.508    u1/clock_count[8]_i_1__0_n_0
    SLICE_X2Y145         FDSE                                         r  u1/clock_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u1/clock_count_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.508ns  (logic 1.666ns (30.239%)  route 3.842ns (69.761%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=24, routed)          2.578     4.119    u1/rst_IBUF
    SLICE_X2Y146         LUT6 (Prop_lut6_I5_O)        0.124     4.243 r  u1/clock_count[8]_i_1__0/O
                         net (fo=10, routed)          1.265     5.508    u1/clock_count[8]_i_1__0_n_0
    SLICE_X2Y145         FDSE                                         r  u1/clock_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u2/clock_count_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.356ns  (logic 1.666ns (31.099%)  route 3.690ns (68.901%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=24, routed)          2.894     4.436    u2/rst_IBUF
    SLICE_X2Y142         LUT4 (Prop_lut4_I1_O)        0.124     4.560 r  u2/clock_count[9]_i_1/O
                         net (fo=10, routed)          0.796     5.356    u2/clock_count[9]_i_1_n_0
    SLICE_X0Y142         FDRE                                         r  u2/clock_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u2/clock_count_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.356ns  (logic 1.666ns (31.099%)  route 3.690ns (68.901%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  rst_IBUF_inst/O
                         net (fo=24, routed)          2.894     4.436    u2/rst_IBUF
    SLICE_X2Y142         LUT4 (Prop_lut4_I1_O)        0.124     4.560 r  u2/clock_count[9]_i_1/O
                         net (fo=10, routed)          0.796     5.356    u2/clock_count[9]_i_1_n_0
    SLICE_X0Y142         FDRE                                         r  u2/clock_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 f1/d_ce_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            f1/p_ce_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.148ns (55.273%)  route 0.120ns (44.727%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE                         0.000     0.000 r  f1/d_ce_reg/C
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  f1/d_ce_reg/Q
                         net (fo=1, routed)           0.120     0.268    f1/d_ce
    SLICE_X2Y142         FDRE                                         r  f1/p_ce_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/FSM_onehot_uart_rx_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/FSM_onehot_uart_rx_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.227ns (74.785%)  route 0.077ns (25.215%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDRE                         0.000     0.000 r  u1/FSM_onehot_uart_rx_state_reg[4]/C
    SLICE_X0Y146         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u1/FSM_onehot_uart_rx_state_reg[4]/Q
                         net (fo=2, routed)           0.077     0.205    u1/FSM_onehot_uart_rx_state_reg_n_0_[4]
    SLICE_X0Y146         LUT4 (Prop_lut4_I0_O)        0.099     0.304 r  u1/FSM_onehot_uart_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.304    u1/FSM_onehot_uart_rx_state[0]_i_1_n_0
    SLICE_X0Y146         FDSE                                         r  u1/FSM_onehot_uart_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f1/m_ce_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            f1/d_ce_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.141ns (45.976%)  route 0.166ns (54.024%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE                         0.000     0.000 r  f1/m_ce_reg/C
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  f1/m_ce_reg/Q
                         net (fo=1, routed)           0.166     0.307    f1/m_ce
    SLICE_X2Y142         FDRE                                         r  f1/d_ce_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/bit_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/bit_index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.674%)  route 0.131ns (41.326%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE                         0.000     0.000 r  u1/bit_index_reg[0]/C
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/bit_index_reg[0]/Q
                         net (fo=5, routed)           0.131     0.272    u1/bit_index_reg_n_0_[0]
    SLICE_X0Y145         LUT6 (Prop_lut6_I0_O)        0.045     0.317 r  u1/bit_index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.317    u1/bit_index[1]_i_1_n_0
    SLICE_X0Y145         FDRE                                         r  u1/bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f1/p_ce_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            f1/o_ce_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.148ns (45.735%)  route 0.176ns (54.265%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE                         0.000     0.000 r  f1/p_ce_reg/C
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  f1/p_ce_reg/Q
                         net (fo=1, routed)           0.176     0.324    f1/p_ce
    SLICE_X2Y141         FDRE                                         r  f1/o_ce_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/bit_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u2/bit_index_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.186ns (57.182%)  route 0.139ns (42.818%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDRE                         0.000     0.000 r  u2/bit_index_reg[0]/C
    SLICE_X1Y141         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u2/bit_index_reg[0]/Q
                         net (fo=6, routed)           0.139     0.280    u2/bit_index_reg_n_0_[0]
    SLICE_X2Y141         LUT6 (Prop_lut6_I2_O)        0.045     0.325 r  u2/bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000     0.325    u2/bit_index[2]_i_1_n_0
    SLICE_X2Y141         FDRE                                         r  u2/bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/rx_done_flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            f1/m_ce_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.163%)  route 0.186ns (56.837%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDRE                         0.000     0.000 r  u1/rx_done_flag_reg/C
    SLICE_X0Y145         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/rx_done_flag_reg/Q
                         net (fo=2, routed)           0.186     0.327    f1/rx_status
    SLICE_X0Y144         FDRE                                         r  f1/m_ce_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/clock_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u2/clock_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.640%)  route 0.142ns (43.360%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE                         0.000     0.000 r  u2/clock_count_reg[2]/C
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u2/clock_count_reg[2]/Q
                         net (fo=6, routed)           0.142     0.283    u2/clock_count_reg_n_0_[2]
    SLICE_X3Y141         LUT6 (Prop_lut6_I3_O)        0.045     0.328 r  u2/clock_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.328    u2/clock_count[4]_i_1_n_0
    SLICE_X3Y141         FDRE                                         r  u2/clock_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/clock_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u2/clock_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.468%)  route 0.143ns (43.532%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE                         0.000     0.000 r  u2/clock_count_reg[2]/C
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u2/clock_count_reg[2]/Q
                         net (fo=6, routed)           0.143     0.284    u2/clock_count_reg_n_0_[2]
    SLICE_X3Y141         LUT6 (Prop_lut6_I1_O)        0.045     0.329 r  u2/clock_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.329    u2/clock_count[5]_i_1_n_0
    SLICE_X3Y141         FDRE                                         r  u2/clock_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/clock_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u2/clock_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.227ns (67.657%)  route 0.109ns (32.343%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE                         0.000     0.000 r  u2/clock_count_reg[8]/C
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u2/clock_count_reg[8]/Q
                         net (fo=5, routed)           0.109     0.237    u2/clock_count_reg_n_0_[8]
    SLICE_X0Y142         LUT6 (Prop_lut6_I3_O)        0.099     0.336 r  u2/clock_count[9]_i_2/O
                         net (fo=1, routed)           0.000     0.336    u2/clock_count[9]_i_2_n_0
    SLICE_X0Y142         FDRE                                         r  u2/clock_count_reg[9]/D
  -------------------------------------------------------------------    -------------------





