

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      40 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           24 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                  257 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    1 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    1 # Seperate_Write_Queue_Enable
-dram_write_queue_size           128:108:32 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1200.0:1200.0:1200.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 75fa02c9a920f4e899536dc03c7be54f  /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Extracting PTX file and ptxas options    1: a.1.sm_52.ptx -arch=sm_52

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 48
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007100 	high:15 low:8
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000eff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Running md5sum using "md5sum /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out "
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Extracting specific PTX file named a.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14dynproc_kerneliPiS_S_iiii : hostFun 0x0x55559f8d6ba4, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing a.1.sm_52.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE4prev" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE6result" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14dynproc_kerneliPiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file a.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from a.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z14dynproc_kerneliPiS_S_iiii' : regs=18, lmem=0, smem=2048, cmem=368
pyramidHeight: 20
gridSize: [10000]
border:[20]
blockSize: 256
blockGrid:[47]
targetBlock:[216]
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4be7557c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4be75570..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4be75568..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4be75560..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4be75578..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4be7555c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4be75610..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4be75618..

GPGPU-Sim PTX: cudaLaunch for 0x0x55559f8d6ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: reconvergence points for _Z14dynproc_kerneliPiS_S_iiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0c0 (a.1.sm_52.ptx:61) @!%p3 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110 (a.1.sm_52.ptx:75) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (a.1.sm_52.ptx:62) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d0 (a.1.sm_52.ptx:65) cvta.to.global.u64 %rd4, %rd2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x120 (a.1.sm_52.ptx:77) @%p4 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x208 (a.1.sm_52.ptx:109) @!%p12 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (a.1.sm_52.ptx:135) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x210 (a.1.sm_52.ptx:110) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (a.1.sm_52.ptx:113) ld.shared.u32 %r70, [%r2];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2c8 (a.1.sm_52.ptx:137) @%p15 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d8 (a.1.sm_52.ptx:140) @%p16 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (a.1.sm_52.ptx:150) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x330 (a.1.sm_52.ptx:154) @%p17 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x348 (a.1.sm_52.ptx:159) @%p18 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x390 (a.1.sm_52.ptx:171) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14dynproc_kerneliPiS_S_iiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'.
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 1: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 12973
gpu_sim_insn = 12710760
gpu_ipc =     979.7857
gpu_tot_sim_cycle = 12973
gpu_tot_sim_insn = 12710760
gpu_tot_ipc =     979.7857
gpu_tot_issued_cta = 47
gpu_occupancy = 12.4795% 
gpu_tot_occupancy = 12.4795% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.4001
partiton_level_parallism_total  =       2.4001
partiton_level_parallism_util =       3.2396
partiton_level_parallism_util_total  =       3.2396
L2_BW  =      92.1624 GB/Sec
L2_BW_total  =      92.1624 GB/Sec
gpu_total_sim_rate=282461

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1604, Miss = 1604, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1076, Miss = 1076, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 37940
	L1D_total_cache_misses = 37940
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.051
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19444
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16922
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1574
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 36366
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1574

Total_core_cache_fail_stats:
ctas_completed 47, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 
gpgpu_n_tot_thrd_icount = 13941152
gpgpu_n_tot_w_icount = 435661
gpgpu_n_stall_shd_mem = 29778
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 29562
gpgpu_n_mem_write_global = 1574
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 229320
gpgpu_n_store_insn = 10000
gpgpu_n_shmem_insn = 1306720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 84224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 29778
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6374	W0_Idle:110207	W0_Scoreboard:1779926	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:3219	W13:2484	W14:2484	W15:2484	W16:2484	W17:2484	W18:2484	W19:2484	W20:3035	W21:2484	W22:2484	W23:2484	W24:2484	W25:2484	W26:2484	W27:2484	W28:2484	W29:2484	W30:2484	W31:2484	W32:384695
single_issue_nums: WS0:109053	WS1:109053	WS2:109053	WS3:108502	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 236496 {8:29562,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 62960 {40:1574,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1182480 {40:29562,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12592 {8:1574,}
maxmflatency = 382 
max_icnt2mem_latency = 96 
maxmrqlatency = 46 
max_icnt2sh_latency = 40 
averagemflatency = 230 
avg_icnt2mem_latency = 27 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 3 
mrq_lat_table:2050 	2645 	1724 	1090 	840 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22038 	9098 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	27239 	3326 	571 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	26806 	3044 	834 	427 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     10844      9232      1491      1577      2286      2592      3838      3805      6185      5914      7378      7376      7525      8168      9353      9456 
dram[1]:     10833     10404      1498      1573      2297      2612      3824      3802      5936      6192      7275      7401      7529      8173      9355      9459 
dram[2]:     10777     10778      1496      1573      2296      2656      3898      3900      6095      6063      7398      7432      7531      7071      9358      9521 
dram[3]:     10772      9249      1493      1577      2293      2631      3905      3920      6099      6077      7391      7404      7534      7068      9360      9517 
dram[4]:     10756     10643      1491      1556      1929      2626      3855      3908      5927      5902      7256      7418      7877      8064      9733      9860 
dram[5]:     10760     10660      1508      1563      2278      2621      3896      3809      5921      5896      7392      7381      7865      8070      9356      9873 
dram[6]:     10738     10421      1507      1566      2643      2598      3828      3805      5930      5904      7161      7384      7868      8088      9737      9543 
dram[7]:     10727     10442      1494      1562      1933      2602      3818      3811      5916      5890      7265      6992      7541      8064      9366      9864 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 32.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 32.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 32.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 32.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 32.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 32.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 32.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 32.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 8448/144 = 58.666668
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        80        80        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        80        80        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        80        80        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        80        80        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        80        80        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        80        80        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        80        80        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        80        80        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 8448
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        634       645       557       509       484       437       493       439       462       483       425       440       439       446       433       444
dram[1]:        696       619       497       580       430       484       428       476       478       470       450       425       437       429       450       427
dram[2]:        680       620       500       543       460       470       480       502       497       431       450       441       441       446       433       441
dram[3]:        697       663       526       479       511       444       474       478       432       485       439       441       432       442       438       426
dram[4]:        662       615       535       514       494       457       453       471       425       457       431       443       443       440       432       427
dram[5]:        652       637       492       520       441       488       484       471       465       438       447       445       436       438       431       459
dram[6]:        684       635       500       552       455       519       434       484       490       443       448       430       440       435       440       427
dram[7]:        667       643       537       487       482       457       493       450       447       487       429       444       422       432       432       452
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        371       382       354       361       342       335       335       349       345       380       337       339       340       339       337       342
dram[1]:        372       374       357       376       345       345       337       338       351       358       339       331       334       332       337       333
dram[2]:        363       373       339       353       361       330       336       350       339       358       334       344       344       339       331       332
dram[3]:        362       358       343       359       354       337       337       362       334       344       334       334       331       337       331       333
dram[4]:        351       370       349       361       335       340       336       351       329       333       340       343       338       336       330       332
dram[5]:        351       367       341       357       347       348       337       337       334       341       338       333       334       343       334       355
dram[6]:        369       375       355       365       345       340       343       336       342       336       332       341       332       345       338       337
dram[7]:        352       366       347       366       335       351       338       335       339       338       339       339       332       336       330       336
dram[8]:        234       252       214       203       193       200       196       194       201       191       195       191       191       200       220       208
dram[9]:        253       263       212       195       190       202       201       198       199       189       188       191       198       202       208       193
dram[10]:        252       246       210       204       202       196       195       202       196       198       190       190       221       196       201       191
dram[11]:        235       216       214       207       196       196       195       203       205       191       198       190       206       192       215       191
dram[12]:        256       241       240       197       196       207       223       198       205       210       193       195       210       189       194       202
dram[13]:        273       248       220       205       196       207       211       204       205       205       196       197       196       189       192       190
dram[14]:        246       223       215       229       198       193       202       190       215       216       198       203       193       193       195       209
dram[15]:        265       227       226       199       191       202       213       203       206       211       194       202       197       200       191       192
dram[16]:        267       237       205       223       200       212       188       203       202       211       196       195       218       193       190       199
dram[17]:        251       229       206       239       207       209       191       201       200       212       193       198       207       200       195       195
dram[18]:        232       259       200       236       209       217       191       195       199       210       193       196       214       200       192       206
dram[19]:        252       265       203       240       197       209       191       203       196       189       194       197       207       202       193       216
dram[20]:        245       228       198       206       197       209       198       199       210       201       197       194       198       193       192       193
dram[21]:        217       258       196       209       194       198       197       199       214       199       200       200       212       191       192       191
dram[22]:        238       262       212       239       202       201       190       205       213       197       193       195       205       193       191       193
dram[23]:        234       229       202       240       201       200       192       205       210       208       193       192       199       192       189       192
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9189 n_nop=8117 n_act=18 n_pre=2 n_ref_event=93826265332384 n_req=1056 n_rd=1056 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1149
n_activity=3083 dram_eff=0.3425
bk0: 64a 9118i bk1: 96a 9069i bk2: 64a 9123i bk3: 64a 9119i bk4: 64a 9126i bk5: 64a 9130i bk6: 64a 9132i bk7: 64a 9129i bk8: 64a 9128i bk9: 64a 9116i bk10: 64a 9133i bk11: 64a 9132i bk12: 64a 9133i bk13: 64a 9126i bk14: 64a 9131i bk15: 64a 9131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982955
Row_Buffer_Locality_read = 0.982955
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.117366
Bank_Level_Parallism_Col = 0.669522
Bank_Level_Parallism_Ready = 1.055871
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.114920 
total_CMD = 9189 
util_bw = 1056 
Wasted_Col = 808 
Wasted_Row = 19 
Idle = 7306 

BW Util Bottlenecks: 
RCDc_limit = 202 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 621 
rwq = 0 
CCDLc_limit_alone = 621 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9189 
n_nop = 8117 
Read = 1056 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 93826265332384 
n_req = 1056 
total_req = 1056 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1056 
Row_Bus_Util =  0.002177 
CoL_Bus_Util = 0.114920 
Either_Row_CoL_Bus_Util = 0.116661 
Issued_on_Two_Bus_Simul_Util = 0.000435 
issued_two_Eff = 0.003731 
queue_avg = 0.397976 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.397976
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9189 n_nop=8116 n_act=18 n_pre=2 n_ref_event=0 n_req=1056 n_rd=1056 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1149
n_activity=3132 dram_eff=0.3372
bk0: 64a 9110i bk1: 96a 9080i bk2: 64a 9130i bk3: 64a 9116i bk4: 64a 9135i bk5: 64a 9121i bk6: 64a 9125i bk7: 64a 9130i bk8: 64a 9130i bk9: 64a 9123i bk10: 64a 9133i bk11: 64a 9139i bk12: 64a 9134i bk13: 64a 9126i bk14: 64a 9129i bk15: 64a 9124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982955
Row_Buffer_Locality_read = 0.982955
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.123927
Bank_Level_Parallism_Col = 1.004469
Bank_Level_Parallism_Ready = 1.053030
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.114920 
total_CMD = 9189 
util_bw = 1056 
Wasted_Col = 789 
Wasted_Row = 19 
Idle = 7325 

BW Util Bottlenecks: 
RCDc_limit = 192 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 606 
rwq = 0 
CCDLc_limit_alone = 606 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9189 
n_nop = 8116 
Read = 1056 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1056 
total_req = 1056 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1056 
Row_Bus_Util =  0.002177 
CoL_Bus_Util = 0.114920 
Either_Row_CoL_Bus_Util = 0.116770 
Issued_on_Two_Bus_Simul_Util = 0.000326 
issued_two_Eff = 0.002796 
queue_avg = 0.357275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.357275
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9189 n_nop=8116 n_act=18 n_pre=2 n_ref_event=4564736266875427237 n_req=1056 n_rd=1056 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1149
n_activity=3127 dram_eff=0.3377
bk0: 64a 9105i bk1: 96a 9068i bk2: 64a 9133i bk3: 64a 9121i bk4: 64a 9130i bk5: 64a 9127i bk6: 64a 9127i bk7: 64a 9122i bk8: 64a 9130i bk9: 64a 9123i bk10: 64a 9129i bk11: 64a 9131i bk12: 64a 9123i bk13: 64a 9129i bk14: 64a 9131i bk15: 64a 9125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982955
Row_Buffer_Locality_read = 0.982955
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.151679
Bank_Level_Parallism_Col = 1.142151
Bank_Level_Parallism_Ready = 1.052083
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.142151 

BW Util details:
bwutil = 0.114920 
total_CMD = 9189 
util_bw = 1056 
Wasted_Col = 778 
Wasted_Row = 12 
Idle = 7343 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 605 
rwq = 0 
CCDLc_limit_alone = 605 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9189 
n_nop = 8116 
Read = 1056 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 4564736266875427237 
n_req = 1056 
total_req = 1056 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1056 
Row_Bus_Util =  0.002177 
CoL_Bus_Util = 0.114920 
Either_Row_CoL_Bus_Util = 0.116770 
Issued_on_Two_Bus_Simul_Util = 0.000326 
issued_two_Eff = 0.002796 
queue_avg = 0.418109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.418109
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9189 n_nop=8116 n_act=18 n_pre=2 n_ref_event=0 n_req=1056 n_rd=1056 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1149
n_activity=3166 dram_eff=0.3335
bk0: 64a 9109i bk1: 96a 9088i bk2: 64a 9133i bk3: 64a 9120i bk4: 64a 9128i bk5: 64a 9125i bk6: 64a 9127i bk7: 64a 9123i bk8: 64a 9133i bk9: 64a 9124i bk10: 64a 9130i bk11: 64a 9127i bk12: 64a 9131i bk13: 64a 9132i bk14: 64a 9133i bk15: 64a 9121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982955
Row_Buffer_Locality_read = 0.982955
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.134813
Bank_Level_Parallism_Col = 1.130579
Bank_Level_Parallism_Ready = 1.046402
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.130579 

BW Util details:
bwutil = 0.114920 
total_CMD = 9189 
util_bw = 1056 
Wasted_Col = 771 
Wasted_Row = 20 
Idle = 7342 

BW Util Bottlenecks: 
RCDc_limit = 191 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 611 
rwq = 0 
CCDLc_limit_alone = 611 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9189 
n_nop = 8116 
Read = 1056 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1056 
total_req = 1056 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1056 
Row_Bus_Util =  0.002177 
CoL_Bus_Util = 0.114920 
Either_Row_CoL_Bus_Util = 0.116770 
Issued_on_Two_Bus_Simul_Util = 0.000326 
issued_two_Eff = 0.002796 
queue_avg = 0.353793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.353793
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9189 n_nop=8115 n_act=18 n_pre=2 n_ref_event=0 n_req=1056 n_rd=1056 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1149
n_activity=3163 dram_eff=0.3339
bk0: 64a 9105i bk1: 96a 9072i bk2: 64a 9129i bk3: 64a 9121i bk4: 64a 9126i bk5: 64a 9124i bk6: 64a 9132i bk7: 64a 9125i bk8: 64a 9135i bk9: 64a 9127i bk10: 64a 9131i bk11: 64a 9132i bk12: 64a 9137i bk13: 64a 9130i bk14: 64a 9133i bk15: 64a 9121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982955
Row_Buffer_Locality_read = 0.982955
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.133909
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.048295
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.114920 
total_CMD = 9189 
util_bw = 1056 
Wasted_Col = 772 
Wasted_Row = 24 
Idle = 7337 

BW Util Bottlenecks: 
RCDc_limit = 195 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 597 
rwq = 0 
CCDLc_limit_alone = 597 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9189 
n_nop = 8115 
Read = 1056 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1056 
total_req = 1056 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1056 
Row_Bus_Util =  0.002177 
CoL_Bus_Util = 0.114920 
Either_Row_CoL_Bus_Util = 0.116879 
Issued_on_Two_Bus_Simul_Util = 0.000218 
issued_two_Eff = 0.001862 
queue_avg = 0.340842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.340842
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9189 n_nop=8117 n_act=18 n_pre=2 n_ref_event=0 n_req=1056 n_rd=1056 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1149
n_activity=3114 dram_eff=0.3391
bk0: 64a 9102i bk1: 96a 9077i bk2: 64a 9131i bk3: 64a 9120i bk4: 64a 9129i bk5: 64a 9125i bk6: 64a 9129i bk7: 64a 9131i bk8: 64a 9128i bk9: 64a 9121i bk10: 64a 9127i bk11: 64a 9135i bk12: 64a 9131i bk13: 64a 9123i bk14: 64a 9133i bk15: 64a 9129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982955
Row_Buffer_Locality_read = 0.982955
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.156884
Bank_Level_Parallism_Col = 1.154749
Bank_Level_Parallism_Ready = 1.041667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154749 

BW Util details:
bwutil = 0.114920 
total_CMD = 9189 
util_bw = 1056 
Wasted_Col = 747 
Wasted_Row = 20 
Idle = 7366 

BW Util Bottlenecks: 
RCDc_limit = 184 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 583 
rwq = 0 
CCDLc_limit_alone = 583 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9189 
n_nop = 8117 
Read = 1056 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1056 
total_req = 1056 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1056 
Row_Bus_Util =  0.002177 
CoL_Bus_Util = 0.114920 
Either_Row_CoL_Bus_Util = 0.116661 
Issued_on_Two_Bus_Simul_Util = 0.000435 
issued_two_Eff = 0.003731 
queue_avg = 0.369572 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.369572
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9189 n_nop=8115 n_act=18 n_pre=2 n_ref_event=0 n_req=1056 n_rd=1056 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1149
n_activity=3110 dram_eff=0.3395
bk0: 64a 9101i bk1: 96a 9072i bk2: 64a 9125i bk3: 64a 9128i bk4: 64a 9122i bk5: 64a 9123i bk6: 64a 9129i bk7: 64a 9123i bk8: 64a 9133i bk9: 64a 9126i bk10: 64a 9129i bk11: 64a 9127i bk12: 64a 9138i bk13: 64a 9132i bk14: 64a 9125i bk15: 64a 9129i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982955
Row_Buffer_Locality_read = 0.982955
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.158010
Bank_Level_Parallism_Col = 1.158659
Bank_Level_Parallism_Ready = 1.052083
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.158659 

BW Util details:
bwutil = 0.114920 
total_CMD = 9189 
util_bw = 1056 
Wasted_Col = 749 
Wasted_Row = 24 
Idle = 7360 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 578 
rwq = 0 
CCDLc_limit_alone = 578 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9189 
n_nop = 8115 
Read = 1056 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1056 
total_req = 1056 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1056 
Row_Bus_Util =  0.002177 
CoL_Bus_Util = 0.114920 
Either_Row_CoL_Bus_Util = 0.116879 
Issued_on_Two_Bus_Simul_Util = 0.000218 
issued_two_Eff = 0.001862 
queue_avg = 0.364458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.364458
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9189 n_nop=8117 n_act=18 n_pre=2 n_ref_event=0 n_req=1056 n_rd=1056 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1149
n_activity=3144 dram_eff=0.3359
bk0: 64a 9107i bk1: 96a 9082i bk2: 64a 9124i bk3: 64a 9124i bk4: 64a 9129i bk5: 64a 9120i bk6: 64a 9131i bk7: 64a 9127i bk8: 64a 9127i bk9: 64a 9123i bk10: 64a 9133i bk11: 64a 9132i bk12: 64a 9136i bk13: 64a 9131i bk14: 64a 9131i bk15: 64a 9132i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982955
Row_Buffer_Locality_read = 0.982955
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.150165
Bank_Level_Parallism_Col = 1.150477
Bank_Level_Parallism_Ready = 1.044508
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.150477 

BW Util details:
bwutil = 0.114920 
total_CMD = 9189 
util_bw = 1056 
Wasted_Col = 738 
Wasted_Row = 24 
Idle = 7371 

BW Util Bottlenecks: 
RCDc_limit = 190 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 573 
rwq = 0 
CCDLc_limit_alone = 573 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9189 
n_nop = 8117 
Read = 1056 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1056 
total_req = 1056 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1056 
Row_Bus_Util =  0.002177 
CoL_Bus_Util = 0.114920 
Either_Row_CoL_Bus_Util = 0.116661 
Issued_on_Two_Bus_Simul_Util = 0.000435 
issued_two_Eff = 0.003731 
queue_avg = 0.342584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.342584
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9189 n_nop=9189 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9189i bk1: 0a 9189i bk2: 0a 9189i bk3: 0a 9189i bk4: 0a 9189i bk5: 0a 9189i bk6: 0a 9189i bk7: 0a 9189i bk8: 0a 9189i bk9: 0a 9189i bk10: 0a 9189i bk11: 0a 9189i bk12: 0a 9189i bk13: 0a 9189i bk14: 0a 9189i bk15: 0a 9189i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9189 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9189 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9189 
n_nop = 9189 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9189 n_nop=9189 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9189i bk1: 0a 9189i bk2: 0a 9189i bk3: 0a 9189i bk4: 0a 9189i bk5: 0a 9189i bk6: 0a 9189i bk7: 0a 9189i bk8: 0a 9189i bk9: 0a 9189i bk10: 0a 9189i bk11: 0a 9189i bk12: 0a 9189i bk13: 0a 9189i bk14: 0a 9189i bk15: 0a 9189i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9189 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9189 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9189 
n_nop = 9189 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9189 n_nop=9189 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9189i bk1: 0a 9189i bk2: 0a 9189i bk3: 0a 9189i bk4: 0a 9189i bk5: 0a 9189i bk6: 0a 9189i bk7: 0a 9189i bk8: 0a 9189i bk9: 0a 9189i bk10: 0a 9189i bk11: 0a 9189i bk12: 0a 9189i bk13: 0a 9189i bk14: 0a 9189i bk15: 0a 9189i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9189 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9189 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9189 
n_nop = 9189 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9189 n_nop=9189 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9189i bk1: 0a 9189i bk2: 0a 9189i bk3: 0a 9189i bk4: 0a 9189i bk5: 0a 9189i bk6: 0a 9189i bk7: 0a 9189i bk8: 0a 9189i bk9: 0a 9189i bk10: 0a 9189i bk11: 0a 9189i bk12: 0a 9189i bk13: 0a 9189i bk14: 0a 9189i bk15: 0a 9189i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9189 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9189 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9189 
n_nop = 9189 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9189 n_nop=9189 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9189i bk1: 0a 9189i bk2: 0a 9189i bk3: 0a 9189i bk4: 0a 9189i bk5: 0a 9189i bk6: 0a 9189i bk7: 0a 9189i bk8: 0a 9189i bk9: 0a 9189i bk10: 0a 9189i bk11: 0a 9189i bk12: 0a 9189i bk13: 0a 9189i bk14: 0a 9189i bk15: 0a 9189i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9189 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9189 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9189 
n_nop = 9189 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9189 n_nop=9189 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9189i bk1: 0a 9189i bk2: 0a 9189i bk3: 0a 9189i bk4: 0a 9189i bk5: 0a 9189i bk6: 0a 9189i bk7: 0a 9189i bk8: 0a 9189i bk9: 0a 9189i bk10: 0a 9189i bk11: 0a 9189i bk12: 0a 9189i bk13: 0a 9189i bk14: 0a 9189i bk15: 0a 9189i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9189 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9189 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9189 
n_nop = 9189 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9189 n_nop=9189 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9189i bk1: 0a 9189i bk2: 0a 9189i bk3: 0a 9189i bk4: 0a 9189i bk5: 0a 9189i bk6: 0a 9189i bk7: 0a 9189i bk8: 0a 9189i bk9: 0a 9189i bk10: 0a 9189i bk11: 0a 9189i bk12: 0a 9189i bk13: 0a 9189i bk14: 0a 9189i bk15: 0a 9189i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9189 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9189 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9189 
n_nop = 9189 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9189 n_nop=9189 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9189i bk1: 0a 9189i bk2: 0a 9189i bk3: 0a 9189i bk4: 0a 9189i bk5: 0a 9189i bk6: 0a 9189i bk7: 0a 9189i bk8: 0a 9189i bk9: 0a 9189i bk10: 0a 9189i bk11: 0a 9189i bk12: 0a 9189i bk13: 0a 9189i bk14: 0a 9189i bk15: 0a 9189i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9189 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9189 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9189 
n_nop = 9189 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9189 n_nop=9189 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9189i bk1: 0a 9189i bk2: 0a 9189i bk3: 0a 9189i bk4: 0a 9189i bk5: 0a 9189i bk6: 0a 9189i bk7: 0a 9189i bk8: 0a 9189i bk9: 0a 9189i bk10: 0a 9189i bk11: 0a 9189i bk12: 0a 9189i bk13: 0a 9189i bk14: 0a 9189i bk15: 0a 9189i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9189 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9189 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9189 
n_nop = 9189 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9189 n_nop=9189 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9189i bk1: 0a 9189i bk2: 0a 9189i bk3: 0a 9189i bk4: 0a 9189i bk5: 0a 9189i bk6: 0a 9189i bk7: 0a 9189i bk8: 0a 9189i bk9: 0a 9189i bk10: 0a 9189i bk11: 0a 9189i bk12: 0a 9189i bk13: 0a 9189i bk14: 0a 9189i bk15: 0a 9189i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9189 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9189 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9189 
n_nop = 9189 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9189 n_nop=9189 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9189i bk1: 0a 9189i bk2: 0a 9189i bk3: 0a 9189i bk4: 0a 9189i bk5: 0a 9189i bk6: 0a 9189i bk7: 0a 9189i bk8: 0a 9189i bk9: 0a 9189i bk10: 0a 9189i bk11: 0a 9189i bk12: 0a 9189i bk13: 0a 9189i bk14: 0a 9189i bk15: 0a 9189i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9189 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9189 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9189 
n_nop = 9189 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9189 n_nop=9189 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9189i bk1: 0a 9189i bk2: 0a 9189i bk3: 0a 9189i bk4: 0a 9189i bk5: 0a 9189i bk6: 0a 9189i bk7: 0a 9189i bk8: 0a 9189i bk9: 0a 9189i bk10: 0a 9189i bk11: 0a 9189i bk12: 0a 9189i bk13: 0a 9189i bk14: 0a 9189i bk15: 0a 9189i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9189 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9189 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9189 
n_nop = 9189 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9189 n_nop=9189 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9189i bk1: 0a 9189i bk2: 0a 9189i bk3: 0a 9189i bk4: 0a 9189i bk5: 0a 9189i bk6: 0a 9189i bk7: 0a 9189i bk8: 0a 9189i bk9: 0a 9189i bk10: 0a 9189i bk11: 0a 9189i bk12: 0a 9189i bk13: 0a 9189i bk14: 0a 9189i bk15: 0a 9189i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9189 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9189 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9189 
n_nop = 9189 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9189 n_nop=9189 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9189i bk1: 0a 9189i bk2: 0a 9189i bk3: 0a 9189i bk4: 0a 9189i bk5: 0a 9189i bk6: 0a 9189i bk7: 0a 9189i bk8: 0a 9189i bk9: 0a 9189i bk10: 0a 9189i bk11: 0a 9189i bk12: 0a 9189i bk13: 0a 9189i bk14: 0a 9189i bk15: 0a 9189i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9189 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9189 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9189 
n_nop = 9189 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9189 n_nop=9189 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9189i bk1: 0a 9189i bk2: 0a 9189i bk3: 0a 9189i bk4: 0a 9189i bk5: 0a 9189i bk6: 0a 9189i bk7: 0a 9189i bk8: 0a 9189i bk9: 0a 9189i bk10: 0a 9189i bk11: 0a 9189i bk12: 0a 9189i bk13: 0a 9189i bk14: 0a 9189i bk15: 0a 9189i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9189 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9189 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9189 
n_nop = 9189 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9189 n_nop=9189 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9189i bk1: 0a 9189i bk2: 0a 9189i bk3: 0a 9189i bk4: 0a 9189i bk5: 0a 9189i bk6: 0a 9189i bk7: 0a 9189i bk8: 0a 9189i bk9: 0a 9189i bk10: 0a 9189i bk11: 0a 9189i bk12: 0a 9189i bk13: 0a 9189i bk14: 0a 9189i bk15: 0a 9189i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9189 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9189 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9189 
n_nop = 9189 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1068, Miss = 656, Miss_rate = 0.614, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[1]: Access = 858, Miss = 512, Miss_rate = 0.597, Pending_hits = 50, Reservation_fails = 0
L2_cache_bank[2]: Access = 1081, Miss = 654, Miss_rate = 0.605, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[3]: Access = 856, Miss = 512, Miss_rate = 0.598, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[4]: Access = 1063, Miss = 655, Miss_rate = 0.616, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[5]: Access = 885, Miss = 512, Miss_rate = 0.579, Pending_hits = 51, Reservation_fails = 0
L2_cache_bank[6]: Access = 1073, Miss = 655, Miss_rate = 0.610, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[7]: Access = 870, Miss = 512, Miss_rate = 0.589, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[8]: Access = 1061, Miss = 654, Miss_rate = 0.616, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[9]: Access = 854, Miss = 512, Miss_rate = 0.600, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[10]: Access = 1059, Miss = 655, Miss_rate = 0.619, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[11]: Access = 870, Miss = 512, Miss_rate = 0.589, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[12]: Access = 1072, Miss = 654, Miss_rate = 0.610, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[13]: Access = 878, Miss = 512, Miss_rate = 0.583, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[14]: Access = 1064, Miss = 654, Miss_rate = 0.615, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[15]: Access = 880, Miss = 512, Miss_rate = 0.582, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[16]: Access = 575, Miss = 70, Miss_rate = 0.122, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 449, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 560, Miss = 61, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 438, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 568, Miss = 72, Miss_rate = 0.127, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 436, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 565, Miss = 82, Miss_rate = 0.145, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 438, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 579, Miss = 61, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 444, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 576, Miss = 61, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 449, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 578, Miss = 60, Miss_rate = 0.104, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 438, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 585, Miss = 60, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 421, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 515, Miss = 20, Miss_rate = 0.039, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 446, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 497, Miss = 20, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 451, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 497, Miss = 21, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 417, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 515, Miss = 20, Miss_rate = 0.039, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 429, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 517, Miss = 20, Miss_rate = 0.039, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 445, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 502, Miss = 20, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 435, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 509, Miss = 21, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 434, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 508, Miss = 20, Miss_rate = 0.039, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 428, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 31136
L2_total_cache_misses = 10022
L2_total_cache_miss_rate = 0.3219
L2_total_cache_pending_hits = 727
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20387
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 727
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2112
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6336
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 29562
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1574
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=31136
icnt_total_pkts_simt_to_mem=31136
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 31136
Req_Network_cycles = 12973
Req_Network_injected_packets_per_cycle =       2.4001 
Req_Network_conflicts_per_cycle =       0.6132
Req_Network_conflicts_per_cycle_util =       0.8277
Req_Bank_Level_Parallism =       3.2396
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2324
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0500

Reply_Network_injected_packets_num = 31136
Reply_Network_cycles = 12973
Reply_Network_injected_packets_per_cycle =        2.4001
Reply_Network_conflicts_per_cycle =        0.8089
Reply_Network_conflicts_per_cycle_util =       1.0363
Reply_Bank_Level_Parallism =       3.0749
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0470
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0600
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 45 sec (45 sec)
gpgpu_simulation_rate = 282461 (inst/sec)
gpgpu_simulation_rate = 288 (cycle/sec)
gpgpu_silicon_slowdown = 4166666x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4be7557c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4be75570..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4be75568..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4be75560..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4be75578..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4be7555c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4be75610..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4be75618..

GPGPU-Sim PTX: cudaLaunch for 0x0x55559f8d6ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 2: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 12970
gpu_sim_insn = 12710760
gpu_ipc =     980.0123
gpu_tot_sim_cycle = 25943
gpu_tot_sim_insn = 25421520
gpu_tot_ipc =     979.8990
gpu_tot_issued_cta = 94
gpu_occupancy = 12.4816% 
gpu_tot_occupancy = 12.4805% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.4006
partiton_level_parallism_total  =       2.4003
partiton_level_parallism_util =       3.1521
partiton_level_parallism_util_total  =       3.1952
L2_BW  =      92.1837 GB/Sec
L2_BW_total  =      92.1730 GB/Sec
gpu_total_sim_rate=285635

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2424, Miss = 2424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1896, Miss = 1896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2424, Miss = 2424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1896, Miss = 1896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 75880
	L1D_total_cache_misses = 75880
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 38838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 33894
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3148
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72732
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3148

Total_core_cache_fail_stats:
ctas_completed 94, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 
gpgpu_n_tot_thrd_icount = 27882304
gpgpu_n_tot_w_icount = 871322
gpgpu_n_stall_shd_mem = 59556
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 59124
gpgpu_n_mem_write_global = 3148
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 458640
gpgpu_n_store_insn = 20000
gpgpu_n_shmem_insn = 2613440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 168448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 59556
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12750	W0_Idle:219566	W0_Scoreboard:3584166	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:6438	W13:4968	W14:4968	W15:4968	W16:4968	W17:4968	W18:4968	W19:4968	W20:6070	W21:4968	W22:4968	W23:4968	W24:4968	W25:4968	W26:4968	W27:4968	W28:4968	W29:4968	W30:4968	W31:4968	W32:769390
single_issue_nums: WS0:218106	WS1:218106	WS2:218106	WS3:217004	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 472992 {8:59124,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 125920 {40:3148,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2364960 {40:59124,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 25184 {8:3148,}
maxmflatency = 413 
max_icnt2mem_latency = 124 
maxmrqlatency = 70 
max_icnt2sh_latency = 40 
averagemflatency = 231 
avg_icnt2mem_latency = 27 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 2 
mrq_lat_table:3965 	5284 	3459 	2030 	1597 	915 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	43637 	18635 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	55029 	6067 	1176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	54382 	5768 	1446 	644 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	39 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        48        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        48        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        48        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        48        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        48        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        48        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        48        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        48        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     11167     11406      9379      9520      2286      2592      3838      3805      6185      5914      7378      7376      7525      8168      9353      9456 
dram[1]:     11165     11790      9378      9511      2297      2612      3824      3802      5936      6192      7275      7401      7529      8173      9355      9459 
dram[2]:     11208     11808      9003      9428      2296      2656      3898      3900      6095      6063      7398      7432      7531      7071      9358      9521 
dram[3]:     11203     11795      9351      8775      2293      2631      3905      3920      6099      6077      7391      7404      7534      7068      9360      9517 
dram[4]:     11250     10643      9379      9423      1929      2626      3855      3908      5927      5902      7256      7418      7877      8064      9733      9860 
dram[5]:     11263     10660      9415      9422      2278      2621      3896      3809      5921      5896      7392      7381      7865      8070      9356      9873 
dram[6]:     11191     10421      9075      9518      2643      2598      3828      3805      5930      5904      7161      7384      7868      8088      9737      9543 
dram[7]:     11233     10442      9062      9432      1933      2602      3818      3811      5916      5890      7265      6992      7541      8064      9366      9864 
dram[8]:       447       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       458       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       433       445         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       435       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       435       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       433       441         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       442       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       433       434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       476       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       433       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       445       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       519       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       433       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       452       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       466       451         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       452       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 22.000000 28.500000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 21.600000 28.500000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 21.600000 28.750000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 21.600000 28.750000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 21.600000 35.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 21.799999 35.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 21.600000 35.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 21.600000 35.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]:  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  2.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 17252/340 = 50.741177
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       158       170       144       136       128       128       128       128       128       128       128       128       128       128       128       128 
dram[1]:       156       170       144       136       128       128       128       128       128       128       128       128       128       128       128       128 
dram[2]:       156       171       144       136       128       128       128       128       128       128       128       128       128       128       128       128 
dram[3]:       156       171       144       136       128       128       128       128       128       128       128       128       128       128       128       128 
dram[4]:       156       170       144       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[5]:       157       170       144       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[6]:       156       170       144       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[7]:       156       170       144       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[8]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         9         9         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         2         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         3         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 17252
min_bank_accesses = 0!
chip skew: 2144/4 = 536.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        648       626       505       478       488       443       486       449       465       470       430       446       435       441       428       444
dram[1]:        669       615       484       532       438       500       450       487       476       468       456       435       432       426       449       427
dram[2]:        676       595       490       537       462       476       459       485       504       433       451       440       449       436       440       435
dram[3]:        681       616       525       490       500       457       484       468       428       488       437       447       431       445       434       435
dram[4]:        666       594       509       524       500       455       468       471       440       470       439       461       432       436       432       430
dram[5]:        649       611       480       515       461       490       474       473       476       446       466       435       436       437       438       444
dram[6]:        677       607       498       551       451       501       440       489       472       446       456       433       439       430       445       428
dram[7]:        665       612       495       496       499       454       484       439       450       479       433       453       428       442       435       447
dram[8]:       6882      9140    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       8982      7738    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       7101      8787    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       6166      6119    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       9080      8005    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       9558      7813    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       9701      9053    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       9259      8865    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:      15150     13847    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:      13785     14297    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:      14476     10272    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:      14908     13496    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:      14750     14983    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:      15249     14088    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:       9994     13892    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:      13951     14610    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        371       384       366       361       354       352       344       351       355       380       345       349       346       351       359       364
dram[1]:        396       410       370       376       360       355       350       352       355       358       360       345       352       355       355       358
dram[2]:        397       373       413       398       361       353       344       350       346       358       347       364       352       350       351       359
dram[3]:        376       376       387       412       356       351       354       362       354       350       344       350       346       351       354       370
dram[4]:        383       370       384       391       352       371       351       354       350       351       361       345       362       354       350       348
dram[5]:        369       398       407       391       352       348       353       356       354       352       360       354       346       362       352       355
dram[6]:        402       397       374       375       354       351       351       349       349       353       366       349       360       356       348       352
dram[7]:        384       366       390       371       365       351       351       354       350       357       354       373       355       385       346       353
dram[8]:        348       335       219       225       203       205       205       194       206       193       195       191       197       200       220       208
dram[9]:        352       340       212       210       203       213       205       198       199       194       188       191       206       202       208       196
dram[10]:        349       341       217       228       202       197       204       202       200       198       190       190       221       200       201       193
dram[11]:        337       333       214       224       201       204       202       203       205       192       198       190       206       193       215       195
dram[12]:        334       390       240       204       201       207       223       198       205       210       197       195       213       194       206       202
dram[13]:        327       341       220       205       199       207       211       204       205       205       196       197       204       191       193       191
dram[14]:        347       384       215       229       199       199       202       192       215       216       198       203       204       193       202       209
dram[15]:        376       335       226       210       199       202       213       203       206       211       194       202       212       200       195       211
dram[16]:        361       327       213       223       202       212       193       203       204       211       196       195       218       197       190       199
dram[17]:        327       327       214       239       207       209       195       201       208       212       193       198       207       200       195       195
dram[18]:        338       328       213       236       209       217       191       195       204       210       193       196       214       200       192       206
dram[19]:        389       327       204       240       206       209       193       203       196       192       207       197       207       202       193       216
dram[20]:        327       328       215       219       205       209       198       199       210       201       211       201       198       199       192       193
dram[21]:        347       327       204       223       209       210       197       199       214       199       214       204       212       206       192       191
dram[22]:        372       330       213       239       202       215       192       205       213       197       206       197       205       199       191       193
dram[23]:        338       330       214       240       201       201       194       205       218       208       200       195       219       213       190       192
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18376 n_nop=16179 n_act=39 n_pre=23 n_ref_event=93826265332384 n_req=2144 n_rd=2144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1167
n_activity=6261 dram_eff=0.3424
bk0: 110a 18192i bk1: 114a 18194i bk2: 192a 18156i bk3: 192a 18156i bk4: 128a 18246i bk5: 128a 18237i bk6: 128a 18249i bk7: 128a 18239i bk8: 128a 18244i bk9: 128a 18225i bk10: 128a 18252i bk11: 128a 18243i bk12: 128a 18243i bk13: 128a 18237i bk14: 128a 18250i bk15: 128a 18239i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981810
Row_Buffer_Locality_read = 0.981810
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.162755
Bank_Level_Parallism_Col = 0.669522
Bank_Level_Parallism_Ready = 1.062034
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.116674 
total_CMD = 18376 
util_bw = 2144 
Wasted_Col = 1570 
Wasted_Row = 206 
Idle = 14456 

BW Util Bottlenecks: 
RCDc_limit = 424 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1199 
rwq = 0 
CCDLc_limit_alone = 1199 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18376 
n_nop = 16179 
Read = 2144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 93826265332384 
n_req = 2144 
total_req = 2144 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 2144 
Row_Bus_Util =  0.003374 
CoL_Bus_Util = 0.116674 
Either_Row_CoL_Bus_Util = 0.119558 
Issued_on_Two_Bus_Simul_Util = 0.000490 
issued_two_Eff = 0.004096 
queue_avg = 0.470287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.470287
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18376 n_nop=16180 n_act=39 n_pre=23 n_ref_event=0 n_req=2142 n_rd=2142 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1166
n_activity=6341 dram_eff=0.3378
bk0: 108a 18191i bk1: 114a 18207i bk2: 192a 18169i bk3: 192a 18144i bk4: 128a 18253i bk5: 128a 18237i bk6: 128a 18233i bk7: 128a 18238i bk8: 128a 18252i bk9: 128a 18237i bk10: 128a 18256i bk11: 128a 18255i bk12: 128a 18253i bk13: 128a 18237i bk14: 128a 18247i bk15: 128a 18230i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981793
Row_Buffer_Locality_read = 0.981793
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.145210
Bank_Level_Parallism_Col = 1.004469
Bank_Level_Parallism_Ready = 1.050420
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.116565 
total_CMD = 18376 
util_bw = 2142 
Wasted_Col = 1590 
Wasted_Row = 214 
Idle = 14430 

BW Util Bottlenecks: 
RCDc_limit = 414 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1213 
rwq = 0 
CCDLc_limit_alone = 1213 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18376 
n_nop = 16180 
Read = 2142 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 0 
n_req = 2142 
total_req = 2142 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 2142 
Row_Bus_Util =  0.003374 
CoL_Bus_Util = 0.116565 
Either_Row_CoL_Bus_Util = 0.119504 
Issued_on_Two_Bus_Simul_Util = 0.000435 
issued_two_Eff = 0.003643 
queue_avg = 0.487484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.487484
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18376 n_nop=16179 n_act=39 n_pre=23 n_ref_event=4564736266875427237 n_req=2143 n_rd=2143 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1166
n_activity=6329 dram_eff=0.3386
bk0: 108a 18182i bk1: 115a 18191i bk2: 192a 18175i bk3: 192a 18153i bk4: 128a 18238i bk5: 128a 18241i bk6: 128a 18241i bk7: 128a 18234i bk8: 128a 18249i bk9: 128a 18229i bk10: 128a 18236i bk11: 128a 18242i bk12: 128a 18232i bk13: 128a 18238i bk14: 128a 18245i bk15: 128a 18230i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981801
Row_Buffer_Locality_read = 0.981801
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.180256
Bank_Level_Parallism_Col = 1.165080
Bank_Level_Parallism_Ready = 1.052730
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.165080 

BW Util details:
bwutil = 0.116620 
total_CMD = 18376 
util_bw = 2143 
Wasted_Col = 1562 
Wasted_Row = 195 
Idle = 14476 

BW Util Bottlenecks: 
RCDc_limit = 417 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1197 
rwq = 0 
CCDLc_limit_alone = 1197 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18376 
n_nop = 16179 
Read = 2143 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 4564736266875427237 
n_req = 2143 
total_req = 2143 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 2143 
Row_Bus_Util =  0.003374 
CoL_Bus_Util = 0.116620 
Either_Row_CoL_Bus_Util = 0.119558 
Issued_on_Two_Bus_Simul_Util = 0.000435 
issued_two_Eff = 0.003641 
queue_avg = 0.513278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.513278
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18376 n_nop=16179 n_act=39 n_pre=23 n_ref_event=0 n_req=2143 n_rd=2143 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1166
n_activity=6432 dram_eff=0.3332
bk0: 108a 18183i bk1: 115a 18212i bk2: 192a 18171i bk3: 192a 18156i bk4: 128a 18243i bk5: 128a 18238i bk6: 128a 18236i bk7: 128a 18232i bk8: 128a 18255i bk9: 128a 18237i bk10: 128a 18240i bk11: 128a 18233i bk12: 128a 18237i bk13: 128a 18246i bk14: 128a 18248i bk15: 128a 18232i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981801
Row_Buffer_Locality_read = 0.981801
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.152971
Bank_Level_Parallism_Col = 1.144669
Bank_Level_Parallism_Ready = 1.044330
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144669 

BW Util details:
bwutil = 0.116620 
total_CMD = 18376 
util_bw = 2143 
Wasted_Col = 1589 
Wasted_Row = 223 
Idle = 14421 

BW Util Bottlenecks: 
RCDc_limit = 405 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1248 
rwq = 0 
CCDLc_limit_alone = 1248 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18376 
n_nop = 16179 
Read = 2143 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 0 
n_req = 2143 
total_req = 2143 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 2143 
Row_Bus_Util =  0.003374 
CoL_Bus_Util = 0.116620 
Either_Row_CoL_Bus_Util = 0.119558 
Issued_on_Two_Bus_Simul_Util = 0.000435 
issued_two_Eff = 0.003641 
queue_avg = 0.485525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.485525
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18376 n_nop=16188 n_act=38 n_pre=22 n_ref_event=0 n_req=2134 n_rd=2134 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1161
n_activity=6575 dram_eff=0.3246
bk0: 108a 18188i bk1: 106a 18228i bk2: 192a 18168i bk3: 192a 18161i bk4: 128a 18236i bk5: 128a 18219i bk6: 128a 18246i bk7: 128a 18236i bk8: 128a 18254i bk9: 128a 18240i bk10: 128a 18253i bk11: 128a 18237i bk12: 128a 18249i bk13: 128a 18244i bk14: 128a 18253i bk15: 128a 18232i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982193
Row_Buffer_Locality_read = 0.982193
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.140182
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.056232
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.116130 
total_CMD = 18376 
util_bw = 2134 
Wasted_Col = 1598 
Wasted_Row = 220 
Idle = 14424 

BW Util Bottlenecks: 
RCDc_limit = 412 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1235 
rwq = 0 
CCDLc_limit_alone = 1235 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18376 
n_nop = 16188 
Read = 2134 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 2134 
total_req = 2134 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 2134 
Row_Bus_Util =  0.003265 
CoL_Bus_Util = 0.116130 
Either_Row_CoL_Bus_Util = 0.119068 
Issued_on_Two_Bus_Simul_Util = 0.000327 
issued_two_Eff = 0.002742 
queue_avg = 0.471212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.471212
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18376 n_nop=16189 n_act=38 n_pre=22 n_ref_event=0 n_req=2135 n_rd=2135 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1162
n_activity=6442 dram_eff=0.3314
bk0: 109a 18178i bk1: 106a 18236i bk2: 192a 18174i bk3: 192a 18155i bk4: 128a 18243i bk5: 128a 18235i bk6: 128a 18249i bk7: 128a 18244i bk8: 128a 18239i bk9: 128a 18228i bk10: 128a 18236i bk11: 128a 18240i bk12: 128a 18239i bk13: 128a 18238i bk14: 128a 18246i bk15: 128a 18243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982201
Row_Buffer_Locality_read = 0.982201
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.173969
Bank_Level_Parallism_Col = 1.160847
Bank_Level_Parallism_Ready = 1.043091
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.160847 

BW Util details:
bwutil = 0.116184 
total_CMD = 18376 
util_bw = 2135 
Wasted_Col = 1529 
Wasted_Row = 193 
Idle = 14519 

BW Util Bottlenecks: 
RCDc_limit = 396 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1191 
rwq = 0 
CCDLc_limit_alone = 1191 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18376 
n_nop = 16189 
Read = 2135 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 2135 
total_req = 2135 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 2135 
Row_Bus_Util =  0.003265 
CoL_Bus_Util = 0.116184 
Either_Row_CoL_Bus_Util = 0.119014 
Issued_on_Two_Bus_Simul_Util = 0.000435 
issued_two_Eff = 0.003658 
queue_avg = 0.505007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.505007
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18376 n_nop=16194 n_act=38 n_pre=22 n_ref_event=0 n_req=2134 n_rd=2134 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1161
n_activity=6308 dram_eff=0.3383
bk0: 108a 18185i bk1: 106a 18227i bk2: 192a 18169i bk3: 192a 18162i bk4: 128a 18233i bk5: 128a 18233i bk6: 128a 18245i bk7: 128a 18232i bk8: 128a 18244i bk9: 128a 18240i bk10: 128a 18247i bk11: 128a 18235i bk12: 128a 18248i bk13: 128a 18245i bk14: 128a 18245i bk15: 128a 18244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982193
Row_Buffer_Locality_read = 0.982193
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.168132
Bank_Level_Parallism_Col = 1.156593
Bank_Level_Parallism_Ready = 1.049203
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154396 

BW Util details:
bwutil = 0.116130 
total_CMD = 18376 
util_bw = 2134 
Wasted_Col = 1534 
Wasted_Row = 198 
Idle = 14510 

BW Util Bottlenecks: 
RCDc_limit = 402 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1189 
rwq = 0 
CCDLc_limit_alone = 1189 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18376 
n_nop = 16194 
Read = 2134 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 2134 
total_req = 2134 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 2134 
Row_Bus_Util =  0.003265 
CoL_Bus_Util = 0.116130 
Either_Row_CoL_Bus_Util = 0.118742 
Issued_on_Two_Bus_Simul_Util = 0.000653 
issued_two_Eff = 0.005500 
queue_avg = 0.466859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.466859
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18376 n_nop=16191 n_act=38 n_pre=22 n_ref_event=0 n_req=2134 n_rd=2134 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1161
n_activity=6362 dram_eff=0.3354
bk0: 108a 18189i bk1: 106a 18236i bk2: 192a 18171i bk3: 192a 18161i bk4: 128a 18241i bk5: 128a 18233i bk6: 128a 18241i bk7: 128a 18235i bk8: 128a 18235i bk9: 128a 18227i bk10: 128a 18240i bk11: 128a 18245i bk12: 128a 18223i bk13: 128a 18246i bk14: 128a 18252i bk15: 128a 18247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982193
Row_Buffer_Locality_read = 0.982193
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.187205
Bank_Level_Parallism_Col = 1.176602
Bank_Level_Parallism_Ready = 1.058575
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.174373 

BW Util details:
bwutil = 0.116130 
total_CMD = 18376 
util_bw = 2134 
Wasted_Col = 1484 
Wasted_Row = 196 
Idle = 14562 

BW Util Bottlenecks: 
RCDc_limit = 389 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1146 
rwq = 0 
CCDLc_limit_alone = 1146 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18376 
n_nop = 16191 
Read = 2134 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 2134 
total_req = 2134 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 2134 
Row_Bus_Util =  0.003265 
CoL_Bus_Util = 0.116130 
Either_Row_CoL_Bus_Util = 0.118905 
Issued_on_Two_Bus_Simul_Util = 0.000490 
issued_two_Eff = 0.004119 
queue_avg = 0.500272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.500272
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18376 n_nop=18360 n_act=2 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007619
n_activity=61 dram_eff=0.2295
bk0: 8a 18359i bk1: 6a 18360i bk2: 0a 18376i bk3: 0a 18376i bk4: 0a 18376i bk5: 0a 18376i bk6: 0a 18376i bk7: 0a 18376i bk8: 0a 18376i bk9: 0a 18376i bk10: 0a 18376i bk11: 0a 18376i bk12: 0a 18376i bk13: 0a 18376i bk14: 0a 18376i bk15: 0a 18376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.305556
Bank_Level_Parallism_Col = 1.285714
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.285714 

BW Util details:
bwutil = 0.000762 
total_CMD = 18376 
util_bw = 14 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 18340 

BW Util Bottlenecks: 
RCDc_limit = 19 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18376 
n_nop = 18360 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.000762 
Either_Row_CoL_Bus_Util = 0.000871 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00234001
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18376 n_nop=18362 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007074
n_activity=63 dram_eff=0.2063
bk0: 6a 18360i bk1: 7a 18358i bk2: 0a 18376i bk3: 0a 18376i bk4: 0a 18376i bk5: 0a 18376i bk6: 0a 18376i bk7: 0a 18376i bk8: 0a 18376i bk9: 0a 18376i bk10: 0a 18376i bk11: 0a 18376i bk12: 0a 18376i bk13: 0a 18376i bk14: 0a 18376i bk15: 0a 18376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.175000
Bank_Level_Parallism_Col = 1.153846
Bank_Level_Parallism_Ready = 1.153846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.153846 

BW Util details:
bwutil = 0.000707 
total_CMD = 18376 
util_bw = 13 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 18336 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18376 
n_nop = 18362 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.000707 
Either_Row_CoL_Bus_Util = 0.000762 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.071429 
queue_avg = 0.002993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00299303
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18376 n_nop=18360 n_act=2 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007619
n_activity=60 dram_eff=0.2333
bk0: 8a 18359i bk1: 6a 18361i bk2: 0a 18376i bk3: 0a 18376i bk4: 0a 18376i bk5: 0a 18376i bk6: 0a 18376i bk7: 0a 18376i bk8: 0a 18376i bk9: 0a 18376i bk10: 0a 18376i bk11: 0a 18376i bk12: 0a 18376i bk13: 0a 18376i bk14: 0a 18376i bk15: 0a 18376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.437500
Bank_Level_Parallism_Col = 1.419355
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.419355 

BW Util details:
bwutil = 0.000762 
total_CMD = 18376 
util_bw = 14 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 18344 

BW Util Bottlenecks: 
RCDc_limit = 19 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18376 
n_nop = 18360 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.000762 
Either_Row_CoL_Bus_Util = 0.000871 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002939 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00293862
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18376 n_nop=18356 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009795
n_activity=53 dram_eff=0.3396
bk0: 9a 18359i bk1: 9a 18359i bk2: 0a 18376i bk3: 0a 18376i bk4: 0a 18376i bk5: 0a 18376i bk6: 0a 18376i bk7: 0a 18376i bk8: 0a 18376i bk9: 0a 18376i bk10: 0a 18376i bk11: 0a 18376i bk12: 0a 18376i bk13: 0a 18376i bk14: 0a 18376i bk15: 0a 18376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677419
Bank_Level_Parallism_Col = 1.633333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.633333 

BW Util details:
bwutil = 0.000980 
total_CMD = 18376 
util_bw = 18 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 18345 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18376 
n_nop = 18356 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.000980 
Either_Row_CoL_Bus_Util = 0.001088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00228559
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18376 n_nop=18361 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007074
n_activity=77 dram_eff=0.1688
bk0: 6a 18358i bk1: 7a 18362i bk2: 0a 18376i bk3: 0a 18376i bk4: 0a 18376i bk5: 0a 18376i bk6: 0a 18376i bk7: 0a 18376i bk8: 0a 18376i bk9: 0a 18376i bk10: 0a 18376i bk11: 0a 18376i bk12: 0a 18376i bk13: 0a 18376i bk14: 0a 18376i bk15: 0a 18376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.448276
Bank_Level_Parallism_Ready = 1.153846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.448276 

BW Util details:
bwutil = 0.000707 
total_CMD = 18376 
util_bw = 13 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 18346 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18376 
n_nop = 18361 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.000707 
Either_Row_CoL_Bus_Util = 0.000816 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0020135
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18376 n_nop=18361 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007074
n_activity=51 dram_eff=0.2549
bk0: 6a 18360i bk1: 7a 18360i bk2: 0a 18376i bk3: 0a 18376i bk4: 0a 18376i bk5: 0a 18376i bk6: 0a 18376i bk7: 0a 18376i bk8: 0a 18376i bk9: 0a 18376i bk10: 0a 18376i bk11: 0a 18376i bk12: 0a 18376i bk13: 0a 18376i bk14: 0a 18376i bk15: 0a 18376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.482759
Bank_Level_Parallism_Ready = 1.076923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.482759 

BW Util details:
bwutil = 0.000707 
total_CMD = 18376 
util_bw = 13 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 18346 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18376 
n_nop = 18361 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.000707 
Either_Row_CoL_Bus_Util = 0.000816 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00206791
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18376 n_nop=18362 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000653
n_activity=70 dram_eff=0.1714
bk0: 6a 18362i bk1: 6a 18363i bk2: 0a 18376i bk3: 0a 18376i bk4: 0a 18376i bk5: 0a 18376i bk6: 0a 18376i bk7: 0a 18376i bk8: 0a 18376i bk9: 0a 18376i bk10: 0a 18376i bk11: 0a 18376i bk12: 0a 18376i bk13: 0a 18376i bk14: 0a 18376i bk15: 0a 18376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.300000
Bank_Level_Parallism_Col = 1.275862
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.275862 

BW Util details:
bwutil = 0.000653 
total_CMD = 18376 
util_bw = 12 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 18346 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18376 
n_nop = 18362 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.000653 
Either_Row_CoL_Bus_Util = 0.000762 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00114279
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18376 n_nop=18362 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000653
n_activity=65 dram_eff=0.1846
bk0: 6a 18362i bk1: 6a 18360i bk2: 0a 18376i bk3: 0a 18376i bk4: 0a 18376i bk5: 0a 18376i bk6: 0a 18376i bk7: 0a 18376i bk8: 0a 18376i bk9: 0a 18376i bk10: 0a 18376i bk11: 0a 18376i bk12: 0a 18376i bk13: 0a 18376i bk14: 0a 18376i bk15: 0a 18376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.615385
Bank_Level_Parallism_Col = 1.520000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.520000 

BW Util details:
bwutil = 0.000653 
total_CMD = 18376 
util_bw = 12 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 18350 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18376 
n_nop = 18362 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.000653 
Either_Row_CoL_Bus_Util = 0.000762 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001578 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00157815
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18376 n_nop=18370 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002177
n_activity=71 dram_eff=0.05634
bk0: 2a 18363i bk1: 2a 18363i bk2: 0a 18376i bk3: 0a 18376i bk4: 0a 18376i bk5: 0a 18376i bk6: 0a 18376i bk7: 0a 18376i bk8: 0a 18376i bk9: 0a 18376i bk10: 0a 18376i bk11: 0a 18376i bk12: 0a 18376i bk13: 0a 18376i bk14: 0a 18376i bk15: 0a 18376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000218 
total_CMD = 18376 
util_bw = 4 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 18346 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18376 
n_nop = 18370 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.000218 
Either_Row_CoL_Bus_Util = 0.000327 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000980 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000979539
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18376 n_nop=18370 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002177
n_activity=47 dram_eff=0.08511
bk0: 2a 18363i bk1: 2a 18363i bk2: 0a 18376i bk3: 0a 18376i bk4: 0a 18376i bk5: 0a 18376i bk6: 0a 18376i bk7: 0a 18376i bk8: 0a 18376i bk9: 0a 18376i bk10: 0a 18376i bk11: 0a 18376i bk12: 0a 18376i bk13: 0a 18376i bk14: 0a 18376i bk15: 0a 18376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.363636
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000218 
total_CMD = 18376 
util_bw = 4 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 18354 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18376 
n_nop = 18370 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.000218 
Either_Row_CoL_Bus_Util = 0.000327 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000544 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000544188
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18376 n_nop=18369 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002721
n_activity=43 dram_eff=0.1163
bk0: 2a 18362i bk1: 3a 18362i bk2: 0a 18376i bk3: 0a 18376i bk4: 0a 18376i bk5: 0a 18376i bk6: 0a 18376i bk7: 0a 18376i bk8: 0a 18376i bk9: 0a 18376i bk10: 0a 18376i bk11: 0a 18376i bk12: 0a 18376i bk13: 0a 18376i bk14: 0a 18376i bk15: 0a 18376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.833333
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.000272 
total_CMD = 18376 
util_bw = 5 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 18358 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18376 
n_nop = 18369 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.000272 
Either_Row_CoL_Bus_Util = 0.000381 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000326513
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18376 n_nop=18370 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002177
n_activity=80 dram_eff=0.05
bk0: 2a 18363i bk1: 2a 18363i bk2: 0a 18376i bk3: 0a 18376i bk4: 0a 18376i bk5: 0a 18376i bk6: 0a 18376i bk7: 0a 18376i bk8: 0a 18376i bk9: 0a 18376i bk10: 0a 18376i bk11: 0a 18376i bk12: 0a 18376i bk13: 0a 18376i bk14: 0a 18376i bk15: 0a 18376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000218 
total_CMD = 18376 
util_bw = 4 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 18346 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18376 
n_nop = 18370 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.000218 
Either_Row_CoL_Bus_Util = 0.000327 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000653026
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18376 n_nop=18370 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002177
n_activity=44 dram_eff=0.09091
bk0: 2a 18363i bk1: 2a 18363i bk2: 0a 18376i bk3: 0a 18376i bk4: 0a 18376i bk5: 0a 18376i bk6: 0a 18376i bk7: 0a 18376i bk8: 0a 18376i bk9: 0a 18376i bk10: 0a 18376i bk11: 0a 18376i bk12: 0a 18376i bk13: 0a 18376i bk14: 0a 18376i bk15: 0a 18376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.578947
Bank_Level_Parallism_Col = 1.555556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555556 

BW Util details:
bwutil = 0.000218 
total_CMD = 18376 
util_bw = 4 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 18357 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18376 
n_nop = 18370 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.000218 
Either_Row_CoL_Bus_Util = 0.000327 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000761863
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18376 n_nop=18371 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002177
n_activity=56 dram_eff=0.07143
bk0: 2a 18364i bk1: 2a 18363i bk2: 0a 18376i bk3: 0a 18376i bk4: 0a 18376i bk5: 0a 18376i bk6: 0a 18376i bk7: 0a 18376i bk8: 0a 18376i bk9: 0a 18376i bk10: 0a 18376i bk11: 0a 18376i bk12: 0a 18376i bk13: 0a 18376i bk14: 0a 18376i bk15: 0a 18376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.035714
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000218 
total_CMD = 18376 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 18348 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18376 
n_nop = 18371 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.000218 
Either_Row_CoL_Bus_Util = 0.000272 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.200000 
queue_avg = 0.000218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000217675
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18376 n_nop=18369 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002721
n_activity=64 dram_eff=0.07812
bk0: 3a 18364i bk1: 2a 18364i bk2: 0a 18376i bk3: 0a 18376i bk4: 0a 18376i bk5: 0a 18376i bk6: 0a 18376i bk7: 0a 18376i bk8: 0a 18376i bk9: 0a 18376i bk10: 0a 18376i bk11: 0a 18376i bk12: 0a 18376i bk13: 0a 18376i bk14: 0a 18376i bk15: 0a 18376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.115385
Bank_Level_Parallism_Col = 1.080000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.080000 

BW Util details:
bwutil = 0.000272 
total_CMD = 18376 
util_bw = 5 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 18350 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18376 
n_nop = 18369 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.000272 
Either_Row_CoL_Bus_Util = 0.000381 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18376 n_nop=18370 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002177
n_activity=47 dram_eff=0.08511
bk0: 2a 18363i bk1: 2a 18363i bk2: 0a 18376i bk3: 0a 18376i bk4: 0a 18376i bk5: 0a 18376i bk6: 0a 18376i bk7: 0a 18376i bk8: 0a 18376i bk9: 0a 18376i bk10: 0a 18376i bk11: 0a 18376i bk12: 0a 18376i bk13: 0a 18376i bk14: 0a 18376i bk15: 0a 18376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.363636
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000218 
total_CMD = 18376 
util_bw = 4 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 18354 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18376 
n_nop = 18370 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.000218 
Either_Row_CoL_Bus_Util = 0.000327 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000217675

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2125, Miss = 1232, Miss_rate = 0.580, Pending_hits = 84, Reservation_fails = 0
L2_cache_bank[1]: Access = 1732, Miss = 1024, Miss_rate = 0.591, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[2]: Access = 2136, Miss = 1228, Miss_rate = 0.575, Pending_hits = 89, Reservation_fails = 0
L2_cache_bank[3]: Access = 1749, Miss = 1024, Miss_rate = 0.585, Pending_hits = 95, Reservation_fails = 0
L2_cache_bank[4]: Access = 2141, Miss = 1230, Miss_rate = 0.574, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[5]: Access = 1750, Miss = 1024, Miss_rate = 0.585, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[6]: Access = 2148, Miss = 1230, Miss_rate = 0.573, Pending_hits = 93, Reservation_fails = 0
L2_cache_bank[7]: Access = 1739, Miss = 1024, Miss_rate = 0.589, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[8]: Access = 2113, Miss = 1220, Miss_rate = 0.577, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[9]: Access = 1749, Miss = 1024, Miss_rate = 0.585, Pending_hits = 88, Reservation_fails = 0
L2_cache_bank[10]: Access = 2114, Miss = 1222, Miss_rate = 0.578, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[11]: Access = 1755, Miss = 1024, Miss_rate = 0.583, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[12]: Access = 2141, Miss = 1220, Miss_rate = 0.570, Pending_hits = 93, Reservation_fails = 0
L2_cache_bank[13]: Access = 1746, Miss = 1024, Miss_rate = 0.586, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[14]: Access = 2117, Miss = 1220, Miss_rate = 0.576, Pending_hits = 87, Reservation_fails = 0
L2_cache_bank[15]: Access = 1744, Miss = 1024, Miss_rate = 0.587, Pending_hits = 76, Reservation_fails = 0
L2_cache_bank[16]: Access = 1126, Miss = 84, Miss_rate = 0.075, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 876, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1107, Miss = 74, Miss_rate = 0.067, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[19]: Access = 877, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1119, Miss = 86, Miss_rate = 0.077, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 879, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1120, Miss = 100, Miss_rate = 0.089, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[23]: Access = 891, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1138, Miss = 74, Miss_rate = 0.065, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 880, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1131, Miss = 74, Miss_rate = 0.065, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[27]: Access = 875, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1128, Miss = 72, Miss_rate = 0.064, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[29]: Access = 885, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1122, Miss = 72, Miss_rate = 0.064, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 866, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 1048, Miss = 24, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 884, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 1028, Miss = 24, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 868, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 1025, Miss = 26, Miss_rate = 0.025, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[37]: Access = 867, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1036, Miss = 24, Miss_rate = 0.023, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[39]: Access = 858, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 1048, Miss = 24, Miss_rate = 0.023, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[41]: Access = 875, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 1031, Miss = 24, Miss_rate = 0.023, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[43]: Access = 868, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 1029, Miss = 26, Miss_rate = 0.025, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[45]: Access = 871, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 1044, Miss = 24, Miss_rate = 0.023, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[47]: Access = 873, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 62272
L2_total_cache_misses = 18826
L2_total_cache_miss_rate = 0.3023
L2_total_cache_pending_hits = 1551
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40321
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1551
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4232
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13020
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1574
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 59124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3148
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=62272
icnt_total_pkts_simt_to_mem=62272
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 62272
Req_Network_cycles = 25943
Req_Network_injected_packets_per_cycle =       2.4003 
Req_Network_conflicts_per_cycle =       0.6027
Req_Network_conflicts_per_cycle_util =       0.8023
Req_Bank_Level_Parallism =       3.1952
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2263
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0500

Reply_Network_injected_packets_num = 62272
Reply_Network_cycles = 25943
Reply_Network_injected_packets_per_cycle =        2.4003
Reply_Network_conflicts_per_cycle =        0.7122
Reply_Network_conflicts_per_cycle_util =       0.9025
Reply_Bank_Level_Parallism =       3.0417
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0407
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0600
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 29 sec (89 sec)
gpgpu_simulation_rate = 285635 (inst/sec)
gpgpu_simulation_rate = 291 (cycle/sec)
gpgpu_silicon_slowdown = 4123711x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4be7557c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4be75570..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4be75568..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4be75560..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4be75578..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4be7555c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4be75610..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4be75618..

GPGPU-Sim PTX: cudaLaunch for 0x0x55559f8d6ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 46 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 48 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 76 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 78 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 3: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 12846
gpu_sim_insn = 12710760
gpu_ipc =     989.4722
gpu_tot_sim_cycle = 38789
gpu_tot_sim_insn = 38132280
gpu_tot_ipc =     983.0694
gpu_tot_issued_cta = 141
gpu_occupancy = 12.4795% 
gpu_tot_occupancy = 12.4802% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.4238
partiton_level_parallism_total  =       2.4081
partiton_level_parallism_util =       3.2336
partiton_level_parallism_util_total  =       3.2079
L2_BW  =      93.0735 GB/Sec
L2_BW_total  =      92.4712 GB/Sec
gpu_total_sim_rate=286708

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3244, Miss = 3244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2716, Miss = 2716, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 3244, Miss = 3244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2716, Miss = 2716, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 3244, Miss = 3244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 2716, Miss = 2716, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 113820
	L1D_total_cache_misses = 113820
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58363
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 50735
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4722
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109098
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4722

Total_core_cache_fail_stats:
ctas_completed 141, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 
gpgpu_n_tot_thrd_icount = 41823456
gpgpu_n_tot_w_icount = 1306983
gpgpu_n_stall_shd_mem = 89334
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 88686
gpgpu_n_mem_write_global = 4722
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 687960
gpgpu_n_store_insn = 30000
gpgpu_n_shmem_insn = 3920160
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 252672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 89334
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19129	W0_Idle:332709	W0_Scoreboard:5370875	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:9657	W13:7452	W14:7452	W15:7452	W16:7452	W17:7452	W18:7452	W19:7452	W20:9105	W21:7452	W22:7452	W23:7452	W24:7452	W25:7452	W26:7452	W27:7452	W28:7452	W29:7452	W30:7452	W31:7452	W32:1154085
single_issue_nums: WS0:327159	WS1:327159	WS2:327159	WS3:325506	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 709488 {8:88686,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 188880 {40:4722,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3547440 {40:88686,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37776 {8:4722,}
maxmflatency = 486 
max_icnt2mem_latency = 140 
maxmrqlatency = 70 
max_icnt2sh_latency = 40 
averagemflatency = 230 
avg_icnt2mem_latency = 27 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 2 
mrq_lat_table:5830 	7776 	5197 	2987 	2307 	1635 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	65727 	27681 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	82650 	8673 	2056 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	82151 	8451 	1976 	798 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	61 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     11167     11406      9379      9520      2286      2592      3838      3805      6185      5914      7378      7376      7525      8168      9353      9456 
dram[1]:     11165     11790      9378      9511      2297      2612      3824      3802      5936      6192      7275      7401      7529      8173      9355      9459 
dram[2]:     11208     11808      9003      9428      2296      2656      3898      3900      6095      6063      7398      7432      7531      7071      9358      9521 
dram[3]:     11203     11795      9351      8775      2293      2631      3905      3920      6099      6077      7391      7404      7534      7068      9360      9517 
dram[4]:     11250     10725      9379      9423      1929      2626      3855      3908      5927      5902      7256      7418      7877      8064      9733      9860 
dram[5]:     11263     10738      9415      9422      2278      2621      3896      3809      5921      5896      7392      7381      7865      8070      9356      9873 
dram[6]:     11191     10766      9075      9518      2643      2598      3828      3805      5930      5904      7161      7384      7868      8088      9737      9543 
dram[7]:     11233     11093      9062      9432      1933      2602      3818      3811      5916      5890      7265      6992      7541      8064      9366      9864 
dram[8]:       447       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       458       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       433       445         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       435       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       435       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       433       441         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       442       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       433       434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       476       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       433       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       445       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       519       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       433       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       452       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       466       451         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       452       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 30.333334 40.400002 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 30.000000 40.400002 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 30.000000 40.599998 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 30.000000 40.599998 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 30.000000 40.400002 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 31.500000 40.400002 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 30.000000 40.400002 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 30.000000 40.400002 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]:  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  2.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 25740/472 = 54.533897
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       222       234       224       216       192       192       192       192       192       192       192       192       192       192       192       192 
dram[1]:       220       234       224       216       192       192       192       192       192       192       192       192       192       192       192       192 
dram[2]:       220       235       224       216       192       192       192       192       192       192       192       192       192       192       192       192 
dram[3]:       220       235       224       216       192       192       192       192       192       192       192       192       192       192       192       192 
dram[4]:       220       234       224       216       192       192       192       192       192       192       192       192       192       192       192       192 
dram[5]:       221       234       224       224       192       192       192       192       192       192       192       192       192       192       192       192 
dram[6]:       220       234       224       216       192       192       192       192       192       192       192       192       192       192       192       192 
dram[7]:       220       234       224       216       192       192       192       192       192       192       192       192       192       192       192       192 
dram[8]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         9         9         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         2         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         3         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 25740
min_bank_accesses = 0!
chip skew: 3207/4 = 801.75
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        668       641       491       482       491       456       493       450       462       470       427       457       434       444       429       445
dram[1]:        702       623       481       530       443       494       454       489       475       459       465       428       436       425       452       429
dram[2]:        695       617       503       519       474       479       461       486       496       440       458       446       445       435       440       432
dram[3]:        700       635       509       488       485       465       485       482       435       483       437       456       429       440       429       435
dram[4]:        686       616       489       526       487       456       469       465       438       462       442       460       430       439       433       436
dram[5]:        684       627       483       509       472       491       468       484       470       442       460       438       444       436       436       442
dram[6]:        704       626       487       530       464       509       449       486       468       455       467       437       439       426       446       431
dram[7]:        682       639       492       495       499       458       492       446       453       478       432       458       423       443       432       448
dram[8]:      10133     13244    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      13187     11209    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      10590     12912    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       9092      8995    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      13553     11540    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      14077     11505    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      14271     13282    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:      13978     12927    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:      23307     20767    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:      20483     21909    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:      21078     15388    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:      22105     20056    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:      22785     22468    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:      22665     21435    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:      14358     20838    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:      21079     21240    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        372       384       398       440       354       366       368       355       355       380       352       351       346       352       359       364
dram[1]:        396       410       401       416       360       358       362       352       355       358       360       355       352       355       355       358
dram[2]:        397       373       421       437       361       365       371       353       352       358       347       364       352       350       352       359
dram[3]:        376       376       405       422       356       383       354       372       354       350       349       357       351       351       354       370
dram[4]:        383       370       419       486       352       371       355       371       352       351       361       352       362       354       350       348
dram[5]:        388       398       412       478       354       359       353       371       354       352       360       354       353       362       352       355
dram[6]:        402       397       396       436       354       357       351       349       353       353       366       349       360       356       357       359
dram[7]:        384       366       408       458       365       363       362       358       354       360       354       373       355       385       352       354
dram[8]:        348       335       219       225       203       205       212       205       206       199       195       191       197       200       220       208
dram[9]:        352       340       212       210       203       213       215       210       199       197       189       193       206       202       208       196
dram[10]:        349       341       217       228       202       197       211       202       200       198       190       202       221       200       201       197
dram[11]:        337       333       214       224       201       204       205       203       205       196       198       190       206       196       215       200
dram[12]:        334       390       240       204       201       207       223       200       205       210       197       195       213       194       206       202
dram[13]:        327       341       220       205       199       207       211       204       205       205       196       197       204       191       194       192
dram[14]:        347       384       215       229       199       199       210       213       215       216       198       203       204       193       202       209
dram[15]:        376       335       226       210       199       202       213       205       206       211       194       202       212       200       195       211
dram[16]:        361       327       274       273       203       212       193       217       204       211       196       195       218       201       193       199
dram[17]:        327       327       280       275       207       209       195       201       208       212       193       198       207       200       195       195
dram[18]:        338       328       274       255       209       217       194       195       204       210       193       196       214       202       192       206
dram[19]:        389       327       271       242       206       209       193       203       196       197       207       197       207       202       193       216
dram[20]:        327       328       273       219       205       209       198       199       210       201       211       201       199       199       198       197
dram[21]:        347       327       282       249       209       210       197       199       214       199       214       204       212       206       198       199
dram[22]:        372       330       281       239       203       215       193       205       213       197       206       197       205       199       197       198
dram[23]:        338       330       283       240       201       201       194       205       218       208       200       195       219       213       197       198
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27475 n_nop=24193 n_act=55 n_pre=39 n_ref_event=93826265332384 n_req=3200 n_rd=3200 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1165
n_activity=9375 dram_eff=0.3413
bk0: 182a 27201i bk1: 202a 27193i bk2: 256a 27181i bk3: 256a 27178i bk4: 192a 27261i bk5: 192a 27255i bk6: 192a 27275i bk7: 192a 27261i bk8: 192a 27266i bk9: 192a 27250i bk10: 192a 27279i bk11: 192a 27267i bk12: 192a 27275i bk13: 192a 27263i bk14: 192a 27282i bk15: 192a 27260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982813
Row_Buffer_Locality_read = 0.982813
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.158776
Bank_Level_Parallism_Col = 0.669522
Bank_Level_Parallism_Ready = 1.054688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.116470 
total_CMD = 27475 
util_bw = 3200 
Wasted_Col = 2364 
Wasted_Row = 350 
Idle = 21561 

BW Util Bottlenecks: 
RCDc_limit = 604 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1825 
rwq = 0 
CCDLc_limit_alone = 1825 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27475 
n_nop = 24193 
Read = 3200 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 39 
n_ref = 93826265332384 
n_req = 3200 
total_req = 3200 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 3200 
Row_Bus_Util =  0.003421 
CoL_Bus_Util = 0.116470 
Either_Row_CoL_Bus_Util = 0.119454 
Issued_on_Two_Bus_Simul_Util = 0.000437 
issued_two_Eff = 0.003656 
queue_avg = 0.509663 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.509663
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27475 n_nop=24192 n_act=55 n_pre=39 n_ref_event=0 n_req=3198 n_rd=3198 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1164
n_activity=9420 dram_eff=0.3395
bk0: 180a 27207i bk1: 202a 27203i bk2: 256a 27201i bk3: 256a 27168i bk4: 192a 27271i bk5: 192a 27254i bk6: 192a 27263i bk7: 192a 27261i bk8: 192a 27276i bk9: 192a 27257i bk10: 192a 27280i bk11: 192a 27278i bk12: 192a 27282i bk13: 192a 27256i bk14: 192a 27273i bk15: 192a 27252i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982802
Row_Buffer_Locality_read = 0.982802
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.154863
Bank_Level_Parallism_Col = 1.004469
Bank_Level_Parallism_Ready = 1.047842
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.116397 
total_CMD = 27475 
util_bw = 3198 
Wasted_Col = 2363 
Wasted_Row = 341 
Idle = 21573 

BW Util Bottlenecks: 
RCDc_limit = 587 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1833 
rwq = 0 
CCDLc_limit_alone = 1833 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27475 
n_nop = 24192 
Read = 3198 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 39 
n_ref = 0 
n_req = 3198 
total_req = 3198 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 3198 
Row_Bus_Util =  0.003421 
CoL_Bus_Util = 0.116397 
Either_Row_CoL_Bus_Util = 0.119490 
Issued_on_Two_Bus_Simul_Util = 0.000328 
issued_two_Eff = 0.002741 
queue_avg = 0.502166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.502166
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27475 n_nop=24191 n_act=55 n_pre=39 n_ref_event=4564736266875427237 n_req=3199 n_rd=3199 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1164
n_activity=9560 dram_eff=0.3346
bk0: 180a 27206i bk1: 203a 27187i bk2: 256a 27204i bk3: 256a 27178i bk4: 192a 27260i bk5: 192a 27260i bk6: 192a 27264i bk7: 192a 27254i bk8: 192a 27284i bk9: 192a 27251i bk10: 192a 27267i bk11: 192a 27272i bk12: 192a 27263i bk13: 192a 27265i bk14: 192a 27269i bk15: 192a 27253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982807
Row_Buffer_Locality_read = 0.982807
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.163248
Bank_Level_Parallism_Col = 1.154968
Bank_Level_Parallism_Ready = 1.051579
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154968 

BW Util details:
bwutil = 0.116433 
total_CMD = 27475 
util_bw = 3199 
Wasted_Col = 2329 
Wasted_Row = 371 
Idle = 21576 

BW Util Bottlenecks: 
RCDc_limit = 601 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1786 
rwq = 0 
CCDLc_limit_alone = 1786 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27475 
n_nop = 24191 
Read = 3199 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 39 
n_ref = 4564736266875427237 
n_req = 3199 
total_req = 3199 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 3199 
Row_Bus_Util =  0.003421 
CoL_Bus_Util = 0.116433 
Either_Row_CoL_Bus_Util = 0.119527 
Issued_on_Two_Bus_Simul_Util = 0.000328 
issued_two_Eff = 0.002741 
queue_avg = 0.508499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.508499
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27475 n_nop=24192 n_act=55 n_pre=39 n_ref_event=0 n_req=3199 n_rd=3199 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1164
n_activity=9691 dram_eff=0.3301
bk0: 180a 27211i bk1: 203a 27215i bk2: 256a 27204i bk3: 256a 27187i bk4: 192a 27264i bk5: 192a 27252i bk6: 192a 27261i bk7: 192a 27248i bk8: 192a 27282i bk9: 192a 27263i bk10: 192a 27268i bk11: 192a 27262i bk12: 192a 27266i bk13: 192a 27271i bk14: 192a 27276i bk15: 192a 27258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982807
Row_Buffer_Locality_read = 0.982807
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.146440
Bank_Level_Parallism_Col = 1.142961
Bank_Level_Parallism_Ready = 1.043139
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.142961 

BW Util details:
bwutil = 0.116433 
total_CMD = 27475 
util_bw = 3199 
Wasted_Col = 2340 
Wasted_Row = 402 
Idle = 21534 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1828 
rwq = 0 
CCDLc_limit_alone = 1828 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27475 
n_nop = 24192 
Read = 3199 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 39 
n_ref = 0 
n_req = 3199 
total_req = 3199 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 3199 
Row_Bus_Util =  0.003421 
CoL_Bus_Util = 0.116433 
Either_Row_CoL_Bus_Util = 0.119490 
Issued_on_Two_Bus_Simul_Util = 0.000364 
issued_two_Eff = 0.003046 
queue_avg = 0.498672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.498672
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27475 n_nop=24197 n_act=55 n_pre=39 n_ref_event=0 n_req=3198 n_rd=3198 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1164
n_activity=9745 dram_eff=0.3282
bk0: 180a 27210i bk1: 202a 27195i bk2: 256a 27192i bk3: 256a 27180i bk4: 192a 27262i bk5: 192a 27237i bk6: 192a 27269i bk7: 192a 27256i bk8: 192a 27279i bk9: 192a 27268i bk10: 192a 27280i bk11: 192a 27267i bk12: 192a 27285i bk13: 192a 27276i bk14: 192a 27285i bk15: 192a 27255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982802
Row_Buffer_Locality_read = 0.982802
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.153664
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.054722
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.116397 
total_CMD = 27475 
util_bw = 3198 
Wasted_Col = 2342 
Wasted_Row = 356 
Idle = 21579 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1829 
rwq = 0 
CCDLc_limit_alone = 1829 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27475 
n_nop = 24197 
Read = 3198 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 39 
n_ref = 0 
n_req = 3198 
total_req = 3198 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 3198 
Row_Bus_Util =  0.003421 
CoL_Bus_Util = 0.116397 
Either_Row_CoL_Bus_Util = 0.119308 
Issued_on_Two_Bus_Simul_Util = 0.000510 
issued_two_Eff = 0.004271 
queue_avg = 0.536342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.536342
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27475 n_nop=24186 n_act=55 n_pre=39 n_ref_event=0 n_req=3207 n_rd=3207 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1167
n_activity=9563 dram_eff=0.3354
bk0: 189a 27192i bk1: 202a 27200i bk2: 256a 27202i bk3: 256a 27179i bk4: 192a 27272i bk5: 192a 27257i bk6: 192a 27277i bk7: 192a 27273i bk8: 192a 27269i bk9: 192a 27259i bk10: 192a 27262i bk11: 192a 27265i bk12: 192a 27265i bk13: 192a 27262i bk14: 192a 27274i bk15: 192a 27269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982850
Row_Buffer_Locality_read = 0.982850
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.163543
Bank_Level_Parallism_Col = 1.151233
Bank_Level_Parallism_Ready = 1.041784
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.151233 

BW Util details:
bwutil = 0.116724 
total_CMD = 27475 
util_bw = 3207 
Wasted_Col = 2310 
Wasted_Row = 353 
Idle = 21605 

BW Util Bottlenecks: 
RCDc_limit = 579 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1797 
rwq = 0 
CCDLc_limit_alone = 1797 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27475 
n_nop = 24186 
Read = 3207 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 39 
n_ref = 0 
n_req = 3207 
total_req = 3207 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 3207 
Row_Bus_Util =  0.003421 
CoL_Bus_Util = 0.116724 
Either_Row_CoL_Bus_Util = 0.119709 
Issued_on_Two_Bus_Simul_Util = 0.000437 
issued_two_Eff = 0.003649 
queue_avg = 0.577070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.57707
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27475 n_nop=24199 n_act=55 n_pre=39 n_ref_event=0 n_req=3198 n_rd=3198 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1164
n_activity=9492 dram_eff=0.3369
bk0: 180a 27197i bk1: 202a 27190i bk2: 256a 27197i bk3: 256a 27187i bk4: 192a 27259i bk5: 192a 27257i bk6: 192a 27275i bk7: 192a 27253i bk8: 192a 27272i bk9: 192a 27259i bk10: 192a 27271i bk11: 192a 27253i bk12: 192a 27279i bk13: 192a 27269i bk14: 192a 27272i bk15: 192a 27263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982802
Row_Buffer_Locality_read = 0.982802
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.167491
Bank_Level_Parallism_Col = 1.153762
Bank_Level_Parallism_Ready = 1.042839
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.152301 

BW Util details:
bwutil = 0.116397 
total_CMD = 27475 
util_bw = 3198 
Wasted_Col = 2318 
Wasted_Row = 347 
Idle = 21612 

BW Util Bottlenecks: 
RCDc_limit = 572 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1828 
rwq = 0 
CCDLc_limit_alone = 1828 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27475 
n_nop = 24199 
Read = 3198 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 39 
n_ref = 0 
n_req = 3198 
total_req = 3198 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 3198 
Row_Bus_Util =  0.003421 
CoL_Bus_Util = 0.116397 
Either_Row_CoL_Bus_Util = 0.119236 
Issued_on_Two_Bus_Simul_Util = 0.000582 
issued_two_Eff = 0.004884 
queue_avg = 0.483057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.483057
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27475 n_nop=24199 n_act=55 n_pre=39 n_ref_event=0 n_req=3198 n_rd=3198 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1164
n_activity=9606 dram_eff=0.3329
bk0: 180a 27203i bk1: 202a 27206i bk2: 256a 27203i bk3: 256a 27180i bk4: 192a 27260i bk5: 192a 27253i bk6: 192a 27272i bk7: 192a 27260i bk8: 192a 27260i bk9: 192a 27256i bk10: 192a 27263i bk11: 192a 27267i bk12: 192a 27252i bk13: 192a 27273i bk14: 192a 27280i bk15: 192a 27272i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982802
Row_Buffer_Locality_read = 0.982802
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.176734
Bank_Level_Parallism_Col = 1.164176
Bank_Level_Parallism_Ready = 1.051282
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.162701 

BW Util details:
bwutil = 0.116397 
total_CMD = 27475 
util_bw = 3198 
Wasted_Col = 2264 
Wasted_Row = 349 
Idle = 21664 

BW Util Bottlenecks: 
RCDc_limit = 568 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1774 
rwq = 0 
CCDLc_limit_alone = 1774 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27475 
n_nop = 24199 
Read = 3198 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 39 
n_ref = 0 
n_req = 3198 
total_req = 3198 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 3198 
Row_Bus_Util =  0.003421 
CoL_Bus_Util = 0.116397 
Either_Row_CoL_Bus_Util = 0.119236 
Issued_on_Two_Bus_Simul_Util = 0.000582 
issued_two_Eff = 0.004884 
queue_avg = 0.519272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.519272
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27475 n_nop=27459 n_act=2 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005096
n_activity=61 dram_eff=0.2295
bk0: 8a 27458i bk1: 6a 27459i bk2: 0a 27475i bk3: 0a 27475i bk4: 0a 27475i bk5: 0a 27475i bk6: 0a 27475i bk7: 0a 27475i bk8: 0a 27475i bk9: 0a 27475i bk10: 0a 27475i bk11: 0a 27475i bk12: 0a 27475i bk13: 0a 27475i bk14: 0a 27475i bk15: 0a 27475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.305556
Bank_Level_Parallism_Col = 1.285714
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.285714 

BW Util details:
bwutil = 0.000510 
total_CMD = 27475 
util_bw = 14 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 27439 

BW Util Bottlenecks: 
RCDc_limit = 19 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27475 
n_nop = 27459 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.000510 
Either_Row_CoL_Bus_Util = 0.000582 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00156506
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27475 n_nop=27461 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004732
n_activity=63 dram_eff=0.2063
bk0: 6a 27459i bk1: 7a 27457i bk2: 0a 27475i bk3: 0a 27475i bk4: 0a 27475i bk5: 0a 27475i bk6: 0a 27475i bk7: 0a 27475i bk8: 0a 27475i bk9: 0a 27475i bk10: 0a 27475i bk11: 0a 27475i bk12: 0a 27475i bk13: 0a 27475i bk14: 0a 27475i bk15: 0a 27475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.175000
Bank_Level_Parallism_Col = 1.153846
Bank_Level_Parallism_Ready = 1.153846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.153846 

BW Util details:
bwutil = 0.000473 
total_CMD = 27475 
util_bw = 13 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 27435 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27475 
n_nop = 27461 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000510 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.071429 
queue_avg = 0.002002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00200182
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27475 n_nop=27459 n_act=2 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005096
n_activity=60 dram_eff=0.2333
bk0: 8a 27458i bk1: 6a 27460i bk2: 0a 27475i bk3: 0a 27475i bk4: 0a 27475i bk5: 0a 27475i bk6: 0a 27475i bk7: 0a 27475i bk8: 0a 27475i bk9: 0a 27475i bk10: 0a 27475i bk11: 0a 27475i bk12: 0a 27475i bk13: 0a 27475i bk14: 0a 27475i bk15: 0a 27475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.437500
Bank_Level_Parallism_Col = 1.419355
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.419355 

BW Util details:
bwutil = 0.000510 
total_CMD = 27475 
util_bw = 14 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 27443 

BW Util Bottlenecks: 
RCDc_limit = 19 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27475 
n_nop = 27459 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.000510 
Either_Row_CoL_Bus_Util = 0.000582 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00196542
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27475 n_nop=27455 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006551
n_activity=53 dram_eff=0.3396
bk0: 9a 27458i bk1: 9a 27458i bk2: 0a 27475i bk3: 0a 27475i bk4: 0a 27475i bk5: 0a 27475i bk6: 0a 27475i bk7: 0a 27475i bk8: 0a 27475i bk9: 0a 27475i bk10: 0a 27475i bk11: 0a 27475i bk12: 0a 27475i bk13: 0a 27475i bk14: 0a 27475i bk15: 0a 27475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677419
Bank_Level_Parallism_Col = 1.633333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.633333 

BW Util details:
bwutil = 0.000655 
total_CMD = 27475 
util_bw = 18 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 27444 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27475 
n_nop = 27455 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.000655 
Either_Row_CoL_Bus_Util = 0.000728 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00152866
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27475 n_nop=27460 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004732
n_activity=77 dram_eff=0.1688
bk0: 6a 27457i bk1: 7a 27461i bk2: 0a 27475i bk3: 0a 27475i bk4: 0a 27475i bk5: 0a 27475i bk6: 0a 27475i bk7: 0a 27475i bk8: 0a 27475i bk9: 0a 27475i bk10: 0a 27475i bk11: 0a 27475i bk12: 0a 27475i bk13: 0a 27475i bk14: 0a 27475i bk15: 0a 27475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.448276
Bank_Level_Parallism_Ready = 1.153846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.448276 

BW Util details:
bwutil = 0.000473 
total_CMD = 27475 
util_bw = 13 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 27445 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27475 
n_nop = 27460 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00134668
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27475 n_nop=27460 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004732
n_activity=51 dram_eff=0.2549
bk0: 6a 27459i bk1: 7a 27459i bk2: 0a 27475i bk3: 0a 27475i bk4: 0a 27475i bk5: 0a 27475i bk6: 0a 27475i bk7: 0a 27475i bk8: 0a 27475i bk9: 0a 27475i bk10: 0a 27475i bk11: 0a 27475i bk12: 0a 27475i bk13: 0a 27475i bk14: 0a 27475i bk15: 0a 27475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.482759
Bank_Level_Parallism_Ready = 1.076923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.482759 

BW Util details:
bwutil = 0.000473 
total_CMD = 27475 
util_bw = 13 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 27445 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27475 
n_nop = 27460 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000546 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00138308
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27475 n_nop=27461 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004368
n_activity=70 dram_eff=0.1714
bk0: 6a 27461i bk1: 6a 27462i bk2: 0a 27475i bk3: 0a 27475i bk4: 0a 27475i bk5: 0a 27475i bk6: 0a 27475i bk7: 0a 27475i bk8: 0a 27475i bk9: 0a 27475i bk10: 0a 27475i bk11: 0a 27475i bk12: 0a 27475i bk13: 0a 27475i bk14: 0a 27475i bk15: 0a 27475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.300000
Bank_Level_Parallism_Col = 1.275862
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.275862 

BW Util details:
bwutil = 0.000437 
total_CMD = 27475 
util_bw = 12 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 27445 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27475 
n_nop = 27461 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000510 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000764331
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27475 n_nop=27461 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004368
n_activity=65 dram_eff=0.1846
bk0: 6a 27461i bk1: 6a 27459i bk2: 0a 27475i bk3: 0a 27475i bk4: 0a 27475i bk5: 0a 27475i bk6: 0a 27475i bk7: 0a 27475i bk8: 0a 27475i bk9: 0a 27475i bk10: 0a 27475i bk11: 0a 27475i bk12: 0a 27475i bk13: 0a 27475i bk14: 0a 27475i bk15: 0a 27475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.615385
Bank_Level_Parallism_Col = 1.520000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.520000 

BW Util details:
bwutil = 0.000437 
total_CMD = 27475 
util_bw = 12 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 27449 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27475 
n_nop = 27461 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000510 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00105551
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27475 n_nop=27469 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001456
n_activity=71 dram_eff=0.05634
bk0: 2a 27462i bk1: 2a 27462i bk2: 0a 27475i bk3: 0a 27475i bk4: 0a 27475i bk5: 0a 27475i bk6: 0a 27475i bk7: 0a 27475i bk8: 0a 27475i bk9: 0a 27475i bk10: 0a 27475i bk11: 0a 27475i bk12: 0a 27475i bk13: 0a 27475i bk14: 0a 27475i bk15: 0a 27475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000146 
total_CMD = 27475 
util_bw = 4 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 27445 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27475 
n_nop = 27469 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.000146 
Either_Row_CoL_Bus_Util = 0.000218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000655141
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27475 n_nop=27469 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001456
n_activity=47 dram_eff=0.08511
bk0: 2a 27462i bk1: 2a 27462i bk2: 0a 27475i bk3: 0a 27475i bk4: 0a 27475i bk5: 0a 27475i bk6: 0a 27475i bk7: 0a 27475i bk8: 0a 27475i bk9: 0a 27475i bk10: 0a 27475i bk11: 0a 27475i bk12: 0a 27475i bk13: 0a 27475i bk14: 0a 27475i bk15: 0a 27475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.363636
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000146 
total_CMD = 27475 
util_bw = 4 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 27453 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27475 
n_nop = 27469 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.000146 
Either_Row_CoL_Bus_Util = 0.000218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000363967
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27475 n_nop=27468 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000182
n_activity=43 dram_eff=0.1163
bk0: 2a 27461i bk1: 3a 27461i bk2: 0a 27475i bk3: 0a 27475i bk4: 0a 27475i bk5: 0a 27475i bk6: 0a 27475i bk7: 0a 27475i bk8: 0a 27475i bk9: 0a 27475i bk10: 0a 27475i bk11: 0a 27475i bk12: 0a 27475i bk13: 0a 27475i bk14: 0a 27475i bk15: 0a 27475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.833333
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.000182 
total_CMD = 27475 
util_bw = 5 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 27457 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27475 
n_nop = 27468 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.000182 
Either_Row_CoL_Bus_Util = 0.000255 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00021838
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27475 n_nop=27469 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001456
n_activity=80 dram_eff=0.05
bk0: 2a 27462i bk1: 2a 27462i bk2: 0a 27475i bk3: 0a 27475i bk4: 0a 27475i bk5: 0a 27475i bk6: 0a 27475i bk7: 0a 27475i bk8: 0a 27475i bk9: 0a 27475i bk10: 0a 27475i bk11: 0a 27475i bk12: 0a 27475i bk13: 0a 27475i bk14: 0a 27475i bk15: 0a 27475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000146 
total_CMD = 27475 
util_bw = 4 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 27445 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27475 
n_nop = 27469 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.000146 
Either_Row_CoL_Bus_Util = 0.000218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000436761
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27475 n_nop=27469 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001456
n_activity=44 dram_eff=0.09091
bk0: 2a 27462i bk1: 2a 27462i bk2: 0a 27475i bk3: 0a 27475i bk4: 0a 27475i bk5: 0a 27475i bk6: 0a 27475i bk7: 0a 27475i bk8: 0a 27475i bk9: 0a 27475i bk10: 0a 27475i bk11: 0a 27475i bk12: 0a 27475i bk13: 0a 27475i bk14: 0a 27475i bk15: 0a 27475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.578947
Bank_Level_Parallism_Col = 1.555556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555556 

BW Util details:
bwutil = 0.000146 
total_CMD = 27475 
util_bw = 4 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 27456 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27475 
n_nop = 27469 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.000146 
Either_Row_CoL_Bus_Util = 0.000218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000509554
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27475 n_nop=27470 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001456
n_activity=56 dram_eff=0.07143
bk0: 2a 27463i bk1: 2a 27462i bk2: 0a 27475i bk3: 0a 27475i bk4: 0a 27475i bk5: 0a 27475i bk6: 0a 27475i bk7: 0a 27475i bk8: 0a 27475i bk9: 0a 27475i bk10: 0a 27475i bk11: 0a 27475i bk12: 0a 27475i bk13: 0a 27475i bk14: 0a 27475i bk15: 0a 27475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.035714
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000146 
total_CMD = 27475 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 27447 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27475 
n_nop = 27470 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.000146 
Either_Row_CoL_Bus_Util = 0.000182 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.200000 
queue_avg = 0.000146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000145587
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27475 n_nop=27468 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000182
n_activity=64 dram_eff=0.07812
bk0: 3a 27463i bk1: 2a 27463i bk2: 0a 27475i bk3: 0a 27475i bk4: 0a 27475i bk5: 0a 27475i bk6: 0a 27475i bk7: 0a 27475i bk8: 0a 27475i bk9: 0a 27475i bk10: 0a 27475i bk11: 0a 27475i bk12: 0a 27475i bk13: 0a 27475i bk14: 0a 27475i bk15: 0a 27475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.115385
Bank_Level_Parallism_Col = 1.080000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.080000 

BW Util details:
bwutil = 0.000182 
total_CMD = 27475 
util_bw = 5 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 27449 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27475 
n_nop = 27468 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.000182 
Either_Row_CoL_Bus_Util = 0.000255 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27475 n_nop=27469 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001456
n_activity=47 dram_eff=0.08511
bk0: 2a 27462i bk1: 2a 27462i bk2: 0a 27475i bk3: 0a 27475i bk4: 0a 27475i bk5: 0a 27475i bk6: 0a 27475i bk7: 0a 27475i bk8: 0a 27475i bk9: 0a 27475i bk10: 0a 27475i bk11: 0a 27475i bk12: 0a 27475i bk13: 0a 27475i bk14: 0a 27475i bk15: 0a 27475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.363636
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000146 
total_CMD = 27475 
util_bw = 4 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 27453 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27475 
n_nop = 27469 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.000146 
Either_Row_CoL_Bus_Util = 0.000218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000145587

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3170, Miss = 1776, Miss_rate = 0.560, Pending_hits = 110, Reservation_fails = 0
L2_cache_bank[1]: Access = 2606, Miss = 1536, Miss_rate = 0.589, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[2]: Access = 3207, Miss = 1772, Miss_rate = 0.553, Pending_hits = 119, Reservation_fails = 0
L2_cache_bank[3]: Access = 2615, Miss = 1536, Miss_rate = 0.587, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 3199, Miss = 1774, Miss_rate = 0.555, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[5]: Access = 2644, Miss = 1536, Miss_rate = 0.581, Pending_hits = 157, Reservation_fails = 0
L2_cache_bank[6]: Access = 3197, Miss = 1774, Miss_rate = 0.555, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[7]: Access = 2623, Miss = 1536, Miss_rate = 0.586, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[8]: Access = 3167, Miss = 1772, Miss_rate = 0.560, Pending_hits = 127, Reservation_fails = 0
L2_cache_bank[9]: Access = 2607, Miss = 1536, Miss_rate = 0.589, Pending_hits = 109, Reservation_fails = 0
L2_cache_bank[10]: Access = 3188, Miss = 1782, Miss_rate = 0.559, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[11]: Access = 2639, Miss = 1536, Miss_rate = 0.582, Pending_hits = 155, Reservation_fails = 0
L2_cache_bank[12]: Access = 3203, Miss = 1772, Miss_rate = 0.553, Pending_hits = 126, Reservation_fails = 0
L2_cache_bank[13]: Access = 2653, Miss = 1536, Miss_rate = 0.579, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[14]: Access = 3181, Miss = 1772, Miss_rate = 0.557, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[15]: Access = 2634, Miss = 1536, Miss_rate = 0.583, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[16]: Access = 1671, Miss = 84, Miss_rate = 0.050, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 1323, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1634, Miss = 74, Miss_rate = 0.045, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[19]: Access = 1323, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1681, Miss = 86, Miss_rate = 0.051, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 1308, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1683, Miss = 100, Miss_rate = 0.059, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[23]: Access = 1325, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1686, Miss = 74, Miss_rate = 0.044, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1308, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1686, Miss = 74, Miss_rate = 0.044, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[27]: Access = 1324, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1680, Miss = 72, Miss_rate = 0.043, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[29]: Access = 1329, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1679, Miss = 72, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 1298, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 1587, Miss = 24, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 1316, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 1548, Miss = 24, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 1313, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 1540, Miss = 26, Miss_rate = 0.017, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[37]: Access = 1301, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1545, Miss = 24, Miss_rate = 0.016, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[39]: Access = 1306, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 1595, Miss = 24, Miss_rate = 0.015, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[41]: Access = 1331, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 1555, Miss = 24, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[43]: Access = 1302, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 1540, Miss = 26, Miss_rate = 0.017, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[45]: Access = 1305, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 1557, Miss = 24, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[47]: Access = 1296, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 93408
L2_total_cache_misses = 27314
L2_total_cache_miss_rate = 0.2924
L2_total_cache_pending_hits = 2201
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60745
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2201
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6354
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19386
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3148
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 88686
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4722
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=93408
icnt_total_pkts_simt_to_mem=93408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 93408
Req_Network_cycles = 38789
Req_Network_injected_packets_per_cycle =       2.4081 
Req_Network_conflicts_per_cycle =       0.6297
Req_Network_conflicts_per_cycle_util =       0.8389
Req_Bank_Level_Parallism =       3.2079
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2400
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0502

Reply_Network_injected_packets_num = 93408
Reply_Network_cycles = 38789
Reply_Network_injected_packets_per_cycle =        2.4081
Reply_Network_conflicts_per_cycle =        0.6733
Reply_Network_conflicts_per_cycle_util =       0.8577
Reply_Bank_Level_Parallism =       3.0676
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0375
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0602
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 13 sec (133 sec)
gpgpu_simulation_rate = 286708 (inst/sec)
gpgpu_simulation_rate = 291 (cycle/sec)
gpgpu_silicon_slowdown = 4123711x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4be7557c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4be75570..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4be75568..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4be75560..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4be75578..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4be7555c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4be75610..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4be75618..

GPGPU-Sim PTX: cudaLaunch for 0x0x55559f8d6ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 47 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 49 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 51 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 53 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 55 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 57 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 59 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 61 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 63 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 65 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 67 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 69 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 71 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 73 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 75 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 77 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 79 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 46 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 48 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 50 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 52 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 54 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 4: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 12797
gpu_sim_insn = 12710760
gpu_ipc =     993.2609
gpu_tot_sim_cycle = 51586
gpu_tot_sim_insn = 50843040
gpu_tot_ipc =     985.5977
gpu_tot_issued_cta = 188
gpu_occupancy = 12.4810% 
gpu_tot_occupancy = 12.4804% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.4331
partiton_level_parallism_total  =       2.4143
partiton_level_parallism_util =       3.3272
partiton_level_parallism_util_total  =       3.2369
L2_BW  =      93.4299 GB/Sec
L2_BW_total  =      92.7091 GB/Sec
gpu_total_sim_rate=287248

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4064, Miss = 4064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 3536, Miss = 3536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 4064, Miss = 4064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 3536, Miss = 3536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 4064, Miss = 4064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 3536, Miss = 3536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 4064, Miss = 4064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 3536, Miss = 3536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 151760
	L1D_total_cache_misses = 151760
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77906
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 67558
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6296
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 145464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6296

Total_core_cache_fail_stats:
ctas_completed 188, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 
gpgpu_n_tot_thrd_icount = 55764608
gpgpu_n_tot_w_icount = 1742644
gpgpu_n_stall_shd_mem = 119112
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 118248
gpgpu_n_mem_write_global = 6296
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 917280
gpgpu_n_store_insn = 40000
gpgpu_n_shmem_insn = 5226880
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 336896
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 119112
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25487	W0_Idle:443962	W0_Scoreboard:7154827	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:12876	W13:9936	W14:9936	W15:9936	W16:9936	W17:9936	W18:9936	W19:9936	W20:12140	W21:9936	W22:9936	W23:9936	W24:9936	W25:9936	W26:9936	W27:9936	W28:9936	W29:9936	W30:9936	W31:9936	W32:1538780
single_issue_nums: WS0:436212	WS1:436212	WS2:436212	WS3:434008	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 945984 {8:118248,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 251840 {40:6296,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4729920 {40:118248,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 50368 {8:6296,}
maxmflatency = 486 
max_icnt2mem_latency = 140 
maxmrqlatency = 70 
max_icnt2sh_latency = 40 
averagemflatency = 230 
avg_icnt2mem_latency = 27 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 2 
mrq_lat_table:7767 	10282 	6978 	3980 	2925 	2287 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	87662 	36882 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	110275 	11299 	2915 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	109604 	11455 	2540 	912 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	81 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     11167     11406      9379      9520      6318      6618      9089      9455      6185      5914      7378      7376      7525      8168      9353      9456 
dram[1]:     11165     11790      9378      9511      6324      6418      9217      9417      5936      6192      7275      7401      7529      8173      9355      9459 
dram[2]:     11208     11808      9003      9428      6320      5964      9211      9422      6095      6063      7398      7432      7531      7071      9358      9521 
dram[3]:     11203     11795      9351      8775      5764      6641      9454      9419      6099      6077      7391      7404      7534      7068      9360      9517 
dram[4]:     11250     10725      9379      9423      5739      6072      9274      9387      5927      5902      7256      7418      7877      8064      9733      9860 
dram[5]:     11263     10738      9415      9422      5767      6045      9284      9388      5921      5896      7392      7381      7865      8070      9356      9873 
dram[6]:     11191     10766      9075      9518      5783      6412      9141      8995      5930      5904      7161      7384      7868      8088      9737      9543 
dram[7]:     11233     11093      9062      9432      5787      6045      9155      9417      5916      5890      7265      6992      7541      8064      9366      9864 
dram[8]:       447       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       458       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       433       445         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       435       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       435       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       433       441         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       442       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       433       434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       476       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       433       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       445       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       519       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       433       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       452       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       466       451         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       452       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 37.000000 46.799999 64.000000 64.000000 64.000000 64.000000 60.799999 60.799999 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 36.666668 46.799999 64.000000 64.000000 64.000000 64.000000 60.799999 60.799999 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 36.666668 47.000000 64.000000 64.000000 64.000000 64.000000 60.799999 60.799999 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 36.666668 47.000000 64.000000 64.000000 64.000000 64.000000 60.799999 60.799999 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 36.666668 46.799999 64.000000 64.000000 64.000000 64.000000 60.799999 59.200001 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 36.833332 46.799999 64.000000 64.000000 64.000000 64.000000 60.799999 59.200001 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 36.666668 46.799999 64.000000 64.000000 64.000000 64.000000 60.799999 60.799999 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 36.666668 46.799999 64.000000 64.000000 64.000000 64.000000 60.799999 60.799999 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]:  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  2.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 34228/600 = 57.046665
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       286       298       304       304       256       256       256       256       256       256       256       256       256       256       256       256 
dram[1]:       284       298       304       304       256       256       256       256       256       256       256       256       256       256       256       256 
dram[2]:       284       299       304       304       256       256       256       256       256       256       256       256       256       256       256       256 
dram[3]:       284       299       304       304       256       256       256       256       256       256       256       256       256       256       256       256 
dram[4]:       284       298       304       296       256       256       256       256       256       256       256       256       256       256       256       256 
dram[5]:       285       298       304       296       256       256       256       256       256       256       256       256       256       256       256       256 
dram[6]:       284       298       304       304       256       256       256       256       256       256       256       256       256       256       256       256 
dram[7]:       284       298       304       304       256       256       256       256       256       256       256       256       256       256       256       256 
dram[8]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         9         9         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         2         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         3         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 34228
min_bank_accesses = 0!
chip skew: 4264/4 = 1066.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        696       653       480       475       484       468       489       451       463       471       443       459       430       446       429       444
dram[1]:        713       646       481       514       446       486       459       491       470       463       463       438       439       424       446       427
dram[2]:        710       635       493       491       479       475       463       477       491       443       465       448       443       436       442       432
dram[3]:        716       646       492       482       477       473       478       481       444       481       440       461       431       440       431       436
dram[4]:        706       629       483       514       482       465       466       462       449       468       446       464       429       440       435       436
dram[5]:        696       646       475       499       475       478       474       479       477       445       466       446       445       432       435       439
dram[6]:        714       648       485       502       475       500       449       486       470       459       463       439       439       427       450       429
dram[7]:        704       649       473       480       485       462       490       454       458       476       437       458       424       444       431       451
dram[8]:      12492     16513    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      16424     13862    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      13234     16010    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      11295     11276    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      16728     14186    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      17513     14153    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      18002     16225    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:      17181     15928    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:      33118     30907    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:      30999     31461    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:      31522     22337    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:      32749     30318    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:      32981     33003    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:      33644     30989    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:      21632     30697    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:      31118     32126    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        372       384       398       440       355       366       368       355       356       380       352       351       346       352       359       364
dram[1]:        396       410       401       416       360       358       362       354       357       362       360       355       352       355       355       358
dram[2]:        397       373       421       437       361       365       371       353       358       358       352       371       352       355       353       359
dram[3]:        376       376       405       422       356       383       356       372       354       356       370       360       352       354       354       370
dram[4]:        383       375       419       486       352       371       355       371       368       354       361       352       362       354       350       348
dram[5]:        388       398       412       478       354       359       378       371       354       353       360       354       353       362       352       355
dram[6]:        402       397       396       436       361       357       352       363       355       353       366       353       360       356       372       359
dram[7]:        384       380       408       458       365       363       362       370       354       360       354       373       355       385       352       355
dram[8]:        348       335       219       225       204       205       212       205       206       199       195       194       197       200       220       208
dram[9]:        352       340       212       216       211       213       215       210       203       198       189       193       206       202       208       200
dram[10]:        349       341       217       228       202       201       211       202       207       198       190       202       221       205       201       201
dram[11]:        337       333       214       224       202       204       205       203       205       196       198       190       206       196       215       200
dram[12]:        334       390       240       218       201       207       223       200       205       210       197       208       213       194       206       202
dram[13]:        327       341       220       218       212       207       211       204       205       205       196       213       204       191       195       206
dram[14]:        347       384       215       229       212       202       210       213       215       216       198       203       204       193       202       209
dram[15]:        376       335       226       218       208       212       213       205       211       211       194       202       212       200       197       211
dram[16]:        361       327       274       273       205       212       193       217       204       211       196       203       218       209       195       199
dram[17]:        327       327       280       275       207       209       195       201       208       212       193       198       213       200       195       195
dram[18]:        338       328       274       255       209       217       194       200       204       210       196       196       214       212       197       206
dram[19]:        389       327       271       242       206       209       193       203       199       198       207       197       210       209       198       216
dram[20]:        327       328       273       259       205       212       198       199       210       206       211       201       207       199       198       214
dram[21]:        347       327       282       258       209       210       197       199       214       199       214       204       212       206       198       199
dram[22]:        372       330       281       253       204       215       193       205       213       197       206       197       209       199       197       198
dram[23]:        338       330       283       274       222       206       196       205       218       208       200       201       219       213       197       198
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36539 n_nop=32161 n_act=71 n_pre=55 n_ref_event=93826265332384 n_req=4264 n_rd=4264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1167
n_activity=12610 dram_eff=0.3381
bk0: 222a 36227i bk1: 234a 36226i bk2: 256a 36245i bk3: 256a 36242i bk4: 320a 36181i bk5: 320a 36173i bk6: 304a 36202i bk7: 304a 36183i bk8: 256a 36260i bk9: 256a 36233i bk10: 256a 36272i bk11: 256a 36250i bk12: 256a 36268i bk13: 256a 36241i bk14: 256a 36283i bk15: 256a 36256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983349
Row_Buffer_Locality_read = 0.983349
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.148706
Bank_Level_Parallism_Col = 0.669522
Bank_Level_Parallism_Ready = 1.054175
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.116697 
total_CMD = 36539 
util_bw = 4264 
Wasted_Col = 3178 
Wasted_Row = 520 
Idle = 28577 

BW Util Bottlenecks: 
RCDc_limit = 791 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2460 
rwq = 0 
CCDLc_limit_alone = 2460 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36539 
n_nop = 32161 
Read = 4264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 71 
n_pre = 55 
n_ref = 93826265332384 
n_req = 4264 
total_req = 4264 

Dual Bus Interface Util: 
issued_total_row = 126 
issued_total_col = 4264 
Row_Bus_Util =  0.003448 
CoL_Bus_Util = 0.116697 
Either_Row_CoL_Bus_Util = 0.119817 
Issued_on_Two_Bus_Simul_Util = 0.000328 
issued_two_Eff = 0.002741 
queue_avg = 0.511974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.511974
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36539 n_nop=32161 n_act=71 n_pre=55 n_ref_event=0 n_req=4262 n_rd=4262 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1166
n_activity=12523 dram_eff=0.3403
bk0: 220a 36238i bk1: 234a 36241i bk2: 256a 36265i bk3: 256a 36232i bk4: 320a 36172i bk5: 320a 36168i bk6: 304a 36200i bk7: 304a 36189i bk8: 256a 36268i bk9: 256a 36248i bk10: 256a 36265i bk11: 256a 36262i bk12: 256a 36270i bk13: 256a 36250i bk14: 256a 36267i bk15: 256a 36245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983341
Row_Buffer_Locality_read = 0.983341
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.157640
Bank_Level_Parallism_Col = 1.004469
Bank_Level_Parallism_Ready = 1.050915
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.116642 
total_CMD = 36539 
util_bw = 4262 
Wasted_Col = 3112 
Wasted_Row = 492 
Idle = 28673 

BW Util Bottlenecks: 
RCDc_limit = 756 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2439 
rwq = 0 
CCDLc_limit_alone = 2439 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36539 
n_nop = 32161 
Read = 4262 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 71 
n_pre = 55 
n_ref = 0 
n_req = 4262 
total_req = 4262 

Dual Bus Interface Util: 
issued_total_row = 126 
issued_total_col = 4262 
Row_Bus_Util =  0.003448 
CoL_Bus_Util = 0.116642 
Either_Row_CoL_Bus_Util = 0.119817 
Issued_on_Two_Bus_Simul_Util = 0.000274 
issued_two_Eff = 0.002284 
queue_avg = 0.495224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.495224
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36539 n_nop=32164 n_act=71 n_pre=55 n_ref_event=4564736266875427237 n_req=4263 n_rd=4263 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1167
n_activity=12684 dram_eff=0.3361
bk0: 220a 36232i bk1: 235a 36224i bk2: 256a 36268i bk3: 256a 36242i bk4: 320a 36185i bk5: 320a 36178i bk6: 304a 36195i bk7: 304a 36176i bk8: 256a 36275i bk9: 256a 36234i bk10: 256a 36263i bk11: 256a 36261i bk12: 256a 36254i bk13: 256a 36253i bk14: 256a 36254i bk15: 256a 36247i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983345
Row_Buffer_Locality_read = 0.983345
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.160955
Bank_Level_Parallism_Col = 1.152350
Bank_Level_Parallism_Ready = 1.050199
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.152213 

BW Util details:
bwutil = 0.116670 
total_CMD = 36539 
util_bw = 4263 
Wasted_Col = 3092 
Wasted_Row = 523 
Idle = 28661 

BW Util Bottlenecks: 
RCDc_limit = 781 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2379 
rwq = 0 
CCDLc_limit_alone = 2379 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36539 
n_nop = 32164 
Read = 4263 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 71 
n_pre = 55 
n_ref = 4564736266875427237 
n_req = 4263 
total_req = 4263 

Dual Bus Interface Util: 
issued_total_row = 126 
issued_total_col = 4263 
Row_Bus_Util =  0.003448 
CoL_Bus_Util = 0.116670 
Either_Row_CoL_Bus_Util = 0.119735 
Issued_on_Two_Bus_Simul_Util = 0.000383 
issued_two_Eff = 0.003200 
queue_avg = 0.503188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.503188
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36539 n_nop=32162 n_act=71 n_pre=55 n_ref_event=0 n_req=4263 n_rd=4263 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1167
n_activity=12822 dram_eff=0.3325
bk0: 220a 36242i bk1: 235a 36250i bk2: 256a 36268i bk3: 256a 36251i bk4: 320a 36169i bk5: 320a 36154i bk6: 304a 36189i bk7: 304a 36174i bk8: 256a 36269i bk9: 256a 36250i bk10: 256a 36263i bk11: 256a 36248i bk12: 256a 36260i bk13: 256a 36261i bk14: 256a 36266i bk15: 256a 36249i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983345
Row_Buffer_Locality_read = 0.983345
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.148251
Bank_Level_Parallism_Col = 1.143871
Bank_Level_Parallism_Ready = 1.045742
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.142643 

BW Util details:
bwutil = 0.116670 
total_CMD = 36539 
util_bw = 4263 
Wasted_Col = 3119 
Wasted_Row = 564 
Idle = 28593 

BW Util Bottlenecks: 
RCDc_limit = 765 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2436 
rwq = 0 
CCDLc_limit_alone = 2436 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36539 
n_nop = 32162 
Read = 4263 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 71 
n_pre = 55 
n_ref = 0 
n_req = 4263 
total_req = 4263 

Dual Bus Interface Util: 
issued_total_row = 126 
issued_total_col = 4263 
Row_Bus_Util =  0.003448 
CoL_Bus_Util = 0.116670 
Either_Row_CoL_Bus_Util = 0.119790 
Issued_on_Two_Bus_Simul_Util = 0.000328 
issued_two_Eff = 0.002742 
queue_avg = 0.506774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.506774
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36539 n_nop=32175 n_act=71 n_pre=55 n_ref_event=0 n_req=4254 n_rd=4254 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1164
n_activity=12653 dram_eff=0.3362
bk0: 220a 36238i bk1: 234a 36232i bk2: 256a 36256i bk3: 256a 36244i bk4: 320a 36183i bk5: 320a 36128i bk6: 304a 36201i bk7: 296a 36183i bk8: 256a 36273i bk9: 256a 36258i bk10: 256a 36264i bk11: 256a 36253i bk12: 256a 36271i bk13: 256a 36261i bk14: 256a 36276i bk15: 256a 36243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983310
Row_Buffer_Locality_read = 0.983310
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.153379
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.055947
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.116424 
total_CMD = 36539 
util_bw = 4254 
Wasted_Col = 3130 
Wasted_Row = 518 
Idle = 28637 

BW Util Bottlenecks: 
RCDc_limit = 754 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2466 
rwq = 0 
CCDLc_limit_alone = 2466 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36539 
n_nop = 32175 
Read = 4254 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 71 
n_pre = 55 
n_ref = 0 
n_req = 4254 
total_req = 4254 

Dual Bus Interface Util: 
issued_total_row = 126 
issued_total_col = 4254 
Row_Bus_Util =  0.003448 
CoL_Bus_Util = 0.116424 
Either_Row_CoL_Bus_Util = 0.119434 
Issued_on_Two_Bus_Simul_Util = 0.000438 
issued_two_Eff = 0.003666 
queue_avg = 0.552807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.552807
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36539 n_nop=32171 n_act=71 n_pre=55 n_ref_event=0 n_req=4255 n_rd=4255 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1165
n_activity=12609 dram_eff=0.3375
bk0: 221a 36227i bk1: 234a 36237i bk2: 256a 36266i bk3: 256a 36243i bk4: 320a 36196i bk5: 320a 36146i bk6: 304a 36222i bk7: 296a 36210i bk8: 256a 36265i bk9: 256a 36250i bk10: 256a 36254i bk11: 256a 36247i bk12: 256a 36258i bk13: 256a 36242i bk14: 256a 36260i bk15: 256a 36251i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983314
Row_Buffer_Locality_read = 0.983314
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.159577
Bank_Level_Parallism_Col = 1.150357
Bank_Level_Parallism_Ready = 1.049119
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.146784 

BW Util details:
bwutil = 0.116451 
total_CMD = 36539 
util_bw = 4255 
Wasted_Col = 3078 
Wasted_Row = 519 
Idle = 28687 

BW Util Bottlenecks: 
RCDc_limit = 756 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2415 
rwq = 0 
CCDLc_limit_alone = 2415 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36539 
n_nop = 32171 
Read = 4255 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 71 
n_pre = 55 
n_ref = 0 
n_req = 4255 
total_req = 4255 

Dual Bus Interface Util: 
issued_total_row = 126 
issued_total_col = 4255 
Row_Bus_Util =  0.003448 
CoL_Bus_Util = 0.116451 
Either_Row_CoL_Bus_Util = 0.119544 
Issued_on_Two_Bus_Simul_Util = 0.000356 
issued_two_Eff = 0.002976 
queue_avg = 0.564985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.564985
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36539 n_nop=32167 n_act=71 n_pre=55 n_ref_event=0 n_req=4262 n_rd=4262 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1166
n_activity=12486 dram_eff=0.3413
bk0: 220a 36226i bk1: 234a 36225i bk2: 256a 36261i bk3: 256a 36251i bk4: 320a 36181i bk5: 320a 36168i bk6: 304a 36195i bk7: 304a 36173i bk8: 256a 36264i bk9: 256a 36247i bk10: 256a 36268i bk11: 256a 36243i bk12: 256a 36269i bk13: 256a 36245i bk14: 256a 36274i bk15: 256a 36258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983341
Row_Buffer_Locality_read = 0.983341
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.170488
Bank_Level_Parallism_Col = 1.158875
Bank_Level_Parallism_Ready = 1.048334
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.156530 

BW Util details:
bwutil = 0.116642 
total_CMD = 36539 
util_bw = 4262 
Wasted_Col = 3042 
Wasted_Row = 503 
Idle = 28732 

BW Util Bottlenecks: 
RCDc_limit = 749 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2398 
rwq = 0 
CCDLc_limit_alone = 2398 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36539 
n_nop = 32167 
Read = 4262 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 71 
n_pre = 55 
n_ref = 0 
n_req = 4262 
total_req = 4262 

Dual Bus Interface Util: 
issued_total_row = 126 
issued_total_col = 4262 
Row_Bus_Util =  0.003448 
CoL_Bus_Util = 0.116642 
Either_Row_CoL_Bus_Util = 0.119653 
Issued_on_Two_Bus_Simul_Util = 0.000438 
issued_two_Eff = 0.003660 
queue_avg = 0.514984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.514984
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36539 n_nop=32172 n_act=71 n_pre=55 n_ref_event=0 n_req=4262 n_rd=4262 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1166
n_activity=12750 dram_eff=0.3343
bk0: 220a 36235i bk1: 234a 36242i bk2: 256a 36267i bk3: 256a 36244i bk4: 320a 36163i bk5: 320a 36145i bk6: 304a 36204i bk7: 304a 36186i bk8: 256a 36253i bk9: 256a 36249i bk10: 256a 36248i bk11: 256a 36255i bk12: 256a 36233i bk13: 256a 36253i bk14: 256a 36272i bk15: 256a 36256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983341
Row_Buffer_Locality_read = 0.983341
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.173441
Bank_Level_Parallism_Col = 1.159263
Bank_Level_Parallism_Ready = 1.052557
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154862 

BW Util details:
bwutil = 0.116642 
total_CMD = 36539 
util_bw = 4262 
Wasted_Col = 3062 
Wasted_Row = 500 
Idle = 28715 

BW Util Bottlenecks: 
RCDc_limit = 739 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2424 
rwq = 0 
CCDLc_limit_alone = 2424 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36539 
n_nop = 32172 
Read = 4262 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 71 
n_pre = 55 
n_ref = 0 
n_req = 4262 
total_req = 4262 

Dual Bus Interface Util: 
issued_total_row = 126 
issued_total_col = 4262 
Row_Bus_Util =  0.003448 
CoL_Bus_Util = 0.116642 
Either_Row_CoL_Bus_Util = 0.119516 
Issued_on_Two_Bus_Simul_Util = 0.000575 
issued_two_Eff = 0.004809 
queue_avg = 0.525192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.525192
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36539 n_nop=36523 n_act=2 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003832
n_activity=61 dram_eff=0.2295
bk0: 8a 36522i bk1: 6a 36523i bk2: 0a 36539i bk3: 0a 36539i bk4: 0a 36539i bk5: 0a 36539i bk6: 0a 36539i bk7: 0a 36539i bk8: 0a 36539i bk9: 0a 36539i bk10: 0a 36539i bk11: 0a 36539i bk12: 0a 36539i bk13: 0a 36539i bk14: 0a 36539i bk15: 0a 36539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.305556
Bank_Level_Parallism_Col = 1.285714
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.285714 

BW Util details:
bwutil = 0.000383 
total_CMD = 36539 
util_bw = 14 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 36503 

BW Util Bottlenecks: 
RCDc_limit = 19 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36539 
n_nop = 36523 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000383 
Either_Row_CoL_Bus_Util = 0.000438 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00117682
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36539 n_nop=36525 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003558
n_activity=63 dram_eff=0.2063
bk0: 6a 36523i bk1: 7a 36521i bk2: 0a 36539i bk3: 0a 36539i bk4: 0a 36539i bk5: 0a 36539i bk6: 0a 36539i bk7: 0a 36539i bk8: 0a 36539i bk9: 0a 36539i bk10: 0a 36539i bk11: 0a 36539i bk12: 0a 36539i bk13: 0a 36539i bk14: 0a 36539i bk15: 0a 36539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.175000
Bank_Level_Parallism_Col = 1.153846
Bank_Level_Parallism_Ready = 1.153846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.153846 

BW Util details:
bwutil = 0.000356 
total_CMD = 36539 
util_bw = 13 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 36499 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36539 
n_nop = 36525 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000356 
Either_Row_CoL_Bus_Util = 0.000383 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.071429 
queue_avg = 0.001505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00150524
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36539 n_nop=36523 n_act=2 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003832
n_activity=60 dram_eff=0.2333
bk0: 8a 36522i bk1: 6a 36524i bk2: 0a 36539i bk3: 0a 36539i bk4: 0a 36539i bk5: 0a 36539i bk6: 0a 36539i bk7: 0a 36539i bk8: 0a 36539i bk9: 0a 36539i bk10: 0a 36539i bk11: 0a 36539i bk12: 0a 36539i bk13: 0a 36539i bk14: 0a 36539i bk15: 0a 36539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.437500
Bank_Level_Parallism_Col = 1.419355
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.419355 

BW Util details:
bwutil = 0.000383 
total_CMD = 36539 
util_bw = 14 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 36507 

BW Util Bottlenecks: 
RCDc_limit = 19 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36539 
n_nop = 36523 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000383 
Either_Row_CoL_Bus_Util = 0.000438 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00147787
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36539 n_nop=36519 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004926
n_activity=53 dram_eff=0.3396
bk0: 9a 36522i bk1: 9a 36522i bk2: 0a 36539i bk3: 0a 36539i bk4: 0a 36539i bk5: 0a 36539i bk6: 0a 36539i bk7: 0a 36539i bk8: 0a 36539i bk9: 0a 36539i bk10: 0a 36539i bk11: 0a 36539i bk12: 0a 36539i bk13: 0a 36539i bk14: 0a 36539i bk15: 0a 36539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677419
Bank_Level_Parallism_Col = 1.633333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.633333 

BW Util details:
bwutil = 0.000493 
total_CMD = 36539 
util_bw = 18 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 36508 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36539 
n_nop = 36519 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000493 
Either_Row_CoL_Bus_Util = 0.000547 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00114946
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36539 n_nop=36524 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003558
n_activity=77 dram_eff=0.1688
bk0: 6a 36521i bk1: 7a 36525i bk2: 0a 36539i bk3: 0a 36539i bk4: 0a 36539i bk5: 0a 36539i bk6: 0a 36539i bk7: 0a 36539i bk8: 0a 36539i bk9: 0a 36539i bk10: 0a 36539i bk11: 0a 36539i bk12: 0a 36539i bk13: 0a 36539i bk14: 0a 36539i bk15: 0a 36539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.448276
Bank_Level_Parallism_Ready = 1.153846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.448276 

BW Util details:
bwutil = 0.000356 
total_CMD = 36539 
util_bw = 13 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 36509 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36539 
n_nop = 36524 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000356 
Either_Row_CoL_Bus_Util = 0.000411 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00101262
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36539 n_nop=36524 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003558
n_activity=51 dram_eff=0.2549
bk0: 6a 36523i bk1: 7a 36523i bk2: 0a 36539i bk3: 0a 36539i bk4: 0a 36539i bk5: 0a 36539i bk6: 0a 36539i bk7: 0a 36539i bk8: 0a 36539i bk9: 0a 36539i bk10: 0a 36539i bk11: 0a 36539i bk12: 0a 36539i bk13: 0a 36539i bk14: 0a 36539i bk15: 0a 36539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.482759
Bank_Level_Parallism_Ready = 1.076923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.482759 

BW Util details:
bwutil = 0.000356 
total_CMD = 36539 
util_bw = 13 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 36509 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36539 
n_nop = 36524 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000356 
Either_Row_CoL_Bus_Util = 0.000411 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00103998
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36539 n_nop=36525 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003284
n_activity=70 dram_eff=0.1714
bk0: 6a 36525i bk1: 6a 36526i bk2: 0a 36539i bk3: 0a 36539i bk4: 0a 36539i bk5: 0a 36539i bk6: 0a 36539i bk7: 0a 36539i bk8: 0a 36539i bk9: 0a 36539i bk10: 0a 36539i bk11: 0a 36539i bk12: 0a 36539i bk13: 0a 36539i bk14: 0a 36539i bk15: 0a 36539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.300000
Bank_Level_Parallism_Col = 1.275862
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.275862 

BW Util details:
bwutil = 0.000328 
total_CMD = 36539 
util_bw = 12 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 36509 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36539 
n_nop = 36525 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000328 
Either_Row_CoL_Bus_Util = 0.000383 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000574728
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36539 n_nop=36525 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003284
n_activity=65 dram_eff=0.1846
bk0: 6a 36525i bk1: 6a 36523i bk2: 0a 36539i bk3: 0a 36539i bk4: 0a 36539i bk5: 0a 36539i bk6: 0a 36539i bk7: 0a 36539i bk8: 0a 36539i bk9: 0a 36539i bk10: 0a 36539i bk11: 0a 36539i bk12: 0a 36539i bk13: 0a 36539i bk14: 0a 36539i bk15: 0a 36539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.615385
Bank_Level_Parallism_Col = 1.520000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.520000 

BW Util details:
bwutil = 0.000328 
total_CMD = 36539 
util_bw = 12 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 36513 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36539 
n_nop = 36525 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000328 
Either_Row_CoL_Bus_Util = 0.000383 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000793673
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36539 n_nop=36533 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001095
n_activity=71 dram_eff=0.05634
bk0: 2a 36526i bk1: 2a 36526i bk2: 0a 36539i bk3: 0a 36539i bk4: 0a 36539i bk5: 0a 36539i bk6: 0a 36539i bk7: 0a 36539i bk8: 0a 36539i bk9: 0a 36539i bk10: 0a 36539i bk11: 0a 36539i bk12: 0a 36539i bk13: 0a 36539i bk14: 0a 36539i bk15: 0a 36539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000109 
total_CMD = 36539 
util_bw = 4 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 36509 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36539 
n_nop = 36533 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000492624
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36539 n_nop=36533 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001095
n_activity=47 dram_eff=0.08511
bk0: 2a 36526i bk1: 2a 36526i bk2: 0a 36539i bk3: 0a 36539i bk4: 0a 36539i bk5: 0a 36539i bk6: 0a 36539i bk7: 0a 36539i bk8: 0a 36539i bk9: 0a 36539i bk10: 0a 36539i bk11: 0a 36539i bk12: 0a 36539i bk13: 0a 36539i bk14: 0a 36539i bk15: 0a 36539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.363636
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000109 
total_CMD = 36539 
util_bw = 4 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 36517 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36539 
n_nop = 36533 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00027368
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36539 n_nop=36532 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001368
n_activity=43 dram_eff=0.1163
bk0: 2a 36525i bk1: 3a 36525i bk2: 0a 36539i bk3: 0a 36539i bk4: 0a 36539i bk5: 0a 36539i bk6: 0a 36539i bk7: 0a 36539i bk8: 0a 36539i bk9: 0a 36539i bk10: 0a 36539i bk11: 0a 36539i bk12: 0a 36539i bk13: 0a 36539i bk14: 0a 36539i bk15: 0a 36539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.833333
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.000137 
total_CMD = 36539 
util_bw = 5 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 36521 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36539 
n_nop = 36532 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000137 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000164208
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36539 n_nop=36533 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001095
n_activity=80 dram_eff=0.05
bk0: 2a 36526i bk1: 2a 36526i bk2: 0a 36539i bk3: 0a 36539i bk4: 0a 36539i bk5: 0a 36539i bk6: 0a 36539i bk7: 0a 36539i bk8: 0a 36539i bk9: 0a 36539i bk10: 0a 36539i bk11: 0a 36539i bk12: 0a 36539i bk13: 0a 36539i bk14: 0a 36539i bk15: 0a 36539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000109 
total_CMD = 36539 
util_bw = 4 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 36509 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36539 
n_nop = 36533 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000328416
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36539 n_nop=36533 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001095
n_activity=44 dram_eff=0.09091
bk0: 2a 36526i bk1: 2a 36526i bk2: 0a 36539i bk3: 0a 36539i bk4: 0a 36539i bk5: 0a 36539i bk6: 0a 36539i bk7: 0a 36539i bk8: 0a 36539i bk9: 0a 36539i bk10: 0a 36539i bk11: 0a 36539i bk12: 0a 36539i bk13: 0a 36539i bk14: 0a 36539i bk15: 0a 36539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.578947
Bank_Level_Parallism_Col = 1.555556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555556 

BW Util details:
bwutil = 0.000109 
total_CMD = 36539 
util_bw = 4 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 36520 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36539 
n_nop = 36533 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000383152
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36539 n_nop=36534 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001095
n_activity=56 dram_eff=0.07143
bk0: 2a 36527i bk1: 2a 36526i bk2: 0a 36539i bk3: 0a 36539i bk4: 0a 36539i bk5: 0a 36539i bk6: 0a 36539i bk7: 0a 36539i bk8: 0a 36539i bk9: 0a 36539i bk10: 0a 36539i bk11: 0a 36539i bk12: 0a 36539i bk13: 0a 36539i bk14: 0a 36539i bk15: 0a 36539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.035714
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000109 
total_CMD = 36539 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 36511 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36539 
n_nop = 36534 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.200000 
queue_avg = 0.000109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000109472
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36539 n_nop=36532 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001368
n_activity=64 dram_eff=0.07812
bk0: 3a 36527i bk1: 2a 36527i bk2: 0a 36539i bk3: 0a 36539i bk4: 0a 36539i bk5: 0a 36539i bk6: 0a 36539i bk7: 0a 36539i bk8: 0a 36539i bk9: 0a 36539i bk10: 0a 36539i bk11: 0a 36539i bk12: 0a 36539i bk13: 0a 36539i bk14: 0a 36539i bk15: 0a 36539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.115385
Bank_Level_Parallism_Col = 1.080000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.080000 

BW Util details:
bwutil = 0.000137 
total_CMD = 36539 
util_bw = 5 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 36513 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36539 
n_nop = 36532 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000137 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36539 n_nop=36533 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001095
n_activity=47 dram_eff=0.08511
bk0: 2a 36526i bk1: 2a 36526i bk2: 0a 36539i bk3: 0a 36539i bk4: 0a 36539i bk5: 0a 36539i bk6: 0a 36539i bk7: 0a 36539i bk8: 0a 36539i bk9: 0a 36539i bk10: 0a 36539i bk11: 0a 36539i bk12: 0a 36539i bk13: 0a 36539i bk14: 0a 36539i bk15: 0a 36539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.363636
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000109 
total_CMD = 36539 
util_bw = 4 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 36517 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36539 
n_nop = 36533 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000109 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000109472

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4234, Miss = 2328, Miss_rate = 0.550, Pending_hits = 137, Reservation_fails = 0
L2_cache_bank[1]: Access = 3502, Miss = 2048, Miss_rate = 0.585, Pending_hits = 215, Reservation_fails = 0
L2_cache_bank[2]: Access = 4267, Miss = 2324, Miss_rate = 0.545, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[3]: Access = 3491, Miss = 2048, Miss_rate = 0.587, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[4]: Access = 4255, Miss = 2326, Miss_rate = 0.547, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[5]: Access = 3519, Miss = 2048, Miss_rate = 0.582, Pending_hits = 218, Reservation_fails = 0
L2_cache_bank[6]: Access = 4253, Miss = 2326, Miss_rate = 0.547, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[7]: Access = 3503, Miss = 2048, Miss_rate = 0.585, Pending_hits = 218, Reservation_fails = 0
L2_cache_bank[8]: Access = 4227, Miss = 2316, Miss_rate = 0.548, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[9]: Access = 3487, Miss = 2048, Miss_rate = 0.587, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[10]: Access = 4226, Miss = 2318, Miss_rate = 0.549, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[11]: Access = 3533, Miss = 2048, Miss_rate = 0.580, Pending_hits = 217, Reservation_fails = 0
L2_cache_bank[12]: Access = 4258, Miss = 2324, Miss_rate = 0.546, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[13]: Access = 3535, Miss = 2048, Miss_rate = 0.579, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[14]: Access = 4231, Miss = 2324, Miss_rate = 0.549, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[15]: Access = 3510, Miss = 2048, Miss_rate = 0.583, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[16]: Access = 2203, Miss = 84, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 1753, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2168, Miss = 74, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[19]: Access = 1779, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2207, Miss = 86, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 1742, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2215, Miss = 100, Miss_rate = 0.045, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[23]: Access = 1776, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 2212, Miss = 74, Miss_rate = 0.033, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1753, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 2211, Miss = 74, Miss_rate = 0.033, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[27]: Access = 1764, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 2216, Miss = 72, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[29]: Access = 1784, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 2207, Miss = 72, Miss_rate = 0.033, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 1727, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 2119, Miss = 24, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 1768, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 2077, Miss = 24, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 1740, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 2096, Miss = 26, Miss_rate = 0.012, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[37]: Access = 1746, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 2092, Miss = 24, Miss_rate = 0.011, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[39]: Access = 1746, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 2132, Miss = 24, Miss_rate = 0.011, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[41]: Access = 1758, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 2088, Miss = 24, Miss_rate = 0.011, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[43]: Access = 1750, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 2082, Miss = 26, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[45]: Access = 1744, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 2107, Miss = 24, Miss_rate = 0.011, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[47]: Access = 1751, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 124544
L2_total_cache_misses = 35802
L2_total_cache_miss_rate = 0.2875
L2_total_cache_pending_hits = 2816
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 81204
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2816
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8476
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 25752
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4722
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 118248
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6296
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=124544
icnt_total_pkts_simt_to_mem=124544
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 124544
Req_Network_cycles = 51586
Req_Network_injected_packets_per_cycle =       2.4143 
Req_Network_conflicts_per_cycle =       0.6358
Req_Network_conflicts_per_cycle_util =       0.8524
Req_Bank_Level_Parallism =       3.2369
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2436
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0503

Reply_Network_injected_packets_num = 124544
Reply_Network_cycles = 51586
Reply_Network_injected_packets_per_cycle =        2.4143
Reply_Network_conflicts_per_cycle =        0.6633
Reply_Network_conflicts_per_cycle_util =       0.8499
Reply_Bank_Level_Parallism =       3.0933
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0361
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0604
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 57 sec (177 sec)
gpgpu_simulation_rate = 287248 (inst/sec)
gpgpu_simulation_rate = 291 (cycle/sec)
gpgpu_silicon_slowdown = 4123711x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4be7557c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4be75570..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4be75568..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff4be75560..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4be75578..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4be7555c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4be75610..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff4be75618..

GPGPU-Sim PTX: cudaLaunch for 0x0x55559f8d6ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 56 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 58 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 60 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 62 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 64 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 66 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 68 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 70 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 72 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 74 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 76 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 78 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 47 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 49 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 51 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 53 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 55 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 57 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 59 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 61 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 63 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 65 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 67 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 69 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 5: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 5 
gpu_sim_cycle = 12218
gpu_sim_insn = 12070574
gpu_ipc =     987.9337
gpu_tot_sim_cycle = 63804
gpu_tot_sim_insn = 62913614
gpu_tot_ipc =     986.0450
gpu_tot_issued_cta = 235
gpu_occupancy = 12.4822% 
gpu_tot_occupancy = 12.4807% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.4116
partiton_level_parallism_total  =       2.4138
partiton_level_parallism_util =       3.3151
partiton_level_parallism_util_total  =       3.2516
L2_BW  =      92.6057 GB/Sec
L2_BW_total  =      92.6893 GB/Sec
gpu_total_sim_rate=287276

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4852, Miss = 4852, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 4885, Miss = 4885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 4736, Miss = 4736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 4885, Miss = 4885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 4888, Miss = 4888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 4885, Miss = 4885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 4172, Miss = 4172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 4849, Miss = 4849, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 4888, Miss = 4888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 4885, Miss = 4885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 4736, Miss = 4736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 4885, Miss = 4885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 4888, Miss = 4888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 4321, Miss = 4321, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 4700, Miss = 4700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 4885, Miss = 4885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 4888, Miss = 4888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 4885, Miss = 4885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 4736, Miss = 4736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 4885, Miss = 4885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 4324, Miss = 4324, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 4849, Miss = 4849, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 4736, Miss = 4736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 4885, Miss = 4885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 4888, Miss = 4888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 4885, Miss = 4885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 4736, Miss = 4736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 4321, Miss = 4321, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 4819, Miss = 4819, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 4850, Miss = 4850, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 4552, Miss = 4552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 4850, Miss = 4850, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 4856, Miss = 4856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 4725, Miss = 4725, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3916, Miss = 3916, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 4065, Miss = 4065, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 4068, Miss = 4068, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 4065, Miss = 4065, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 3916, Miss = 3916, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 4065, Miss = 4065, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 186105
	L1D_total_cache_misses = 186105
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.051
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 96430
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 81840
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 178270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7835

Total_core_cache_fail_stats:
ctas_completed 235, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 
gpgpu_n_tot_thrd_icount = 68969216
gpgpu_n_tot_w_icount = 2155288
gpgpu_n_stall_shd_mem = 145750
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 146174
gpgpu_n_mem_write_global = 7835
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1134380
gpgpu_n_store_insn = 50000
gpgpu_n_shmem_insn = 6460930
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 421120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 145750
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31847	W0_Idle:545394	W0_Scoreboard:8812579	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:13400	W13:12546	W14:12366	W15:12366	W16:12366	W17:12366	W18:12890	W19:12366	W20:14570	W21:12366	W22:12366	W23:12366	W24:12366	W25:12366	W26:12366	W27:12366	W28:12366	W29:12366	W30:12366	W31:12366	W32:1904026
single_issue_nums: WS0:539504	WS1:539504	WS2:539504	WS3:536776	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1169392 {8:146174,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 313400 {40:7835,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5846960 {40:146174,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 62680 {8:7835,}
maxmflatency = 486 
max_icnt2mem_latency = 140 
maxmrqlatency = 70 
max_icnt2sh_latency = 40 
averagemflatency = 229 
avg_icnt2mem_latency = 27 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 2 
mrq_lat_table:9551 	12609 	8575 	4864 	3425 	2817 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	109081 	44928 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	136315 	14150 	3489 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	135752 	14263 	2956 	1004 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	102 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     11167     11406      9379      9520      6318      6618      9089      9455      6185      5914      7378      7376      7525      8168      9353      9456 
dram[1]:     11165     11790      9378      9511      6324      6418      9217      9417      5936      6192      7275      7401      7529      8173      9355      9459 
dram[2]:     11208     11808      9003      9428      6320      5964      9211      9422      6095      6063      7398      7432      7531      7071      9358      9521 
dram[3]:     11203     11795      9351      8775      5764      6641      9454      9419      6099      6077      7391      7404      7534      7068      9360      9517 
dram[4]:     11250     10725      9379      9423      5739      6072      9274      9387      5927      5902      7256      7418      7877      8064      9733      9860 
dram[5]:     11263     10738      9415      9422      5767      6045      9284      9388      5921      5896      7392      7381      7865      8070      9356      9873 
dram[6]:     11191     10766      9075      9518      5783      6412      9141      8995      5930      5904      7161      7384      7868      8088      9737      9543 
dram[7]:     11233     11093      9062      9432      5787      6045      9155      9417      5916      5890      7265      6992      7541      8064      9366      9864 
dram[8]:       447       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       458       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       433       445         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       435       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       435       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       433       441         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       442       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       433       434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       476       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       433       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       445       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       519       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       433       438         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       452       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       466       451         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       452       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 40.857143 49.666668 64.000000 64.000000 64.000000 64.000000 54.666668 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 40.571430 49.666668 64.000000 64.000000 64.000000 64.000000 54.666668 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 40.571430 49.833332 64.000000 64.000000 64.000000 64.000000 54.666668 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 40.571430 49.833332 64.000000 64.000000 64.000000 64.000000 54.666668 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 40.571430 49.666668 64.000000 64.000000 64.000000 64.000000 54.666668 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 40.714287 49.666668 64.000000 64.000000 64.000000 64.000000 54.666668 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 40.571430 49.666668 64.000000 64.000000 64.000000 64.000000 54.333332 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 40.571430 49.666668 64.000000 64.000000 64.000000 64.000000 64.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]:  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  2.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 41850/727 = 57.565338
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       350       362       336       328       320       320       320       320       320       320       320       320       320       320       320       320 
dram[1]:       348       362       336       328       320       320       320       320       320       320       320       320       320       320       320       320 
dram[2]:       348       363       336       328       320       320       320       320       320       320       320       320       320       320       320       320 
dram[3]:       348       363       336       328       320       320       320       320       320       320       320       320       320       320       320       320 
dram[4]:       348       362       336       328       320       320       320       320       320       320       320       320       320       320       320       320 
dram[5]:       349       362       336       328       320       320       320       320       320       320       320       320       320       320       320       320 
dram[6]:       348       362       336       326       320       320       320       320       320       320       320       320       320       320       320       320 
dram[7]:       348       362       336       320       320       320       320       320       320       320       320       320       320       320       320       320 
dram[8]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         9         9         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         2         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         3         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 41850
min_bank_accesses = 0!
chip skew: 5216/4 = 1304.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        708       657       490       488       486       468       486       447       462       466       444       456       429       450       429       442
dram[1]:        714       652       498       528       450       489       456       493       469       463       460       439       440       424       444       429
dram[2]:        711       644       508       509       481       476       461       477       490       442       467       447       447       434       441       434
dram[3]:        718       648       508       495       486       469       482       474       445       485       441       467       428       441       428       436
dram[4]:        709       633       500       519       484       468       466       461       442       474       440       463       428       443       433       438
dram[5]:        704       647       485       514       473       478       470       479       478       440       466       442       446       431       440       438
dram[6]:        715       648       500       520       476       503       451       491       469       457       458       439       441       428       448       429
dram[7]:        707       652       491       496       485       463       487       454       458       472       444       459       426       444       430       449
dram[8]:      14781     19391    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      19388     16224    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      15866     18835    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      13398     13663    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      19959     16776    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      20902     16530    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      21342     19068    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:      20519     18831    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:      43659     40971    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:      41142     42450    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:      41229     29167    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:      43025     39980    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:      43931     43647    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:      43633     42006    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:      28622     41687    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:      41972     42385    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        372       384       398       440       355       372       368       358       356       380       353       351       348       362       359       364
dram[1]:        396       410       401       416       360       360       362       354       357       362       360       355       356       355       355       358
dram[2]:        397       373       421       437       362       365       371       353       358       358       352       371       352       355       353       359
dram[3]:        376       376       405       422       356       383       360       372       354       356       370       363       352       354       354       370
dram[4]:        383       375       419       486       368       371       355       371       368       356       361       352       362       356       350       352
dram[5]:        388       398       412       478       362       359       378       371       362       361       360       357       354       362       353       355
dram[6]:        402       397       396       436       361       360       355       363       355       356       366       353       360       356       372       359
dram[7]:        384       380       408       458       365       363       362       370       354       360       354       373       355       385       352       355
dram[8]:        348       335       233       229       206       205       212       205       206       199       197       194       203       200       220       208
dram[9]:        352       340       232       221       211       213       215       210       203       198       195       194       206       202       208       200
dram[10]:        349       341       235       228       205       205       211       202       207       198       190       202       221       205       201       201
dram[11]:        337       333       239       224       206       206       205       203       205       196       198       194       206       196       215       200
dram[12]:        334       390       260       247       201       207       223       201       205       210       197       208       213       203       206       207
dram[13]:        327       341       225       235       212       207       211       204       205       205       196       213       204       195       195       206
dram[14]:        347       384       266       229       212       202       210       213       215       216       198       203       204       196       202       216
dram[15]:        376       335       259       234       211       212       213       205       211       211       195       202       212       200       197       211
dram[16]:        361       327       274       273       205       212       210       217       204       211       196       203       218       209       200       199
dram[17]:        327       327       280       275       207       209       207       201       208       212       193       198       213       200       202       206
dram[18]:        338       328       274       255       209       217       210       202       204       210       196       196       214       212       205       221
dram[19]:        389       327       271       242       206       209       207       203       199       198       207       197       210       209       198       216
dram[20]:        327       328       273       259       205       212       198       201       210       206       211       201       207       199       202       214
dram[21]:        347       327       282       258       209       210       199       201       214       199       214       204       212       206       213       200
dram[22]:        372       330       281       253       204       215       196       205       213       199       206       197       209       199       210       205
dram[23]:        338       330       283       274       222       206       202       205       218       208       200       201       219       213       213       203
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45193 n_nop=39835 n_act=87 n_pre=71 n_ref_event=93826265332384 n_req=5216 n_rd=5216 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1154
n_activity=15440 dram_eff=0.3378
bk0: 286a 44808i bk1: 298a 44796i bk2: 320a 44823i bk3: 320a 44805i bk4: 384a 44761i bk5: 384a 44750i bk6: 328a 44816i bk7: 336a 44790i bk8: 320a 44847i bk9: 320a 44812i bk10: 320a 44853i bk11: 320a 44834i bk12: 320a 44855i bk13: 320a 44811i bk14: 320a 44861i bk15: 320a 44832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983321
Row_Buffer_Locality_read = 0.983321
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.152664
Bank_Level_Parallism_Col = 0.669522
Bank_Level_Parallism_Ready = 1.056173
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.115416 
total_CMD = 45193 
util_bw = 5216 
Wasted_Col = 3877 
Wasted_Row = 667 
Idle = 35433 

BW Util Bottlenecks: 
RCDc_limit = 967 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3007 
rwq = 0 
CCDLc_limit_alone = 3007 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45193 
n_nop = 39835 
Read = 5216 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 87 
n_pre = 71 
n_ref = 93826265332384 
n_req = 5216 
total_req = 5216 

Dual Bus Interface Util: 
issued_total_row = 158 
issued_total_col = 5216 
Row_Bus_Util =  0.003496 
CoL_Bus_Util = 0.115416 
Either_Row_CoL_Bus_Util = 0.118558 
Issued_on_Two_Bus_Simul_Util = 0.000354 
issued_two_Eff = 0.002986 
queue_avg = 0.506406 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.506406
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45193 n_nop=39833 n_act=87 n_pre=71 n_ref_event=0 n_req=5214 n_rd=5214 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1154
n_activity=15414 dram_eff=0.3383
bk0: 284a 44821i bk1: 298a 44817i bk2: 320a 44839i bk3: 320a 44803i bk4: 384a 44755i bk5: 384a 44754i bk6: 328a 44820i bk7: 336a 44800i bk8: 320a 44855i bk9: 320a 44828i bk10: 320a 44850i bk11: 320a 44839i bk12: 320a 44849i bk13: 320a 44827i bk14: 320a 44845i bk15: 320a 44827i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983314
Row_Buffer_Locality_read = 0.983314
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.157344
Bank_Level_Parallism_Col = 1.004469
Bank_Level_Parallism_Ready = 1.052167
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.115372 
total_CMD = 45193 
util_bw = 5214 
Wasted_Col = 3799 
Wasted_Row = 641 
Idle = 35539 

BW Util Bottlenecks: 
RCDc_limit = 931 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2966 
rwq = 0 
CCDLc_limit_alone = 2966 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45193 
n_nop = 39833 
Read = 5214 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 87 
n_pre = 71 
n_ref = 0 
n_req = 5214 
total_req = 5214 

Dual Bus Interface Util: 
issued_total_row = 158 
issued_total_col = 5214 
Row_Bus_Util =  0.003496 
CoL_Bus_Util = 0.115372 
Either_Row_CoL_Bus_Util = 0.118602 
Issued_on_Two_Bus_Simul_Util = 0.000266 
issued_two_Eff = 0.002239 
queue_avg = 0.483017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.483017
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45193 n_nop=39840 n_act=87 n_pre=71 n_ref_event=4564736266875427237 n_req=5215 n_rd=5215 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1154
n_activity=15479 dram_eff=0.3369
bk0: 284a 44811i bk1: 299a 44798i bk2: 320a 44846i bk3: 320a 44818i bk4: 384a 44770i bk5: 384a 44757i bk6: 328a 44810i bk7: 336a 44788i bk8: 320a 44860i bk9: 320a 44815i bk10: 320a 44848i bk11: 320a 44831i bk12: 320a 44835i bk13: 320a 44830i bk14: 320a 44834i bk15: 320a 44823i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983317
Row_Buffer_Locality_read = 0.983317
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.167256
Bank_Level_Parallism_Col = 1.155601
Bank_Level_Parallism_Ready = 1.050815
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.155488 

BW Util details:
bwutil = 0.115394 
total_CMD = 45193 
util_bw = 5215 
Wasted_Col = 3753 
Wasted_Row = 652 
Idle = 35573 

BW Util Bottlenecks: 
RCDc_limit = 945 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2896 
rwq = 0 
CCDLc_limit_alone = 2896 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45193 
n_nop = 39840 
Read = 5215 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 87 
n_pre = 71 
n_ref = 4564736266875427237 
n_req = 5215 
total_req = 5215 

Dual Bus Interface Util: 
issued_total_row = 158 
issued_total_col = 5215 
Row_Bus_Util =  0.003496 
CoL_Bus_Util = 0.115394 
Either_Row_CoL_Bus_Util = 0.118448 
Issued_on_Two_Bus_Simul_Util = 0.000443 
issued_two_Eff = 0.003736 
queue_avg = 0.496316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.496316
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45193 n_nop=39835 n_act=87 n_pre=71 n_ref_event=0 n_req=5215 n_rd=5215 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1154
n_activity=15461 dram_eff=0.3373
bk0: 284a 44825i bk1: 299a 44825i bk2: 320a 44844i bk3: 320a 44826i bk4: 384a 44749i bk5: 384a 44732i bk6: 328a 44802i bk7: 336a 44781i bk8: 320a 44856i bk9: 320a 44839i bk10: 320a 44848i bk11: 320a 44823i bk12: 320a 44841i bk13: 320a 44834i bk14: 320a 44846i bk15: 320a 44822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983317
Row_Buffer_Locality_read = 0.983317
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.156863
Bank_Level_Parallism_Col = 1.149501
Bank_Level_Parallism_Ready = 1.048130
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.148493 

BW Util details:
bwutil = 0.115394 
total_CMD = 45193 
util_bw = 5215 
Wasted_Col = 3776 
Wasted_Row = 699 
Idle = 35503 

BW Util Bottlenecks: 
RCDc_limit = 935 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2944 
rwq = 0 
CCDLc_limit_alone = 2944 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45193 
n_nop = 39835 
Read = 5215 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 87 
n_pre = 71 
n_ref = 0 
n_req = 5215 
total_req = 5215 

Dual Bus Interface Util: 
issued_total_row = 158 
issued_total_col = 5215 
Row_Bus_Util =  0.003496 
CoL_Bus_Util = 0.115394 
Either_Row_CoL_Bus_Util = 0.118558 
Issued_on_Two_Bus_Simul_Util = 0.000332 
issued_two_Eff = 0.002800 
queue_avg = 0.500321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.500321
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45193 n_nop=39838 n_act=87 n_pre=71 n_ref_event=0 n_req=5214 n_rd=5214 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1154
n_activity=15558 dram_eff=0.3351
bk0: 284a 44816i bk1: 298a 44803i bk2: 320a 44841i bk3: 320a 44825i bk4: 384a 44768i bk5: 384a 44713i bk6: 328a 44821i bk7: 336a 44778i bk8: 320a 44862i bk9: 320a 44837i bk10: 320a 44848i bk11: 320a 44831i bk12: 320a 44853i bk13: 320a 44846i bk14: 320a 44852i bk15: 320a 44822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983314
Row_Buffer_Locality_read = 0.983314
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.148224
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.056195
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.115372 
total_CMD = 45193 
util_bw = 5214 
Wasted_Col = 3846 
Wasted_Row = 682 
Idle = 35451 

BW Util Bottlenecks: 
RCDc_limit = 932 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3007 
rwq = 0 
CCDLc_limit_alone = 3007 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45193 
n_nop = 39838 
Read = 5214 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 87 
n_pre = 71 
n_ref = 0 
n_req = 5214 
total_req = 5214 

Dual Bus Interface Util: 
issued_total_row = 158 
issued_total_col = 5214 
Row_Bus_Util =  0.003496 
CoL_Bus_Util = 0.115372 
Either_Row_CoL_Bus_Util = 0.118492 
Issued_on_Two_Bus_Simul_Util = 0.000376 
issued_two_Eff = 0.003175 
queue_avg = 0.542053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.542053
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45193 n_nop=39835 n_act=87 n_pre=71 n_ref_event=0 n_req=5215 n_rd=5215 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1154
n_activity=15331 dram_eff=0.3402
bk0: 285a 44801i bk1: 298a 44804i bk2: 320a 44846i bk3: 320a 44814i bk4: 384a 44775i bk5: 384a 44723i bk6: 328a 44839i bk7: 336a 44820i bk8: 320a 44852i bk9: 320a 44829i bk10: 320a 44832i bk11: 320a 44827i bk12: 320a 44844i bk13: 320a 44815i bk14: 320a 44839i bk15: 320a 44830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983317
Row_Buffer_Locality_read = 0.983317
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.158368
Bank_Level_Parallism_Col = 1.148658
Bank_Level_Parallism_Ready = 1.047939
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.145749 

BW Util details:
bwutil = 0.115394 
total_CMD = 45193 
util_bw = 5215 
Wasted_Col = 3794 
Wasted_Row = 671 
Idle = 35513 

BW Util Bottlenecks: 
RCDc_limit = 934 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2978 
rwq = 0 
CCDLc_limit_alone = 2978 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45193 
n_nop = 39835 
Read = 5215 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 87 
n_pre = 71 
n_ref = 0 
n_req = 5215 
total_req = 5215 

Dual Bus Interface Util: 
issued_total_row = 158 
issued_total_col = 5215 
Row_Bus_Util =  0.003496 
CoL_Bus_Util = 0.115394 
Either_Row_CoL_Bus_Util = 0.118558 
Issued_on_Two_Bus_Simul_Util = 0.000332 
issued_two_Eff = 0.002800 
queue_avg = 0.554201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.554201
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45193 n_nop=39846 n_act=87 n_pre=71 n_ref_event=0 n_req=5212 n_rd=5212 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1153
n_activity=15377 dram_eff=0.3389
bk0: 284a 44803i bk1: 298a 44793i bk2: 320a 44835i bk3: 320a 44824i bk4: 384a 44763i bk5: 384a 44752i bk6: 326a 44811i bk7: 336a 44780i bk8: 320a 44847i bk9: 320a 44828i bk10: 320a 44848i bk11: 320a 44817i bk12: 320a 44853i bk13: 320a 44822i bk14: 320a 44852i bk15: 320a 44829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983308
Row_Buffer_Locality_read = 0.983308
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.174449
Bank_Level_Parallism_Col = 1.160956
Bank_Level_Parallism_Ready = 1.049693
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.159040 

BW Util details:
bwutil = 0.115328 
total_CMD = 45193 
util_bw = 5212 
Wasted_Col = 3723 
Wasted_Row = 638 
Idle = 35620 

BW Util Bottlenecks: 
RCDc_limit = 917 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2939 
rwq = 0 
CCDLc_limit_alone = 2939 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45193 
n_nop = 39846 
Read = 5212 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 87 
n_pre = 71 
n_ref = 0 
n_req = 5212 
total_req = 5212 

Dual Bus Interface Util: 
issued_total_row = 158 
issued_total_col = 5212 
Row_Bus_Util =  0.003496 
CoL_Bus_Util = 0.115328 
Either_Row_CoL_Bus_Util = 0.118315 
Issued_on_Two_Bus_Simul_Util = 0.000509 
issued_two_Eff = 0.004301 
queue_avg = 0.510522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.510522
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45193 n_nop=39855 n_act=86 n_pre=70 n_ref_event=0 n_req=5206 n_rd=5206 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1152
n_activity=15599 dram_eff=0.3337
bk0: 284a 44807i bk1: 298a 44812i bk2: 320a 44844i bk3: 320a 44824i bk4: 384a 44742i bk5: 384a 44725i bk6: 320a 44850i bk7: 336a 44796i bk8: 320a 44835i bk9: 320a 44830i bk10: 320a 44834i bk11: 320a 44829i bk12: 320a 44808i bk13: 320a 44824i bk14: 320a 44850i bk15: 320a 44836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983481
Row_Buffer_Locality_read = 0.983481
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.170447
Bank_Level_Parallism_Col = 1.158605
Bank_Level_Parallism_Ready = 1.051287
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.155006 

BW Util details:
bwutil = 0.115195 
total_CMD = 45193 
util_bw = 5206 
Wasted_Col = 3749 
Wasted_Row = 655 
Idle = 35583 

BW Util Bottlenecks: 
RCDc_limit = 894 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2977 
rwq = 0 
CCDLc_limit_alone = 2977 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45193 
n_nop = 39855 
Read = 5206 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 86 
n_pre = 70 
n_ref = 0 
n_req = 5206 
total_req = 5206 

Dual Bus Interface Util: 
issued_total_row = 156 
issued_total_col = 5206 
Row_Bus_Util =  0.003452 
CoL_Bus_Util = 0.115195 
Either_Row_CoL_Bus_Util = 0.118116 
Issued_on_Two_Bus_Simul_Util = 0.000531 
issued_two_Eff = 0.004496 
queue_avg = 0.505100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.5051
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45193 n_nop=45177 n_act=2 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003098
n_activity=61 dram_eff=0.2295
bk0: 8a 45176i bk1: 6a 45177i bk2: 0a 45193i bk3: 0a 45193i bk4: 0a 45193i bk5: 0a 45193i bk6: 0a 45193i bk7: 0a 45193i bk8: 0a 45193i bk9: 0a 45193i bk10: 0a 45193i bk11: 0a 45193i bk12: 0a 45193i bk13: 0a 45193i bk14: 0a 45193i bk15: 0a 45193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.305556
Bank_Level_Parallism_Col = 1.285714
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.285714 

BW Util details:
bwutil = 0.000310 
total_CMD = 45193 
util_bw = 14 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 45157 

BW Util Bottlenecks: 
RCDc_limit = 19 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45193 
n_nop = 45177 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000310 
Either_Row_CoL_Bus_Util = 0.000354 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000951475
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45193 n_nop=45179 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002877
n_activity=63 dram_eff=0.2063
bk0: 6a 45177i bk1: 7a 45175i bk2: 0a 45193i bk3: 0a 45193i bk4: 0a 45193i bk5: 0a 45193i bk6: 0a 45193i bk7: 0a 45193i bk8: 0a 45193i bk9: 0a 45193i bk10: 0a 45193i bk11: 0a 45193i bk12: 0a 45193i bk13: 0a 45193i bk14: 0a 45193i bk15: 0a 45193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.175000
Bank_Level_Parallism_Col = 1.153846
Bank_Level_Parallism_Ready = 1.153846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.153846 

BW Util details:
bwutil = 0.000288 
total_CMD = 45193 
util_bw = 13 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 45153 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45193 
n_nop = 45179 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000288 
Either_Row_CoL_Bus_Util = 0.000310 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.071429 
queue_avg = 0.001217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.001217
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45193 n_nop=45177 n_act=2 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003098
n_activity=60 dram_eff=0.2333
bk0: 8a 45176i bk1: 6a 45178i bk2: 0a 45193i bk3: 0a 45193i bk4: 0a 45193i bk5: 0a 45193i bk6: 0a 45193i bk7: 0a 45193i bk8: 0a 45193i bk9: 0a 45193i bk10: 0a 45193i bk11: 0a 45193i bk12: 0a 45193i bk13: 0a 45193i bk14: 0a 45193i bk15: 0a 45193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.437500
Bank_Level_Parallism_Col = 1.419355
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.419355 

BW Util details:
bwutil = 0.000310 
total_CMD = 45193 
util_bw = 14 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 45161 

BW Util Bottlenecks: 
RCDc_limit = 19 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45193 
n_nop = 45177 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000310 
Either_Row_CoL_Bus_Util = 0.000354 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00119488
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45193 n_nop=45173 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003983
n_activity=53 dram_eff=0.3396
bk0: 9a 45176i bk1: 9a 45176i bk2: 0a 45193i bk3: 0a 45193i bk4: 0a 45193i bk5: 0a 45193i bk6: 0a 45193i bk7: 0a 45193i bk8: 0a 45193i bk9: 0a 45193i bk10: 0a 45193i bk11: 0a 45193i bk12: 0a 45193i bk13: 0a 45193i bk14: 0a 45193i bk15: 0a 45193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.677419
Bank_Level_Parallism_Col = 1.633333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.633333 

BW Util details:
bwutil = 0.000398 
total_CMD = 45193 
util_bw = 18 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 45162 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45193 
n_nop = 45173 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000398 
Either_Row_CoL_Bus_Util = 0.000443 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000929 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000929347
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45193 n_nop=45178 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002877
n_activity=77 dram_eff=0.1688
bk0: 6a 45175i bk1: 7a 45179i bk2: 0a 45193i bk3: 0a 45193i bk4: 0a 45193i bk5: 0a 45193i bk6: 0a 45193i bk7: 0a 45193i bk8: 0a 45193i bk9: 0a 45193i bk10: 0a 45193i bk11: 0a 45193i bk12: 0a 45193i bk13: 0a 45193i bk14: 0a 45193i bk15: 0a 45193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.448276
Bank_Level_Parallism_Ready = 1.153846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.448276 

BW Util details:
bwutil = 0.000288 
total_CMD = 45193 
util_bw = 13 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 45163 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45193 
n_nop = 45178 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000288 
Either_Row_CoL_Bus_Util = 0.000332 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000818711
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45193 n_nop=45178 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002877
n_activity=51 dram_eff=0.2549
bk0: 6a 45177i bk1: 7a 45177i bk2: 0a 45193i bk3: 0a 45193i bk4: 0a 45193i bk5: 0a 45193i bk6: 0a 45193i bk7: 0a 45193i bk8: 0a 45193i bk9: 0a 45193i bk10: 0a 45193i bk11: 0a 45193i bk12: 0a 45193i bk13: 0a 45193i bk14: 0a 45193i bk15: 0a 45193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.482759
Bank_Level_Parallism_Ready = 1.076923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.482759 

BW Util details:
bwutil = 0.000288 
total_CMD = 45193 
util_bw = 13 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 45163 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45193 
n_nop = 45178 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000288 
Either_Row_CoL_Bus_Util = 0.000332 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000840838
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45193 n_nop=45179 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002655
n_activity=70 dram_eff=0.1714
bk0: 6a 45179i bk1: 6a 45180i bk2: 0a 45193i bk3: 0a 45193i bk4: 0a 45193i bk5: 0a 45193i bk6: 0a 45193i bk7: 0a 45193i bk8: 0a 45193i bk9: 0a 45193i bk10: 0a 45193i bk11: 0a 45193i bk12: 0a 45193i bk13: 0a 45193i bk14: 0a 45193i bk15: 0a 45193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.300000
Bank_Level_Parallism_Col = 1.275862
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.275862 

BW Util details:
bwutil = 0.000266 
total_CMD = 45193 
util_bw = 12 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 45163 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45193 
n_nop = 45179 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000266 
Either_Row_CoL_Bus_Util = 0.000310 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000464674
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45193 n_nop=45179 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002655
n_activity=65 dram_eff=0.1846
bk0: 6a 45179i bk1: 6a 45177i bk2: 0a 45193i bk3: 0a 45193i bk4: 0a 45193i bk5: 0a 45193i bk6: 0a 45193i bk7: 0a 45193i bk8: 0a 45193i bk9: 0a 45193i bk10: 0a 45193i bk11: 0a 45193i bk12: 0a 45193i bk13: 0a 45193i bk14: 0a 45193i bk15: 0a 45193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.615385
Bank_Level_Parallism_Col = 1.520000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.520000 

BW Util details:
bwutil = 0.000266 
total_CMD = 45193 
util_bw = 12 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 45167 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45193 
n_nop = 45179 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000266 
Either_Row_CoL_Bus_Util = 0.000310 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000641692
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45193 n_nop=45187 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.851e-05
n_activity=71 dram_eff=0.05634
bk0: 2a 45180i bk1: 2a 45180i bk2: 0a 45193i bk3: 0a 45193i bk4: 0a 45193i bk5: 0a 45193i bk6: 0a 45193i bk7: 0a 45193i bk8: 0a 45193i bk9: 0a 45193i bk10: 0a 45193i bk11: 0a 45193i bk12: 0a 45193i bk13: 0a 45193i bk14: 0a 45193i bk15: 0a 45193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000089 
total_CMD = 45193 
util_bw = 4 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 45163 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45193 
n_nop = 45187 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000089 
Either_Row_CoL_Bus_Util = 0.000133 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000398292
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45193 n_nop=45187 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.851e-05
n_activity=47 dram_eff=0.08511
bk0: 2a 45180i bk1: 2a 45180i bk2: 0a 45193i bk3: 0a 45193i bk4: 0a 45193i bk5: 0a 45193i bk6: 0a 45193i bk7: 0a 45193i bk8: 0a 45193i bk9: 0a 45193i bk10: 0a 45193i bk11: 0a 45193i bk12: 0a 45193i bk13: 0a 45193i bk14: 0a 45193i bk15: 0a 45193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.363636
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000089 
total_CMD = 45193 
util_bw = 4 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 45171 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45193 
n_nop = 45187 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000089 
Either_Row_CoL_Bus_Util = 0.000133 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000221273
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45193 n_nop=45186 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001106
n_activity=43 dram_eff=0.1163
bk0: 2a 45179i bk1: 3a 45179i bk2: 0a 45193i bk3: 0a 45193i bk4: 0a 45193i bk5: 0a 45193i bk6: 0a 45193i bk7: 0a 45193i bk8: 0a 45193i bk9: 0a 45193i bk10: 0a 45193i bk11: 0a 45193i bk12: 0a 45193i bk13: 0a 45193i bk14: 0a 45193i bk15: 0a 45193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.833333
Bank_Level_Parallism_Col = 1.764706
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.764706 

BW Util details:
bwutil = 0.000111 
total_CMD = 45193 
util_bw = 5 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 45175 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45193 
n_nop = 45186 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000111 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000132764
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45193 n_nop=45187 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.851e-05
n_activity=80 dram_eff=0.05
bk0: 2a 45180i bk1: 2a 45180i bk2: 0a 45193i bk3: 0a 45193i bk4: 0a 45193i bk5: 0a 45193i bk6: 0a 45193i bk7: 0a 45193i bk8: 0a 45193i bk9: 0a 45193i bk10: 0a 45193i bk11: 0a 45193i bk12: 0a 45193i bk13: 0a 45193i bk14: 0a 45193i bk15: 0a 45193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000089 
total_CMD = 45193 
util_bw = 4 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 45163 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45193 
n_nop = 45187 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000089 
Either_Row_CoL_Bus_Util = 0.000133 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000265528
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45193 n_nop=45187 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.851e-05
n_activity=44 dram_eff=0.09091
bk0: 2a 45180i bk1: 2a 45180i bk2: 0a 45193i bk3: 0a 45193i bk4: 0a 45193i bk5: 0a 45193i bk6: 0a 45193i bk7: 0a 45193i bk8: 0a 45193i bk9: 0a 45193i bk10: 0a 45193i bk11: 0a 45193i bk12: 0a 45193i bk13: 0a 45193i bk14: 0a 45193i bk15: 0a 45193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.578947
Bank_Level_Parallism_Col = 1.555556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.555556 

BW Util details:
bwutil = 0.000089 
total_CMD = 45193 
util_bw = 4 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 45174 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45193 
n_nop = 45187 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000089 
Either_Row_CoL_Bus_Util = 0.000133 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000309782
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45193 n_nop=45188 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.851e-05
n_activity=56 dram_eff=0.07143
bk0: 2a 45181i bk1: 2a 45180i bk2: 0a 45193i bk3: 0a 45193i bk4: 0a 45193i bk5: 0a 45193i bk6: 0a 45193i bk7: 0a 45193i bk8: 0a 45193i bk9: 0a 45193i bk10: 0a 45193i bk11: 0a 45193i bk12: 0a 45193i bk13: 0a 45193i bk14: 0a 45193i bk15: 0a 45193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.035714
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000089 
total_CMD = 45193 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 45165 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45193 
n_nop = 45188 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000089 
Either_Row_CoL_Bus_Util = 0.000111 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.200000 
queue_avg = 0.000089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.85093e-05
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45193 n_nop=45186 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001106
n_activity=64 dram_eff=0.07812
bk0: 3a 45181i bk1: 2a 45181i bk2: 0a 45193i bk3: 0a 45193i bk4: 0a 45193i bk5: 0a 45193i bk6: 0a 45193i bk7: 0a 45193i bk8: 0a 45193i bk9: 0a 45193i bk10: 0a 45193i bk11: 0a 45193i bk12: 0a 45193i bk13: 0a 45193i bk14: 0a 45193i bk15: 0a 45193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.115385
Bank_Level_Parallism_Col = 1.080000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.080000 

BW Util details:
bwutil = 0.000111 
total_CMD = 45193 
util_bw = 5 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 45167 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45193 
n_nop = 45186 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000111 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45193 n_nop=45187 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.851e-05
n_activity=47 dram_eff=0.08511
bk0: 2a 45180i bk1: 2a 45180i bk2: 0a 45193i bk3: 0a 45193i bk4: 0a 45193i bk5: 0a 45193i bk6: 0a 45193i bk7: 0a 45193i bk8: 0a 45193i bk9: 0a 45193i bk10: 0a 45193i bk11: 0a 45193i bk12: 0a 45193i bk13: 0a 45193i bk14: 0a 45193i bk15: 0a 45193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.363636
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000089 
total_CMD = 45193 
util_bw = 4 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 45171 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45193 
n_nop = 45187 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000089 
Either_Row_CoL_Bus_Util = 0.000133 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.85093e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5164, Miss = 2768, Miss_rate = 0.536, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[1]: Access = 4348, Miss = 2560, Miss_rate = 0.589, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[2]: Access = 5195, Miss = 2764, Miss_rate = 0.532, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[3]: Access = 4361, Miss = 2560, Miss_rate = 0.587, Pending_hits = 246, Reservation_fails = 0
L2_cache_bank[4]: Access = 5192, Miss = 2766, Miss_rate = 0.533, Pending_hits = 199, Reservation_fails = 0
L2_cache_bank[5]: Access = 4398, Miss = 2560, Miss_rate = 0.582, Pending_hits = 265, Reservation_fails = 0
L2_cache_bank[6]: Access = 5168, Miss = 2766, Miss_rate = 0.535, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[7]: Access = 4394, Miss = 2560, Miss_rate = 0.583, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[8]: Access = 5160, Miss = 2764, Miss_rate = 0.536, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[9]: Access = 4349, Miss = 2560, Miss_rate = 0.589, Pending_hits = 216, Reservation_fails = 0
L2_cache_bank[10]: Access = 5168, Miss = 2766, Miss_rate = 0.535, Pending_hits = 163, Reservation_fails = 0
L2_cache_bank[11]: Access = 4392, Miss = 2560, Miss_rate = 0.583, Pending_hits = 259, Reservation_fails = 0
L2_cache_bank[12]: Access = 5183, Miss = 2762, Miss_rate = 0.533, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[13]: Access = 4421, Miss = 2560, Miss_rate = 0.579, Pending_hits = 239, Reservation_fails = 0
L2_cache_bank[14]: Access = 5150, Miss = 2756, Miss_rate = 0.535, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[15]: Access = 4385, Miss = 2560, Miss_rate = 0.584, Pending_hits = 238, Reservation_fails = 0
L2_cache_bank[16]: Access = 2712, Miss = 84, Miss_rate = 0.031, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 2208, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2662, Miss = 74, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[19]: Access = 2219, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2717, Miss = 86, Miss_rate = 0.032, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 2176, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2747, Miss = 100, Miss_rate = 0.036, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[23]: Access = 2204, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 2728, Miss = 74, Miss_rate = 0.027, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 2202, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 2712, Miss = 74, Miss_rate = 0.027, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[27]: Access = 2213, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 2718, Miss = 72, Miss_rate = 0.026, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[29]: Access = 2210, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 2712, Miss = 72, Miss_rate = 0.027, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 2166, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 2606, Miss = 24, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 2211, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 2569, Miss = 24, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 2181, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 2589, Miss = 26, Miss_rate = 0.010, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[37]: Access = 2184, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 2590, Miss = 24, Miss_rate = 0.009, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[39]: Access = 2177, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 2633, Miss = 24, Miss_rate = 0.009, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[41]: Access = 2212, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 2580, Miss = 24, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[43]: Access = 2202, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 2580, Miss = 26, Miss_rate = 0.010, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[45]: Access = 2173, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 2608, Miss = 24, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[47]: Access = 2180, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 154009
L2_total_cache_misses = 43424
L2_total_cache_miss_rate = 0.2820
L2_total_cache_pending_hits = 3381
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 100943
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3381
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10382
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 31468
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6261
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 146174
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7835
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=154009
icnt_total_pkts_simt_to_mem=154009
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 154009
Req_Network_cycles = 63804
Req_Network_injected_packets_per_cycle =       2.4138 
Req_Network_conflicts_per_cycle =       0.6301
Req_Network_conflicts_per_cycle_util =       0.8488
Req_Bank_Level_Parallism =       3.2516
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2404
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0503

Reply_Network_injected_packets_num = 154009
Reply_Network_cycles = 63804
Reply_Network_injected_packets_per_cycle =        2.4138
Reply_Network_conflicts_per_cycle =        0.6561
Reply_Network_conflicts_per_cycle_util =       0.8455
Reply_Bank_Level_Parallism =       3.1105
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0348
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0603
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 39 sec (219 sec)
gpgpu_simulation_rate = 287276 (inst/sec)
gpgpu_simulation_rate = 291 (cycle/sec)
gpgpu_silicon_slowdown = 4123711x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
