ARM GAS  C:\Users\Rishav\AppData\Local\Temp\ccTeh2hd.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"check.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.checkAngle,"ax",%progbits
  18              		.align	1
  19              		.global	checkAngle
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	checkAngle:
  26              	.LFB126:
  27              		.file 1 "Core/Src/check.c"
   1:Core/Src/check.c **** /*27-1-2019*/
   2:Core/Src/check.c **** 
   3:Core/Src/check.c **** #include "check.h"
   4:Core/Src/check.c **** 
   5:Core/Src/check.c **** int checkAngle(int motor_index)
   6:Core/Src/check.c **** {
  28              		.loc 1 6 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              	.LVL0:
  33 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 24
  36              		.cfi_offset 3, -24
  37              		.cfi_offset 4, -20
  38              		.cfi_offset 5, -16
  39              		.cfi_offset 6, -12
  40              		.cfi_offset 7, -8
  41              		.cfi_offset 14, -4
  42 0002 0746     		mov	r7, r0
  43              	.LVL1:
   7:Core/Src/check.c ****     int temp_check_variable = 1;
   8:Core/Src/check.c ****     int balance_index = (motor_index + 2) % 4;
  44              		.loc 1 8 0
  45 0004 861C     		adds	r6, r0, #2
  46 0006 7342     		rsbs	r3, r6, #0
  47 0008 06F00306 		and	r6, r6, #3
  48 000c 03F00303 		and	r3, r3, #3
  49 0010 58BF     		it	pl
  50 0012 5E42     		rsbpl	r6, r3, #0
ARM GAS  C:\Users\Rishav\AppData\Local\Temp\ccTeh2hd.s 			page 2


  51              	.LVL2:
  52              	.LBB2:
   9:Core/Src/check.c **** 
  10:Core/Src/check.c ****     for (uint8_t i = 0; i < 4; i++)
  53              		.loc 1 10 0
  54 0014 0024     		movs	r4, #0
  55              	.LBE2:
   7:Core/Src/check.c ****     int temp_check_variable = 1;
  56              		.loc 1 7 0
  57 0016 0125     		movs	r5, #1
  58              	.LBB3:
  59              		.loc 1 10 0
  60 0018 19E0     		b	.L2
  61              	.LVL3:
  62              	.L3:
  11:Core/Src/check.c ****     {
  12:Core/Src/check.c ****         if (i != motor_index)
  13:Core/Src/check.c ****         {
  14:Core/Src/check.c ****             if (ff_arr[i].status == ffCOMPLETE)
  15:Core/Src/check.c ****             {
  16:Core/Src/check.c ****                 temp_check_variable = temp_check_variable * 10 + 1;
  17:Core/Src/check.c ****             }
  18:Core/Src/check.c ****         }
  19:Core/Src/check.c **** 
  20:Core/Src/check.c ****         else
  21:Core/Src/check.c ****         {
  22:Core/Src/check.c ****             if (int_arr[i].intState == STATE_A)
  63              		.loc 1 22 0
  64 001a 04EB4402 		add	r2, r4, r4, lsl #1
  65 001e 9100     		lsls	r1, r2, #2
  66 0020 1D4A     		ldr	r2, .L13
  67 0022 0A44     		add	r2, r2, r1
  68 0024 927A     		ldrb	r2, [r2, #10]	@ zero_extendqisi2
  69 0026 4AB9     		cbnz	r2, .L5
  23:Core/Src/check.c ****             {
  24:Core/Src/check.c ****                 temp_check_variable = temp_check_variable * 10 + 1;
  70              		.loc 1 24 0
  71 0028 05EB8505 		add	r5, r5, r5, lsl #2
  72              	.LVL4:
  73 002c 6A00     		lsls	r2, r5, #1
  74 002e 551C     		adds	r5, r2, #1
  75              	.LVL5:
  25:Core/Src/check.c ****                 motor_arr[i].update_omega = 0;
  76              		.loc 1 25 0
  77 0030 1A4A     		ldr	r2, .L13+4
  78 0032 3421     		movs	r1, #52
  79 0034 01FB0423 		mla	r3, r1, r4, r2
  80 0038 0022     		movs	r2, #0
  81 003a 1A61     		str	r2, [r3, #16]	@ float
  82              	.L5:
  26:Core/Src/check.c ****             }
  27:Core/Src/check.c **** 
  28:Core/Src/check.c ****             if(blnc_int_arr[balance_index].intState == STATE_A)
  83              		.loc 1 28 0
  84 003c 06EB4603 		add	r3, r6, r6, lsl #1
  85 0040 9A00     		lsls	r2, r3, #2
  86 0042 174B     		ldr	r3, .L13+8
ARM GAS  C:\Users\Rishav\AppData\Local\Temp\ccTeh2hd.s 			page 3


  87 0044 1344     		add	r3, r3, r2
  88 0046 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
  89 0048 9BB1     		cbz	r3, .L10
  90              	.L4:
  10:Core/Src/check.c ****     {
  91              		.loc 1 10 0 discriminator 2
  92 004a 0134     		adds	r4, r4, #1
  93              	.LVL6:
  94 004c E4B2     		uxtb	r4, r4
  95              	.LVL7:
  96              	.L2:
  10:Core/Src/check.c ****     {
  97              		.loc 1 10 0 is_stmt 0 discriminator 1
  98 004e 032C     		cmp	r4, #3
  99 0050 19D8     		bhi	.L11
  12:Core/Src/check.c ****         {
 100              		.loc 1 12 0 is_stmt 1
 101 0052 BC42     		cmp	r4, r7
 102 0054 E1D0     		beq	.L3
  14:Core/Src/check.c ****             {
 103              		.loc 1 14 0
 104 0056 C4EB0413 		rsb	r3, r4, r4, lsl #4
 105 005a 9A00     		lsls	r2, r3, #2
 106 005c 114B     		ldr	r3, .L13+12
 107 005e 1344     		add	r3, r3, r2
 108 0060 93F83830 		ldrb	r3, [r3, #56]	@ zero_extendqisi2
 109 0064 012B     		cmp	r3, #1
 110 0066 F0D1     		bne	.L4
  16:Core/Src/check.c ****             }
 111              		.loc 1 16 0
 112 0068 05EB8505 		add	r5, r5, r5, lsl #2
 113              	.LVL8:
 114 006c 6B00     		lsls	r3, r5, #1
 115 006e 5D1C     		adds	r5, r3, #1
 116              	.LVL9:
 117 0070 EBE7     		b	.L4
 118              	.L10:
  29:Core/Src/check.c ****             {
  30:Core/Src/check.c ****                 temp_check_variable = temp_check_variable * 10 + 1;
 119              		.loc 1 30 0
 120 0072 05EB8505 		add	r5, r5, r5, lsl #2
 121              	.LVL10:
 122 0076 6B00     		lsls	r3, r5, #1
 123 0078 5D1C     		adds	r5, r3, #1
 124              	.LVL11:
  31:Core/Src/check.c ****                 setDutyCycle(&balance_motor,BALANCE_MOTOR_DC);      
 125              		.loc 1 31 0
 126 007a 4FF6FF71 		movw	r1, #65535
 127 007e 0A48     		ldr	r0, .L13+16
 128 0080 FFF7FEFF 		bl	setDutyCycle
 129              	.LVL12:
 130 0084 E1E7     		b	.L4
 131              	.L11:
 132              	.LBE3:
  32:Core/Src/check.c ****             }
  33:Core/Src/check.c ****                  
  34:Core/Src/check.c ****         }
ARM GAS  C:\Users\Rishav\AppData\Local\Temp\ccTeh2hd.s 			page 4


  35:Core/Src/check.c ****     }
  36:Core/Src/check.c **** 
  37:Core/Src/check.c ****     if (temp_check_variable == 11111)
 133              		.loc 1 37 0
 134 0086 42F66733 		movw	r3, #11111
 135 008a 9D42     		cmp	r5, r3
 136 008c 01D0     		beq	.L12
  38:Core/Src/check.c ****         return 1;
  39:Core/Src/check.c **** 
  40:Core/Src/check.c ****     else
  41:Core/Src/check.c ****         return 0;
 137              		.loc 1 41 0
 138 008e 0020     		movs	r0, #0
 139              	.L1:
  42:Core/Src/check.c **** }
 140              		.loc 1 42 0
 141 0090 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 142              	.LVL13:
 143              	.L12:
  38:Core/Src/check.c ****         return 1;
 144              		.loc 1 38 0
 145 0092 0120     		movs	r0, #1
 146 0094 FCE7     		b	.L1
 147              	.L14:
 148 0096 00BF     		.align	2
 149              	.L13:
 150 0098 00000000 		.word	int_arr
 151 009c 00000000 		.word	motor_arr
 152 00a0 00000000 		.word	blnc_int_arr
 153 00a4 00000000 		.word	ff_arr
 154 00a8 00000000 		.word	balance_motor
 155              		.cfi_endproc
 156              	.LFE126:
 158              		.section	.text.checkHomePosition,"ax",%progbits
 159              		.align	1
 160              		.global	checkHomePosition
 161              		.syntax unified
 162              		.thumb
 163              		.thumb_func
 164              		.fpu fpv4-sp-d16
 166              	checkHomePosition:
 167              	.LFB127:
  43:Core/Src/check.c **** 
  44:Core/Src/check.c **** int checkHomePosition(void)
  45:Core/Src/check.c **** {
 168              		.loc 1 45 0
 169              		.cfi_startproc
 170              		@ args = 0, pretend = 0, frame = 0
 171              		@ frame_needed = 0, uses_anonymous_args = 0
 172              		@ link register save eliminated.
 173              	.LVL14:
 174              	.LBB4:
  46:Core/Src/check.c ****     uint8_t check_variable = 0;
  47:Core/Src/check.c **** 
  48:Core/Src/check.c ****     for (uint8_t i = 0; i < 4; i++)
 175              		.loc 1 48 0
 176 0000 0023     		movs	r3, #0
ARM GAS  C:\Users\Rishav\AppData\Local\Temp\ccTeh2hd.s 			page 5


 177              	.LBE4:
  46:Core/Src/check.c ****     uint8_t check_variable = 0;
 178              		.loc 1 46 0
 179 0002 1A46     		mov	r2, r3
 180              	.LBB5:
 181              		.loc 1 48 0
 182 0004 09E0     		b	.L16
 183              	.LVL15:
 184              	.L17:
  49:Core/Src/check.c ****     {
  50:Core/Src/check.c ****         check_variable += int_arr[i].fhome_pos;
 185              		.loc 1 50 0 discriminator 3
 186 0006 03EB4301 		add	r1, r3, r3, lsl #1
 187 000a 8800     		lsls	r0, r1, #2
 188 000c 0949     		ldr	r1, .L21
 189 000e 0144     		add	r1, r1, r0
 190 0010 4978     		ldrb	r1, [r1, #1]	@ zero_extendqisi2
 191 0012 0A44     		add	r2, r2, r1
 192              	.LVL16:
 193 0014 D2B2     		uxtb	r2, r2
 194              	.LVL17:
  48:Core/Src/check.c ****     {
 195              		.loc 1 48 0 discriminator 3
 196 0016 0133     		adds	r3, r3, #1
 197              	.LVL18:
 198 0018 DBB2     		uxtb	r3, r3
 199              	.LVL19:
 200              	.L16:
  48:Core/Src/check.c ****     {
 201              		.loc 1 48 0 is_stmt 0 discriminator 1
 202 001a 032B     		cmp	r3, #3
 203 001c F3D9     		bls	.L17
 204              	.LBE5:
  51:Core/Src/check.c ****     }
  52:Core/Src/check.c **** 
  53:Core/Src/check.c ****     check_variable += blnc_int_arr[2].fhome_pos;
 205              		.loc 1 53 0 is_stmt 1
 206 001e 064B     		ldr	r3, .L21+4
 207              	.LVL20:
 208 0020 5B7E     		ldrb	r3, [r3, #25]	@ zero_extendqisi2
 209 0022 1A44     		add	r2, r2, r3
 210              	.LVL21:
 211 0024 D2B2     		uxtb	r2, r2
 212              	.LVL22:
  54:Core/Src/check.c ****     if (check_variable == 4)
 213              		.loc 1 54 0
 214 0026 042A     		cmp	r2, #4
 215 0028 01D0     		beq	.L20
  55:Core/Src/check.c ****         return 1;
  56:Core/Src/check.c ****     else
  57:Core/Src/check.c ****         return 0;
 216              		.loc 1 57 0
 217 002a 0020     		movs	r0, #0
  58:Core/Src/check.c **** }
 218              		.loc 1 58 0
 219 002c 7047     		bx	lr
 220              	.L20:
ARM GAS  C:\Users\Rishav\AppData\Local\Temp\ccTeh2hd.s 			page 6


  55:Core/Src/check.c ****         return 1;
 221              		.loc 1 55 0
 222 002e 0120     		movs	r0, #1
 223 0030 7047     		bx	lr
 224              	.L22:
 225 0032 00BF     		.align	2
 226              	.L21:
 227 0034 00000000 		.word	int_arr
 228 0038 00000000 		.word	blnc_int_arr
 229              		.cfi_endproc
 230              	.LFE127:
 232              		.text
 233              	.Letext0:
 234              		.file 2 "c:\\program files (x86)\\gnu tools arm embedded\\7 2017-q4-major\\arm-none-eabi\\include\
 235              		.file 3 "c:\\program files (x86)\\gnu tools arm embedded\\7 2017-q4-major\\arm-none-eabi\\include\
 236              		.file 4 "C:/Users/Rishav/Documents/STM32Cube_FW_F4_V1.21.0/Drivers/CMSIS/Include/core_cm4.h"
 237              		.file 5 "C:/Users/Rishav/Documents/STM32Cube_FW_F4_V1.21.0/Drivers/CMSIS/Device/ST/STM32F4xx/Inclu
 238              		.file 6 "C:/Users/Rishav/Documents/STM32Cube_FW_F4_V1.21.0/Drivers/CMSIS/Device/ST/STM32F4xx/Inclu
 239              		.file 7 "c:\\program files (x86)\\gnu tools arm embedded\\7 2017-q4-major\\arm-none-eabi\\include\
 240              		.file 8 "c:\\program files (x86)\\gnu tools arm embedded\\7 2017-q4-major\\arm-none-eabi\\include\
 241              		.file 9 "c:\\program files (x86)\\gnu tools arm embedded\\7 2017-q4-major\\lib\\gcc\\arm-none-eabi
 242              		.file 10 "c:\\program files (x86)\\gnu tools arm embedded\\7 2017-q4-major\\arm-none-eabi\\include
 243              		.file 11 "C:/Users/Rishav/Documents/STM32Cube_FW_F4_V1.21.0/Drivers/STM32F4xx_HAL_Driver/Inc/stm32
 244              		.file 12 "C:/Users/Rishav/Documents/STM32Cube_FW_F4_V1.21.0/Drivers/STM32F4xx_HAL_Driver/Inc/stm32
 245              		.file 13 "C:/Users/Rishav/Documents/STM32Cube_FW_F4_V1.21.0/Drivers/STM32F4xx_HAL_Driver/Inc/stm32
 246              		.file 14 "Core/Inc\\periphs/tim.h"
 247              		.file 15 "Core/Inc/feed_forward.h"
 248              		.file 16 "Core/Inc/pneumatic.h"
 249              		.file 17 "Core/Inc/interrupt.h"
 250              		.file 18 "Core/Inc/encoder.h"
 251              		.file 19 "Core/Inc/motor.h"
 252              		.file 20 "Core/Inc/pid.h"
 253              		.file 21 "Core/Inc/fsm.h"
 254              		.file 22 "Core/Inc/robo_init.h"
ARM GAS  C:\Users\Rishav\AppData\Local\Temp\ccTeh2hd.s 			page 7


DEFINED SYMBOLS
                            *ABS*:00000000 check.c
C:\Users\Rishav\AppData\Local\Temp\ccTeh2hd.s:18     .text.checkAngle:00000000 $t
C:\Users\Rishav\AppData\Local\Temp\ccTeh2hd.s:25     .text.checkAngle:00000000 checkAngle
C:\Users\Rishav\AppData\Local\Temp\ccTeh2hd.s:150    .text.checkAngle:00000098 $d
C:\Users\Rishav\AppData\Local\Temp\ccTeh2hd.s:159    .text.checkHomePosition:00000000 $t
C:\Users\Rishav\AppData\Local\Temp\ccTeh2hd.s:166    .text.checkHomePosition:00000000 checkHomePosition
C:\Users\Rishav\AppData\Local\Temp\ccTeh2hd.s:227    .text.checkHomePosition:00000034 $d

UNDEFINED SYMBOLS
setDutyCycle
int_arr
motor_arr
blnc_int_arr
ff_arr
balance_motor
