###############################################################
#  Generated by:      Cadence First Encounter 08.10-s273_1
#  OS:                Linux i686(Host ID localhost.localdomain)
#  Generated on:      Thu Oct 10 04:59:04 2013
#  Command:           timeDesign -postCTS -hold -outDir ./reports/cts_timing
###############################################################
Path 1: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[185][0] /CK 
Endpoint:   mips_core/datamem/\ram_reg[185][0] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[185][0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.640
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.969
  Arrival Time                  0.767
  Slack Time                   -0.202
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.202 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.529 | 
     | clk_m__L1_I3                       | I ^ -> O ^  | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.637 | 
     | clk_m__L2_I10                      | I ^ -> O ^  | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.752 | 
     | clk_m__I0                          | I ^ -> O ^  | BUFCKGHD | 0.108 | 0.088 |   0.639 |    0.841 | 
     | mips_core/datamem/\ram_reg[185][0] | CK ^ -> Q ^ | QDFFEHD  | 0.036 | 0.094 |   0.733 |    0.935 | 
     | mips_core/datamem/U4967            | B1 ^ -> O ^ | AO22CHD  | 0.030 | 0.035 |   0.767 |    0.969 | 
     | mips_core/datamem/\ram_reg[185][0] | D ^         | QDFFEHD  | 0.030 | 0.000 |   0.767 |    0.969 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.202 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.126 | 
     | clk_m__L1_I3                       | I ^ -> O ^ | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.234 | 
     | clk_m__L2_I10                      | I ^ -> O ^ | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.349 | 
     | clk_m__I0                          | I ^ -> O ^ | BUFCKGHD | 0.108 | 0.088 |   0.639 |    0.437 | 
     | mips_core/datamem/\ram_reg[185][0] | CK ^       | QDFFEHD  | 0.108 | 0.001 |   0.640 |    0.438 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[185][12] /CK 
Endpoint:   mips_core/datamem/\ram_reg[185][12] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[185][12] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.639
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.969
  Arrival Time                  0.768
  Slack Time                   -0.202
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |    0.202 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.529 | 
     | clk_m__L1_I3                        | I ^ -> O ^  | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.637 | 
     | clk_m__L2_I10                       | I ^ -> O ^  | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.752 | 
     | clk_m__I0                           | I ^ -> O ^  | BUFCKGHD | 0.108 | 0.088 |   0.639 |    0.840 | 
     | mips_core/datamem/\ram_reg[185][12] | CK ^ -> Q ^ | QDFFEHD  | 0.035 | 0.094 |   0.732 |    0.934 | 
     | mips_core/datamem/U4979             | B1 ^ -> O ^ | AO22CHD  | 0.031 | 0.035 |   0.768 |    0.969 | 
     | mips_core/datamem/\ram_reg[185][12] | D ^         | QDFFEHD  | 0.031 | 0.000 |   0.768 |    0.969 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |   -0.202 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.126 | 
     | clk_m__L1_I3                        | I ^ -> O ^ | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.234 | 
     | clk_m__L2_I10                       | I ^ -> O ^ | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.349 | 
     | clk_m__I0                           | I ^ -> O ^ | BUFCKGHD | 0.108 | 0.088 |   0.639 |    0.437 | 
     | mips_core/datamem/\ram_reg[185][12] | CK ^       | QDFFEHD  | 0.108 | 0.001 |   0.639 |    0.438 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[185][5] /CK 
Endpoint:   mips_core/datamem/\ram_reg[185][5] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[185][5] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.645
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.974
  Arrival Time                  0.773
  Slack Time                   -0.201
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.201 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.528 | 
     | clk_m__L1_I3                       | I ^ -> O ^  | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.636 | 
     | clk_m__L2_I10                      | I ^ -> O ^  | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.751 | 
     | clk_m__L3_I106                     | I ^ -> O ^  | BUFCKGHD | 0.122 | 0.094 |   0.645 |    0.845 | 
     | mips_core/datamem/\ram_reg[185][5] | CK ^ -> Q ^ | QDFFEHD  | 0.037 | 0.095 |   0.739 |    0.940 | 
     | mips_core/datamem/U4972            | B1 ^ -> O ^ | AO22CHD  | 0.028 | 0.034 |   0.773 |    0.974 | 
     | mips_core/datamem/\ram_reg[185][5] | D ^         | QDFFEHD  | 0.028 | 0.000 |   0.773 |    0.974 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.201 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.127 | 
     | clk_m__L1_I3                       | I ^ -> O ^ | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.235 | 
     | clk_m__L2_I10                      | I ^ -> O ^ | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.350 | 
     | clk_m__L3_I106                     | I ^ -> O ^ | BUFCKGHD | 0.122 | 0.094 |   0.645 |    0.444 | 
     | mips_core/datamem/\ram_reg[185][5] | CK ^       | QDFFEHD  | 0.122 | 0.001 |   0.645 |    0.445 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[185][10] /CK 
Endpoint:   mips_core/datamem/\ram_reg[185][10] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[185][10] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.639
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.969
  Arrival Time                  0.769
  Slack Time                   -0.200
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |    0.200 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.528 | 
     | clk_m__L1_I3                        | I ^ -> O ^  | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.636 | 
     | clk_m__L2_I10                       | I ^ -> O ^  | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.751 | 
     | clk_m__I0                           | I ^ -> O ^  | BUFCKGHD | 0.108 | 0.088 |   0.639 |    0.839 | 
     | mips_core/datamem/\ram_reg[185][10] | CK ^ -> Q ^ | QDFFEHD  | 0.039 | 0.095 |   0.734 |    0.934 | 
     | mips_core/datamem/U4977             | B1 ^ -> O ^ | AO22CHD  | 0.030 | 0.035 |   0.769 |    0.969 | 
     | mips_core/datamem/\ram_reg[185][10] | D ^         | QDFFEHD  | 0.030 | 0.000 |   0.769 |    0.969 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |   -0.200 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.127 | 
     | clk_m__L1_I3                        | I ^ -> O ^ | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.235 | 
     | clk_m__L2_I10                       | I ^ -> O ^ | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.350 | 
     | clk_m__I0                           | I ^ -> O ^ | BUFCKGHD | 0.108 | 0.088 |   0.639 |    0.438 | 
     | mips_core/datamem/\ram_reg[185][10] | CK ^       | QDFFEHD  | 0.108 | 0.001 |   0.639 |    0.439 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[186][0] /CK 
Endpoint:   mips_core/datamem/\ram_reg[186][0] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[186][0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.640
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.969
  Arrival Time                  0.769
  Slack Time                   -0.200
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.200 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.528 | 
     | clk_m__L1_I3                       | I ^ -> O ^  | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.636 | 
     | clk_m__L2_I10                      | I ^ -> O ^  | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.751 | 
     | clk_m__I0                          | I ^ -> O ^  | BUFCKGHD | 0.108 | 0.088 |   0.639 |    0.839 | 
     | mips_core/datamem/\ram_reg[186][0] | CK ^ -> Q ^ | QDFFEHD  | 0.040 | 0.096 |   0.735 |    0.935 | 
     | mips_core/datamem/U4983            | B1 ^ -> O ^ | AO22CHD  | 0.028 | 0.035 |   0.769 |    0.969 | 
     | mips_core/datamem/\ram_reg[186][0] | D ^         | QDFFEHD  | 0.028 | 0.000 |   0.769 |    0.969 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.200 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.127 | 
     | clk_m__L1_I3                       | I ^ -> O ^ | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.235 | 
     | clk_m__L2_I10                      | I ^ -> O ^ | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.350 | 
     | clk_m__I0                          | I ^ -> O ^ | BUFCKGHD | 0.108 | 0.088 |   0.639 |    0.438 | 
     | mips_core/datamem/\ram_reg[186][0] | CK ^       | QDFFEHD  | 0.108 | 0.001 |   0.640 |    0.439 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[185][3] /CK 
Endpoint:   mips_core/datamem/\ram_reg[185][3] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[185][3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.645
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.974
  Arrival Time                  0.775
  Slack Time                   -0.199
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.199 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.527 | 
     | clk_m__L1_I3                       | I ^ -> O ^  | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.635 | 
     | clk_m__L2_I10                      | I ^ -> O ^  | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.750 | 
     | clk_m__L3_I106                     | I ^ -> O ^  | BUFCKGHD | 0.122 | 0.094 |   0.645 |    0.844 | 
     | mips_core/datamem/\ram_reg[185][3] | CK ^ -> Q ^ | QDFFEHD  | 0.036 | 0.094 |   0.739 |    0.938 | 
     | mips_core/datamem/U4970            | B1 ^ -> O ^ | AO22CHD  | 0.032 | 0.036 |   0.775 |    0.974 | 
     | mips_core/datamem/\ram_reg[185][3] | D ^         | QDFFEHD  | 0.032 | 0.000 |   0.775 |    0.974 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.199 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.128 | 
     | clk_m__L1_I3                       | I ^ -> O ^ | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.236 | 
     | clk_m__L2_I10                      | I ^ -> O ^ | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.351 | 
     | clk_m__L3_I106                     | I ^ -> O ^ | BUFCKGHD | 0.122 | 0.094 |   0.645 |    0.445 | 
     | mips_core/datamem/\ram_reg[185][3] | CK ^       | QDFFEHD  | 0.122 | 0.001 |   0.645 |    0.446 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[185][7] /CK 
Endpoint:   mips_core/datamem/\ram_reg[185][7] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[185][7] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.645
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.974
  Arrival Time                  0.775
  Slack Time                   -0.199
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.199 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.527 | 
     | clk_m__L1_I3                       | I ^ -> O ^  | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.635 | 
     | clk_m__L2_I10                      | I ^ -> O ^  | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.750 | 
     | clk_m__L3_I106                     | I ^ -> O ^  | BUFCKGHD | 0.122 | 0.094 |   0.645 |    0.844 | 
     | mips_core/datamem/\ram_reg[185][7] | CK ^ -> Q ^ | QDFFEHD  | 0.037 | 0.095 |   0.739 |    0.939 | 
     | mips_core/datamem/U4974            | B1 ^ -> O ^ | AO22CHD  | 0.031 | 0.035 |   0.775 |    0.974 | 
     | mips_core/datamem/\ram_reg[185][7] | D ^         | QDFFEHD  | 0.031 | 0.000 |   0.775 |    0.974 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.199 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.128 | 
     | clk_m__L1_I3                       | I ^ -> O ^ | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.236 | 
     | clk_m__L2_I10                      | I ^ -> O ^ | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.351 | 
     | clk_m__L3_I106                     | I ^ -> O ^ | BUFCKGHD | 0.122 | 0.094 |   0.645 |    0.445 | 
     | mips_core/datamem/\ram_reg[185][7] | CK ^       | QDFFEHD  | 0.122 | 0.001 |   0.645 |    0.446 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[185][6] /CK 
Endpoint:   mips_core/datamem/\ram_reg[185][6] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[185][6] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.646
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.974
  Arrival Time                  0.775
  Slack Time                   -0.199
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.199 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.526 | 
     | clk_m__L1_I3                       | I ^ -> O ^  | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.634 | 
     | clk_m__L2_I10                      | I ^ -> O ^  | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.750 | 
     | clk_m__L3_I106                     | I ^ -> O ^  | BUFCKGHD | 0.122 | 0.094 |   0.645 |    0.844 | 
     | mips_core/datamem/\ram_reg[185][6] | CK ^ -> Q ^ | QDFFEHD  | 0.038 | 0.095 |   0.740 |    0.939 | 
     | mips_core/datamem/U4973            | B1 ^ -> O ^ | AO22CHD  | 0.030 | 0.035 |   0.775 |    0.974 | 
     | mips_core/datamem/\ram_reg[185][6] | D ^         | QDFFEHD  | 0.030 | 0.000 |   0.775 |    0.974 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.199 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.128 | 
     | clk_m__L1_I3                       | I ^ -> O ^ | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.236 | 
     | clk_m__L2_I10                      | I ^ -> O ^ | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.352 | 
     | clk_m__L3_I106                     | I ^ -> O ^ | BUFCKGHD | 0.122 | 0.094 |   0.645 |    0.446 | 
     | mips_core/datamem/\ram_reg[185][6] | CK ^       | QDFFEHD  | 0.122 | 0.001 |   0.646 |    0.447 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[186][10] /CK 
Endpoint:   mips_core/datamem/\ram_reg[186][10] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[186][10] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.639
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.969
  Arrival Time                  0.771
  Slack Time                   -0.199
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |    0.199 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.526 | 
     | clk_m__L1_I3                        | I ^ -> O ^  | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.634 | 
     | clk_m__L2_I10                       | I ^ -> O ^  | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.749 | 
     | clk_m__I0                           | I ^ -> O ^  | BUFCKGHD | 0.108 | 0.088 |   0.639 |    0.837 | 
     | mips_core/datamem/\ram_reg[186][10] | CK ^ -> Q ^ | QDFFEHD  | 0.038 | 0.095 |   0.734 |    0.933 | 
     | mips_core/datamem/U4993             | B1 ^ -> O ^ | AO22CHD  | 0.033 | 0.037 |   0.771 |    0.969 | 
     | mips_core/datamem/\ram_reg[186][10] | D ^         | QDFFEHD  | 0.033 | 0.000 |   0.771 |    0.969 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |   -0.199 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.129 | 
     | clk_m__L1_I3                        | I ^ -> O ^ | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.237 | 
     | clk_m__L2_I10                       | I ^ -> O ^ | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.352 | 
     | clk_m__I0                           | I ^ -> O ^ | BUFCKGHD | 0.108 | 0.088 |   0.639 |    0.440 | 
     | mips_core/datamem/\ram_reg[186][10] | CK ^       | QDFFEHD  | 0.108 | 0.001 |   0.639 |    0.441 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[205][4] /CK 
Endpoint:   mips_core/datamem/\ram_reg[205][4] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[205][4] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.649
+ Hold                         -0.023
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.976
  Arrival Time                  0.777
  Slack Time                   -0.199
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.199 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.526 | 
     | clk_m__L1_I1                       | I ^ -> O ^  | BUFCKGHD | 0.102 | 0.104 |   0.431 |    0.630 | 
     | clk_m__L2_I3                       | I ^ -> O ^  | BUFCKHHD | 0.175 | 0.112 |   0.543 |    0.742 | 
     | clk_m__L3_I37                      | I ^ -> O ^  | BUFCKHHD | 0.147 | 0.105 |   0.649 |    0.847 | 
     | mips_core/datamem/\ram_reg[205][4] | CK ^ -> Q ^ | QDFFEHD  | 0.036 | 0.094 |   0.743 |    0.942 | 
     | mips_core/datamem/U5291            | B1 ^ -> O ^ | AO22CHD  | 0.029 | 0.034 |   0.777 |    0.976 | 
     | mips_core/datamem/\ram_reg[205][4] | D ^         | QDFFEHD  | 0.029 | 0.000 |   0.777 |    0.976 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.199 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.129 | 
     | clk_m__L1_I1                       | I ^ -> O ^ | BUFCKGHD | 0.102 | 0.104 |   0.431 |    0.233 | 
     | clk_m__L2_I3                       | I ^ -> O ^ | BUFCKHHD | 0.175 | 0.112 |   0.543 |    0.344 | 
     | clk_m__L3_I37                      | I ^ -> O ^ | BUFCKHHD | 0.147 | 0.105 |   0.649 |    0.450 | 
     | mips_core/datamem/\ram_reg[205][4] | CK ^       | QDFFEHD  | 0.147 | 0.000 |   0.649 |    0.450 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[186][6] /CK 
Endpoint:   mips_core/datamem/\ram_reg[186][6] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[186][6] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.645
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.974
  Arrival Time                  0.776
  Slack Time                   -0.198
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.198 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I3                       | I ^ -> O ^  | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.633 | 
     | clk_m__L2_I10                      | I ^ -> O ^  | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.749 | 
     | clk_m__L3_I106                     | I ^ -> O ^  | BUFCKGHD | 0.122 | 0.094 |   0.645 |    0.843 | 
     | mips_core/datamem/\ram_reg[186][6] | CK ^ -> Q ^ | QDFFEHD  | 0.040 | 0.096 |   0.741 |    0.939 | 
     | mips_core/datamem/U4989            | B1 ^ -> O ^ | AO22CHD  | 0.030 | 0.035 |   0.776 |    0.974 | 
     | mips_core/datamem/\ram_reg[186][6] | D ^         | QDFFEHD  | 0.030 | 0.000 |   0.776 |    0.974 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.198 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.129 | 
     | clk_m__L1_I3                       | I ^ -> O ^ | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.237 | 
     | clk_m__L2_I10                      | I ^ -> O ^ | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.353 | 
     | clk_m__L3_I106                     | I ^ -> O ^ | BUFCKGHD | 0.122 | 0.094 |   0.645 |    0.447 | 
     | mips_core/datamem/\ram_reg[186][6] | CK ^       | QDFFEHD  | 0.122 | 0.001 |   0.645 |    0.447 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[245][2] /CK 
Endpoint:   mips_core/datamem/\ram_reg[245][2] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[245][2] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.663
+ Hold                         -0.023
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.989
  Arrival Time                  0.791
  Slack Time                   -0.198
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.198 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I0                       | I ^ -> O ^  | BUFCKHHD | 0.118 | 0.111 |   0.439 |    0.637 | 
     | clk_m__L2_I0                       | I ^ -> O ^  | BUFCKHHD | 0.180 | 0.117 |   0.556 |    0.754 | 
     | clk_m__L3_I7                       | I ^ -> O ^  | BUFCKHHD | 0.148 | 0.105 |   0.661 |    0.859 | 
     | mips_core/datamem/\ram_reg[245][2] | CK ^ -> Q ^ | QDFFEHD  | 0.036 | 0.095 |   0.757 |    0.954 | 
     | mips_core/datamem/U5929            | B1 ^ -> O ^ | AO22CHD  | 0.030 | 0.035 |   0.791 |    0.989 | 
     | mips_core/datamem/\ram_reg[245][2] | D ^         | QDFFEHD  | 0.030 | 0.000 |   0.791 |    0.989 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.198 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.129 | 
     | clk_m__L1_I0                       | I ^ -> O ^ | BUFCKHHD | 0.118 | 0.111 |   0.439 |    0.241 | 
     | clk_m__L2_I0                       | I ^ -> O ^ | BUFCKHHD | 0.180 | 0.117 |   0.556 |    0.358 | 
     | clk_m__L3_I7                       | I ^ -> O ^ | BUFCKHHD | 0.148 | 0.105 |   0.661 |    0.463 | 
     | mips_core/datamem/\ram_reg[245][2] | CK ^       | QDFFEHD  | 0.148 | 0.001 |   0.663 |    0.465 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[237][11] /CK 
Endpoint:   mips_core/datamem/\ram_reg[237][11] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[237][11] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.654
+ Hold                         -0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.980
  Arrival Time                  0.782
  Slack Time                   -0.198
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |    0.198 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I1                        | I ^ -> O ^  | BUFCKGHD | 0.102 | 0.104 |   0.432 |    0.629 | 
     | clk_m__L2_I5                        | I ^ -> O ^  | BUFCKHHD | 0.175 | 0.111 |   0.543 |    0.741 | 
     | clk_m__L3_I53                       | I ^ -> O ^  | BUFCKHHD | 0.156 | 0.109 |   0.651 |    0.849 | 
     | mips_core/datamem/\ram_reg[237][11] | CK ^ -> Q ^ | QDFFEHD  | 0.035 | 0.096 |   0.748 |    0.945 | 
     | mips_core/datamem/U5810             | B1 ^ -> O ^ | AO22CHD  | 0.030 | 0.035 |   0.782 |    0.980 | 
     | mips_core/datamem/\ram_reg[237][11] | D ^         | QDFFEHD  | 0.030 | 0.000 |   0.782 |    0.980 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |   -0.198 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.130 | 
     | clk_m__L1_I1                        | I ^ -> O ^ | BUFCKGHD | 0.102 | 0.104 |   0.431 |    0.234 | 
     | clk_m__L2_I5                        | I ^ -> O ^ | BUFCKHHD | 0.175 | 0.111 |   0.543 |    0.345 | 
     | clk_m__L3_I53                       | I ^ -> O ^ | BUFCKHHD | 0.156 | 0.109 |   0.651 |    0.454 | 
     | mips_core/datamem/\ram_reg[237][11] | CK ^       | QDFFEHD  | 0.156 | 0.002 |   0.654 |    0.456 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[197][5] /CK 
Endpoint:   mips_core/datamem/\ram_reg[197][5] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[197][5] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.648
+ Hold                         -0.023
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.975
  Arrival Time                  0.778
  Slack Time                   -0.198
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.198 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I1                       | I ^ -> O ^  | BUFCKGHD | 0.102 | 0.104 |   0.431 |    0.629 | 
     | clk_m__L2_I3                       | I ^ -> O ^  | BUFCKHHD | 0.175 | 0.112 |   0.543 |    0.741 | 
     | clk_m__L3_I36                      | I ^ -> O ^  | BUFCKHHD | 0.145 | 0.104 |   0.647 |    0.845 | 
     | mips_core/datamem/\ram_reg[197][5] | CK ^ -> Q ^ | QDFFEHD  | 0.038 | 0.096 |   0.744 |    0.941 | 
     | mips_core/datamem/U5164            | B1 ^ -> O ^ | AO22CHD  | 0.028 | 0.034 |   0.778 |    0.975 | 
     | mips_core/datamem/\ram_reg[197][5] | D ^         | QDFFEHD  | 0.028 | 0.000 |   0.778 |    0.975 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.198 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.130 | 
     | clk_m__L1_I1                       | I ^ -> O ^ | BUFCKGHD | 0.102 | 0.104 |   0.431 |    0.234 | 
     | clk_m__L2_I3                       | I ^ -> O ^ | BUFCKHHD | 0.175 | 0.112 |   0.543 |    0.345 | 
     | clk_m__L3_I36                      | I ^ -> O ^ | BUFCKHHD | 0.145 | 0.104 |   0.647 |    0.450 | 
     | mips_core/datamem/\ram_reg[197][5] | CK ^       | QDFFEHD  | 0.145 | 0.001 |   0.648 |    0.451 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[205][2] /CK 
Endpoint:   mips_core/datamem/\ram_reg[205][2] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[205][2] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.649
+ Hold                         -0.023
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.976
  Arrival Time                  0.778
  Slack Time                   -0.198
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.198 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I1                       | I ^ -> O ^  | BUFCKGHD | 0.102 | 0.104 |   0.431 |    0.629 | 
     | clk_m__L2_I3                       | I ^ -> O ^  | BUFCKHHD | 0.175 | 0.112 |   0.543 |    0.741 | 
     | clk_m__L3_I37                      | I ^ -> O ^  | BUFCKHHD | 0.147 | 0.105 |   0.649 |    0.846 | 
     | mips_core/datamem/\ram_reg[205][2] | CK ^ -> Q ^ | QDFFEHD  | 0.035 | 0.094 |   0.743 |    0.940 | 
     | mips_core/datamem/U5289            | B1 ^ -> O ^ | AO22CHD  | 0.032 | 0.036 |   0.778 |    0.976 | 
     | mips_core/datamem/\ram_reg[205][2] | D ^         | QDFFEHD  | 0.032 | 0.000 |   0.778 |    0.976 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.198 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.130 | 
     | clk_m__L1_I1                       | I ^ -> O ^ | BUFCKGHD | 0.102 | 0.104 |   0.431 |    0.234 | 
     | clk_m__L2_I3                       | I ^ -> O ^ | BUFCKHHD | 0.175 | 0.112 |   0.543 |    0.345 | 
     | clk_m__L3_I37                      | I ^ -> O ^ | BUFCKHHD | 0.147 | 0.105 |   0.649 |    0.451 | 
     | mips_core/datamem/\ram_reg[205][2] | CK ^       | QDFFEHD  | 0.147 | 0.000 |   0.649 |    0.451 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[213][5] /CK 
Endpoint:   mips_core/datamem/\ram_reg[213][5] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[213][5] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.659
+ Hold                         -0.023
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.985
  Arrival Time                  0.788
  Slack Time                   -0.198
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.198 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I2                       | I ^ -> O ^  | BUFCKHHD | 0.120 | 0.112 |   0.439 |    0.637 | 
     | clk_m__L2_I8                       | I ^ -> O ^  | BUFCKHHD | 0.173 | 0.114 |   0.553 |    0.751 | 
     | clk_m__L3_I88                      | I ^ -> O ^  | BUFCKHHD | 0.147 | 0.105 |   0.658 |    0.856 | 
     | mips_core/datamem/\ram_reg[213][5] | CK ^ -> Q ^ | QDFFEHD  | 0.038 | 0.096 |   0.754 |    0.951 | 
     | mips_core/datamem/U5420            | B1 ^ -> O ^ | AO22CHD  | 0.028 | 0.034 |   0.788 |    0.985 | 
     | mips_core/datamem/\ram_reg[213][5] | D ^         | QDFFEHD  | 0.028 | 0.000 |   0.788 |    0.985 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.198 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.130 | 
     | clk_m__L1_I2                       | I ^ -> O ^ | BUFCKHHD | 0.120 | 0.112 |   0.439 |    0.242 | 
     | clk_m__L2_I8                       | I ^ -> O ^ | BUFCKHHD | 0.173 | 0.114 |   0.553 |    0.356 | 
     | clk_m__L3_I88                      | I ^ -> O ^ | BUFCKHHD | 0.147 | 0.105 |   0.658 |    0.461 | 
     | mips_core/datamem/\ram_reg[213][5] | CK ^       | QDFFEHD  | 0.147 | 0.000 |   0.659 |    0.461 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[249][11] /CK 
Endpoint:   mips_core/datamem/\ram_reg[249][11] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[249][11] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.664
+ Hold                         -0.023
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.990
  Arrival Time                  0.793
  Slack Time                   -0.198
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |    0.198 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I0                        | I ^ -> O ^  | BUFCKHHD | 0.118 | 0.111 |   0.439 |    0.636 | 
     | clk_m__L2_I0                        | I ^ -> O ^  | BUFCKHHD | 0.180 | 0.117 |   0.556 |    0.754 | 
     | clk_m__L3_I9                        | I ^ -> O ^  | BUFCKHHD | 0.151 | 0.107 |   0.663 |    0.861 | 
     | mips_core/datamem/\ram_reg[249][11] | CK ^ -> Q ^ | QDFFEHD  | 0.038 | 0.096 |   0.759 |    0.956 | 
     | mips_core/datamem/U6002             | B1 ^ -> O ^ | AO22CHD  | 0.028 | 0.034 |   0.793 |    0.990 | 
     | mips_core/datamem/\ram_reg[249][11] | D ^         | QDFFEHD  | 0.028 | 0.000 |   0.793 |    0.990 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |   -0.198 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.130 | 
     | clk_m__L1_I0                        | I ^ -> O ^ | BUFCKHHD | 0.118 | 0.111 |   0.439 |    0.241 | 
     | clk_m__L2_I0                        | I ^ -> O ^ | BUFCKHHD | 0.180 | 0.117 |   0.556 |    0.358 | 
     | clk_m__L3_I9                        | I ^ -> O ^ | BUFCKHHD | 0.151 | 0.107 |   0.663 |    0.465 | 
     | mips_core/datamem/\ram_reg[249][11] | CK ^       | QDFFEHD  | 0.151 | 0.001 |   0.664 |    0.466 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[187][6] /CK 
Endpoint:   mips_core/datamem/\ram_reg[187][6] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[187][6] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.640
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.969
  Arrival Time                  0.772
  Slack Time                   -0.198
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.198 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I3                       | I ^ -> O ^  | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.633 | 
     | clk_m__L2_I10                      | I ^ -> O ^  | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.748 | 
     | clk_m__I0                          | I ^ -> O ^  | BUFCKGHD | 0.108 | 0.088 |   0.639 |    0.836 | 
     | mips_core/datamem/\ram_reg[187][6] | CK ^ -> Q ^ | QDFFEHD  | 0.043 | 0.098 |   0.736 |    0.934 | 
     | mips_core/datamem/U5005            | B1 ^ -> O ^ | AO22CHD  | 0.029 | 0.035 |   0.772 |    0.969 | 
     | mips_core/datamem/\ram_reg[187][6] | D ^         | QDFFEHD  | 0.029 | 0.000 |   0.772 |    0.969 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.198 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.130 | 
     | clk_m__L1_I3                       | I ^ -> O ^ | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.238 | 
     | clk_m__L2_I10                      | I ^ -> O ^ | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.353 | 
     | clk_m__I0                          | I ^ -> O ^ | BUFCKGHD | 0.108 | 0.088 |   0.639 |    0.441 | 
     | mips_core/datamem/\ram_reg[187][6] | CK ^       | QDFFEHD  | 0.108 | 0.001 |   0.640 |    0.442 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[229][10] /CK 
Endpoint:   mips_core/datamem/\ram_reg[229][10] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[229][10] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.650
+ Hold                         -0.023
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.976
  Arrival Time                  0.779
  Slack Time                   -0.198
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |    0.198 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I1                        | I ^ -> O ^  | BUFCKGHD | 0.102 | 0.104 |   0.432 |    0.629 | 
     | clk_m__L2_I4                        | I ^ -> O ^  | BUFCKHHD | 0.176 | 0.111 |   0.543 |    0.740 | 
     | clk_m__L3_I45                       | I ^ -> O ^  | BUFCKHHD | 0.150 | 0.106 |   0.649 |    0.847 | 
     | mips_core/datamem/\ram_reg[229][10] | CK ^ -> Q ^ | QDFFEHD  | 0.036 | 0.095 |   0.744 |    0.941 | 
     | mips_core/datamem/U5681             | B1 ^ -> O ^ | AO22CHD  | 0.030 | 0.035 |   0.779 |    0.976 | 
     | mips_core/datamem/\ram_reg[229][10] | D ^         | QDFFEHD  | 0.030 | 0.000 |   0.779 |    0.976 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |   -0.198 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.130 | 
     | clk_m__L1_I1                        | I ^ -> O ^ | BUFCKGHD | 0.102 | 0.104 |   0.431 |    0.234 | 
     | clk_m__L2_I4                        | I ^ -> O ^ | BUFCKHHD | 0.176 | 0.111 |   0.543 |    0.345 | 
     | clk_m__L3_I45                       | I ^ -> O ^ | BUFCKHHD | 0.150 | 0.106 |   0.649 |    0.451 | 
     | mips_core/datamem/\ram_reg[229][10] | CK ^       | QDFFEHD  | 0.150 | 0.001 |   0.650 |    0.452 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[184][12] /CK 
Endpoint:   mips_core/datamem/\ram_reg[184][12] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[184][12] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.639
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.969
  Arrival Time                  0.772
  Slack Time                   -0.198
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |    0.198 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I3                        | I ^ -> O ^  | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.633 | 
     | clk_m__L2_I10                       | I ^ -> O ^  | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.748 | 
     | clk_m__I0                           | I ^ -> O ^  | BUFCKGHD | 0.108 | 0.088 |   0.639 |    0.836 | 
     | mips_core/datamem/\ram_reg[184][12] | CK ^ -> Q ^ | QDFFEHD  | 0.043 | 0.097 |   0.736 |    0.933 | 
     | mips_core/datamem/U4963             | B1 ^ -> O ^ | AO22CHD  | 0.030 | 0.036 |   0.772 |    0.969 | 
     | mips_core/datamem/\ram_reg[184][12] | D ^         | QDFFEHD  | 0.030 | 0.000 |   0.772 |    0.969 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |   -0.198 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.130 | 
     | clk_m__L1_I3                        | I ^ -> O ^ | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.238 | 
     | clk_m__L2_I10                       | I ^ -> O ^ | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.353 | 
     | clk_m__I0                           | I ^ -> O ^ | BUFCKGHD | 0.108 | 0.088 |   0.639 |    0.441 | 
     | mips_core/datamem/\ram_reg[184][12] | CK ^       | QDFFEHD  | 0.108 | 0.001 |   0.639 |    0.442 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[245][4] /CK 
Endpoint:   mips_core/datamem/\ram_reg[245][4] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[245][4] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.662
+ Hold                         -0.023
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.989
  Arrival Time                  0.791
  Slack Time                   -0.198
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.198 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I0                       | I ^ -> O ^  | BUFCKHHD | 0.118 | 0.111 |   0.439 |    0.636 | 
     | clk_m__L2_I0                       | I ^ -> O ^  | BUFCKHHD | 0.180 | 0.117 |   0.556 |    0.754 | 
     | clk_m__L3_I7                       | I ^ -> O ^  | BUFCKHHD | 0.148 | 0.105 |   0.661 |    0.859 | 
     | mips_core/datamem/\ram_reg[245][4] | CK ^ -> Q ^ | QDFFEHD  | 0.037 | 0.095 |   0.756 |    0.954 | 
     | mips_core/datamem/U5931            | B1 ^ -> O ^ | AO22CHD  | 0.030 | 0.035 |   0.791 |    0.989 | 
     | mips_core/datamem/\ram_reg[245][4] | D ^         | QDFFEHD  | 0.030 | 0.000 |   0.791 |    0.989 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.198 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.130 | 
     | clk_m__L1_I0                       | I ^ -> O ^ | BUFCKHHD | 0.118 | 0.111 |   0.439 |    0.241 | 
     | clk_m__L2_I0                       | I ^ -> O ^ | BUFCKHHD | 0.180 | 0.117 |   0.556 |    0.358 | 
     | clk_m__L3_I7                       | I ^ -> O ^ | BUFCKHHD | 0.148 | 0.105 |   0.661 |    0.464 | 
     | mips_core/datamem/\ram_reg[245][4] | CK ^       | QDFFEHD  | 0.148 | 0.000 |   0.662 |    0.464 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[187][10] /CK 
Endpoint:   mips_core/datamem/\ram_reg[187][10] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[187][10] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.639
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.969
  Arrival Time                  0.772
  Slack Time                   -0.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |    0.198 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I3                        | I ^ -> O ^  | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.633 | 
     | clk_m__L2_I10                       | I ^ -> O ^  | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.748 | 
     | clk_m__I0                           | I ^ -> O ^  | BUFCKGHD | 0.108 | 0.088 |   0.639 |    0.836 | 
     | mips_core/datamem/\ram_reg[187][10] | CK ^ -> Q ^ | QDFFEHD  | 0.041 | 0.096 |   0.735 |    0.933 | 
     | mips_core/datamem/U5009             | B1 ^ -> O ^ | AO22CHD  | 0.032 | 0.037 |   0.772 |    0.969 | 
     | mips_core/datamem/\ram_reg[187][10] | D ^         | QDFFEHD  | 0.032 | 0.000 |   0.772 |    0.969 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |   -0.197 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.130 | 
     | clk_m__L1_I3                        | I ^ -> O ^ | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.238 | 
     | clk_m__L2_I10                       | I ^ -> O ^ | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.353 | 
     | clk_m__I0                           | I ^ -> O ^ | BUFCKGHD | 0.108 | 0.088 |   0.639 |    0.441 | 
     | mips_core/datamem/\ram_reg[187][10] | CK ^       | QDFFEHD  | 0.108 | 0.001 |   0.639 |    0.442 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[184][7] /CK 
Endpoint:   mips_core/datamem/\ram_reg[184][7] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[184][7] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.645
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.974
  Arrival Time                  0.777
  Slack Time                   -0.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.198 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I3                       | I ^ -> O ^  | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.633 | 
     | clk_m__L2_I10                      | I ^ -> O ^  | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.748 | 
     | clk_m__L3_I106                     | I ^ -> O ^  | BUFCKGHD | 0.122 | 0.094 |   0.645 |    0.842 | 
     | mips_core/datamem/\ram_reg[184][7] | CK ^ -> Q ^ | QDFFEHD  | 0.042 | 0.097 |   0.742 |    0.939 | 
     | mips_core/datamem/U4958            | B1 ^ -> O ^ | AO22CHD  | 0.028 | 0.035 |   0.777 |    0.974 | 
     | mips_core/datamem/\ram_reg[184][7] | D ^         | QDFFEHD  | 0.028 | 0.000 |   0.777 |    0.974 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.197 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.130 | 
     | clk_m__L1_I3                       | I ^ -> O ^ | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.238 | 
     | clk_m__L2_I10                      | I ^ -> O ^ | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.353 | 
     | clk_m__L3_I106                     | I ^ -> O ^ | BUFCKGHD | 0.122 | 0.094 |   0.645 |    0.447 | 
     | mips_core/datamem/\ram_reg[184][7] | CK ^       | QDFFEHD  | 0.122 | 0.001 |   0.645 |    0.448 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[169][6] /CK 
Endpoint:   mips_core/datamem/\ram_reg[169][6] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[169][6] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.663
+ Hold                         -0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.989
  Arrival Time                  0.792
  Slack Time                   -0.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.197 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I0                       | I ^ -> O ^  | BUFCKHHD | 0.118 | 0.111 |   0.439 |    0.636 | 
     | clk_m__L2_I1                       | I ^ -> O ^  | BUFCKHHD | 0.174 | 0.115 |   0.553 |    0.751 | 
     | clk_m__L3_I11                      | I ^ -> O ^  | BUFCKHHD | 0.155 | 0.109 |   0.662 |    0.860 | 
     | mips_core/datamem/\ram_reg[169][6] | CK ^ -> Q ^ | QDFFEHD  | 0.035 | 0.095 |   0.757 |    0.954 | 
     | mips_core/datamem/U4717            | B1 ^ -> O ^ | AO22CHD  | 0.030 | 0.035 |   0.792 |    0.989 | 
     | mips_core/datamem/\ram_reg[169][6] | D ^         | QDFFEHD  | 0.030 | 0.000 |   0.792 |    0.989 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.197 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.130 | 
     | clk_m__L1_I0                       | I ^ -> O ^ | BUFCKHHD | 0.118 | 0.111 |   0.439 |    0.241 | 
     | clk_m__L2_I1                       | I ^ -> O ^ | BUFCKHHD | 0.174 | 0.115 |   0.553 |    0.356 | 
     | clk_m__L3_I11                      | I ^ -> O ^ | BUFCKHHD | 0.155 | 0.109 |   0.662 |    0.465 | 
     | mips_core/datamem/\ram_reg[169][6] | CK ^       | QDFFEHD  | 0.155 | 0.001 |   0.663 |    0.465 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[173][3] /CK 
Endpoint:   mips_core/datamem/\ram_reg[173][3] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[173][3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.662
+ Hold                         -0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.988
  Arrival Time                  0.791
  Slack Time                   -0.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.197 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I0                       | I ^ -> O ^  | BUFCKHHD | 0.118 | 0.111 |   0.439 |    0.636 | 
     | clk_m__L2_I1                       | I ^ -> O ^  | BUFCKHHD | 0.174 | 0.115 |   0.553 |    0.751 | 
     | clk_m__L3_I19                      | I ^ -> O ^  | BUFCKHHD | 0.154 | 0.108 |   0.661 |    0.859 | 
     | mips_core/datamem/\ram_reg[173][3] | CK ^ -> Q ^ | QDFFEHD  | 0.036 | 0.095 |   0.757 |    0.954 | 
     | mips_core/datamem/U4778            | B1 ^ -> O ^ | AO22CHD  | 0.029 | 0.034 |   0.791 |    0.988 | 
     | mips_core/datamem/\ram_reg[173][3] | D ^         | QDFFEHD  | 0.029 | 0.000 |   0.791 |    0.988 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.197 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.130 | 
     | clk_m__L1_I0                       | I ^ -> O ^ | BUFCKHHD | 0.118 | 0.111 |   0.439 |    0.241 | 
     | clk_m__L2_I1                       | I ^ -> O ^ | BUFCKHHD | 0.174 | 0.115 |   0.553 |    0.356 | 
     | clk_m__L3_I19                      | I ^ -> O ^ | BUFCKHHD | 0.154 | 0.108 |   0.661 |    0.464 | 
     | mips_core/datamem/\ram_reg[173][3] | CK ^       | QDFFEHD  | 0.154 | 0.001 |   0.662 |    0.465 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[193][3] /CK 
Endpoint:   mips_core/datamem/\ram_reg[193][3] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[193][3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.651
+ Hold                         -0.023
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.978
  Arrival Time                  0.780
  Slack Time                   -0.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.197 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I1                       | I ^ -> O ^  | BUFCKGHD | 0.102 | 0.104 |   0.431 |    0.629 | 
     | clk_m__L2_I3                       | I ^ -> O ^  | BUFCKHHD | 0.175 | 0.112 |   0.543 |    0.741 | 
     | clk_m__L3_I33                      | I ^ -> O ^  | BUFCKHHD | 0.153 | 0.108 |   0.651 |    0.848 | 
     | mips_core/datamem/\ram_reg[193][3] | CK ^ -> Q ^ | QDFFEHD  | 0.035 | 0.094 |   0.745 |    0.942 | 
     | mips_core/datamem/U5098            | B1 ^ -> O ^ | AO22CHD  | 0.031 | 0.035 |   0.780 |    0.978 | 
     | mips_core/datamem/\ram_reg[193][3] | D ^         | QDFFEHD  | 0.031 | 0.000 |   0.780 |    0.978 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.197 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.130 | 
     | clk_m__L1_I1                       | I ^ -> O ^ | BUFCKGHD | 0.102 | 0.104 |   0.431 |    0.234 | 
     | clk_m__L2_I3                       | I ^ -> O ^ | BUFCKHHD | 0.175 | 0.112 |   0.543 |    0.346 | 
     | clk_m__L3_I33                      | I ^ -> O ^ | BUFCKHHD | 0.153 | 0.108 |   0.651 |    0.453 | 
     | mips_core/datamem/\ram_reg[193][3] | CK ^       | QDFFEHD  | 0.153 | 0.000 |   0.651 |    0.454 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[181][15] /CK 
Endpoint:   mips_core/datamem/\ram_reg[181][15] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[181][15] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.659
+ Hold                         -0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.985
  Arrival Time                  0.788
  Slack Time                   -0.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |    0.197 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I3                        | I ^ -> O ^  | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.633 | 
     | clk_m__L2_I10                       | I ^ -> O ^  | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.748 | 
     | clk_m__L3_I100                      | I ^ -> O ^  | BUFCKHHD | 0.155 | 0.108 |   0.659 |    0.856 | 
     | mips_core/datamem/\ram_reg[181][15] | CK ^ -> Q ^ | QDFFEHD  | 0.036 | 0.095 |   0.754 |    0.951 | 
     | mips_core/datamem/U4918             | B1 ^ -> O ^ | AO22CHD  | 0.029 | 0.034 |   0.788 |    0.985 | 
     | mips_core/datamem/\ram_reg[181][15] | D ^         | QDFFEHD  | 0.029 | 0.000 |   0.788 |    0.985 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |   -0.197 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.130 | 
     | clk_m__L1_I3                        | I ^ -> O ^ | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.238 | 
     | clk_m__L2_I10                       | I ^ -> O ^ | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.353 | 
     | clk_m__L3_I100                      | I ^ -> O ^ | BUFCKHHD | 0.155 | 0.108 |   0.659 |    0.461 | 
     | mips_core/datamem/\ram_reg[181][15] | CK ^       | QDFFEHD  | 0.155 | 0.001 |   0.659 |    0.462 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[250][5] /CK 
Endpoint:   mips_core/datamem/\ram_reg[250][5] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[250][5] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.664
+ Hold                         -0.023
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.991
  Arrival Time                  0.793
  Slack Time                   -0.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.197 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I0                       | I ^ -> O ^  | BUFCKHHD | 0.118 | 0.111 |   0.439 |    0.636 | 
     | clk_m__L2_I0                       | I ^ -> O ^  | BUFCKHHD | 0.180 | 0.117 |   0.556 |    0.753 | 
     | clk_m__L3_I8                       | I ^ -> O ^  | BUFCKHHD | 0.152 | 0.107 |   0.663 |    0.861 | 
     | mips_core/datamem/\ram_reg[250][5] | CK ^ -> Q ^ | QDFFEHD  | 0.037 | 0.095 |   0.759 |    0.956 | 
     | mips_core/datamem/U6012            | B1 ^ -> O ^ | AO22CHD  | 0.029 | 0.035 |   0.793 |    0.991 | 
     | mips_core/datamem/\ram_reg[250][5] | D ^         | QDFFEHD  | 0.029 | 0.000 |   0.793 |    0.991 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.197 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.130 | 
     | clk_m__L1_I0                       | I ^ -> O ^ | BUFCKHHD | 0.118 | 0.111 |   0.439 |    0.241 | 
     | clk_m__L2_I0                       | I ^ -> O ^ | BUFCKHHD | 0.180 | 0.117 |   0.556 |    0.359 | 
     | clk_m__L3_I8                       | I ^ -> O ^ | BUFCKHHD | 0.152 | 0.107 |   0.663 |    0.466 | 
     | mips_core/datamem/\ram_reg[250][5] | CK ^       | QDFFEHD  | 0.152 | 0.001 |   0.664 |    0.467 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[69][10] /CK 
Endpoint:   mips_core/datamem/\ram_reg[69][10] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[69][10] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.665
+ Hold                         -0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.992
  Arrival Time                  0.794
  Slack Time                   -0.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.197 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I2                       | I ^ -> O ^  | BUFCKHHD | 0.120 | 0.112 |   0.439 |    0.637 | 
     | clk_m__L2_I6                       | I ^ -> O ^  | BUFCKHHD | 0.175 | 0.115 |   0.554 |    0.752 | 
     | clk_m__L3_I64                      | I ^ -> O ^  | BUFCKHHD | 0.156 | 0.110 |   0.664 |    0.861 | 
     | mips_core/datamem/\ram_reg[69][10] | CK ^ -> Q ^ | QDFFEHD  | 0.035 | 0.095 |   0.759 |    0.957 | 
     | mips_core/datamem/U3121            | B1 ^ -> O ^ | AO22CHD  | 0.030 | 0.035 |   0.794 |    0.992 | 
     | mips_core/datamem/\ram_reg[69][10] | D ^         | QDFFEHD  | 0.030 | 0.000 |   0.794 |    0.992 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.197 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.130 | 
     | clk_m__L1_I2                       | I ^ -> O ^ | BUFCKHHD | 0.120 | 0.112 |   0.439 |    0.242 | 
     | clk_m__L2_I6                       | I ^ -> O ^ | BUFCKHHD | 0.175 | 0.115 |   0.554 |    0.357 | 
     | clk_m__L3_I64                      | I ^ -> O ^ | BUFCKHHD | 0.156 | 0.110 |   0.664 |    0.467 | 
     | mips_core/datamem/\ram_reg[69][10] | CK ^       | QDFFEHD  | 0.156 | 0.001 |   0.665 |    0.468 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[145][15] /CK 
Endpoint:   mips_core/datamem/\ram_reg[145][15] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[145][15] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.663
+ Hold                         -0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.989
  Arrival Time                  0.792
  Slack Time                   -0.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |    0.197 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I3                        | I ^ -> O ^  | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.633 | 
     | clk_m__L2_I9                        | I ^ -> O ^  | BUFCKHHD | 0.179 | 0.117 |   0.553 |    0.750 | 
     | clk_m__L3_I89                       | I ^ -> O ^  | BUFCKHHD | 0.156 | 0.109 |   0.662 |    0.860 | 
     | mips_core/datamem/\ram_reg[145][15] | CK ^ -> Q ^ | QDFFEHD  | 0.034 | 0.094 |   0.756 |    0.954 | 
     | mips_core/datamem/U4342             | B1 ^ -> O ^ | AO22CHD  | 0.031 | 0.035 |   0.792 |    0.989 | 
     | mips_core/datamem/\ram_reg[145][15] | D ^         | QDFFEHD  | 0.031 | 0.000 |   0.792 |    0.989 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |   -0.197 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.130 | 
     | clk_m__L1_I3                        | I ^ -> O ^ | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.238 | 
     | clk_m__L2_I9                        | I ^ -> O ^ | BUFCKHHD | 0.179 | 0.117 |   0.553 |    0.355 | 
     | clk_m__L3_I89                       | I ^ -> O ^ | BUFCKHHD | 0.156 | 0.109 |   0.662 |    0.465 | 
     | mips_core/datamem/\ram_reg[145][15] | CK ^       | QDFFEHD  | 0.156 | 0.001 |   0.663 |    0.465 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[217][10] /CK 
Endpoint:   mips_core/datamem/\ram_reg[217][10] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[217][10] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.651
+ Hold                         -0.023
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.977
  Arrival Time                  0.780
  Slack Time                   -0.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |    0.197 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I1                        | I ^ -> O ^  | BUFCKGHD | 0.102 | 0.104 |   0.431 |    0.629 | 
     | clk_m__L2_I4                        | I ^ -> O ^  | BUFCKHHD | 0.176 | 0.111 |   0.543 |    0.740 | 
     | clk_m__L3_I46                       | I ^ -> O ^  | BUFCKHHD | 0.153 | 0.107 |   0.650 |    0.848 | 
     | mips_core/datamem/\ram_reg[217][10] | CK ^ -> Q ^ | QDFFEHD  | 0.038 | 0.095 |   0.746 |    0.943 | 
     | mips_core/datamem/U5489             | B1 ^ -> O ^ | AO22CHD  | 0.028 | 0.034 |   0.780 |    0.977 | 
     | mips_core/datamem/\ram_reg[217][10] | D ^         | QDFFEHD  | 0.028 | 0.000 |   0.780 |    0.977 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |   -0.197 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.130 | 
     | clk_m__L1_I1                        | I ^ -> O ^ | BUFCKGHD | 0.102 | 0.104 |   0.431 |    0.234 | 
     | clk_m__L2_I4                        | I ^ -> O ^ | BUFCKHHD | 0.176 | 0.111 |   0.543 |    0.345 | 
     | clk_m__L3_I46                       | I ^ -> O ^ | BUFCKHHD | 0.153 | 0.107 |   0.650 |    0.453 | 
     | mips_core/datamem/\ram_reg[217][10] | CK ^       | QDFFEHD  | 0.153 | 0.000 |   0.651 |    0.453 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[157][7] /CK 
Endpoint:   mips_core/datamem/\ram_reg[157][7] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[157][7] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.654
+ Hold                         -0.023
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.981
  Arrival Time                  0.784
  Slack Time                   -0.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.197 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I0                       | I ^ -> O ^  | BUFCKHHD | 0.118 | 0.111 |   0.439 |    0.636 | 
     | clk_m__L2_I2                       | I ^ -> O ^  | BUFCKHHD | 0.159 | 0.108 |   0.547 |    0.744 | 
     | clk_m__L3_I26                      | I ^ -> O ^  | BUFCKHHD | 0.152 | 0.107 |   0.654 |    0.851 | 
     | mips_core/datamem/\ram_reg[157][7] | CK ^ -> Q ^ | QDFFEHD  | 0.035 | 0.094 |   0.748 |    0.945 | 
     | mips_core/datamem/U4526            | B1 ^ -> O ^ | AO22CHD  | 0.032 | 0.035 |   0.784 |    0.981 | 
     | mips_core/datamem/\ram_reg[157][7] | D ^         | QDFFEHD  | 0.032 | 0.000 |   0.784 |    0.981 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.197 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.130 | 
     | clk_m__L1_I0                       | I ^ -> O ^ | BUFCKHHD | 0.118 | 0.111 |   0.439 |    0.241 | 
     | clk_m__L2_I2                       | I ^ -> O ^ | BUFCKHHD | 0.159 | 0.108 |   0.547 |    0.350 | 
     | clk_m__L3_I26                      | I ^ -> O ^ | BUFCKHHD | 0.152 | 0.107 |   0.654 |    0.457 | 
     | mips_core/datamem/\ram_reg[157][7] | CK ^       | QDFFEHD  | 0.152 | 0.001 |   0.654 |    0.457 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[185][8] /CK 
Endpoint:   mips_core/datamem/\ram_reg[185][8] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[185][8] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.657
+ Hold                         -0.023
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.984
  Arrival Time                  0.786
  Slack Time                   -0.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.197 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I3                       | I ^ -> O ^  | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.633 | 
     | clk_m__L2_I10                      | I ^ -> O ^  | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.748 | 
     | clk_m__L3_I101                     | I ^ -> O ^  | BUFCKHHD | 0.148 | 0.106 |   0.656 |    0.854 | 
     | mips_core/datamem/\ram_reg[185][8] | CK ^ -> Q ^ | QDFFEHD  | 0.037 | 0.095 |   0.752 |    0.949 | 
     | mips_core/datamem/U4975            | B1 ^ -> O ^ | AO22CHD  | 0.029 | 0.035 |   0.786 |    0.984 | 
     | mips_core/datamem/\ram_reg[185][8] | D ^         | QDFFEHD  | 0.029 | 0.000 |   0.786 |    0.984 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.197 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.130 | 
     | clk_m__L1_I3                       | I ^ -> O ^ | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.238 | 
     | clk_m__L2_I10                      | I ^ -> O ^ | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.353 | 
     | clk_m__L3_I101                     | I ^ -> O ^ | BUFCKHHD | 0.148 | 0.106 |   0.656 |    0.459 | 
     | mips_core/datamem/\ram_reg[185][8] | CK ^       | QDFFEHD  | 0.148 | 0.001 |   0.657 |    0.460 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[205][15] /CK 
Endpoint:   mips_core/datamem/\ram_reg[205][15] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[205][15] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.649
+ Hold                         -0.023
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.976
  Arrival Time                  0.779
  Slack Time                   -0.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |    0.197 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I1                        | I ^ -> O ^  | BUFCKGHD | 0.102 | 0.104 |   0.432 |    0.629 | 
     | clk_m__L2_I3                        | I ^ -> O ^  | BUFCKHHD | 0.175 | 0.112 |   0.543 |    0.740 | 
     | clk_m__L3_I37                       | I ^ -> O ^  | BUFCKHHD | 0.147 | 0.105 |   0.649 |    0.846 | 
     | mips_core/datamem/\ram_reg[205][15] | CK ^ -> Q ^ | QDFFEHD  | 0.036 | 0.095 |   0.743 |    0.941 | 
     | mips_core/datamem/U5302             | B1 ^ -> O ^ | AO22CHD  | 0.031 | 0.035 |   0.779 |    0.976 | 
     | mips_core/datamem/\ram_reg[205][15] | D ^         | QDFFEHD  | 0.031 | 0.000 |   0.779 |    0.976 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |   -0.197 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.130 | 
     | clk_m__L1_I1                        | I ^ -> O ^ | BUFCKGHD | 0.102 | 0.104 |   0.431 |    0.234 | 
     | clk_m__L2_I3                        | I ^ -> O ^ | BUFCKHHD | 0.175 | 0.112 |   0.543 |    0.346 | 
     | clk_m__L3_I37                       | I ^ -> O ^ | BUFCKHHD | 0.147 | 0.105 |   0.649 |    0.451 | 
     | mips_core/datamem/\ram_reg[205][15] | CK ^       | QDFFEHD  | 0.147 | 0.001 |   0.649 |    0.452 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[169][15] /CK 
Endpoint:   mips_core/datamem/\ram_reg[169][15] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[169][15] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.663
+ Hold                         -0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.989
  Arrival Time                  0.792
  Slack Time                   -0.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |    0.197 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I0                        | I ^ -> O ^  | BUFCKHHD | 0.118 | 0.111 |   0.439 |    0.636 | 
     | clk_m__L2_I1                        | I ^ -> O ^  | BUFCKHHD | 0.174 | 0.115 |   0.553 |    0.751 | 
     | clk_m__L3_I11                       | I ^ -> O ^  | BUFCKHHD | 0.155 | 0.109 |   0.662 |    0.859 | 
     | mips_core/datamem/\ram_reg[169][15] | CK ^ -> Q ^ | QDFFEHD  | 0.038 | 0.096 |   0.758 |    0.955 | 
     | mips_core/datamem/U4726             | B1 ^ -> O ^ | AO22CHD  | 0.028 | 0.034 |   0.792 |    0.989 | 
     | mips_core/datamem/\ram_reg[169][15] | D ^         | QDFFEHD  | 0.028 | 0.000 |   0.792 |    0.989 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |   -0.197 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.130 | 
     | clk_m__L1_I0                        | I ^ -> O ^ | BUFCKHHD | 0.118 | 0.111 |   0.439 |    0.241 | 
     | clk_m__L2_I1                        | I ^ -> O ^ | BUFCKHHD | 0.174 | 0.115 |   0.553 |    0.356 | 
     | clk_m__L3_I11                       | I ^ -> O ^ | BUFCKHHD | 0.155 | 0.109 |   0.662 |    0.465 | 
     | mips_core/datamem/\ram_reg[169][15] | CK ^       | QDFFEHD  | 0.155 | 0.001 |   0.663 |    0.466 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[245][5] /CK 
Endpoint:   mips_core/datamem/\ram_reg[245][5] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[245][5] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.665
+ Hold                         -0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.991
  Arrival Time                  0.794
  Slack Time                   -0.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.197 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I0                       | I ^ -> O ^  | BUFCKHHD | 0.118 | 0.111 |   0.439 |    0.636 | 
     | clk_m__L2_I0                       | I ^ -> O ^  | BUFCKHHD | 0.180 | 0.117 |   0.556 |    0.753 | 
     | clk_m__L3_I4                       | I ^ -> O ^  | BUFCKHHD | 0.156 | 0.109 |   0.665 |    0.862 | 
     | mips_core/datamem/\ram_reg[245][5] | CK ^ -> Q ^ | QDFFEHD  | 0.037 | 0.095 |   0.760 |    0.957 | 
     | mips_core/datamem/U5932            | B1 ^ -> O ^ | AO22CHD  | 0.028 | 0.034 |   0.794 |    0.991 | 
     | mips_core/datamem/\ram_reg[245][5] | D ^         | QDFFEHD  | 0.028 | 0.000 |   0.794 |    0.991 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.197 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.130 | 
     | clk_m__L1_I0                       | I ^ -> O ^ | BUFCKHHD | 0.118 | 0.111 |   0.439 |    0.241 | 
     | clk_m__L2_I0                       | I ^ -> O ^ | BUFCKHHD | 0.180 | 0.117 |   0.556 |    0.359 | 
     | clk_m__L3_I4                       | I ^ -> O ^ | BUFCKHHD | 0.156 | 0.109 |   0.665 |    0.468 | 
     | mips_core/datamem/\ram_reg[245][5] | CK ^       | QDFFEHD  | 0.156 | 0.000 |   0.665 |    0.468 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[249][2] /CK 
Endpoint:   mips_core/datamem/\ram_reg[249][2] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[249][2] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.664
+ Hold                         -0.023
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.990
  Arrival Time                  0.793
  Slack Time                   -0.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.197 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I0                       | I ^ -> O ^  | BUFCKHHD | 0.118 | 0.111 |   0.439 |    0.636 | 
     | clk_m__L2_I0                       | I ^ -> O ^  | BUFCKHHD | 0.180 | 0.117 |   0.556 |    0.753 | 
     | clk_m__L3_I9                       | I ^ -> O ^  | BUFCKHHD | 0.151 | 0.107 |   0.663 |    0.860 | 
     | mips_core/datamem/\ram_reg[249][2] | CK ^ -> Q ^ | QDFFEHD  | 0.036 | 0.095 |   0.758 |    0.955 | 
     | mips_core/datamem/U5993            | B1 ^ -> O ^ | AO22CHD  | 0.030 | 0.035 |   0.793 |    0.990 | 
     | mips_core/datamem/\ram_reg[249][2] | D ^         | QDFFEHD  | 0.030 | 0.000 |   0.793 |    0.990 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.197 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.130 | 
     | clk_m__L1_I0                       | I ^ -> O ^ | BUFCKHHD | 0.118 | 0.111 |   0.439 |    0.241 | 
     | clk_m__L2_I0                       | I ^ -> O ^ | BUFCKHHD | 0.180 | 0.117 |   0.556 |    0.359 | 
     | clk_m__L3_I9                       | I ^ -> O ^ | BUFCKHHD | 0.151 | 0.107 |   0.663 |    0.466 | 
     | mips_core/datamem/\ram_reg[249][2] | CK ^       | QDFFEHD  | 0.151 | 0.001 |   0.664 |    0.466 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[184][10] /CK 
Endpoint:   mips_core/datamem/\ram_reg[184][10] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[184][10] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.657
+ Hold                         -0.023
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.984
  Arrival Time                  0.787
  Slack Time                   -0.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |    0.197 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I3                        | I ^ -> O ^  | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.633 | 
     | clk_m__L2_I10                       | I ^ -> O ^  | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.748 | 
     | clk_m__L3_I101                      | I ^ -> O ^  | BUFCKHHD | 0.148 | 0.106 |   0.656 |    0.854 | 
     | mips_core/datamem/\ram_reg[184][10] | CK ^ -> Q ^ | QDFFEHD  | 0.037 | 0.095 |   0.752 |    0.949 | 
     | mips_core/datamem/U4961             | B1 ^ -> O ^ | AO22CHD  | 0.030 | 0.035 |   0.787 |    0.984 | 
     | mips_core/datamem/\ram_reg[184][10] | D ^         | QDFFEHD  | 0.030 | 0.000 |   0.787 |    0.984 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |   -0.197 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.130 | 
     | clk_m__L1_I3                        | I ^ -> O ^ | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.238 | 
     | clk_m__L2_I10                       | I ^ -> O ^ | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.353 | 
     | clk_m__L3_I101                      | I ^ -> O ^ | BUFCKHHD | 0.148 | 0.106 |   0.656 |    0.459 | 
     | mips_core/datamem/\ram_reg[184][10] | CK ^       | QDFFEHD  | 0.148 | 0.001 |   0.657 |    0.460 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[242][2] /CK 
Endpoint:   mips_core/datamem/\ram_reg[242][2] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[242][2] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.663
+ Hold                         -0.023
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.989
  Arrival Time                  0.792
  Slack Time                   -0.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.197 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I0                       | I ^ -> O ^  | BUFCKHHD | 0.118 | 0.111 |   0.439 |    0.636 | 
     | clk_m__L2_I0                       | I ^ -> O ^  | BUFCKHHD | 0.180 | 0.117 |   0.556 |    0.753 | 
     | clk_m__L3_I6                       | I ^ -> O ^  | BUFCKHHD | 0.149 | 0.106 |   0.662 |    0.859 | 
     | mips_core/datamem/\ram_reg[242][2] | CK ^ -> Q ^ | QDFFEHD  | 0.037 | 0.095 |   0.757 |    0.955 | 
     | mips_core/datamem/U5881            | B1 ^ -> O ^ | AO22CHD  | 0.029 | 0.035 |   0.792 |    0.989 | 
     | mips_core/datamem/\ram_reg[242][2] | D ^         | QDFFEHD  | 0.029 | 0.000 |   0.792 |    0.989 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.197 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.130 | 
     | clk_m__L1_I0                       | I ^ -> O ^ | BUFCKHHD | 0.118 | 0.111 |   0.439 |    0.241 | 
     | clk_m__L2_I0                       | I ^ -> O ^ | BUFCKHHD | 0.180 | 0.117 |   0.556 |    0.359 | 
     | clk_m__L3_I6                       | I ^ -> O ^ | BUFCKHHD | 0.149 | 0.106 |   0.662 |    0.465 | 
     | mips_core/datamem/\ram_reg[242][2] | CK ^       | QDFFEHD  | 0.149 | 0.001 |   0.663 |    0.465 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[13][1] /CK 
Endpoint:   mips_core/datamem/\ram_reg[13][1] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[13][1] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.656
+ Hold                         -0.023
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.983
  Arrival Time                  0.786
  Slack Time                   -0.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |             |          |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^       |          | 0.000 |       |   0.000 |    0.197 | 
     | in1                               | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I3                      | I ^ -> O ^  | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.633 | 
     | clk_m__L2_I10                     | I ^ -> O ^  | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.748 | 
     | clk_m__L3_I99                     | I ^ -> O ^  | BUFCKHHD | 0.149 | 0.106 |   0.656 |    0.853 | 
     | mips_core/datamem/\ram_reg[13][1] | CK ^ -> Q ^ | QDFFEHD  | 0.037 | 0.095 |   0.751 |    0.948 | 
     | mips_core/datamem/U2216           | B1 ^ -> O ^ | AO22CHD  | 0.030 | 0.035 |   0.786 |    0.983 | 
     | mips_core/datamem/\ram_reg[13][1] | D ^         | QDFFEHD  | 0.030 | 0.000 |   0.786 |    0.983 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^      |          | 0.000 |       |   0.000 |   -0.197 | 
     | in1                               | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.130 | 
     | clk_m__L1_I3                      | I ^ -> O ^ | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.238 | 
     | clk_m__L2_I10                     | I ^ -> O ^ | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.353 | 
     | clk_m__L3_I99                     | I ^ -> O ^ | BUFCKHHD | 0.149 | 0.106 |   0.656 |    0.459 | 
     | mips_core/datamem/\ram_reg[13][1] | CK ^       | QDFFEHD  | 0.149 | 0.000 |   0.656 |    0.459 | 
     +------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[101][10] /CK 
Endpoint:   mips_core/datamem/\ram_reg[101][10] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[101][10] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.664
+ Hold                         -0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.990
  Arrival Time                  0.793
  Slack Time                   -0.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |    0.197 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I2                        | I ^ -> O ^  | BUFCKHHD | 0.120 | 0.112 |   0.439 |    0.637 | 
     | clk_m__L2_I8                        | I ^ -> O ^  | BUFCKHHD | 0.173 | 0.114 |   0.553 |    0.751 | 
     | clk_m__L3_I87                       | I ^ -> O ^  | BUFCKHHD | 0.155 | 0.110 |   0.663 |    0.860 | 
     | mips_core/datamem/\ram_reg[101][10] | CK ^ -> Q ^ | QDFFEHD  | 0.036 | 0.095 |   0.758 |    0.955 | 
     | mips_core/datamem/U3633             | B1 ^ -> O ^ | AO22CHD  | 0.030 | 0.035 |   0.793 |    0.990 | 
     | mips_core/datamem/\ram_reg[101][10] | D ^         | QDFFEHD  | 0.030 | 0.000 |   0.793 |    0.990 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |   -0.197 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.130 | 
     | clk_m__L1_I2                        | I ^ -> O ^ | BUFCKHHD | 0.120 | 0.112 |   0.439 |    0.242 | 
     | clk_m__L2_I8                        | I ^ -> O ^ | BUFCKHHD | 0.173 | 0.114 |   0.553 |    0.356 | 
     | clk_m__L3_I87                       | I ^ -> O ^ | BUFCKHHD | 0.155 | 0.110 |   0.663 |    0.466 | 
     | mips_core/datamem/\ram_reg[101][10] | CK ^       | QDFFEHD  | 0.155 | 0.001 |   0.664 |    0.466 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[157][12] /CK 
Endpoint:   mips_core/datamem/\ram_reg[157][12] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[157][12] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.662
+ Hold                         -0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.988
  Arrival Time                  0.791
  Slack Time                   -0.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |    0.197 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I3                        | I ^ -> O ^  | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.633 | 
     | clk_m__L2_I9                        | I ^ -> O ^  | BUFCKHHD | 0.179 | 0.117 |   0.553 |    0.750 | 
     | clk_m__L3_I93                       | I ^ -> O ^  | BUFCKHHD | 0.155 | 0.109 |   0.662 |    0.859 | 
     | mips_core/datamem/\ram_reg[157][12] | CK ^ -> Q ^ | QDFFEHD  | 0.035 | 0.094 |   0.756 |    0.953 | 
     | mips_core/datamem/U4531             | B1 ^ -> O ^ | AO22CHD  | 0.031 | 0.035 |   0.791 |    0.988 | 
     | mips_core/datamem/\ram_reg[157][12] | D ^         | QDFFEHD  | 0.031 | 0.000 |   0.791 |    0.988 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |   -0.197 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.130 | 
     | clk_m__L1_I3                        | I ^ -> O ^ | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.238 | 
     | clk_m__L2_I9                        | I ^ -> O ^ | BUFCKHHD | 0.179 | 0.117 |   0.553 |    0.355 | 
     | clk_m__L3_I93                       | I ^ -> O ^ | BUFCKHHD | 0.155 | 0.109 |   0.662 |    0.464 | 
     | mips_core/datamem/\ram_reg[157][12] | CK ^       | QDFFEHD  | 0.155 | 0.001 |   0.662 |    0.465 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[189][13] /CK 
Endpoint:   mips_core/datamem/\ram_reg[189][13] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[189][13] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.661
+ Hold                         -0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.987
  Arrival Time                  0.790
  Slack Time                   -0.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |    0.197 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I3                        | I ^ -> O ^  | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.633 | 
     | clk_m__L2_I10                       | I ^ -> O ^  | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.748 | 
     | clk_m__L3_I102                      | I ^ -> O ^  | BUFCKHHD | 0.156 | 0.109 |   0.660 |    0.857 | 
     | mips_core/datamem/\ram_reg[189][13] | CK ^ -> Q ^ | QDFFEHD  | 0.038 | 0.096 |   0.756 |    0.953 | 
     | mips_core/datamem/U5044             | B1 ^ -> O ^ | AO22CHD  | 0.028 | 0.034 |   0.790 |    0.987 | 
     | mips_core/datamem/\ram_reg[189][13] | D ^         | QDFFEHD  | 0.028 | 0.000 |   0.790 |    0.987 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |   -0.197 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.130 | 
     | clk_m__L1_I3                        | I ^ -> O ^ | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.238 | 
     | clk_m__L2_I10                       | I ^ -> O ^ | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.353 | 
     | clk_m__L3_I102                      | I ^ -> O ^ | BUFCKHHD | 0.156 | 0.109 |   0.660 |    0.463 | 
     | mips_core/datamem/\ram_reg[189][13] | CK ^       | QDFFEHD  | 0.156 | 0.001 |   0.661 |    0.463 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[217][14] /CK 
Endpoint:   mips_core/datamem/\ram_reg[217][14] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[217][14] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.651
+ Hold                         -0.023
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.977
  Arrival Time                  0.780
  Slack Time                   -0.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |    0.197 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I1                        | I ^ -> O ^  | BUFCKGHD | 0.102 | 0.104 |   0.432 |    0.629 | 
     | clk_m__L2_I4                        | I ^ -> O ^  | BUFCKHHD | 0.176 | 0.111 |   0.543 |    0.740 | 
     | clk_m__L3_I46                       | I ^ -> O ^  | BUFCKHHD | 0.153 | 0.107 |   0.650 |    0.848 | 
     | mips_core/datamem/\ram_reg[217][14] | CK ^ -> Q ^ | QDFFEHD  | 0.036 | 0.095 |   0.745 |    0.942 | 
     | mips_core/datamem/U5493             | B1 ^ -> O ^ | AO22CHD  | 0.030 | 0.035 |   0.780 |    0.977 | 
     | mips_core/datamem/\ram_reg[217][14] | D ^         | QDFFEHD  | 0.030 | 0.000 |   0.780 |    0.977 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |   -0.197 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.130 | 
     | clk_m__L1_I1                        | I ^ -> O ^ | BUFCKGHD | 0.102 | 0.104 |   0.431 |    0.234 | 
     | clk_m__L2_I4                        | I ^ -> O ^ | BUFCKHHD | 0.176 | 0.111 |   0.543 |    0.346 | 
     | clk_m__L3_I46                       | I ^ -> O ^ | BUFCKHHD | 0.153 | 0.107 |   0.650 |    0.453 | 
     | mips_core/datamem/\ram_reg[217][14] | CK ^       | QDFFEHD  | 0.153 | 0.000 |   0.651 |    0.454 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[241][1] /CK 
Endpoint:   mips_core/datamem/\ram_reg[241][1] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[241][1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.662
+ Hold                         -0.023
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.989
  Arrival Time                  0.792
  Slack Time                   -0.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.197 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I0                       | I ^ -> O ^  | BUFCKHHD | 0.118 | 0.111 |   0.439 |    0.636 | 
     | clk_m__L2_I0                       | I ^ -> O ^  | BUFCKHHD | 0.180 | 0.117 |   0.556 |    0.753 | 
     | clk_m__L3_I6                       | I ^ -> O ^  | BUFCKHHD | 0.149 | 0.106 |   0.662 |    0.859 | 
     | mips_core/datamem/\ram_reg[241][1] | CK ^ -> Q ^ | QDFFEHD  | 0.035 | 0.094 |   0.756 |    0.953 | 
     | mips_core/datamem/U5864            | B1 ^ -> O ^ | AO22CHD  | 0.032 | 0.036 |   0.792 |    0.989 | 
     | mips_core/datamem/\ram_reg[241][1] | D ^         | QDFFEHD  | 0.032 | 0.000 |   0.792 |    0.989 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.197 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.130 | 
     | clk_m__L1_I0                       | I ^ -> O ^ | BUFCKHHD | 0.118 | 0.111 |   0.439 |    0.241 | 
     | clk_m__L2_I0                       | I ^ -> O ^ | BUFCKHHD | 0.180 | 0.117 |   0.556 |    0.359 | 
     | clk_m__L3_I6                       | I ^ -> O ^ | BUFCKHHD | 0.149 | 0.106 |   0.662 |    0.465 | 
     | mips_core/datamem/\ram_reg[241][1] | CK ^       | QDFFEHD  | 0.149 | 0.000 |   0.662 |    0.465 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[97][13] /CK 
Endpoint:   mips_core/datamem/\ram_reg[97][13] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[97][13] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.659
+ Hold                         -0.023
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.985
  Arrival Time                  0.788
  Slack Time                   -0.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.197 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I2                       | I ^ -> O ^  | BUFCKHHD | 0.120 | 0.112 |   0.439 |    0.637 | 
     | clk_m__L2_I8                       | I ^ -> O ^  | BUFCKHHD | 0.173 | 0.114 |   0.553 |    0.751 | 
     | clk_m__L3_I88                      | I ^ -> O ^  | BUFCKHHD | 0.147 | 0.105 |   0.658 |    0.855 | 
     | mips_core/datamem/\ram_reg[97][13] | CK ^ -> Q ^ | QDFFEHD  | 0.037 | 0.095 |   0.753 |    0.950 | 
     | mips_core/datamem/U3572            | B1 ^ -> O ^ | AO22CHD  | 0.030 | 0.035 |   0.788 |    0.985 | 
     | mips_core/datamem/\ram_reg[97][13] | D ^         | QDFFEHD  | 0.030 | 0.000 |   0.788 |    0.985 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.197 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.130 | 
     | clk_m__L1_I2                       | I ^ -> O ^ | BUFCKHHD | 0.120 | 0.112 |   0.439 |    0.242 | 
     | clk_m__L2_I8                       | I ^ -> O ^ | BUFCKHHD | 0.173 | 0.114 |   0.553 |    0.356 | 
     | clk_m__L3_I88                      | I ^ -> O ^ | BUFCKHHD | 0.147 | 0.105 |   0.658 |    0.461 | 
     | mips_core/datamem/\ram_reg[97][13] | CK ^       | QDFFEHD  | 0.147 | 0.000 |   0.659 |    0.461 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[61][14] /CK 
Endpoint:   mips_core/datamem/\ram_reg[61][14] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[61][14] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.646
+ Hold                         -0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.971
  Arrival Time                  0.774
  Slack Time                   -0.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.197 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I5                       | I ^ -> O ^  | BUFCKHHD | 0.110 | 0.095 |   0.423 |    0.620 | 
     | clk_m__L2_I17                      | I ^ -> O ^  | BUFCKHHD | 0.168 | 0.110 |   0.533 |    0.730 | 
     | clk_m__L3_I172                     | I ^ -> O ^  | BUFCKHHD | 0.163 | 0.111 |   0.644 |    0.841 | 
     | mips_core/datamem/\ram_reg[61][14] | CK ^ -> Q ^ | QDFFEHD  | 0.034 | 0.095 |   0.739 |    0.937 | 
     | mips_core/datamem/U2997            | B1 ^ -> O ^ | AO22CHD  | 0.030 | 0.035 |   0.774 |    0.971 | 
     | mips_core/datamem/\ram_reg[61][14] | D ^         | QDFFEHD  | 0.030 | 0.000 |   0.774 |    0.971 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.197 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.130 | 
     | clk_m__L1_I5                       | I ^ -> O ^ | BUFCKHHD | 0.110 | 0.095 |   0.423 |    0.225 | 
     | clk_m__L2_I17                      | I ^ -> O ^ | BUFCKHHD | 0.168 | 0.110 |   0.533 |    0.336 | 
     | clk_m__L3_I172                     | I ^ -> O ^ | BUFCKHHD | 0.163 | 0.111 |   0.644 |    0.447 | 
     | mips_core/datamem/\ram_reg[61][14] | CK ^       | QDFFEHD  | 0.163 | 0.002 |   0.646 |    0.449 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[201][9] /CK 
Endpoint:   mips_core/datamem/\ram_reg[201][9] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[201][9] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.650
+ Hold                         -0.023
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.976
  Arrival Time                  0.779
  Slack Time                   -0.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.197 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I1                       | I ^ -> O ^  | BUFCKGHD | 0.102 | 0.104 |   0.431 |    0.629 | 
     | clk_m__L2_I3                       | I ^ -> O ^  | BUFCKHHD | 0.175 | 0.112 |   0.543 |    0.740 | 
     | clk_m__L3_I30                      | I ^ -> O ^  | BUFCKHHD | 0.150 | 0.106 |   0.649 |    0.846 | 
     | mips_core/datamem/\ram_reg[201][9] | CK ^ -> Q ^ | QDFFEHD  | 0.038 | 0.096 |   0.745 |    0.942 | 
     | mips_core/datamem/U5232            | B1 ^ -> O ^ | AO22CHD  | 0.029 | 0.034 |   0.779 |    0.976 | 
     | mips_core/datamem/\ram_reg[201][9] | D ^         | QDFFEHD  | 0.029 | 0.000 |   0.779 |    0.976 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.197 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.130 | 
     | clk_m__L1_I1                       | I ^ -> O ^ | BUFCKGHD | 0.102 | 0.104 |   0.431 |    0.234 | 
     | clk_m__L2_I3                       | I ^ -> O ^ | BUFCKHHD | 0.175 | 0.112 |   0.543 |    0.346 | 
     | clk_m__L3_I30                      | I ^ -> O ^ | BUFCKHHD | 0.150 | 0.106 |   0.649 |    0.452 | 
     | mips_core/datamem/\ram_reg[201][9] | CK ^       | QDFFEHD  | 0.150 | 0.001 |   0.650 |    0.452 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[241][8] /CK 
Endpoint:   mips_core/datamem/\ram_reg[241][8] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[241][8] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.663
+ Hold                         -0.023
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.990
  Arrival Time                  0.793
  Slack Time                   -0.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.197 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.525 | 
     | clk_m__L1_I0                       | I ^ -> O ^  | BUFCKHHD | 0.118 | 0.111 |   0.439 |    0.636 | 
     | clk_m__L2_I0                       | I ^ -> O ^  | BUFCKHHD | 0.180 | 0.117 |   0.556 |    0.753 | 
     | clk_m__L3_I2                       | I ^ -> O ^  | BUFCKHHD | 0.149 | 0.106 |   0.662 |    0.859 | 
     | mips_core/datamem/\ram_reg[241][8] | CK ^ -> Q ^ | QDFFEHD  | 0.037 | 0.095 |   0.757 |    0.955 | 
     | mips_core/datamem/U5871            | B1 ^ -> O ^ | AO22CHD  | 0.030 | 0.035 |   0.793 |    0.990 | 
     | mips_core/datamem/\ram_reg[241][8] | D ^         | QDFFEHD  | 0.030 | 0.000 |   0.793 |    0.990 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.197 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.130 | 
     | clk_m__L1_I0                       | I ^ -> O ^ | BUFCKHHD | 0.118 | 0.111 |   0.439 |    0.241 | 
     | clk_m__L2_I0                       | I ^ -> O ^ | BUFCKHHD | 0.180 | 0.117 |   0.556 |    0.359 | 
     | clk_m__L3_I2                       | I ^ -> O ^ | BUFCKHHD | 0.149 | 0.106 |   0.662 |    0.465 | 
     | mips_core/datamem/\ram_reg[241][8] | CK ^       | QDFFEHD  | 0.149 | 0.001 |   0.663 |    0.466 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[184][6] /CK 
Endpoint:   mips_core/datamem/\ram_reg[184][6] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[184][6] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.646
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.974
  Arrival Time                  0.777
  Slack Time                   -0.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.197 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.156 | 0.327 |   0.327 |    0.524 | 
     | clk_m__L1_I3                       | I ^ -> O ^  | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.632 | 
     | clk_m__L2_I10                      | I ^ -> O ^  | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.748 | 
     | clk_m__L3_I106                     | I ^ -> O ^  | BUFCKGHD | 0.122 | 0.094 |   0.645 |    0.842 | 
     | mips_core/datamem/\ram_reg[184][6] | CK ^ -> Q ^ | QDFFEHD  | 0.042 | 0.097 |   0.742 |    0.939 | 
     | mips_core/datamem/U4957            | B1 ^ -> O ^ | AO22CHD  | 0.030 | 0.035 |   0.777 |    0.974 | 
     | mips_core/datamem/\ram_reg[184][6] | D ^         | QDFFEHD  | 0.030 | 0.000 |   0.777 |    0.974 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.197 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.156 | 0.327 |   0.327 |    0.130 | 
     | clk_m__L1_I3                       | I ^ -> O ^ | BUFCKHHD | 0.118 | 0.108 |   0.435 |    0.238 | 
     | clk_m__L2_I10                      | I ^ -> O ^ | BUFCKHHD | 0.175 | 0.115 |   0.551 |    0.354 | 
     | clk_m__L3_I106                     | I ^ -> O ^ | BUFCKGHD | 0.122 | 0.094 |   0.645 |    0.447 | 
     | mips_core/datamem/\ram_reg[184][6] | CK ^       | QDFFEHD  | 0.122 | 0.001 |   0.646 |    0.448 | 
     +-------------------------------------------------------------------------------------------------+ 

