========== RISC-V CPU Synthesis and Power Analysis ==========
Description: Parametric sweep: 2x2_N4
Using temporary results directory: temp_results_20251209_113318
Environment variable TEMP_RESULTS_DIR exported for TCL scripts
Execution started at Tue Dec  9 11:33:18 +0530 2025
Run metadata created: temp_results_20251209_113318/run_metadata.txt
========== Run metadata file created ==========
========== STEP 0: Git Pull ==========
Already up to date.
Git pull completed successfully
========== STEP 1: VCS Compile (CPU) ==========
Copied instruction_mem.hex to simulation directory
                         Chronologic VCS (TM)
       Version W-2024.09-SP1_Full64 -- Tue Dec  9 11:33:23 2025

                    Copyright (c) 1991 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Warning : License for product VCS-BASE-COMPILE will expire within 23 days, on: 31-dec-2025.

If you would like to temporarily disable this message, set 
 the VCS_LIC_EXPIRE_WARNING environment variable to the number of days
before expiration that you want this message to start (the minimum is 0).
Parsing design file 'mesh_tb.v'
Parsing included file 'mesh.v'.
Parsing included file '../node/node.v'.
Parsing included file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/alu/alu.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/fpu/fpu.v'.
Parsing included file '../../accelerator/cpu_core/fpu/Addition_Subtraction.v'.
Parsing included file '../../accelerator/cpu_core/fpu/Priority_Encoder.v'.
Back to file '../../accelerator/cpu_core/fpu/Addition_Subtraction.v'.
Back to file '../cpu_core/fpu/fpu.v'.
Parsing included file '../../accelerator/cpu_core/fpu/Multiplication.v'.
Back to file '../cpu_core/fpu/fpu.v'.
Parsing included file '../../accelerator/cpu_core/fpu/Division.v'.
Parsing included file '../../accelerator/cpu_core/fpu/Iteration.v'.
Back to file '../../accelerator/cpu_core/fpu/Division.v'.
Back to file '../cpu_core/fpu/fpu.v'.
Parsing included file '../../accelerator/cpu_core/fpu/Comparison.v'.
Back to file '../cpu_core/fpu/fpu.v'.
Parsing included file '../../accelerator/cpu_core/fpu/Converter.v'.
Back to file '../cpu_core/fpu/fpu.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/reg_file/reg_file.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/f_reg_file/f_reg_file.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/immediate_generation_unit/immediate_generation_unit.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/control_unit/control_unit.v'.
Parsing included file '../../accelerator/cpu_core/alu/../support_modules/mux_2to1_3bit.v'.
Back to file '../cpu_core/control_unit/control_unit.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/branch_control_unit/branch_control_unit.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/forwarding_units/ex_forward_unit.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/forwarding_units/mem_forward_unit.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/hazard_detection_unit/hazard_detection_unit.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/pipeline_flush_unit/pipeline_flush_unit.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/pipeline_registers/pr_if_id.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/pipeline_registers/pr_id_ex.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/pipeline_registers/pr_ex_mem.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/pipeline_registers/pr_mem_wb.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/support_modules/plus_4_adder.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/support_modules/mux_4to1_32bit.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/support_modules/mux_2to1_32bit.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Back to file '../node/node.v'.
Parsing included file '../cpu_core/instruction_memory/instruction_memory.v'.
Back to file '../node/node.v'.
Parsing included file '../cpu_core/data_memory/data_memory.v'.
Back to file '../node/node.v'.
Parsing included file '../network_interface/network_interface.v'.
Parsing included file '../../accelerator/network_interface/fifo.v'.
Back to file '../network_interface/network_interface.v'.
Back to file '../node/node.v'.
Parsing included file '../router/router.v'.
Back to file '../node/node.v'.
Parsing included file '../neuron_bank/neuron_bank.v'.
Parsing included file '../neuron_core/neuron_core.v'.
Back to file '../neuron_bank/neuron_bank.v'.
Back to file '../node/node.v'.
Back to file 'mesh.v'.
Back to file 'mesh_tb.v'.
Top Level Modules:
       mesh_tb
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
10 modules and 0 UDP read.
	However, due to incremental compilation, no re-compilation is necessary.
Warning : License for product VCS-BASE-COMPILE will expire within 23 days, on: 31-dec-2025.

If you would like to temporarily disable this message, set 
 the VCS_LIC_EXPIRE_WARNING environment variable to the number of days
before expiration that you want this message to start (the minimum is 0).
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/storage/synopsys/vcs/W-2024.09-SP1/linux64/lib -L/storage/synopsys/vcs/W-2024.09-SP1/linux64/lib  -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _195204_archive_1.so _prev_archive_1.so   SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o            -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /storage/synopsys/vcs/W-2024.09-SP1/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /storage/synopsys/vcs/W-2024.09-SP1/linux64/lib/vcs_save_restore_new.o /storage/synopsys/verdi/W-2024.09-SP1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .513 seconds to compile + .262 seconds to elab + .195 seconds to link
Verdi KDB elaboration done and the database successfully generated
VCS compilation completed successfully
========== STEP 2: Run Simulation ==========
Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid re-execution or '-suppress=ASLR_DETECTED_INFO' to suppress this message.
Chronologic VCS simulator copyright 1991-2024
Contains Synopsys proprietary information.
Compiler version W-2024.09-SP1_Full64; Runtime version W-2024.09-SP1_Full64;  Dec  9 11:33 2025
Warning : License for product VCS-BASE-RUNTIME will expire within 23 days, on: 31-dec-2025.

If you would like to temporarily disable this message, set 
 the VCS_LIC_EXPIRE_WARNING environment variable to the number of days
before expiration that you want this message to start (the minimum is 0).
*Verdi* Loading libsscore_vcs202409.so
*Verdi* : FSDB_GATE & FSDB_RTL is disabled because delta cycle dumping is set.
FSDB Dumper for VCS, Release Verdi_W-2024.09-SP1, Linux x86_64/64bit, 11/30/2024
(C) 1996 - 2024 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'novas.fsdb'
*Verdi* : Enable dumping region information.
*Verdi* : Enable dumping glitch values.
*Verdi* : Enable dumping value change sequence.
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.

Warning-[STASKW_RMIEAFK] Illegal entry
../cpu_core/instruction_memory/instruction_memory.v, 36
  More number of entries found at file instruction_mem.hex line 1025 while 
  executing $readmem.
  Please ensure that the file has proper number of entries.
  The array name is memory_array , size 1024.


Warning-[STASKW_RMIEAFK] Illegal entry
../cpu_core/instruction_memory/instruction_memory.v, 36
  More number of entries found at file instruction_mem.hex line 1025 while 
  executing $readmem.
  Please ensure that the file has proper number of entries.
  The array name is memory_array , size 1024.


Warning-[STASKW_RMIEAFK] Illegal entry
../cpu_core/instruction_memory/instruction_memory.v, 36
  More number of entries found at file instruction_mem.hex line 1025 while 
  executing $readmem.
  Please ensure that the file has proper number of entries.
  The array name is memory_array , size 1024.


Warning-[STASKW_RMIEAFK] Illegal entry
../cpu_core/instruction_memory/instruction_memory.v, 36
  More number of entries found at file instruction_mem.hex line 1025 while 
  executing $readmem.
  Please ensure that the file has proper number of entries.
  The array name is memory_array , size 1024.

Time:                    0 | Node(0,0) PC: xxxxxxxx Instr: xxxxxxxx Busy: I=0 D=x Haz: x | Node(1,1) PC: xxxxxxxx Instr: xxxxxxxx
Time:                   50 | Node(0,0) PC: 00000000 Instr: 00040019 Busy: I=0 D=x Haz: x | Node(1,1) PC: 00000000 Instr: 00040019
Time:                   50 | Node(0,0) PC: 00000000 Instr: 00040019 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000000 Instr: 00040019
Time:                  250 | Node(0,0) PC: 00000004 Instr: 00050023 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000004 Instr: 00050023
Time:                  350 | Node(0,0) PC: 00000008 Instr: 02060405 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000008 Instr: 02060405
Time:                  450 | Node(0,0) PC: 0000000c Instr: 0001005a Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 0000000c Instr: 0001005a
Time:                  550 | Node(0,0) PC: 00000010 Instr: ff0ffc6f Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000010 Instr: ff0ffc6f
Time:                  650 | Node(0,0) PC: 00000014 Instr: 00000000 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000014 Instr: 00000000
Time:                  750 | Node(0,0) PC: 00000018 Instr: 00000000 Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: 00000018 Instr: 00000000
Time:                  850 | Node(0,0) PC: fffff800 Instr: xxxxxxxx Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: fffff800 Instr: xxxxxxxx
Time:                  950 | Node(0,0) PC: fffff804 Instr: xxxxxxxx Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: fffff804 Instr: xxxxxxxx
Time:                 1050 | Node(0,0) PC: fffff808 Instr: xxxxxxxx Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: fffff808 Instr: xxxxxxxx
Time:                 1150 | Node(0,0) PC: fffff80c Instr: xxxxxxxx Busy: I=0 D=0 Haz: 0 | Node(1,1) PC: fffff80c Instr: xxxxxxxx
Time:                 1150 | Node(0,0) PC: fffff80c Instr: xxxxxxxx Busy: I=0 D=x Haz: 0 | Node(1,1) PC: fffff80c Instr: xxxxxxxx
$finish called from file "mesh_tb.v", line 41.
$finish at simulation time                10200
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1020000 ps
CPU Time:      0.240 seconds;       Data structure size:   0.9Mb
Tue Dec  9 11:33:27 2025
Simulation completed successfully
========== STEP 3: RTL Synthesis ==========
Running with proper PrimeTime shell command...
