{
  "nodes":
  [
    {
      "name":"DDR"
      , "id":2627
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"4096 bytes"
          , "Channels":"4 channels"
          , "Maximum bandwidth the BSP can deliver":"76800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel DDR Width (bits)":"512, 512, 512, 512"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"channel 0"
          , "id":2629
          , "type":"bb"
        }
        , {
          "name":"channel 1"
          , "id":2630
          , "type":"bb"
        }
        , {
          "name":"channel 2"
          , "id":2631
          , "type":"bb"
        }
        , {
          "name":"channel 3"
          , "id":2632
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":2628
      , "parent":"2627"
      , "bw":"76800.00"
      , "num_channels":"4"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"76800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":2633
      , "parent":"2627"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":2634
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":2637
          , "details":
          [
            {
              "type":"table"
              , "Name":"DDR"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"4"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":2635
          , "details":
          [
            {
              "type":"table"
              , "Name":"DDR"
              , "Interconnect Style":"ring"
              , "Reads":"5"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":2636
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":2646
              , "type":"memsys"
            }
            , {
              "name":"Bus 1"
              , "id":2647
              , "type":"memsys"
            }
            , {
              "name":"Bus 2"
              , "id":2648
              , "type":"memsys"
            }
            , {
              "name":"Bus 3"
              , "id":2649
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":2638
      , "parent":"2627"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":2639
          , "kwidth":"512"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"10"
              , "Latency":"838 cycles"
              , "Width":"512 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"kernel_ALoader"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/trmv_lab/s10_3/a.cl"
                , "line":82
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":2640
          , "kwidth":"512"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"10"
              , "Latency":"838 cycles"
              , "Width":"512 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"kernel_ALoader"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/trmv_lab/s10_3/a.cl"
                , "line":83
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":2641
          , "kwidth":"512"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"10"
              , "Latency":"838 cycles"
              , "Width":"512 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"kernel_ALoader"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/trmv_lab/s10_3/a.cl"
                , "line":84
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":2642
          , "kwidth":"512"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"10"
              , "Latency":"838 cycles"
              , "Width":"512 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"kernel_ALoader"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/trmv_lab/s10_3/a.cl"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":2643
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"10"
              , "Latency":"790 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"kernel_XLoader"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/trmv_lab/s10_3/a.cl"
                , "line":122
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":2644
      , "parent":"2627"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":2645
          , "kwidth":"2048"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"17"
              , "Latency":"2 cycles"
              , "Width":"2048 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"kernel_unloader"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/trmv_lab/s10_3/a.cl"
                , "line":323
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":2629
      , "to":2628
    }
    , {
      "from":2628
      , "to":2629
    }
    , {
      "from":2630
      , "to":2628
    }
    , {
      "from":2628
      , "to":2630
    }
    , {
      "from":2631
      , "to":2628
    }
    , {
      "from":2628
      , "to":2631
    }
    , {
      "from":2632
      , "to":2628
    }
    , {
      "from":2628
      , "to":2632
    }
    , {
      "from":2635
      , "to":2634
    }
    , {
      "from":2637
      , "to":2634
    }
    , {
      "from":2634
      , "to":2628
    }
    , {
      "from":2639
      , "to":2635
    }
    , {
      "from":2640
      , "to":2635
    }
    , {
      "from":2641
      , "to":2635
    }
    , {
      "from":2642
      , "to":2635
    }
    , {
      "from":2643
      , "to":2635
    }
    , {
      "from":2645
      , "to":2637
    }
    , {
      "from":2628
      , "to":2646
    }
    , {
      "from":2628
      , "to":2647
    }
    , {
      "from":2628
      , "to":2648
    }
    , {
      "from":2628
      , "to":2649
    }
    , {
      "from":2646
      , "to":2639
      , "reverse":1
    }
    , {
      "from":2647
      , "to":2640
      , "reverse":1
    }
    , {
      "from":2648
      , "to":2641
      , "reverse":1
    }
    , {
      "from":2649
      , "to":2642
      , "reverse":1
    }
    , {
      "from":2646
      , "to":2643
      , "reverse":1
    }
  ]
}
