# 
# Synthesis run script generated by Vivado
# 

set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7a35tcpg236-1

set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir D:/Vivado/Project/ALU_1/ALU_1.cache/wt [current_project]
set_property parent.project_path D:/Vivado/Project/ALU_1/ALU_1.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property ip_repo_paths e:/study/数电/数电实验学习资料/basys3/Basys3_20150401/source_lib [current_project]
set_property vhdl_version vhdl_2k [current_fileset]
add_files D:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ALU_1.bd
set_property used_in_implementation false [get_files -all D:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ALU_1_ooc.xdc]
set_property is_locked true [get_files D:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/ALU_1.bd]

read_verilog -library xil_defaultlib D:/Vivado/Project/ALU_1/ALU_1.srcs/sources_1/bd/ALU_1/hdl/ALU_1_wrapper.v
read_xdc D:/Vivado/Project/ALU_1/ALU_1.srcs/constrs_1/new/ports.xdc
set_property used_in_implementation false [get_files D:/Vivado/Project/ALU_1/ALU_1.srcs/constrs_1/new/ports.xdc]

read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]
synth_design -top ALU_1_wrapper -part xc7a35tcpg236-1
write_checkpoint -noxdef ALU_1_wrapper.dcp
catch { report_utilization -file ALU_1_wrapper_utilization_synth.rpt -pb ALU_1_wrapper_utilization_synth.pb }
