# 
# Synthesis run script generated by Vivado
# 

set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7z020clg484-1

set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir {C:/Users/Peachy/Desktop/pyr_test_2 - Copy/pyr_test_2.cache/wt} [current_project]
set_property parent.project_path {C:/Users/Peachy/Desktop/pyr_test_2 - Copy/pyr_test_2.xpr} [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property ip_repo_paths c:/Users/Peachy/Desktop/SeniorProj/PyramidCon_x/solution2/impl/ip [current_project]
set_property vhdl_version vhdl_2k [current_fileset]
add_files {{C:/Users/Peachy/Desktop/pyr_test_2 - Copy/pyr_test_2.srcs/sources_1/bd/pyr_test2/pyr_test2.bd}}
set_property used_in_implementation false [get_files -all {{c:/Users/Peachy/Desktop/pyr_test_2 - Copy/pyr_test_2.srcs/sources_1/bd/pyr_test2/ip/pyr_test2_processing_system7_0_0/pyr_test2_processing_system7_0_0.xdc}}]
set_property used_in_implementation false [get_files -all {{c:/Users/Peachy/Desktop/pyr_test_2 - Copy/pyr_test_2.srcs/sources_1/bd/pyr_test2/ip/pyr_test2_axi_dma_0_0/pyr_test2_axi_dma_0_0_ooc.xdc}}]
set_property used_in_implementation false [get_files -all {{c:/Users/Peachy/Desktop/pyr_test_2 - Copy/pyr_test_2.srcs/sources_1/bd/pyr_test2/ip/pyr_test2_axi_dma_0_0/pyr_test2_axi_dma_0_0.xdc}}]
set_property used_in_implementation false [get_files -all {{c:/Users/Peachy/Desktop/pyr_test_2 - Copy/pyr_test_2.srcs/sources_1/bd/pyr_test2/ip/pyr_test2_axi_dma_0_0/pyr_test2_axi_dma_0_0_clocks.xdc}}]
set_property used_in_implementation false [get_files -all {{c:/Users/Peachy/Desktop/pyr_test_2 - Copy/pyr_test_2.srcs/sources_1/bd/pyr_test2/ip/pyr_test2_rst_processing_system7_0_100M_0/pyr_test2_rst_processing_system7_0_100M_0_board.xdc}}]
set_property used_in_implementation false [get_files -all {{c:/Users/Peachy/Desktop/pyr_test_2 - Copy/pyr_test_2.srcs/sources_1/bd/pyr_test2/ip/pyr_test2_rst_processing_system7_0_100M_0/pyr_test2_rst_processing_system7_0_100M_0.xdc}}]
set_property used_in_implementation false [get_files -all {{c:/Users/Peachy/Desktop/pyr_test_2 - Copy/pyr_test_2.srcs/sources_1/bd/pyr_test2/ip/pyr_test2_rst_processing_system7_0_100M_0/pyr_test2_rst_processing_system7_0_100M_0_ooc.xdc}}]
set_property used_in_implementation false [get_files -all {{c:/Users/Peachy/Desktop/pyr_test_2 - Copy/pyr_test_2.srcs/sources_1/bd/pyr_test2/ip/pyr_test2_xbar_0/pyr_test2_xbar_0_ooc.xdc}}]
set_property used_in_implementation false [get_files -all {{c:/Users/Peachy/Desktop/pyr_test_2 - Copy/pyr_test_2.srcs/sources_1/bd/pyr_test2/ip/pyr_test2_axis_subset_converter_0_0/pyr_test2_axis_subset_converter_0_0_ooc.xdc}}]
set_property used_in_implementation false [get_files -all {{c:/Users/Peachy/Desktop/pyr_test_2 - Copy/pyr_test_2.srcs/sources_1/bd/pyr_test2/ip/pyr_test2_pyrconstuct_top_0_1/constraints/pyrconstuct_top_ooc.xdc}}]
set_property used_in_implementation false [get_files -all {{c:/Users/Peachy/Desktop/pyr_test_2 - Copy/pyr_test_2.srcs/sources_1/bd/pyr_test2/ip/pyr_test2_auto_pc_0/pyr_test2_auto_pc_0_ooc.xdc}}]
set_property used_in_implementation false [get_files -all {{c:/Users/Peachy/Desktop/pyr_test_2 - Copy/pyr_test_2.srcs/sources_1/bd/pyr_test2/ip/pyr_test2_auto_pc_1/pyr_test2_auto_pc_1_ooc.xdc}}]
set_property used_in_implementation false [get_files -all {{c:/Users/Peachy/Desktop/pyr_test_2 - Copy/pyr_test_2.srcs/sources_1/bd/pyr_test2/ip/pyr_test2_auto_us_0/pyr_test2_auto_us_0_ooc.xdc}}]
set_property used_in_implementation false [get_files -all {{c:/Users/Peachy/Desktop/pyr_test_2 - Copy/pyr_test_2.srcs/sources_1/bd/pyr_test2/ip/pyr_test2_auto_us_0/pyr_test2_auto_us_0_clocks.xdc}}]
set_property used_in_implementation false [get_files -all {{c:/Users/Peachy/Desktop/pyr_test_2 - Copy/pyr_test_2.srcs/sources_1/bd/pyr_test2/ip/pyr_test2_auto_us_1/pyr_test2_auto_us_1_ooc.xdc}}]
set_property used_in_implementation false [get_files -all {{c:/Users/Peachy/Desktop/pyr_test_2 - Copy/pyr_test_2.srcs/sources_1/bd/pyr_test2/ip/pyr_test2_auto_us_1/pyr_test2_auto_us_1_clocks.xdc}}]
set_property used_in_implementation false [get_files -all {{c:/Users/Peachy/Desktop/pyr_test_2 - Copy/pyr_test_2.srcs/sources_1/bd/pyr_test2/ip/pyr_test2_auto_us_2/pyr_test2_auto_us_2_ooc.xdc}}]
set_property used_in_implementation false [get_files -all {{c:/Users/Peachy/Desktop/pyr_test_2 - Copy/pyr_test_2.srcs/sources_1/bd/pyr_test2/ip/pyr_test2_auto_us_2/pyr_test2_auto_us_2_clocks.xdc}}]
set_property used_in_implementation false [get_files -all {{C:/Users/Peachy/Desktop/pyr_test_2 - Copy/pyr_test_2.srcs/sources_1/bd/pyr_test2/pyr_test2_ooc.xdc}}]
set_property is_locked true [get_files {{C:/Users/Peachy/Desktop/pyr_test_2 - Copy/pyr_test_2.srcs/sources_1/bd/pyr_test2/pyr_test2.bd}}]

read_verilog -library xil_defaultlib {{C:/Users/Peachy/Desktop/pyr_test_2 - Copy/pyr_test_2.srcs/sources_1/bd/pyr_test2/hdl/pyr_test2_wrapper.v}}
read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]
synth_design -top pyr_test2_wrapper -part xc7z020clg484-1
write_checkpoint -noxdef pyr_test2_wrapper.dcp
catch { report_utilization -file pyr_test2_wrapper_utilization_synth.rpt -pb pyr_test2_wrapper_utilization_synth.pb }
