

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Fri Mar 26 21:30:59 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        BNN_6
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  12.00|    10.489|        1.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------------+------+-------------+---------+
    |       Latency      |      Interval      | Pipeline|
    |  min |     max     |  min |     max     |   Type  |
    +------+-------------+------+-------------+---------+
    |  9628|  11438881738|  9628|  11438881738|   none  |
    +------+-------------+------+-------------+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+--------+-------------+--------+-------------+---------+
        |                      |           |        Latency       |       Interval       | Pipeline|
        |       Instance       |   Module  |   min  |     max     |   min  |     max     |   Type  |
        +----------------------+-----------+--------+-------------+--------+-------------+---------+
        |grp_bin_conv_fu_401   |bin_conv   |  310790|       344439|  310790|       344439|   none  |
        |grp_fp_conv_fu_417    |fp_conv    |       1|  11438872111|       1|  11438872111|   none  |
        |grp_bin_dense_fu_432  |bin_dense  |      13|           13|      13|           13|   none  |
        +----------------------+-----------+--------+-------------+--------+-------------+---------+

        * Loop: 
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |- LOOP_DMEM_I  |   128|   128|         2|          -|          -|    64|    no    |
        |- LOOP_WT_I    |  9364|  9364|         2|          -|          -|  4682|    no    |
        |- LOOP_KH_I    |   128|   128|         2|          -|          -|    64|    no    |
        +---------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|    425|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |       11|      1|   2409|  11251|    0|
|Memory           |       50|      -|      0|      0|    0|
|Multiplexer      |        -|      -|      -|    373|    -|
|Register         |        -|      -|    255|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |       61|      1|   2664|  12049|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      270|    240|  82000|  41000|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |       22|   ~0  |      3|     29|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+-------+------+------+-----+
    |       Instance       |   Module  | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------+-----------+---------+-------+------+------+-----+
    |grp_bin_conv_fu_401   |bin_conv   |        7|      1|  1618|  7396|    0|
    |grp_bin_dense_fu_432  |bin_dense  |        0|      0|   210|   949|    0|
    |grp_fp_conv_fu_417    |fp_conv    |        4|      0|   581|  2906|    0|
    +----------------------+-----------+---------+-------+------+------+-----+
    |Total                 |           |       11|      1|  2409| 11251|    0|
    +----------------------+-----------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |    Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |dmem_V_U    |top_dmem_V    |       16|  0|   0|    0|  4096|   64|     1|       262144|
    |kh_mem_V_U  |top_kh_mem_V  |        2|  0|   0|    0|    64|   64|     1|         4096|
    |wt_mem_V_U  |top_wt_mem_V  |       32|  0|   0|    0|  4682|   64|     1|       299648|
    +------------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |              |       50|  0|   0|    0|  8842|  192|     3|       565888|
    +------------+--------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln180_1_fu_747_p2             |     +    |      0|  0|  20|          13|          13|
    |add_ln180_fu_665_p2               |     +    |      0|  0|  14|          14|          14|
    |add_ln700_6_fu_840_p2             |     +    |      0|  0|  23|          16|          16|
    |add_ln700_fu_836_p2               |     +    |      0|  0|  23|          16|          16|
    |add_ln887_fu_643_p2               |     +    |      0|  0|  14|          14|          14|
    |i_V_1_fu_768_p2                   |     +    |      0|  0|  15|           7|           1|
    |i_V_2_fu_554_p2                   |     +    |      0|  0|  15|           1|           7|
    |i_V_fu_719_p2                     |     +    |      0|  0|  20|           1|          13|
    |img_idx_V_fu_687_p2               |     +    |      0|  0|  23|          16|           1|
    |img_off_V_fu_676_p2               |     +    |      0|  0|  17|          10|           1|
    |ap_block_state10_on_subcall_done  |    and   |      0|  0|   6|           1|           1|
    |ap_predicate_op159_call_state10   |    and   |      0|  0|   6|           1|           1|
    |t_V_fu_478_p2                     |    and   |      0|  0|   6|           1|           1|
    |icmp_ln879_1_fu_534_p2            |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln879_2_fu_682_p2            |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln879_fu_524_p2              |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln887_1_fu_713_p2            |   icmp   |      0|  0|  13|          13|          13|
    |icmp_ln887_2_fu_762_p2            |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln887_fu_548_p2              |   icmp   |      0|  0|  11|           7|           8|
    |or_ln879_fu_784_p2                |    or    |      0|  0|   6|           1|           1|
    |nc_V_fu_821_p3                    |  select  |      0|  0|  16|           1|          16|
    |select_ln180_fu_739_p3            |  select  |      0|  0|  12|           1|          12|
    |select_ln700_fu_829_p3            |  select  |      0|  0|   2|           1|           2|
    |select_ln760_1_fu_701_p3          |  select  |      0|  0|  10|           1|           1|
    |select_ln760_fu_693_p3            |  select  |      0|  0|  16|           1|          16|
    |select_ln879_fu_813_p3            |  select  |      0|  0|  16|           1|          16|
    |t_V_1_fu_488_p3                   |  select  |      0|  0|  16|           1|           1|
    |r_V_fu_594_p2                     |    shl   |      0|  0|  35|          16|          16|
    |words_per_image_V_fu_518_p2       |    shl   |      0|  0|  12|           1|           5|
    |p_Result_s_fu_460_p2              |    xor   |      0|  0|   6|           1|           2|
    |r_V_2_fu_496_p2                   |    xor   |      0|  0|   6|           1|           2|
    |xor_ln879_fu_779_p2               |    xor   |      0|  0|   6|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 425|         180|         232|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  59|         14|    1|         14|
    |dmem_V_address0           |  41|          8|   12|         96|
    |dmem_V_ce0                |  27|          5|    1|          5|
    |dmem_V_d0                 |  27|          5|   64|        320|
    |dmem_V_we0                |  27|          5|    1|          5|
    |dmem_i_V_address0         |  21|          4|   11|         44|
    |kh_index_V_new_1_reg_377  |  15|          3|   16|         48|
    |kh_mem_V_address0         |  27|          5|    6|         30|
    |kh_mem_V_ce0              |  21|          4|    1|          4|
    |n_outputs_V_pn_reg_388    |   9|          2|   16|         32|
    |p_0229_0_reg_344          |   9|          2|    7|         14|
    |p_0492_0_reg_355          |   9|          2|   13|         26|
    |p_0595_0_reg_366          |   9|          2|    7|         14|
    |p_0701_0_reg_320          |   9|          2|   16|         32|
    |p_0869_0_reg_332          |   9|          2|   10|         20|
    |wt_mem_V_address0         |  27|          5|   13|         65|
    |wt_mem_V_ce0              |  27|          5|    1|          5|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 373|         75|  196|        774|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln180_1_reg_1025               |  13|   0|   13|          0|
    |ap_CS_fsm                          |  13|   0|   13|          0|
    |grp_bin_conv_fu_401_ap_start_reg   |   1|   0|    1|          0|
    |grp_bin_dense_fu_432_ap_start_reg  |   1|   0|    1|          0|
    |grp_fp_conv_fu_417_ap_start_reg    |   1|   0|    1|          0|
    |i_V_1_reg_1038                     |   7|   0|    7|          0|
    |i_V_2_reg_977                      |   7|   0|    7|          0|
    |i_V_reg_1020                       |  13|   0|   13|          0|
    |icmp_ln879_1_reg_960               |   1|   0|    1|          0|
    |icmp_ln879_reg_951                 |   1|   0|    1|          0|
    |kh_index_V                         |  16|   0|   16|          0|
    |kh_index_V_new_1_reg_377           |  16|   0|   16|          0|
    |layer_type_V_reg_902               |   2|   0|    2|          0|
    |n_outputs_V_pn_reg_388             |  16|   0|   16|          0|
    |nc_V_reg_1053                      |  16|   0|   16|          0|
    |o_index_V                          |  16|   0|   16|          0|
    |p_0229_0_reg_344                   |   7|   0|    7|          0|
    |p_0492_0_reg_355                   |  13|   0|   13|          0|
    |p_0595_0_reg_366                   |   7|   0|    7|          0|
    |p_0701_0_reg_320                   |  16|   0|   16|          0|
    |p_0869_0_reg_332                   |  10|   0|   10|          0|
    |r_V_2_reg_938                      |   1|   0|    1|          0|
    |ret_V_2_reg_969                    |   6|   0|    6|          0|
    |ret_V_4_reg_964                    |   1|   0|    1|          0|
    |ret_V_6_reg_982                    |   6|   0|    6|          0|
    |t_V_1_reg_930                      |  16|   0|   16|          0|
    |t_V_reg_917                        |   1|   0|    1|          0|
    |trunc_ln780_reg_912                |   1|   0|    1|          0|
    |trunc_ln792_reg_907                |   1|   0|    1|          0|
    |trunc_ln887_3_reg_997              |  14|   0|   14|          0|
    |zext_ln544_4_reg_1043              |   7|   0|   64|         57|
    |zext_ln735_reg_924                 |   1|   0|   16|         15|
    |zext_ln746_reg_946                 |   2|   0|   16|         14|
    |zext_ln879_reg_955                 |   5|   0|   10|          5|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 255|   0|  346|         91|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |       top      | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |       top      | return value |
|ap_start           |  in |    1| ap_ctrl_hs |       top      | return value |
|ap_done            | out |    1| ap_ctrl_hs |       top      | return value |
|ap_idle            | out |    1| ap_ctrl_hs |       top      | return value |
|ap_ready           | out |    1| ap_ctrl_hs |       top      | return value |
|wt_i_V_address0    | out |   13|  ap_memory |     wt_i_V     |     array    |
|wt_i_V_ce0         | out |    1|  ap_memory |     wt_i_V     |     array    |
|wt_i_V_q0          |  in |   64|  ap_memory |     wt_i_V     |     array    |
|kh_i_V_address0    | out |    6|  ap_memory |     kh_i_V     |     array    |
|kh_i_V_ce0         | out |    1|  ap_memory |     kh_i_V     |     array    |
|kh_i_V_q0          |  in |   64|  ap_memory |     kh_i_V     |     array    |
|dmem_i_V_address0  | out |   11|  ap_memory |    dmem_i_V    |     array    |
|dmem_i_V_ce0       | out |    1|  ap_memory |    dmem_i_V    |     array    |
|dmem_i_V_q0        |  in |   64|  ap_memory |    dmem_i_V    |     array    |
|dmem_o_V_address0  | out |    7|  ap_memory |    dmem_o_V    |     array    |
|dmem_o_V_ce0       | out |    1|  ap_memory |    dmem_o_V    |     array    |
|dmem_o_V_we0       | out |    1|  ap_memory |    dmem_o_V    |     array    |
|dmem_o_V_d0        | out |   64|  ap_memory |    dmem_o_V    |     array    |
|n_inputs_V         |  in |   16|   ap_none  |   n_inputs_V   |    scalar    |
|n_outputs_V        |  in |   16|   ap_none  |   n_outputs_V  |    scalar    |
|input_words_V      |  in |   16|   ap_none  |  input_words_V |    scalar    |
|output_words_V     |  in |   16|   ap_none  | output_words_V |    scalar    |
|layer_mode_V       |  in |    3|   ap_none  |  layer_mode_V  |    scalar    |
|dmem_mode_V        |  in |    1|   ap_none  |   dmem_mode_V  |    scalar    |
|width_mode_V       |  in |    2|   ap_none  |  width_mode_V  |    scalar    |
|norm_mode_V        |  in |    2|   ap_none  |   norm_mode_V  |    scalar    |
+-------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 6 
5 --> 4 
6 --> 7 11 8 9 
7 --> 6 
8 --> 10 
9 --> 10 
10 --> 12 
11 --> 10 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4682 x i64]* %wt_i_V), !map !879"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i64]* %kh_i_V), !map !885"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2048 x i64]* %dmem_i_V), !map !891"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([128 x i64]* %dmem_o_V), !map !897"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %n_inputs_V), !map !903"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %n_outputs_V), !map !909"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %input_words_V), !map !913"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %output_words_V), !map !917"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3 %layer_mode_V), !map !921"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %dmem_mode_V), !map !925"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %width_mode_V), !map !929"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %norm_mode_V), !map !933"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%norm_mode_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %norm_mode_V)" [cpp/accel/Accel.cpp:700]   --->   Operation 26 'read' 'norm_mode_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%width_mode_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %width_mode_V)" [cpp/accel/Accel.cpp:700]   --->   Operation 27 'read' 'width_mode_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%dmem_mode_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %dmem_mode_V)" [cpp/accel/Accel.cpp:700]   --->   Operation 28 'read' 'dmem_mode_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%layer_mode_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %layer_mode_V)" [cpp/accel/Accel.cpp:700]   --->   Operation 29 'read' 'layer_mode_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%n_outputs_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %n_outputs_V)" [cpp/accel/Accel.cpp:700]   --->   Operation 30 'read' 'n_outputs_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%dmem_o_V_addr = getelementptr [128 x i64]* %dmem_o_V, i64 0, i64 0" [cpp/accel/Accel.cpp:700]   --->   Operation 31 'getelementptr' 'dmem_o_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"   --->   Operation 32 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%layer_type_V = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %layer_mode_V_read, i32 1, i32 2)" [cpp/accel/Accel.cpp:711]   --->   Operation 33 'partselect' 'layer_type_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln792 = trunc i3 %layer_mode_V_read to i1" [cpp/accel/Accel.cpp:735]   --->   Operation 34 'trunc' 'trunc_ln792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node t_V)   --->   "%p_Result_s = xor i1 %trunc_ln792, true" [cpp/accel/Accel.cpp:735]   --->   Operation 35 'xor' 'p_Result_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_Val2_s = load i16* @kh_index_V, align 2" [cpp/accel/Accel.cpp:739]   --->   Operation 36 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln780 = trunc i16 %p_Val2_s to i1" [cpp/accel/Accel.cpp:780]   --->   Operation 37 'trunc' 'trunc_ln780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%o_index_V_load = load i16* @o_index_V, align 2" [cpp/accel/Accel.cpp:780]   --->   Operation 38 'load' 'o_index_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.61ns) (out node of the LUT)   --->   "%t_V = and i1 %trunc_ln780, %p_Result_s" [cpp/accel/Accel.cpp:735]   --->   Operation 39 'and' 't_V' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln735 = zext i1 %t_V to i16" [cpp/accel/Accel.cpp:735]   --->   Operation 40 'zext' 'zext_ln735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.54ns)   --->   "%t_V_1 = select i1 %trunc_ln792, i16 0, i16 %o_index_V_load" [cpp/accel/Accel.cpp:735]   --->   Operation 41 'select' 't_V_1' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.61ns)   --->   "%r_V_2 = xor i1 %dmem_mode_V_read, true" [cpp/accel/Accel.cpp:743]   --->   Operation 42 'xor' 'r_V_2' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %width_mode_V_read, i1 false)" [cpp/accel/Accel.cpp:746]   --->   Operation 43 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln746 = zext i3 %shl_ln to i16" [cpp/accel/Accel.cpp:746]   --->   Operation 44 'zext' 'zext_ln746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln746_1 = zext i3 %shl_ln to i5" [cpp/accel/Accel.cpp:746]   --->   Operation 45 'zext' 'zext_ln746_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.50ns)   --->   "%words_per_image_V = shl i5 1, %zext_ln746_1" [cpp/accel/Accel.cpp:746]   --->   Operation 46 'shl' 'words_per_image_V' <Predicate = true> <Delay = 1.50> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.64ns)   --->   "%icmp_ln879 = icmp eq i2 %layer_type_V, 1" [cpp/accel/Accel.cpp:750]   --->   Operation 47 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln879 = zext i5 %words_per_image_V to i10" [cpp/accel/Accel.cpp:755]   --->   Operation 48 'zext' 'zext_ln879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.64ns)   --->   "%icmp_ln879_1 = icmp eq i2 %layer_type_V, 0" [cpp/accel/Accel.cpp:755]   --->   Operation 49 'icmp' 'icmp_ln879_1' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.06ns)   --->   "br label %0" [cpp/accel/Accel.cpp:749]   --->   Operation 50 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_0701_0 = phi i16 [ 0, %._crit_edge ], [ %select_ln760, %6 ]" [cpp/accel/Accel.cpp:760]   --->   Operation 51 'phi' 'p_0701_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_0869_0 = phi i10 [ 0, %._crit_edge ], [ %select_ln760_1, %6 ]" [cpp/accel/Accel.cpp:760]   --->   Operation 52 'phi' 'p_0869_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_0229_0 = phi i7 [ 0, %._crit_edge ], [ %i_V_2, %6 ]"   --->   Operation 53 'phi' 'p_0229_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ret_V_4 = trunc i7 %p_0229_0 to i1" [cpp/accel/Accel.cpp:749]   --->   Operation 54 'trunc' 'ret_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%ret_V_2 = trunc i7 %p_0229_0 to i6" [cpp/accel/Accel.cpp:749]   --->   Operation 55 'trunc' 'ret_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.18ns)   --->   "%icmp_ln887 = icmp eq i7 %p_0229_0, -64" [cpp/accel/Accel.cpp:749]   --->   Operation 56 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 57 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.37ns)   --->   "%i_V_2 = add i7 1, %p_0229_0" [cpp/accel/Accel.cpp:749]   --->   Operation 58 'add' 'i_V_2' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %.preheader1450.preheader, label %1" [cpp/accel/Accel.cpp:749]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str44) nounwind" [cpp/accel/Accel.cpp:749]   --->   Operation 60 'specloopname' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %_ZNK11ap_int_baseILi16ELb0EElsILi34EEE7ap_uintILi16EERKS_IXT_ELb1EE.exit, label %2" [cpp/accel/Accel.cpp:750]   --->   Operation 61 'br' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_1, label %3, label %4" [cpp/accel/Accel.cpp:755]   --->   Operation 62 'br' <Predicate = (!icmp_ln887 & !icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%ret_V_6 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %p_0229_0, i32 1, i32 6)" [cpp/accel/Accel.cpp:758]   --->   Operation 63 'partselect' 'ret_V_6' <Predicate = (!icmp_ln887 & !icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln544_3 = zext i7 %p_0229_0 to i64" [cpp/accel/Accel.cpp:758]   --->   Operation 64 'zext' 'zext_ln544_3' <Predicate = (!icmp_ln887 & !icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%dmem_i_V_addr_2 = getelementptr [2048 x i64]* %dmem_i_V, i64 0, i64 %zext_ln544_3" [cpp/accel/Accel.cpp:758]   --->   Operation 65 'getelementptr' 'dmem_i_V_addr_2' <Predicate = (!icmp_ln887 & !icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (2.66ns)   --->   "%dmem_i_V_load_2 = load i64* %dmem_i_V_addr_2, align 8" [cpp/accel/Accel.cpp:758]   --->   Operation 66 'load' 'dmem_i_V_load_2' <Predicate = (!icmp_ln887 & !icmp_ln879 & !icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i7 %p_0229_0 to i64" [cpp/accel/Accel.cpp:756]   --->   Operation 67 'zext' 'zext_ln544_2' <Predicate = (!icmp_ln887 & !icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%dmem_i_V_addr_1 = getelementptr [2048 x i64]* %dmem_i_V, i64 0, i64 %zext_ln544_2" [cpp/accel/Accel.cpp:756]   --->   Operation 68 'getelementptr' 'dmem_i_V_addr_1' <Predicate = (!icmp_ln887 & !icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (2.66ns)   --->   "%dmem_i_V_load_1 = load i64* %dmem_i_V_addr_1, align 8" [cpp/accel/Accel.cpp:756]   --->   Operation 69 'load' 'dmem_i_V_load_1' <Predicate = (!icmp_ln887 & !icmp_ln879 & icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%ret_V_9 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %p_0701_0, i32 1, i32 15)" [cpp/accel/Accel.cpp:752]   --->   Operation 70 'partselect' 'ret_V_9' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%ret_V_5 = zext i15 %ret_V_9 to i16" [cpp/accel/Accel.cpp:752]   --->   Operation 71 'zext' 'ret_V_5' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (2.54ns)   --->   "%r_V = shl i16 %ret_V_5, %zext_ln746" [cpp/accel/Accel.cpp:753]   --->   Operation 72 'shl' 'r_V' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 2.54> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln887_3 = trunc i16 %r_V to i14" [cpp/accel/Accel.cpp:749]   --->   Operation 73 'trunc' 'trunc_ln887_3' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i7 %p_0229_0 to i64" [cpp/accel/Accel.cpp:753]   --->   Operation 74 'zext' 'zext_ln544' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%dmem_i_V_addr = getelementptr [2048 x i64]* %dmem_i_V, i64 0, i64 %zext_ln544" [cpp/accel/Accel.cpp:753]   --->   Operation 75 'getelementptr' 'dmem_i_V_addr' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 76 [2/2] (2.66ns)   --->   "%dmem_i_V_load = load i64* %dmem_i_V_addr, align 8" [cpp/accel/Accel.cpp:753]   --->   Operation 76 'load' 'dmem_i_V_load' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 77 [1/1] (1.06ns)   --->   "br label %.preheader1450" [cpp/accel/Accel.cpp:768]   --->   Operation 77 'br' <Predicate = (icmp_ln887)> <Delay = 1.06>

State 3 <SV = 2> <Delay = 5.32>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%ret_V_3 = zext i6 %ret_V_6 to i7" [cpp/accel/Accel.cpp:758]   --->   Operation 78 'zext' 'ret_V_3' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_2 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i3.i7(i1 %dmem_mode_V_read, i1 %ret_V_4, i3 0, i7 %ret_V_3)" [cpp/accel/Accel.cpp:758]   --->   Operation 79 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln180_2 = zext i12 %tmp_2 to i64" [cpp/accel/Accel.cpp:758]   --->   Operation 80 'zext' 'zext_ln180_2' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%dmem_V_addr_2 = getelementptr [4096 x i64]* @dmem_V, i64 0, i64 %zext_ln180_2" [cpp/accel/Accel.cpp:758]   --->   Operation 81 'getelementptr' 'dmem_V_addr_2' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 82 [1/2] (2.66ns)   --->   "%dmem_i_V_load_2 = load i64* %dmem_i_V_addr_2, align 8" [cpp/accel/Accel.cpp:758]   --->   Operation 82 'load' 'dmem_i_V_load_2' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 83 [1/1] (2.66ns)   --->   "store i64 %dmem_i_V_load_2, i64* %dmem_V_addr_2, align 8" [cpp/accel/Accel.cpp:758]   --->   Operation 83 'store' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 84 'br' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_1 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i5.i6(i1 %dmem_mode_V_read, i5 0, i6 %ret_V_2)" [cpp/accel/Accel.cpp:756]   --->   Operation 85 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln180_1 = zext i12 %tmp_1 to i64" [cpp/accel/Accel.cpp:756]   --->   Operation 86 'zext' 'zext_ln180_1' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%dmem_V_addr_1 = getelementptr [4096 x i64]* @dmem_V, i64 0, i64 %zext_ln180_1" [cpp/accel/Accel.cpp:756]   --->   Operation 87 'getelementptr' 'dmem_V_addr_1' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 88 [1/2] (2.66ns)   --->   "%dmem_i_V_load_1 = load i64* %dmem_i_V_addr_1, align 8" [cpp/accel/Accel.cpp:756]   --->   Operation 88 'load' 'dmem_i_V_load_1' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 89 [1/1] (2.66ns)   --->   "store i64 %dmem_i_V_load_1, i64* %dmem_V_addr_1, align 8" [cpp/accel/Accel.cpp:756]   --->   Operation 89 'store' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "br label %5" [cpp/accel/Accel.cpp:756]   --->   Operation 90 'br' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 91 'br' <Predicate = (!icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln887 = zext i10 %p_0869_0 to i14" [cpp/accel/Accel.cpp:749]   --->   Operation 92 'zext' 'zext_ln887' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln887 = add i14 %trunc_ln887_3, %zext_ln887" [cpp/accel/Accel.cpp:749]   --->   Operation 93 'add' 'add_ln887' <Predicate = (icmp_ln879)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln887_4 = trunc i16 %p_0701_0 to i1" [cpp/accel/Accel.cpp:749]   --->   Operation 94 'trunc' 'trunc_ln887_4' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp = call i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i10(i1 %dmem_mode_V_read, i1 %trunc_ln887_4, i10 0)" [cpp/accel/Accel.cpp:753]   --->   Operation 95 'bitconcatenate' 'tmp' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i12 %tmp to i14" [cpp/accel/Accel.cpp:753]   --->   Operation 96 'zext' 'zext_ln180' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (2.51ns) (root node of TernaryAdder)   --->   "%add_ln180 = add i14 %add_ln887, %zext_ln180" [cpp/accel/Accel.cpp:753]   --->   Operation 97 'add' 'add_ln180' <Predicate = (icmp_ln879)> <Delay = 2.51> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln180_4 = zext i14 %add_ln180 to i64" [cpp/accel/Accel.cpp:753]   --->   Operation 98 'zext' 'zext_ln180_4' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%dmem_V_addr = getelementptr [4096 x i64]* @dmem_V, i64 0, i64 %zext_ln180_4" [cpp/accel/Accel.cpp:753]   --->   Operation 99 'getelementptr' 'dmem_V_addr' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 100 [1/2] (2.66ns)   --->   "%dmem_i_V_load = load i64* %dmem_i_V_addr, align 8" [cpp/accel/Accel.cpp:753]   --->   Operation 100 'load' 'dmem_i_V_load' <Predicate = (icmp_ln879)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 101 [1/1] (2.66ns)   --->   "store i64 %dmem_i_V_load, i64* %dmem_V_addr, align 8" [cpp/accel/Accel.cpp:753]   --->   Operation 101 'store' <Predicate = (icmp_ln879)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "br label %6" [cpp/accel/Accel.cpp:754]   --->   Operation 102 'br' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (1.41ns)   --->   "%img_off_V = add i10 %p_0869_0, 1" [cpp/accel/Accel.cpp:760]   --->   Operation 103 'add' 'img_off_V' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (1.29ns)   --->   "%icmp_ln879_2 = icmp eq i10 %img_off_V, %zext_ln879" [cpp/accel/Accel.cpp:760]   --->   Operation 104 'icmp' 'icmp_ln879_2' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (1.48ns)   --->   "%img_idx_V = add i16 %p_0701_0, 1" [cpp/accel/Accel.cpp:762]   --->   Operation 105 'add' 'img_idx_V' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.54ns)   --->   "%select_ln760 = select i1 %icmp_ln879_2, i16 %img_idx_V, i16 %p_0701_0" [cpp/accel/Accel.cpp:760]   --->   Operation 106 'select' 'select_ln760' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.45ns)   --->   "%select_ln760_1 = select i1 %icmp_ln879_2, i10 0, i10 %img_off_V" [cpp/accel/Accel.cpp:760]   --->   Operation 107 'select' 'select_ln760_1' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "br label %0" [cpp/accel/Accel.cpp:749]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.66>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%p_0492_0 = phi i13 [ %i_V, %7 ], [ 0, %.preheader1450.preheader ]"   --->   Operation 109 'phi' 'p_0492_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%ret_V = trunc i13 %p_0492_0 to i1" [cpp/accel/Accel.cpp:768]   --->   Operation 110 'trunc' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (1.39ns)   --->   "%icmp_ln887_1 = icmp eq i13 %p_0492_0, -3510" [cpp/accel/Accel.cpp:768]   --->   Operation 111 'icmp' 'icmp_ln887_1' <Predicate = true> <Delay = 1.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4682, i64 4682, i64 4682)"   --->   Operation 112 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (1.45ns)   --->   "%i_V = add i13 1, %p_0492_0" [cpp/accel/Accel.cpp:768]   --->   Operation 113 'add' 'i_V' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_1, label %.preheader.preheader, label %7" [cpp/accel/Accel.cpp:768]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln180_1)   --->   "%tmp_4 = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %p_0492_0, i32 1, i32 12)" [cpp/accel/Accel.cpp:769]   --->   Operation 115 'partselect' 'tmp_4' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln180_1)   --->   "%zext_ln1372 = zext i12 %tmp_4 to i13" [cpp/accel/Accel.cpp:769]   --->   Operation 116 'zext' 'zext_ln1372' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln180_1)   --->   "%select_ln180 = select i1 %ret_V, i13 2341, i13 0" [cpp/accel/Accel.cpp:769]   --->   Operation 117 'select' 'select_ln180' <Predicate = (!icmp_ln887_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (1.45ns) (out node of the LUT)   --->   "%add_ln180_1 = add i13 %zext_ln1372, %select_ln180" [cpp/accel/Accel.cpp:769]   --->   Operation 118 'add' 'add_ln180_1' <Predicate = (!icmp_ln887_1)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i13 %p_0492_0 to i64" [cpp/accel/Accel.cpp:769]   --->   Operation 119 'zext' 'zext_ln544_1' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%wt_i_V_addr = getelementptr [4682 x i64]* %wt_i_V, i64 0, i64 %zext_ln544_1" [cpp/accel/Accel.cpp:769]   --->   Operation 120 'getelementptr' 'wt_i_V_addr' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_4 : Operation 121 [2/2] (2.66ns)   --->   "%wt_i_V_load = load i64* %wt_i_V_addr, align 8" [cpp/accel/Accel.cpp:769]   --->   Operation 121 'load' 'wt_i_V_load' <Predicate = (!icmp_ln887_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 122 [1/1] (1.06ns)   --->   "br label %.preheader" [cpp/accel/Accel.cpp:774]   --->   Operation 122 'br' <Predicate = (icmp_ln887_1)> <Delay = 1.06>

State 5 <SV = 3> <Delay = 5.32>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str45159) nounwind" [cpp/accel/Accel.cpp:768]   --->   Operation 123 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln180_5 = zext i13 %add_ln180_1 to i64" [cpp/accel/Accel.cpp:769]   --->   Operation 124 'zext' 'zext_ln180_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%wt_mem_V_addr = getelementptr [4682 x i64]* @wt_mem_V, i64 0, i64 %zext_ln180_5" [cpp/accel/Accel.cpp:769]   --->   Operation 125 'getelementptr' 'wt_mem_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/2] (2.66ns)   --->   "%wt_i_V_load = load i64* %wt_i_V_addr, align 8" [cpp/accel/Accel.cpp:769]   --->   Operation 126 'load' 'wt_i_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_5 : Operation 127 [1/1] (2.66ns)   --->   "store i64 %wt_i_V_load, i64* %wt_mem_V_addr, align 8" [cpp/accel/Accel.cpp:769]   --->   Operation 127 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "br label %.preheader1450" [cpp/accel/Accel.cpp:768]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 2.66>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%p_0595_0 = phi i7 [ %i_V_1, %8 ], [ 0, %.preheader.preheader ]"   --->   Operation 129 'phi' 'p_0595_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (1.18ns)   --->   "%icmp_ln887_2 = icmp eq i7 %p_0595_0, -64" [cpp/accel/Accel.cpp:774]   --->   Operation 130 'icmp' 'icmp_ln887_2' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 131 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (1.37ns)   --->   "%i_V_1 = add i7 %p_0595_0, 1" [cpp/accel/Accel.cpp:774]   --->   Operation 132 'add' 'i_V_1' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_2, label %9, label %8" [cpp/accel/Accel.cpp:774]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln544_4 = zext i7 %p_0595_0 to i64" [cpp/accel/Accel.cpp:775]   --->   Operation 134 'zext' 'zext_ln544_4' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%kh_i_V_addr = getelementptr [64 x i64]* %kh_i_V, i64 0, i64 %zext_ln544_4" [cpp/accel/Accel.cpp:775]   --->   Operation 135 'getelementptr' 'kh_i_V_addr' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_6 : Operation 136 [2/2] (2.66ns)   --->   "%kh_i_V_load = load i64* %kh_i_V_addr, align 8" [cpp/accel/Accel.cpp:775]   --->   Operation 136 'load' 'kh_i_V_load' <Predicate = (!icmp_ln887_2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_1, label %._crit_edge1468, label %10" [cpp/accel/Accel.cpp:777]   --->   Operation 137 'br' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %._crit_edge1469_ifconv, label %11" [cpp/accel/Accel.cpp:794]   --->   Operation 138 'br' <Predicate = (!icmp_ln879_1 & icmp_ln887_2)> <Delay = 0.00>
ST_6 : Operation 139 [2/2] (2.66ns)   --->   "call fastcc void @bin_dense([4682 x i64]* @wt_mem_V, [64 x i64]* @kh_mem_V, [4096 x i64]* @dmem_V, i2 %layer_type_V, i1 %dmem_mode_V_read, i1 %r_V_2, i16 %t_V_1)" [cpp/accel/Accel.cpp:828]   --->   Operation 139 'call' <Predicate = (!icmp_ln879 & !icmp_ln879_1 & icmp_ln887_2)> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 140 [2/2] (2.66ns)   --->   "%kh_word_V = load i64* getelementptr inbounds ([64 x i64]* @kh_mem_V, i64 0, i64 0), align 16" [cpp/accel/Accel.h:79->cpp/accel/Accel.cpp:802]   --->   Operation 140 'load' 'kh_word_V' <Predicate = (icmp_ln879 & !icmp_ln879_1 & icmp_ln887_2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_6 : Operation 141 [2/2] (0.00ns)   --->   "call fastcc void @fp_conv([4682 x i64]* @wt_mem_V, [64 x i64]* @kh_mem_V, [4096 x i64]* @dmem_V, i1 %dmem_mode_V_read, i1 %r_V_2, i1 %t_V, i16 %t_V_1, i16 %n_outputs_V_read)" [cpp/accel/Accel.cpp:788]   --->   Operation 141 'call' <Predicate = (icmp_ln879_1 & icmp_ln887_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 5.32>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str46) nounwind" [cpp/accel/Accel.cpp:775]   --->   Operation 142 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/2] (2.66ns)   --->   "%kh_i_V_load = load i64* %kh_i_V_addr, align 8" [cpp/accel/Accel.cpp:775]   --->   Operation 143 'load' 'kh_i_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%kh_mem_V_addr = getelementptr [64 x i64]* @kh_mem_V, i64 0, i64 %zext_ln544_4" [cpp/accel/Accel.cpp:775]   --->   Operation 144 'getelementptr' 'kh_mem_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (2.66ns)   --->   "store i64 %kh_i_V_load, i64* %kh_mem_V_addr, align 8" [cpp/accel/Accel.cpp:775]   --->   Operation 145 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "br label %.preheader" [cpp/accel/Accel.cpp:774]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.12>
ST_8 : Operation 147 [1/2] (0.00ns)   --->   "call fastcc void @bin_dense([4682 x i64]* @wt_mem_V, [64 x i64]* @kh_mem_V, [4096 x i64]* @dmem_V, i2 %layer_type_V, i1 %dmem_mode_V_read, i1 %r_V_2, i16 %t_V_1)" [cpp/accel/Accel.cpp:828]   --->   Operation 147 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 148 [1/1] (1.12ns)   --->   "br label %.loopexit_ifconv"   --->   Operation 148 'br' <Predicate = true> <Delay = 1.12>

State 9 <SV = 4> <Delay = 8.45>
ST_9 : Operation 149 [1/2] (2.66ns)   --->   "%kh_word_V = load i64* getelementptr inbounds ([64 x i64]* @kh_mem_V, i64 0, i64 0), align 16" [cpp/accel/Accel.h:79->cpp/accel/Accel.cpp:802]   --->   Operation 149 'load' 'kh_word_V' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_9 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%xor_ln879 = xor i1 %trunc_ln780, true" [cpp/accel/Accel.h:81->cpp/accel/Accel.cpp:802]   --->   Operation 150 'xor' 'xor_ln879' <Predicate = (!t_V)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%or_ln879 = or i1 %trunc_ln792, %xor_ln879" [cpp/accel/Accel.h:81->cpp/accel/Accel.cpp:802]   --->   Operation 151 'or' 'or_ln879' <Predicate = (!t_V)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%tmp_V = trunc i64 %kh_word_V to i16" [cpp/accel/Accel.h:82->cpp/accel/Accel.cpp:802]   --->   Operation 152 'trunc' 'tmp_V' <Predicate = (!t_V)> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%tmp_V_1 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V, i32 16, i32 31)" [cpp/accel/Accel.h:84->cpp/accel/Accel.cpp:802]   --->   Operation 153 'partselect' 'tmp_V_1' <Predicate = (t_V)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%tmp_V_2 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V, i32 48, i32 63)" [cpp/accel/Accel.h:88->cpp/accel/Accel.cpp:802]   --->   Operation 154 'partselect' 'tmp_V_2' <Predicate = (!t_V)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%select_ln879 = select i1 %or_ln879, i16 %tmp_V, i16 %tmp_V_2" [cpp/accel/Accel.h:81->cpp/accel/Accel.cpp:802]   --->   Operation 155 'select' 'select_ln879' <Predicate = (!t_V)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (0.61ns) (out node of the LUT)   --->   "%nc_V = select i1 %t_V, i16 %tmp_V_1, i16 %select_ln879" [cpp/accel/Accel.h:83->cpp/accel/Accel.cpp:802]   --->   Operation 156 'select' 'nc_V' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 157 [2/2] (5.17ns)   --->   "call fastcc void @bin_conv([4682 x i64]* @wt_mem_V, i16 %nc_V, [4096 x i64]* @dmem_V, i1 %dmem_mode_V_read, i1 %r_V_2, i16 %t_V_1, i2 %width_mode_V_read, i2 %norm_mode_V_read)" [cpp/accel/Accel.cpp:811]   --->   Operation 157 'call' <Predicate = true> <Delay = 5.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 5> <Delay = 1.12>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str50) nounwind" [cpp/accel/Accel.cpp:799]   --->   Operation 158 'specloopname' <Predicate = (icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_10 : Operation 159 [1/2] (0.00ns)   --->   "call fastcc void @bin_conv([4682 x i64]* @wt_mem_V, i16 %nc_V, [4096 x i64]* @dmem_V, i1 %dmem_mode_V_read, i1 %r_V_2, i16 %t_V_1, i2 %width_mode_V_read, i2 %norm_mode_V_read)" [cpp/accel/Accel.cpp:811]   --->   Operation 159 'call' <Predicate = (icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 160 [1/1] (0.65ns)   --->   "%select_ln700 = select i1 %t_V, i16 2, i16 1" [cpp/accel/Accel.cpp:816]   --->   Operation 160 'select' 'select_ln700' <Predicate = (icmp_ln879 & !icmp_ln879_1)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (1.12ns)   --->   "br label %.loopexit_ifconv"   --->   Operation 161 'br' <Predicate = (icmp_ln879 & !icmp_ln879_1)> <Delay = 1.12>

State 11 <SV = 4> <Delay = 1.48>
ST_11 : Operation 162 [1/2] (0.00ns)   --->   "call fastcc void @fp_conv([4682 x i64]* @wt_mem_V, [64 x i64]* @kh_mem_V, [4096 x i64]* @dmem_V, i1 %dmem_mode_V_read, i1 %r_V_2, i1 %t_V, i16 %t_V_1, i16 %n_outputs_V_read)" [cpp/accel/Accel.cpp:788]   --->   Operation 162 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 163 [1/1] (1.48ns)   --->   "%add_ln700 = add i16 %zext_ln735, %n_outputs_V_read" [cpp/accel/Accel.cpp:791]   --->   Operation 163 'add' 'add_ln700' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [1/1] (1.12ns)   --->   "br label %.loopexit_ifconv" [cpp/accel/Accel.cpp:793]   --->   Operation 164 'br' <Predicate = true> <Delay = 1.12>

State 12 <SV = 6> <Delay = 2.66>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%kh_index_V_new_1 = phi i16 [ %add_ln700, %._crit_edge1468 ], [ %select_ln700, %._crit_edge1469_ifconv ], [ %zext_ln735, %11 ]" [cpp/accel/Accel.cpp:791]   --->   Operation 165 'phi' 'kh_index_V_new_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_6)   --->   "%n_outputs_V_pn = phi i16 [ %n_outputs_V_read, %._crit_edge1468 ], [ 1, %._crit_edge1469_ifconv ], [ %n_outputs_V_read, %11 ]" [cpp/accel/Accel.cpp:700]   --->   Operation 166 'phi' 'n_outputs_V_pn' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (1.48ns) (out node of the LUT)   --->   "%add_ln700_6 = add i16 %t_V_1, %n_outputs_V_pn" [cpp/accel/Accel.cpp:831]   --->   Operation 167 'add' 'add_ln700_6' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_3 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %r_V_2, i11 0)" [cpp/accel/Accel.cpp:847]   --->   Operation 168 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln180_3 = zext i12 %tmp_3 to i64" [cpp/accel/Accel.cpp:847]   --->   Operation 169 'zext' 'zext_ln180_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%dmem_V_addr_3 = getelementptr [4096 x i64]* @dmem_V, i64 0, i64 %zext_ln180_3" [cpp/accel/Accel.cpp:847]   --->   Operation 170 'getelementptr' 'dmem_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "store i16 %add_ln700_6, i16* @o_index_V, align 2" [cpp/accel/Accel.cpp:737]   --->   Operation 171 'store' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "store i16 %kh_index_V_new_1, i16* @kh_index_V, align 2" [cpp/accel/Accel.cpp:736]   --->   Operation 172 'store' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [2/2] (2.66ns)   --->   "%dmem_V_load = load i64* %dmem_V_addr_3, align 16" [cpp/accel/Accel.cpp:847]   --->   Operation 173 'load' 'dmem_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 13 <SV = 7> <Delay = 5.32>
ST_13 : Operation 174 [1/2] (2.66ns)   --->   "%dmem_V_load = load i64* %dmem_V_addr_3, align 16" [cpp/accel/Accel.cpp:847]   --->   Operation 174 'load' 'dmem_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_13 : Operation 175 [1/1] (2.66ns)   --->   "store i64 %dmem_V_load, i64* %dmem_o_V_addr, align 8" [cpp/accel/Accel.cpp:844]   --->   Operation 175 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "ret void" [cpp/accel/Accel.cpp:854]   --->   Operation 176 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ wt_i_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kh_i_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dmem_i_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dmem_o_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ n_inputs_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_outputs_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_words_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_words_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dmem_mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width_mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ norm_mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kh_index_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ o_index_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ dmem_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ wt_mem_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ kh_mem_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ outword_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
norm_mode_V_read   (read             ) [ 00111111111100]
width_mode_V_read  (read             ) [ 00111111111100]
dmem_mode_V_read   (read             ) [ 00111111111100]
layer_mode_V_read  (read             ) [ 00000000000000]
n_outputs_V_read   (read             ) [ 00111111111110]
dmem_o_V_addr      (getelementptr    ) [ 00111111111111]
spectopmodule_ln0  (spectopmodule    ) [ 00000000000000]
layer_type_V       (partselect       ) [ 00111111100000]
trunc_ln792        (trunc            ) [ 00111111010000]
p_Result_s         (xor              ) [ 00000000000000]
p_Val2_s           (load             ) [ 00000000000000]
trunc_ln780        (trunc            ) [ 00111111010000]
o_index_V_load     (load             ) [ 00000000000000]
t_V                (and              ) [ 00111111111100]
zext_ln735         (zext             ) [ 00111111111110]
t_V_1              (select           ) [ 00111111111110]
r_V_2              (xor              ) [ 00111111111110]
shl_ln             (bitconcatenate   ) [ 00000000000000]
zext_ln746         (zext             ) [ 00110000000000]
zext_ln746_1       (zext             ) [ 00000000000000]
words_per_image_V  (shl              ) [ 00000000000000]
icmp_ln879         (icmp             ) [ 00111111111100]
zext_ln879         (zext             ) [ 00110000000000]
icmp_ln879_1       (icmp             ) [ 00111111111100]
br_ln749           (br               ) [ 01110000000000]
p_0701_0           (phi              ) [ 00110000000000]
p_0869_0           (phi              ) [ 00110000000000]
p_0229_0           (phi              ) [ 00100000000000]
ret_V_4            (trunc            ) [ 00010000000000]
ret_V_2            (trunc            ) [ 00010000000000]
icmp_ln887         (icmp             ) [ 00110000000000]
empty              (speclooptripcount) [ 00000000000000]
i_V_2              (add              ) [ 01110000000000]
br_ln749           (br               ) [ 00000000000000]
specloopname_ln749 (specloopname     ) [ 00000000000000]
br_ln750           (br               ) [ 00000000000000]
br_ln755           (br               ) [ 00000000000000]
ret_V_6            (partselect       ) [ 00010000000000]
zext_ln544_3       (zext             ) [ 00000000000000]
dmem_i_V_addr_2    (getelementptr    ) [ 00010000000000]
zext_ln544_2       (zext             ) [ 00000000000000]
dmem_i_V_addr_1    (getelementptr    ) [ 00010000000000]
ret_V_9            (partselect       ) [ 00000000000000]
ret_V_5            (zext             ) [ 00000000000000]
r_V                (shl              ) [ 00000000000000]
trunc_ln887_3      (trunc            ) [ 00010000000000]
zext_ln544         (zext             ) [ 00000000000000]
dmem_i_V_addr      (getelementptr    ) [ 00010000000000]
br_ln768           (br               ) [ 00111100000000]
ret_V_3            (zext             ) [ 00000000000000]
tmp_2              (bitconcatenate   ) [ 00000000000000]
zext_ln180_2       (zext             ) [ 00000000000000]
dmem_V_addr_2      (getelementptr    ) [ 00000000000000]
dmem_i_V_load_2    (load             ) [ 00000000000000]
store_ln758        (store            ) [ 00000000000000]
br_ln0             (br               ) [ 00000000000000]
tmp_1              (bitconcatenate   ) [ 00000000000000]
zext_ln180_1       (zext             ) [ 00000000000000]
dmem_V_addr_1      (getelementptr    ) [ 00000000000000]
dmem_i_V_load_1    (load             ) [ 00000000000000]
store_ln756        (store            ) [ 00000000000000]
br_ln756           (br               ) [ 00000000000000]
br_ln0             (br               ) [ 00000000000000]
zext_ln887         (zext             ) [ 00000000000000]
add_ln887          (add              ) [ 00000000000000]
trunc_ln887_4      (trunc            ) [ 00000000000000]
tmp                (bitconcatenate   ) [ 00000000000000]
zext_ln180         (zext             ) [ 00000000000000]
add_ln180          (add              ) [ 00000000000000]
zext_ln180_4       (zext             ) [ 00000000000000]
dmem_V_addr        (getelementptr    ) [ 00000000000000]
dmem_i_V_load      (load             ) [ 00000000000000]
store_ln753        (store            ) [ 00000000000000]
br_ln754           (br               ) [ 00000000000000]
img_off_V          (add              ) [ 00000000000000]
icmp_ln879_2       (icmp             ) [ 00000000000000]
img_idx_V          (add              ) [ 00000000000000]
select_ln760       (select           ) [ 01110000000000]
select_ln760_1     (select           ) [ 01110000000000]
br_ln749           (br               ) [ 01110000000000]
p_0492_0           (phi              ) [ 00001000000000]
ret_V              (trunc            ) [ 00000000000000]
icmp_ln887_1       (icmp             ) [ 00001100000000]
empty_35           (speclooptripcount) [ 00000000000000]
i_V                (add              ) [ 00101100000000]
br_ln768           (br               ) [ 00000000000000]
tmp_4              (partselect       ) [ 00000000000000]
zext_ln1372        (zext             ) [ 00000000000000]
select_ln180       (select           ) [ 00000000000000]
add_ln180_1        (add              ) [ 00000100000000]
zext_ln544_1       (zext             ) [ 00000000000000]
wt_i_V_addr        (getelementptr    ) [ 00000100000000]
br_ln774           (br               ) [ 00001111000000]
specloopname_ln768 (specloopname     ) [ 00000000000000]
zext_ln180_5       (zext             ) [ 00000000000000]
wt_mem_V_addr      (getelementptr    ) [ 00000000000000]
wt_i_V_load        (load             ) [ 00000000000000]
store_ln769        (store            ) [ 00000000000000]
br_ln768           (br               ) [ 00101100000000]
p_0595_0           (phi              ) [ 00000010000000]
icmp_ln887_2       (icmp             ) [ 00000011000000]
empty_36           (speclooptripcount) [ 00000000000000]
i_V_1              (add              ) [ 00001011000000]
br_ln774           (br               ) [ 00000000000000]
zext_ln544_4       (zext             ) [ 00000001000000]
kh_i_V_addr        (getelementptr    ) [ 00000001000000]
br_ln777           (br               ) [ 00000000000000]
br_ln794           (br               ) [ 00000000000000]
specloopname_ln775 (specloopname     ) [ 00000000000000]
kh_i_V_load        (load             ) [ 00000000000000]
kh_mem_V_addr      (getelementptr    ) [ 00000000000000]
store_ln775        (store            ) [ 00000000000000]
br_ln774           (br               ) [ 00001011000000]
call_ln828         (call             ) [ 00000000000000]
br_ln0             (br               ) [ 00000000101110]
kh_word_V          (load             ) [ 00000000000000]
xor_ln879          (xor              ) [ 00000000000000]
or_ln879           (or               ) [ 00000000000000]
tmp_V              (trunc            ) [ 00000000000000]
tmp_V_1            (partselect       ) [ 00000000000000]
tmp_V_2            (partselect       ) [ 00000000000000]
select_ln879       (select           ) [ 00000000000000]
nc_V               (select           ) [ 00000000001000]
specloopname_ln799 (specloopname     ) [ 00000000000000]
call_ln811         (call             ) [ 00000000000000]
select_ln700       (select           ) [ 00000000101110]
br_ln0             (br               ) [ 00000000101110]
call_ln788         (call             ) [ 00000000000000]
add_ln700          (add              ) [ 00000000101110]
br_ln793           (br               ) [ 00000000101110]
kh_index_V_new_1   (phi              ) [ 00000000000010]
n_outputs_V_pn     (phi              ) [ 00000000000010]
add_ln700_6        (add              ) [ 00000000000000]
tmp_3              (bitconcatenate   ) [ 00000000000000]
zext_ln180_3       (zext             ) [ 00000000000000]
dmem_V_addr_3      (getelementptr    ) [ 00000000000001]
store_ln737        (store            ) [ 00000000000000]
store_ln736        (store            ) [ 00000000000000]
dmem_V_load        (load             ) [ 00000000000000]
store_ln844        (store            ) [ 00000000000000]
ret_ln854          (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wt_i_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt_i_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kh_i_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kh_i_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dmem_i_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_i_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dmem_o_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_o_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="n_inputs_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_inputs_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="n_outputs_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_outputs_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_words_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_words_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_words_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_words_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer_mode_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_mode_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dmem_mode_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_mode_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="width_mode_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_mode_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="norm_mode_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_mode_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kh_index_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kh_index_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="o_index_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_index_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dmem_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="wt_mem_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt_mem_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kh_mem_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kh_mem_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="outword_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outword_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i1.i3.i7"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i5.i6"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i1.i10"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45159"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bin_dense"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fp_conv"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bin_conv"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1004" name="norm_mode_V_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="2" slack="0"/>
<pin id="156" dir="0" index="1" bw="2" slack="0"/>
<pin id="157" dir="1" index="2" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="norm_mode_V_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="width_mode_V_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="0"/>
<pin id="162" dir="0" index="1" bw="2" slack="0"/>
<pin id="163" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_mode_V_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="dmem_mode_V_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dmem_mode_V_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="layer_mode_V_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="3" slack="0"/>
<pin id="174" dir="0" index="1" bw="3" slack="0"/>
<pin id="175" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_mode_V_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="n_outputs_V_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="0"/>
<pin id="181" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_outputs_V_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="dmem_o_V_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="7" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_o_V_addr/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="dmem_i_V_addr_2_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="7" slack="0"/>
<pin id="196" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_i_V_addr_2/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="11" slack="0"/>
<pin id="201" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dmem_i_V_load_2/2 dmem_i_V_load_1/2 dmem_i_V_load/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="dmem_i_V_addr_1_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="7" slack="0"/>
<pin id="209" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_i_V_addr_1/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="dmem_i_V_addr_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="7" slack="0"/>
<pin id="217" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_i_V_addr/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="dmem_V_addr_2_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="12" slack="0"/>
<pin id="225" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_addr_2/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="12" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln758/3 store_ln756/3 store_ln753/3 dmem_V_load/12 "/>
</bind>
</comp>

<comp id="235" class="1004" name="dmem_V_addr_1_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="12" slack="0"/>
<pin id="239" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_addr_1/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="dmem_V_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="14" slack="0"/>
<pin id="247" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_addr/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="wt_i_V_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="13" slack="0"/>
<pin id="255" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_i_V_addr/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="13" slack="0"/>
<pin id="260" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wt_i_V_load/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="wt_mem_V_addr_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="13" slack="0"/>
<pin id="268" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_mem_V_addr/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln769_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="13" slack="0"/>
<pin id="273" dir="0" index="1" bw="64" slack="0"/>
<pin id="274" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln769/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="kh_i_V_addr_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="7" slack="0"/>
<pin id="282" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kh_i_V_addr/6 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_access_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="6" slack="0"/>
<pin id="287" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kh_i_V_load/6 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_access_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="0"/>
<pin id="293" dir="0" index="1" bw="64" slack="0"/>
<pin id="294" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="kh_word_V/6 store_ln775/7 "/>
</bind>
</comp>

<comp id="297" class="1004" name="kh_mem_V_addr_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="7" slack="1"/>
<pin id="301" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kh_mem_V_addr/7 "/>
</bind>
</comp>

<comp id="306" class="1004" name="dmem_V_addr_3_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="12" slack="0"/>
<pin id="310" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_addr_3/12 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln844_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="7"/>
<pin id="316" dir="0" index="1" bw="64" slack="0"/>
<pin id="317" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln844/13 "/>
</bind>
</comp>

<comp id="320" class="1005" name="p_0701_0_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="1"/>
<pin id="322" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_0701_0 (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="p_0701_0_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="1"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="16" slack="1"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0701_0/2 "/>
</bind>
</comp>

<comp id="332" class="1005" name="p_0869_0_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="10" slack="1"/>
<pin id="334" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_0869_0 (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="p_0869_0_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="1"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="10" slack="1"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0869_0/2 "/>
</bind>
</comp>

<comp id="344" class="1005" name="p_0229_0_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="7" slack="1"/>
<pin id="346" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_0229_0 (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="p_0229_0_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="1"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="7" slack="0"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0229_0/2 "/>
</bind>
</comp>

<comp id="355" class="1005" name="p_0492_0_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="13" slack="1"/>
<pin id="357" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="p_0492_0 (phireg) "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_0492_0_phi_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="13" slack="0"/>
<pin id="361" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="1" slack="1"/>
<pin id="363" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0492_0/4 "/>
</bind>
</comp>

<comp id="366" class="1005" name="p_0595_0_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="7" slack="1"/>
<pin id="368" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_0595_0 (phireg) "/>
</bind>
</comp>

<comp id="370" class="1004" name="p_0595_0_phi_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="7" slack="0"/>
<pin id="372" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="1" slack="1"/>
<pin id="374" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0595_0/6 "/>
</bind>
</comp>

<comp id="377" class="1005" name="kh_index_V_new_1_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="379" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="kh_index_V_new_1 (phireg) "/>
</bind>
</comp>

<comp id="380" class="1004" name="kh_index_V_new_1_phi_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="2"/>
<pin id="382" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="2" bw="3" slack="1"/>
<pin id="384" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="4" bw="1" slack="6"/>
<pin id="386" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kh_index_V_new_1/12 "/>
</bind>
</comp>

<comp id="388" class="1005" name="n_outputs_V_pn_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="1"/>
<pin id="390" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="n_outputs_V_pn (phireg) "/>
</bind>
</comp>

<comp id="392" class="1004" name="n_outputs_V_pn_phi_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="16" slack="6"/>
<pin id="394" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="2" bw="1" slack="1"/>
<pin id="396" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="397" dir="0" index="4" bw="16" slack="6"/>
<pin id="398" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_outputs_V_pn/12 "/>
</bind>
</comp>

<comp id="401" class="1004" name="grp_bin_conv_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="0" slack="0"/>
<pin id="403" dir="0" index="1" bw="64" slack="0"/>
<pin id="404" dir="0" index="2" bw="16" slack="0"/>
<pin id="405" dir="0" index="3" bw="64" slack="0"/>
<pin id="406" dir="0" index="4" bw="1" slack="4"/>
<pin id="407" dir="0" index="5" bw="1" slack="4"/>
<pin id="408" dir="0" index="6" bw="16" slack="4"/>
<pin id="409" dir="0" index="7" bw="2" slack="4"/>
<pin id="410" dir="0" index="8" bw="2" slack="4"/>
<pin id="411" dir="0" index="9" bw="64" slack="0"/>
<pin id="412" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln811/9 "/>
</bind>
</comp>

<comp id="417" class="1004" name="grp_fp_conv_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="0" slack="0"/>
<pin id="419" dir="0" index="1" bw="64" slack="0"/>
<pin id="420" dir="0" index="2" bw="64" slack="0"/>
<pin id="421" dir="0" index="3" bw="64" slack="0"/>
<pin id="422" dir="0" index="4" bw="1" slack="3"/>
<pin id="423" dir="0" index="5" bw="1" slack="3"/>
<pin id="424" dir="0" index="6" bw="1" slack="3"/>
<pin id="425" dir="0" index="7" bw="16" slack="3"/>
<pin id="426" dir="0" index="8" bw="16" slack="3"/>
<pin id="427" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln788/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="grp_bin_dense_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="0" slack="0"/>
<pin id="434" dir="0" index="1" bw="64" slack="0"/>
<pin id="435" dir="0" index="2" bw="64" slack="0"/>
<pin id="436" dir="0" index="3" bw="64" slack="0"/>
<pin id="437" dir="0" index="4" bw="2" slack="3"/>
<pin id="438" dir="0" index="5" bw="1" slack="3"/>
<pin id="439" dir="0" index="6" bw="1" slack="3"/>
<pin id="440" dir="0" index="7" bw="16" slack="3"/>
<pin id="441" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln828/6 "/>
</bind>
</comp>

<comp id="446" class="1004" name="layer_type_V_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="2" slack="0"/>
<pin id="448" dir="0" index="1" bw="3" slack="0"/>
<pin id="449" dir="0" index="2" bw="1" slack="0"/>
<pin id="450" dir="0" index="3" bw="3" slack="0"/>
<pin id="451" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="layer_type_V/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="trunc_ln792_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="3" slack="0"/>
<pin id="458" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln792/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="p_Result_s_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="p_Val2_s_load_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="16" slack="0"/>
<pin id="468" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="trunc_ln780_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="16" slack="0"/>
<pin id="472" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln780/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="o_index_V_load_load_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="16" slack="0"/>
<pin id="476" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o_index_V_load/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="t_V_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln735_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln735/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="t_V_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="16" slack="0"/>
<pin id="491" dir="0" index="2" bw="16" slack="0"/>
<pin id="492" dir="1" index="3" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V_1/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="r_V_2_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V_2/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="shl_ln_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="3" slack="0"/>
<pin id="504" dir="0" index="1" bw="2" slack="0"/>
<pin id="505" dir="0" index="2" bw="1" slack="0"/>
<pin id="506" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="zext_ln746_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="3" slack="0"/>
<pin id="512" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln746/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="zext_ln746_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="3" slack="0"/>
<pin id="516" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln746_1/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="words_per_image_V_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="3" slack="0"/>
<pin id="521" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="words_per_image_V/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="icmp_ln879_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="2" slack="0"/>
<pin id="526" dir="0" index="1" bw="2" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="zext_ln879_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="5" slack="0"/>
<pin id="532" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln879/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="icmp_ln879_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="2" slack="0"/>
<pin id="536" dir="0" index="1" bw="2" slack="0"/>
<pin id="537" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="ret_V_4_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="7" slack="0"/>
<pin id="542" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ret_V_4/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="ret_V_2_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="7" slack="0"/>
<pin id="546" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ret_V_2/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="icmp_ln887_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="7" slack="0"/>
<pin id="550" dir="0" index="1" bw="7" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="i_V_2_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="7" slack="0"/>
<pin id="557" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_2/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="ret_V_6_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="6" slack="0"/>
<pin id="562" dir="0" index="1" bw="7" slack="0"/>
<pin id="563" dir="0" index="2" bw="1" slack="0"/>
<pin id="564" dir="0" index="3" bw="4" slack="0"/>
<pin id="565" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_6/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="zext_ln544_3_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="7" slack="0"/>
<pin id="572" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_3/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="zext_ln544_2_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="7" slack="0"/>
<pin id="577" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_2/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="ret_V_9_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="15" slack="0"/>
<pin id="582" dir="0" index="1" bw="16" slack="0"/>
<pin id="583" dir="0" index="2" bw="1" slack="0"/>
<pin id="584" dir="0" index="3" bw="5" slack="0"/>
<pin id="585" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_9/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="ret_V_5_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="15" slack="0"/>
<pin id="592" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ret_V_5/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="r_V_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="15" slack="0"/>
<pin id="596" dir="0" index="1" bw="3" slack="1"/>
<pin id="597" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="599" class="1004" name="trunc_ln887_3_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="14" slack="0"/>
<pin id="601" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln887_3/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="zext_ln544_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="7" slack="0"/>
<pin id="605" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="ret_V_3_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="6" slack="1"/>
<pin id="610" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ret_V_3/3 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_2_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="12" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="2"/>
<pin id="614" dir="0" index="2" bw="1" slack="1"/>
<pin id="615" dir="0" index="3" bw="1" slack="0"/>
<pin id="616" dir="0" index="4" bw="6" slack="0"/>
<pin id="617" dir="1" index="5" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="zext_ln180_2_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="12" slack="0"/>
<pin id="623" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_2/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_1_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="12" slack="0"/>
<pin id="628" dir="0" index="1" bw="1" slack="2"/>
<pin id="629" dir="0" index="2" bw="1" slack="0"/>
<pin id="630" dir="0" index="3" bw="6" slack="1"/>
<pin id="631" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="zext_ln180_1_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="12" slack="0"/>
<pin id="636" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_1/3 "/>
</bind>
</comp>

<comp id="639" class="1004" name="zext_ln887_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="10" slack="1"/>
<pin id="641" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln887/3 "/>
</bind>
</comp>

<comp id="643" class="1004" name="add_ln887_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="14" slack="1"/>
<pin id="645" dir="0" index="1" bw="10" slack="0"/>
<pin id="646" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln887/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="trunc_ln887_4_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="16" slack="1"/>
<pin id="650" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln887_4/3 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="12" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="2"/>
<pin id="655" dir="0" index="2" bw="1" slack="0"/>
<pin id="656" dir="0" index="3" bw="1" slack="0"/>
<pin id="657" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="661" class="1004" name="zext_ln180_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="12" slack="0"/>
<pin id="663" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="add_ln180_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="14" slack="0"/>
<pin id="667" dir="0" index="1" bw="12" slack="0"/>
<pin id="668" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/3 "/>
</bind>
</comp>

<comp id="671" class="1004" name="zext_ln180_4_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="14" slack="0"/>
<pin id="673" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_4/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="img_off_V_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="10" slack="1"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="img_off_V/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="icmp_ln879_2_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="10" slack="0"/>
<pin id="684" dir="0" index="1" bw="10" slack="2"/>
<pin id="685" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_2/3 "/>
</bind>
</comp>

<comp id="687" class="1004" name="img_idx_V_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="16" slack="1"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="img_idx_V/3 "/>
</bind>
</comp>

<comp id="693" class="1004" name="select_ln760_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="16" slack="0"/>
<pin id="696" dir="0" index="2" bw="16" slack="1"/>
<pin id="697" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln760/3 "/>
</bind>
</comp>

<comp id="701" class="1004" name="select_ln760_1_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="10" slack="0"/>
<pin id="704" dir="0" index="2" bw="10" slack="0"/>
<pin id="705" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln760_1/3 "/>
</bind>
</comp>

<comp id="709" class="1004" name="ret_V_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="13" slack="0"/>
<pin id="711" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="713" class="1004" name="icmp_ln887_1_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="13" slack="0"/>
<pin id="715" dir="0" index="1" bw="13" slack="0"/>
<pin id="716" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_1/4 "/>
</bind>
</comp>

<comp id="719" class="1004" name="i_V_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="13" slack="0"/>
<pin id="722" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/4 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_4_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="12" slack="0"/>
<pin id="727" dir="0" index="1" bw="13" slack="0"/>
<pin id="728" dir="0" index="2" bw="1" slack="0"/>
<pin id="729" dir="0" index="3" bw="5" slack="0"/>
<pin id="730" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="735" class="1004" name="zext_ln1372_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="12" slack="0"/>
<pin id="737" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1372/4 "/>
</bind>
</comp>

<comp id="739" class="1004" name="select_ln180_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="13" slack="0"/>
<pin id="742" dir="0" index="2" bw="13" slack="0"/>
<pin id="743" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln180/4 "/>
</bind>
</comp>

<comp id="747" class="1004" name="add_ln180_1_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="12" slack="0"/>
<pin id="749" dir="0" index="1" bw="13" slack="0"/>
<pin id="750" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_1/4 "/>
</bind>
</comp>

<comp id="753" class="1004" name="zext_ln544_1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="13" slack="0"/>
<pin id="755" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_1/4 "/>
</bind>
</comp>

<comp id="758" class="1004" name="zext_ln180_5_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="13" slack="1"/>
<pin id="760" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_5/5 "/>
</bind>
</comp>

<comp id="762" class="1004" name="icmp_ln887_2_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="7" slack="0"/>
<pin id="764" dir="0" index="1" bw="7" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_2/6 "/>
</bind>
</comp>

<comp id="768" class="1004" name="i_V_1_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="7" slack="0"/>
<pin id="770" dir="0" index="1" bw="1" slack="0"/>
<pin id="771" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_1/6 "/>
</bind>
</comp>

<comp id="774" class="1004" name="zext_ln544_4_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="7" slack="0"/>
<pin id="776" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_4/6 "/>
</bind>
</comp>

<comp id="779" class="1004" name="xor_ln879_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="4"/>
<pin id="781" dir="0" index="1" bw="1" slack="0"/>
<pin id="782" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln879/9 "/>
</bind>
</comp>

<comp id="784" class="1004" name="or_ln879_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="4"/>
<pin id="786" dir="0" index="1" bw="1" slack="0"/>
<pin id="787" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln879/9 "/>
</bind>
</comp>

<comp id="789" class="1004" name="tmp_V_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="64" slack="0"/>
<pin id="791" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V/9 "/>
</bind>
</comp>

<comp id="793" class="1004" name="tmp_V_1_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="16" slack="0"/>
<pin id="795" dir="0" index="1" bw="64" slack="0"/>
<pin id="796" dir="0" index="2" bw="6" slack="0"/>
<pin id="797" dir="0" index="3" bw="6" slack="0"/>
<pin id="798" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_1/9 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_V_2_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="16" slack="0"/>
<pin id="805" dir="0" index="1" bw="64" slack="0"/>
<pin id="806" dir="0" index="2" bw="7" slack="0"/>
<pin id="807" dir="0" index="3" bw="7" slack="0"/>
<pin id="808" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_2/9 "/>
</bind>
</comp>

<comp id="813" class="1004" name="select_ln879_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="0"/>
<pin id="815" dir="0" index="1" bw="16" slack="0"/>
<pin id="816" dir="0" index="2" bw="16" slack="0"/>
<pin id="817" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln879/9 "/>
</bind>
</comp>

<comp id="821" class="1004" name="nc_V_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="4"/>
<pin id="823" dir="0" index="1" bw="16" slack="0"/>
<pin id="824" dir="0" index="2" bw="16" slack="0"/>
<pin id="825" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nc_V/9 "/>
</bind>
</comp>

<comp id="829" class="1004" name="select_ln700_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="5"/>
<pin id="831" dir="0" index="1" bw="16" slack="0"/>
<pin id="832" dir="0" index="2" bw="16" slack="0"/>
<pin id="833" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln700/10 "/>
</bind>
</comp>

<comp id="836" class="1004" name="add_ln700_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="4"/>
<pin id="838" dir="0" index="1" bw="16" slack="4"/>
<pin id="839" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/11 "/>
</bind>
</comp>

<comp id="840" class="1004" name="add_ln700_6_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="16" slack="6"/>
<pin id="842" dir="0" index="1" bw="16" slack="0"/>
<pin id="843" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_6/12 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_3_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="12" slack="0"/>
<pin id="847" dir="0" index="1" bw="1" slack="6"/>
<pin id="848" dir="0" index="2" bw="1" slack="0"/>
<pin id="849" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/12 "/>
</bind>
</comp>

<comp id="852" class="1004" name="zext_ln180_3_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="12" slack="0"/>
<pin id="854" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_3/12 "/>
</bind>
</comp>

<comp id="857" class="1004" name="store_ln737_store_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="16" slack="0"/>
<pin id="859" dir="0" index="1" bw="16" slack="0"/>
<pin id="860" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln737/12 "/>
</bind>
</comp>

<comp id="863" class="1004" name="store_ln736_store_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="16" slack="0"/>
<pin id="865" dir="0" index="1" bw="16" slack="0"/>
<pin id="866" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln736/12 "/>
</bind>
</comp>

<comp id="869" class="1005" name="norm_mode_V_read_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="2" slack="4"/>
<pin id="871" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="norm_mode_V_read "/>
</bind>
</comp>

<comp id="874" class="1005" name="width_mode_V_read_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="2" slack="4"/>
<pin id="876" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="width_mode_V_read "/>
</bind>
</comp>

<comp id="879" class="1005" name="dmem_mode_V_read_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="2"/>
<pin id="881" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="dmem_mode_V_read "/>
</bind>
</comp>

<comp id="889" class="1005" name="n_outputs_V_read_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="16" slack="3"/>
<pin id="891" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="n_outputs_V_read "/>
</bind>
</comp>

<comp id="897" class="1005" name="dmem_o_V_addr_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="7" slack="7"/>
<pin id="899" dir="1" index="1" bw="7" slack="7"/>
</pin_list>
<bind>
<opset="dmem_o_V_addr "/>
</bind>
</comp>

<comp id="902" class="1005" name="layer_type_V_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="2" slack="3"/>
<pin id="904" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="layer_type_V "/>
</bind>
</comp>

<comp id="907" class="1005" name="trunc_ln792_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="4"/>
<pin id="909" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln792 "/>
</bind>
</comp>

<comp id="912" class="1005" name="trunc_ln780_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="4"/>
<pin id="914" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln780 "/>
</bind>
</comp>

<comp id="917" class="1005" name="t_V_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="3"/>
<pin id="919" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="t_V "/>
</bind>
</comp>

<comp id="924" class="1005" name="zext_ln735_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="16" slack="4"/>
<pin id="926" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln735 "/>
</bind>
</comp>

<comp id="930" class="1005" name="t_V_1_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="16" slack="3"/>
<pin id="932" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="t_V_1 "/>
</bind>
</comp>

<comp id="938" class="1005" name="r_V_2_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="3"/>
<pin id="940" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

<comp id="946" class="1005" name="zext_ln746_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="16" slack="1"/>
<pin id="948" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln746 "/>
</bind>
</comp>

<comp id="951" class="1005" name="icmp_ln879_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="1"/>
<pin id="953" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="955" class="1005" name="zext_ln879_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="10" slack="2"/>
<pin id="957" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln879 "/>
</bind>
</comp>

<comp id="960" class="1005" name="icmp_ln879_1_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="1"/>
<pin id="962" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879_1 "/>
</bind>
</comp>

<comp id="964" class="1005" name="ret_V_4_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="1"/>
<pin id="966" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_4 "/>
</bind>
</comp>

<comp id="969" class="1005" name="ret_V_2_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="6" slack="1"/>
<pin id="971" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_2 "/>
</bind>
</comp>

<comp id="977" class="1005" name="i_V_2_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="7" slack="0"/>
<pin id="979" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_V_2 "/>
</bind>
</comp>

<comp id="982" class="1005" name="ret_V_6_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="6" slack="1"/>
<pin id="984" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_6 "/>
</bind>
</comp>

<comp id="987" class="1005" name="dmem_i_V_addr_2_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="11" slack="1"/>
<pin id="989" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dmem_i_V_addr_2 "/>
</bind>
</comp>

<comp id="992" class="1005" name="dmem_i_V_addr_1_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="11" slack="1"/>
<pin id="994" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dmem_i_V_addr_1 "/>
</bind>
</comp>

<comp id="997" class="1005" name="trunc_ln887_3_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="14" slack="1"/>
<pin id="999" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln887_3 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="dmem_i_V_addr_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="11" slack="1"/>
<pin id="1004" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dmem_i_V_addr "/>
</bind>
</comp>

<comp id="1007" class="1005" name="select_ln760_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="16" slack="1"/>
<pin id="1009" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln760 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="select_ln760_1_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="10" slack="1"/>
<pin id="1014" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln760_1 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="i_V_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="13" slack="0"/>
<pin id="1022" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1025" class="1005" name="add_ln180_1_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="13" slack="1"/>
<pin id="1027" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180_1 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="wt_i_V_addr_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="13" slack="1"/>
<pin id="1032" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="wt_i_V_addr "/>
</bind>
</comp>

<comp id="1038" class="1005" name="i_V_1_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="7" slack="0"/>
<pin id="1040" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_V_1 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="zext_ln544_4_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="64" slack="1"/>
<pin id="1045" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln544_4 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="kh_i_V_addr_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="6" slack="1"/>
<pin id="1050" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="kh_i_V_addr "/>
</bind>
</comp>

<comp id="1053" class="1005" name="nc_V_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="16" slack="1"/>
<pin id="1055" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="nc_V "/>
</bind>
</comp>

<comp id="1058" class="1005" name="select_ln700_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="16" slack="1"/>
<pin id="1060" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln700 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="add_ln700_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="16" slack="2"/>
<pin id="1065" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="dmem_V_addr_3_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="12" slack="1"/>
<pin id="1070" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="dmem_V_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="158"><net_src comp="38" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="38" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="40" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="42" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="16" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="44" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="6" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="46" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="46" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="46" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="192" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="4" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="46" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="205" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="218"><net_src comp="4" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="46" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="213" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="226"><net_src comp="28" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="46" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="199" pin="3"/><net_sink comp="228" pin=1"/></net>

<net id="234"><net_src comp="221" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="240"><net_src comp="28" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="46" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="235" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="248"><net_src comp="28" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="46" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="243" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="256"><net_src comp="0" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="46" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="251" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="30" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="46" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="258" pin="3"/><net_sink comp="271" pin=1"/></net>

<net id="277"><net_src comp="264" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="283"><net_src comp="2" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="46" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="290"><net_src comp="278" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="296"><net_src comp="128" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="302"><net_src comp="32" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="46" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="285" pin="3"/><net_sink comp="291" pin=1"/></net>

<net id="305"><net_src comp="297" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="311"><net_src comp="28" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="46" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="306" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="319"><net_src comp="228" pin="3"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="60" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="320" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="324" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="335"><net_src comp="72" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="332" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="336" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="347"><net_src comp="74" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="354"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="110" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="355" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="369"><net_src comp="74" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="366" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="391"><net_src comp="108" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="400"><net_src comp="388" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="413"><net_src comp="144" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="414"><net_src comp="30" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="415"><net_src comp="28" pin="0"/><net_sink comp="401" pin=3"/></net>

<net id="416"><net_src comp="34" pin="0"/><net_sink comp="401" pin=9"/></net>

<net id="428"><net_src comp="130" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="429"><net_src comp="30" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="430"><net_src comp="32" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="431"><net_src comp="28" pin="0"/><net_sink comp="417" pin=3"/></net>

<net id="442"><net_src comp="126" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="443"><net_src comp="30" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="444"><net_src comp="32" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="445"><net_src comp="28" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="452"><net_src comp="52" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="172" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="454"><net_src comp="54" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="455"><net_src comp="56" pin="0"/><net_sink comp="446" pin=3"/></net>

<net id="459"><net_src comp="172" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="456" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="58" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="469"><net_src comp="24" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="466" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="26" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="470" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="460" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="456" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="60" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="474" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="500"><net_src comp="166" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="58" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="507"><net_src comp="62" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="160" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="64" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="513"><net_src comp="502" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="502" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="66" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="514" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="446" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="68" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="533"><net_src comp="518" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="446" pin="4"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="70" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="543"><net_src comp="348" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="348" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="552"><net_src comp="348" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="76" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="82" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="348" pin="4"/><net_sink comp="554" pin=1"/></net>

<net id="566"><net_src comp="88" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="348" pin="4"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="54" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="569"><net_src comp="90" pin="0"/><net_sink comp="560" pin=3"/></net>

<net id="573"><net_src comp="348" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="578"><net_src comp="348" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="586"><net_src comp="92" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="324" pin="4"/><net_sink comp="580" pin=1"/></net>

<net id="588"><net_src comp="54" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="589"><net_src comp="94" pin="0"/><net_sink comp="580" pin=3"/></net>

<net id="593"><net_src comp="580" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="590" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="602"><net_src comp="594" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="606"><net_src comp="348" pin="4"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="618"><net_src comp="96" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="619"><net_src comp="98" pin="0"/><net_sink comp="611" pin=3"/></net>

<net id="620"><net_src comp="608" pin="1"/><net_sink comp="611" pin=4"/></net>

<net id="624"><net_src comp="611" pin="5"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="632"><net_src comp="100" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="102" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="637"><net_src comp="626" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="642"><net_src comp="332" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="647"><net_src comp="639" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="651"><net_src comp="320" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="658"><net_src comp="104" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="659"><net_src comp="648" pin="1"/><net_sink comp="652" pin=2"/></net>

<net id="660"><net_src comp="72" pin="0"/><net_sink comp="652" pin=3"/></net>

<net id="664"><net_src comp="652" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="669"><net_src comp="643" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="661" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="674"><net_src comp="665" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="680"><net_src comp="332" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="106" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="676" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="691"><net_src comp="320" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="108" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="698"><net_src comp="682" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="699"><net_src comp="687" pin="2"/><net_sink comp="693" pin=1"/></net>

<net id="700"><net_src comp="320" pin="1"/><net_sink comp="693" pin=2"/></net>

<net id="706"><net_src comp="682" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="72" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="708"><net_src comp="676" pin="2"/><net_sink comp="701" pin=2"/></net>

<net id="712"><net_src comp="359" pin="4"/><net_sink comp="709" pin=0"/></net>

<net id="717"><net_src comp="359" pin="4"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="112" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="116" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="359" pin="4"/><net_sink comp="719" pin=1"/></net>

<net id="731"><net_src comp="118" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="732"><net_src comp="359" pin="4"/><net_sink comp="725" pin=1"/></net>

<net id="733"><net_src comp="54" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="734"><net_src comp="120" pin="0"/><net_sink comp="725" pin=3"/></net>

<net id="738"><net_src comp="725" pin="4"/><net_sink comp="735" pin=0"/></net>

<net id="744"><net_src comp="709" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="745"><net_src comp="122" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="746"><net_src comp="110" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="751"><net_src comp="735" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="739" pin="3"/><net_sink comp="747" pin=1"/></net>

<net id="756"><net_src comp="359" pin="4"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="761"><net_src comp="758" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="766"><net_src comp="370" pin="4"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="76" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="772"><net_src comp="370" pin="4"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="82" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="777"><net_src comp="370" pin="4"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="783"><net_src comp="58" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="788"><net_src comp="779" pin="2"/><net_sink comp="784" pin=1"/></net>

<net id="792"><net_src comp="291" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="799"><net_src comp="134" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="800"><net_src comp="291" pin="3"/><net_sink comp="793" pin=1"/></net>

<net id="801"><net_src comp="136" pin="0"/><net_sink comp="793" pin=2"/></net>

<net id="802"><net_src comp="138" pin="0"/><net_sink comp="793" pin=3"/></net>

<net id="809"><net_src comp="134" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="810"><net_src comp="291" pin="3"/><net_sink comp="803" pin=1"/></net>

<net id="811"><net_src comp="140" pin="0"/><net_sink comp="803" pin=2"/></net>

<net id="812"><net_src comp="142" pin="0"/><net_sink comp="803" pin=3"/></net>

<net id="818"><net_src comp="784" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="819"><net_src comp="789" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="820"><net_src comp="803" pin="4"/><net_sink comp="813" pin=2"/></net>

<net id="826"><net_src comp="793" pin="4"/><net_sink comp="821" pin=1"/></net>

<net id="827"><net_src comp="813" pin="3"/><net_sink comp="821" pin=2"/></net>

<net id="828"><net_src comp="821" pin="3"/><net_sink comp="401" pin=2"/></net>

<net id="834"><net_src comp="148" pin="0"/><net_sink comp="829" pin=1"/></net>

<net id="835"><net_src comp="108" pin="0"/><net_sink comp="829" pin=2"/></net>

<net id="844"><net_src comp="392" pin="6"/><net_sink comp="840" pin=1"/></net>

<net id="850"><net_src comp="150" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="851"><net_src comp="152" pin="0"/><net_sink comp="845" pin=2"/></net>

<net id="855"><net_src comp="845" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="861"><net_src comp="840" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="26" pin="0"/><net_sink comp="857" pin=1"/></net>

<net id="867"><net_src comp="380" pin="6"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="24" pin="0"/><net_sink comp="863" pin=1"/></net>

<net id="872"><net_src comp="154" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="401" pin=8"/></net>

<net id="877"><net_src comp="160" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="401" pin=7"/></net>

<net id="882"><net_src comp="166" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="884"><net_src comp="879" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="885"><net_src comp="879" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="886"><net_src comp="879" pin="1"/><net_sink comp="432" pin=5"/></net>

<net id="887"><net_src comp="879" pin="1"/><net_sink comp="417" pin=4"/></net>

<net id="888"><net_src comp="879" pin="1"/><net_sink comp="401" pin=4"/></net>

<net id="892"><net_src comp="178" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="417" pin=8"/></net>

<net id="894"><net_src comp="889" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="895"><net_src comp="889" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="896"><net_src comp="889" pin="1"/><net_sink comp="392" pin=4"/></net>

<net id="900"><net_src comp="184" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="905"><net_src comp="446" pin="4"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="432" pin=4"/></net>

<net id="910"><net_src comp="456" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="915"><net_src comp="470" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="920"><net_src comp="478" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="417" pin=6"/></net>

<net id="922"><net_src comp="917" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="923"><net_src comp="917" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="927"><net_src comp="484" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="929"><net_src comp="924" pin="1"/><net_sink comp="380" pin=4"/></net>

<net id="933"><net_src comp="488" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="432" pin=7"/></net>

<net id="935"><net_src comp="930" pin="1"/><net_sink comp="417" pin=7"/></net>

<net id="936"><net_src comp="930" pin="1"/><net_sink comp="401" pin=6"/></net>

<net id="937"><net_src comp="930" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="941"><net_src comp="496" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="432" pin=6"/></net>

<net id="943"><net_src comp="938" pin="1"/><net_sink comp="417" pin=5"/></net>

<net id="944"><net_src comp="938" pin="1"/><net_sink comp="401" pin=5"/></net>

<net id="945"><net_src comp="938" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="949"><net_src comp="510" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="954"><net_src comp="524" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="958"><net_src comp="530" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="963"><net_src comp="534" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="967"><net_src comp="540" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="611" pin=2"/></net>

<net id="972"><net_src comp="544" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="626" pin=3"/></net>

<net id="980"><net_src comp="554" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="985"><net_src comp="560" pin="4"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="990"><net_src comp="192" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="995"><net_src comp="205" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="1000"><net_src comp="599" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="1005"><net_src comp="213" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="1010"><net_src comp="693" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="1015"><net_src comp="701" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="1023"><net_src comp="719" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="1028"><net_src comp="747" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1033"><net_src comp="251" pin="3"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="1041"><net_src comp="768" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="1046"><net_src comp="774" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="1051"><net_src comp="278" pin="3"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="1056"><net_src comp="821" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="1061"><net_src comp="829" pin="3"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="1066"><net_src comp="836" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="1071"><net_src comp="306" pin="3"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="228" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dmem_o_V | {13 }
	Port: kh_index_V | {12 }
	Port: o_index_V | {12 }
	Port: dmem_V | {3 6 8 9 10 11 }
	Port: wt_mem_V | {5 }
	Port: kh_mem_V | {7 }
	Port: outword_V | {9 10 }
 - Input state : 
	Port: top : wt_i_V | {4 5 }
	Port: top : kh_i_V | {6 7 }
	Port: top : dmem_i_V | {2 3 }
	Port: top : n_outputs_V | {1 }
	Port: top : layer_mode_V | {1 }
	Port: top : dmem_mode_V | {1 }
	Port: top : width_mode_V | {1 }
	Port: top : norm_mode_V | {1 }
	Port: top : kh_index_V | {1 }
	Port: top : o_index_V | {1 }
	Port: top : dmem_V | {6 8 9 10 11 12 13 }
	Port: top : wt_mem_V | {6 8 9 10 11 }
	Port: top : kh_mem_V | {6 8 9 11 }
	Port: top : outword_V | {9 10 }
  - Chain level:
	State 1
		p_Result_s : 1
		trunc_ln780 : 1
		t_V : 1
		zext_ln735 : 1
		t_V_1 : 1
		zext_ln746 : 1
		zext_ln746_1 : 1
		words_per_image_V : 2
		icmp_ln879 : 1
		zext_ln879 : 3
		icmp_ln879_1 : 1
	State 2
		ret_V_4 : 1
		ret_V_2 : 1
		icmp_ln887 : 1
		i_V_2 : 1
		br_ln749 : 2
		ret_V_6 : 1
		zext_ln544_3 : 1
		dmem_i_V_addr_2 : 2
		dmem_i_V_load_2 : 3
		zext_ln544_2 : 1
		dmem_i_V_addr_1 : 2
		dmem_i_V_load_1 : 3
		ret_V_9 : 1
		ret_V_5 : 2
		r_V : 3
		trunc_ln887_3 : 4
		zext_ln544 : 1
		dmem_i_V_addr : 2
		dmem_i_V_load : 3
	State 3
		tmp_2 : 1
		zext_ln180_2 : 2
		dmem_V_addr_2 : 3
		store_ln758 : 4
		zext_ln180_1 : 1
		dmem_V_addr_1 : 2
		store_ln756 : 3
		add_ln887 : 1
		tmp : 1
		zext_ln180 : 2
		add_ln180 : 3
		zext_ln180_4 : 4
		dmem_V_addr : 5
		store_ln753 : 6
		icmp_ln879_2 : 1
		select_ln760 : 2
		select_ln760_1 : 2
	State 4
		ret_V : 1
		icmp_ln887_1 : 1
		i_V : 1
		br_ln768 : 2
		tmp_4 : 1
		zext_ln1372 : 2
		select_ln180 : 2
		add_ln180_1 : 3
		zext_ln544_1 : 1
		wt_i_V_addr : 2
		wt_i_V_load : 3
	State 5
		wt_mem_V_addr : 1
		store_ln769 : 2
	State 6
		icmp_ln887_2 : 1
		i_V_1 : 1
		br_ln774 : 2
		zext_ln544_4 : 1
		kh_i_V_addr : 2
		kh_i_V_load : 3
	State 7
		store_ln775 : 1
	State 8
	State 9
		tmp_V : 1
		tmp_V_1 : 1
		tmp_V_2 : 1
		nc_V : 1
		call_ln811 : 2
	State 10
	State 11
	State 12
		add_ln700_6 : 1
		zext_ln180_3 : 1
		dmem_V_addr_3 : 2
		store_ln737 : 2
		store_ln736 : 1
		dmem_V_load : 3
	State 13
		store_ln844 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |      grp_bin_conv_fu_401      |    7    |    1    | 63.7274 |   3142  |   5175  |    0    |
|   call   |       grp_fp_conv_fu_417      |    4    |    0    | 17.7555 |   732   |   2300  |    0    |
|          |      grp_bin_dense_fu_432     |    0    |    0    |  6.5715 |   300   |   891   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |          i_V_2_fu_554         |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        add_ln887_fu_643       |    0    |    0    |    0    |    0    |    14   |    0    |
|          |        add_ln180_fu_665       |    0    |    0    |    0    |    0    |    14   |    0    |
|          |        img_off_V_fu_676       |    0    |    0    |    0    |    0    |    17   |    0    |
|    add   |        img_idx_V_fu_687       |    0    |    0    |    0    |    0    |    23   |    0    |
|          |           i_V_fu_719          |    0    |    0    |    0    |    0    |    20   |    0    |
|          |       add_ln180_1_fu_747      |    0    |    0    |    0    |    0    |    20   |    0    |
|          |          i_V_1_fu_768         |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        add_ln700_fu_836       |    0    |    0    |    0    |    0    |    23   |    0    |
|          |       add_ln700_6_fu_840      |    0    |    0    |    0    |    0    |    23   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |          t_V_1_fu_488         |    0    |    0    |    0    |    0    |    16   |    0    |
|          |      select_ln760_fu_693      |    0    |    0    |    0    |    0    |    16   |    0    |
|          |     select_ln760_1_fu_701     |    0    |    0    |    0    |    0    |    10   |    0    |
|  select  |      select_ln180_fu_739      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |      select_ln879_fu_813      |    0    |    0    |    0    |    0    |    16   |    0    |
|          |          nc_V_fu_821          |    0    |    0    |    0    |    0    |    16   |    0    |
|          |      select_ln700_fu_829      |    0    |    0    |    0    |    0    |    16   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |       icmp_ln879_fu_524       |    0    |    0    |    0    |    0    |    8    |    0    |
|          |      icmp_ln879_1_fu_534      |    0    |    0    |    0    |    0    |    8    |    0    |
|   icmp   |       icmp_ln887_fu_548       |    0    |    0    |    0    |    0    |    11   |    0    |
|          |      icmp_ln879_2_fu_682      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |      icmp_ln887_1_fu_713      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |      icmp_ln887_2_fu_762      |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|    shl   |    words_per_image_V_fu_518   |    0    |    0    |    0    |    0    |    10   |    0    |
|          |           r_V_fu_594          |    0    |    0    |    0    |    0    |    33   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |       p_Result_s_fu_460       |    0    |    0    |    0    |    0    |    6    |    0    |
|    xor   |          r_V_2_fu_496         |    0    |    0    |    0    |    0    |    6    |    0    |
|          |        xor_ln879_fu_779       |    0    |    0    |    0    |    0    |    6    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|    and   |           t_V_fu_478          |    0    |    0    |    0    |    0    |    6    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|    or    |        or_ln879_fu_784        |    0    |    0    |    0    |    0    |    6    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |  norm_mode_V_read_read_fu_154 |    0    |    0    |    0    |    0    |    0    |    0    |
|          | width_mode_V_read_read_fu_160 |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |  dmem_mode_V_read_read_fu_166 |    0    |    0    |    0    |    0    |    0    |    0    |
|          | layer_mode_V_read_read_fu_172 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  n_outputs_V_read_read_fu_178 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |      layer_type_V_fu_446      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         ret_V_6_fu_560        |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|         ret_V_9_fu_580        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_4_fu_725         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_V_1_fu_793        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_V_2_fu_803        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |       trunc_ln792_fu_456      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln780_fu_470      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         ret_V_4_fu_540        |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |         ret_V_2_fu_544        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln887_3_fu_599     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln887_4_fu_648     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          ret_V_fu_709         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_V_fu_789         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |       zext_ln735_fu_484       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln746_fu_510       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln746_1_fu_514      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln879_fu_530       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln544_3_fu_570      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln544_2_fu_575      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         ret_V_5_fu_590        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln544_fu_603       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         ret_V_3_fu_608        |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |      zext_ln180_2_fu_621      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln180_1_fu_634      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln887_fu_639       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln180_fu_661       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln180_4_fu_671      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln1372_fu_735      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln544_1_fu_753      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln180_5_fu_758      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln544_4_fu_774      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln180_3_fu_852      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |         shl_ln_fu_502         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_2_fu_611         |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|          tmp_1_fu_626         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_fu_652          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_3_fu_845         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                               |    11   |    1    | 88.0544 |   4174  |   8790  |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
| dmem_V |   16   |    0   |    0   |    0   |
|kh_mem_V|    2   |    0   |    0   |    0   |
|wt_mem_V|   32   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+
|  Total |   50   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   add_ln180_1_reg_1025  |   13   |
|    add_ln700_reg_1063   |   16   |
|  dmem_V_addr_3_reg_1068 |   12   |
| dmem_i_V_addr_1_reg_992 |   11   |
| dmem_i_V_addr_2_reg_987 |   11   |
|  dmem_i_V_addr_reg_1002 |   11   |
| dmem_mode_V_read_reg_879|    1   |
|  dmem_o_V_addr_reg_897  |    7   |
|      i_V_1_reg_1038     |    7   |
|      i_V_2_reg_977      |    7   |
|       i_V_reg_1020      |   13   |
|   icmp_ln879_1_reg_960  |    1   |
|    icmp_ln879_reg_951   |    1   |
|   kh_i_V_addr_reg_1048  |    6   |
| kh_index_V_new_1_reg_377|   16   |
|   layer_type_V_reg_902  |    2   |
|  n_outputs_V_pn_reg_388 |   16   |
| n_outputs_V_read_reg_889|   16   |
|      nc_V_reg_1053      |   16   |
| norm_mode_V_read_reg_869|    2   |
|     p_0229_0_reg_344    |    7   |
|     p_0492_0_reg_355    |   13   |
|     p_0595_0_reg_366    |    7   |
|     p_0701_0_reg_320    |   16   |
|     p_0869_0_reg_332    |   10   |
|      r_V_2_reg_938      |    1   |
|     ret_V_2_reg_969     |    6   |
|     ret_V_4_reg_964     |    1   |
|     ret_V_6_reg_982     |    6   |
|  select_ln700_reg_1058  |   16   |
| select_ln760_1_reg_1012 |   10   |
|  select_ln760_reg_1007  |   16   |
|      t_V_1_reg_930      |   16   |
|       t_V_reg_917       |    1   |
|   trunc_ln780_reg_912   |    1   |
|   trunc_ln792_reg_907   |    1   |
|  trunc_ln887_3_reg_997  |   14   |
|width_mode_V_read_reg_874|    2   |
|   wt_i_V_addr_reg_1030  |   13   |
|  zext_ln544_4_reg_1043  |   64   |
|    zext_ln735_reg_924   |   16   |
|    zext_ln746_reg_946   |   16   |
|    zext_ln879_reg_955   |   10   |
+-------------------------+--------+
|          Total          |   448  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_199  |  p0  |   6  |  11  |   66   ||    33   |
|  grp_access_fu_228  |  p0  |   5  |  12  |   60   ||    27   |
|  grp_access_fu_258  |  p0  |   2  |  13  |   26   ||    9    |
|  grp_access_fu_285  |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_291  |  p0  |   2  |  64  |   128  ||    9    |
|   p_0701_0_reg_320  |  p0  |   2  |  16  |   32   ||    9    |
|   p_0869_0_reg_332  |  p0  |   2  |  10  |   20   ||    9    |
| grp_bin_conv_fu_401 |  p2  |   2  |  16  |   32   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   376  ||  8.9675 ||   114   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   11   |    1   |   88   |  4174  |  8790  |    0   |
|   Memory  |   50   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    8   |    -   |   114  |    -   |
|  Register |    -   |    -   |    -   |   448  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   61   |    1   |   97   |  4622  |  8904  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
