[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.annotations.MemoryFileInlineAnnotation",
    "target":"~Memory|Memory>mem",
    "filename":"memoryFile.hex",
    "hexOrBinary":"h"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Memory|Memory>io_inst_o",
    "sources":[
      "~Memory|Memory>io_ce",
      "~Memory|Memory>reset",
      "~Memory|Memory>io_inst_addr"
    ]
  }
]