<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p79" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_79{left:110px;bottom:1129px;letter-spacing:-0.21px;word-spacing:1.47px;}
#t2_79{left:808px;bottom:1129px;letter-spacing:-0.17px;}
#t3_79{left:110px;bottom:1082px;letter-spacing:-0.2px;word-spacing:3.22px;}
#t4_79{left:693px;bottom:1082px;letter-spacing:-0.18px;}
#t5_79{left:711px;bottom:1082px;}
#t6_79{left:715px;bottom:1082px;letter-spacing:-0.18px;}
#t7_79{left:733px;bottom:1082px;letter-spacing:-0.22px;word-spacing:3.4px;}
#t8_79{left:110px;bottom:1062px;letter-spacing:-0.23px;word-spacing:1.55px;}
#t9_79{left:145px;bottom:1030px;letter-spacing:-0.17px;}
#ta_79{left:180px;bottom:1009px;letter-spacing:-0.17px;}
#tb_79{left:294px;bottom:1009px;letter-spacing:-0.17px;}
#tc_79{left:180px;bottom:988px;letter-spacing:-0.17px;}
#td_79{left:294px;bottom:988px;letter-spacing:-0.17px;}
#te_79{left:180px;bottom:968px;letter-spacing:-0.17px;}
#tf_79{left:294px;bottom:968px;letter-spacing:-0.17px;}
#tg_79{left:180px;bottom:947px;letter-spacing:-0.17px;}
#th_79{left:294px;bottom:947px;letter-spacing:-0.17px;word-spacing:4.58px;}
#ti_79{left:209px;bottom:893px;letter-spacing:-0.19px;word-spacing:1.63px;}
#tj_79{left:152px;bottom:845px;letter-spacing:0.02px;word-spacing:2.78px;}
#tk_79{left:152px;bottom:827px;letter-spacing:0.06px;word-spacing:1.87px;}
#tl_79{left:152px;bottom:809px;letter-spacing:-0.02px;word-spacing:0.56px;}
#tm_79{left:152px;bottom:790px;letter-spacing:-0.01px;word-spacing:1.03px;}
#tn_79{left:177px;bottom:772px;letter-spacing:-0.01px;word-spacing:1.81px;}
#to_79{left:152px;bottom:754px;letter-spacing:0.05px;word-spacing:2.88px;}
#tp_79{left:152px;bottom:736px;letter-spacing:-0.01px;word-spacing:1.91px;}
#tq_79{left:152px;bottom:717px;letter-spacing:0.02px;word-spacing:2.34px;}
#tr_79{left:152px;bottom:699px;letter-spacing:0.04px;word-spacing:1.75px;}
#ts_79{left:177px;bottom:681px;letter-spacing:0.02px;word-spacing:1.24px;}
#tt_79{left:152px;bottom:663px;letter-spacing:0.04px;word-spacing:1.58px;}
#tu_79{left:152px;bottom:644px;letter-spacing:-0.02px;word-spacing:2.19px;}
#tv_79{left:152px;bottom:626px;letter-spacing:-0.04px;word-spacing:1.86px;}
#tw_79{left:152px;bottom:608px;letter-spacing:-0.04px;word-spacing:1.72px;}
#tx_79{left:152px;bottom:590px;letter-spacing:0.05px;word-spacing:1.47px;}
#ty_79{left:152px;bottom:571px;letter-spacing:0.06px;word-spacing:1.71px;}
#tz_79{left:110px;bottom:500px;letter-spacing:-0.04px;}
#t10_79{left:178px;bottom:500px;letter-spacing:-0.13px;word-spacing:2.91px;}
#t11_79{left:110px;bottom:450px;letter-spacing:-0.15px;word-spacing:2.87px;}
#t12_79{left:110px;bottom:430px;letter-spacing:-0.13px;}
#t13_79{left:150px;bottom:430px;letter-spacing:-0.17px;}
#t14_79{left:246px;bottom:430px;}
#t15_79{left:254px;bottom:430px;letter-spacing:-0.17px;}
#t16_79{left:359px;bottom:430px;}
#t17_79{left:377px;bottom:430px;letter-spacing:-0.23px;word-spacing:3.63px;}
#t18_79{left:110px;bottom:409px;letter-spacing:-0.15px;word-spacing:1.73px;}
#t19_79{left:355px;bottom:409px;letter-spacing:-0.18px;}
#t1a_79{left:460px;bottom:409px;}
#t1b_79{left:469px;bottom:409px;letter-spacing:-0.18px;}
#t1c_79{left:582px;bottom:409px;letter-spacing:-0.19px;word-spacing:2.44px;}
#t1d_79{left:110px;bottom:388px;letter-spacing:-0.16px;word-spacing:2.93px;}
#t1e_79{left:631px;bottom:388px;letter-spacing:-0.2px;word-spacing:2.97px;}
#t1f_79{left:110px;bottom:368px;letter-spacing:-0.17px;word-spacing:1.43px;}
#t1g_79{left:152px;bottom:323px;letter-spacing:-0.03px;word-spacing:0.65px;}
#t1h_79{left:152px;bottom:305px;word-spacing:1.84px;}
#t1i_79{left:177px;bottom:287px;letter-spacing:0.07px;word-spacing:2.18px;}
#t1j_79{left:152px;bottom:268px;letter-spacing:0.02px;word-spacing:2.56px;}
#t1k_79{left:152px;bottom:250px;letter-spacing:0.01px;word-spacing:1.82px;}

.s1_79{font-size:17px;font-family:CMSL10_27d;color:#000;}
.s2_79{font-size:17px;font-family:CMR10_270;color:#000;}
.s3_79{font-size:17px;font-family:CMTT10_27z;color:#000;}
.s4_79{font-size:15px;font-family:CMTI10_27t;color:#000;}
.s5_79{font-size:22px;font-family:CMBX12_26j;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts79" type="text/css" >

@font-face {
	font-family: CMBX12_26j;
	src: url("fonts/CMBX12_26j.woff") format("woff");
}

@font-face {
	font-family: CMR10_270;
	src: url("fonts/CMR10_270.woff") format("woff");
}

@font-face {
	font-family: CMSL10_27d;
	src: url("fonts/CMSL10_27d.woff") format("woff");
}

@font-face {
	font-family: CMTI10_27t;
	src: url("fonts/CMTI10_27t.woff") format("woff");
}

@font-face {
	font-family: CMTT10_27z;
	src: url("fonts/CMTT10_27z.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg79Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg79" style="-webkit-user-select: none;"><object width="935" height="1210" data="79/79.svg" type="image/svg+xml" id="pdf79" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_79" class="t s1_79">Volume I: RISC-V Unprivileged ISA V20191213 </span><span id="t2_79" class="t s2_79">61 </span>
<span id="t3_79" class="t s2_79">The following code sequence will read a valid 64-bit cycle counter value into </span><span id="t4_79" class="t s3_79">x3</span><span id="t5_79" class="t s2_79">:</span><span id="t6_79" class="t s3_79">x2</span><span id="t7_79" class="t s2_79">, even if the </span>
<span id="t8_79" class="t s2_79" data-mappings='[[12,"fl"]]'>counter overﬂows its lower half between reading its upper and lower halves. </span>
<span id="t9_79" class="t s3_79">again: </span>
<span id="ta_79" class="t s3_79">rdcycleh </span><span id="tb_79" class="t s3_79">x3 </span>
<span id="tc_79" class="t s3_79">rdcycle </span><span id="td_79" class="t s3_79">x2 </span>
<span id="te_79" class="t s3_79">rdcycleh </span><span id="tf_79" class="t s3_79">x4 </span>
<span id="tg_79" class="t s3_79">bne </span><span id="th_79" class="t s3_79">x3, x4, again </span>
<span id="ti_79" class="t s2_79">Figure 10.1: Sample code for reading the 64-bit cycle counter in RV32. </span>
<span id="tj_79" class="t s4_79">We recommend provision of these basic counters in implementations as they are essential for </span>
<span id="tk_79" class="t s4_79">basic performance analysis, adaptive and dynamic optimization, and to allow an application to </span>
<span id="tl_79" class="t s4_79">work with real-time streams. Additional counters should be provided to help diagnose performance </span>
<span id="tm_79" class="t s4_79">problems and these should be made accessible from user-level application code with low overhead. </span>
<span id="tn_79" class="t s4_79" data-mappings='[[82,"ffi"]]'>We required the counters be 64 bits wide, even on RV32, as otherwise it is very diﬃcult for </span>
<span id="to_79" class="t s4_79" data-mappings='[[41,"fl"]]'>software to determine if values have overﬂowed. For a low-end implementation, the upper 32 </span>
<span id="tp_79" class="t s4_79">bits of each counter can be implemented using software counters incremented by a trap handler </span>
<span id="tq_79" class="t s4_79" data-mappings='[[17,"fl"]]'>triggered by overﬂow of the lower 32 bits. The sample code described above shows how the full </span>
<span id="tr_79" class="t s4_79">64-bit width value can be safely read using the individual 32-bit instructions. </span>
<span id="ts_79" class="t s4_79">In some applications, it is important to be able to read multiple counters at the same instant </span>
<span id="tt_79" class="t s4_79" data-mappings='[[72,"ff"]]'>in time. When run under a multitasking environment, a user thread can suﬀer a context switch </span>
<span id="tu_79" class="t s4_79">while attempting to read the counters. One solution is for the user thread to read the real-time </span>
<span id="tv_79" class="t s4_79">counter before and after reading the other counters to determine if a context switch occurred in </span>
<span id="tw_79" class="t s4_79">the middle of the sequence, in which case the reads can be retried. We considered adding output </span>
<span id="tx_79" class="t s4_79">latches to allow a user thread to snapshot the counter values atomically, but this would increase </span>
<span id="ty_79" class="t s4_79">the size of the user context, especially for implementations with a richer set of counters. </span>
<span id="tz_79" class="t s5_79">10.2 </span><span id="t10_79" class="t s5_79">Hardware Performance Counters </span>
<span id="t11_79" class="t s2_79">There is CSR space allocated for 29 additional unprivileged 64-bit hardware performance coun- </span>
<span id="t12_79" class="t s2_79">ters, </span><span id="t13_79" class="t s3_79">hpmcounter3</span><span id="t14_79" class="t s2_79">–</span><span id="t15_79" class="t s3_79">hpmcounter31</span><span id="t16_79" class="t s2_79">. </span><span id="t17_79" class="t s2_79">For RV32, the upper 32 bits of these performance counters </span>
<span id="t18_79" class="t s2_79">is accessible via additional CSRs </span><span id="t19_79" class="t s3_79">hpmcounter3h</span><span id="t1a_79" class="t s2_79">–</span><span id="t1b_79" class="t s3_79">hpmcounter31h</span><span id="t1c_79" class="t s2_79">. These counters count platform- </span>
<span id="t1d_79" class="t s2_79" data-mappings='[[5,"fi"],[26,"fi"]]'>speciﬁc events and are conﬁgured via additional privileged registers. </span><span id="t1e_79" class="t s2_79">The number and width of </span>
<span id="t1f_79" class="t s2_79" data-mappings='[[77,"fi"]]'>these additional counters, and the set of events they count is platform-speciﬁc. </span>
<span id="t1g_79" class="t s4_79">The privileged architecture manual describes the privileged CSRs controlling access to these coun- </span>
<span id="t1h_79" class="t s4_79">ters and to set the events to be counted. </span>
<span id="t1i_79" class="t s4_79">It would be useful to eventually standardize event settings to count ISA-level metrics, such </span>
<span id="t1j_79" class="t s4_79" data-mappings='[[17,"fl"]]'>as the number of ﬂoating-point instructions executed for example, and possibly a few common </span>
<span id="t1k_79" class="t s4_79">microarchitectural metrics, such as “L1 instruction cache misses”. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
