                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : FreeWare ANSI-C Compiler
                              3 ; Version 2.1.9Ga Sun Jan 16 17:31:29 2000
                              4 
                              5 ;--------------------------------------------------------
                              6 	.module _iscntrl
                              7 ;--------------------------------------------------------
                              8 ; publics variables in this module
                              9 ;--------------------------------------------------------
                             10 	.globl _iscntrl
                             11 ;--------------------------------------------------------
                             12 ; special function registers
                             13 ;--------------------------------------------------------
                             14 ;--------------------------------------------------------
                             15 ; special function bits 
                             16 ;--------------------------------------------------------
                             17 ;--------------------------------------------------------
                             18 ; internal ram data
                             19 ;--------------------------------------------------------
                             20 	.area	DSEG    (DATA)
                             21 ;--------------------------------------------------------
                             22 ; overlayable items in internal ram 
                             23 ;--------------------------------------------------------
                             24 	.area	OSEG	(OVR,DATA)
                             25 ;--------------------------------------------------------
                             26 ; indirectly addressable internal ram data
                             27 ;--------------------------------------------------------
                             28 	.area	ISEG    (DATA)
                             29 ;--------------------------------------------------------
                             30 ; bit data
                             31 ;--------------------------------------------------------
                             32 	.area	BSEG    (BIT)
                             33 ;--------------------------------------------------------
                             34 ; external ram data
                             35 ;--------------------------------------------------------
                             36 	.area	XSEG    (XDATA)
   0000                      37 _iscntrl_c_1_1:
   0000                      38 	.ds	0x0001
                             39 ;--------------------------------------------------------
                             40 ; global & static initialisations
                             41 ;--------------------------------------------------------
                             42 	.area GSINIT (CODE)
                             43 ;--------------------------------------------------------
                             44 ; code
                             45 ;--------------------------------------------------------
                             46 	.area CSEG (CODE)
                    0000     47 	G$iscntrl$0$0 ==.
                             48 ;	_iscntrl.c 27
                             49 ;	-----------------------------------------
                             50 ;	 function iscntrl
                             51 ;	-----------------------------------------
   0000                      52 _iscntrl:
                    0002     53 	ar2 = 0x02
                    0003     54 	ar3 = 0x03
                    0004     55 	ar4 = 0x04
                    0005     56 	ar5 = 0x05
                    0006     57 	ar6 = 0x06
                    0007     58 	ar7 = 0x07
                    0000     59 	ar0 = 0x00
                    0001     60 	ar1 = 0x01
                             61 ;	_iscntrl.c 32
   0000 C0 82                62 	push	dpl
   0002 90s00r00             63 	mov	dptr,#_iscntrl_c_1_1
   0005 D0 E0                64 	pop	acc
   0007 F0                   65 	movx	@dptr,a
                             66 ;	_iscntrl.c 30
   0008 90s00r00             67 	mov	dptr,#_iscntrl_c_1_1
   000B E0                   68 	movx	a,@dptr
   000C FA                   69 	mov	r2,a
   000D C3                   70 	clr	c
   000E 74 1F                71 	mov	a,#0x1f
   0010 9A                   72 	subb	a,r2
                             73 ; Peephole 108   removed ljmp by inverse jump logic
   0011 50 03                74 	jnc  00101$
   0013                      75 00107$:
                             76 ; Peephole 132   changed ljmp to sjmp
                             77 ; Peephole 199   optimized misc jump sequence
   0013 BA 7F 05             78 	cjne r2,#0x7f,00102$
                             79 ; Peephole 201   removed redundant sjmp
   0016                      80 00108$:
   0016                      81 00109$:
   0016                      82 00101$:
                             83 ;	_iscntrl.c 31
   0016 75 82 01             84 	mov	dpl,#0x01
                             85 ; Peephole 132   changed ljmp to sjmp
   0019 80 03                86 	sjmp 00104$
   001B                      87 00102$:
                             88 ;	_iscntrl.c 32
   001B 75 82 00             89 	mov	dpl,#0x00
   001E                      90 00104$:
                    001E     91 	C$_iscntrl.c$33$1$1 ==.
                    001E     92 	XG$iscntrl$0$0 ==.
   001E 22                   93 	ret
                             94 	.area	CSEG    (CODE)
