
                         Lattice Mapping Report File

Design:  lab1_mt
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.2.0.3.0
Mapped on: Sun Aug 31 13:45:14 2025

Design Information
------------------

Command line:   map -pdc C:/Users/mtatsumi/my_designs/lab1/test1.pdc -i
     lab1_impl_1_syn.udb -o lab1_impl_1_map.udb -mp lab1_impl_1.mrp -hierrpt
     -gui -msgset C:/Users/mtatsumi/my_designs/lab1/promote.xml

Design Summary
--------------

   Number of slice registers:   0 out of  5280 (0%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:            10 out of  5280 (<1%)
      Number of logic LUT4s:              10
      Number of ripple logic:              0 (0 LUT4s)
   Number of IO sites used:   14 out of 39 (36%)
      Number of IO sites used for general PIO: 14
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 14 out of 36 (39%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 14 out of 39 (36%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  0
   Number of Clock Enables:  0
   Number of LSRs:  0
   Top 10 highest fanout non-clock nets:
      Net s_c_0: 8 loads
      Net s_c_1: 8 loads
      Net s_c_2: 8 loads
      Net seg_c_0: 1 loads
      Net seg_c_1: 1 loads
      Net seg_c_2: 1 loads
      Net seg_c_3: 1 loads
      Net seg_c_4: 1 loads
      Net seg_c_5: 1 loads
      Net seg_c_6: 1 loads

                                    Page 1










   Number of warnings:  10
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

WARNING <1026001> - map: C:/Users/mtatsumi/my_designs/lab1/test1.pdc (4) : No
     port matched 'reset'.
WARNING <1026001> - map: C:/Users/mtatsumi/my_designs/lab1/test1.pdc (5) : No
     port matched 'reset'.
WARNING <1027013> - map: No port matched 'reset'.
WARNING <1026001> - map: C:/Users/mtatsumi/my_designs/lab1/test1.pdc (4) : Can't
     resolve object 'reset' in constraint 'ldc_set_location -site {34}
     [get_ports reset]'.
WARNING <1027013> - map: No port matched 'reset'.
WARNING <1026001> - map: C:/Users/mtatsumi/my_designs/lab1/test1.pdc (5) : Can't
     resolve object 'reset' in constraint 'ldc_set_port -iobuf {PULLMODE=100K}
     [get_ports reset]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {34}
     [get_ports reset]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_port -iobuf
     {PULLMODE=100K} [get_ports reset]'.
WARNING <71003020> - map: Top module port 'clk' does not connect to anything.
WARNING <71003020> - map: Top module port 'clk' does not connect to anything.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| led[2]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led[1]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led[0]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[6]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[5]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[4]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[3]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[2]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[1]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg[0]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| s[3]                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
| s[2]                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| s[1]                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| s[0]                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block led_pad[2].vhi_inst was optimized away.

Constraint Summary
------------------

   Total number of constraints: 9
   Total number of constraints dropped: 2
   Dropped constraints are:
     ldc_set_location -site {34} [get_ports reset]
     ldc_set_port -iobuf {PULLMODE=100K} [get_ports reset]

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 68 MB
Checksum -- map: 4cac2b1b5b708c07273faff8ea3e2f0cd84d9d5






























                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
