--------------------------------------------------------------------------------
Release 9.1.03i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

C:\Xilinx91i\bin\nt\trce.exe -ise
F:/PT8613/VHDL/PT8612 (zero_timing.1.5.1.6)/SDHD_module_v2.ise -intstyle ise -e
3 -s 6 -xml HD_Gen_Module HD_Gen_Module.ncd -o HD_Gen_Module.twr
HD_Gen_Module.pcf -ucf HD_Gen_Module.ucf

Design file:              hd_gen_module.ncd
Physical constraint file: hd_gen_module.pcf
Device,package,speed:     xc2vp20,ff896,-6 (PRODUCTION 1.93 2007-02-23)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_27_i = PERIOD TIMEGRP "clk_27_i" 27 MHz HIGH 50% 
INPUT_JITTER 1 ns;

 32754 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  10.010ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_brefclk_p_i = PERIOD TIMEGRP "brefclk_p_i" 150 MHz HIGH 
50% INPUT_JITTER 1         ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_brefclk_n_i = PERIOD TIMEGRP "brefclk_n_i" 150 MHz HIGH 
50% INPUT_JITTER 1         ns;

 663 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   6.415ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_brefclk2_p_i = PERIOD TIMEGRP "brefclk2_p_i" 150 MHz HIGH 
50% INPUT_JITTER         1 ns;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_brefclk2_n_i = PERIOD TIMEGRP "brefclk2_n_i" 150 MHz HIGH 
50% INPUT_JITTER         1 ns;

 41349 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   6.657ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_F2F = MAXDELAY FROM TIMEGRP "pll_ffs_on_27_mhz" TO 
TIMEGRP         "pll_ffs_on_148_mhz" 2 ns;

 2 items analyzed, 2 timing errors detected. (2 setup errors, 0 hold errors)
 Maximum delay is   3.031ns.
--------------------------------------------------------------------------------
Slack:                  -1.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_and_genlock_control/f4m_genlock/pll_ref_o (FF)
  Destination:          clock_and_genlock_control/digital_pll_f1484/phase_detector/ref_decimated (FF)
  Requirement:          2.000ns
  Data Path Delay:      2.324ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_27_pll rising
  Destination Clock:    clk1_pll rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.414ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: clock_and_genlock_control/f4m_genlock/pll_ref_o to clock_and_genlock_control/digital_pll_f1484/phase_detector/ref_decimated
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y22.YQ      Tcko                  0.374   clock_and_genlock_control/f4m_genlock/pll_ref_o
                                                       clock_and_genlock_control/f4m_genlock/pll_ref_o
    SLICE_X46Y88.BY      net (fanout=1)        1.748   clock_and_genlock_control/f4m_genlock/pll_ref_o
    SLICE_X46Y88.CLK     Tdick                 0.202   clock_and_genlock_control/digital_pll_f1484/phase_detector/ref_decimated
                                                       clock_and_genlock_control/digital_pll_f1484/phase_detector/ref_decimated
    -------------------------------------------------  ---------------------------
    Total                                      2.324ns (0.576ns logic, 1.748ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  -1.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_and_genlock_control/f8g_genlock/pll_ref_o (FF)
  Destination:          clock_and_genlock_control/digital_pll_f1485/phase_detector/ref_decimated (FF)
  Requirement:          2.000ns
  Data Path Delay:      2.156ns (Levels of Logic = 0)
  Clock Path Skew:      -0.162ns
  Source Clock:         clk_27_pll rising
  Destination Clock:    clk2_pll rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.414ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: clock_and_genlock_control/f8g_genlock/pll_ref_o to clock_and_genlock_control/digital_pll_f1485/phase_detector/ref_decimated
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y88.YQ      Tcko                  0.374   clock_and_genlock_control/f8g_genlock/pll_ref_o
                                                       clock_and_genlock_control/f8g_genlock/pll_ref_o
    SLICE_X46Y54.BY      net (fanout=1)        1.580   clock_and_genlock_control/f8g_genlock/pll_ref_o
    SLICE_X46Y54.CLK     Tdick                 0.202   clock_and_genlock_control/digital_pll_f1485/phase_detector/ref_decimated
                                                       clock_and_genlock_control/digital_pll_f1485/phase_detector/ref_decimated
    -------------------------------------------------  ---------------------------
    Total                                      2.156ns (0.576ns logic, 1.580ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_2cycle = MAXDELAY FROM TIMEGRP "double_cycle" TO TIMEGRP 
"double_cycle"         TS_brefclk_p_i / 2;

 214242 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  13.249ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_4cycle = MAXDELAY FROM TIMEGRP "quad_cycle" TO TIMEGRP 
"quad_cycle"         TS_brefclk_p_i / 4;

 10168 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.527ns.
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock brefclk2_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brefclk2_n_i   |   13.249|         |         |         |
brefclk2_p_i   |   13.249|         |         |         |
brefclk_n_i    |   13.249|         |         |         |
brefclk_p_i    |   13.249|         |         |         |
clk_27_i       |    3.025|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock brefclk2_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brefclk2_n_i   |   13.249|         |         |         |
brefclk2_p_i   |   13.249|         |         |         |
brefclk_n_i    |   13.249|         |         |         |
brefclk_p_i    |   13.249|         |         |         |
clk_27_i       |    3.025|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock brefclk_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brefclk2_n_i   |   13.249|         |         |         |
brefclk2_p_i   |   13.249|         |         |         |
brefclk_n_i    |   13.249|         |         |         |
brefclk_p_i    |   13.249|         |         |         |
clk_27_i       |    3.031|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock brefclk_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
brefclk2_n_i   |   13.249|         |         |         |
brefclk2_p_i   |   13.249|         |         |         |
brefclk_n_i    |   13.249|         |         |         |
brefclk_p_i    |   13.249|         |         |         |
clk_27_i       |    3.031|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_27_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_27_i       |   10.010|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2  Score: 2056

Constraints cover 299178 paths, 0 nets, and 57269 connections

Design statistics:
   Minimum period:  13.249ns   (Maximum frequency:  75.477MHz)
   Maximum path delay from/to any node:  13.249ns


Analysis completed Tue Jul 01 16:32:04 2008 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 386 MB



