// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="VMRouterTop_L6PHIB,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu7p-flvb2104-1-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.399500,HLS_SYN_LAT=112,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=975,HLS_SYN_LUT=2652,HLS_VERSION=2020_1}" *)

module VMRouterTop_L6PHIB (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bx_V,
        bx_o_V,
        bx_o_V_ap_vld,
        inputStubs_0_dataarray_data_V_address0,
        inputStubs_0_dataarray_data_V_ce0,
        inputStubs_0_dataarray_data_V_q0,
        inputStubs_1_dataarray_data_V_address0,
        inputStubs_1_dataarray_data_V_ce0,
        inputStubs_1_dataarray_data_V_q0,
        inputStubs_2_dataarray_data_V_address0,
        inputStubs_2_dataarray_data_V_ce0,
        inputStubs_2_dataarray_data_V_q0,
        inputStubs_3_dataarray_data_V_address0,
        inputStubs_3_dataarray_data_V_ce0,
        inputStubs_3_dataarray_data_V_q0,
        inputStubs_0_nentries_0_V,
        inputStubs_0_nentries_1_V,
        inputStubs_1_nentries_0_V,
        inputStubs_1_nentries_1_V,
        inputStubs_2_nentries_0_V,
        inputStubs_2_nentries_1_V,
        inputStubs_3_nentries_0_V,
        inputStubs_3_nentries_1_V,
        memoriesAS_0_dataarray_data_V_address0,
        memoriesAS_0_dataarray_data_V_ce0,
        memoriesAS_0_dataarray_data_V_we0,
        memoriesAS_0_dataarray_data_V_d0,
        memoriesME_0_dataarray_data_V_address0,
        memoriesME_0_dataarray_data_V_ce0,
        memoriesME_0_dataarray_data_V_we0,
        memoriesME_0_dataarray_data_V_d0,
        memoriesME_1_dataarray_data_V_address0,
        memoriesME_1_dataarray_data_V_ce0,
        memoriesME_1_dataarray_data_V_we0,
        memoriesME_1_dataarray_data_V_d0,
        memoriesME_2_dataarray_data_V_address0,
        memoriesME_2_dataarray_data_V_ce0,
        memoriesME_2_dataarray_data_V_we0,
        memoriesME_2_dataarray_data_V_d0,
        memoriesME_3_dataarray_data_V_address0,
        memoriesME_3_dataarray_data_V_ce0,
        memoriesME_3_dataarray_data_V_we0,
        memoriesME_3_dataarray_data_V_d0,
        memoriesME_4_dataarray_data_V_address0,
        memoriesME_4_dataarray_data_V_ce0,
        memoriesME_4_dataarray_data_V_we0,
        memoriesME_4_dataarray_data_V_d0,
        memoriesME_5_dataarray_data_V_address0,
        memoriesME_5_dataarray_data_V_ce0,
        memoriesME_5_dataarray_data_V_we0,
        memoriesME_5_dataarray_data_V_d0,
        memoriesME_6_dataarray_data_V_address0,
        memoriesME_6_dataarray_data_V_ce0,
        memoriesME_6_dataarray_data_V_we0,
        memoriesME_6_dataarray_data_V_d0,
        memoriesME_7_dataarray_data_V_address0,
        memoriesME_7_dataarray_data_V_ce0,
        memoriesME_7_dataarray_data_V_we0,
        memoriesME_7_dataarray_data_V_d0
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [2:0] bx_V;
output  [2:0] bx_o_V;
output   bx_o_V_ap_vld;
output  [7:0] inputStubs_0_dataarray_data_V_address0;
output   inputStubs_0_dataarray_data_V_ce0;
input  [35:0] inputStubs_0_dataarray_data_V_q0;
output  [7:0] inputStubs_1_dataarray_data_V_address0;
output   inputStubs_1_dataarray_data_V_ce0;
input  [35:0] inputStubs_1_dataarray_data_V_q0;
output  [7:0] inputStubs_2_dataarray_data_V_address0;
output   inputStubs_2_dataarray_data_V_ce0;
input  [35:0] inputStubs_2_dataarray_data_V_q0;
output  [7:0] inputStubs_3_dataarray_data_V_address0;
output   inputStubs_3_dataarray_data_V_ce0;
input  [35:0] inputStubs_3_dataarray_data_V_q0;
input  [6:0] inputStubs_0_nentries_0_V;
input  [6:0] inputStubs_0_nentries_1_V;
input  [6:0] inputStubs_1_nentries_0_V;
input  [6:0] inputStubs_1_nentries_1_V;
input  [6:0] inputStubs_2_nentries_0_V;
input  [6:0] inputStubs_2_nentries_1_V;
input  [6:0] inputStubs_3_nentries_0_V;
input  [6:0] inputStubs_3_nentries_1_V;
output  [9:0] memoriesAS_0_dataarray_data_V_address0;
output   memoriesAS_0_dataarray_data_V_ce0;
output   memoriesAS_0_dataarray_data_V_we0;
output  [35:0] memoriesAS_0_dataarray_data_V_d0;
output  [9:0] memoriesME_0_dataarray_data_V_address0;
output   memoriesME_0_dataarray_data_V_ce0;
output   memoriesME_0_dataarray_data_V_we0;
output  [16:0] memoriesME_0_dataarray_data_V_d0;
output  [9:0] memoriesME_1_dataarray_data_V_address0;
output   memoriesME_1_dataarray_data_V_ce0;
output   memoriesME_1_dataarray_data_V_we0;
output  [16:0] memoriesME_1_dataarray_data_V_d0;
output  [9:0] memoriesME_2_dataarray_data_V_address0;
output   memoriesME_2_dataarray_data_V_ce0;
output   memoriesME_2_dataarray_data_V_we0;
output  [16:0] memoriesME_2_dataarray_data_V_d0;
output  [9:0] memoriesME_3_dataarray_data_V_address0;
output   memoriesME_3_dataarray_data_V_ce0;
output   memoriesME_3_dataarray_data_V_we0;
output  [16:0] memoriesME_3_dataarray_data_V_d0;
output  [9:0] memoriesME_4_dataarray_data_V_address0;
output   memoriesME_4_dataarray_data_V_ce0;
output   memoriesME_4_dataarray_data_V_we0;
output  [16:0] memoriesME_4_dataarray_data_V_d0;
output  [9:0] memoriesME_5_dataarray_data_V_address0;
output   memoriesME_5_dataarray_data_V_ce0;
output   memoriesME_5_dataarray_data_V_we0;
output  [16:0] memoriesME_5_dataarray_data_V_d0;
output  [9:0] memoriesME_6_dataarray_data_V_address0;
output   memoriesME_6_dataarray_data_V_ce0;
output   memoriesME_6_dataarray_data_V_we0;
output  [16:0] memoriesME_6_dataarray_data_V_d0;
output  [9:0] memoriesME_7_dataarray_data_V_address0;
output   memoriesME_7_dataarray_data_V_ce0;
output   memoriesME_7_dataarray_data_V_we0;
output  [16:0] memoriesME_7_dataarray_data_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg inputStubs_0_dataarray_data_V_ce0;
reg inputStubs_1_dataarray_data_V_ce0;
reg inputStubs_2_dataarray_data_V_ce0;
reg inputStubs_3_dataarray_data_V_ce0;
reg memoriesAS_0_dataarray_data_V_ce0;
reg memoriesAS_0_dataarray_data_V_we0;
reg memoriesME_0_dataarray_data_V_ce0;
reg memoriesME_0_dataarray_data_V_we0;
reg memoriesME_1_dataarray_data_V_ce0;
reg memoriesME_1_dataarray_data_V_we0;
reg memoriesME_2_dataarray_data_V_ce0;
reg memoriesME_2_dataarray_data_V_we0;
reg memoriesME_3_dataarray_data_V_ce0;
reg memoriesME_3_dataarray_data_V_we0;
reg memoriesME_4_dataarray_data_V_ce0;
reg memoriesME_4_dataarray_data_V_we0;
reg memoriesME_5_dataarray_data_V_ce0;
reg memoriesME_5_dataarray_data_V_we0;
reg memoriesME_6_dataarray_data_V_ce0;
reg memoriesME_6_dataarray_data_V_we0;
reg memoriesME_7_dataarray_data_V_ce0;
reg memoriesME_7_dataarray_data_V_we0;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln672_fu_1540_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
reg    bx_o_V_1_ack_in;
reg    ap_block_state7_pp0_stage0_iter5;
reg    ap_enable_reg_pp0_iter5;
reg    ap_block_pp0_stage0_11001;
reg   [2:0] bx_o_V_1_data_reg;
reg    bx_o_V_1_vld_reg;
reg    bx_o_V_1_vld_in;
wire   [6:0] lut_address0;
reg    lut_ce0;
wire   [15:0] lut_q0;
wire   [10:0] lut_1_address0;
reg    lut_1_ce0;
wire   [5:0] lut_1_q0;
reg   [0:0] do_init_reg_820;
reg   [6:0] addr_index_assign7_reg_836;
reg   [6:0] addr_index_assign7_reg_836_pp0_iter1_reg;
reg   [6:0] addr_index_assign7_reg_836_pp0_iter2_reg;
reg   [6:0] addr_index_assign7_reg_836_pp0_iter3_reg;
reg   [6:0] addr_index_assign7_reg_836_pp0_iter4_reg;
reg   [6:0] nInputs_3_V_1_rewind_reg_851;
reg   [6:0] nInputs_2_V_rewind_reg_865;
reg   [6:0] nInputs_1_V_rewind_reg_879;
reg   [6:0] nInputs_0_V_rewind_reg_893;
reg   [0:0] p_rewind_reg_907;
reg   [2:0] bx_V8_rewind_reg_921;
reg   [3:0] p_what2_5_rewind_reg_935;
reg   [6:0] nInputs_3_V_01_rewind_reg_949;
reg   [6:0] nInputs_2_V_02_rewind_reg_963;
reg   [6:0] nInputs_3_V3_rewind_reg_977;
reg   [6:0] nInputs_3_V_24_rewind_reg_991;
reg   [6:0] p_06_reg_1005;
reg   [6:0] nInputs_3_V_1_phi_reg_1069;
reg   [6:0] nInputs_2_V_phi_reg_1081;
reg   [6:0] nInputs_1_V_phi_reg_1093;
reg   [6:0] nInputs_0_V_phi_reg_1105;
reg   [0:0] p_phi_reg_1117;
reg   [2:0] bx_V8_phi_reg_1129;
reg   [2:0] bx_V8_phi_reg_1129_pp0_iter2_reg;
reg   [2:0] bx_V8_phi_reg_1129_pp0_iter3_reg;
reg   [2:0] bx_V8_phi_reg_1129_pp0_iter4_reg;
reg   [0:0] ap_phi_mux_do_init_phi_fu_824_p6;
wire   [0:0] trunc_ln209_fu_1142_p1;
wire   [6:0] nInputs_0_V_fu_1146_p3;
wire   [6:0] nInputs_1_V_fu_1160_p3;
wire   [6:0] nInputs_2_V_fu_1174_p3;
wire   [6:0] nInputs_3_V_fu_1188_p3;
wire   [3:0] p_Result_12_3_fu_1202_p5;
wire   [6:0] i_fu_1534_p2;
reg   [6:0] i_reg_3784;
reg   [0:0] icmp_ln672_reg_3789;
reg   [0:0] icmp_ln672_reg_3789_pp0_iter1_reg;
reg   [0:0] icmp_ln672_reg_3789_pp0_iter2_reg;
reg   [0:0] icmp_ln672_reg_3789_pp0_iter3_reg;
reg   [0:0] icmp_ln672_reg_3789_pp0_iter4_reg;
wire   [0:0] noStubsLeft_fu_1546_p2;
reg   [0:0] noStubsLeft_reg_3793;
reg   [0:0] noStubsLeft_reg_3793_pp0_iter2_reg;
reg   [0:0] noStubsLeft_reg_3793_pp0_iter3_reg;
reg   [0:0] noStubsLeft_reg_3793_pp0_iter4_reg;
wire   [0:0] icmp_ln687_fu_1574_p2;
reg   [0:0] icmp_ln687_reg_3799;
reg   [0:0] icmp_ln687_reg_3799_pp0_iter2_reg;
wire   [1:0] trunc_ln42_fu_1596_p1;
reg   [1:0] trunc_ln42_reg_3825;
reg   [1:0] trunc_ln42_reg_3825_pp0_iter2_reg;
wire   [6:0] nInputs_3_V_8_fu_1686_p3;
reg   [6:0] nInputs_3_V_8_reg_3830;
reg    ap_enable_reg_pp0_iter1;
wire   [6:0] nInputs_3_V_9_fu_1710_p3;
reg   [6:0] nInputs_3_V_9_reg_3835;
wire   [6:0] nInputs_3_V_11_fu_1726_p3;
reg   [6:0] nInputs_3_V_11_reg_3840;
wire   [6:0] nInputs_3_V_12_fu_1734_p3;
reg   [6:0] nInputs_3_V_12_reg_3845;
wire   [3:0] p_what2_s_fu_1742_p3;
reg   [3:0] p_what2_s_reg_3850;
wire   [6:0] read_addr_V_1_fu_1768_p3;
reg   [6:0] read_addr_V_1_reg_3855;
wire   [35:0] p_Val2_s_fu_1796_p3;
reg   [35:0] p_Val2_s_reg_3860;
reg   [35:0] p_Val2_s_reg_3860_pp0_iter4_reg;
wire   [0:0] or_ln675_3_fu_1803_p2;
reg   [0:0] or_ln675_3_reg_3866;
reg   [0:0] or_ln675_3_reg_3866_pp0_iter4_reg;
wire   [3:0] bend_V_fu_1817_p1;
reg   [3:0] bend_V_reg_3874;
reg   [3:0] bend_V_reg_3874_pp0_iter4_reg;
reg   [2:0] p_Result_i6_i_reg_3889;
reg   [4:0] iphivm_V_reg_3894;
reg   [6:0] tmp_V_reg_3900;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
wire    ap_block_pp0_stage0;
reg   [6:0] ap_phi_mux_addr_index_assign7_phi_fu_840_p6;
reg   [6:0] ap_phi_mux_nInputs_3_V_1_rewind_phi_fu_855_p6;
reg   [6:0] ap_phi_mux_nInputs_2_V_rewind_phi_fu_869_p6;
reg   [6:0] ap_phi_mux_nInputs_1_V_rewind_phi_fu_883_p6;
reg   [6:0] ap_phi_mux_nInputs_0_V_rewind_phi_fu_897_p6;
reg   [0:0] ap_phi_mux_p_rewind_phi_fu_911_p6;
reg   [2:0] ap_phi_mux_bx_V8_rewind_phi_fu_925_p6;
reg   [3:0] ap_phi_mux_p_what2_5_rewind_phi_fu_939_p6;
reg   [6:0] ap_phi_mux_nInputs_3_V_01_rewind_phi_fu_953_p6;
reg   [6:0] ap_phi_mux_nInputs_2_V_02_rewind_phi_fu_967_p6;
reg   [6:0] ap_phi_mux_nInputs_3_V3_rewind_phi_fu_981_p6;
reg   [6:0] ap_phi_mux_nInputs_3_V_24_rewind_phi_fu_995_p6;
reg   [6:0] ap_phi_mux_p_06_phi_fu_1009_p6;
reg   [3:0] ap_phi_mux_p_what2_5_phi_fu_1022_p4;
wire   [3:0] ap_phi_reg_pp0_iter0_p_what2_5_reg_1019;
reg   [3:0] ap_phi_reg_pp0_iter1_p_what2_5_reg_1019;
reg   [6:0] ap_phi_mux_nInputs_3_V_24_phi_fu_1032_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_nInputs_3_V_24_reg_1029;
reg   [6:0] ap_phi_reg_pp0_iter1_nInputs_3_V_24_reg_1029;
reg   [6:0] ap_phi_mux_nInputs_3_V3_phi_fu_1042_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_nInputs_3_V3_reg_1039;
reg   [6:0] ap_phi_reg_pp0_iter1_nInputs_3_V3_reg_1039;
reg   [6:0] ap_phi_mux_nInputs_2_V_02_phi_fu_1052_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_nInputs_2_V_02_reg_1049;
reg   [6:0] ap_phi_reg_pp0_iter1_nInputs_2_V_02_reg_1049;
reg   [6:0] ap_phi_mux_nInputs_3_V_01_phi_fu_1062_p4;
wire   [6:0] ap_phi_reg_pp0_iter0_nInputs_3_V_01_reg_1059;
reg   [6:0] ap_phi_reg_pp0_iter1_nInputs_3_V_01_reg_1059;
wire   [6:0] ap_phi_reg_pp0_iter0_nInputs_3_V_1_phi_reg_1069;
reg   [6:0] ap_phi_reg_pp0_iter1_nInputs_3_V_1_phi_reg_1069;
wire   [6:0] ap_phi_reg_pp0_iter0_nInputs_2_V_phi_reg_1081;
reg   [6:0] ap_phi_reg_pp0_iter1_nInputs_2_V_phi_reg_1081;
wire   [6:0] ap_phi_reg_pp0_iter0_nInputs_1_V_phi_reg_1093;
reg   [6:0] ap_phi_reg_pp0_iter1_nInputs_1_V_phi_reg_1093;
wire   [6:0] ap_phi_reg_pp0_iter0_nInputs_0_V_phi_reg_1105;
reg   [6:0] ap_phi_reg_pp0_iter1_nInputs_0_V_phi_reg_1105;
reg   [0:0] ap_phi_mux_p_phi_phi_fu_1121_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_p_phi_reg_1117;
reg   [0:0] ap_phi_reg_pp0_iter1_p_phi_reg_1117;
wire   [2:0] ap_phi_reg_pp0_iter0_bx_V8_phi_reg_1129;
reg   [2:0] ap_phi_reg_pp0_iter1_bx_V8_phi_reg_1129;
wire   [63:0] zext_ln42_fu_1588_p1;
wire   [63:0] zext_ln544_fu_1845_p1;
wire   [63:0] zext_ln544_1_fu_1884_p1;
wire   [63:0] zext_ln321_fu_1990_p1;
wire   [63:0] zext_ln321_1_fu_2215_p1;
wire   [0:0] or_ln768_fu_2131_p2;
wire   [0:0] icmp_ln66_fu_2183_p2;
wire   [63:0] zext_ln321_2_fu_2362_p1;
wire   [0:0] or_ln768_1_fu_2278_p2;
wire   [0:0] icmp_ln66_1_fu_2330_p2;
wire   [63:0] zext_ln321_3_fu_2509_p1;
wire   [0:0] or_ln768_2_fu_2425_p2;
wire   [0:0] icmp_ln66_2_fu_2477_p2;
wire   [63:0] zext_ln321_4_fu_2656_p1;
wire   [0:0] or_ln768_3_fu_2572_p2;
wire   [0:0] icmp_ln66_3_fu_2624_p2;
wire   [63:0] zext_ln321_5_fu_2803_p1;
wire   [0:0] or_ln768_4_fu_2719_p2;
wire   [0:0] icmp_ln66_4_fu_2771_p2;
wire   [63:0] zext_ln321_6_fu_2950_p1;
wire   [0:0] or_ln768_5_fu_2866_p2;
wire   [0:0] icmp_ln66_5_fu_2918_p2;
wire   [63:0] zext_ln321_7_fu_3097_p1;
wire   [0:0] or_ln768_6_fu_3013_p2;
wire   [0:0] icmp_ln66_6_fu_3065_p2;
wire   [63:0] zext_ln321_8_fu_3244_p1;
wire   [0:0] or_ln768_7_fu_3160_p2;
wire   [0:0] icmp_ln66_7_fu_3212_p2;
reg   [4:0] addrCountME_0_0_V_fu_308;
wire   [4:0] addrCountME_0_0_V_2_fu_2220_p2;
wire   [2:0] select_ln675_10_fu_2097_p3;
reg   [4:0] addrCountME_0_1_V_fu_312;
reg   [4:0] addrCountME_0_2_V_fu_316;
reg   [4:0] addrCountME_0_3_V_fu_320;
reg   [4:0] addrCountME_0_4_V_fu_324;
reg   [4:0] addrCountME_0_5_V_fu_328;
reg   [4:0] addrCountME_0_6_V_fu_332;
reg   [4:0] addrCountME_0_7_V_fu_336;
reg   [4:0] addrCountME_1_0_V_fu_340;
wire   [4:0] addrCountME_1_0_V_2_fu_2367_p2;
reg   [4:0] addrCountME_1_1_V_fu_344;
reg   [4:0] addrCountME_1_2_V_fu_348;
reg   [4:0] addrCountME_1_3_V_fu_352;
reg   [4:0] addrCountME_1_4_V_fu_356;
reg   [4:0] addrCountME_1_5_V_fu_360;
reg   [4:0] addrCountME_1_6_V_fu_364;
reg   [4:0] addrCountME_1_7_V_fu_368;
reg   [4:0] addrCountME_2_0_V_fu_372;
wire   [4:0] addrCountME_2_0_V_2_fu_2514_p2;
reg   [4:0] addrCountME_2_1_V_fu_376;
reg   [4:0] addrCountME_2_2_V_fu_380;
reg   [4:0] addrCountME_2_3_V_fu_384;
reg   [4:0] addrCountME_2_4_V_fu_388;
reg   [4:0] addrCountME_2_5_V_fu_392;
reg   [4:0] addrCountME_2_6_V_fu_396;
reg   [4:0] addrCountME_2_7_V_fu_400;
reg   [4:0] addrCountME_3_0_V_fu_404;
wire   [4:0] addrCountME_3_0_V_2_fu_2661_p2;
reg   [4:0] addrCountME_3_1_V_fu_408;
reg   [4:0] addrCountME_3_2_V_fu_412;
reg   [4:0] addrCountME_3_3_V_fu_416;
reg   [4:0] addrCountME_3_4_V_fu_420;
reg   [4:0] addrCountME_3_5_V_fu_424;
reg   [4:0] addrCountME_3_6_V_fu_428;
reg   [4:0] addrCountME_3_7_V_fu_432;
reg   [4:0] addrCountME_4_0_V_fu_436;
wire   [4:0] addrCountME_4_0_V_2_fu_2808_p2;
reg   [4:0] addrCountME_4_1_V_fu_440;
reg   [4:0] addrCountME_4_2_V_fu_444;
reg   [4:0] addrCountME_4_3_V_fu_448;
reg   [4:0] addrCountME_4_4_V_fu_452;
reg   [4:0] addrCountME_4_5_V_fu_456;
reg   [4:0] addrCountME_4_6_V_fu_460;
reg   [4:0] addrCountME_4_7_V_fu_464;
reg   [4:0] addrCountME_5_0_V_fu_468;
wire   [4:0] addrCountME_5_0_V_2_fu_2955_p2;
reg   [4:0] addrCountME_5_1_V_fu_472;
reg   [4:0] addrCountME_5_2_V_fu_476;
reg   [4:0] addrCountME_5_3_V_fu_480;
reg   [4:0] addrCountME_5_4_V_fu_484;
reg   [4:0] addrCountME_5_5_V_fu_488;
reg   [4:0] addrCountME_5_6_V_fu_492;
reg   [4:0] addrCountME_5_7_V_fu_496;
reg   [4:0] addrCountME_6_0_V_fu_500;
wire   [4:0] addrCountME_6_0_V_2_fu_3102_p2;
reg   [4:0] addrCountME_6_1_V_fu_504;
reg   [4:0] addrCountME_6_2_V_fu_508;
reg   [4:0] addrCountME_6_3_V_fu_512;
reg   [4:0] addrCountME_6_4_V_fu_516;
reg   [4:0] addrCountME_6_5_V_fu_520;
reg   [4:0] addrCountME_6_6_V_fu_524;
reg   [4:0] addrCountME_6_7_V_fu_528;
reg   [4:0] addrCountME_7_0_V_fu_532;
wire   [4:0] addrCountME_7_0_V_2_fu_3249_p2;
reg   [4:0] addrCountME_7_1_V_fu_536;
reg   [4:0] addrCountME_7_2_V_fu_540;
reg   [4:0] addrCountME_7_3_V_fu_544;
reg   [4:0] addrCountME_7_4_V_fu_548;
reg   [4:0] addrCountME_7_5_V_fu_552;
reg   [4:0] addrCountME_7_6_V_fu_556;
reg   [4:0] addrCountME_7_7_V_fu_560;
reg    ap_block_pp0_stage0_01001;
wire   [16:0] stubME_data_V_2_fu_2104_p3;
wire   [0:0] icmp_ln841_3_fu_1196_p2;
wire   [0:0] icmp_ln841_2_fu_1182_p2;
wire   [0:0] icmp_ln841_1_fu_1168_p2;
wire   [0:0] icmp_ln841_fu_1154_p2;
wire   [31:0] zext_ln684_fu_1552_p1;
reg   [31:0] mem_index_fu_1556_p3;
wire   [29:0] tmp_17_fu_1564_p4;
wire   [7:0] tmp_18_fu_1580_p3;
wire   [6:0] tmp_fu_1600_p6;
wire   [0:0] resetNext_fu_1614_p2;
wire   [0:0] p_Repl2_s_fu_1620_p2;
wire   [0:0] icmp_ln701_2_fu_1654_p2;
wire   [6:0] nInputs_3_V_10_fu_1636_p2;
wire   [0:0] icmp_ln701_1_fu_1648_p2;
wire   [0:0] icmp_ln701_fu_1642_p2;
wire   [0:0] or_ln675_fu_1668_p2;
wire   [0:0] or_ln675_1_fu_1674_p2;
wire   [0:0] or_ln675_2_fu_1680_p2;
wire   [6:0] select_ln675_fu_1694_p3;
wire   [6:0] select_ln675_1_fu_1702_p3;
wire   [6:0] select_ln675_3_fu_1718_p3;
wire   [6:0] nInputs_3_V_7_fu_1660_p3;
reg   [3:0] p_Result_s_fu_1626_p4;
wire   [0:0] xor_ln675_fu_1750_p2;
wire   [0:0] and_ln675_fu_1756_p2;
wire   [6:0] read_addr_V_fu_1762_p2;
wire   [35:0] stub_data_V_fu_1776_p6;
wire   [35:0] select_ln687_fu_1789_p3;
wire   [6:0] r_V_fu_1807_p4;
wire   [6:0] ret_V_fu_1821_p2;
wire   [2:0] rBin_V_fu_1827_p4;
wire   [6:0] tmp_i_i_fu_1837_p3;
wire   [6:0] tmp_20_fu_1850_p4;
wire   [3:0] indexr_V_fu_1860_p4;
wire   [10:0] or_ln_i_fu_1870_p3;
wire   [10:0] finebinindex_V_fu_1878_p2;
wire   [16:0] phi_V_fu_1889_p4;
wire   [18:0] zext_ln215_fu_1898_p1;
wire  signed [18:0] sext_ln215_fu_1902_p1;
wire   [18:0] ret_V_2_fu_1906_p2;
wire   [0:0] tmp_30_fu_1916_p3;
wire   [17:0] trunc_ln1354_fu_1912_p1;
wire   [17:0] phiCorr_V_2_fu_1924_p3;
wire   [0:0] tmp_31_fu_1932_p3;
wire   [16:0] trunc_ln214_fu_1940_p1;
wire   [16:0] phiCorr_V_fu_1944_p3;
wire   [9:0] tmp_19_fu_1982_p3;
wire   [6:0] tmp_V_6_fu_2003_p2;
wire   [6:0] tmp_V_7_fu_2018_p2;
wire   [4:0] minus_V_fu_2023_p4;
wire   [0:0] icmp_ln268_fu_2033_p2;
wire   [4:0] plus_V_fu_2008_p4;
wire   [0:0] icmp_ln270_fu_2046_p2;
wire   [2:0] trunc_ln301_fu_2059_p1;
wire   [4:0] ivmPlus_fu_2051_p3;
wire   [4:0] ivmMinus_fu_2038_p3;
wire   [2:0] trunc_ln5_fu_2087_p4;
wire   [16:0] p_Result_2_fu_2063_p5;
wire   [16:0] p_Result_1_fu_1995_p3;
wire   [4:0] select_ln675_9_fu_2080_p3;
wire   [4:0] select_ln675_8_fu_2073_p3;
wire   [0:0] icmp_ln768_fu_2119_p2;
wire   [0:0] icmp_ln768_1_fu_2125_p2;
wire   [4:0] tmp_2_fu_2161_p10;
wire   [6:0] zext_ln1353_fu_2197_p1;
wire   [6:0] shl_ln_fu_2189_p3;
wire   [6:0] add_ln1353_fu_2201_p2;
wire   [9:0] tmp_21_fu_2207_p3;
wire   [0:0] icmp_ln768_2_fu_2266_p2;
wire   [0:0] icmp_ln768_3_fu_2272_p2;
wire   [4:0] tmp_5_fu_2308_p10;
wire   [6:0] zext_ln1353_1_fu_2344_p1;
wire   [6:0] shl_ln1352_1_fu_2336_p3;
wire   [6:0] add_ln1353_1_fu_2348_p2;
wire   [9:0] tmp_22_fu_2354_p3;
wire   [0:0] icmp_ln768_4_fu_2413_p2;
wire   [0:0] icmp_ln768_5_fu_2419_p2;
wire   [4:0] tmp_6_fu_2455_p10;
wire   [6:0] zext_ln1353_2_fu_2491_p1;
wire   [6:0] shl_ln1352_2_fu_2483_p3;
wire   [6:0] add_ln1353_2_fu_2495_p2;
wire   [9:0] tmp_23_fu_2501_p3;
wire   [0:0] icmp_ln768_6_fu_2560_p2;
wire   [0:0] icmp_ln768_7_fu_2566_p2;
wire   [4:0] tmp_8_fu_2602_p10;
wire   [6:0] zext_ln1353_3_fu_2638_p1;
wire   [6:0] shl_ln1352_3_fu_2630_p3;
wire   [6:0] add_ln1353_3_fu_2642_p2;
wire   [9:0] tmp_24_fu_2648_p3;
wire   [0:0] icmp_ln768_8_fu_2707_p2;
wire   [0:0] icmp_ln768_9_fu_2713_p2;
wire   [4:0] tmp_10_fu_2749_p10;
wire   [6:0] zext_ln1353_4_fu_2785_p1;
wire   [6:0] shl_ln1352_4_fu_2777_p3;
wire   [6:0] add_ln1353_4_fu_2789_p2;
wire   [9:0] tmp_25_fu_2795_p3;
wire   [0:0] icmp_ln768_10_fu_2854_p2;
wire   [0:0] icmp_ln768_11_fu_2860_p2;
wire   [4:0] tmp_12_fu_2896_p10;
wire   [6:0] zext_ln1353_5_fu_2932_p1;
wire   [6:0] shl_ln1352_5_fu_2924_p3;
wire   [6:0] add_ln1353_5_fu_2936_p2;
wire   [9:0] tmp_26_fu_2942_p3;
wire   [0:0] icmp_ln768_12_fu_3001_p2;
wire   [0:0] icmp_ln768_13_fu_3007_p2;
wire   [4:0] tmp_14_fu_3043_p10;
wire   [6:0] zext_ln1353_6_fu_3079_p1;
wire   [6:0] shl_ln1352_6_fu_3071_p3;
wire   [6:0] add_ln1353_6_fu_3083_p2;
wire   [9:0] tmp_27_fu_3089_p3;
wire   [0:0] icmp_ln768_14_fu_3148_p2;
wire   [0:0] icmp_ln768_15_fu_3154_p2;
wire   [4:0] tmp_16_fu_3190_p10;
wire   [6:0] zext_ln1353_7_fu_3226_p1;
wire   [6:0] shl_ln1352_7_fu_3218_p3;
wire   [6:0] add_ln1353_7_fu_3230_p2;
wire   [9:0] tmp_28_fu_3236_p3;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to4;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1792;
reg    ap_condition_1797;
reg    ap_condition_1800;
reg    ap_condition_1803;
reg    ap_condition_1806;
reg    ap_condition_1809;
reg    ap_condition_1812;
reg    ap_condition_1815;
reg    ap_condition_1818;
reg    ap_condition_1822;
reg    ap_condition_1825;
reg    ap_condition_1828;
reg    ap_condition_1831;
reg    ap_condition_1834;
reg    ap_condition_1837;
reg    ap_condition_1840;
reg    ap_condition_1843;
reg    ap_condition_1847;
reg    ap_condition_1850;
reg    ap_condition_1853;
reg    ap_condition_1856;
reg    ap_condition_1859;
reg    ap_condition_1862;
reg    ap_condition_1865;
reg    ap_condition_1868;
reg    ap_condition_1872;
reg    ap_condition_1875;
reg    ap_condition_1878;
reg    ap_condition_1881;
reg    ap_condition_1884;
reg    ap_condition_1887;
reg    ap_condition_1890;
reg    ap_condition_1893;
reg    ap_condition_1897;
reg    ap_condition_1900;
reg    ap_condition_1903;
reg    ap_condition_1906;
reg    ap_condition_1909;
reg    ap_condition_1912;
reg    ap_condition_1915;
reg    ap_condition_1918;
reg    ap_condition_1922;
reg    ap_condition_1925;
reg    ap_condition_1928;
reg    ap_condition_1931;
reg    ap_condition_1934;
reg    ap_condition_1937;
reg    ap_condition_1940;
reg    ap_condition_1943;
reg    ap_condition_1947;
reg    ap_condition_1950;
reg    ap_condition_1953;
reg    ap_condition_1956;
reg    ap_condition_1959;
reg    ap_condition_1962;
reg    ap_condition_1965;
reg    ap_condition_1968;
reg    ap_condition_1972;
reg    ap_condition_1975;
reg    ap_condition_1978;
reg    ap_condition_1981;
reg    ap_condition_1984;
reg    ap_condition_1987;
reg    ap_condition_1990;
reg    ap_condition_1993;
reg    ap_condition_367;
reg    ap_condition_49;
reg    ap_condition_310;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 bx_o_V_1_data_reg = 3'd0;
#0 bx_o_V_1_vld_reg = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

VMRouterTop_L6PHIB_lut #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
lut_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_address0),
    .ce0(lut_ce0),
    .q0(lut_q0)
);

VMRouterTop_L6PHIB_lut_1 #(
    .DataWidth( 6 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
lut_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_address0),
    .ce0(lut_1_ce0),
    .q0(lut_1_q0)
);

VMRouterTop_L6PHIB_mux_42_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 7 ),
    .din3_WIDTH( 7 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 7 ))
VMRouterTop_L6PHIB_mux_42_7_1_1_U1(
    .din0(ap_phi_mux_nInputs_3_V_24_phi_fu_1032_p4),
    .din1(ap_phi_mux_nInputs_3_V3_phi_fu_1042_p4),
    .din2(ap_phi_mux_nInputs_2_V_02_phi_fu_1052_p4),
    .din3(ap_phi_mux_nInputs_3_V_01_phi_fu_1062_p4),
    .din4(trunc_ln42_fu_1596_p1),
    .dout(tmp_fu_1600_p6)
);

VMRouterTop_L6PHIB_mux_42_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 36 ),
    .din2_WIDTH( 36 ),
    .din3_WIDTH( 36 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 36 ))
VMRouterTop_L6PHIB_mux_42_36_1_1_U2(
    .din0(inputStubs_0_dataarray_data_V_q0),
    .din1(inputStubs_1_dataarray_data_V_q0),
    .din2(inputStubs_2_dataarray_data_V_q0),
    .din3(inputStubs_3_dataarray_data_V_q0),
    .din4(trunc_ln42_reg_3825_pp0_iter2_reg),
    .dout(stub_data_V_fu_1776_p6)
);

VMRouterTop_L6PHIB_mux_83_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .din3_WIDTH( 5 ),
    .din4_WIDTH( 5 ),
    .din5_WIDTH( 5 ),
    .din6_WIDTH( 5 ),
    .din7_WIDTH( 5 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 5 ))
VMRouterTop_L6PHIB_mux_83_5_1_1_U3(
    .din0(addrCountME_0_0_V_fu_308),
    .din1(addrCountME_0_1_V_fu_312),
    .din2(addrCountME_0_2_V_fu_316),
    .din3(addrCountME_0_3_V_fu_320),
    .din4(addrCountME_0_4_V_fu_324),
    .din5(addrCountME_0_5_V_fu_328),
    .din6(addrCountME_0_6_V_fu_332),
    .din7(addrCountME_0_7_V_fu_336),
    .din8(select_ln675_10_fu_2097_p3),
    .dout(tmp_2_fu_2161_p10)
);

VMRouterTop_L6PHIB_mux_83_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .din3_WIDTH( 5 ),
    .din4_WIDTH( 5 ),
    .din5_WIDTH( 5 ),
    .din6_WIDTH( 5 ),
    .din7_WIDTH( 5 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 5 ))
VMRouterTop_L6PHIB_mux_83_5_1_1_U4(
    .din0(addrCountME_1_0_V_fu_340),
    .din1(addrCountME_1_1_V_fu_344),
    .din2(addrCountME_1_2_V_fu_348),
    .din3(addrCountME_1_3_V_fu_352),
    .din4(addrCountME_1_4_V_fu_356),
    .din5(addrCountME_1_5_V_fu_360),
    .din6(addrCountME_1_6_V_fu_364),
    .din7(addrCountME_1_7_V_fu_368),
    .din8(select_ln675_10_fu_2097_p3),
    .dout(tmp_5_fu_2308_p10)
);

VMRouterTop_L6PHIB_mux_83_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .din3_WIDTH( 5 ),
    .din4_WIDTH( 5 ),
    .din5_WIDTH( 5 ),
    .din6_WIDTH( 5 ),
    .din7_WIDTH( 5 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 5 ))
VMRouterTop_L6PHIB_mux_83_5_1_1_U5(
    .din0(addrCountME_2_0_V_fu_372),
    .din1(addrCountME_2_1_V_fu_376),
    .din2(addrCountME_2_2_V_fu_380),
    .din3(addrCountME_2_3_V_fu_384),
    .din4(addrCountME_2_4_V_fu_388),
    .din5(addrCountME_2_5_V_fu_392),
    .din6(addrCountME_2_6_V_fu_396),
    .din7(addrCountME_2_7_V_fu_400),
    .din8(select_ln675_10_fu_2097_p3),
    .dout(tmp_6_fu_2455_p10)
);

VMRouterTop_L6PHIB_mux_83_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .din3_WIDTH( 5 ),
    .din4_WIDTH( 5 ),
    .din5_WIDTH( 5 ),
    .din6_WIDTH( 5 ),
    .din7_WIDTH( 5 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 5 ))
VMRouterTop_L6PHIB_mux_83_5_1_1_U6(
    .din0(addrCountME_3_0_V_fu_404),
    .din1(addrCountME_3_1_V_fu_408),
    .din2(addrCountME_3_2_V_fu_412),
    .din3(addrCountME_3_3_V_fu_416),
    .din4(addrCountME_3_4_V_fu_420),
    .din5(addrCountME_3_5_V_fu_424),
    .din6(addrCountME_3_6_V_fu_428),
    .din7(addrCountME_3_7_V_fu_432),
    .din8(select_ln675_10_fu_2097_p3),
    .dout(tmp_8_fu_2602_p10)
);

VMRouterTop_L6PHIB_mux_83_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .din3_WIDTH( 5 ),
    .din4_WIDTH( 5 ),
    .din5_WIDTH( 5 ),
    .din6_WIDTH( 5 ),
    .din7_WIDTH( 5 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 5 ))
VMRouterTop_L6PHIB_mux_83_5_1_1_U7(
    .din0(addrCountME_4_0_V_fu_436),
    .din1(addrCountME_4_1_V_fu_440),
    .din2(addrCountME_4_2_V_fu_444),
    .din3(addrCountME_4_3_V_fu_448),
    .din4(addrCountME_4_4_V_fu_452),
    .din5(addrCountME_4_5_V_fu_456),
    .din6(addrCountME_4_6_V_fu_460),
    .din7(addrCountME_4_7_V_fu_464),
    .din8(select_ln675_10_fu_2097_p3),
    .dout(tmp_10_fu_2749_p10)
);

VMRouterTop_L6PHIB_mux_83_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .din3_WIDTH( 5 ),
    .din4_WIDTH( 5 ),
    .din5_WIDTH( 5 ),
    .din6_WIDTH( 5 ),
    .din7_WIDTH( 5 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 5 ))
VMRouterTop_L6PHIB_mux_83_5_1_1_U8(
    .din0(addrCountME_5_0_V_fu_468),
    .din1(addrCountME_5_1_V_fu_472),
    .din2(addrCountME_5_2_V_fu_476),
    .din3(addrCountME_5_3_V_fu_480),
    .din4(addrCountME_5_4_V_fu_484),
    .din5(addrCountME_5_5_V_fu_488),
    .din6(addrCountME_5_6_V_fu_492),
    .din7(addrCountME_5_7_V_fu_496),
    .din8(select_ln675_10_fu_2097_p3),
    .dout(tmp_12_fu_2896_p10)
);

VMRouterTop_L6PHIB_mux_83_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .din3_WIDTH( 5 ),
    .din4_WIDTH( 5 ),
    .din5_WIDTH( 5 ),
    .din6_WIDTH( 5 ),
    .din7_WIDTH( 5 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 5 ))
VMRouterTop_L6PHIB_mux_83_5_1_1_U9(
    .din0(addrCountME_6_0_V_fu_500),
    .din1(addrCountME_6_1_V_fu_504),
    .din2(addrCountME_6_2_V_fu_508),
    .din3(addrCountME_6_3_V_fu_512),
    .din4(addrCountME_6_4_V_fu_516),
    .din5(addrCountME_6_5_V_fu_520),
    .din6(addrCountME_6_6_V_fu_524),
    .din7(addrCountME_6_7_V_fu_528),
    .din8(select_ln675_10_fu_2097_p3),
    .dout(tmp_14_fu_3043_p10)
);

VMRouterTop_L6PHIB_mux_83_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .din3_WIDTH( 5 ),
    .din4_WIDTH( 5 ),
    .din5_WIDTH( 5 ),
    .din6_WIDTH( 5 ),
    .din7_WIDTH( 5 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 5 ))
VMRouterTop_L6PHIB_mux_83_5_1_1_U10(
    .din0(addrCountME_7_0_V_fu_532),
    .din1(addrCountME_7_1_V_fu_536),
    .din2(addrCountME_7_2_V_fu_540),
    .din3(addrCountME_7_3_V_fu_544),
    .din4(addrCountME_7_4_V_fu_548),
    .din5(addrCountME_7_5_V_fu_552),
    .din6(addrCountME_7_6_V_fu_556),
    .din7(addrCountME_7_7_V_fu_560),
    .din8(select_ln675_10_fu_2097_p3),
    .dout(tmp_16_fu_3190_p10)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1797)) begin
            addrCountME_0_0_V_fu_308 <= addrCountME_0_0_V_2_fu_2220_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_0_0_V_fu_308 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1800)) begin
            addrCountME_0_1_V_fu_312 <= addrCountME_0_0_V_2_fu_2220_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_0_1_V_fu_312 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1803)) begin
            addrCountME_0_2_V_fu_316 <= addrCountME_0_0_V_2_fu_2220_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_0_2_V_fu_316 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1806)) begin
            addrCountME_0_3_V_fu_320 <= addrCountME_0_0_V_2_fu_2220_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_0_3_V_fu_320 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1809)) begin
            addrCountME_0_4_V_fu_324 <= addrCountME_0_0_V_2_fu_2220_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_0_4_V_fu_324 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1812)) begin
            addrCountME_0_5_V_fu_328 <= addrCountME_0_0_V_2_fu_2220_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_0_5_V_fu_328 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1815)) begin
            addrCountME_0_6_V_fu_332 <= addrCountME_0_0_V_2_fu_2220_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_0_6_V_fu_332 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1818)) begin
            addrCountME_0_7_V_fu_336 <= addrCountME_0_0_V_2_fu_2220_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_0_7_V_fu_336 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1822)) begin
            addrCountME_1_0_V_fu_340 <= addrCountME_1_0_V_2_fu_2367_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_1_0_V_fu_340 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1825)) begin
            addrCountME_1_1_V_fu_344 <= addrCountME_1_0_V_2_fu_2367_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_1_1_V_fu_344 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1828)) begin
            addrCountME_1_2_V_fu_348 <= addrCountME_1_0_V_2_fu_2367_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_1_2_V_fu_348 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1831)) begin
            addrCountME_1_3_V_fu_352 <= addrCountME_1_0_V_2_fu_2367_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_1_3_V_fu_352 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1834)) begin
            addrCountME_1_4_V_fu_356 <= addrCountME_1_0_V_2_fu_2367_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_1_4_V_fu_356 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1837)) begin
            addrCountME_1_5_V_fu_360 <= addrCountME_1_0_V_2_fu_2367_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_1_5_V_fu_360 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1840)) begin
            addrCountME_1_6_V_fu_364 <= addrCountME_1_0_V_2_fu_2367_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_1_6_V_fu_364 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1843)) begin
            addrCountME_1_7_V_fu_368 <= addrCountME_1_0_V_2_fu_2367_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_1_7_V_fu_368 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1847)) begin
            addrCountME_2_0_V_fu_372 <= addrCountME_2_0_V_2_fu_2514_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_2_0_V_fu_372 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1850)) begin
            addrCountME_2_1_V_fu_376 <= addrCountME_2_0_V_2_fu_2514_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_2_1_V_fu_376 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1853)) begin
            addrCountME_2_2_V_fu_380 <= addrCountME_2_0_V_2_fu_2514_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_2_2_V_fu_380 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1856)) begin
            addrCountME_2_3_V_fu_384 <= addrCountME_2_0_V_2_fu_2514_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_2_3_V_fu_384 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1859)) begin
            addrCountME_2_4_V_fu_388 <= addrCountME_2_0_V_2_fu_2514_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_2_4_V_fu_388 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1862)) begin
            addrCountME_2_5_V_fu_392 <= addrCountME_2_0_V_2_fu_2514_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_2_5_V_fu_392 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1865)) begin
            addrCountME_2_6_V_fu_396 <= addrCountME_2_0_V_2_fu_2514_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_2_6_V_fu_396 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1868)) begin
            addrCountME_2_7_V_fu_400 <= addrCountME_2_0_V_2_fu_2514_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_2_7_V_fu_400 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1872)) begin
            addrCountME_3_0_V_fu_404 <= addrCountME_3_0_V_2_fu_2661_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_3_0_V_fu_404 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1875)) begin
            addrCountME_3_1_V_fu_408 <= addrCountME_3_0_V_2_fu_2661_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_3_1_V_fu_408 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1878)) begin
            addrCountME_3_2_V_fu_412 <= addrCountME_3_0_V_2_fu_2661_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_3_2_V_fu_412 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1881)) begin
            addrCountME_3_3_V_fu_416 <= addrCountME_3_0_V_2_fu_2661_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_3_3_V_fu_416 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1884)) begin
            addrCountME_3_4_V_fu_420 <= addrCountME_3_0_V_2_fu_2661_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_3_4_V_fu_420 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1887)) begin
            addrCountME_3_5_V_fu_424 <= addrCountME_3_0_V_2_fu_2661_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_3_5_V_fu_424 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1890)) begin
            addrCountME_3_6_V_fu_428 <= addrCountME_3_0_V_2_fu_2661_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_3_6_V_fu_428 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1893)) begin
            addrCountME_3_7_V_fu_432 <= addrCountME_3_0_V_2_fu_2661_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_3_7_V_fu_432 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1897)) begin
            addrCountME_4_0_V_fu_436 <= addrCountME_4_0_V_2_fu_2808_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_4_0_V_fu_436 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1900)) begin
            addrCountME_4_1_V_fu_440 <= addrCountME_4_0_V_2_fu_2808_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_4_1_V_fu_440 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1903)) begin
            addrCountME_4_2_V_fu_444 <= addrCountME_4_0_V_2_fu_2808_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_4_2_V_fu_444 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1906)) begin
            addrCountME_4_3_V_fu_448 <= addrCountME_4_0_V_2_fu_2808_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_4_3_V_fu_448 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1909)) begin
            addrCountME_4_4_V_fu_452 <= addrCountME_4_0_V_2_fu_2808_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_4_4_V_fu_452 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1912)) begin
            addrCountME_4_5_V_fu_456 <= addrCountME_4_0_V_2_fu_2808_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_4_5_V_fu_456 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1915)) begin
            addrCountME_4_6_V_fu_460 <= addrCountME_4_0_V_2_fu_2808_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_4_6_V_fu_460 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1918)) begin
            addrCountME_4_7_V_fu_464 <= addrCountME_4_0_V_2_fu_2808_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_4_7_V_fu_464 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1922)) begin
            addrCountME_5_0_V_fu_468 <= addrCountME_5_0_V_2_fu_2955_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_5_0_V_fu_468 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1925)) begin
            addrCountME_5_1_V_fu_472 <= addrCountME_5_0_V_2_fu_2955_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_5_1_V_fu_472 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1928)) begin
            addrCountME_5_2_V_fu_476 <= addrCountME_5_0_V_2_fu_2955_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_5_2_V_fu_476 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1931)) begin
            addrCountME_5_3_V_fu_480 <= addrCountME_5_0_V_2_fu_2955_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_5_3_V_fu_480 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1934)) begin
            addrCountME_5_4_V_fu_484 <= addrCountME_5_0_V_2_fu_2955_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_5_4_V_fu_484 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1937)) begin
            addrCountME_5_5_V_fu_488 <= addrCountME_5_0_V_2_fu_2955_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_5_5_V_fu_488 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1940)) begin
            addrCountME_5_6_V_fu_492 <= addrCountME_5_0_V_2_fu_2955_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_5_6_V_fu_492 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1943)) begin
            addrCountME_5_7_V_fu_496 <= addrCountME_5_0_V_2_fu_2955_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_5_7_V_fu_496 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1947)) begin
            addrCountME_6_0_V_fu_500 <= addrCountME_6_0_V_2_fu_3102_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_6_0_V_fu_500 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1950)) begin
            addrCountME_6_1_V_fu_504 <= addrCountME_6_0_V_2_fu_3102_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_6_1_V_fu_504 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1953)) begin
            addrCountME_6_2_V_fu_508 <= addrCountME_6_0_V_2_fu_3102_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_6_2_V_fu_508 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1956)) begin
            addrCountME_6_3_V_fu_512 <= addrCountME_6_0_V_2_fu_3102_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_6_3_V_fu_512 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1959)) begin
            addrCountME_6_4_V_fu_516 <= addrCountME_6_0_V_2_fu_3102_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_6_4_V_fu_516 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1962)) begin
            addrCountME_6_5_V_fu_520 <= addrCountME_6_0_V_2_fu_3102_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_6_5_V_fu_520 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1965)) begin
            addrCountME_6_6_V_fu_524 <= addrCountME_6_0_V_2_fu_3102_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_6_6_V_fu_524 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1968)) begin
            addrCountME_6_7_V_fu_528 <= addrCountME_6_0_V_2_fu_3102_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_6_7_V_fu_528 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1972)) begin
            addrCountME_7_0_V_fu_532 <= addrCountME_7_0_V_2_fu_3249_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_7_0_V_fu_532 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1975)) begin
            addrCountME_7_1_V_fu_536 <= addrCountME_7_0_V_2_fu_3249_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_7_1_V_fu_536 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1978)) begin
            addrCountME_7_2_V_fu_540 <= addrCountME_7_0_V_2_fu_3249_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_7_2_V_fu_540 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1981)) begin
            addrCountME_7_3_V_fu_544 <= addrCountME_7_0_V_2_fu_3249_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_7_3_V_fu_544 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1984)) begin
            addrCountME_7_4_V_fu_548 <= addrCountME_7_0_V_2_fu_3249_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_7_4_V_fu_548 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1987)) begin
            addrCountME_7_5_V_fu_552 <= addrCountME_7_0_V_2_fu_3249_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_7_5_V_fu_552 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1990)) begin
            addrCountME_7_6_V_fu_556 <= addrCountME_7_0_V_2_fu_3249_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_7_6_V_fu_556 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_1993)) begin
            addrCountME_7_7_V_fu_560 <= addrCountME_7_0_V_2_fu_3249_p2;
        end else if ((1'b1 == ap_condition_1792)) begin
            addrCountME_7_7_V_fu_560 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln672_reg_3789 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        addr_index_assign7_reg_836 <= i_reg_3784;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln672_reg_3789 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        addr_index_assign7_reg_836 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_824_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_bx_V8_phi_reg_1129 <= bx_V;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_bx_V8_phi_reg_1129 <= ap_phi_reg_pp0_iter0_bx_V8_phi_reg_1129;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_824_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_nInputs_0_V_phi_reg_1105 <= nInputs_0_V_fu_1146_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_nInputs_0_V_phi_reg_1105 <= ap_phi_reg_pp0_iter0_nInputs_0_V_phi_reg_1105;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_824_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_nInputs_1_V_phi_reg_1093 <= nInputs_1_V_fu_1160_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_nInputs_1_V_phi_reg_1093 <= ap_phi_reg_pp0_iter0_nInputs_1_V_phi_reg_1093;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_824_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_nInputs_2_V_02_reg_1049 <= nInputs_2_V_fu_1174_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_nInputs_2_V_02_reg_1049 <= ap_phi_reg_pp0_iter0_nInputs_2_V_02_reg_1049;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_824_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_nInputs_2_V_phi_reg_1081 <= nInputs_2_V_fu_1174_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_nInputs_2_V_phi_reg_1081 <= ap_phi_reg_pp0_iter0_nInputs_2_V_phi_reg_1081;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_824_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_nInputs_3_V3_reg_1039 <= nInputs_1_V_fu_1160_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_nInputs_3_V3_reg_1039 <= ap_phi_reg_pp0_iter0_nInputs_3_V3_reg_1039;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_824_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_nInputs_3_V_01_reg_1059 <= nInputs_3_V_fu_1188_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_nInputs_3_V_01_reg_1059 <= ap_phi_reg_pp0_iter0_nInputs_3_V_01_reg_1059;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_824_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_nInputs_3_V_1_phi_reg_1069 <= nInputs_3_V_fu_1188_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_nInputs_3_V_1_phi_reg_1069 <= ap_phi_reg_pp0_iter0_nInputs_3_V_1_phi_reg_1069;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_824_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_nInputs_3_V_24_reg_1029 <= nInputs_0_V_fu_1146_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_nInputs_3_V_24_reg_1029 <= ap_phi_reg_pp0_iter0_nInputs_3_V_24_reg_1029;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_824_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_phi_reg_1117 <= trunc_ln209_fu_1142_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_phi_reg_1117 <= ap_phi_reg_pp0_iter0_p_phi_reg_1117;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_49)) begin
        if ((ap_phi_mux_do_init_phi_fu_824_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_what2_5_reg_1019 <= p_Result_12_3_fu_1202_p5;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_what2_5_reg_1019 <= ap_phi_reg_pp0_iter0_p_what2_5_reg_1019;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_310)) begin
        if ((do_init_reg_820 == 1'd0)) begin
            bx_V8_phi_reg_1129 <= ap_phi_mux_bx_V8_rewind_phi_fu_925_p6;
        end else if ((1'b1 == 1'b1)) begin
            bx_V8_phi_reg_1129 <= ap_phi_reg_pp0_iter1_bx_V8_phi_reg_1129;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (bx_o_V_1_vld_reg == 1'b0) & (bx_o_V_1_vld_in == 1'b1))) begin
        bx_o_V_1_vld_reg <= 1'b1;
    end else if (((bx_o_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (bx_o_V_1_vld_reg == 1'b1))) begin
        bx_o_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln672_reg_3789 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        do_init_reg_820 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln672_reg_3789 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_820 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_310)) begin
        if ((do_init_reg_820 == 1'd0)) begin
            nInputs_0_V_phi_reg_1105 <= ap_phi_mux_nInputs_0_V_rewind_phi_fu_897_p6;
        end else if ((1'b1 == 1'b1)) begin
            nInputs_0_V_phi_reg_1105 <= ap_phi_reg_pp0_iter1_nInputs_0_V_phi_reg_1105;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_310)) begin
        if ((do_init_reg_820 == 1'd0)) begin
            nInputs_1_V_phi_reg_1093 <= ap_phi_mux_nInputs_1_V_rewind_phi_fu_883_p6;
        end else if ((1'b1 == 1'b1)) begin
            nInputs_1_V_phi_reg_1093 <= ap_phi_reg_pp0_iter1_nInputs_1_V_phi_reg_1093;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_310)) begin
        if ((do_init_reg_820 == 1'd0)) begin
            nInputs_2_V_phi_reg_1081 <= ap_phi_mux_nInputs_2_V_rewind_phi_fu_869_p6;
        end else if ((1'b1 == 1'b1)) begin
            nInputs_2_V_phi_reg_1081 <= ap_phi_reg_pp0_iter1_nInputs_2_V_phi_reg_1081;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_310)) begin
        if ((do_init_reg_820 == 1'd0)) begin
            nInputs_3_V_1_phi_reg_1069 <= ap_phi_mux_nInputs_3_V_1_rewind_phi_fu_855_p6;
        end else if ((1'b1 == 1'b1)) begin
            nInputs_3_V_1_phi_reg_1069 <= ap_phi_reg_pp0_iter1_nInputs_3_V_1_phi_reg_1069;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln672_reg_3789_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_06_reg_1005 <= read_addr_V_1_reg_3855;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln672_reg_3789_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        p_06_reg_1005 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_310)) begin
        if ((do_init_reg_820 == 1'd0)) begin
            p_phi_reg_1117 <= ap_phi_mux_p_rewind_phi_fu_911_p6;
        end else if ((1'b1 == 1'b1)) begin
            p_phi_reg_1117 <= ap_phi_reg_pp0_iter1_p_phi_reg_1117;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        addr_index_assign7_reg_836_pp0_iter1_reg <= addr_index_assign7_reg_836;
        icmp_ln672_reg_3789 <= icmp_ln672_fu_1540_p2;
        icmp_ln672_reg_3789_pp0_iter1_reg <= icmp_ln672_reg_3789;
        icmp_ln687_reg_3799 <= icmp_ln687_fu_1574_p2;
        noStubsLeft_reg_3793 <= noStubsLeft_fu_1546_p2;
        trunc_ln42_reg_3825 <= trunc_ln42_fu_1596_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        addr_index_assign7_reg_836_pp0_iter2_reg <= addr_index_assign7_reg_836_pp0_iter1_reg;
        addr_index_assign7_reg_836_pp0_iter3_reg <= addr_index_assign7_reg_836_pp0_iter2_reg;
        addr_index_assign7_reg_836_pp0_iter4_reg <= addr_index_assign7_reg_836_pp0_iter3_reg;
        bend_V_reg_3874_pp0_iter4_reg <= bend_V_reg_3874;
        bx_V8_phi_reg_1129_pp0_iter2_reg <= bx_V8_phi_reg_1129;
        bx_V8_phi_reg_1129_pp0_iter3_reg <= bx_V8_phi_reg_1129_pp0_iter2_reg;
        bx_V8_phi_reg_1129_pp0_iter4_reg <= bx_V8_phi_reg_1129_pp0_iter3_reg;
        icmp_ln672_reg_3789_pp0_iter2_reg <= icmp_ln672_reg_3789_pp0_iter1_reg;
        icmp_ln672_reg_3789_pp0_iter3_reg <= icmp_ln672_reg_3789_pp0_iter2_reg;
        icmp_ln672_reg_3789_pp0_iter4_reg <= icmp_ln672_reg_3789_pp0_iter3_reg;
        icmp_ln687_reg_3799_pp0_iter2_reg <= icmp_ln687_reg_3799;
        noStubsLeft_reg_3793_pp0_iter2_reg <= noStubsLeft_reg_3793;
        noStubsLeft_reg_3793_pp0_iter3_reg <= noStubsLeft_reg_3793_pp0_iter2_reg;
        noStubsLeft_reg_3793_pp0_iter4_reg <= noStubsLeft_reg_3793_pp0_iter3_reg;
        or_ln675_3_reg_3866 <= or_ln675_3_fu_1803_p2;
        or_ln675_3_reg_3866_pp0_iter4_reg <= or_ln675_3_reg_3866;
        p_Val2_s_reg_3860 <= p_Val2_s_fu_1796_p3;
        p_Val2_s_reg_3860_pp0_iter4_reg <= p_Val2_s_reg_3860;
        trunc_ln42_reg_3825_pp0_iter2_reg <= trunc_ln42_reg_3825;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3793_pp0_iter2_reg == 1'd0))) begin
        bend_V_reg_3874 <= bend_V_fu_1817_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln672_reg_3789_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bx_V8_rewind_reg_921 <= bx_V8_phi_reg_1129;
        nInputs_0_V_rewind_reg_893 <= nInputs_0_V_phi_reg_1105;
        nInputs_1_V_rewind_reg_879 <= nInputs_1_V_phi_reg_1093;
        nInputs_2_V_02_rewind_reg_963 <= nInputs_3_V_9_reg_3835;
        nInputs_2_V_rewind_reg_865 <= nInputs_2_V_phi_reg_1081;
        nInputs_3_V3_rewind_reg_977 <= nInputs_3_V_11_reg_3840;
        nInputs_3_V_01_rewind_reg_949 <= nInputs_3_V_8_reg_3830;
        nInputs_3_V_1_rewind_reg_851 <= nInputs_3_V_1_phi_reg_1069;
        nInputs_3_V_24_rewind_reg_991 <= nInputs_3_V_12_reg_3845;
        p_rewind_reg_907 <= p_phi_reg_1117;
        p_what2_5_rewind_reg_935 <= p_what2_s_reg_3850;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (bx_o_V_1_vld_reg == 1'b0) & (bx_o_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (1'b1 == 1'b1) & (bx_o_V_1_vld_in == 1'b1) & (bx_o_V_1_vld_reg == 1'b1)))) begin
        bx_o_V_1_data_reg <= bx_V8_phi_reg_1129_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_3784 <= i_fu_1534_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3793_pp0_iter3_reg == 1'd0))) begin
        iphivm_V_reg_3894 <= {{phiCorr_V_fu_1944_p3[16:12]}};
        tmp_V_reg_3900 <= {{phiCorr_V_fu_1944_p3[16:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nInputs_3_V_11_reg_3840 <= nInputs_3_V_11_fu_1726_p3;
        nInputs_3_V_12_reg_3845 <= nInputs_3_V_12_fu_1734_p3;
        nInputs_3_V_8_reg_3830 <= nInputs_3_V_8_fu_1686_p3;
        nInputs_3_V_9_reg_3835 <= nInputs_3_V_9_fu_1710_p3;
        p_what2_s_reg_3850 <= p_what2_s_fu_1742_p3;
        read_addr_V_1_reg_3855 <= read_addr_V_1_fu_1768_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3793_pp0_iter3_reg == 1'd0) & (or_ln675_3_reg_3866 == 1'd1))) begin
        p_Result_i6_i_reg_3889 <= {{phiCorr_V_fu_1944_p3[11:9]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln672_reg_3789_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_367)) begin
        if ((icmp_ln672_reg_3789 == 1'd1)) begin
            ap_phi_mux_addr_index_assign7_phi_fu_840_p6 = 7'd0;
        end else if ((icmp_ln672_reg_3789 == 1'd0)) begin
            ap_phi_mux_addr_index_assign7_phi_fu_840_p6 = i_reg_3784;
        end else begin
            ap_phi_mux_addr_index_assign7_phi_fu_840_p6 = addr_index_assign7_reg_836;
        end
    end else begin
        ap_phi_mux_addr_index_assign7_phi_fu_840_p6 = addr_index_assign7_reg_836;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln672_reg_3789_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_bx_V8_rewind_phi_fu_925_p6 = bx_V8_phi_reg_1129;
    end else begin
        ap_phi_mux_bx_V8_rewind_phi_fu_925_p6 = bx_V8_rewind_reg_921;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_367)) begin
        if ((icmp_ln672_reg_3789 == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_824_p6 = 1'd1;
        end else if ((icmp_ln672_reg_3789 == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_824_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_824_p6 = do_init_reg_820;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_824_p6 = do_init_reg_820;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln672_reg_3789_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_nInputs_0_V_rewind_phi_fu_897_p6 = nInputs_0_V_phi_reg_1105;
    end else begin
        ap_phi_mux_nInputs_0_V_rewind_phi_fu_897_p6 = nInputs_0_V_rewind_reg_893;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln672_reg_3789_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_nInputs_1_V_rewind_phi_fu_883_p6 = nInputs_1_V_phi_reg_1093;
    end else begin
        ap_phi_mux_nInputs_1_V_rewind_phi_fu_883_p6 = nInputs_1_V_rewind_reg_879;
    end
end

always @ (*) begin
    if ((do_init_reg_820 == 1'd0)) begin
        ap_phi_mux_nInputs_2_V_02_phi_fu_1052_p4 = ap_phi_mux_nInputs_2_V_02_rewind_phi_fu_967_p6;
    end else begin
        ap_phi_mux_nInputs_2_V_02_phi_fu_1052_p4 = ap_phi_reg_pp0_iter1_nInputs_2_V_02_reg_1049;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln672_reg_3789_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_nInputs_2_V_02_rewind_phi_fu_967_p6 = nInputs_3_V_9_reg_3835;
    end else begin
        ap_phi_mux_nInputs_2_V_02_rewind_phi_fu_967_p6 = nInputs_2_V_02_rewind_reg_963;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln672_reg_3789_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_nInputs_2_V_rewind_phi_fu_869_p6 = nInputs_2_V_phi_reg_1081;
    end else begin
        ap_phi_mux_nInputs_2_V_rewind_phi_fu_869_p6 = nInputs_2_V_rewind_reg_865;
    end
end

always @ (*) begin
    if ((do_init_reg_820 == 1'd0)) begin
        ap_phi_mux_nInputs_3_V3_phi_fu_1042_p4 = ap_phi_mux_nInputs_3_V3_rewind_phi_fu_981_p6;
    end else begin
        ap_phi_mux_nInputs_3_V3_phi_fu_1042_p4 = ap_phi_reg_pp0_iter1_nInputs_3_V3_reg_1039;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln672_reg_3789_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_nInputs_3_V3_rewind_phi_fu_981_p6 = nInputs_3_V_11_reg_3840;
    end else begin
        ap_phi_mux_nInputs_3_V3_rewind_phi_fu_981_p6 = nInputs_3_V3_rewind_reg_977;
    end
end

always @ (*) begin
    if ((do_init_reg_820 == 1'd0)) begin
        ap_phi_mux_nInputs_3_V_01_phi_fu_1062_p4 = ap_phi_mux_nInputs_3_V_01_rewind_phi_fu_953_p6;
    end else begin
        ap_phi_mux_nInputs_3_V_01_phi_fu_1062_p4 = ap_phi_reg_pp0_iter1_nInputs_3_V_01_reg_1059;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln672_reg_3789_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_nInputs_3_V_01_rewind_phi_fu_953_p6 = nInputs_3_V_8_reg_3830;
    end else begin
        ap_phi_mux_nInputs_3_V_01_rewind_phi_fu_953_p6 = nInputs_3_V_01_rewind_reg_949;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln672_reg_3789_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_nInputs_3_V_1_rewind_phi_fu_855_p6 = nInputs_3_V_1_phi_reg_1069;
    end else begin
        ap_phi_mux_nInputs_3_V_1_rewind_phi_fu_855_p6 = nInputs_3_V_1_rewind_reg_851;
    end
end

always @ (*) begin
    if ((do_init_reg_820 == 1'd0)) begin
        ap_phi_mux_nInputs_3_V_24_phi_fu_1032_p4 = ap_phi_mux_nInputs_3_V_24_rewind_phi_fu_995_p6;
    end else begin
        ap_phi_mux_nInputs_3_V_24_phi_fu_1032_p4 = ap_phi_reg_pp0_iter1_nInputs_3_V_24_reg_1029;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln672_reg_3789_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_nInputs_3_V_24_rewind_phi_fu_995_p6 = nInputs_3_V_12_reg_3845;
    end else begin
        ap_phi_mux_nInputs_3_V_24_rewind_phi_fu_995_p6 = nInputs_3_V_24_rewind_reg_991;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln672_reg_3789_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_06_phi_fu_1009_p6 = 7'd0;
        end else if ((icmp_ln672_reg_3789_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_06_phi_fu_1009_p6 = read_addr_V_1_reg_3855;
        end else begin
            ap_phi_mux_p_06_phi_fu_1009_p6 = p_06_reg_1005;
        end
    end else begin
        ap_phi_mux_p_06_phi_fu_1009_p6 = p_06_reg_1005;
    end
end

always @ (*) begin
    if ((do_init_reg_820 == 1'd0)) begin
        ap_phi_mux_p_phi_phi_fu_1121_p4 = ap_phi_mux_p_rewind_phi_fu_911_p6;
    end else begin
        ap_phi_mux_p_phi_phi_fu_1121_p4 = ap_phi_reg_pp0_iter1_p_phi_reg_1117;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln672_reg_3789_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_p_rewind_phi_fu_911_p6 = p_phi_reg_1117;
    end else begin
        ap_phi_mux_p_rewind_phi_fu_911_p6 = p_rewind_reg_907;
    end
end

always @ (*) begin
    if ((do_init_reg_820 == 1'd0)) begin
        ap_phi_mux_p_what2_5_phi_fu_1022_p4 = ap_phi_mux_p_what2_5_rewind_phi_fu_939_p6;
    end else begin
        ap_phi_mux_p_what2_5_phi_fu_1022_p4 = ap_phi_reg_pp0_iter1_p_what2_5_reg_1019;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln672_reg_3789_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_p_what2_5_rewind_phi_fu_939_p6 = p_what2_s_reg_3850;
    end else begin
        ap_phi_mux_p_what2_5_rewind_phi_fu_939_p6 = p_what2_5_rewind_reg_935;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln672_fu_1540_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((bx_o_V_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (bx_o_V_1_vld_reg == 1'b1)))) begin
        bx_o_V_1_ack_in = 1'b1;
    end else begin
        bx_o_V_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln672_reg_3789_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        bx_o_V_1_vld_in = 1'b1;
    end else begin
        bx_o_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        inputStubs_0_dataarray_data_V_ce0 = 1'b1;
    end else begin
        inputStubs_0_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        inputStubs_1_dataarray_data_V_ce0 = 1'b1;
    end else begin
        inputStubs_1_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        inputStubs_2_dataarray_data_V_ce0 = 1'b1;
    end else begin
        inputStubs_2_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        inputStubs_3_dataarray_data_V_ce0 = 1'b1;
    end else begin
        inputStubs_3_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        lut_1_ce0 = 1'b1;
    end else begin
        lut_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lut_ce0 = 1'b1;
    end else begin
        lut_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesAS_0_dataarray_data_V_ce0 = 1'b1;
    end else begin
        memoriesAS_0_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesAS_0_dataarray_data_V_we0 = 1'b1;
    end else begin
        memoriesAS_0_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_0_dataarray_data_V_ce0 = 1'b1;
    end else begin
        memoriesME_0_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (icmp_ln66_fu_2183_p2 == 1'd1) & (or_ln768_fu_2131_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_0_dataarray_data_V_we0 = 1'b1;
    end else begin
        memoriesME_0_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_1_dataarray_data_V_ce0 = 1'b1;
    end else begin
        memoriesME_1_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (icmp_ln66_1_fu_2330_p2 == 1'd1) & (or_ln768_1_fu_2278_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_1_dataarray_data_V_we0 = 1'b1;
    end else begin
        memoriesME_1_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_2_dataarray_data_V_ce0 = 1'b1;
    end else begin
        memoriesME_2_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (icmp_ln66_2_fu_2477_p2 == 1'd1) & (or_ln768_2_fu_2425_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_2_dataarray_data_V_we0 = 1'b1;
    end else begin
        memoriesME_2_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_3_dataarray_data_V_ce0 = 1'b1;
    end else begin
        memoriesME_3_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (icmp_ln66_3_fu_2624_p2 == 1'd1) & (or_ln768_3_fu_2572_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_3_dataarray_data_V_we0 = 1'b1;
    end else begin
        memoriesME_3_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_4_dataarray_data_V_ce0 = 1'b1;
    end else begin
        memoriesME_4_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (icmp_ln66_4_fu_2771_p2 == 1'd1) & (or_ln768_4_fu_2719_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_4_dataarray_data_V_we0 = 1'b1;
    end else begin
        memoriesME_4_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_5_dataarray_data_V_ce0 = 1'b1;
    end else begin
        memoriesME_5_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (icmp_ln66_5_fu_2918_p2 == 1'd1) & (or_ln768_5_fu_2866_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_5_dataarray_data_V_we0 = 1'b1;
    end else begin
        memoriesME_5_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_6_dataarray_data_V_ce0 = 1'b1;
    end else begin
        memoriesME_6_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (icmp_ln66_6_fu_3065_p2 == 1'd1) & (or_ln768_6_fu_3013_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_6_dataarray_data_V_we0 = 1'b1;
    end else begin
        memoriesME_6_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_7_dataarray_data_V_ce0 = 1'b1;
    end else begin
        memoriesME_7_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (icmp_ln66_7_fu_3212_p2 == 1'd1) & (or_ln768_7_fu_3160_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        memoriesME_7_dataarray_data_V_we0 = 1'b1;
    end else begin
        memoriesME_7_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1353_1_fu_2348_p2 = (zext_ln1353_1_fu_2344_p1 + shl_ln1352_1_fu_2336_p3);

assign add_ln1353_2_fu_2495_p2 = (zext_ln1353_2_fu_2491_p1 + shl_ln1352_2_fu_2483_p3);

assign add_ln1353_3_fu_2642_p2 = (zext_ln1353_3_fu_2638_p1 + shl_ln1352_3_fu_2630_p3);

assign add_ln1353_4_fu_2789_p2 = (zext_ln1353_4_fu_2785_p1 + shl_ln1352_4_fu_2777_p3);

assign add_ln1353_5_fu_2936_p2 = (zext_ln1353_5_fu_2932_p1 + shl_ln1352_5_fu_2924_p3);

assign add_ln1353_6_fu_3083_p2 = (zext_ln1353_6_fu_3079_p1 + shl_ln1352_6_fu_3071_p3);

assign add_ln1353_7_fu_3230_p2 = (zext_ln1353_7_fu_3226_p1 + shl_ln1352_7_fu_3218_p3);

assign add_ln1353_fu_2201_p2 = (zext_ln1353_fu_2197_p1 + shl_ln_fu_2189_p3);

assign addrCountME_0_0_V_2_fu_2220_p2 = (tmp_2_fu_2161_p10 + 5'd1);

assign addrCountME_1_0_V_2_fu_2367_p2 = (tmp_5_fu_2308_p10 + 5'd1);

assign addrCountME_2_0_V_2_fu_2514_p2 = (tmp_6_fu_2455_p10 + 5'd1);

assign addrCountME_3_0_V_2_fu_2661_p2 = (tmp_8_fu_2602_p10 + 5'd1);

assign addrCountME_4_0_V_2_fu_2808_p2 = (tmp_10_fu_2749_p10 + 5'd1);

assign addrCountME_5_0_V_2_fu_2955_p2 = (tmp_12_fu_2896_p10 + 5'd1);

assign addrCountME_6_0_V_2_fu_3102_p2 = (tmp_14_fu_3043_p10 + 5'd1);

assign addrCountME_7_0_V_2_fu_3249_p2 = (tmp_16_fu_3190_p10 + 5'd1);

assign and_ln675_fu_1756_p2 = (xor_ln675_fu_1750_p2 & resetNext_fu_1614_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp0_stage0_iter5 = (bx_o_V_1_ack_in == 1'b0);
end

always @ (*) begin
    ap_condition_1792 = ((ap_phi_mux_do_init_phi_fu_824_p6 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_1797 = ((select_ln675_10_fu_2097_p3 == 3'd0) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_fu_2131_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1800 = ((select_ln675_10_fu_2097_p3 == 3'd1) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_fu_2131_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1803 = ((select_ln675_10_fu_2097_p3 == 3'd2) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_fu_2131_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1806 = ((select_ln675_10_fu_2097_p3 == 3'd3) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_fu_2131_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1809 = ((select_ln675_10_fu_2097_p3 == 3'd4) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_fu_2131_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1812 = ((select_ln675_10_fu_2097_p3 == 3'd5) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_fu_2131_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1815 = ((select_ln675_10_fu_2097_p3 == 3'd6) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_fu_2131_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1818 = ((select_ln675_10_fu_2097_p3 == 3'd7) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_fu_2131_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1822 = ((select_ln675_10_fu_2097_p3 == 3'd0) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_1_fu_2278_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1825 = ((select_ln675_10_fu_2097_p3 == 3'd1) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_1_fu_2278_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1828 = ((select_ln675_10_fu_2097_p3 == 3'd2) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_1_fu_2278_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1831 = ((select_ln675_10_fu_2097_p3 == 3'd3) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_1_fu_2278_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1834 = ((select_ln675_10_fu_2097_p3 == 3'd4) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_1_fu_2278_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1837 = ((select_ln675_10_fu_2097_p3 == 3'd5) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_1_fu_2278_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1840 = ((select_ln675_10_fu_2097_p3 == 3'd6) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_1_fu_2278_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1843 = ((select_ln675_10_fu_2097_p3 == 3'd7) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_1_fu_2278_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1847 = ((select_ln675_10_fu_2097_p3 == 3'd0) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_2_fu_2425_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1850 = ((select_ln675_10_fu_2097_p3 == 3'd1) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_2_fu_2425_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1853 = ((select_ln675_10_fu_2097_p3 == 3'd2) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_2_fu_2425_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1856 = ((select_ln675_10_fu_2097_p3 == 3'd3) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_2_fu_2425_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1859 = ((select_ln675_10_fu_2097_p3 == 3'd4) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_2_fu_2425_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1862 = ((select_ln675_10_fu_2097_p3 == 3'd5) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_2_fu_2425_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1865 = ((select_ln675_10_fu_2097_p3 == 3'd6) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_2_fu_2425_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1868 = ((select_ln675_10_fu_2097_p3 == 3'd7) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_2_fu_2425_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1872 = ((select_ln675_10_fu_2097_p3 == 3'd0) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_3_fu_2572_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1875 = ((select_ln675_10_fu_2097_p3 == 3'd1) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_3_fu_2572_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1878 = ((select_ln675_10_fu_2097_p3 == 3'd2) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_3_fu_2572_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1881 = ((select_ln675_10_fu_2097_p3 == 3'd3) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_3_fu_2572_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1884 = ((select_ln675_10_fu_2097_p3 == 3'd4) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_3_fu_2572_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1887 = ((select_ln675_10_fu_2097_p3 == 3'd5) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_3_fu_2572_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1890 = ((select_ln675_10_fu_2097_p3 == 3'd6) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_3_fu_2572_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1893 = ((select_ln675_10_fu_2097_p3 == 3'd7) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_3_fu_2572_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1897 = ((select_ln675_10_fu_2097_p3 == 3'd0) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_4_fu_2719_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1900 = ((select_ln675_10_fu_2097_p3 == 3'd1) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_4_fu_2719_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1903 = ((select_ln675_10_fu_2097_p3 == 3'd2) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_4_fu_2719_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1906 = ((select_ln675_10_fu_2097_p3 == 3'd3) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_4_fu_2719_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1909 = ((select_ln675_10_fu_2097_p3 == 3'd4) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_4_fu_2719_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1912 = ((select_ln675_10_fu_2097_p3 == 3'd5) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_4_fu_2719_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1915 = ((select_ln675_10_fu_2097_p3 == 3'd6) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_4_fu_2719_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1918 = ((select_ln675_10_fu_2097_p3 == 3'd7) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_4_fu_2719_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1922 = ((select_ln675_10_fu_2097_p3 == 3'd0) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_5_fu_2866_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1925 = ((select_ln675_10_fu_2097_p3 == 3'd1) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_5_fu_2866_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1928 = ((select_ln675_10_fu_2097_p3 == 3'd2) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_5_fu_2866_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1931 = ((select_ln675_10_fu_2097_p3 == 3'd3) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_5_fu_2866_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1934 = ((select_ln675_10_fu_2097_p3 == 3'd4) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_5_fu_2866_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1937 = ((select_ln675_10_fu_2097_p3 == 3'd5) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_5_fu_2866_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1940 = ((select_ln675_10_fu_2097_p3 == 3'd6) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_5_fu_2866_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1943 = ((select_ln675_10_fu_2097_p3 == 3'd7) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_5_fu_2866_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1947 = ((select_ln675_10_fu_2097_p3 == 3'd0) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_6_fu_3013_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1950 = ((select_ln675_10_fu_2097_p3 == 3'd1) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_6_fu_3013_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1953 = ((select_ln675_10_fu_2097_p3 == 3'd2) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_6_fu_3013_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1956 = ((select_ln675_10_fu_2097_p3 == 3'd3) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_6_fu_3013_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1959 = ((select_ln675_10_fu_2097_p3 == 3'd4) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_6_fu_3013_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1962 = ((select_ln675_10_fu_2097_p3 == 3'd5) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_6_fu_3013_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1965 = ((select_ln675_10_fu_2097_p3 == 3'd6) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_6_fu_3013_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1968 = ((select_ln675_10_fu_2097_p3 == 3'd7) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_6_fu_3013_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1972 = ((select_ln675_10_fu_2097_p3 == 3'd0) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_7_fu_3160_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1975 = ((select_ln675_10_fu_2097_p3 == 3'd1) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_7_fu_3160_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1978 = ((select_ln675_10_fu_2097_p3 == 3'd2) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_7_fu_3160_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1981 = ((select_ln675_10_fu_2097_p3 == 3'd3) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_7_fu_3160_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1984 = ((select_ln675_10_fu_2097_p3 == 3'd4) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_7_fu_3160_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1987 = ((select_ln675_10_fu_2097_p3 == 3'd5) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_7_fu_3160_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1990 = ((select_ln675_10_fu_2097_p3 == 3'd6) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_7_fu_3160_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_1993 = ((select_ln675_10_fu_2097_p3 == 3'd7) & (noStubsLeft_reg_3793_pp0_iter4_reg == 1'd0) & (or_ln768_7_fu_3160_p2 == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_310 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_367 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_49 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_bx_V8_phi_reg_1129 = 'bx;

assign ap_phi_reg_pp0_iter0_nInputs_0_V_phi_reg_1105 = 'bx;

assign ap_phi_reg_pp0_iter0_nInputs_1_V_phi_reg_1093 = 'bx;

assign ap_phi_reg_pp0_iter0_nInputs_2_V_02_reg_1049 = 'bx;

assign ap_phi_reg_pp0_iter0_nInputs_2_V_phi_reg_1081 = 'bx;

assign ap_phi_reg_pp0_iter0_nInputs_3_V3_reg_1039 = 'bx;

assign ap_phi_reg_pp0_iter0_nInputs_3_V_01_reg_1059 = 'bx;

assign ap_phi_reg_pp0_iter0_nInputs_3_V_1_phi_reg_1069 = 'bx;

assign ap_phi_reg_pp0_iter0_nInputs_3_V_24_reg_1029 = 'bx;

assign ap_phi_reg_pp0_iter0_p_phi_reg_1117 = 'bx;

assign ap_phi_reg_pp0_iter0_p_what2_5_reg_1019 = 'bx;

assign bend_V_fu_1817_p1 = p_Val2_s_fu_1796_p3[3:0];

assign bx_o_V = bx_o_V_1_data_reg;

assign bx_o_V_ap_vld = bx_o_V_1_vld_reg;

assign finebinindex_V_fu_1878_p2 = (or_ln_i_fu_1870_p3 ^ 11'd1024);

assign i_fu_1534_p2 = (7'd1 + ap_phi_mux_addr_index_assign7_phi_fu_840_p6);

assign icmp_ln268_fu_2033_p2 = ((minus_V_fu_2023_p4 > iphivm_V_reg_3894) ? 1'b1 : 1'b0);

assign icmp_ln270_fu_2046_p2 = ((plus_V_fu_2008_p4 < iphivm_V_reg_3894) ? 1'b1 : 1'b0);

assign icmp_ln66_1_fu_2330_p2 = ((tmp_5_fu_2308_p10 < 5'd15) ? 1'b1 : 1'b0);

assign icmp_ln66_2_fu_2477_p2 = ((tmp_6_fu_2455_p10 < 5'd15) ? 1'b1 : 1'b0);

assign icmp_ln66_3_fu_2624_p2 = ((tmp_8_fu_2602_p10 < 5'd15) ? 1'b1 : 1'b0);

assign icmp_ln66_4_fu_2771_p2 = ((tmp_10_fu_2749_p10 < 5'd15) ? 1'b1 : 1'b0);

assign icmp_ln66_5_fu_2918_p2 = ((tmp_12_fu_2896_p10 < 5'd15) ? 1'b1 : 1'b0);

assign icmp_ln66_6_fu_3065_p2 = ((tmp_14_fu_3043_p10 < 5'd15) ? 1'b1 : 1'b0);

assign icmp_ln66_7_fu_3212_p2 = ((tmp_16_fu_3190_p10 < 5'd15) ? 1'b1 : 1'b0);

assign icmp_ln66_fu_2183_p2 = ((tmp_2_fu_2161_p10 < 5'd15) ? 1'b1 : 1'b0);

assign icmp_ln672_fu_1540_p2 = ((ap_phi_mux_addr_index_assign7_phi_fu_840_p6 == 7'd107) ? 1'b1 : 1'b0);

assign icmp_ln687_fu_1574_p2 = ((tmp_17_fu_1564_p4 == 30'd0) ? 1'b1 : 1'b0);

assign icmp_ln701_1_fu_1648_p2 = ((trunc_ln42_fu_1596_p1 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln701_2_fu_1654_p2 = ((trunc_ln42_fu_1596_p1 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln701_fu_1642_p2 = ((trunc_ln42_fu_1596_p1 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln768_10_fu_2854_p2 = ((select_ln675_9_fu_2080_p3 == 5'd13) ? 1'b1 : 1'b0);

assign icmp_ln768_11_fu_2860_p2 = ((select_ln675_8_fu_2073_p3 == 5'd13) ? 1'b1 : 1'b0);

assign icmp_ln768_12_fu_3001_p2 = ((select_ln675_9_fu_2080_p3 == 5'd14) ? 1'b1 : 1'b0);

assign icmp_ln768_13_fu_3007_p2 = ((select_ln675_8_fu_2073_p3 == 5'd14) ? 1'b1 : 1'b0);

assign icmp_ln768_14_fu_3148_p2 = ((select_ln675_9_fu_2080_p3 == 5'd15) ? 1'b1 : 1'b0);

assign icmp_ln768_15_fu_3154_p2 = ((select_ln675_8_fu_2073_p3 == 5'd15) ? 1'b1 : 1'b0);

assign icmp_ln768_1_fu_2125_p2 = ((select_ln675_8_fu_2073_p3 == 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln768_2_fu_2266_p2 = ((select_ln675_9_fu_2080_p3 == 5'd9) ? 1'b1 : 1'b0);

assign icmp_ln768_3_fu_2272_p2 = ((select_ln675_8_fu_2073_p3 == 5'd9) ? 1'b1 : 1'b0);

assign icmp_ln768_4_fu_2413_p2 = ((select_ln675_9_fu_2080_p3 == 5'd10) ? 1'b1 : 1'b0);

assign icmp_ln768_5_fu_2419_p2 = ((select_ln675_8_fu_2073_p3 == 5'd10) ? 1'b1 : 1'b0);

assign icmp_ln768_6_fu_2560_p2 = ((select_ln675_9_fu_2080_p3 == 5'd11) ? 1'b1 : 1'b0);

assign icmp_ln768_7_fu_2566_p2 = ((select_ln675_8_fu_2073_p3 == 5'd11) ? 1'b1 : 1'b0);

assign icmp_ln768_8_fu_2707_p2 = ((select_ln675_9_fu_2080_p3 == 5'd12) ? 1'b1 : 1'b0);

assign icmp_ln768_9_fu_2713_p2 = ((select_ln675_8_fu_2073_p3 == 5'd12) ? 1'b1 : 1'b0);

assign icmp_ln768_fu_2119_p2 = ((select_ln675_9_fu_2080_p3 == 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln841_1_fu_1168_p2 = ((nInputs_1_V_fu_1160_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln841_2_fu_1182_p2 = ((nInputs_2_V_fu_1174_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln841_3_fu_1196_p2 = ((nInputs_3_V_fu_1188_p3 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln841_fu_1154_p2 = ((nInputs_0_V_fu_1146_p3 != 7'd0) ? 1'b1 : 1'b0);

assign indexr_V_fu_1860_p4 = {{ret_V_fu_1821_p2[6:3]}};

assign inputStubs_0_dataarray_data_V_address0 = zext_ln42_fu_1588_p1;

assign inputStubs_1_dataarray_data_V_address0 = zext_ln42_fu_1588_p1;

assign inputStubs_2_dataarray_data_V_address0 = zext_ln42_fu_1588_p1;

assign inputStubs_3_dataarray_data_V_address0 = zext_ln42_fu_1588_p1;

assign ivmMinus_fu_2038_p3 = ((icmp_ln268_fu_2033_p2[0:0] === 1'b1) ? 5'd0 : minus_V_fu_2023_p4);

assign ivmPlus_fu_2051_p3 = ((icmp_ln270_fu_2046_p2[0:0] === 1'b1) ? 5'd31 : plus_V_fu_2008_p4);

assign lut_1_address0 = zext_ln544_1_fu_1884_p1;

assign lut_address0 = zext_ln544_fu_1845_p1;


always @ (zext_ln684_fu_1552_p1) begin
    if (zext_ln684_fu_1552_p1[0] == 1'b1) begin
        mem_index_fu_1556_p3 = 32'd0;
    end else if (zext_ln684_fu_1552_p1[1] == 1'b1) begin
        mem_index_fu_1556_p3 = 32'd1;
    end else if (zext_ln684_fu_1552_p1[2] == 1'b1) begin
        mem_index_fu_1556_p3 = 32'd2;
    end else if (zext_ln684_fu_1552_p1[3] == 1'b1) begin
        mem_index_fu_1556_p3 = 32'd3;
    end else if (zext_ln684_fu_1552_p1[4] == 1'b1) begin
        mem_index_fu_1556_p3 = 32'd4;
    end else if (zext_ln684_fu_1552_p1[5] == 1'b1) begin
        mem_index_fu_1556_p3 = 32'd5;
    end else if (zext_ln684_fu_1552_p1[6] == 1'b1) begin
        mem_index_fu_1556_p3 = 32'd6;
    end else if (zext_ln684_fu_1552_p1[7] == 1'b1) begin
        mem_index_fu_1556_p3 = 32'd7;
    end else if (zext_ln684_fu_1552_p1[8] == 1'b1) begin
        mem_index_fu_1556_p3 = 32'd8;
    end else if (zext_ln684_fu_1552_p1[9] == 1'b1) begin
        mem_index_fu_1556_p3 = 32'd9;
    end else if (zext_ln684_fu_1552_p1[10] == 1'b1) begin
        mem_index_fu_1556_p3 = 32'd10;
    end else if (zext_ln684_fu_1552_p1[11] == 1'b1) begin
        mem_index_fu_1556_p3 = 32'd11;
    end else if (zext_ln684_fu_1552_p1[12] == 1'b1) begin
        mem_index_fu_1556_p3 = 32'd12;
    end else if (zext_ln684_fu_1552_p1[13] == 1'b1) begin
        mem_index_fu_1556_p3 = 32'd13;
    end else if (zext_ln684_fu_1552_p1[14] == 1'b1) begin
        mem_index_fu_1556_p3 = 32'd14;
    end else if (zext_ln684_fu_1552_p1[15] == 1'b1) begin
        mem_index_fu_1556_p3 = 32'd15;
    end else if (zext_ln684_fu_1552_p1[16] == 1'b1) begin
        mem_index_fu_1556_p3 = 32'd16;
    end else if (zext_ln684_fu_1552_p1[17] == 1'b1) begin
        mem_index_fu_1556_p3 = 32'd17;
    end else if (zext_ln684_fu_1552_p1[18] == 1'b1) begin
        mem_index_fu_1556_p3 = 32'd18;
    end else if (zext_ln684_fu_1552_p1[19] == 1'b1) begin
        mem_index_fu_1556_p3 = 32'd19;
    end else if (zext_ln684_fu_1552_p1[20] == 1'b1) begin
        mem_index_fu_1556_p3 = 32'd20;
    end else if (zext_ln684_fu_1552_p1[21] == 1'b1) begin
        mem_index_fu_1556_p3 = 32'd21;
    end else if (zext_ln684_fu_1552_p1[22] == 1'b1) begin
        mem_index_fu_1556_p3 = 32'd22;
    end else if (zext_ln684_fu_1552_p1[23] == 1'b1) begin
        mem_index_fu_1556_p3 = 32'd23;
    end else if (zext_ln684_fu_1552_p1[24] == 1'b1) begin
        mem_index_fu_1556_p3 = 32'd24;
    end else if (zext_ln684_fu_1552_p1[25] == 1'b1) begin
        mem_index_fu_1556_p3 = 32'd25;
    end else if (zext_ln684_fu_1552_p1[26] == 1'b1) begin
        mem_index_fu_1556_p3 = 32'd26;
    end else if (zext_ln684_fu_1552_p1[27] == 1'b1) begin
        mem_index_fu_1556_p3 = 32'd27;
    end else if (zext_ln684_fu_1552_p1[28] == 1'b1) begin
        mem_index_fu_1556_p3 = 32'd28;
    end else if (zext_ln684_fu_1552_p1[29] == 1'b1) begin
        mem_index_fu_1556_p3 = 32'd29;
    end else if (zext_ln684_fu_1552_p1[30] == 1'b1) begin
        mem_index_fu_1556_p3 = 32'd30;
    end else if (zext_ln684_fu_1552_p1[31] == 1'b1) begin
        mem_index_fu_1556_p3 = 32'd31;
    end else begin
        mem_index_fu_1556_p3 = 32'd32;
    end
end

assign memoriesAS_0_dataarray_data_V_address0 = zext_ln321_fu_1990_p1;

assign memoriesAS_0_dataarray_data_V_d0 = p_Val2_s_reg_3860_pp0_iter4_reg;

assign memoriesME_0_dataarray_data_V_address0 = zext_ln321_1_fu_2215_p1;

assign memoriesME_0_dataarray_data_V_d0 = stubME_data_V_2_fu_2104_p3;

assign memoriesME_1_dataarray_data_V_address0 = zext_ln321_2_fu_2362_p1;

assign memoriesME_1_dataarray_data_V_d0 = stubME_data_V_2_fu_2104_p3;

assign memoriesME_2_dataarray_data_V_address0 = zext_ln321_3_fu_2509_p1;

assign memoriesME_2_dataarray_data_V_d0 = stubME_data_V_2_fu_2104_p3;

assign memoriesME_3_dataarray_data_V_address0 = zext_ln321_4_fu_2656_p1;

assign memoriesME_3_dataarray_data_V_d0 = stubME_data_V_2_fu_2104_p3;

assign memoriesME_4_dataarray_data_V_address0 = zext_ln321_5_fu_2803_p1;

assign memoriesME_4_dataarray_data_V_d0 = stubME_data_V_2_fu_2104_p3;

assign memoriesME_5_dataarray_data_V_address0 = zext_ln321_6_fu_2950_p1;

assign memoriesME_5_dataarray_data_V_d0 = stubME_data_V_2_fu_2104_p3;

assign memoriesME_6_dataarray_data_V_address0 = zext_ln321_7_fu_3097_p1;

assign memoriesME_6_dataarray_data_V_d0 = stubME_data_V_2_fu_2104_p3;

assign memoriesME_7_dataarray_data_V_address0 = zext_ln321_8_fu_3244_p1;

assign memoriesME_7_dataarray_data_V_d0 = stubME_data_V_2_fu_2104_p3;

assign minus_V_fu_2023_p4 = {{tmp_V_7_fu_2018_p2[6:2]}};

assign nInputs_0_V_fu_1146_p3 = ((trunc_ln209_fu_1142_p1[0:0] === 1'b1) ? inputStubs_0_nentries_1_V : inputStubs_0_nentries_0_V);

assign nInputs_1_V_fu_1160_p3 = ((trunc_ln209_fu_1142_p1[0:0] === 1'b1) ? inputStubs_1_nentries_1_V : inputStubs_1_nentries_0_V);

assign nInputs_2_V_fu_1174_p3 = ((trunc_ln209_fu_1142_p1[0:0] === 1'b1) ? inputStubs_2_nentries_1_V : inputStubs_2_nentries_0_V);

assign nInputs_3_V_10_fu_1636_p2 = ($signed(7'd127) + $signed(tmp_fu_1600_p6));

assign nInputs_3_V_11_fu_1726_p3 = ((or_ln675_fu_1668_p2[0:0] === 1'b1) ? ap_phi_mux_nInputs_3_V3_phi_fu_1042_p4 : select_ln675_3_fu_1718_p3);

assign nInputs_3_V_12_fu_1734_p3 = ((noStubsLeft_fu_1546_p2[0:0] === 1'b1) ? ap_phi_mux_nInputs_3_V_24_phi_fu_1032_p4 : nInputs_3_V_7_fu_1660_p3);

assign nInputs_3_V_7_fu_1660_p3 = ((icmp_ln701_2_fu_1654_p2[0:0] === 1'b1) ? nInputs_3_V_10_fu_1636_p2 : ap_phi_mux_nInputs_3_V_24_phi_fu_1032_p4);

assign nInputs_3_V_8_fu_1686_p3 = ((or_ln675_2_fu_1680_p2[0:0] === 1'b1) ? ap_phi_mux_nInputs_3_V_01_phi_fu_1062_p4 : nInputs_3_V_10_fu_1636_p2);

assign nInputs_3_V_9_fu_1710_p3 = ((or_ln675_2_fu_1680_p2[0:0] === 1'b1) ? select_ln675_1_fu_1702_p3 : ap_phi_mux_nInputs_2_V_02_phi_fu_1052_p4);

assign nInputs_3_V_fu_1188_p3 = ((trunc_ln209_fu_1142_p1[0:0] === 1'b1) ? inputStubs_3_nentries_1_V : inputStubs_3_nentries_0_V);

assign noStubsLeft_fu_1546_p2 = ((ap_phi_mux_p_what2_5_phi_fu_1022_p4 == 4'd0) ? 1'b1 : 1'b0);

assign or_ln675_1_fu_1674_p2 = (icmp_ln701_fu_1642_p2 | icmp_ln701_1_fu_1648_p2);

assign or_ln675_2_fu_1680_p2 = (or_ln675_fu_1668_p2 | or_ln675_1_fu_1674_p2);

assign or_ln675_3_fu_1803_p2 = (noStubsLeft_reg_3793_pp0_iter2_reg | icmp_ln687_reg_3799_pp0_iter2_reg);

assign or_ln675_fu_1668_p2 = (noStubsLeft_fu_1546_p2 | icmp_ln701_2_fu_1654_p2);

assign or_ln768_1_fu_2278_p2 = (icmp_ln768_3_fu_2272_p2 | icmp_ln768_2_fu_2266_p2);

assign or_ln768_2_fu_2425_p2 = (icmp_ln768_5_fu_2419_p2 | icmp_ln768_4_fu_2413_p2);

assign or_ln768_3_fu_2572_p2 = (icmp_ln768_7_fu_2566_p2 | icmp_ln768_6_fu_2560_p2);

assign or_ln768_4_fu_2719_p2 = (icmp_ln768_9_fu_2713_p2 | icmp_ln768_8_fu_2707_p2);

assign or_ln768_5_fu_2866_p2 = (icmp_ln768_11_fu_2860_p2 | icmp_ln768_10_fu_2854_p2);

assign or_ln768_6_fu_3013_p2 = (icmp_ln768_13_fu_3007_p2 | icmp_ln768_12_fu_3001_p2);

assign or_ln768_7_fu_3160_p2 = (icmp_ln768_15_fu_3154_p2 | icmp_ln768_14_fu_3148_p2);

assign or_ln768_fu_2131_p2 = (icmp_ln768_fu_2119_p2 | icmp_ln768_1_fu_2125_p2);

assign or_ln_i_fu_1870_p3 = {{tmp_20_fu_1850_p4}, {indexr_V_fu_1860_p4}};

assign p_Repl2_s_fu_1620_p2 = (resetNext_fu_1614_p2 ^ 1'd1);

assign p_Result_12_3_fu_1202_p5 = {{{{icmp_ln841_3_fu_1196_p2}, {icmp_ln841_2_fu_1182_p2}}, {icmp_ln841_1_fu_1168_p2}}, {icmp_ln841_fu_1154_p2}};

assign p_Result_1_fu_1995_p3 = {{addr_index_assign7_reg_836_pp0_iter4_reg}, {10'd0}};

assign p_Result_2_fu_2063_p5 = {{{{addr_index_assign7_reg_836_pp0_iter4_reg}, {bend_V_reg_3874_pp0_iter4_reg}}, {p_Result_i6_i_reg_3889}}, {trunc_ln301_fu_2059_p1}};

always @ (*) begin
    p_Result_s_fu_1626_p4 = ap_phi_mux_p_what2_5_phi_fu_1022_p4;
    p_Result_s_fu_1626_p4[mem_index_fu_1556_p3] = |(p_Repl2_s_fu_1620_p2);
end

assign p_Val2_s_fu_1796_p3 = ((noStubsLeft_reg_3793_pp0_iter2_reg[0:0] === 1'b1) ? 36'd0 : select_ln687_fu_1789_p3);

assign p_what2_s_fu_1742_p3 = ((noStubsLeft_fu_1546_p2[0:0] === 1'b1) ? 4'd0 : p_Result_s_fu_1626_p4);

assign phiCorr_V_2_fu_1924_p3 = ((tmp_30_fu_1916_p3[0:0] === 1'b1) ? 18'd0 : trunc_ln1354_fu_1912_p1);

assign phiCorr_V_fu_1944_p3 = ((tmp_31_fu_1932_p3[0:0] === 1'b1) ? 17'd131071 : trunc_ln214_fu_1940_p1);

assign phi_V_fu_1889_p4 = {{p_Val2_s_reg_3860[20:4]}};

assign plus_V_fu_2008_p4 = {{tmp_V_6_fu_2003_p2[6:2]}};

assign rBin_V_fu_1827_p4 = {{ret_V_fu_1821_p2[6:4]}};

assign r_V_fu_1807_p4 = {{p_Val2_s_fu_1796_p3[35:29]}};

assign read_addr_V_1_fu_1768_p3 = ((and_ln675_fu_1756_p2[0:0] === 1'b1) ? 7'd0 : read_addr_V_fu_1762_p2);

assign read_addr_V_fu_1762_p2 = (7'd1 + ap_phi_mux_p_06_phi_fu_1009_p6);

assign resetNext_fu_1614_p2 = ((tmp_fu_1600_p6 == 7'd1) ? 1'b1 : 1'b0);

assign ret_V_2_fu_1906_p2 = ($signed(zext_ln215_fu_1898_p1) - $signed(sext_ln215_fu_1902_p1));

assign ret_V_fu_1821_p2 = (r_V_fu_1807_p4 ^ 7'd64);

assign select_ln675_10_fu_2097_p3 = ((or_ln675_3_reg_3866_pp0_iter4_reg[0:0] === 1'b1) ? trunc_ln5_fu_2087_p4 : 3'd4);

assign select_ln675_1_fu_1702_p3 = ((or_ln675_fu_1668_p2[0:0] === 1'b1) ? ap_phi_mux_nInputs_2_V_02_phi_fu_1052_p4 : select_ln675_fu_1694_p3);

assign select_ln675_3_fu_1718_p3 = ((icmp_ln701_1_fu_1648_p2[0:0] === 1'b1) ? nInputs_3_V_10_fu_1636_p2 : ap_phi_mux_nInputs_3_V3_phi_fu_1042_p4);

assign select_ln675_8_fu_2073_p3 = ((or_ln675_3_reg_3866_pp0_iter4_reg[0:0] === 1'b1) ? ivmPlus_fu_2051_p3 : 5'd0);

assign select_ln675_9_fu_2080_p3 = ((or_ln675_3_reg_3866_pp0_iter4_reg[0:0] === 1'b1) ? ivmMinus_fu_2038_p3 : 5'd0);

assign select_ln675_fu_1694_p3 = ((icmp_ln701_1_fu_1648_p2[0:0] === 1'b1) ? ap_phi_mux_nInputs_2_V_02_phi_fu_1052_p4 : nInputs_3_V_10_fu_1636_p2);

assign select_ln687_fu_1789_p3 = ((icmp_ln687_reg_3799_pp0_iter2_reg[0:0] === 1'b1) ? stub_data_V_fu_1776_p6 : 36'd0);

assign sext_ln215_fu_1902_p1 = $signed(lut_q0);

assign shl_ln1352_1_fu_2336_p3 = {{select_ln675_10_fu_2097_p3}, {4'd0}};

assign shl_ln1352_2_fu_2483_p3 = {{select_ln675_10_fu_2097_p3}, {4'd0}};

assign shl_ln1352_3_fu_2630_p3 = {{select_ln675_10_fu_2097_p3}, {4'd0}};

assign shl_ln1352_4_fu_2777_p3 = {{select_ln675_10_fu_2097_p3}, {4'd0}};

assign shl_ln1352_5_fu_2924_p3 = {{select_ln675_10_fu_2097_p3}, {4'd0}};

assign shl_ln1352_6_fu_3071_p3 = {{select_ln675_10_fu_2097_p3}, {4'd0}};

assign shl_ln1352_7_fu_3218_p3 = {{select_ln675_10_fu_2097_p3}, {4'd0}};

assign shl_ln_fu_2189_p3 = {{select_ln675_10_fu_2097_p3}, {4'd0}};

assign stubME_data_V_2_fu_2104_p3 = ((or_ln675_3_reg_3866_pp0_iter4_reg[0:0] === 1'b1) ? p_Result_2_fu_2063_p5 : p_Result_1_fu_1995_p3);

assign tmp_17_fu_1564_p4 = {{mem_index_fu_1556_p3[31:2]}};

assign tmp_18_fu_1580_p3 = {{ap_phi_mux_p_phi_phi_fu_1121_p4}, {ap_phi_mux_p_06_phi_fu_1009_p6}};

assign tmp_19_fu_1982_p3 = {{bx_V8_phi_reg_1129_pp0_iter4_reg}, {addr_index_assign7_reg_836_pp0_iter4_reg}};

assign tmp_20_fu_1850_p4 = {{p_Val2_s_fu_1796_p3[28:22]}};

assign tmp_21_fu_2207_p3 = {{bx_V8_phi_reg_1129_pp0_iter4_reg}, {add_ln1353_fu_2201_p2}};

assign tmp_22_fu_2354_p3 = {{bx_V8_phi_reg_1129_pp0_iter4_reg}, {add_ln1353_1_fu_2348_p2}};

assign tmp_23_fu_2501_p3 = {{bx_V8_phi_reg_1129_pp0_iter4_reg}, {add_ln1353_2_fu_2495_p2}};

assign tmp_24_fu_2648_p3 = {{bx_V8_phi_reg_1129_pp0_iter4_reg}, {add_ln1353_3_fu_2642_p2}};

assign tmp_25_fu_2795_p3 = {{bx_V8_phi_reg_1129_pp0_iter4_reg}, {add_ln1353_4_fu_2789_p2}};

assign tmp_26_fu_2942_p3 = {{bx_V8_phi_reg_1129_pp0_iter4_reg}, {add_ln1353_5_fu_2936_p2}};

assign tmp_27_fu_3089_p3 = {{bx_V8_phi_reg_1129_pp0_iter4_reg}, {add_ln1353_6_fu_3083_p2}};

assign tmp_28_fu_3236_p3 = {{bx_V8_phi_reg_1129_pp0_iter4_reg}, {add_ln1353_7_fu_3230_p2}};

assign tmp_30_fu_1916_p3 = ret_V_2_fu_1906_p2[32'd18];

assign tmp_31_fu_1932_p3 = phiCorr_V_2_fu_1924_p3[32'd17];

assign tmp_V_6_fu_2003_p2 = (7'd1 + tmp_V_reg_3900);

assign tmp_V_7_fu_2018_p2 = ($signed(7'd127) + $signed(tmp_V_reg_3900));

assign tmp_i_i_fu_1837_p3 = {{bend_V_fu_1817_p1}, {rBin_V_fu_1827_p4}};

assign trunc_ln1354_fu_1912_p1 = ret_V_2_fu_1906_p2[17:0];

assign trunc_ln209_fu_1142_p1 = bx_V[0:0];

assign trunc_ln214_fu_1940_p1 = phiCorr_V_2_fu_1924_p3[16:0];

assign trunc_ln301_fu_2059_p1 = lut_1_q0[2:0];

assign trunc_ln42_fu_1596_p1 = mem_index_fu_1556_p3[1:0];

assign trunc_ln5_fu_2087_p4 = {{lut_1_q0[5:3]}};

assign xor_ln675_fu_1750_p2 = (noStubsLeft_fu_1546_p2 ^ 1'd1);

assign zext_ln1353_1_fu_2344_p1 = tmp_5_fu_2308_p10;

assign zext_ln1353_2_fu_2491_p1 = tmp_6_fu_2455_p10;

assign zext_ln1353_3_fu_2638_p1 = tmp_8_fu_2602_p10;

assign zext_ln1353_4_fu_2785_p1 = tmp_10_fu_2749_p10;

assign zext_ln1353_5_fu_2932_p1 = tmp_12_fu_2896_p10;

assign zext_ln1353_6_fu_3079_p1 = tmp_14_fu_3043_p10;

assign zext_ln1353_7_fu_3226_p1 = tmp_16_fu_3190_p10;

assign zext_ln1353_fu_2197_p1 = tmp_2_fu_2161_p10;

assign zext_ln215_fu_1898_p1 = phi_V_fu_1889_p4;

assign zext_ln321_1_fu_2215_p1 = tmp_21_fu_2207_p3;

assign zext_ln321_2_fu_2362_p1 = tmp_22_fu_2354_p3;

assign zext_ln321_3_fu_2509_p1 = tmp_23_fu_2501_p3;

assign zext_ln321_4_fu_2656_p1 = tmp_24_fu_2648_p3;

assign zext_ln321_5_fu_2803_p1 = tmp_25_fu_2795_p3;

assign zext_ln321_6_fu_2950_p1 = tmp_26_fu_2942_p3;

assign zext_ln321_7_fu_3097_p1 = tmp_27_fu_3089_p3;

assign zext_ln321_8_fu_3244_p1 = tmp_28_fu_3236_p3;

assign zext_ln321_fu_1990_p1 = tmp_19_fu_1982_p3;

assign zext_ln42_fu_1588_p1 = tmp_18_fu_1580_p3;

assign zext_ln544_1_fu_1884_p1 = finebinindex_V_fu_1878_p2;

assign zext_ln544_fu_1845_p1 = tmp_i_i_fu_1837_p3;

assign zext_ln684_fu_1552_p1 = ap_phi_mux_p_what2_5_phi_fu_1022_p4;

endmodule //VMRouterTop_L6PHIB
