<stg><name>dut_Pipeline_VITIS_LOOP_38_3</name>


<trans_list>

<trans id="69" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i6 %bram2_0, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i6 %bram2_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i6 %bram2_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i6 %bram2_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i6 %bram2_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i6 %bram2_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i6 %bram2_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i6 %bram2_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:10 %trunc_ln1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln1

]]></Node>
<StgValue><ssdm name="trunc_ln1_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:11 %trunc_ln_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln

]]></Node>
<StgValue><ssdm name="trunc_ln_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i4 0, i4 %j_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:13 %br_ln0 = br void %for.inc56

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc56:0 %j_V_1 = load i4 %j_V

]]></Node>
<StgValue><ssdm name="j_V_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc56:1 %icmp_ln1027 = icmp_eq  i4 %j_V_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc56:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc56:3 %j_V_2 = add i4 %j_V_1, i4 1

]]></Node>
<StgValue><ssdm name="j_V_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc56:4 %br_ln38 = br i1 %icmp_ln1027, void %for.inc56.split, void %for.end58.exitStub

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="4">
<![CDATA[
for.inc56.split:2 %trunc_ln1514 = trunc i4 %j_V_1

]]></Node>
<StgValue><ssdm name="trunc_ln1514"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc56.split:3 %shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln1514, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc56.split:4 %add_ln1514 = add i6 %shl_ln, i6 %trunc_ln_read

]]></Node>
<StgValue><ssdm name="add_ln1514"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc56.split:5 %trunc_ln3 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %add_ln1514, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="3">
<![CDATA[
for.inc56.split:6 %zext_ln40 = zext i3 %trunc_ln3

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc56.split:7 %bram2_0_addr = getelementptr i6 %bram2_0, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="bram2_0_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc56.split:8 %bram2_1_addr = getelementptr i6 %bram2_1, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="bram2_1_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc56.split:9 %bram2_2_addr = getelementptr i6 %bram2_2, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="bram2_2_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc56.split:10 %bram2_3_addr = getelementptr i6 %bram2_3, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="bram2_3_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc56.split:11 %bram2_4_addr = getelementptr i6 %bram2_4, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="bram2_4_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc56.split:12 %bram2_5_addr = getelementptr i6 %bram2_5, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="bram2_5_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc56.split:13 %bram2_6_addr = getelementptr i6 %bram2_6, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="bram2_6_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc56.split:14 %bram2_7_addr = getelementptr i6 %bram2_7, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="bram2_7_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="3">
<![CDATA[
for.inc56.split:15 %bram2_0_load = load i3 %bram2_0_addr

]]></Node>
<StgValue><ssdm name="bram2_0_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="3">
<![CDATA[
for.inc56.split:16 %bram2_1_load = load i3 %bram2_1_addr

]]></Node>
<StgValue><ssdm name="bram2_1_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="3">
<![CDATA[
for.inc56.split:17 %bram2_2_load = load i3 %bram2_2_addr

]]></Node>
<StgValue><ssdm name="bram2_2_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="3">
<![CDATA[
for.inc56.split:18 %bram2_3_load = load i3 %bram2_3_addr

]]></Node>
<StgValue><ssdm name="bram2_3_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="3">
<![CDATA[
for.inc56.split:19 %bram2_4_load = load i3 %bram2_4_addr

]]></Node>
<StgValue><ssdm name="bram2_4_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="3">
<![CDATA[
for.inc56.split:20 %bram2_5_load = load i3 %bram2_5_addr

]]></Node>
<StgValue><ssdm name="bram2_5_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="3">
<![CDATA[
for.inc56.split:21 %bram2_6_load = load i3 %bram2_6_addr

]]></Node>
<StgValue><ssdm name="bram2_6_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="3">
<![CDATA[
for.inc56.split:22 %bram2_7_load = load i3 %bram2_7_addr

]]></Node>
<StgValue><ssdm name="bram2_7_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc56.split:26 %store_ln38 = store i4 %j_V_2, i4 %j_V

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0">
<![CDATA[
for.end58.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc56.split:0 %specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln39"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc56.split:1 %specloopname_ln1633 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln1633"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="3">
<![CDATA[
for.inc56.split:15 %bram2_0_load = load i3 %bram2_0_addr

]]></Node>
<StgValue><ssdm name="bram2_0_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="3">
<![CDATA[
for.inc56.split:16 %bram2_1_load = load i3 %bram2_1_addr

]]></Node>
<StgValue><ssdm name="bram2_1_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="3">
<![CDATA[
for.inc56.split:17 %bram2_2_load = load i3 %bram2_2_addr

]]></Node>
<StgValue><ssdm name="bram2_2_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="3">
<![CDATA[
for.inc56.split:18 %bram2_3_load = load i3 %bram2_3_addr

]]></Node>
<StgValue><ssdm name="bram2_3_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="3">
<![CDATA[
for.inc56.split:19 %bram2_4_load = load i3 %bram2_4_addr

]]></Node>
<StgValue><ssdm name="bram2_4_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="3">
<![CDATA[
for.inc56.split:20 %bram2_5_load = load i3 %bram2_5_addr

]]></Node>
<StgValue><ssdm name="bram2_5_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="3">
<![CDATA[
for.inc56.split:21 %bram2_6_load = load i3 %bram2_6_addr

]]></Node>
<StgValue><ssdm name="bram2_6_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="3">
<![CDATA[
for.inc56.split:22 %bram2_7_load = load i3 %bram2_7_addr

]]></Node>
<StgValue><ssdm name="bram2_7_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="6" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="3">
<![CDATA[
for.inc56.split:23 %bundle2_V = mux i6 @_ssdm_op_Mux.ap_auto.8i6.i3, i6 %bram2_0_load, i6 %bram2_1_load, i6 %bram2_2_load, i6 %bram2_3_load, i6 %bram2_4_load, i6 %bram2_5_load, i6 %bram2_6_load, i6 %bram2_7_load, i3 %trunc_ln1_read

]]></Node>
<StgValue><ssdm name="bundle2_V"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="6">
<![CDATA[
for.inc56.split:24 %zext_ln40_1 = zext i6 %bundle2_V

]]></Node>
<StgValue><ssdm name="zext_ln40_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc56.split:25 %write_ln41 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %output_r, i8 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="write_ln41"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
for.inc56.split:27 %br_ln38 = br void %for.inc56

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="70" name="trunc_ln" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="trunc_ln"/></StgValue>
</port>
<port id="71" name="trunc_ln1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="trunc_ln1"/></StgValue>
</port>
<port id="72" name="output_r" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_r"/></StgValue>
</port>
<port id="73" name="bram2_0" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="bram2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="74" name="bram2_1" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="bram2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="75" name="bram2_2" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="bram2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="76" name="bram2_3" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="bram2_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="77" name="bram2_4" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="bram2_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="78" name="bram2_5" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="bram2_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="79" name="bram2_6" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="bram2_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="80" name="bram2_7" dir="0" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="bram2_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="82" from="StgValue_81" to="j_V" fromId="81" toId="5">
</dataflow>
<dataflow id="84" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="83" toId="6">
</dataflow>
<dataflow id="85" from="bram2_0" to="specmemcore_ln0" fromId="73" toId="6">
</dataflow>
<dataflow id="87" from="StgValue_86" to="specmemcore_ln0" fromId="86" toId="6">
</dataflow>
<dataflow id="89" from="StgValue_88" to="specmemcore_ln0" fromId="88" toId="6">
</dataflow>
<dataflow id="91" from="StgValue_90" to="specmemcore_ln0" fromId="90" toId="6">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="83" toId="7">
</dataflow>
<dataflow id="93" from="bram2_1" to="specmemcore_ln0" fromId="74" toId="7">
</dataflow>
<dataflow id="94" from="StgValue_86" to="specmemcore_ln0" fromId="86" toId="7">
</dataflow>
<dataflow id="95" from="StgValue_88" to="specmemcore_ln0" fromId="88" toId="7">
</dataflow>
<dataflow id="96" from="StgValue_90" to="specmemcore_ln0" fromId="90" toId="7">
</dataflow>
<dataflow id="97" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="83" toId="8">
</dataflow>
<dataflow id="98" from="bram2_2" to="specmemcore_ln0" fromId="75" toId="8">
</dataflow>
<dataflow id="99" from="StgValue_86" to="specmemcore_ln0" fromId="86" toId="8">
</dataflow>
<dataflow id="100" from="StgValue_88" to="specmemcore_ln0" fromId="88" toId="8">
</dataflow>
<dataflow id="101" from="StgValue_90" to="specmemcore_ln0" fromId="90" toId="8">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="83" toId="9">
</dataflow>
<dataflow id="103" from="bram2_3" to="specmemcore_ln0" fromId="76" toId="9">
</dataflow>
<dataflow id="104" from="StgValue_86" to="specmemcore_ln0" fromId="86" toId="9">
</dataflow>
<dataflow id="105" from="StgValue_88" to="specmemcore_ln0" fromId="88" toId="9">
</dataflow>
<dataflow id="106" from="StgValue_90" to="specmemcore_ln0" fromId="90" toId="9">
</dataflow>
<dataflow id="107" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="83" toId="10">
</dataflow>
<dataflow id="108" from="bram2_4" to="specmemcore_ln0" fromId="77" toId="10">
</dataflow>
<dataflow id="109" from="StgValue_86" to="specmemcore_ln0" fromId="86" toId="10">
</dataflow>
<dataflow id="110" from="StgValue_88" to="specmemcore_ln0" fromId="88" toId="10">
</dataflow>
<dataflow id="111" from="StgValue_90" to="specmemcore_ln0" fromId="90" toId="10">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="83" toId="11">
</dataflow>
<dataflow id="113" from="bram2_5" to="specmemcore_ln0" fromId="78" toId="11">
</dataflow>
<dataflow id="114" from="StgValue_86" to="specmemcore_ln0" fromId="86" toId="11">
</dataflow>
<dataflow id="115" from="StgValue_88" to="specmemcore_ln0" fromId="88" toId="11">
</dataflow>
<dataflow id="116" from="StgValue_90" to="specmemcore_ln0" fromId="90" toId="11">
</dataflow>
<dataflow id="117" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="83" toId="12">
</dataflow>
<dataflow id="118" from="bram2_6" to="specmemcore_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="119" from="StgValue_86" to="specmemcore_ln0" fromId="86" toId="12">
</dataflow>
<dataflow id="120" from="StgValue_88" to="specmemcore_ln0" fromId="88" toId="12">
</dataflow>
<dataflow id="121" from="StgValue_90" to="specmemcore_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="83" toId="13">
</dataflow>
<dataflow id="123" from="bram2_7" to="specmemcore_ln0" fromId="80" toId="13">
</dataflow>
<dataflow id="124" from="StgValue_86" to="specmemcore_ln0" fromId="86" toId="13">
</dataflow>
<dataflow id="125" from="StgValue_88" to="specmemcore_ln0" fromId="88" toId="13">
</dataflow>
<dataflow id="126" from="StgValue_90" to="specmemcore_ln0" fromId="90" toId="13">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="127" toId="14">
</dataflow>
<dataflow id="129" from="output_r" to="specinterface_ln0" fromId="72" toId="14">
</dataflow>
<dataflow id="131" from="empty_1" to="specinterface_ln0" fromId="130" toId="14">
</dataflow>
<dataflow id="133" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="14">
</dataflow>
<dataflow id="134" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="14">
</dataflow>
<dataflow id="136" from="empty_2" to="specinterface_ln0" fromId="135" toId="14">
</dataflow>
<dataflow id="137" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="14">
</dataflow>
<dataflow id="138" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="14">
</dataflow>
<dataflow id="140" from="empty_0" to="specinterface_ln0" fromId="139" toId="14">
</dataflow>
<dataflow id="141" from="empty_0" to="specinterface_ln0" fromId="139" toId="14">
</dataflow>
<dataflow id="142" from="empty_0" to="specinterface_ln0" fromId="139" toId="14">
</dataflow>
<dataflow id="143" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="14">
</dataflow>
<dataflow id="144" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="14">
</dataflow>
<dataflow id="145" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="14">
</dataflow>
<dataflow id="146" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="14">
</dataflow>
<dataflow id="147" from="empty_0" to="specinterface_ln0" fromId="139" toId="14">
</dataflow>
<dataflow id="148" from="empty_0" to="specinterface_ln0" fromId="139" toId="14">
</dataflow>
<dataflow id="150" from="StgValue_149" to="specinterface_ln0" fromId="149" toId="14">
</dataflow>
<dataflow id="151" from="StgValue_132" to="specinterface_ln0" fromId="132" toId="14">
</dataflow>
<dataflow id="153" from="_ssdm_op_Read.ap_auto.i3" to="trunc_ln1_read" fromId="152" toId="15">
</dataflow>
<dataflow id="154" from="trunc_ln1" to="trunc_ln1_read" fromId="71" toId="15">
</dataflow>
<dataflow id="156" from="_ssdm_op_Read.ap_auto.i6" to="trunc_ln_read" fromId="155" toId="16">
</dataflow>
<dataflow id="157" from="trunc_ln" to="trunc_ln_read" fromId="70" toId="16">
</dataflow>
<dataflow id="159" from="StgValue_158" to="store_ln0" fromId="158" toId="17">
</dataflow>
<dataflow id="160" from="j_V" to="store_ln0" fromId="5" toId="17">
</dataflow>
<dataflow id="161" from="j_V" to="j_V_1" fromId="5" toId="19">
</dataflow>
<dataflow id="162" from="j_V_1" to="icmp_ln1027" fromId="19" toId="20">
</dataflow>
<dataflow id="164" from="StgValue_163" to="icmp_ln1027" fromId="163" toId="20">
</dataflow>
<dataflow id="166" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="165" toId="21">
</dataflow>
<dataflow id="168" from="StgValue_167" to="empty" fromId="167" toId="21">
</dataflow>
<dataflow id="169" from="StgValue_167" to="empty" fromId="167" toId="21">
</dataflow>
<dataflow id="170" from="StgValue_167" to="empty" fromId="167" toId="21">
</dataflow>
<dataflow id="171" from="j_V_1" to="j_V_2" fromId="19" toId="22">
</dataflow>
<dataflow id="173" from="StgValue_172" to="j_V_2" fromId="172" toId="22">
</dataflow>
<dataflow id="174" from="icmp_ln1027" to="br_ln38" fromId="20" toId="23">
</dataflow>
<dataflow id="175" from="j_V_1" to="trunc_ln1514" fromId="19" toId="24">
</dataflow>
<dataflow id="177" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="shl_ln" fromId="176" toId="25">
</dataflow>
<dataflow id="178" from="trunc_ln1514" to="shl_ln" fromId="24" toId="25">
</dataflow>
<dataflow id="180" from="StgValue_179" to="shl_ln" fromId="179" toId="25">
</dataflow>
<dataflow id="181" from="shl_ln" to="add_ln1514" fromId="25" toId="26">
</dataflow>
<dataflow id="182" from="trunc_ln_read" to="add_ln1514" fromId="16" toId="26">
</dataflow>
<dataflow id="184" from="_ssdm_op_PartSelect.i3.i6.i32.i32" to="trunc_ln3" fromId="183" toId="27">
</dataflow>
<dataflow id="185" from="add_ln1514" to="trunc_ln3" fromId="26" toId="27">
</dataflow>
<dataflow id="187" from="StgValue_186" to="trunc_ln3" fromId="186" toId="27">
</dataflow>
<dataflow id="189" from="StgValue_188" to="trunc_ln3" fromId="188" toId="27">
</dataflow>
<dataflow id="190" from="trunc_ln3" to="zext_ln40" fromId="27" toId="28">
</dataflow>
<dataflow id="191" from="bram2_0" to="bram2_0_addr" fromId="73" toId="29">
</dataflow>
<dataflow id="193" from="StgValue_192" to="bram2_0_addr" fromId="192" toId="29">
</dataflow>
<dataflow id="194" from="zext_ln40" to="bram2_0_addr" fromId="28" toId="29">
</dataflow>
<dataflow id="195" from="bram2_1" to="bram2_1_addr" fromId="74" toId="30">
</dataflow>
<dataflow id="196" from="StgValue_192" to="bram2_1_addr" fromId="192" toId="30">
</dataflow>
<dataflow id="197" from="zext_ln40" to="bram2_1_addr" fromId="28" toId="30">
</dataflow>
<dataflow id="198" from="bram2_2" to="bram2_2_addr" fromId="75" toId="31">
</dataflow>
<dataflow id="199" from="StgValue_192" to="bram2_2_addr" fromId="192" toId="31">
</dataflow>
<dataflow id="200" from="zext_ln40" to="bram2_2_addr" fromId="28" toId="31">
</dataflow>
<dataflow id="201" from="bram2_3" to="bram2_3_addr" fromId="76" toId="32">
</dataflow>
<dataflow id="202" from="StgValue_192" to="bram2_3_addr" fromId="192" toId="32">
</dataflow>
<dataflow id="203" from="zext_ln40" to="bram2_3_addr" fromId="28" toId="32">
</dataflow>
<dataflow id="204" from="bram2_4" to="bram2_4_addr" fromId="77" toId="33">
</dataflow>
<dataflow id="205" from="StgValue_192" to="bram2_4_addr" fromId="192" toId="33">
</dataflow>
<dataflow id="206" from="zext_ln40" to="bram2_4_addr" fromId="28" toId="33">
</dataflow>
<dataflow id="207" from="bram2_5" to="bram2_5_addr" fromId="78" toId="34">
</dataflow>
<dataflow id="208" from="StgValue_192" to="bram2_5_addr" fromId="192" toId="34">
</dataflow>
<dataflow id="209" from="zext_ln40" to="bram2_5_addr" fromId="28" toId="34">
</dataflow>
<dataflow id="210" from="bram2_6" to="bram2_6_addr" fromId="79" toId="35">
</dataflow>
<dataflow id="211" from="StgValue_192" to="bram2_6_addr" fromId="192" toId="35">
</dataflow>
<dataflow id="212" from="zext_ln40" to="bram2_6_addr" fromId="28" toId="35">
</dataflow>
<dataflow id="213" from="bram2_7" to="bram2_7_addr" fromId="80" toId="36">
</dataflow>
<dataflow id="214" from="StgValue_192" to="bram2_7_addr" fromId="192" toId="36">
</dataflow>
<dataflow id="215" from="zext_ln40" to="bram2_7_addr" fromId="28" toId="36">
</dataflow>
<dataflow id="216" from="bram2_0_addr" to="bram2_0_load" fromId="29" toId="37">
</dataflow>
<dataflow id="217" from="bram2_1_addr" to="bram2_1_load" fromId="30" toId="38">
</dataflow>
<dataflow id="218" from="bram2_2_addr" to="bram2_2_load" fromId="31" toId="39">
</dataflow>
<dataflow id="219" from="bram2_3_addr" to="bram2_3_load" fromId="32" toId="40">
</dataflow>
<dataflow id="220" from="bram2_4_addr" to="bram2_4_load" fromId="33" toId="41">
</dataflow>
<dataflow id="221" from="bram2_5_addr" to="bram2_5_load" fromId="34" toId="42">
</dataflow>
<dataflow id="222" from="bram2_6_addr" to="bram2_6_load" fromId="35" toId="43">
</dataflow>
<dataflow id="223" from="bram2_7_addr" to="bram2_7_load" fromId="36" toId="44">
</dataflow>
<dataflow id="224" from="j_V_2" to="store_ln38" fromId="22" toId="45">
</dataflow>
<dataflow id="225" from="j_V" to="store_ln38" fromId="5" toId="45">
</dataflow>
<dataflow id="227" from="_ssdm_op_SpecPipeline" to="specpipeline_ln39" fromId="226" toId="46">
</dataflow>
<dataflow id="228" from="StgValue_81" to="specpipeline_ln39" fromId="81" toId="46">
</dataflow>
<dataflow id="229" from="StgValue_132" to="specpipeline_ln39" fromId="132" toId="46">
</dataflow>
<dataflow id="230" from="StgValue_132" to="specpipeline_ln39" fromId="132" toId="46">
</dataflow>
<dataflow id="231" from="StgValue_132" to="specpipeline_ln39" fromId="132" toId="46">
</dataflow>
<dataflow id="232" from="empty_0" to="specpipeline_ln39" fromId="139" toId="46">
</dataflow>
<dataflow id="234" from="_ssdm_op_SpecLoopName" to="specloopname_ln1633" fromId="233" toId="47">
</dataflow>
<dataflow id="236" from="empty_4" to="specloopname_ln1633" fromId="235" toId="47">
</dataflow>
<dataflow id="237" from="bram2_0_addr" to="bram2_0_load" fromId="29" toId="48">
</dataflow>
<dataflow id="238" from="bram2_1_addr" to="bram2_1_load" fromId="30" toId="49">
</dataflow>
<dataflow id="239" from="bram2_2_addr" to="bram2_2_load" fromId="31" toId="50">
</dataflow>
<dataflow id="240" from="bram2_3_addr" to="bram2_3_load" fromId="32" toId="51">
</dataflow>
<dataflow id="241" from="bram2_4_addr" to="bram2_4_load" fromId="33" toId="52">
</dataflow>
<dataflow id="242" from="bram2_5_addr" to="bram2_5_load" fromId="34" toId="53">
</dataflow>
<dataflow id="243" from="bram2_6_addr" to="bram2_6_load" fromId="35" toId="54">
</dataflow>
<dataflow id="244" from="bram2_7_addr" to="bram2_7_load" fromId="36" toId="55">
</dataflow>
<dataflow id="246" from="_ssdm_op_Mux.ap_auto.8i6.i3" to="bundle2_V" fromId="245" toId="56">
</dataflow>
<dataflow id="247" from="bram2_0_load" to="bundle2_V" fromId="48" toId="56">
</dataflow>
<dataflow id="248" from="bram2_1_load" to="bundle2_V" fromId="49" toId="56">
</dataflow>
<dataflow id="249" from="bram2_2_load" to="bundle2_V" fromId="50" toId="56">
</dataflow>
<dataflow id="250" from="bram2_3_load" to="bundle2_V" fromId="51" toId="56">
</dataflow>
<dataflow id="251" from="bram2_4_load" to="bundle2_V" fromId="52" toId="56">
</dataflow>
<dataflow id="252" from="bram2_5_load" to="bundle2_V" fromId="53" toId="56">
</dataflow>
<dataflow id="253" from="bram2_6_load" to="bundle2_V" fromId="54" toId="56">
</dataflow>
<dataflow id="254" from="bram2_7_load" to="bundle2_V" fromId="55" toId="56">
</dataflow>
<dataflow id="255" from="trunc_ln1_read" to="bundle2_V" fromId="15" toId="56">
</dataflow>
<dataflow id="256" from="bundle2_V" to="zext_ln40_1" fromId="56" toId="57">
</dataflow>
<dataflow id="258" from="_ssdm_op_Write.axis.volatile.i8P128A" to="write_ln41" fromId="257" toId="58">
</dataflow>
<dataflow id="259" from="output_r" to="write_ln41" fromId="72" toId="58">
</dataflow>
<dataflow id="260" from="zext_ln40_1" to="write_ln41" fromId="57" toId="58">
</dataflow>
<dataflow id="261" from="icmp_ln1027" to="StgValue_2" fromId="20" toId="2">
</dataflow>
</dataflows>


</stg>
