<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="175" />
   <irq preferredWidth="47" />
   <name preferredWidth="270" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="170" />
   <clocksource preferredWidth="170" />
   <frequency preferredWidth="151" />
  </columns>
 </clocktable>
 <window width="1898" height="987" x="0" y="43" />
 <library
   expandedCategories="Library/Bridges/Memory-Mapped,Project,Library/Verification/Simulation,Library/Verification,Library/Memories and Memory Controllers,Library/Bridges,Library,Library/Qsys Interconnect/Memory-Mapped,Library/Memories and Memory Controllers/External Memory Interfaces/Memory Models,Library/Memories and Memory Controllers/External Memory Interfaces,Library/Memories and Memory Controllers/On-Chip,Library/Qsys Interconnect" />
</preferences>
