// Seed: 13523349
module module_0;
  reg id_1;
  initial begin
    id_1 <= 1;
    if (id_1) id_1 = 1;
    id_1 <= id_1;
    id_1 <= id_1;
    id_1 = #id_2 id_1;
    #id_3 begin
      #1 @(id_1);
      id_3 <= id_1;
    end
    id_2 <= 1;
  end
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  id_3 :
  assert property (@(1) 1)
  else $display(id_1, 1 == 1);
  id_4(
      .id_0(1), .id_1(id_3), .id_2(1), .id_3(id_2 % id_3)
  ); module_0();
  wire id_5;
endmodule
