 -a -ls -r  -mg mega_x86 8 mega.elb mega.dbg mega.itf mega.cli mega.rep mega.ext -lc "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg" -w secureip -b secureip  -O2 -o "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\test\test.cache\compile_simlib\activehdl\secureip" -p "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\test\test.cache\compile_simlib\activehdl\secureip" -tmp "C:\Users\lucas\AppData\Local\Temp\31628_1814195484" "C:\Xilinx\Vivado\2019.2\data\secureip\fe\fe_001.svp" "C:\Xilinx\Vivado\2019.2\data\secureip\fe\fe_002.svp" "C:\Xilinx\Vivado\2019.2\data\secureip\hsdac\hsdac_001.svp" "C:\Xilinx\Vivado\2019.2\data\secureip\hsdac\hsdac_002.svp" "C:\Xilinx\Vivado\2019.2\data\secureip\hsadc\hsadc_001.svp" "C:\Xilinx\Vivado\2019.2\data\secureip\hsadc\hsadc_002.svp" "C:\Xilinx\Vivado\2019.2\data\secureip\pcie4ce4\pcie4ce4_001.svp" "C:\Xilinx\Vivado\2019.2\data\secureip\pcie4ce4\pcie4ce4_002.svp" "C:\Xilinx\Vivado\2019.2\data\secureip\hbm_one_stack_intf\hbm_one_stack_intf_002.svp" "C:\Xilinx\Vivado\2019.2\data\secureip\hbm_two_stack_intf\hbm_two_stack_intf_002.svp" "C:\Xilinx\Vivado\2019.2\data\secureip\gtm_dual\gtm_dual_002.svp" "C:\Xilinx\Vivado\2019.2\data\secureip\gtm_dual\gtm_dual_001.svp" "C:\Xilinx\Vivado\2019.2\data\secureip\gtye5_quad\gtye5_quad_001.svp" "C:\Xilinx\Vivado\2019.2\data\secureip\gtye5_quad\gtye5_quad_002.svp" "C:\Xilinx\Vivado\2019.2\data\secureip\xphy\xphy_001.svp" "C:\Xilinx\Vivado\2019.2\data\secureip\xphy\xphy_002.svp" "C:\Xilinx\Vivado\2019.2\data\secureip\xpipe_quad\xpipe_quad_001.svp" "C:\Xilinx\Vivado\2019.2\data\secureip\xpipe_quad\xpipe_quad_002.svp" "C:\Xilinx\Vivado\2019.2\data\secureip\mrmac\mrmac_001.svp" "C:\Xilinx\Vivado\2019.2\data\secureip\mrmac\mrmac_002.svp" "C:\Xilinx\Vivado\2019.2\data\secureip\cpm_main\cpm_main_001.svp" "C:\Xilinx\Vivado\2019.2\data\secureip\cpm_main\cpm_main_002.svp" "C:\Xilinx\Vivado\2019.2\data\secureip\cpm_ext\cpm_ext_001.svp" "C:\Xilinx\Vivado\2019.2\data\secureip\cpm_ext\cpm_ext_002.svp" "C:\Xilinx\Vivado\2019.2\data\secureip\pcie40e5\pcie40e5_001.svp" "C:\Xilinx\Vivado\2019.2\data\secureip\pcie40e5\pcie40e5_002.svp"   -v2k5  -sv2k12  -u "C:\Aldec\Active-HDL-Student-Edition\bin/systf" 