#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Jul 10 16:01:05 2025
# Process ID: 3128
# Current directory: C:/Xilinx/Vitis/aup-zu3-bsp/hw
# Command line: vivado.exe hw/hw.xpr
# Log file: C:/Xilinx/Vitis/aup-zu3-bsp/hw/vivado.log
# Journal file: C:/Xilinx/Vitis/aup-zu3-bsp/hw\vivado.jou
# Running On        :Desktop-Swati
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :Intel(R) Core(TM) i7-10610U CPU @ 1.80GHz
# CPU Frequency     :2304 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16924 MB
# Swap memory       :16924 MB
# Total Virtual     :33849 MB
# Available Virtual :17057 MB
#-----------------------------------------------------------
start_gui
open_project hw/hw.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vitis/aup-zu3-bsp/Src/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 1522.539 ; gain = 439.520
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH from address space /audio/audio_formatter_0/m_axi_mm2s.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM from address space /audio/audio_formatter_0/m_axi_mm2s.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH from address space /audio/audio_formatter_0/m_axi_s2mm.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM from address space /audio/audio_formatter_0/m_axi_s2mm.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH from address space /v_frmbuf_wr_0/Data_m_axi_mm_video.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /v_frmbuf_wr_0/Data_m_axi_mm_video.
INFO: [BD 41-1662] The design 'hw.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/audio/axi_interconnect_0/xbar/m_axi_bid'(1) to pin: '/audio/axi_interconnect_0/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/audio/axi_interconnect_0/xbar/m_axi_rid'(1) to pin: '/audio/axi_interconnect_0/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/audio/i2s_transmitter_0/s_axis_aud_tid'(3) to pin: '/audio/audio_formatter_0/m_axis_mm2s_tid'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/audio/audio_formatter_0/s_axis_s2mm_tid'(8) to pin: '/audio/i2s_receiver_0/m_axis_aud_tid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to pin: '/audio/aic_dma_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to pin: '/audio/aic_dma_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : c:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.gen/sources_1/bd/hw/synth/hw.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/audio/axi_interconnect_0/xbar/m_axi_bid'(1) to pin: '/audio/axi_interconnect_0/m00_couplers/S_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/audio/axi_interconnect_0/xbar/m_axi_rid'(1) to pin: '/audio/axi_interconnect_0/m00_couplers/S_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/audio/i2s_transmitter_0/s_axis_aud_tid'(3) to pin: '/audio/audio_formatter_0/m_axis_mm2s_tid'(8) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/audio/audio_formatter_0/s_axis_s2mm_tid'(8) to pin: '/audio/i2s_receiver_0/m_axis_aud_tid'(3) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_awid'(6) to pin: '/audio/aic_dma_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/saxigp3_arid'(6) to pin: '/audio/aic_dma_arid'(1) - Only lower order bits will be connected.
Verilog Output written to : c:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.gen/sources_1/bd/hw/sim/hw.v
Verilog Output written to : c:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.gen/sources_1/bd/hw/hdl/hw_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pmod_JA .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pmod_JAB .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Pmod_JB .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio/audio_formatter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio/axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio/axi_iic_aic .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio/axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.gen/sources_1/bd/hw/ip/hw_auto_us_0/hw_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio/axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.gen/sources_1/bd/hw/ip/hw_auto_us_1/hw_auto_us_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio/axi_interconnect_0/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio/i2s_receiver_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio/i2s_transmitter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio/mclk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio/proc_sys_reset_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.gen/sources_1/bd/hw/ip/hw_axis_subset_converter_0_0/hw_axis_subset_converter_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cam0_slice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gpio_concat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gpio_out0_constant .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gpio_out1_constant .
INFO: [BD 41-1029] Generation completed for the IP Integrator block gpio_out2_constant .
INFO: [BD 41-1029] Generation completed for the IP Integrator block grove_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block joystick_slice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_slice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.gen/sources_1/bd/hw/ip/hw_auto_pc_0/hw_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.gen/sources_1/bd/hw/ip/hw_auto_pc_1/hw_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.gen/sources_1/bd/hw/ip/hw_auto_pc_2/hw_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.gen/sources_1/bd/hw/ip/hw_auto_pc_3/hw_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.gen/sources_1/bd/hw/ip/hw_auto_pc_4/hw_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.gen/sources_1/bd/hw/ip/hw_auto_pc_5/hw_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m05_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.gen/sources_1/bd/hw/ip/hw_auto_pc_6/hw_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m07_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.gen/sources_1/bd/hw/ip/hw_auto_pc_7/hw_auto_pc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m08_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.gen/sources_1/bd/hw/ip/hw_auto_pc_8/hw_auto_pc_8_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m09_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.gen/sources_1/bd/hw/ip/hw_auto_pc_9/hw_auto_pc_9_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m10_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.gen/sources_1/bd/hw/ip/hw_auto_pc_10/hw_auto_pc_10_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m11_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.gen/sources_1/bd/hw/ip/hw_auto_pc_11/hw_auto_pc_11_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m12_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.gen/sources_1/bd/hw/ip/hw_auto_pc_12/hw_auto_pc_12_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m13_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rbp_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb0_slice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb1_slice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2_slice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb3_slice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_management_wiz_0 .
WARNING: [IP_Flow 19-1971] File named "sim/hw_v_frmbuf_wr_0_0.v" already exists in file group "xilinx_verilogsimulationwrapper", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_frmbuf_wr_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.5-0] hw_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Amd's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Amd's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_LPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0_FPD'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP1_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
Exporting to file c:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.gen/sources_1/bd/hw/hw_handoff/hw.hwh
Generated Hardware Definition File c:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.gen/sources_1/bd/hw/synth/hw.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP hw_PWM_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP hw_Pmod_JAB_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP hw_Pmod_JA_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP hw_Pmod_JB_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP hw_audio_formatter_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP hw_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP hw_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP hw_auto_pc_10
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP hw_auto_pc_11
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP hw_auto_pc_12
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP hw_auto_pc_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP hw_auto_pc_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP hw_auto_pc_4
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP hw_auto_pc_5
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP hw_auto_pc_6
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP hw_auto_pc_7
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP hw_auto_pc_8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP hw_auto_pc_9
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP hw_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP hw_auto_us_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP hw_axi_gpio_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP hw_axi_iic_aic_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP hw_axis_subset_converter_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP hw_grove_gpio_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP hw_i2s_receiver_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP hw_i2s_transmitter_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP hw_mclk_wiz_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP hw_proc_sys_reset_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP hw_rbp_gpio_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP hw_rst_ps8_0_99M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP hw_system_management_wiz_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP hw_v_frmbuf_wr_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP hw_xbar_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP hw_xbar_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP hw_zynq_ultra_ps_e_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hw_PWM_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hw_auto_pc_8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hw_axi_gpio_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hw_proc_sys_reset_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hw_xbar_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hw_Pmod_JAB_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hw_Pmod_JA_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hw_auto_pc_9
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hw_axis_subset_converter_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hw_rst_ps8_0_99M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hw_auto_us_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hw_i2s_receiver_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hw_v_frmbuf_wr_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hw_Pmod_JB_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hw_audio_formatter_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hw_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hw_grove_gpio_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hw_system_management_wiz_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hw_axi_iic_aic_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hw_rbp_gpio_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hw_zynq_ultra_ps_e_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hw_i2s_transmitter_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hw_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hw_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hw_auto_pc_10
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hw_auto_pc_11
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hw_auto_pc_12
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hw_auto_pc_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hw_auto_pc_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hw_auto_pc_4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hw_auto_pc_5
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hw_auto_pc_6
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hw_auto_pc_7
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hw_auto_us_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hw_mclk_wiz_0_0
[Thu Jul 10 16:05:08 2025] Launched hw_PWM_0_0_synth_1, hw_Pmod_JA_0_synth_1, hw_Pmod_JAB_0_synth_1, hw_Pmod_JB_0_synth_1, hw_audio_formatter_0_0_synth_1, hw_system_management_wiz_0_0_synth_1, hw_zynq_ultra_ps_e_0_0_synth_1, hw_v_frmbuf_wr_0_0_synth_1, hw_auto_pc_6_synth_1, hw_auto_pc_7_synth_1, hw_auto_pc_8_synth_1, hw_auto_pc_4_synth_1, hw_auto_pc_5_synth_1, hw_auto_pc_9_synth_1, hw_auto_pc_10_synth_1, hw_auto_pc_11_synth_1, hw_rst_ps8_0_99M_0_synth_1, hw_auto_pc_12_synth_1, hw_rbp_gpio_0_synth_1, hw_auto_us_0_synth_1, hw_i2s_receiver_0_0_synth_1, hw_i2s_transmitter_0_0_synth_1, hw_axi_gpio_0_0_synth_1, hw_xbar_0_synth_1, hw_axi_iic_aic_0_synth_1, hw_auto_us_1_synth_1, hw_mclk_wiz_0_0_synth_1, hw_proc_sys_reset_0_0_synth_1, hw_axis_subset_converter_0_0_synth_1, hw_grove_gpio_0_synth_1, hw_auto_pc_0_synth_1, hw_auto_pc_1_synth_1, hw_auto_pc_2_synth_1, hw_auto_pc_3_synth_1, hw_xbar_1_synth_1, synth_1...
Run output will be captured here:
hw_PWM_0_0_synth_1: C:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.runs/hw_PWM_0_0_synth_1/runme.log
hw_Pmod_JA_0_synth_1: C:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.runs/hw_Pmod_JA_0_synth_1/runme.log
hw_Pmod_JAB_0_synth_1: C:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.runs/hw_Pmod_JAB_0_synth_1/runme.log
hw_Pmod_JB_0_synth_1: C:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.runs/hw_Pmod_JB_0_synth_1/runme.log
hw_audio_formatter_0_0_synth_1: C:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.runs/hw_audio_formatter_0_0_synth_1/runme.log
hw_system_management_wiz_0_0_synth_1: C:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.runs/hw_system_management_wiz_0_0_synth_1/runme.log
hw_zynq_ultra_ps_e_0_0_synth_1: C:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.runs/hw_zynq_ultra_ps_e_0_0_synth_1/runme.log
hw_v_frmbuf_wr_0_0_synth_1: C:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.runs/hw_v_frmbuf_wr_0_0_synth_1/runme.log
hw_auto_pc_6_synth_1: C:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.runs/hw_auto_pc_6_synth_1/runme.log
hw_auto_pc_7_synth_1: C:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.runs/hw_auto_pc_7_synth_1/runme.log
hw_auto_pc_8_synth_1: C:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.runs/hw_auto_pc_8_synth_1/runme.log
hw_auto_pc_4_synth_1: C:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.runs/hw_auto_pc_4_synth_1/runme.log
hw_auto_pc_5_synth_1: C:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.runs/hw_auto_pc_5_synth_1/runme.log
hw_auto_pc_9_synth_1: C:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.runs/hw_auto_pc_9_synth_1/runme.log
hw_auto_pc_10_synth_1: C:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.runs/hw_auto_pc_10_synth_1/runme.log
hw_auto_pc_11_synth_1: C:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.runs/hw_auto_pc_11_synth_1/runme.log
hw_rst_ps8_0_99M_0_synth_1: C:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.runs/hw_rst_ps8_0_99M_0_synth_1/runme.log
hw_auto_pc_12_synth_1: C:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.runs/hw_auto_pc_12_synth_1/runme.log
hw_rbp_gpio_0_synth_1: C:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.runs/hw_rbp_gpio_0_synth_1/runme.log
hw_auto_us_0_synth_1: C:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.runs/hw_auto_us_0_synth_1/runme.log
hw_i2s_receiver_0_0_synth_1: C:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.runs/hw_i2s_receiver_0_0_synth_1/runme.log
hw_i2s_transmitter_0_0_synth_1: C:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.runs/hw_i2s_transmitter_0_0_synth_1/runme.log
hw_axi_gpio_0_0_synth_1: C:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.runs/hw_axi_gpio_0_0_synth_1/runme.log
hw_xbar_0_synth_1: C:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.runs/hw_xbar_0_synth_1/runme.log
hw_axi_iic_aic_0_synth_1: C:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.runs/hw_axi_iic_aic_0_synth_1/runme.log
hw_auto_us_1_synth_1: C:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.runs/hw_auto_us_1_synth_1/runme.log
hw_mclk_wiz_0_0_synth_1: C:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.runs/hw_mclk_wiz_0_0_synth_1/runme.log
hw_proc_sys_reset_0_0_synth_1: C:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.runs/hw_proc_sys_reset_0_0_synth_1/runme.log
hw_axis_subset_converter_0_0_synth_1: C:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.runs/hw_axis_subset_converter_0_0_synth_1/runme.log
hw_grove_gpio_0_synth_1: C:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.runs/hw_grove_gpio_0_synth_1/runme.log
hw_auto_pc_0_synth_1: C:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.runs/hw_auto_pc_0_synth_1/runme.log
hw_auto_pc_1_synth_1: C:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.runs/hw_auto_pc_1_synth_1/runme.log
hw_auto_pc_2_synth_1: C:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.runs/hw_auto_pc_2_synth_1/runme.log
hw_auto_pc_3_synth_1: C:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.runs/hw_auto_pc_3_synth_1/runme.log
hw_xbar_1_synth_1: C:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.runs/hw_xbar_1_synth_1/runme.log
synth_1: C:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.runs/synth_1/runme.log
[Thu Jul 10 16:05:14 2025] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vitis/aup-zu3-bsp/hw/hw/hw.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:02:40 ; elapsed = 00:02:46 . Memory (MB): peak = 2281.598 ; gain = 191.480
