{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 17:47:21 2024 " "Info: Processing started: Wed Nov 27 17:47:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off con_signal -c con_signal " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off con_signal -c con_signal" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "con_signal EP2C5T144C6 " "Info: Automatically selected device EP2C5T144C6 for design con_signal" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C6 " "Info: Device EP2C8T144C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "44 44 " "Warning: No exact pin location assignment(s) for 44 pins of 44 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g " "Info: Pin g not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { g } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 11 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { g } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sm_en " "Info: Pin sm_en not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { sm_en } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 15 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm_en } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_ld " "Info: Pin ir_ld not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { ir_ld } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 15 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_ld } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_re " "Info: Pin ram_re not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { ram_re } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 15 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_re } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_wr " "Info: Pin ram_wr not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { ram_wr } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 15 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_wr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_ld " "Info: Pin pc_ld not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { pc_ld } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 16 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_ld } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_in " "Info: Pin pc_in not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { pc_in } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 16 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_in } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_sr\[0\] " "Info: Pin reg_sr\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { reg_sr[0] } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 18 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_sr[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_sr\[1\] " "Info: Pin reg_sr\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { reg_sr[1] } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 18 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_sr[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_dr\[0\] " "Info: Pin reg_dr\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { reg_dr[0] } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 18 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_dr[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_dr\[1\] " "Info: Pin reg_dr\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { reg_dr[1] } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 18 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_dr[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_we " "Info: Pin reg_we not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { reg_we } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 16 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_we } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[0\] " "Info: Pin s\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { s[0] } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 18 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[1\] " "Info: Pin s\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { s[1] } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 18 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "au_en " "Info: Pin au_en not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { au_en } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 16 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { au_en } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "au_ac\[0\] " "Info: Pin au_ac\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { au_ac[0] } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 19 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { au_ac[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "au_ac\[1\] " "Info: Pin au_ac\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { au_ac[1] } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 19 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { au_ac[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "au_ac\[2\] " "Info: Pin au_ac\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { au_ac[2] } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 19 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { au_ac[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "au_ac\[3\] " "Info: Pin au_ac\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { au_ac[3] } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 19 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { au_ac[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gf_en " "Info: Pin gf_en not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { gf_en } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 17 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gf_en } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_en " "Info: Pin in_en not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { in_en } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 17 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_en } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_en " "Info: Pin out_en not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { out_en } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 17 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_en } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mux_s " "Info: Pin mux_s not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { mux_s } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 17 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_s } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "halt " "Info: Pin halt not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { halt } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 12 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { halt } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sm " "Info: Pin sm not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { sm } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 12 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "movc " "Info: Pin movc not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { movc } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 10 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { movc } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "movi " "Info: Pin movi not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { movi } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 12 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { movi } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "movb " "Info: Pin movb not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { movb } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 10 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { movb } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp " "Info: Pin jmp not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { jmp } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 11 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jmp } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jg " "Info: Pin jg not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { jg } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 11 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jg } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[0\] " "Info: Pin ir\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { ir[0] } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 13 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[1\] " "Info: Pin ir\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { ir[1] } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 13 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[2\] " "Info: Pin ir\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { ir[2] } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 13 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[3\] " "Info: Pin ir\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { ir[3] } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 13 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "movd " "Info: Pin movd not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { movd } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 10 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { movd } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sub " "Info: Pin sub not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { sub } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 11 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sub } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mova " "Info: Pin mova not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { mova } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 10 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mova } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add " "Info: Pin add not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { add } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 11 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { add } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in1 " "Info: Pin in1 not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { in1 } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 12 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { in1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1 " "Info: Pin out1 not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { out1 } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 12 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { out1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[4\] " "Info: Pin ir\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { ir[4] } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 13 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[5\] " "Info: Pin ir\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { ir[5] } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 13 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[6\] " "Info: Pin ir\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { ir[6] } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 13 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[7\] " "Info: Pin ir\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90sp1/quartus/bin/pin_planner.ppl" { ir[7] } } } { "con_signal.v" "" { Text "E:/electronic circuit design/experiment3/con_signal/con_signal.v" 13 -1 0 } } { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "44 unused 3.3V 22 22 0 " "Info: Number of I/O pins in group: 44 (unused VREF, 3.3V VCCIO, 22 input, 22 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 17 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "22 " "Warning: Found 22 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sm_en 0 " "Info: Pin \"sm_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_ld 0 " "Info: Pin \"ir_ld\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_re 0 " "Info: Pin \"ram_re\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_wr 0 " "Info: Pin \"ram_wr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_ld 0 " "Info: Pin \"pc_ld\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_in 0 " "Info: Pin \"pc_in\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_sr\[0\] 0 " "Info: Pin \"reg_sr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_sr\[1\] 0 " "Info: Pin \"reg_sr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_dr\[0\] 0 " "Info: Pin \"reg_dr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_dr\[1\] 0 " "Info: Pin \"reg_dr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_we 0 " "Info: Pin \"reg_we\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[0\] 0 " "Info: Pin \"s\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[1\] 0 " "Info: Pin \"s\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "au_en 0 " "Info: Pin \"au_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "au_ac\[0\] 0 " "Info: Pin \"au_ac\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "au_ac\[1\] 0 " "Info: Pin \"au_ac\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "au_ac\[2\] 0 " "Info: Pin \"au_ac\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "au_ac\[3\] 0 " "Info: Pin \"au_ac\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gf_en 0 " "Info: Pin \"gf_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "in_en 0 " "Info: Pin \"in_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_en 0 " "Info: Pin \"out_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mux_s 0 " "Info: Pin \"mux_s\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "270 " "Info: Peak virtual memory: 270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 17:47:25 2024 " "Info: Processing ended: Wed Nov 27 17:47:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
