Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Mar 14 02:41:09 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Gyro_Test_timing_summary_routed.rpt -pb Gyro_Test_timing_summary_routed.pb -rpx Gyro_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : Gyro_Test
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    99          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (99)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (102)
5. checking no_input_delay (0)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (99)
-------------------------
 There are 92 register/latch pins with no clock driven by root clock pin: Gyro_Reader/slwClk_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SSG_DISP/CathMod/s_clk_500_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (102)
--------------------------------------------------
 There are 102 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.387        0.000                      0                   74        0.154        0.000                      0                   74        4.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.387        0.000                      0                   74        0.154        0.000                      0                   74        4.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.387ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 2.025ns (39.473%)  route 3.105ns (60.527%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.620     5.141    SSG_DISP/CathMod/CLK
    SLICE_X62Y26         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.650     6.247    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X63Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.827 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.827    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.941    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.055    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.389 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.832     8.221    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.303     8.524 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.344    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X64Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.468 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.803    10.271    SSG_DISP/CathMod/clear
    SLICE_X62Y30         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.508    14.849    SSG_DISP/CathMod/CLK
    SLICE_X62Y30         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y30         FDRE (Setup_fdre_C_R)       -0.429    14.659    SSG_DISP/CathMod/clk_div_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.271    
  -------------------------------------------------------------------
                         slack                                  4.387    

Slack (MET) :             4.387ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 2.025ns (39.473%)  route 3.105ns (60.527%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.620     5.141    SSG_DISP/CathMod/CLK
    SLICE_X62Y26         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.650     6.247    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X63Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.827 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.827    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.941    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.055    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.389 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.832     8.221    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.303     8.524 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.344    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X64Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.468 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.803    10.271    SSG_DISP/CathMod/clear
    SLICE_X62Y30         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.508    14.849    SSG_DISP/CathMod/CLK
    SLICE_X62Y30         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[17]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y30         FDRE (Setup_fdre_C_R)       -0.429    14.659    SSG_DISP/CathMod/clk_div_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.271    
  -------------------------------------------------------------------
                         slack                                  4.387    

Slack (MET) :             4.387ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 2.025ns (39.473%)  route 3.105ns (60.527%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.620     5.141    SSG_DISP/CathMod/CLK
    SLICE_X62Y26         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.650     6.247    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X63Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.827 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.827    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.941    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.055    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.389 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.832     8.221    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.303     8.524 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.344    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X64Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.468 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.803    10.271    SSG_DISP/CathMod/clear
    SLICE_X62Y30         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.508    14.849    SSG_DISP/CathMod/CLK
    SLICE_X62Y30         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y30         FDRE (Setup_fdre_C_R)       -0.429    14.659    SSG_DISP/CathMod/clk_div_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.271    
  -------------------------------------------------------------------
                         slack                                  4.387    

Slack (MET) :             4.387ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 2.025ns (39.473%)  route 3.105ns (60.527%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.620     5.141    SSG_DISP/CathMod/CLK
    SLICE_X62Y26         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.650     6.247    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X63Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.827 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.827    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.941    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.055    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.389 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.832     8.221    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.303     8.524 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.344    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X64Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.468 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.803    10.271    SSG_DISP/CathMod/clear
    SLICE_X62Y30         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.508    14.849    SSG_DISP/CathMod/CLK
    SLICE_X62Y30         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y30         FDRE (Setup_fdre_C_R)       -0.429    14.659    SSG_DISP/CathMod/clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.271    
  -------------------------------------------------------------------
                         slack                                  4.387    

Slack (MET) :             4.529ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 2.025ns (40.595%)  route 2.963ns (59.405%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.620     5.141    SSG_DISP/CathMod/CLK
    SLICE_X62Y26         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.650     6.247    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X63Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.827 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.827    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.941    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.055    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.389 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.832     8.221    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.303     8.524 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.344    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X64Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.468 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.661    10.130    SSG_DISP/CathMod/clear
    SLICE_X62Y29         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.508    14.849    SSG_DISP/CathMod/CLK
    SLICE_X62Y29         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y29         FDRE (Setup_fdre_C_R)       -0.429    14.659    SSG_DISP/CathMod/clk_div_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.130    
  -------------------------------------------------------------------
                         slack                                  4.529    

Slack (MET) :             4.529ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 2.025ns (40.595%)  route 2.963ns (59.405%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.620     5.141    SSG_DISP/CathMod/CLK
    SLICE_X62Y26         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.650     6.247    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X63Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.827 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.827    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.941    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.055    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.389 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.832     8.221    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.303     8.524 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.344    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X64Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.468 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.661    10.130    SSG_DISP/CathMod/clear
    SLICE_X62Y29         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.508    14.849    SSG_DISP/CathMod/CLK
    SLICE_X62Y29         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[13]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y29         FDRE (Setup_fdre_C_R)       -0.429    14.659    SSG_DISP/CathMod/clk_div_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.130    
  -------------------------------------------------------------------
                         slack                                  4.529    

Slack (MET) :             4.529ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 2.025ns (40.595%)  route 2.963ns (59.405%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.620     5.141    SSG_DISP/CathMod/CLK
    SLICE_X62Y26         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.650     6.247    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X63Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.827 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.827    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.941    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.055    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.389 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.832     8.221    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.303     8.524 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.344    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X64Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.468 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.661    10.130    SSG_DISP/CathMod/clear
    SLICE_X62Y29         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.508    14.849    SSG_DISP/CathMod/CLK
    SLICE_X62Y29         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y29         FDRE (Setup_fdre_C_R)       -0.429    14.659    SSG_DISP/CathMod/clk_div_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.130    
  -------------------------------------------------------------------
                         slack                                  4.529    

Slack (MET) :             4.529ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 2.025ns (40.595%)  route 2.963ns (59.405%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.620     5.141    SSG_DISP/CathMod/CLK
    SLICE_X62Y26         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.650     6.247    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X63Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.827 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.827    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.941    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.055    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.389 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.832     8.221    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.303     8.524 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.344    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X64Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.468 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.661    10.130    SSG_DISP/CathMod/clear
    SLICE_X62Y29         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.508    14.849    SSG_DISP/CathMod/CLK
    SLICE_X62Y29         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y29         FDRE (Setup_fdre_C_R)       -0.429    14.659    SSG_DISP/CathMod/clk_div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.130    
  -------------------------------------------------------------------
                         slack                                  4.529    

Slack (MET) :             4.661ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 2.025ns (41.720%)  route 2.829ns (58.280%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.620     5.141    SSG_DISP/CathMod/CLK
    SLICE_X62Y26         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.650     6.247    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X63Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.827 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.827    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.941    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.055    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.389 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.832     8.221    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.303     8.524 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.344    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X64Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.468 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.527     9.995    SSG_DISP/CathMod/clear
    SLICE_X62Y27         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.505    14.846    SSG_DISP/CathMod/CLK
    SLICE_X62Y27         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y27         FDRE (Setup_fdre_C_R)       -0.429    14.656    SSG_DISP/CathMod/clk_div_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.995    
  -------------------------------------------------------------------
                         slack                                  4.661    

Slack (MET) :             4.661ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 2.025ns (41.720%)  route 2.829ns (58.280%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.620     5.141    SSG_DISP/CathMod/CLK
    SLICE_X62Y26         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.650     6.247    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X63Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.827 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.827    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.941    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.055    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.389 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.832     8.221    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.303     8.524 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.821     9.344    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X64Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.468 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.527     9.995    SSG_DISP/CathMod/clear
    SLICE_X62Y27         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.505    14.846    SSG_DISP/CathMod/CLK
    SLICE_X62Y27         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y27         FDRE (Setup_fdre_C_R)       -0.429    14.656    SSG_DISP/CathMod/clk_div_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.995    
  -------------------------------------------------------------------
                         slack                                  4.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Gyro_Reader/counterSDA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/slwClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.834%)  route 0.073ns (28.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.564     1.447    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  Gyro_Reader/counterSDA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Gyro_Reader/counterSDA_reg[6]/Q
                         net (fo=4, routed)           0.073     1.661    Gyro_Reader/counterSDA[6]
    SLICE_X37Y47         LUT6 (Prop_lut6_I1_O)        0.045     1.706 r  Gyro_Reader/slwClk_i_1/O
                         net (fo=1, routed)           0.000     1.706    Gyro_Reader/slwClk_i_1_n_0
    SLICE_X37Y47         FDRE                                         r  Gyro_Reader/slwClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.833     1.960    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  Gyro_Reader/slwClk_reg/C
                         clock pessimism             -0.500     1.460    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.092     1.552    Gyro_Reader/slwClk_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Gyro_Reader/counterSDA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/counterSDA_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.940%)  route 0.147ns (44.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.564     1.447    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  Gyro_Reader/counterSDA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Gyro_Reader/counterSDA_reg[4]/Q
                         net (fo=6, routed)           0.147     1.735    Gyro_Reader/counterSDA[4]
    SLICE_X36Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.780 r  Gyro_Reader/counterSDA[8]_i_2/O
                         net (fo=1, routed)           0.000     1.780    Gyro_Reader/counterSDA_1[8]
    SLICE_X36Y47         FDRE                                         r  Gyro_Reader/counterSDA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.833     1.960    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  Gyro_Reader/counterSDA_reg[8]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.092     1.555    Gyro_Reader/counterSDA_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Gyro_Reader/counterSDA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/counterSDA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.245%)  route 0.145ns (43.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.564     1.447    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  Gyro_Reader/counterSDA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Gyro_Reader/counterSDA_reg[5]/Q
                         net (fo=5, routed)           0.145     1.733    Gyro_Reader/counterSDA[5]
    SLICE_X36Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.778 r  Gyro_Reader/counterSDA[5]_i_1/O
                         net (fo=1, routed)           0.000     1.778    Gyro_Reader/counterSDA_1[5]
    SLICE_X36Y48         FDRE                                         r  Gyro_Reader/counterSDA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.833     1.960    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  Gyro_Reader/counterSDA_reg[5]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.092     1.539    Gyro_Reader/counterSDA_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Gyro_Reader/counterSDA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/counterSDA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.189ns (50.744%)  route 0.183ns (49.256%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.564     1.447    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  Gyro_Reader/counterSDA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Gyro_Reader/counterSDA_reg[0]/Q
                         net (fo=8, routed)           0.183     1.772    Gyro_Reader/counterSDA[0]
    SLICE_X36Y48         LUT4 (Prop_lut4_I0_O)        0.048     1.820 r  Gyro_Reader/counterSDA[3]_i_1/O
                         net (fo=1, routed)           0.000     1.820    Gyro_Reader/counterSDA_1[3]
    SLICE_X36Y48         FDRE                                         r  Gyro_Reader/counterSDA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.833     1.960    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  Gyro_Reader/counterSDA_reg[3]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.107     1.570    Gyro_Reader/counterSDA_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Gyro_Reader/counterSCL_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/counterSCL_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.183ns (49.932%)  route 0.183ns (50.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.563     1.446    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  Gyro_Reader/counterSCL_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Gyro_Reader/counterSCL_reg[6]/Q
                         net (fo=5, routed)           0.183     1.771    Gyro_Reader/counterSCL[6]
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.042     1.813 r  Gyro_Reader/counterSCL[7]_i_1/O
                         net (fo=1, routed)           0.000     1.813    Gyro_Reader/counterSCL[7]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  Gyro_Reader/counterSCL_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.832     1.959    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  Gyro_Reader/counterSCL_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    Gyro_Reader/counterSCL_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Gyro_Reader/counterSDA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/counterSDA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.344%)  route 0.183ns (49.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.564     1.447    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  Gyro_Reader/counterSDA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Gyro_Reader/counterSDA_reg[0]/Q
                         net (fo=8, routed)           0.183     1.772    Gyro_Reader/counterSDA[0]
    SLICE_X36Y48         LUT3 (Prop_lut3_I2_O)        0.045     1.817 r  Gyro_Reader/counterSDA[2]_i_1/O
                         net (fo=1, routed)           0.000     1.817    Gyro_Reader/counterSDA_1[2]
    SLICE_X36Y48         FDRE                                         r  Gyro_Reader/counterSDA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.833     1.960    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  Gyro_Reader/counterSDA_reg[2]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.091     1.554    Gyro_Reader/counterSDA_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Gyro_Reader/counterSDA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/counterSDA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.564     1.447    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  Gyro_Reader/counterSDA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Gyro_Reader/counterSDA_reg[2]/Q
                         net (fo=6, routed)           0.185     1.773    Gyro_Reader/counterSDA[2]
    SLICE_X36Y48         LUT5 (Prop_lut5_I3_O)        0.043     1.816 r  Gyro_Reader/counterSDA[4]_i_1/O
                         net (fo=1, routed)           0.000     1.816    Gyro_Reader/counterSDA_1[4]
    SLICE_X36Y48         FDRE                                         r  Gyro_Reader/counterSDA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.833     1.960    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  Gyro_Reader/counterSDA_reg[4]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.104     1.551    Gyro_Reader/counterSDA_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/s_clk_500_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/s_clk_500_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.468    SSG_DISP/CathMod/CLK
    SLICE_X64Y27         FDRE                                         r  SSG_DISP/CathMod/s_clk_500_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  SSG_DISP/CathMod/s_clk_500_reg/Q
                         net (fo=8, routed)           0.187     1.820    SSG_DISP/CathMod/s_clk_500
    SLICE_X64Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.865 r  SSG_DISP/CathMod/s_clk_500_i_1/O
                         net (fo=1, routed)           0.000     1.865    SSG_DISP/CathMod/s_clk_500_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  SSG_DISP/CathMod/s_clk_500_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.853     1.980    SSG_DISP/CathMod/CLK
    SLICE_X64Y27         FDRE                                         r  SSG_DISP/CathMod/s_clk_500_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.120     1.588    SSG_DISP/CathMod/s_clk_500_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 Gyro_Reader/counterSCL_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Gyro_Reader/counterSCL_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.339%)  route 0.183ns (49.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.563     1.446    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  Gyro_Reader/counterSCL_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Gyro_Reader/counterSCL_reg[6]/Q
                         net (fo=5, routed)           0.183     1.771    Gyro_Reader/counterSCL[6]
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.816 r  Gyro_Reader/counterSCL[6]_i_1/O
                         net (fo=1, routed)           0.000     1.816    Gyro_Reader/counterSCL[6]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  Gyro_Reader/counterSCL_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.832     1.959    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  Gyro_Reader/counterSCL_reg[6]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    Gyro_Reader/counterSCL_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.468    SSG_DISP/CathMod/CLK
    SLICE_X62Y28         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  SSG_DISP/CathMod/clk_div_counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.742    SSG_DISP/CathMod/clk_div_counter_reg[10]
    SLICE_X62Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.853    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_5
    SLICE_X62Y28         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.854     1.981    SSG_DISP/CathMod/CLK
    SLICE_X62Y28         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    SSG_DISP/CathMod/clk_div_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   Gyro_Reader/counterSCL_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   Gyro_Reader/counterSCL_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   Gyro_Reader/counterSCL_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   Gyro_Reader/counterSCL_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   Gyro_Reader/counterSCL_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   Gyro_Reader/counterSCL_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   Gyro_Reader/counterSCL_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   Gyro_Reader/counterSCL_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   Gyro_Reader/counterSCL_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   Gyro_Reader/counterSCL_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   Gyro_Reader/counterSCL_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   Gyro_Reader/counterSCL_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   Gyro_Reader/counterSCL_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   Gyro_Reader/counterSCL_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   Gyro_Reader/counterSCL_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   Gyro_Reader/counterSCL_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   Gyro_Reader/counterSCL_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   Gyro_Reader/counterSCL_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   Gyro_Reader/counterSCL_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   Gyro_Reader/counterSCL_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   Gyro_Reader/counterSCL_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   Gyro_Reader/counterSCL_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   Gyro_Reader/counterSCL_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   Gyro_Reader/counterSCL_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   Gyro_Reader/counterSCL_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   Gyro_Reader/counterSCL_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   Gyro_Reader/counterSCL_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   Gyro_Reader/counterSCL_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   Gyro_Reader/counterSCL_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           109 Endpoints
Min Delay           109 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Gyro_Reader/FSM_onehot_PS_reg[40]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.136ns  (logic 4.468ns (36.816%)  route 7.668ns (63.184%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE                         0.000     0.000 r  Gyro_Reader/FSM_onehot_PS_reg[40]/C
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Gyro_Reader/FSM_onehot_PS_reg[40]/Q
                         net (fo=2, routed)           1.092     1.548    Gyro_Reader/FSM_onehot_PS_reg_n_0_[40]
    SLICE_X41Y48         LUT4 (Prop_lut4_I3_O)        0.124     1.672 r  Gyro_Reader/SDA_OBUFT_inst_i_9/O
                         net (fo=1, routed)           0.931     2.602    Gyro_Reader/SDA_OBUFT_inst_i_9_n_0
    SLICE_X40Y48         LUT5 (Prop_lut5_I3_O)        0.124     2.726 r  Gyro_Reader/SDA_OBUFT_inst_i_4/O
                         net (fo=2, routed)           0.817     3.544    Gyro_Reader/SDA_OBUFT_inst_i_4_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I4_O)        0.124     3.668 r  Gyro_Reader/SCL_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.043     4.710    Gyro_Reader/SCL_OBUF_inst_i_3_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124     4.834 r  Gyro_Reader/SCL_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.786     8.620    SCL_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516    12.136 r  SCL_OBUF_inst/O
                         net (fo=0)                   0.000    12.136    SCL
    L2                                                                r  SCL (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/FSM_onehot_PS_reg[40]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.927ns  (logic 4.472ns (37.496%)  route 7.455ns (62.504%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=2 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE                         0.000     0.000 r  Gyro_Reader/FSM_onehot_PS_reg[40]/C
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Gyro_Reader/FSM_onehot_PS_reg[40]/Q
                         net (fo=2, routed)           1.092     1.548    Gyro_Reader/FSM_onehot_PS_reg_n_0_[40]
    SLICE_X41Y48         LUT4 (Prop_lut4_I3_O)        0.124     1.672 r  Gyro_Reader/SDA_OBUFT_inst_i_9/O
                         net (fo=1, routed)           0.931     2.602    Gyro_Reader/SDA_OBUFT_inst_i_9_n_0
    SLICE_X40Y48         LUT5 (Prop_lut5_I3_O)        0.124     2.726 r  Gyro_Reader/SDA_OBUFT_inst_i_4/O
                         net (fo=2, routed)           0.817     3.544    Gyro_Reader/SDA_OBUFT_inst_i_4_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I4_O)        0.124     3.668 r  Gyro_Reader/SCL_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.808     4.475    Gyro_Reader/SCL_OBUF_inst_i_3_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I4_O)        0.124     4.599 f  Gyro_Reader/SDA_OBUFT_inst_i_5/O
                         net (fo=1, routed)           3.808     8.407    SDA_TRI
    J1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.520    11.927 r  SDA_OBUFT_inst/O
                         net (fo=0)                   0.000    11.927    SDA
    J1                                                                r  SDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSG_DISP/CathMod/CATHODES_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CATHODES[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.165ns  (logic 4.049ns (65.680%)  route 2.116ns (34.320%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  SSG_DISP/CathMod/CATHODES_reg[0]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  SSG_DISP/CathMod/CATHODES_reg[0]/Q
                         net (fo=1, routed)           2.116     2.634    CATHODES_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531     6.165 r  CATHODES_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.165    CATHODES[0]
    U7                                                                r  CATHODES[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSG_DISP/CathMod/ANODES_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            ANODES[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.877ns  (logic 4.021ns (68.421%)  route 1.856ns (31.579%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE                         0.000     0.000 r  SSG_DISP/CathMod/ANODES_reg[0]/C
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  SSG_DISP/CathMod/ANODES_reg[0]/Q
                         net (fo=1, routed)           1.856     2.374    ANODES_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     5.877 r  ANODES_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.877    ANODES[0]
    U2                                                                r  ANODES[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSG_DISP/CathMod/ANODES_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            ANODES[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.763ns  (logic 3.955ns (68.635%)  route 1.807ns (31.365%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE                         0.000     0.000 r  SSG_DISP/CathMod/ANODES_reg[1]/C
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  SSG_DISP/CathMod/ANODES_reg[1]/Q
                         net (fo=1, routed)           1.807     2.263    ANODES_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     5.763 r  ANODES_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.763    ANODES[1]
    U4                                                                r  ANODES[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSG_DISP/CathMod/ANODES_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            ANODES[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.709ns  (logic 4.041ns (70.786%)  route 1.668ns (29.214%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDSE                         0.000     0.000 r  SSG_DISP/CathMod/ANODES_reg[2]/C
    SLICE_X64Y26         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  SSG_DISP/CathMod/ANODES_reg[2]/Q
                         net (fo=1, routed)           1.668     2.186    ANODES_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     5.709 r  ANODES_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.709    ANODES[2]
    V4                                                                r  ANODES[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSG_DISP/CathMod/ANODES_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            ANODES[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.632ns  (logic 3.966ns (70.429%)  route 1.665ns (29.571%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDSE                         0.000     0.000 r  SSG_DISP/CathMod/ANODES_reg[3]/C
    SLICE_X65Y25         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  SSG_DISP/CathMod/ANODES_reg[3]/Q
                         net (fo=1, routed)           1.665     2.121    ANODES_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     5.632 r  ANODES_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.632    ANODES[3]
    W4                                                                r  ANODES[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSG_DISP/CathMod/r_disp_digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSG_DISP/CathMod/ANODES_reg[3]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.995ns  (logic 0.642ns (32.179%)  route 1.353ns (67.821%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  SSG_DISP/CathMod/r_disp_digit_reg[0]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  SSG_DISP/CathMod/r_disp_digit_reg[0]/Q
                         net (fo=4, routed)           0.676     1.194    SSG_DISP/CathMod/Q[0]
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.124     1.318 r  SSG_DISP/CathMod/r_disp_digit[0]_i_1/O
                         net (fo=3, routed)           0.677     1.995    SSG_DISP/CathMod/r_disp_digit[0]_i_1_n_0
    SLICE_X65Y25         FDSE                                         r  SSG_DISP/CathMod/ANODES_reg[3]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSG_DISP/CathMod/r_disp_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSG_DISP/CathMod/ANODES_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.880ns  (logic 0.666ns (35.423%)  route 1.214ns (64.577%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  SSG_DISP/CathMod/r_disp_digit_reg[1]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  SSG_DISP/CathMod/r_disp_digit_reg[1]/Q
                         net (fo=4, routed)           0.723     1.241    SSG_DISP/CathMod/Q[1]
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.148     1.389 r  SSG_DISP/CathMod/ANODES[2]_i_1/O
                         net (fo=2, routed)           0.492     1.880    SSG_DISP/CathMod/ANODES[2]_i_1_n_0
    SLICE_X64Y26         FDSE                                         r  SSG_DISP/CathMod/ANODES_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSG_DISP/CathMod/r_disp_digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSG_DISP/CathMod/ANODES_reg[1]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.854ns  (logic 0.642ns (34.628%)  route 1.212ns (65.372%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  SSG_DISP/CathMod/r_disp_digit_reg[0]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  SSG_DISP/CathMod/r_disp_digit_reg[0]/Q
                         net (fo=4, routed)           0.676     1.194    SSG_DISP/CathMod/Q[0]
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.124     1.318 r  SSG_DISP/CathMod/r_disp_digit[0]_i_1/O
                         net (fo=3, routed)           0.536     1.854    SSG_DISP/CathMod/r_disp_digit[0]_i_1_n_0
    SLICE_X65Y26         FDSE                                         r  SSG_DISP/CathMod/ANODES_reg[1]/S
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Gyro_Reader/FSM_onehot_PS_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Gyro_Reader/FSM_onehot_PS_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE                         0.000     0.000 r  Gyro_Reader/FSM_onehot_PS_reg[18]/C
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Gyro_Reader/FSM_onehot_PS_reg[18]/Q
                         net (fo=2, routed)           0.131     0.259    Gyro_Reader/FSM_onehot_PS_reg_n_0_[18]
    SLICE_X40Y50         FDRE                                         r  Gyro_Reader/FSM_onehot_PS_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/FSM_onehot_PS_reg[60]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Gyro_Reader/FSM_onehot_PS_reg[61]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE                         0.000     0.000 r  Gyro_Reader/FSM_onehot_PS_reg[60]/C
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Gyro_Reader/FSM_onehot_PS_reg[60]/Q
                         net (fo=2, routed)           0.131     0.259    Gyro_Reader/FSM_onehot_PS_reg_n_0_[60]
    SLICE_X39Y48         FDRE                                         r  Gyro_Reader/FSM_onehot_PS_reg[61]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/FSM_onehot_PS_reg[51]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Gyro_Reader/FSM_onehot_PS_reg[52]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE                         0.000     0.000 r  Gyro_Reader/FSM_onehot_PS_reg[51]/C
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Gyro_Reader/FSM_onehot_PS_reg[51]/Q
                         net (fo=2, routed)           0.121     0.262    Gyro_Reader/FSM_onehot_PS_reg_n_0_[51]
    SLICE_X40Y48         FDRE                                         r  Gyro_Reader/FSM_onehot_PS_reg[52]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/FSM_onehot_PS_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Gyro_Reader/FSM_onehot_PS_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE                         0.000     0.000 r  Gyro_Reader/FSM_onehot_PS_reg[9]/C
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Gyro_Reader/FSM_onehot_PS_reg[9]/Q
                         net (fo=2, routed)           0.134     0.262    Gyro_Reader/FSM_onehot_PS_reg_n_0_[9]
    SLICE_X41Y49         FDRE                                         r  Gyro_Reader/FSM_onehot_PS_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/FSM_onehot_PS_reg[42]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Gyro_Reader/FSM_onehot_PS_reg[43]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE                         0.000     0.000 r  Gyro_Reader/FSM_onehot_PS_reg[42]/C
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Gyro_Reader/FSM_onehot_PS_reg[42]/Q
                         net (fo=2, routed)           0.134     0.262    Gyro_Reader/FSM_onehot_PS_reg_n_0_[42]
    SLICE_X41Y48         FDRE                                         r  Gyro_Reader/FSM_onehot_PS_reg[43]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/FSM_onehot_PS_reg[43]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Gyro_Reader/FSM_onehot_PS_reg[44]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.842%)  route 0.134ns (51.158%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE                         0.000     0.000 r  Gyro_Reader/FSM_onehot_PS_reg[43]/C
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Gyro_Reader/FSM_onehot_PS_reg[43]/Q
                         net (fo=2, routed)           0.134     0.262    Gyro_Reader/FSM_onehot_PS_reg_n_0_[43]
    SLICE_X41Y48         FDRE                                         r  Gyro_Reader/FSM_onehot_PS_reg[44]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/FSM_onehot_PS_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Gyro_Reader/FSM_onehot_PS_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.911%)  route 0.131ns (48.089%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE                         0.000     0.000 r  Gyro_Reader/FSM_onehot_PS_reg[17]/C
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Gyro_Reader/FSM_onehot_PS_reg[17]/Q
                         net (fo=2, routed)           0.131     0.272    Gyro_Reader/FSM_onehot_PS_reg_n_0_[17]
    SLICE_X40Y50         FDRE                                         r  Gyro_Reader/FSM_onehot_PS_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/FSM_onehot_PS_reg[85]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Gyro_Reader/FSM_onehot_PS_reg[86]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.687%)  route 0.132ns (48.313%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE                         0.000     0.000 r  Gyro_Reader/FSM_onehot_PS_reg[85]/C
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Gyro_Reader/FSM_onehot_PS_reg[85]/Q
                         net (fo=2, routed)           0.132     0.273    Gyro_Reader/storeData__0[3]
    SLICE_X36Y50         FDRE                                         r  Gyro_Reader/FSM_onehot_PS_reg[86]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/FSM_onehot_PS_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Gyro_Reader/FSM_onehot_PS_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.687%)  route 0.132ns (48.313%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE                         0.000     0.000 r  Gyro_Reader/FSM_onehot_PS_reg[8]/C
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Gyro_Reader/FSM_onehot_PS_reg[8]/Q
                         net (fo=2, routed)           0.132     0.273    Gyro_Reader/FSM_onehot_PS_reg_n_0_[8]
    SLICE_X40Y49         FDRE                                         r  Gyro_Reader/FSM_onehot_PS_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gyro_Reader/FSM_onehot_PS_reg[63]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Gyro_Reader/FSM_onehot_PS_reg[64]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.148ns (52.116%)  route 0.136ns (47.884%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE                         0.000     0.000 r  Gyro_Reader/FSM_onehot_PS_reg[63]/C
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  Gyro_Reader/FSM_onehot_PS_reg[63]/Q
                         net (fo=2, routed)           0.136     0.284    Gyro_Reader/FSM_onehot_PS_reg_n_0_[63]
    SLICE_X38Y48         FDRE                                         r  Gyro_Reader/FSM_onehot_PS_reg[64]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Gyro_Reader/sclClk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.818ns  (logic 4.482ns (41.430%)  route 6.336ns (58.570%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.566     5.087    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  Gyro_Reader/sclClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419     5.506 r  Gyro_Reader/sclClk_reg/Q
                         net (fo=8, routed)           1.032     6.539    Gyro_Reader/sclClk_reg_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I4_O)        0.299     6.838 r  Gyro_Reader/SCL_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.877     7.714    Gyro_Reader/SCL_OBUF_inst_i_13_n_0
    SLICE_X37Y50         LUT3 (Prop_lut3_I2_O)        0.124     7.838 r  Gyro_Reader/SCL_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.642     8.480    Gyro_Reader/SCL_OBUF_inst_i_5_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.604 r  Gyro_Reader/SCL_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.786    12.390    SCL_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516    15.906 r  SCL_OBUF_inst/O
                         net (fo=0)                   0.000    15.906    SCL
    L2                                                                r  SCL (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Gyro_Reader/sclClk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.071ns  (logic 1.444ns (47.023%)  route 1.627ns (52.977%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.564     1.447    Gyro_Reader/CLK_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  Gyro_Reader/sclClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.128     1.575 r  Gyro_Reader/sclClk_reg/Q
                         net (fo=8, routed)           0.287     1.862    Gyro_Reader/sclClk_reg_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.099     1.961 r  Gyro_Reader/SCL_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.340     3.301    SCL_OBUF
    L2                   OBUF (Prop_obuf_I_O)         1.217     4.518 r  SCL_OBUF_inst/O
                         net (fo=0)                   0.000     4.518    SCL
    L2                                                                r  SCL (OUT)
  -------------------------------------------------------------------    -------------------





