{
  "author": {
    "email": "brunosmmm@gmail.com",
    "name": "Bruno Morais"
  },
  "data": {
    "annotations_linked": [
      "ann_135555_3e7cky064e10",
      "ann_133944_3e7cky67a50d",
      "ann_133211_3e7cky084936",
      "ann_012010_3e7cky057234",
      "ann_012004_3e7cky1b6e23",
      "ann_012001_3e7ckyf987fb",
      "ann_011958_3e7cky4fd06c",
      "ann_011955_3e7ckyd28bb8"
    ],
    "code_commit": "bf4f690ecf824cbd034c2c4d46308d9ba9b308ab",
    "code_commit_message": "feat(ANEM): Phase 7: MFHI/MFLO hardware implementation\n\nConnect HI/LO special registers to GPR bank via MFHI/MFLO instructions.\nFix M3 register routing (regbnk_sela) for all M3 ops (MFHI/MFLO/MTHI/MTLO).\nAdd NFW stall support for MFHI/MFLO regbnk_ctl codes \"110\"/\"111\".",
    "files": [
      "control/hazunit.vhd",
      "control/idecode.vhd",
      "regbnk/regbnk.vhd",
      "tests/tb_basic.vhd",
      "tests/test_basic.asm"
    ],
    "tasks_linked": [
      "task_143150_741b80",
      "task_142308_69af97",
      "task_133216_6e8ac3",
      "task_024910_95da70",
      "task_022244_2ad705",
      "task_015210_77544e",
      "task_013151_5d24e7",
      "task_012019_149eba"
    ]
  },
  "entity_id": null,
  "lamport_clock": 87,
  "operation_id": "op_20260206_145430_0b5fe033",
  "operation_type": "commit_linked",
  "parent_operation": null,
  "timestamp": "2026-02-06T14:54:30.829418+00:00"
}