$date
	Mon May 17 01:41:56 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DFF_tb $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module dut $end
$var wire 1 " D $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
0#
x"
x!
$end
#2
0!
0$
#3
1$
#4
0$
#5
1#
#10
0#
0"
#15
1#
#20
1!
0#
1"
#25
1#
#30
0#
#35
1#
#40
0!
0#
0"
#45
1#
#50
0#
#52
1"
#55
1#
#60
1!
0#
#65
1#
#68
0"
#70
0!
0#
#75
1#
#80
0#
#85
1#
#89
1"
#90
1!
0#
#95
1#
#100
0#
#105
1#
#110
0#
#114
0"
#115
1#
#120
0!
0#
#125
1#
#130
0#
#135
1#
#140
0#
#145
1#
#150
0#
#155
1#
#160
0#
#165
1#
#170
0#
#175
1#
#180
0#
#185
1#
#190
0#
#195
1#
#200
0#
