Created 2023-01-19 10:28:17.935317

----------------------------------------------
  RUN OPTIONS:
----------------------------------------------

  Transistor sizing: on
  Optimization type: global
  Number of top combos to re-ERF: 1
  Area optimization weight: 1
  Delay optimization weight: 1
  Maximum number of sizing iterations: 4


-------------------------------------------------
  ARCHITECTURE PARAMETERS:
-------------------------------------------------

  Number of BLEs per cluster (N): 10
  LUT size (K): 6
  LUT fracturability level: 1
  Number of adder bits per ALM: 1
  Channel width (W): 320
  Wire segment length (L): 4
  Number of cluster inputs (I): 40
  Number of BLE outputs to general routing (Or): 2
  Number of BLE outputs to local routing (Ofb): 1
  Total number of cluster outputs (N*Or): 20
  Switch block flexibility (Fs): 3
  Cluster input flexibility (Fcin): 0.2
  Cluster output flexibility (Fcout): 0.025
  Local MUX population (Fclocal): 0.5
  LUT input for register selection MUX (Rsel): c
  LUT input(s) for register feedback MUX(es) (Rfb): c

-------------------------------------------------
  PROCESS TECHNOLOGY PARAMETERS:
-------------------------------------------------

  transistor_type = bulk
  switch_type = pass_transistor
  vdd = 0.8
  vsram = 1.0
  vsram_n = 0.0
  gate_length = 22
  min_tran_width = 45
  min_width_tran_area = 33864
  sram_cell_area = 4.0
  model_path = /autofs/fs1.ece/fs1.eecg.vaughn/morestep/COFFE/spice_models/ptm_22nm_bulk_hp_mtj.l
  model_library = 22NM_BULK_HP
  metal = [(0.054825, 0.000175), (0.007862, 0.000215), (0.02924, 0.000139), (0.227273, 0.0)]


|------------------------------------------------------------------------------|
|   FPGA Implementation Details                                                |
|------------------------------------------------------------------------------|

  SWITCH BLOCK DETAILS:
  Style: two-level MUX
  Required MUX size: 10:1
  Implemented MUX size: 12:1
  Level 1 size = 4
  Level 2 size = 3
  Number of unused inputs = 2
  Number of MUXes per tile: 160
  Number of SRAM cells per MUX: 7

  CONNECTION BLOCK DETAILS:
  Style: two-level MUX
  Required MUX size: 64:1
  Implemented MUX size: 64:1
  Level 1 size = 8
  Level 2 size = 8
  Number of unused inputs = 0
  Number of MUXes per tile: 40
  Number of SRAM cells per MUX: 16

  LOCAL MUX DETAILS:
  Style: two-level MUX
  Required MUX size: 25:1
  Implemented MUX size: 25:1
  Level 1 size = 5
  Level 2 size = 5
  Number of unused inputs = 0
  Number of MUXes per tile: 110
  Number of SRAM cells per MUX: 10

  LUT DETAILS:
  Style: Fully encoded MUX tree
  Size: 6-LUT
  Internal buffering: 2-stage buffer betweens levels 3 and 4
  Isolation inverters between SRAM and LUT inputs

  LUT INPUT DRIVER DETAILS:
  LUT input a type: default
  LUT input b type: default
  LUT input c type: reg_fb_rsel
  LUT input d type: default
  LUT input e type: default
  LUT input f type: default

  CLUSTER OUTPUT LOAD DETAILS:
  Total number of SB inputs connected to cluster output: 8
  Number of 'on' SB MUXes (assumed): 1
  Number of 'partial' SB MUXes: 1
  Number of 'off' SB MUXes: 6

  ROUTING WIRE LOAD DETAILS:
  Number of SB inputs connected to routing wire = 9
  Wire: SB (on = 1, partial = 1, off = 7)
  Number of CB inputs connected to routing wire = 16
  Wire: CB (on = 1, partial = 1, off = 14)
  Tile 1: SB (on = 1, partial = 1, off = 1); CB (on = 1, partial = 1, off = 2)
  Tile 2: SB (on = 0, partial = 0, off = 2); CB (on = 0, partial = 0, off = 4)
  Tile 3: SB (on = 0, partial = 0, off = 2); CB (on = 0, partial = 0, off = 4)
  Tile 4: SB (on = 0, partial = 0, off = 2); CB (on = 0, partial = 0, off = 4)

  RAM LOCAL MUX DETAILS:
  Style: two-level MUX
  Required MUX size: 25.0:1
  Implemented MUX size: 25:1
  Level 1 size = 5
  Level 2 size = 5
  Number of unused inputs = 0.0
  Number of MUXes per tile: 103
  Number of SRAM cells per MUX: 10

|------------------------------------------------------------------------------|


|--------------------------------------------------------------------------------------------------|
|    Area and Delay Report                                                                         |
|--------------------------------------------------------------------------------------------------|

  SUBCIRCUIT AREA, DELAY & POWER
  ------------------------------
  Subcircuit                    Area (um^2)  Delay (ps)   tfall (ps)   trise (ps)   Power at 250MHz (uW)  
  sb_mux                        1.774        189.4        189.1        189.4        30.52                 
  sb_mux(with sram)             2.722        189.4        189.1        189.4        30.52                 
  cb_mux                        3.485        129.8        129.7        129.8        3.478
  cb_mux(with sram)             5.652        129.8        129.7        129.8        3.478
  local_mux                     1.176        90.91        90.81        90.91        0.8416
  local_mux(with sram)          2.531        90.91        90.81        90.91        0.8416
  local_ble_output(with sram)   0.775        143.1        143.1        138.6        3.512
  general_ble_output(with sram) 0.598        32.43        32.43        32.4         1.344
  ff                            1.228        n/a          n/a          n/a          n/a
  lut (with sram)               29.38        139.9        139.9        139.8        n/a                   
  lut_a                         n/a          212.13       212.13       186.63       3.337                 
  lut_a_driver                  0.36         14.39        14.39        14.38        2.1100000000000003    
  lut_a_driver_not              0.438        21.98        21.98        21.98        1.897                 
  lut_b                         n/a          211.73       211.73       180.23       3.2680000000000002    
  lut_b_driver                  0.325        14.12        14.12        13.62        1.786                 
  lut_b_driver_not              0.397        21.75        21.75        21.74        1.594                 
  lut_c                         n/a          186.03       186.03       156.23       3.1420000000000003    
  lut_c_driver                  0.906        31.62        31.62        31.61        3.048                 
  lut_c_driver_not              0.351        36.8         36.8         36.8         0.9678000000000001    
  lut_d                         n/a          132.6        132.6        104.53       2.048                 
  lut_d_driver                  0.211        14.22        14.21        14.22        0.9629                
  lut_d_driver_not              0.298        21.08        21.05        21.08        0.9691                
  lut_e                         n/a          128.91       128.91       93.2         1.85                  
  lut_e_driver                  0.146        17.2         17.2         17.2         0.7032                
  lut_e_driver_not              0.221        23.68        23.68        23.65        0.7037000000000001    
  lut_f                         n/a          64.13        64.13        47.63        0.7037000000000001    
  lut_f_driver                  0.19         13.41        13.41        13.4         0.7404000000000001    
  lut_f_driver_not              0.263        21.3         21.3         21.3         0.7941000000000001    
  carry_chain                   1.387        22.06        22.06        21.26        n/a                   
  carry_chain_perf              0.124        27.27        27.25        27.27        n/a                   
  carry_chain_mux               0.754        70.46        55.69        70.46        n/a                   
  carry_chain_inter             0.421        16.47        16.47        16.47        n/a                   
  total carry chain area        21.829       
  ram_local_mux                 294.984      37.5         37.5         37.48        0.6211                
  Row Decoder                 310.581      196.94       n/m          n/m          n/m                   
  Column Decoder              13.356       116.9        114.7        116.9        15.800000000000002    
  Configurable Decoder        32.904       135.42       n/m          n/m          n/m                   
  CD driver delay             n/a          109.7        n/m          n/m          n/m                   
  Output Crossbar             182.461      118.7        118.7        76.13        3.366                 
  Sense Amp                                241.6        241.6        241.6        44.49                 
  BL Charge                                1729.0       1729.0       1729.0       9.395000000000001     
  BL Discharge                             201.7        201.7        201.7        0.06137               
  Wordline driver             568.414      365.3        365.3        364.1        14.76                 
  Level Shifter               0.37         32.3         32.3         32.3         0.22600000000000003   


  TILE AREA CONTRIBUTIONS
  -----------------------
  Block             Total Area (um^2)   Fraction of total tile area
  Tile              1341.008            100%
  LUT               334.849             24.97%
  FF                12.275              0.915%
  BLE output        19.723              1.471%
  Local mux         278.4               20.76%
  Connection block  226.086             16.859%
  Switch block      435.571             32.481%

  RAM AREA CONTRIBUTIONS
  -----------------------
  Block             Total Area (um^2)   Fraction of RAM tile area
  RAM               16506.425           100.0%
  RAM Local Mux     294.984             1.787%
  Level Shifters    38.123              0.231%
  Decoder           621.163             3.763%
  WL driver         1136.829            6.887%
  Column Decoder    26.712              0.162%
  Configurable Dec  65.808              0.399%
  Output CrossBar   182.461             1.105%
  Column selectors  946.557             5.734%
  Write Drivers     152.118             0.922%
  Sense Amp Total   159.329             0.965%
  Memory Cells      10962.864           66.416%
  RAM Routing       1919.478            11.629%
  RAM CB            525.65              3.185%
  RAM SB            1393.828            8.444%

  VPR DELAYS
  ----------
  Path                                            Delay (ps)
  Tdel (routing switch)                           1.894e-10
  T_ipin_cblock (connection block mux)            1.298e-10
  CLB input -> BLE input (local CLB routing)      9.091e-11
  LUT output -> BLE input (local feedback)        1.431e-10
  LUT output -> CLB output (logic block output)   3.243e-11
  lut_a                                           2.3411000000000003e-10
  lut_b                                           2.3348e-10
  lut_c                                           2.2282999999999997e-10
  lut_d                                           1.5367999999999998e-10
  lut_e                                           1.5258999999999999e-10
  lut_f                                           8.543000000000001e-11
  RAM block frequency                             3.5669999999999998e-09

  VPR AREAS
  ----------
  grid_logic_tile_area                            20061.162019287876
  ipin_mux_trans_size (connection block mux)      1.2559575028878802
  mux_trans_size (routing switch)                 1.741
  buf_size (routing switch)                       24.979563583646716

  SUMMARY
  -------
  Tile Area                            1341.01 um^2
  Representative Critical Path Delay   293.64 ps
  Cost (area^1 x delay^1)              0.39378

|--------------------------------------------------------------------------------------------------|

Number of HSPICE simulations performed: 189748
Total time elapsed: 13 hours 0 minutes 52 seconds


