{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1532421571428 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1532421571429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 24 17:39:31 2018 " "Processing started: Tue Jul 24 17:39:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1532421571429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1532421571429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SoC_Brain -c SoC_Brain " "Command: quartus_map --read_settings_files=on --write_settings_files=off SoC_Brain -c SoC_Brain" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1532421571430 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1532421572129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532421572286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532421572286 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FPGA_Processing.v(192) " "Verilog HDL information at FPGA_Processing.v(192): always construct contains both blocking and non-blocking assignments" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 192 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1532421572292 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FPGA_Processing.v(210) " "Verilog HDL information at FPGA_Processing.v(210): always construct contains both blocking and non-blocking assignments" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 210 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1532421572292 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FPGA_Processing.v(287) " "Verilog HDL information at FPGA_Processing.v(287): always construct contains both blocking and non-blocking assignments" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 287 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1532421572293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FPGA_Processing.v(527) " "Verilog HDL warning at FPGA_Processing.v(527): extended using \"x\" or \"z\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 527 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1532421572293 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FPGA_Processing.v(529) " "Verilog HDL warning at FPGA_Processing.v(529): extended using \"x\" or \"z\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 529 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1532421572293 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "v V FPGA_Processing.v(209) " "Verilog HDL Declaration information at FPGA_Processing.v(209): object \"v\" differs only in case from object \"V\" in the same scope" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 209 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1532421572295 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R r FPGA_Processing.v(175) " "Verilog HDL Declaration information at FPGA_Processing.v(175): object \"R\" differs only in case from object \"r\" in the same scope" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 175 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1532421572295 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b FPGA_Processing.v(177) " "Verilog HDL Declaration information at FPGA_Processing.v(177): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 177 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1532421572295 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g FPGA_Processing.v(176) " "Verilog HDL Declaration information at FPGA_Processing.v(176): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 176 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1532421572295 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H h FPGA_Processing.v(275) " "Verilog HDL Declaration information at FPGA_Processing.v(275): object \"H\" differs only in case from object \"h\" in the same scope" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 275 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1532421572295 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S s FPGA_Processing.v(276) " "Verilog HDL Declaration information at FPGA_Processing.v(276): object \"S\" differs only in case from object \"s\" in the same scope" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 276 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1532421572295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_processing.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_processing.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_Processing " "Found entity 1: FPGA_Processing" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532421572296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532421572296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532421572301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532421572301 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_Processing " "Elaborating entity \"FPGA_Processing\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1532421572370 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DecVData FPGA_Processing.v(179) " "Verilog HDL or VHDL warning at FPGA_Processing.v(179): object \"DecVData\" assigned a value but never read" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1532421572379 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DecVData2 FPGA_Processing.v(188) " "Verilog HDL or VHDL warning at FPGA_Processing.v(188): object \"DecVData2\" assigned a value but never read" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1532421572379 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DecVData3 FPGA_Processing.v(278) " "Verilog HDL or VHDL warning at FPGA_Processing.v(278): object \"DecVData3\" assigned a value but never read" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 278 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1532421572380 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(147) " "Verilog HDL assignment warning at FPGA_Processing.v(147): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572383 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(148) " "Verilog HDL assignment warning at FPGA_Processing.v(148): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572383 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(149) " "Verilog HDL assignment warning at FPGA_Processing.v(149): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572383 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(150) " "Verilog HDL assignment warning at FPGA_Processing.v(150): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572384 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(151) " "Verilog HDL assignment warning at FPGA_Processing.v(151): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572384 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(155) " "Verilog HDL assignment warning at FPGA_Processing.v(155): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572384 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(156) " "Verilog HDL assignment warning at FPGA_Processing.v(156): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572384 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(157) " "Verilog HDL assignment warning at FPGA_Processing.v(157): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572384 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(158) " "Verilog HDL assignment warning at FPGA_Processing.v(158): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572385 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 FPGA_Processing.v(159) " "Verilog HDL assignment warning at FPGA_Processing.v(159): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572385 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPGA_Processing.v(275) " "Verilog HDL assignment warning at FPGA_Processing.v(275): truncated value with size 32 to match size of target (8)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572391 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPGA_Processing.v(276) " "Verilog HDL assignment warning at FPGA_Processing.v(276): truncated value with size 32 to match size of target (8)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572391 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FPGA_Processing.v(285) " "Verilog HDL assignment warning at FPGA_Processing.v(285): truncated value with size 32 to match size of target (6)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572392 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 FPGA_Processing.v(286) " "Verilog HDL assignment warning at FPGA_Processing.v(286): truncated value with size 32 to match size of target (6)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572393 "|FPGA_Processing"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "FPGA_Processing.v(288) " "Verilog HDL warning at FPGA_Processing.v(288): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 288 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1532421572393 "|FPGA_Processing"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "FPGA_Processing.v(289) " "Verilog HDL warning at FPGA_Processing.v(289): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 289 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1532421572393 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 16 FPGA_Processing.v(338) " "Verilog HDL assignment warning at FPGA_Processing.v(338): truncated value with size 19 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572394 "|FPGA_Processing"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vdd FPGA_Processing.v(489) " "Verilog HDL Always Construct warning at FPGA_Processing.v(489): variable \"vdd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 489 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1532421572396 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "FPGA_Processing.v(489) " "Verilog HDL Synthesis Attribute warning at FPGA_Processing.v(489): ignoring full_case attribute on case statement with explicit default case item" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 489 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Quartus II" 0 -1 1532421572397 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(614) " "Verilog HDL assignment warning at FPGA_Processing.v(614): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572398 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(618) " "Verilog HDL assignment warning at FPGA_Processing.v(618): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572398 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(622) " "Verilog HDL assignment warning at FPGA_Processing.v(622): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572399 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(626) " "Verilog HDL assignment warning at FPGA_Processing.v(626): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572399 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(630) " "Verilog HDL assignment warning at FPGA_Processing.v(630): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572399 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(631) " "Verilog HDL assignment warning at FPGA_Processing.v(631): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572399 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 FPGA_Processing.v(632) " "Verilog HDL assignment warning at FPGA_Processing.v(632): truncated value with size 32 to match size of target (13)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572400 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(633) " "Verilog HDL assignment warning at FPGA_Processing.v(633): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572400 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(634) " "Verilog HDL assignment warning at FPGA_Processing.v(634): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572400 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(638) " "Verilog HDL assignment warning at FPGA_Processing.v(638): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572400 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(642) " "Verilog HDL assignment warning at FPGA_Processing.v(642): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572400 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(646) " "Verilog HDL assignment warning at FPGA_Processing.v(646): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572400 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(650) " "Verilog HDL assignment warning at FPGA_Processing.v(650): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572401 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(654) " "Verilog HDL assignment warning at FPGA_Processing.v(654): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572401 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(658) " "Verilog HDL assignment warning at FPGA_Processing.v(658): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572401 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(662) " "Verilog HDL assignment warning at FPGA_Processing.v(662): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572401 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(663) " "Verilog HDL assignment warning at FPGA_Processing.v(663): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572401 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 FPGA_Processing.v(664) " "Verilog HDL assignment warning at FPGA_Processing.v(664): truncated value with size 32 to match size of target (13)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572402 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(665) " "Verilog HDL assignment warning at FPGA_Processing.v(665): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572402 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(666) " "Verilog HDL assignment warning at FPGA_Processing.v(666): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572402 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(670) " "Verilog HDL assignment warning at FPGA_Processing.v(670): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572402 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(671) " "Verilog HDL assignment warning at FPGA_Processing.v(671): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572402 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 FPGA_Processing.v(672) " "Verilog HDL assignment warning at FPGA_Processing.v(672): truncated value with size 32 to match size of target (13)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572402 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(673) " "Verilog HDL assignment warning at FPGA_Processing.v(673): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572402 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(674) " "Verilog HDL assignment warning at FPGA_Processing.v(674): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572403 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(678) " "Verilog HDL assignment warning at FPGA_Processing.v(678): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572403 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(679) " "Verilog HDL assignment warning at FPGA_Processing.v(679): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572403 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 FPGA_Processing.v(680) " "Verilog HDL assignment warning at FPGA_Processing.v(680): truncated value with size 32 to match size of target (13)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572403 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(681) " "Verilog HDL assignment warning at FPGA_Processing.v(681): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572403 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(682) " "Verilog HDL assignment warning at FPGA_Processing.v(682): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572403 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(686) " "Verilog HDL assignment warning at FPGA_Processing.v(686): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572404 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(690) " "Verilog HDL assignment warning at FPGA_Processing.v(690): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572404 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(694) " "Verilog HDL assignment warning at FPGA_Processing.v(694): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572406 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(695) " "Verilog HDL assignment warning at FPGA_Processing.v(695): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572406 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 FPGA_Processing.v(696) " "Verilog HDL assignment warning at FPGA_Processing.v(696): truncated value with size 32 to match size of target (13)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572406 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(697) " "Verilog HDL assignment warning at FPGA_Processing.v(697): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572407 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(698) " "Verilog HDL assignment warning at FPGA_Processing.v(698): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572407 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(702) " "Verilog HDL assignment warning at FPGA_Processing.v(702): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572407 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(703) " "Verilog HDL assignment warning at FPGA_Processing.v(703): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572407 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 FPGA_Processing.v(704) " "Verilog HDL assignment warning at FPGA_Processing.v(704): truncated value with size 32 to match size of target (13)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572407 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(705) " "Verilog HDL assignment warning at FPGA_Processing.v(705): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572407 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(706) " "Verilog HDL assignment warning at FPGA_Processing.v(706): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572408 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(710) " "Verilog HDL assignment warning at FPGA_Processing.v(710): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572408 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(714) " "Verilog HDL assignment warning at FPGA_Processing.v(714): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572408 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(718) " "Verilog HDL assignment warning at FPGA_Processing.v(718): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572408 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(719) " "Verilog HDL assignment warning at FPGA_Processing.v(719): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572408 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 FPGA_Processing.v(720) " "Verilog HDL assignment warning at FPGA_Processing.v(720): truncated value with size 32 to match size of target (13)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572409 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(721) " "Verilog HDL assignment warning at FPGA_Processing.v(721): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572409 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(722) " "Verilog HDL assignment warning at FPGA_Processing.v(722): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572409 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(726) " "Verilog HDL assignment warning at FPGA_Processing.v(726): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572409 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(727) " "Verilog HDL assignment warning at FPGA_Processing.v(727): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572409 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 FPGA_Processing.v(728) " "Verilog HDL assignment warning at FPGA_Processing.v(728): truncated value with size 32 to match size of target (13)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572409 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(729) " "Verilog HDL assignment warning at FPGA_Processing.v(729): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572409 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(730) " "Verilog HDL assignment warning at FPGA_Processing.v(730): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572410 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(734) " "Verilog HDL assignment warning at FPGA_Processing.v(734): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572410 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(738) " "Verilog HDL assignment warning at FPGA_Processing.v(738): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572410 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(742) " "Verilog HDL assignment warning at FPGA_Processing.v(742): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572410 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(743) " "Verilog HDL assignment warning at FPGA_Processing.v(743): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572410 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 FPGA_Processing.v(744) " "Verilog HDL assignment warning at FPGA_Processing.v(744): truncated value with size 32 to match size of target (13)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572410 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(745) " "Verilog HDL assignment warning at FPGA_Processing.v(745): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572411 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(746) " "Verilog HDL assignment warning at FPGA_Processing.v(746): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572411 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(750) " "Verilog HDL assignment warning at FPGA_Processing.v(750): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572411 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(751) " "Verilog HDL assignment warning at FPGA_Processing.v(751): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572411 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 FPGA_Processing.v(752) " "Verilog HDL assignment warning at FPGA_Processing.v(752): truncated value with size 32 to match size of target (13)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572411 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(753) " "Verilog HDL assignment warning at FPGA_Processing.v(753): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572411 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(754) " "Verilog HDL assignment warning at FPGA_Processing.v(754): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572411 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(758) " "Verilog HDL assignment warning at FPGA_Processing.v(758): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572412 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(759) " "Verilog HDL assignment warning at FPGA_Processing.v(759): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572412 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 FPGA_Processing.v(760) " "Verilog HDL assignment warning at FPGA_Processing.v(760): truncated value with size 32 to match size of target (13)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572412 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(761) " "Verilog HDL assignment warning at FPGA_Processing.v(761): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572412 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(762) " "Verilog HDL assignment warning at FPGA_Processing.v(762): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572412 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(766) " "Verilog HDL assignment warning at FPGA_Processing.v(766): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572412 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(770) " "Verilog HDL assignment warning at FPGA_Processing.v(770): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572413 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(774) " "Verilog HDL assignment warning at FPGA_Processing.v(774): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572413 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(778) " "Verilog HDL assignment warning at FPGA_Processing.v(778): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572413 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(782) " "Verilog HDL assignment warning at FPGA_Processing.v(782): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572413 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(786) " "Verilog HDL assignment warning at FPGA_Processing.v(786): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572414 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(790) " "Verilog HDL assignment warning at FPGA_Processing.v(790): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572414 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(791) " "Verilog HDL assignment warning at FPGA_Processing.v(791): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572414 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 FPGA_Processing.v(792) " "Verilog HDL assignment warning at FPGA_Processing.v(792): truncated value with size 32 to match size of target (13)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572414 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FPGA_Processing.v(793) " "Verilog HDL assignment warning at FPGA_Processing.v(793): truncated value with size 32 to match size of target (12)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572414 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(794) " "Verilog HDL assignment warning at FPGA_Processing.v(794): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572414 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(798) " "Verilog HDL assignment warning at FPGA_Processing.v(798): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572415 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FPGA_Processing.v(802) " "Verilog HDL assignment warning at FPGA_Processing.v(802): truncated value with size 32 to match size of target (5)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572415 "|FPGA_Processing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FPGA_Processing.v(806) " "Verilog HDL assignment warning at FPGA_Processing.v(806): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1532421572415 "|FPGA_Processing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "FPGA_Processing.v" "pll_inst" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421572786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532421573293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 27 " "Parameter \"clk0_divide_by\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 100 " "Parameter \"clk0_multiply_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573295 ""}  } { { "pll.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1532421573295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532421573504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532421573504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_inst " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_inst\"" {  } { { "FPGA_Processing.v" "RAM_inst" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421573559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:RAM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/RAM.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421574029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:RAM_inst\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/RAM.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532421574058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:RAM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421574058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421574058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421574058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421574058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421574058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421574058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421574058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421574058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421574058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421574058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421574058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421574058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421574058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421574058 ""}  } { { "RAM.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/RAM.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1532421574058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_59g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_59g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_59g1 " "Found entity 1: altsyncram_59g1" {  } { { "db/altsyncram_59g1.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/altsyncram_59g1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532421574190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532421574190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_59g1 RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated " "Elaborating entity \"altsyncram_59g1\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421574191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532421574452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532421574452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_59g1.tdf" "decode3" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/altsyncram_59g1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421574453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/mux_qob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532421574723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532421574723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qob RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|mux_qob:mux2 " "Elaborating entity \"mux_qob\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_59g1:auto_generated\|mux_qob:mux2\"" {  } { { "db/altsyncram_59g1.tdf" "mux2" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/altsyncram_59g1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421574726 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[0\] " "Converted tri-state buffer \"vmem_data\[0\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 436 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1532421575995 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[1\] " "Converted tri-state buffer \"vmem_data\[1\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 436 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1532421575995 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[2\] " "Converted tri-state buffer \"vmem_data\[2\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 436 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1532421575995 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[3\] " "Converted tri-state buffer \"vmem_data\[3\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 436 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1532421575995 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[4\] " "Converted tri-state buffer \"vmem_data\[4\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 436 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1532421575995 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[5\] " "Converted tri-state buffer \"vmem_data\[5\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 436 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1532421575995 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[6\] " "Converted tri-state buffer \"vmem_data\[6\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 436 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1532421575995 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[7\] " "Converted tri-state buffer \"vmem_data\[7\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 436 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1532421575995 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[8\] " "Converted tri-state buffer \"vmem_data\[8\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 436 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1532421575995 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[9\] " "Converted tri-state buffer \"vmem_data\[9\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 436 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1532421575995 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[10\] " "Converted tri-state buffer \"vmem_data\[10\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 436 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1532421575995 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[11\] " "Converted tri-state buffer \"vmem_data\[11\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 436 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1532421575995 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[12\] " "Converted tri-state buffer \"vmem_data\[12\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 436 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1532421575995 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[13\] " "Converted tri-state buffer \"vmem_data\[13\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 436 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1532421575995 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[14\] " "Converted tri-state buffer \"vmem_data\[14\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 436 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1532421575995 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vmem_data\[15\] " "Converted tri-state buffer \"vmem_data\[15\]\" feeding internal logic into a wire" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 436 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1532421575995 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1532421575995 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "FPGA_Processing.v" "Div1" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 276 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532421577577 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult10\"" {  } { { "FPGA_Processing.v" "Mult10" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 275 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532421577577 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "FPGA_Processing.v" "Div0" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 275 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532421577577 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult5\"" {  } { { "FPGA_Processing.v" "Mult5" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 155 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532421577577 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "FPGA_Processing.v" "Mult0" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532421577577 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult6\"" {  } { { "FPGA_Processing.v" "Mult6" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 156 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532421577577 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult9\"" {  } { { "FPGA_Processing.v" "Mult9" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532421577577 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult8\"" {  } { { "FPGA_Processing.v" "Mult8" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532421577577 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult7\"" {  } { { "FPGA_Processing.v" "Mult7" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 157 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532421577577 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1532421577577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 276 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532421578263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421578263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421578263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421578263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421578263 ""}  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 276 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1532421578263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4jm " "Found entity 1: lpm_divide_4jm" {  } { { "db/lpm_divide_4jm.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/lpm_divide_4jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532421578480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532421578480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532421578550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532421578550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c7f " "Found entity 1: alt_u_div_c7f" {  } { { "db/alt_u_div_c7f.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/alt_u_div_c7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532421578698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532421578698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532421579829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532421579829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532421579999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532421579999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult10 " "Elaborated megafunction instantiation \"lpm_mult:Mult10\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 275 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532421580185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult10 " "Instantiated megafunction \"lpm_mult:Mult10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421580185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421580185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421580185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421580185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421580185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421580185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421580185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421580185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421580185 ""}  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 275 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1532421580185 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult10\|multcore:mult_core lpm_mult:Mult10 " "Elaborated megafunction instantiation \"lpm_mult:Mult10\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult10\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 275 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421580335 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult10\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult10 " "Elaborated megafunction instantiation \"lpm_mult:Mult10\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult10\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 275 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421580407 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult10\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult10 " "Elaborated megafunction instantiation \"lpm_mult:Mult10\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult10\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 275 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421580507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jgh " "Found entity 1: add_sub_jgh" {  } { { "db/add_sub_jgh.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/add_sub_jgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532421580587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532421580587 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult10\|altshift:external_latency_ffs lpm_mult:Mult10 " "Elaborated megafunction instantiation \"lpm_mult:Mult10\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult10\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 275 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421580650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 275 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532421581049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421581049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421581049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421581049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421581049 ""}  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 275 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1532421581049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/lpm_divide_5jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532421581221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532421581221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532421581286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532421581286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_d7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_d7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_d7f " "Found entity 1: alt_u_div_d7f" {  } { { "db/alt_u_div_d7f.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/alt_u_div_d7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532421581411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532421581411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult5\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 155 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532421581947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult5 " "Instantiated megafunction \"lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421581947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 21 " "Parameter \"LPM_WIDTHB\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421581947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421581947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421581947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421581947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421581947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421581947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421581947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421581947 ""}  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 155 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1532421581947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6ft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6ft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6ft " "Found entity 1: mult_6ft" {  } { { "db/mult_6ft.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/mult_6ft.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532421582125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532421582125 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult6 " "Elaborated megafunction instantiation \"lpm_mult:Mult6\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 156 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532421582228 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult6 " "Instantiated megafunction \"lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421582229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 21 " "Parameter \"LPM_WIDTHB\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421582229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421582229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421582229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421582229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421582229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421582229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421582229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421582229 ""}  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 156 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1532421582229 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult9 " "Elaborated megafunction instantiation \"lpm_mult:Mult9\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 159 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532421582326 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult9 " "Instantiated megafunction \"lpm_mult:Mult9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421582326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 21 " "Parameter \"LPM_WIDTHB\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421582326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421582326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421582326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421582326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421582326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421582326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421582326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421582326 ""}  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 159 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1532421582326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fgt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fgt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fgt " "Found entity 1: mult_fgt" {  } { { "db/mult_fgt.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/mult_fgt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532421582452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532421582452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult8 " "Elaborated megafunction instantiation \"lpm_mult:Mult8\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 158 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532421582649 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult8 " "Instantiated megafunction \"lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421582649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 21 " "Parameter \"LPM_WIDTHB\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421582649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421582649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421582649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421582649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421582649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421582649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421582649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421582649 ""}  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 158 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1532421582649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bft " "Found entity 1: mult_bft" {  } { { "db/mult_bft.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/mult_bft.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532421582859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532421582859 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult7\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 157 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532421582976 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult7 " "Instantiated megafunction \"lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421582976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 21 " "Parameter \"LPM_WIDTHB\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421582976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421582976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421582976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421582976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421582976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421582976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421582976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532421582976 ""}  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 157 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1532421582976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_dft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_dft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_dft " "Found entity 1: mult_dft" {  } { { "db/mult_dft.tdf" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/db/mult_dft.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532421583100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532421583100 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "42 " "Ignored 42 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "42 " "Ignored 42 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1532421584271 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1532421584271 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 343 -1 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 345 -1 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 465 -1 0 } } { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 344 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1532421584310 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1532421584311 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1532421586454 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1532421587853 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/output_files/SoC_Brain.map.smsg " "Generated suppressed messages file C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/output_files/SoC_Brain.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1532421588070 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1532421588606 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532421588606 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[0\] " "No output dependent on input pin \"vpo\[0\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532421589478 "|FPGA_Processing|vpo[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[1\] " "No output dependent on input pin \"vpo\[1\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532421589478 "|FPGA_Processing|vpo[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[2\] " "No output dependent on input pin \"vpo\[2\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532421589478 "|FPGA_Processing|vpo[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[3\] " "No output dependent on input pin \"vpo\[3\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532421589478 "|FPGA_Processing|vpo[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[4\] " "No output dependent on input pin \"vpo\[4\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532421589478 "|FPGA_Processing|vpo[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[5\] " "No output dependent on input pin \"vpo\[5\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532421589478 "|FPGA_Processing|vpo[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[6\] " "No output dependent on input pin \"vpo\[6\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532421589478 "|FPGA_Processing|vpo[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vpo\[7\] " "No output dependent on input pin \"vpo\[7\]\"" {  } { { "FPGA_Processing.v" "" { Text "C:/Users/tony9/Desktop/GitHub/SoC_2018/FPGA/FPGA_Processing.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532421589478 "|FPGA_Processing|vpo[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1532421589478 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2050 " "Implemented 2050 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1532421589482 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1532421589482 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1532421589482 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1842 " "Implemented 1842 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1532421589482 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1532421589482 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1532421589482 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "19 " "Implemented 19 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1532421589482 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1532421589482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 133 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 133 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1532421589704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 24 17:39:49 2018 " "Processing ended: Tue Jul 24 17:39:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1532421589704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1532421589704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1532421589704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1532421589704 ""}
