{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 04 20:49:04 2018 " "Info: Processing started: Sun Nov 04 20:49:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off xns -c xns " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off xns -c xns" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "xns_pic:u2\|now_state.s2~0 " "Warning: Node \"xns_pic:u2\|now_state.s2~0\"" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 32 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "xns_pic:u2\|next_state~2 " "Warning: Node \"xns_pic:u2\|next_state~2\"" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "xns_pic:u2\|now_state.s0~0 " "Warning: Node \"xns_pic:u2\|now_state.s0~0\"" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 32 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "yes " "Info: Assuming node \"yes\" is an undefined clock" {  } { { "xns.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns/xns.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "yes" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "xns.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns/xns.vhd" 7 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "yes register register xns_add:u1\|out_temp\[0\] xns_add:u1\|out_temp\[1\] 304.04 MHz Internal " "Info: Clock \"yes\" Internal fmax is restricted to 304.04 MHz between source register \"xns_add:u1\|out_temp\[0\]\" and destination register \"xns_add:u1\|out_temp\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.020 ns + Longest register register " "Info: + Longest register to register delay is 2.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns xns_add:u1\|out_temp\[0\] 1 REG LC_X8_Y7_N0 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y7_N0; Fanout = 7; REG Node = 'xns_add:u1\|out_temp\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { xns_add:u1|out_temp[0] } "NODE_NAME" } } { "../xns_add/xns_add.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_add/xns_add.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(1.061 ns) 2.020 ns xns_add:u1\|out_temp\[1\] 2 REG LC_X8_Y7_N7 6 " "Info: 2: + IC(0.959 ns) + CELL(1.061 ns) = 2.020 ns; Loc. = LC_X8_Y7_N7; Fanout = 6; REG Node = 'xns_add:u1\|out_temp\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.020 ns" { xns_add:u1|out_temp[0] xns_add:u1|out_temp[1] } "NODE_NAME" } } { "../xns_add/xns_add.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_add/xns_add.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.061 ns ( 52.52 % ) " "Info: Total cell delay = 1.061 ns ( 52.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.959 ns ( 47.48 % ) " "Info: Total interconnect delay = 0.959 ns ( 47.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.020 ns" { xns_add:u1|out_temp[0] xns_add:u1|out_temp[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.020 ns" { xns_add:u1|out_temp[0] {} xns_add:u1|out_temp[1] {} } { 0.000ns 0.959ns } { 0.000ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "yes destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"yes\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns yes 1 CLK PIN_20 2 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 2; CLK Node = 'yes'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { yes } "NODE_NAME" } } { "xns.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns/xns.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns xns_add:u1\|out_temp\[1\] 2 REG LC_X8_Y7_N7 6 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X8_Y7_N7; Fanout = 6; REG Node = 'xns_add:u1\|out_temp\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { yes xns_add:u1|out_temp[1] } "NODE_NAME" } } { "../xns_add/xns_add.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_add/xns_add.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { yes xns_add:u1|out_temp[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { yes {} yes~combout {} xns_add:u1|out_temp[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "yes source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"yes\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns yes 1 CLK PIN_20 2 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 2; CLK Node = 'yes'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { yes } "NODE_NAME" } } { "xns.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns/xns.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns xns_add:u1\|out_temp\[0\] 2 REG LC_X8_Y7_N0 7 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X8_Y7_N0; Fanout = 7; REG Node = 'xns_add:u1\|out_temp\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { yes xns_add:u1|out_temp[0] } "NODE_NAME" } } { "../xns_add/xns_add.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_add/xns_add.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { yes xns_add:u1|out_temp[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { yes {} yes~combout {} xns_add:u1|out_temp[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { yes xns_add:u1|out_temp[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { yes {} yes~combout {} xns_add:u1|out_temp[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { yes xns_add:u1|out_temp[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { yes {} yes~combout {} xns_add:u1|out_temp[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "../xns_add/xns_add.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_add/xns_add.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "../xns_add/xns_add.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_add/xns_add.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.020 ns" { xns_add:u1|out_temp[0] xns_add:u1|out_temp[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.020 ns" { xns_add:u1|out_temp[0] {} xns_add:u1|out_temp[1] {} } { 0.000ns 0.959ns } { 0.000ns 1.061ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { yes xns_add:u1|out_temp[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { yes {} yes~combout {} xns_add:u1|out_temp[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { yes xns_add:u1|out_temp[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { yes {} yes~combout {} xns_add:u1|out_temp[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { xns_add:u1|out_temp[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { xns_add:u1|out_temp[1] {} } {  } {  } "" } } { "../xns_add/xns_add.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_add/xns_add.vhd" 19 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register xns_pic:u2\|num\[4\] register xns_pic:u2\|num\[9\] 125.05 MHz 7.997 ns Internal " "Info: Clock \"clk\" has Internal fmax of 125.05 MHz between source register \"xns_pic:u2\|num\[4\]\" and destination register \"xns_pic:u2\|num\[9\]\" (period= 7.997 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.288 ns + Longest register register " "Info: + Longest register to register delay is 7.288 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns xns_pic:u2\|num\[4\] 1 REG LC_X8_Y7_N8 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y7_N8; Fanout = 5; REG Node = 'xns_pic:u2\|num\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { xns_pic:u2|num[4] } "NODE_NAME" } } { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.960 ns) + CELL(0.747 ns) 2.707 ns xns_pic:u2\|Add0~57 2 COMB LC_X8_Y8_N7 2 " "Info: 2: + IC(1.960 ns) + CELL(0.747 ns) = 2.707 ns; Loc. = LC_X8_Y8_N7; Fanout = 2; COMB Node = 'xns_pic:u2\|Add0~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.707 ns" { xns_pic:u2|num[4] xns_pic:u2|Add0~57 } "NODE_NAME" } } { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.830 ns xns_pic:u2\|Add0~52 3 COMB LC_X8_Y8_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 2.830 ns; Loc. = LC_X8_Y8_N8; Fanout = 2; COMB Node = 'xns_pic:u2\|Add0~52'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { xns_pic:u2|Add0~57 xns_pic:u2|Add0~52 } "NODE_NAME" } } { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 3.229 ns xns_pic:u2\|Add0~62 4 COMB LC_X8_Y8_N9 6 " "Info: 4: + IC(0.000 ns) + CELL(0.399 ns) = 3.229 ns; Loc. = LC_X8_Y8_N9; Fanout = 6; COMB Node = 'xns_pic:u2\|Add0~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { xns_pic:u2|Add0~52 xns_pic:u2|Add0~62 } "NODE_NAME" } } { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 4.463 ns xns_pic:u2\|Add0~20 5 COMB LC_X9_Y8_N2 1 " "Info: 5: + IC(0.000 ns) + CELL(1.234 ns) = 4.463 ns; Loc. = LC_X9_Y8_N2; Fanout = 1; COMB Node = 'xns_pic:u2\|Add0~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { xns_pic:u2|Add0~62 xns_pic:u2|Add0~20 } "NODE_NAME" } } { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.545 ns) + CELL(0.280 ns) 7.288 ns xns_pic:u2\|num\[9\] 6 REG LC_X8_Y7_N2 4 " "Info: 6: + IC(2.545 ns) + CELL(0.280 ns) = 7.288 ns; Loc. = LC_X8_Y7_N2; Fanout = 4; REG Node = 'xns_pic:u2\|num\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.825 ns" { xns_pic:u2|Add0~20 xns_pic:u2|num[9] } "NODE_NAME" } } { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.783 ns ( 38.19 % ) " "Info: Total cell delay = 2.783 ns ( 38.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.505 ns ( 61.81 % ) " "Info: Total interconnect delay = 4.505 ns ( 61.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.288 ns" { xns_pic:u2|num[4] xns_pic:u2|Add0~57 xns_pic:u2|Add0~52 xns_pic:u2|Add0~62 xns_pic:u2|Add0~20 xns_pic:u2|num[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.288 ns" { xns_pic:u2|num[4] {} xns_pic:u2|Add0~57 {} xns_pic:u2|Add0~52 {} xns_pic:u2|Add0~62 {} xns_pic:u2|Add0~20 {} xns_pic:u2|num[9] {} } { 0.000ns 1.960ns 0.000ns 0.000ns 0.000ns 2.545ns } { 0.000ns 0.747ns 0.123ns 0.399ns 1.234ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "xns.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns/xns.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns xns_pic:u2\|num\[9\] 2 REG LC_X8_Y7_N2 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X8_Y7_N2; Fanout = 4; REG Node = 'xns_pic:u2\|num\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk xns_pic:u2|num[9] } "NODE_NAME" } } { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk xns_pic:u2|num[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} xns_pic:u2|num[9] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "xns.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns/xns.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns xns_pic:u2\|num\[4\] 2 REG LC_X8_Y7_N8 5 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X8_Y7_N8; Fanout = 5; REG Node = 'xns_pic:u2\|num\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk xns_pic:u2|num[4] } "NODE_NAME" } } { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk xns_pic:u2|num[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} xns_pic:u2|num[4] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk xns_pic:u2|num[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} xns_pic:u2|num[9] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk xns_pic:u2|num[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} xns_pic:u2|num[4] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 83 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 83 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.288 ns" { xns_pic:u2|num[4] xns_pic:u2|Add0~57 xns_pic:u2|Add0~52 xns_pic:u2|Add0~62 xns_pic:u2|Add0~20 xns_pic:u2|num[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.288 ns" { xns_pic:u2|num[4] {} xns_pic:u2|Add0~57 {} xns_pic:u2|Add0~52 {} xns_pic:u2|Add0~62 {} xns_pic:u2|Add0~20 {} xns_pic:u2|num[9] {} } { 0.000ns 1.960ns 0.000ns 0.000ns 0.000ns 2.545ns } { 0.000ns 0.747ns 0.123ns 0.399ns 1.234ns 0.280ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk xns_pic:u2|num[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} xns_pic:u2|num[9] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk xns_pic:u2|num[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} xns_pic:u2|num[4] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk out_col6\[4\] xns_pic:u2\|num\[2\] 15.716 ns register " "Info: tco from clock \"clk\" to destination pin \"out_col6\[4\]\" through register \"xns_pic:u2\|num\[2\]\" is 15.716 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "xns.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns/xns.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns xns_pic:u2\|num\[2\] 2 REG LC_X8_Y8_N2 5 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X8_Y8_N2; Fanout = 5; REG Node = 'xns_pic:u2\|num\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk xns_pic:u2|num[2] } "NODE_NAME" } } { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk xns_pic:u2|num[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} xns_pic:u2|num[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 83 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.521 ns + Longest register pin " "Info: + Longest register to pin delay is 11.521 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns xns_pic:u2\|num\[2\] 1 REG LC_X8_Y8_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y8_N2; Fanout = 5; REG Node = 'xns_pic:u2\|num\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { xns_pic:u2|num[2] } "NODE_NAME" } } { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.740 ns) 2.060 ns xns_pic:u2\|LessThan0~0 2 COMB LC_X7_Y8_N5 1 " "Info: 2: + IC(1.320 ns) + CELL(0.740 ns) = 2.060 ns; Loc. = LC_X7_Y8_N5; Fanout = 1; COMB Node = 'xns_pic:u2\|LessThan0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.060 ns" { xns_pic:u2|num[2] xns_pic:u2|LessThan0~0 } "NODE_NAME" } } { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.846 ns) + CELL(0.740 ns) 4.646 ns xns_pic:u2\|LessThan0~1 3 COMB LC_X8_Y7_N8 10 " "Info: 3: + IC(1.846 ns) + CELL(0.740 ns) = 4.646 ns; Loc. = LC_X8_Y7_N8; Fanout = 10; COMB Node = 'xns_pic:u2\|LessThan0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.586 ns" { xns_pic:u2|LessThan0~0 xns_pic:u2|LessThan0~1 } "NODE_NAME" } } { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.200 ns) 5.567 ns xns_pic:u2\|Selector4~0 4 COMB LC_X8_Y7_N4 17 " "Info: 4: + IC(0.721 ns) + CELL(0.200 ns) = 5.567 ns; Loc. = LC_X8_Y7_N4; Fanout = 17; COMB Node = 'xns_pic:u2\|Selector4~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { xns_pic:u2|LessThan0~1 xns_pic:u2|Selector4~0 } "NODE_NAME" } } { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.632 ns) + CELL(2.322 ns) 11.521 ns out_col6\[4\] 5 PIN PIN_96 0 " "Info: 5: + IC(3.632 ns) + CELL(2.322 ns) = 11.521 ns; Loc. = PIN_96; Fanout = 0; PIN Node = 'out_col6\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.954 ns" { xns_pic:u2|Selector4~0 out_col6[4] } "NODE_NAME" } } { "xns.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns/xns.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.002 ns ( 34.74 % ) " "Info: Total cell delay = 4.002 ns ( 34.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.519 ns ( 65.26 % ) " "Info: Total interconnect delay = 7.519 ns ( 65.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.521 ns" { xns_pic:u2|num[2] xns_pic:u2|LessThan0~0 xns_pic:u2|LessThan0~1 xns_pic:u2|Selector4~0 out_col6[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.521 ns" { xns_pic:u2|num[2] {} xns_pic:u2|LessThan0~0 {} xns_pic:u2|LessThan0~1 {} xns_pic:u2|Selector4~0 {} out_col6[4] {} } { 0.000ns 1.320ns 1.846ns 0.721ns 3.632ns } { 0.000ns 0.740ns 0.740ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk xns_pic:u2|num[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} xns_pic:u2|num[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.521 ns" { xns_pic:u2|num[2] xns_pic:u2|LessThan0~0 xns_pic:u2|LessThan0~1 xns_pic:u2|Selector4~0 out_col6[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.521 ns" { xns_pic:u2|num[2] {} xns_pic:u2|LessThan0~0 {} xns_pic:u2|LessThan0~1 {} xns_pic:u2|Selector4~0 {} out_col6[4] {} } { 0.000ns 1.320ns 1.846ns 0.721ns 3.632ns } { 0.000ns 0.740ns 0.740ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "false out_col6\[4\] 14.054 ns Longest " "Info: Longest tpd from source pin \"false\" to destination pin \"out_col6\[4\]\" is 14.054 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns false 1 PIN PIN_129 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_129; Fanout = 5; PIN Node = 'false'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { false } "NODE_NAME" } } { "xns.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns/xns.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.141 ns) 6.273 ns xns_pic:u2\|next_state~2 2 COMB LOOP LC_X8_Y7_N5 3 " "Info: 2: + IC(0.000 ns) + CELL(5.141 ns) = 6.273 ns; Loc. = LC_X8_Y7_N5; Fanout = 3; COMB LOOP Node = 'xns_pic:u2\|next_state~2'" { { "Info" "ITDB_PART_OF_SCC" "xns_pic:u2\|next_state~2 LC_X8_Y7_N5 " "Info: Loc. = LC_X8_Y7_N5; Node \"xns_pic:u2\|next_state~2\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { xns_pic:u2|next_state~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "xns_pic:u2\|now_state.s0~0 LC_X8_Y7_N3 " "Info: Loc. = LC_X8_Y7_N3; Node \"xns_pic:u2\|now_state.s0~0\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { xns_pic:u2|now_state.s0~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { xns_pic:u2|next_state~2 } "NODE_NAME" } } { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 32 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { xns_pic:u2|now_state.s0~0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.141 ns" { false xns_pic:u2|next_state~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.505 ns) 6.778 ns xns_pic:u2\|now_state.s2~0 3 COMB LOOP LC_X8_Y7_N6 3 " "Info: 3: + IC(0.000 ns) + CELL(0.505 ns) = 6.778 ns; Loc. = LC_X8_Y7_N6; Fanout = 3; COMB LOOP Node = 'xns_pic:u2\|now_state.s2~0'" { { "Info" "ITDB_PART_OF_SCC" "xns_pic:u2\|now_state.s2~0 LC_X8_Y7_N6 " "Info: Loc. = LC_X8_Y7_N6; Node \"xns_pic:u2\|now_state.s2~0\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { xns_pic:u2|now_state.s2~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "xns_pic:u2\|next_state~2 LC_X8_Y7_N5 " "Info: Loc. = LC_X8_Y7_N5; Node \"xns_pic:u2\|next_state~2\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { xns_pic:u2|next_state~2 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "xns_pic:u2\|now_state.s0~0 LC_X8_Y7_N3 " "Info: Loc. = LC_X8_Y7_N3; Node \"xns_pic:u2\|now_state.s0~0\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { xns_pic:u2|now_state.s0~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { xns_pic:u2|now_state.s2~0 } "NODE_NAME" } } { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 32 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { xns_pic:u2|next_state~2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { xns_pic:u2|now_state.s0~0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { xns_pic:u2|next_state~2 xns_pic:u2|now_state.s2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.511 ns) 8.100 ns xns_pic:u2\|Selector4~0 4 COMB LC_X8_Y7_N4 17 " "Info: 4: + IC(0.811 ns) + CELL(0.511 ns) = 8.100 ns; Loc. = LC_X8_Y7_N4; Fanout = 17; COMB Node = 'xns_pic:u2\|Selector4~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { xns_pic:u2|now_state.s2~0 xns_pic:u2|Selector4~0 } "NODE_NAME" } } { "../xns_pic/xns_pic.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.632 ns) + CELL(2.322 ns) 14.054 ns out_col6\[4\] 5 PIN PIN_96 0 " "Info: 5: + IC(3.632 ns) + CELL(2.322 ns) = 14.054 ns; Loc. = PIN_96; Fanout = 0; PIN Node = 'out_col6\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.954 ns" { xns_pic:u2|Selector4~0 out_col6[4] } "NODE_NAME" } } { "xns.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns/xns.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.611 ns ( 68.39 % ) " "Info: Total cell delay = 9.611 ns ( 68.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.443 ns ( 31.61 % ) " "Info: Total interconnect delay = 4.443 ns ( 31.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.054 ns" { false xns_pic:u2|next_state~2 xns_pic:u2|now_state.s2~0 xns_pic:u2|Selector4~0 out_col6[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.054 ns" { false {} false~combout {} xns_pic:u2|next_state~2 {} xns_pic:u2|now_state.s2~0 {} xns_pic:u2|Selector4~0 {} out_col6[4] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.811ns 3.632ns } { 0.000ns 1.132ns 5.141ns 0.505ns 0.511ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 04 20:49:05 2018 " "Info: Processing ended: Sun Nov 04 20:49:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
