Solution:

module top_module (
    input clk,    // Clocks are used in sequential circuits
    input d,
    output reg q );
    
    always@(posedge clk)begin
       q<= d; 
    end

endmodule

NOTE:
D flip-flops are created by the logic synthesizer when a clocked always block is used.
