============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.27 - v14.20-s064_1
  Generated on:           May 06 2020  10:31:00 am
  Module:                 shapelet_distance
  Technology libraries:   PwcV162T125_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                 Type       Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock clk)                  launch                                    0 R 
                             latency                        +350     350 R 
PROCESSING_UNITS[3].mul_i_post_norm_mul
  s_fract_48_i_reg[3]/CLK                                0           350 R 
  s_fract_48_i_reg[3]/QBAR   DFF_H             4 70.7  230  +307     657 F 
  g32334/C                                                    +0     657   
  g32334/Z                   NAND4_F           4 57.9  277  +210     866 R 
  g32326/A                                                    +0     866   
  g32326/Z                   NOR2_E            3 53.5  256  +197    1063 F 
  g32314/A                                                    +0    1063   
  g32314/Z                   NAND3_E           3 44.1  313  +206    1269 R 
  g32284/A                                                    +0    1269   
  g32284/Z                   OR4_H             2 40.2  167  +198    1467 R 
  g32278/A                                                    +0    1467   
  g32278/Z                   NOR2_H            4 54.8  222  +121    1588 F 
  g32263/A                                                    +0    1588   
  g32263/Z                   AND4_H            2 38.8  148  +231    1819 F 
  g32255/A                                                    +0    1819   
  g32255/Z                   NAND2_F           4 56.7  274  +168    1988 R 
  g32245/A                                                    +0    1988   
  g32245/Z                   OR2_H             4 59.2  210  +236    2224 R 
  g32242/A                                                    +0    2224   
  g32242/Z                   NOR2_E            2 34.5  214  +143    2367 F 
  g32191/A                                                    +0    2367   
  g32191/Z                   NAND2_F           2 40.4  259  +159    2526 R 
  g32178/A                                                    +0    2526   
  g32178/Z                   NOR2_F            4 62.1  314  +169    2694 F 
  g32530/A                                                    +0    2694   
  g32530/Z                   NAND3_E           2 52.5  376  +243    2938 R 
  g32165/A                                                    +0    2938   
  g32165/Z                   NOR2_I            7 95.2  226  +173    3111 F 
  g32161/A                                                    +0    3111   
  g32161/Z                   NAND3_F           3 45.6  276  +167    3278 R 
  g32144/A                                                    +0    3278   
  g32144/Z                   NOR2_F            2 33.0  220  +126    3404 F 
  g32141/A                                                    +0    3404   
  g32141/Z                   NAND2_F           4 48.9  282  +176    3580 R 
  g32133/A                                                    +0    3580   
  g32133/Z                   OR2_I             2 33.3  109  +182    3762 R 
  g32128/A                                                    +0    3762   
  g32128/Z                   NOR2_E            3 44.1  219  +140    3902 F 
  g32122/A                                                    +0    3902   
  g32122/Z                   NAND2_F           2 32.2  198  +146    4048 R 
  g32119/A                                                    +0    4048   
  g32119/Z                   NOR2_E            2 30.0  205  +131    4179 F 
  g32118/A                                                    +0    4179   
  g32118/Z                   INVERT_F          4 53.2  240  +175    4354 R 
  g32109/A                                                    +0    4354   
  g32109/Z                   NOR2_E            2 37.5  238  +156    4509 F 
  g32104/A                                                    +0    4509   
  g32104/Z                   NAND2_F           3 39.3  226  +163    4672 R 
  g32100/A                                                    +0    4672   
  g32100/Z                   NOR2_E            2 28.6  168  +134    4806 F 
  g32095/A                                                    +0    4806   
  g32095/Z                   AND2_I            4 53.2  125  +196    5002 F 
  g32090/A                                                    +0    5002   
  g32090/Z                   NAND2_F           2 32.6  218  +123    5125 R 
  g32085/A                                                    +0    5125   
  g32085/Z                   NOR2_E            3 40.8  274  +158    5283 F 
  g32528/A                                                    +0    5283   
  g32528/Z                   NAND2BAL_H        2 38.6  178  +136    5419 R 
  g32076/A                                                    +0    5419   
  g32076/Z                   NOR2_H            3 41.1  324  +108    5527 F 
  g32526/A                                                    +0    5527   
  g32526/Z                   INVERTBAL_H       3 33.7  165  +120    5647 R 
  g32072/B                                                    +0    5647   
  g32072/Z                   OA21_B            1 13.6  428  +333    5981 R 
  s_r_zeros_reg[2]/D         DFF_E                            +0    5981   
  s_r_zeros_reg[2]/CLK       setup                       0  +119    6100 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                  capture                                6000 R 
                             latency                        +350    6350 R 
                             uncertainty                    -250    6100 R 
---------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :       0ps 
Start-point  : PROCESSING_UNITS[3].mul_i_post_norm_mul/s_fract_48_i_reg[3]/CLK
End-point    : PROCESSING_UNITS[3].mul_i_post_norm_mul/s_r_zeros_reg[2]/D
