Loading plugins phase: Elapsed time ==> 0s.206ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\Users\gizmo\Desktop\TDA1543A\PSoC\I2S_Test\Blink.cydsn\Blink.cyprj -d CY8C5888LTI-LP097 -s D:\Users\gizmo\Desktop\TDA1543A\PSoC\I2S_Test\Blink.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.891ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.025ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Blink.v
Program  :   D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\gizmo\Desktop\TDA1543A\PSoC\I2S_Test\Blink.cydsn\Blink.cyprj -dcpsoc3 Blink.v -verilog
======================================================================

======================================================================
Compiling:  Blink.v
Program  :   D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\gizmo\Desktop\TDA1543A\PSoC\I2S_Test\Blink.cydsn\Blink.cyprj -dcpsoc3 Blink.v -verilog
======================================================================

======================================================================
Compiling:  Blink.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\gizmo\Desktop\TDA1543A\PSoC\I2S_Test\Blink.cydsn\Blink.cyprj -dcpsoc3 -verilog Blink.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue May 07 16:31:41 2019


======================================================================
Compiling:  Blink.v
Program  :   vpp
Options  :    -yv2 -q10 Blink.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue May 07 16:31:41 2019

Flattening file 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v'
Flattening file 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Blink.ctl'.
D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 387, col 104):  Note: Substituting module 'cmp_vv_vv' for '>'.
D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 389, col 118):  Note: Substituting module 'cmp_vv_vv' for '>'.
D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 391, col 105):  Note: Substituting module 'cmp_vv_vv' for '>'.
D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 412, col 63):  Note: Substituting module 'cmp_vv_vv' for '<='.
D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 412, col 90):  Note: Substituting module 'cmp_vv_vv' for '>='.
D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 413, col 63):  Note: Substituting module 'cmp_vv_vv' for '<='.
D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 413, col 90):  Note: Substituting module 'cmp_vv_vv' for '>='.
D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 414, col 39):  Note: Substituting module 'cmp_vv_vv' for '<='.
D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 414, col 66):  Note: Substituting module 'cmp_vv_vv' for '>='.
D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 415, col 63):  Note: Substituting module 'cmp_vv_vv' for '<='.
D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 415, col 90):  Note: Substituting module 'cmp_vv_vv' for '>='.
Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Blink.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\gizmo\Desktop\TDA1543A\PSoC\I2S_Test\Blink.cydsn\Blink.cyprj -dcpsoc3 -verilog Blink.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue May 07 16:31:41 2019

Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Users\gizmo\Desktop\TDA1543A\PSoC\I2S_Test\Blink.cydsn\codegentemp\Blink.ctl'.
Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v'.
Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\Users\gizmo\Desktop\TDA1543A\PSoC\I2S_Test\Blink.cydsn\codegentemp\Blink.v'.
Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  Blink.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\gizmo\Desktop\TDA1543A\PSoC\I2S_Test\Blink.cydsn\Blink.cyprj -dcpsoc3 -verilog Blink.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue May 07 16:31:42 2019

Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Users\gizmo\Desktop\TDA1543A\PSoC\I2S_Test\Blink.cydsn\codegentemp\Blink.ctl'.
Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v'.
Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\Users\gizmo\Desktop\TDA1543A\PSoC\I2S_Test\Blink.cydsn\codegentemp\Blink.v'.
Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\I2S_1:bI2S:dyn_data_width_1\
	\I2S_1:bI2S:dyn_data_width_0\
	\I2S_1:bI2S:tx_stereo_data\
	\I2S_1:bI2S:rx_lch_active\
	\I2S_1:bI2S:rx_rch_active\
	\I2S_1:bI2S:rx_stereo_data\
	\I2S_1:bI2S:rx_lch_load_3\
	\I2S_1:bI2S:rx_lch_load_2\
	\I2S_1:bI2S:rx_lch_load_1\
	\I2S_1:bI2S:rx_lch_load_0\
	\I2S_1:bI2S:rx_rch_load_3\
	\I2S_1:bI2S:rx_rch_load_2\
	\I2S_1:bI2S:rx_rch_load_1\
	\I2S_1:bI2S:rx_rch_load_0\
	\I2S_1:bI2S:data_trunc\
	Net_11
	\I2S_1:tx_drq0_0\
	\I2S_1:tx_drq1_0\
	\I2S_1:rx_line_4\
	\I2S_1:rx_line_3\
	\I2S_1:rx_line_2\
	\I2S_1:rx_line_1\
	\I2S_1:rx_line_0\
	\I2S_1:sdo_4\
	\I2S_1:sdo_3\
	\I2S_1:sdo_2\
	\I2S_1:sdo_1\
	\I2S_1:rx_dma0_4\
	\I2S_1:rx_dma0_3\
	\I2S_1:rx_dma0_2\
	\I2S_1:rx_dma0_1\
	Net_6_0
	\I2S_1:rx_dma1_4\
	\I2S_1:rx_dma1_3\
	\I2S_1:rx_dma1_2\
	\I2S_1:rx_dma1_1\
	Net_7_0
	\I2S_1:tx_dma0_4\
	\I2S_1:tx_dma0_3\
	\I2S_1:tx_dma0_2\
	\I2S_1:tx_dma0_1\
	Net_8_0
	\I2S_1:tx_dma1_4\
	\I2S_1:tx_dma1_3\
	\I2S_1:tx_dma1_2\
	\I2S_1:tx_dma1_1\
	Net_9_0
	\I2S_1:clip_4\
	\I2S_1:clip_3\
	\I2S_1:clip_2\
	\I2S_1:clip_1\
	Net_12_0


Deleted 52 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \I2S_1:bI2S:tx_lch_active\ to one
Aliasing \I2S_1:bI2S:tx_rch_active\ to one
Aliasing \I2S_1:bI2S:data_width_8\ to one
Aliasing \I2S_1:bI2S:data_width_16\ to one
Aliasing \I2S_1:bI2S:data_width_24\ to one
Aliasing \I2S_1:bI2S:data_width_32\ to zero
Aliasing \I2S_1:bI2S:tx_swap_done\ to one
Aliasing \I2S_1:bI2S:Tx:STS[0]:status_2\ to zero
Aliasing \I2S_1:bI2S:Tx:STS[0]:status_5\ to zero
Aliasing \I2S_1:bI2S:Tx:STS[0]:status_4\ to zero
Aliasing \I2S_1:bI2S:Tx:STS[0]:status_3\ to zero
Aliasing tmpOE__SDO_1_net_0 to one
Aliasing tmpOE__SCK_1_net_0 to one
Aliasing tmpOE__WS_1_net_0 to one
Aliasing tmpOE__Pin_LED1_net_0 to one
Aliasing \I2S_1:bI2S:tx_swap_done_reg\\D\ to zero
Aliasing \I2S_1:bI2S:d0_load\\D\ to zero
Removing Lhs of wire \I2S_1:bI2S:ctrl_2\[14] = \I2S_1:bI2S:ctrl_reg_out_2\[11]
Removing Lhs of wire \I2S_1:bI2S:enable\[17] = \I2S_1:bI2S:ctrl_reg_out_2\[11]
Removing Rhs of wire Net_3[28] = \I2S_1:bI2S:count_0\[26]
Removing Rhs of wire Net_4[29] = \I2S_1:bI2S:channel\[27]
Removing Lhs of wire \I2S_1:bI2S:tx_lch_active\[30] = one[2]
Removing Lhs of wire \I2S_1:bI2S:tx_rch_active\[31] = one[2]
Removing Lhs of wire \I2S_1:bI2S:data_width_8\[36] = one[2]
Removing Lhs of wire \I2S_1:bI2S:data_width_16\[37] = one[2]
Removing Lhs of wire \I2S_1:bI2S:data_width_24\[38] = one[2]
Removing Lhs of wire \I2S_1:bI2S:data_width_32\[39] = zero[5]
Removing Lhs of wire \I2S_1:bI2S:tx_lch_load_2\[41] = one[2]
Removing Lhs of wire \I2S_1:bI2S:tx_lch_load_1\[42] = one[2]
Removing Lhs of wire \I2S_1:bI2S:tx_lch_load_0\[43] = one[2]
Removing Lhs of wire \I2S_1:bI2S:tx_rch_load_2\[45] = one[2]
Removing Lhs of wire \I2S_1:bI2S:tx_rch_load_1\[46] = one[2]
Removing Lhs of wire \I2S_1:bI2S:tx_rch_load_0\[47] = one[2]
Removing Lhs of wire \I2S_1:bI2S:ctrl_0\[57] = \I2S_1:bI2S:ctrl_reg_out_0\[13]
Removing Lhs of wire \I2S_1:bI2S:tx_swap_done\[63] = one[2]
Removing Lhs of wire \I2S_1:bI2S:Tx:STS[0]:status_0\[67] = \I2S_1:bI2S:tx_underflow_0\[59]
Removing Lhs of wire \I2S_1:bI2S:Tx:STS[0]:status_1\[68] = \I2S_1:bI2S:tx_f0_n_full_0\[69]
Removing Lhs of wire \I2S_1:bI2S:Tx:STS[0]:status_2\[70] = zero[5]
Removing Lhs of wire \I2S_1:bI2S:Tx:STS[0]:status_5\[71] = zero[5]
Removing Lhs of wire \I2S_1:bI2S:Tx:STS[0]:status_4\[72] = zero[5]
Removing Lhs of wire \I2S_1:bI2S:Tx:STS[0]:status_3\[73] = zero[5]
Removing Rhs of wire Net_5_0[126] = \I2S_1:tx_line_0\[82]
Removing Lhs of wire tmpOE__SDO_1_net_0[176] = one[2]
Removing Lhs of wire tmpOE__SCK_1_net_0[182] = one[2]
Removing Lhs of wire tmpOE__WS_1_net_0[188] = one[2]
Removing Lhs of wire tmpOE__Pin_LED1_net_0[195] = one[2]
Removing Lhs of wire \I2S_1:bI2S:tx_swap_done_reg\\D\[204] = zero[5]
Removing Lhs of wire \I2S_1:bI2S:d0_load\\D\[205] = zero[5]
Removing Lhs of wire \I2S_1:bI2S:tx_int_reg\\D\[209] = \I2S_1:bI2S:tx_int_out_0\[75]

------------------------------------------------------
Aliased 0 equations, 32 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\I2S_1:bI2S:tx_lch_load_3\' (cost = 0):
\I2S_1:bI2S:tx_lch_load_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S_1:bI2S:tx_rch_load_3\' (cost = 0):
\I2S_1:bI2S:tx_rch_load_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\I2S_1:bI2S:tx_underflow_0\' (cost = 1):
\I2S_1:bI2S:tx_underflow_0\ <= ((not \I2S_1:bI2S:tx_state_2\ and not \I2S_1:bI2S:tx_state_1\ and \I2S_1:bI2S:tx_state_0\ and \I2S_1:bI2S:tx_f0_empty_0\));


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 5 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------

Last attempt to remove unused logic - pass 1:


Last attempt to remove unused logic - pass 2:


topld:  No errors.

CYPRESS_DIR    : D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\gizmo\Desktop\TDA1543A\PSoC\I2S_Test\Blink.cydsn\Blink.cyprj -dcpsoc3 Blink.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.829ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Tuesday, 07 May 2019 16:31:42
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\gizmo\Desktop\TDA1543A\PSoC\I2S_Test\Blink.cydsn\Blink.cyprj -d CY8C5888LTI-LP097 Blink.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \I2S_1:bI2S:tx_swap_done_reg\ from registered to combinatorial
    Converted constant MacroCell: \I2S_1:bI2S:d0_load\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \I2S_1:bI2S:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 3 pin(s) will be assigned a location by the fitter: SCK_1(0), SDO_1(0), WS_1(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SDO_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SDO_1(0)__PA ,
            pin_input => Net_5_0 ,
            pad => SDO_1(0)_PAD );

    Pin : Name = SCK_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCK_1(0)__PA ,
            pin_input => Net_3 ,
            pad => SCK_1(0)_PAD );

    Pin : Name = WS_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => WS_1(0)__PA ,
            pin_input => Net_4 ,
            pad => WS_1(0)_PAD );

    Pin : Name = Pin_LED1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_LED1(0)__PA ,
            pad => Pin_LED1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\I2S_1:bI2S:tx_underflow_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S_1:bI2S:tx_state_2\ * !\I2S_1:bI2S:tx_state_1\ * 
              \I2S_1:bI2S:tx_state_0\ * \I2S_1:bI2S:tx_f0_empty_0\
        );
        Output = \I2S_1:bI2S:tx_underflow_0\ (fanout=1)

    MacroCell: Name=\I2S_1:bI2S:reset\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S_1:bI2S:ctrl_reg_out_2\
        );
        Output = \I2S_1:bI2S:reset\ (fanout=1)

    MacroCell: Name=Net_4, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S_1:bI2S:reset\ * !\I2S_1:bI2S:count_6\
        );
        Output = Net_4 (fanout=1)

    MacroCell: Name=\I2S_1:bI2S:tx_underflow_sticky\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2S_1:bI2S:ctrl_reg_out_0\ * \I2S_1:bI2S:tx_underflow_sticky\
            + \I2S_1:bI2S:ctrl_reg_out_0\ * !\I2S_1:bI2S:tx_state_2\ * 
              !\I2S_1:bI2S:tx_state_1\ * \I2S_1:bI2S:tx_state_0\ * 
              \I2S_1:bI2S:tx_f0_empty_0\
        );
        Output = \I2S_1:bI2S:tx_underflow_sticky\ (fanout=2)

    MacroCell: Name=\I2S_1:bI2S:txenable\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2S_1:bI2S:ctrl_reg_out_2\ * \I2S_1:bI2S:count_6\ * 
              !\I2S_1:bI2S:tx_underflow_sticky\ * \I2S_1:bI2S:txenable\
            + \I2S_1:bI2S:ctrl_reg_out_2\ * \I2S_1:bI2S:count_5\ * 
              !\I2S_1:bI2S:tx_underflow_sticky\ * \I2S_1:bI2S:txenable\
            + \I2S_1:bI2S:ctrl_reg_out_2\ * \I2S_1:bI2S:count_4\ * 
              !\I2S_1:bI2S:tx_underflow_sticky\ * \I2S_1:bI2S:txenable\
            + \I2S_1:bI2S:ctrl_reg_out_2\ * \I2S_1:bI2S:count_3\ * 
              !\I2S_1:bI2S:tx_underflow_sticky\ * \I2S_1:bI2S:txenable\
            + \I2S_1:bI2S:ctrl_reg_out_2\ * \I2S_1:bI2S:count_2\ * 
              !\I2S_1:bI2S:tx_underflow_sticky\ * \I2S_1:bI2S:txenable\
            + \I2S_1:bI2S:ctrl_reg_out_2\ * \I2S_1:bI2S:count_1\ * 
              !\I2S_1:bI2S:tx_underflow_sticky\ * \I2S_1:bI2S:txenable\
            + \I2S_1:bI2S:ctrl_reg_out_2\ * Net_3 * 
              !\I2S_1:bI2S:tx_underflow_sticky\ * \I2S_1:bI2S:txenable\
            + \I2S_1:bI2S:ctrl_reg_out_0\ * !\I2S_1:bI2S:count_6\ * 
              !\I2S_1:bI2S:count_5\ * !\I2S_1:bI2S:count_4\ * 
              !\I2S_1:bI2S:count_3\ * !\I2S_1:bI2S:count_2\ * 
              !\I2S_1:bI2S:count_1\ * !Net_3 * 
              !\I2S_1:bI2S:tx_underflow_sticky\
        );
        Output = \I2S_1:bI2S:txenable\ (fanout=4)

    MacroCell: Name=\I2S_1:bI2S:tx_state_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S_1:bI2S:txenable\
        );
        Output = \I2S_1:bI2S:tx_state_2\ (fanout=5)

    MacroCell: Name=\I2S_1:bI2S:tx_state_1\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2S_1:bI2S:count_5\ * !\I2S_1:bI2S:count_4\ * 
              !\I2S_1:bI2S:tx_state_2\ * !\I2S_1:bI2S:tx_state_1\ * 
              !\I2S_1:bI2S:tx_state_0\
            + !\I2S_1:bI2S:count_3\ * !\I2S_1:bI2S:tx_state_2\ * 
              !\I2S_1:bI2S:tx_state_1\ * !\I2S_1:bI2S:tx_state_0\
            + !\I2S_1:bI2S:count_2\ * !\I2S_1:bI2S:tx_state_2\ * 
              !\I2S_1:bI2S:tx_state_1\ * !\I2S_1:bI2S:tx_state_0\
            + !\I2S_1:bI2S:count_1\ * !\I2S_1:bI2S:tx_state_2\ * 
              !\I2S_1:bI2S:tx_state_1\ * !\I2S_1:bI2S:tx_state_0\
            + !\I2S_1:bI2S:txenable\
        );
        Output = \I2S_1:bI2S:tx_state_1\ (fanout=5)

    MacroCell: Name=\I2S_1:bI2S:tx_state_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2S_1:bI2S:count_5\ * \I2S_1:bI2S:count_3\ * 
              \I2S_1:bI2S:count_2\ * \I2S_1:bI2S:count_1\ * 
              !\I2S_1:bI2S:tx_state_2\ * !\I2S_1:bI2S:tx_state_1\ * 
              !\I2S_1:bI2S:tx_state_0\
            + \I2S_1:bI2S:count_4\ * \I2S_1:bI2S:count_3\ * 
              \I2S_1:bI2S:count_2\ * \I2S_1:bI2S:count_1\ * 
              !\I2S_1:bI2S:tx_state_2\ * !\I2S_1:bI2S:tx_state_1\ * 
              !\I2S_1:bI2S:tx_state_0\
            + !\I2S_1:bI2S:txenable\
            + \I2S_1:bI2S:tx_state_2\ * \I2S_1:bI2S:tx_state_1\ * 
              \I2S_1:bI2S:tx_state_0\
        );
        Output = \I2S_1:bI2S:tx_state_0\ (fanout=5)

    MacroCell: Name=Net_5_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3 * Net_5_0
            + Net_3 * \I2S_1:bI2S:tx_data_out_0\
        );
        Output = Net_5_0 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\
        PORT MAP (
            clock => Net_1 ,
            cs_addr_2 => \I2S_1:bI2S:tx_state_2\ ,
            cs_addr_1 => \I2S_1:bI2S:tx_state_1\ ,
            cs_addr_0 => \I2S_1:bI2S:tx_state_0\ ,
            so_comb => \I2S_1:bI2S:tx_data_out_0\ ,
            f0_bus_stat_comb => \I2S_1:bI2S:tx_f0_n_full_0\ ,
            f0_blk_stat_comb => \I2S_1:bI2S:tx_f0_empty_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000000000010000000000000000011000000010000010000000000000000010000101010000100000011111111000000001111111111111111000000000000000000000000000000000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\I2S_1:bI2S:Tx:STS[0]:Sts\
        PORT MAP (
            clock => Net_1 ,
            status_1 => \I2S_1:bI2S:tx_f0_n_full_0\ ,
            status_0 => \I2S_1:bI2S:tx_underflow_0\ ,
            interrupt => \I2S_1:bI2S:tx_int_out_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\I2S_1:bI2S:CtlReg\
        PORT MAP (
            clock => Net_1 ,
            control_7 => \I2S_1:bI2S:ctrl_reg_out_7\ ,
            control_6 => \I2S_1:bI2S:ctrl_reg_out_6\ ,
            control_5 => \I2S_1:bI2S:ctrl_reg_out_5\ ,
            control_4 => \I2S_1:bI2S:ctrl_reg_out_4\ ,
            control_3 => \I2S_1:bI2S:ctrl_reg_out_3\ ,
            control_2 => \I2S_1:bI2S:ctrl_reg_out_2\ ,
            control_1 => \I2S_1:bI2S:ctrl_reg_out_1\ ,
            control_0 => \I2S_1:bI2S:ctrl_reg_out_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00011111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\I2S_1:bI2S:BitCounter\
        PORT MAP (
            clock => Net_1 ,
            enable => \I2S_1:bI2S:ctrl_reg_out_2\ ,
            count_6 => \I2S_1:bI2S:count_6\ ,
            count_5 => \I2S_1:bI2S:count_5\ ,
            count_4 => \I2S_1:bI2S:count_4\ ,
            count_3 => \I2S_1:bI2S:count_3\ ,
            count_2 => \I2S_1:bI2S:count_2\ ,
            count_1 => \I2S_1:bI2S:count_1\ ,
            count_0 => Net_3 );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    0 :   32 :   32 :  0.00 %
IO                            :    7 :   41 :   48 : 14.58 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    9 :  183 :  192 :  4.69 %
  Unique P-terms              :   23 :  361 :  384 :  5.99 %
  Total P-terms               :   25 :      :      :        
  Datapath Cells              :    1 :   23 :   24 :  4.17 %
  Status Cells                :    2 :   22 :   24 :  8.33 %
    StatusI Registers         :    1 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    1 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.138ms
Tech Mapping phase: Elapsed time ==> 0s.209ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(2)][IoId=(1)] : Pin_LED1(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.026ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.305ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    4 :   44 :   48 :   8.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            9.50
                   Pterms :            6.00
               Macrocells :            2.25
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.013ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          2 :      15.00 :       4.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2S_1:bI2S:txenable\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2S_1:bI2S:ctrl_reg_out_2\ * \I2S_1:bI2S:count_6\ * 
              !\I2S_1:bI2S:tx_underflow_sticky\ * \I2S_1:bI2S:txenable\
            + \I2S_1:bI2S:ctrl_reg_out_2\ * \I2S_1:bI2S:count_5\ * 
              !\I2S_1:bI2S:tx_underflow_sticky\ * \I2S_1:bI2S:txenable\
            + \I2S_1:bI2S:ctrl_reg_out_2\ * \I2S_1:bI2S:count_4\ * 
              !\I2S_1:bI2S:tx_underflow_sticky\ * \I2S_1:bI2S:txenable\
            + \I2S_1:bI2S:ctrl_reg_out_2\ * \I2S_1:bI2S:count_3\ * 
              !\I2S_1:bI2S:tx_underflow_sticky\ * \I2S_1:bI2S:txenable\
            + \I2S_1:bI2S:ctrl_reg_out_2\ * \I2S_1:bI2S:count_2\ * 
              !\I2S_1:bI2S:tx_underflow_sticky\ * \I2S_1:bI2S:txenable\
            + \I2S_1:bI2S:ctrl_reg_out_2\ * \I2S_1:bI2S:count_1\ * 
              !\I2S_1:bI2S:tx_underflow_sticky\ * \I2S_1:bI2S:txenable\
            + \I2S_1:bI2S:ctrl_reg_out_2\ * Net_3 * 
              !\I2S_1:bI2S:tx_underflow_sticky\ * \I2S_1:bI2S:txenable\
            + \I2S_1:bI2S:ctrl_reg_out_0\ * !\I2S_1:bI2S:count_6\ * 
              !\I2S_1:bI2S:count_5\ * !\I2S_1:bI2S:count_4\ * 
              !\I2S_1:bI2S:count_3\ * !\I2S_1:bI2S:count_2\ * 
              !\I2S_1:bI2S:count_1\ * !Net_3 * 
              !\I2S_1:bI2S:tx_underflow_sticky\
        );
        Output = \I2S_1:bI2S:txenable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2S_1:bI2S:tx_state_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2S_1:bI2S:count_5\ * !\I2S_1:bI2S:count_4\ * 
              !\I2S_1:bI2S:tx_state_2\ * !\I2S_1:bI2S:tx_state_1\ * 
              !\I2S_1:bI2S:tx_state_0\
            + !\I2S_1:bI2S:count_3\ * !\I2S_1:bI2S:tx_state_2\ * 
              !\I2S_1:bI2S:tx_state_1\ * !\I2S_1:bI2S:tx_state_0\
            + !\I2S_1:bI2S:count_2\ * !\I2S_1:bI2S:tx_state_2\ * 
              !\I2S_1:bI2S:tx_state_1\ * !\I2S_1:bI2S:tx_state_0\
            + !\I2S_1:bI2S:count_1\ * !\I2S_1:bI2S:tx_state_2\ * 
              !\I2S_1:bI2S:tx_state_1\ * !\I2S_1:bI2S:tx_state_0\
            + !\I2S_1:bI2S:txenable\
        );
        Output = \I2S_1:bI2S:tx_state_1\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2S_1:bI2S:tx_underflow_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S_1:bI2S:tx_state_2\ * !\I2S_1:bI2S:tx_state_1\ * 
              \I2S_1:bI2S:tx_state_0\ * \I2S_1:bI2S:tx_f0_empty_0\
        );
        Output = \I2S_1:bI2S:tx_underflow_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2S_1:bI2S:tx_state_2\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S_1:bI2S:txenable\
        );
        Output = \I2S_1:bI2S:tx_state_2\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2S_1:bI2S:tx_underflow_sticky\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2S_1:bI2S:ctrl_reg_out_0\ * \I2S_1:bI2S:tx_underflow_sticky\
            + \I2S_1:bI2S:ctrl_reg_out_0\ * !\I2S_1:bI2S:tx_state_2\ * 
              !\I2S_1:bI2S:tx_state_1\ * \I2S_1:bI2S:tx_state_0\ * 
              \I2S_1:bI2S:tx_f0_empty_0\
        );
        Output = \I2S_1:bI2S:tx_underflow_sticky\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\I2S_1:bI2S:Tx:CH[0]:dpTx:u0\
    PORT MAP (
        clock => Net_1 ,
        cs_addr_2 => \I2S_1:bI2S:tx_state_2\ ,
        cs_addr_1 => \I2S_1:bI2S:tx_state_1\ ,
        cs_addr_0 => \I2S_1:bI2S:tx_state_0\ ,
        so_comb => \I2S_1:bI2S:tx_data_out_0\ ,
        f0_bus_stat_comb => \I2S_1:bI2S:tx_f0_n_full_0\ ,
        f0_blk_stat_comb => \I2S_1:bI2S:tx_f0_empty_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000000000010000000000000000011000000010000010000000000000000010000101010000100000011111111000000001111111111111111000000000000000000000000000000000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\I2S_1:bI2S:BitCounter\
    PORT MAP (
        clock => Net_1 ,
        enable => \I2S_1:bI2S:ctrl_reg_out_2\ ,
        count_6 => \I2S_1:bI2S:count_6\ ,
        count_5 => \I2S_1:bI2S:count_5\ ,
        count_4 => \I2S_1:bI2S:count_4\ ,
        count_3 => \I2S_1:bI2S:count_3\ ,
        count_2 => \I2S_1:bI2S:count_2\ ,
        count_1 => \I2S_1:bI2S:count_1\ ,
        count_0 => Net_3 );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1111111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2S_1:bI2S:tx_state_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2S_1:bI2S:count_5\ * \I2S_1:bI2S:count_3\ * 
              \I2S_1:bI2S:count_2\ * \I2S_1:bI2S:count_1\ * 
              !\I2S_1:bI2S:tx_state_2\ * !\I2S_1:bI2S:tx_state_1\ * 
              !\I2S_1:bI2S:tx_state_0\
            + \I2S_1:bI2S:count_4\ * \I2S_1:bI2S:count_3\ * 
              \I2S_1:bI2S:count_2\ * \I2S_1:bI2S:count_1\ * 
              !\I2S_1:bI2S:tx_state_2\ * !\I2S_1:bI2S:tx_state_1\ * 
              !\I2S_1:bI2S:tx_state_0\
            + !\I2S_1:bI2S:txenable\
            + \I2S_1:bI2S:tx_state_2\ * \I2S_1:bI2S:tx_state_1\ * 
              \I2S_1:bI2S:tx_state_0\
        );
        Output = \I2S_1:bI2S:tx_state_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_5_0, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3 * Net_5_0
            + Net_3 * \I2S_1:bI2S:tx_data_out_0\
        );
        Output = Net_5_0 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_4, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S_1:bI2S:reset\ * !\I2S_1:bI2S:count_6\
        );
        Output = Net_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2S_1:bI2S:reset\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S_1:bI2S:ctrl_reg_out_2\
        );
        Output = \I2S_1:bI2S:reset\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\I2S_1:bI2S:Tx:STS[0]:Sts\
    PORT MAP (
        clock => Net_1 ,
        status_1 => \I2S_1:bI2S:tx_f0_n_full_0\ ,
        status_0 => \I2S_1:bI2S:tx_underflow_0\ ,
        interrupt => \I2S_1:bI2S:tx_int_out_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\I2S_1:bI2S:CtlReg\
    PORT MAP (
        clock => Net_1 ,
        control_7 => \I2S_1:bI2S:ctrl_reg_out_7\ ,
        control_6 => \I2S_1:bI2S:ctrl_reg_out_6\ ,
        control_5 => \I2S_1:bI2S:ctrl_reg_out_5\ ,
        control_4 => \I2S_1:bI2S:ctrl_reg_out_4\ ,
        control_3 => \I2S_1:bI2S:ctrl_reg_out_3\ ,
        control_2 => \I2S_1:bI2S:ctrl_reg_out_2\ ,
        control_1 => \I2S_1:bI2S:ctrl_reg_out_1\ ,
        control_0 => \I2S_1:bI2S:ctrl_reg_out_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00011111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: empty
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = SDO_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SDO_1(0)__PA ,
        pin_input => Net_5_0 ,
        pad => SDO_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = WS_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => WS_1(0)__PA ,
        pin_input => Net_4 ,
        pad => WS_1(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = Pin_LED1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_LED1(0)__PA ,
        pad => Pin_LED1(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=4]: 
Pin : Name = SCK_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCK_1(0)__PA ,
        pin_input => Net_3 ,
        pad => SCK_1(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_1 ,
            dclk_0 => Net_1_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |             | 
Port | Pin | Fixed |      Type |       Drive Mode |        Name | Connections
-----+-----+-------+-----------+------------------+-------------+------------
   0 |   0 |       |      NONE |         CMOS_OUT |    SDO_1(0) | In(Net_5_0)
     |   1 |       |      NONE |         CMOS_OUT |     WS_1(0) | In(Net_4)
-----+-----+-------+-----------+------------------+-------------+------------
   2 |   1 |     * |      NONE |         CMOS_OUT | Pin_LED1(0) | 
-----+-----+-------+-----------+------------------+-------------+------------
   3 |   4 |       |      NONE |         CMOS_OUT |    SCK_1(0) | In(Net_3)
-----------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.032ms
Digital Placement phase: Elapsed time ==> 1s.141ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "D:\Program\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Blink_r.vh2" --pcf-path "Blink.pco" --des-name "Blink" --dsf-path "Blink.dsf" --sdc-path "Blink.sdc" --lib-path "Blink_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.657ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.177ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.038ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Blink_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.276ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.187ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.053ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.053ms
API generation phase: Elapsed time ==> 0s.886ms
Dependency generation phase: Elapsed time ==> 0s.008ms
Cleanup phase: Elapsed time ==> 0s.000ms
