$date
	Sun Nov  7 18:08:32 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module decoder_tb $end
$var wire 1 ! o3 $end
$var wire 1 " o2 $end
$var wire 1 # o1 $end
$var wire 1 $ o0 $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' enable $end
$scope module test_target $end
$var wire 1 $ O0 $end
$var wire 1 # O1 $end
$var wire 1 " O2 $end
$var wire 1 ! O3 $end
$var wire 1 % a $end
$var wire 1 ( a_not $end
$var wire 1 & b $end
$var wire 1 ) b_not $end
$var wire 1 ' enb $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1)
1(
0'
0&
0%
0$
0#
0"
0!
$end
#100
0)
1&
#200
1)
0(
0&
1%
#300
0)
1&
#400
1$
1)
1(
1'
0&
0%
#500
0$
0)
1#
1&
#600
1"
1)
0#
0(
0&
1%
#700
0"
0)
1!
1&
#800
