
---------- Begin Simulation Statistics ----------
sim_seconds                                  7.135784                       # Number of seconds simulated
sim_ticks                                7135783641000                       # Number of ticks simulated
final_tick                               7135783641000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 712263                       # Simulator instruction rate (inst/s)
host_op_rate                                  1169336                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             5300691559                       # Simulator tick rate (ticks/s)
host_mem_usage                                 668292                       # Number of bytes of host memory used
host_seconds                                  1346.20                       # Real time elapsed on the host
sim_insts                                   958847363                       # Number of instructions simulated
sim_ops                                    1574158000                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 7135783641000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           47168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       109550336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          109597504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        47168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         47168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks   1002121664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1002121664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              737                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          1711724                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1712461                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      15658151                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           15658151                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               6610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           15352250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              15358860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          6610                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             6610                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       140436105                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            140436105                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       140436105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              6610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          15352250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            155794966                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 7135783641000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 7135783641000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382884711                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56350721                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936372                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           277                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 7135783641000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 7135783641000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1422378678                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            78                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    7135783641000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      14271567282                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   958847363                       # Number of instructions committed
system.cpu.committedOps                    1574158000                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1573649233                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   4306                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1081144                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29585012                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1573649233                       # number of integer instructions
system.cpu.num_fp_insts                          4306                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          3044646206                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1600169989                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 6398                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3197                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159291453                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523370666                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439235423                       # number of memory refs
system.cpu.num_load_insts                   382884702                       # Number of load instructions
system.cpu.num_store_insts                   56350721                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                14271567282                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          58027525                       # Number of branches fetched
system.cpu.op_class::No_OpClass                506519      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 996581471     63.31%     63.34% # Class of executed instruction
system.cpu.op_class::IntMult                135270015      8.59%     71.93% # Class of executed instruction
system.cpu.op_class::IntDiv                   2561987      0.16%     72.10% # Class of executed instruction
system.cpu.op_class::FloatAdd                     132      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdAdd                      348      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdAlu                      682      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdCvt                      770      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdMisc                     524      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdShift                    129      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::MemRead                382883730     24.32%     96.42% # Class of executed instruction
system.cpu.op_class::MemWrite                56350031      3.58%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 972      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                690      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1574158000                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7135783641000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.985667                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439235432                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3129666                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.345785                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            764000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.985667                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999972                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          216                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881600530                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881600530                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 7135783641000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    379775990                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379775990                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       717878                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         717878                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     380493868                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        380493868                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    380493868                       # number of overall hits
system.cpu.dcache.overall_hits::total       380493868                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3108721                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3108721                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     55632843                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     55632843                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     58741564                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       58741564                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     58741564                       # number of overall misses
system.cpu.dcache.overall_misses::total      58741564                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 1230881235000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1230881235000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 4101792179000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 4101792179000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 5332673414000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 5332673414000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 5332673414000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 5332673414000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382884711                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382884711                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56350721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56350721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439235432                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439235432                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439235432                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439235432                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008119                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008119                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.987261                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.987261                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.133736                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.133736                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.133736                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.133736                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 395944.581389                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 395944.581389                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73729.688396                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73729.688396                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 90781.944689                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 90781.944689                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 90781.944689                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 90781.944689                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       103223                       # number of writebacks
system.cpu.dcache.writebacks::total            103223                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3108721                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3108721                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     55632843                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     55632843                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     58741564                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     58741564                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     58741564                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     58741564                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 1227772514000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1227772514000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4046159336000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 4046159336000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 5273931850000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 5273931850000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 5273931850000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 5273931850000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008119                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008119                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.987261                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.987261                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.133736                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.133736                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.133736                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.133736                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 394944.581389                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 394944.581389                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 72729.688396                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72729.688396                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 89781.944689                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89781.944689                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 89781.944689                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89781.944689                       # average overall mshr miss latency
system.cpu.dcache.replacements                3129154                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 7135783641000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 7135783641000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 7135783641000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           449.915100                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1422378678                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               756                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1881453.277778                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            444000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   449.915100                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.878740                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.878740                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          402                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2844758112                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2844758112                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 7135783641000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1422377922                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1422377922                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1422377922                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1422377922                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1422377922                       # number of overall hits
system.cpu.icache.overall_hits::total      1422377922                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          756                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           756                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          756                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            756                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          756                       # number of overall misses
system.cpu.icache.overall_misses::total           756                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    238822000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    238822000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    238822000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    238822000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    238822000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    238822000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1422378678                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1422378678                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1422378678                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1422378678                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1422378678                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1422378678                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 315902.116402                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 315902.116402                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 315902.116402                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 315902.116402                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 315902.116402                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 315902.116402                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          292                       # number of writebacks
system.cpu.icache.writebacks::total               292                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          756                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          756                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          756                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          756                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          756                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          756                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    238066000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    238066000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    238066000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    238066000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    238066000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    238066000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 314902.116402                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 314902.116402                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 314902.116402                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 314902.116402                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 314902.116402                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 314902.116402                       # average overall mshr miss latency
system.cpu.icache.replacements                    292                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 7135783641000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 7135783641000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 7135783641000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2047.844069                       # Cycle average of tags in use
system.l2.tags.total_refs                   119079285                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1712745                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     69.525402                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    433500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.142614                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.570576                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2046.130879                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.999087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999924                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          226                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1635                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 954347137                       # Number of tag accesses
system.l2.tags.data_accesses                954347137                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 7135783641000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       103223                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           103223                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          292                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              292                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks        57207534                       # number of WriteClean hits
system.l2.WriteClean_hits::total             57207534                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data          27811665                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total             27811665                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               1986                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1986                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              19                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 19                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1414213                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1414213                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    19                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1416199                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1416218                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   19                       # number of overall hits
system.l2.overall_hits::cpu.data              1416199                       # number of overall hits
system.l2.overall_hits::total                 1416218                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data        27800233                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           27800233                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            18959                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18959                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           737                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              737                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1694508                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1694508                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 737                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1713467                       # number of demand (read+write) misses
system.l2.demand_misses::total                1714204                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                737                       # number of overall misses
system.l2.overall_misses::cpu.data            1713467                       # number of overall misses
system.l2.overall_misses::total               1714204                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 3660055476500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 3660055476500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  10430364500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10430364500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    236715000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    236715000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 1208260188500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1208260188500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     236715000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  1218690553000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1218927268000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    236715000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 1218690553000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1218927268000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       103223                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       103223                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          292                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          292                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks     57207534                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total         57207534                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data      55611898                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         55611898                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20945                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20945                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          756                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            756                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3108721                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3108721                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               756                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3129666                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3130422                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              756                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3129666                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3130422                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.499897                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.499897                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.905180                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.905180                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.974868                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.974868                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.545082                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.545082                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.974868                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.547492                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.547595                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.974868                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.547492                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.547595                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 131655.568372                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 131655.568372                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 550153.726462                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 550153.726462                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 321187.245590                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 321187.245590                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 713044.841630                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 713044.841630                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 321187.245590                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 711242.500147                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 711074.800899                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 321187.245590                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 711242.500147                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 711074.800899                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1590020                       # number of writebacks
system.l2.writebacks::total                   1590020                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           13                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            13                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data     27800233                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      27800233                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        18959                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          18959                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          737                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          737                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1694508                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1694508                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            737                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1713467                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1714204                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           737                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1713467                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1714204                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 3382053804000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 3382053804000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  10240774500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10240774500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    229345000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    229345000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 1191315108500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1191315108500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    229345000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 1201555883000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1201785228000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    229345000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 1201555883000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1201785228000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.499897                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.499897                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.905180                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.905180                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.974868                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.974868                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.545082                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.545082                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.974868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.547492                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.547595                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.974868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.547492                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.547595                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 121655.592023                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 121655.592023                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 540153.726462                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 540153.726462                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 311187.245590                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 311187.245590                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 703044.841630                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 703044.841630                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 311187.245590                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 701242.500147                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 701074.800899                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 311187.245590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 701242.500147                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 701074.800899                       # average overall mshr miss latency
system.l2.replacements                        1710697                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 7135783641000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  1023.972556                       # Cycle average of tags in use
system.l3.tags.total_refs                    59141418                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   3313089                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     17.850839                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      482.090151                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          0.135430                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data        541.746975                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.470791                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000132                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.529050                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.999973                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          207                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          372                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          399                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 240359393                       # Number of tag accesses
system.l3.tags.data_accesses                240359393                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 7135783641000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      1590020                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1590020                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks        28036969                       # number of WriteClean hits
system.l3.WriteClean_hits::total             28036969                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data          13906662                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total             13906662                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu.data                  3                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data            143                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total               143                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                   146                       # number of demand (read+write) hits
system.l3.demand_hits::total                      146                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                  146                       # number of overall hits
system.l3.overall_hits::total                     146                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data        13895167                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total           13895167                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data            17360                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               17360                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          737                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data      1694365                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total         1695102                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 737                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data             1711725                       # number of demand (read+write) misses
system.l3.demand_misses::total                1712462                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                737                       # number of overall misses
system.l3.overall_misses::cpu.data            1711725                       # number of overall misses
system.l3.overall_misses::total               1712462                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 2860878810000                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 2860878810000                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data   9849335000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    9849335000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    221238000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data 1172673304000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 1172894542000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     221238000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  1182522639000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     1182743877000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    221238000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 1182522639000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    1182743877000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      1590020                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1590020                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks     28036969                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total         28036969                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data      27801829                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total         27801829                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          17363                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             17363                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          737                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1694508                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1695245                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               737                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1711871                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1712608                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              737                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1711871                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1712608                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.499793                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.499793                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.999827                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999827                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.999916                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.999916                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.999915                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.999915                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.999915                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.999915                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 205890.207005                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 205890.207005                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 567358.006912                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 567358.006912                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 300187.245590                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 692101.940255                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 691931.542763                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 300187.245590                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 690836.810235                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 690668.684619                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 300187.245590                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 690836.810235                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 690668.684619                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks              1751478                       # number of writebacks
system.l3.writebacks::total                   1751478                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks       120143                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total        120143                       # number of CleanEvict MSHR misses
system.l3.UpgradeReq_mshr_misses::cpu.data     13895167                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total      13895167                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        17360                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          17360                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          737                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data      1694365                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total      1695102                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            737                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data        1711725                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1712462                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           737                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data       1711725                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1712462                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 2652453319000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 2652453319000                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data   9588935000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   9588935000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst    210183000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data 1147257829000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 1147468012000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst    210183000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 1156846764000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 1157056947000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst    210183000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 1156846764000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 1157056947000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.499793                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.499793                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.999827                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999827                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.999916                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.999916                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.999915                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.999915                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.999915                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.999915                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 190890.351948                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 190890.351948                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 552358.006912                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 552358.006912                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 285187.245590                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 677101.940255                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 676931.542763                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 285187.245590                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 675836.810235                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 675668.684619                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 285187.245590                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 675836.810235                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 675668.684619                       # average overall mshr miss latency
system.l3.replacements                        3312065                       # number of replacements
system.membus.snoop_filter.tot_requests      17503967                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     15791506                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 7135783641000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1695102                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1751477                       # Transaction distribution
system.membus.trans_dist::WriteClean         13906674                       # Transaction distribution
system.membus.trans_dist::CleanEvict           120143                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         13895168                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17359                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17359                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1695102                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     33098384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     33098384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               33098384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port   1111719168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total   1111719168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1111719168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          15607629                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                15607629    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            15607629                       # Request fanout histogram
system.membus.reqLayer2.occupancy        106029115000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8563618500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     61871766                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     58741344                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops       43490840                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops     43490838                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 7135783641000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3109477                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1855359                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          292                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean        99151177                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4707195                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        55611898                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       55611898                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20945                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20945                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           756                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3108721                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    177819816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             177821620                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3868187072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3868254144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        45377043                       # Total snoops (count)
system.tol2bus.snoopTraffic                2796529856                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        104119363                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.417702                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.493181                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               60628522     58.23%     58.23% # Request fanout histogram
system.tol2bus.snoop_fanout::1               43490839     41.77%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          104119363                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       116850699000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1134000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32500448000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests     31224607                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests     29511999                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops       15629377                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops     15629377                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 7135783641000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1695245                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      3341498                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean        41943643                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1680737                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        27801829                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp       27801829                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            17363                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           17363                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1695245                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     88776013                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   2005734208                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        17218739                       # Total snoops (count)
system.tol3bus.snoopTraffic                1002121728                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         46733176                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.334439                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.471794                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               31103799     66.56%     66.56% # Request fanout histogram
system.tol3bus.snoop_fanout::1               15629377     33.44%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           46733176                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        59257777000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       16469826500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
