<stg><name>xFApplyFilter2D<0, 0, 3, 3, 1></name>


<trans_list>

<trans id="154" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:0 %shift_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %shift

]]></Node>
<StgValue><ssdm name="shift_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1 %p_kernel_filter_2_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_kernel_filter_2_2_val

]]></Node>
<StgValue><ssdm name="p_kernel_filter_2_2_val_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2 %p_kernel_filter_2_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_kernel_filter_2_1_val

]]></Node>
<StgValue><ssdm name="p_kernel_filter_2_1_val_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3 %p_kernel_filter_2_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_kernel_filter_2_0_val

]]></Node>
<StgValue><ssdm name="p_kernel_filter_2_0_val_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4 %p_kernel_filter_1_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_kernel_filter_1_2_val

]]></Node>
<StgValue><ssdm name="p_kernel_filter_1_2_val_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5 %p_kernel_filter_1_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_kernel_filter_1_1_val

]]></Node>
<StgValue><ssdm name="p_kernel_filter_1_1_val_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6 %p_kernel_filter_1_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_kernel_filter_1_0_val

]]></Node>
<StgValue><ssdm name="p_kernel_filter_1_0_val_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7 %p_kernel_filter_0_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_kernel_filter_0_2_val

]]></Node>
<StgValue><ssdm name="p_kernel_filter_0_2_val_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:8 %p_kernel_filter_0_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_kernel_filter_0_1_val

]]></Node>
<StgValue><ssdm name="p_kernel_filter_0_1_val_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:9 %p_kernel_filter_0_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_kernel_filter_0_0_val

]]></Node>
<StgValue><ssdm name="p_kernel_filter_0_0_val_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:10 %p_kernel_pixel_2_2_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_kernel_pixel_2_2_val

]]></Node>
<StgValue><ssdm name="p_kernel_pixel_2_2_val_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:11 %p_kernel_pixel_2_1_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_kernel_pixel_2_1_val

]]></Node>
<StgValue><ssdm name="p_kernel_pixel_2_1_val_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:12 %p_kernel_pixel_2_0_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_kernel_pixel_2_0_val

]]></Node>
<StgValue><ssdm name="p_kernel_pixel_2_0_val_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:13 %p_kernel_pixel_1_2_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_kernel_pixel_1_2_val

]]></Node>
<StgValue><ssdm name="p_kernel_pixel_1_2_val_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:14 %p_kernel_pixel_1_1_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_kernel_pixel_1_1_val

]]></Node>
<StgValue><ssdm name="p_kernel_pixel_1_1_val_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:15 %p_kernel_pixel_1_0_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_kernel_pixel_1_0_val

]]></Node>
<StgValue><ssdm name="p_kernel_pixel_1_0_val_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:16 %p_kernel_pixel_0_2_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_kernel_pixel_0_2_val

]]></Node>
<StgValue><ssdm name="p_kernel_pixel_0_2_val_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:17 %p_kernel_pixel_0_1_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_kernel_pixel_0_1_val

]]></Node>
<StgValue><ssdm name="p_kernel_pixel_0_1_val_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:18 %p_kernel_pixel_0_0_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_kernel_pixel_0_0_val

]]></Node>
<StgValue><ssdm name="p_kernel_pixel_0_0_val_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="24" op_0_bw="8">
<![CDATA[
entry_ifconv:24 %zext_ln606_1 = zext i8 %p_kernel_pixel_2_1_val_read

]]></Node>
<StgValue><ssdm name="zext_ln606_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="24" op_0_bw="16">
<![CDATA[
entry_ifconv:25 %sext_ln606_1 = sext i16 %p_kernel_filter_0_1_val_read

]]></Node>
<StgValue><ssdm name="sext_ln606_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="4" lat="4">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:26 %temp = mul i24 %sext_ln606_1, i24 %zext_ln606_1

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="24" op_0_bw="8">
<![CDATA[
entry_ifconv:30 %zext_ln606_2 = zext i8 %p_kernel_pixel_2_0_val_read

]]></Node>
<StgValue><ssdm name="zext_ln606_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="24" op_0_bw="16">
<![CDATA[
entry_ifconv:31 %sext_ln606_2 = sext i16 %p_kernel_filter_0_2_val_read

]]></Node>
<StgValue><ssdm name="sext_ln606_2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="4" lat="4">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:32 %temp_3 = mul i24 %sext_ln606_2, i24 %zext_ln606_2

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="24" op_0_bw="8">
<![CDATA[
entry_ifconv:50 %zext_ln606_6 = zext i8 %p_kernel_pixel_0_2_val_read

]]></Node>
<StgValue><ssdm name="zext_ln606_6"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="24" op_0_bw="16">
<![CDATA[
entry_ifconv:51 %sext_ln606_6 = sext i16 %p_kernel_filter_2_0_val_read

]]></Node>
<StgValue><ssdm name="sext_ln606_6"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="4" lat="4">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:52 %temp_7 = mul i24 %sext_ln606_6, i24 %zext_ln606_6

]]></Node>
<StgValue><ssdm name="temp_7"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="49" st_id="2" stage="3" lat="4">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:26 %temp = mul i24 %sext_ln606_1, i24 %zext_ln606_1

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="3" lat="4">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:32 %temp_3 = mul i24 %sext_ln606_2, i24 %zext_ln606_2

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="3" lat="4">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:52 %temp_7 = mul i24 %sext_ln606_6, i24 %zext_ln606_6

]]></Node>
<StgValue><ssdm name="temp_7"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="24" op_0_bw="8">
<![CDATA[
entry_ifconv:20 %zext_ln606 = zext i8 %p_kernel_pixel_2_2_val_read

]]></Node>
<StgValue><ssdm name="zext_ln606"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="24" op_0_bw="16">
<![CDATA[
entry_ifconv:21 %sext_ln606 = sext i16 %p_kernel_filter_0_0_val_read

]]></Node>
<StgValue><ssdm name="sext_ln606"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:22 %temp_10 = mul i24 %sext_ln606, i24 %zext_ln606

]]></Node>
<StgValue><ssdm name="temp_10"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="4">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:26 %temp = mul i24 %sext_ln606_1, i24 %zext_ln606_1

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="2" lat="4">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:32 %temp_3 = mul i24 %sext_ln606_2, i24 %zext_ln606_2

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="24" op_0_bw="8">
<![CDATA[
entry_ifconv:34 %zext_ln606_3 = zext i8 %p_kernel_pixel_1_2_val_read

]]></Node>
<StgValue><ssdm name="zext_ln606_3"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="16">
<![CDATA[
entry_ifconv:35 %sext_ln606_3 = sext i16 %p_kernel_filter_1_0_val_read

]]></Node>
<StgValue><ssdm name="sext_ln606_3"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:36 %temp_4 = mul i24 %sext_ln606_3, i24 %zext_ln606_3

]]></Node>
<StgValue><ssdm name="temp_4"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="2" lat="4">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:52 %temp_7 = mul i24 %sext_ln606_6, i24 %zext_ln606_6

]]></Node>
<StgValue><ssdm name="temp_7"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="24" op_0_bw="8">
<![CDATA[
entry_ifconv:54 %zext_ln606_7 = zext i8 %p_kernel_pixel_0_1_val_read

]]></Node>
<StgValue><ssdm name="zext_ln606_7"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="16">
<![CDATA[
entry_ifconv:55 %sext_ln606_7 = sext i16 %p_kernel_filter_2_1_val_read

]]></Node>
<StgValue><ssdm name="sext_ln606_7"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:56 %temp_8 = mul i24 %sext_ln606_7, i24 %zext_ln606_7

]]></Node>
<StgValue><ssdm name="temp_8"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="64" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:22 %temp_10 = mul i24 %sext_ln606, i24 %zext_ln606

]]></Node>
<StgValue><ssdm name="temp_10"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="4">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:26 %temp = mul i24 %sext_ln606_1, i24 %zext_ln606_1

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="4">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:32 %temp_3 = mul i24 %sext_ln606_2, i24 %zext_ln606_2

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:36 %temp_4 = mul i24 %sext_ln606_3, i24 %zext_ln606_3

]]></Node>
<StgValue><ssdm name="temp_4"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="4">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:52 %temp_7 = mul i24 %sext_ln606_6, i24 %zext_ln606_6

]]></Node>
<StgValue><ssdm name="temp_7"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:56 %temp_8 = mul i24 %sext_ln606_7, i24 %zext_ln606_7

]]></Node>
<StgValue><ssdm name="temp_8"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="70" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:22 %temp_10 = mul i24 %sext_ln606, i24 %zext_ln606

]]></Node>
<StgValue><ssdm name="temp_10"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="25" op_0_bw="24">
<![CDATA[
entry_ifconv:23 %sext_ln584 = sext i24 %temp_10

]]></Node>
<StgValue><ssdm name="sext_ln584"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="25" op_0_bw="24">
<![CDATA[
entry_ifconv:27 %sext_ln584_1 = sext i24 %temp

]]></Node>
<StgValue><ssdm name="sext_ln584_1"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:28 %sum_1 = add i25 %sext_ln584_1, i25 %sext_ln584

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="25" op_0_bw="24">
<![CDATA[
entry_ifconv:33 %sext_ln584_2 = sext i24 %temp_3

]]></Node>
<StgValue><ssdm name="sext_ln584_2"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:36 %temp_4 = mul i24 %sext_ln606_3, i24 %zext_ln606_3

]]></Node>
<StgValue><ssdm name="temp_4"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="24">
<![CDATA[
entry_ifconv:37 %sext_ln584_3 = sext i24 %temp_4

]]></Node>
<StgValue><ssdm name="sext_ln584_3"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:38 %add_ln607 = add i25 %sext_ln584_2, i25 %sext_ln584_3

]]></Node>
<StgValue><ssdm name="add_ln607"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="24" op_0_bw="8">
<![CDATA[
entry_ifconv:46 %zext_ln606_5 = zext i8 %p_kernel_pixel_1_0_val_read

]]></Node>
<StgValue><ssdm name="zext_ln606_5"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="24" op_0_bw="16">
<![CDATA[
entry_ifconv:47 %sext_ln606_5 = sext i16 %p_kernel_filter_1_2_val_read

]]></Node>
<StgValue><ssdm name="sext_ln606_5"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:48 %temp_6 = mul i24 %sext_ln606_5, i24 %zext_ln606_5

]]></Node>
<StgValue><ssdm name="temp_6"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="25" op_0_bw="24">
<![CDATA[
entry_ifconv:53 %sext_ln584_6 = sext i24 %temp_7

]]></Node>
<StgValue><ssdm name="sext_ln584_6"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:56 %temp_8 = mul i24 %sext_ln606_7, i24 %zext_ln606_7

]]></Node>
<StgValue><ssdm name="temp_8"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="25" op_0_bw="24">
<![CDATA[
entry_ifconv:57 %sext_ln584_7 = sext i24 %temp_8

]]></Node>
<StgValue><ssdm name="sext_ln584_7"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:59 %add_ln607_3 = add i25 %sext_ln584_6, i25 %sext_ln584_7

]]></Node>
<StgValue><ssdm name="add_ln607_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="85" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:28 %sum_1 = add i25 %sext_ln584_1, i25 %sext_ln584

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:38 %add_ln607 = add i25 %sext_ln584_2, i25 %sext_ln584_3

]]></Node>
<StgValue><ssdm name="add_ln607"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="8">
<![CDATA[
entry_ifconv:42 %zext_ln606_4 = zext i8 %p_kernel_pixel_1_1_val_read

]]></Node>
<StgValue><ssdm name="zext_ln606_4"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="24" op_0_bw="16">
<![CDATA[
entry_ifconv:43 %sext_ln606_4 = sext i16 %p_kernel_filter_1_1_val_read

]]></Node>
<StgValue><ssdm name="sext_ln606_4"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:44 %temp_5 = mul i24 %sext_ln606_4, i24 %zext_ln606_4

]]></Node>
<StgValue><ssdm name="temp_5"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:48 %temp_6 = mul i24 %sext_ln606_5, i24 %zext_ln606_5

]]></Node>
<StgValue><ssdm name="temp_6"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:59 %add_ln607_3 = add i25 %sext_ln584_6, i25 %sext_ln584_7

]]></Node>
<StgValue><ssdm name="add_ln607_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="26" op_0_bw="25">
<![CDATA[
entry_ifconv:29 %sext_ln583 = sext i25 %sum_1

]]></Node>
<StgValue><ssdm name="sext_ln583"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="26" op_0_bw="25">
<![CDATA[
entry_ifconv:39 %sext_ln607 = sext i25 %add_ln607

]]></Node>
<StgValue><ssdm name="sext_ln607"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:40 %sum_2 = add i26 %sext_ln607, i26 %sext_ln583

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:44 %temp_5 = mul i24 %sext_ln606_4, i24 %zext_ln606_4

]]></Node>
<StgValue><ssdm name="temp_5"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:48 %temp_6 = mul i24 %sext_ln606_5, i24 %zext_ln606_5

]]></Node>
<StgValue><ssdm name="temp_6"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="26" op_0_bw="24">
<![CDATA[
entry_ifconv:49 %sext_ln584_5 = sext i24 %temp_6

]]></Node>
<StgValue><ssdm name="sext_ln584_5"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="26" op_0_bw="25">
<![CDATA[
entry_ifconv:60 %sext_ln607_1 = sext i25 %add_ln607_3

]]></Node>
<StgValue><ssdm name="sext_ln607_1"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:61 %add_ln607_4 = add i26 %sext_ln607_1, i26 %sext_ln584_5

]]></Node>
<StgValue><ssdm name="add_ln607_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="27" op_0_bw="26">
<![CDATA[
entry_ifconv:41 %sext_ln583_1 = sext i26 %sum_2

]]></Node>
<StgValue><ssdm name="sext_ln583_1"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:44 %temp_5 = mul i24 %sext_ln606_4, i24 %zext_ln606_4

]]></Node>
<StgValue><ssdm name="temp_5"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="27" op_0_bw="24">
<![CDATA[
entry_ifconv:45 %sext_ln584_4 = sext i24 %temp_5

]]></Node>
<StgValue><ssdm name="sext_ln584_4"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry_ifconv:58 %add_ln607_2 = add i27 %sext_ln583_1, i27 %sext_ln584_4

]]></Node>
<StgValue><ssdm name="add_ln607_2"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:61 %add_ln607_4 = add i26 %sext_ln607_1, i26 %sext_ln584_5

]]></Node>
<StgValue><ssdm name="add_ln607_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="105" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry_ifconv:58 %add_ln607_2 = add i27 %sext_ln583_1, i27 %sext_ln584_4

]]></Node>
<StgValue><ssdm name="add_ln607_2"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="24" op_0_bw="8">
<![CDATA[
entry_ifconv:65 %zext_ln606_8 = zext i8 %p_kernel_pixel_0_0_val_read

]]></Node>
<StgValue><ssdm name="zext_ln606_8"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="16">
<![CDATA[
entry_ifconv:66 %sext_ln606_8 = sext i16 %p_kernel_filter_2_2_val_read

]]></Node>
<StgValue><ssdm name="sext_ln606_8"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:67 %temp_9 = mul i24 %sext_ln606_8, i24 %zext_ln606_8

]]></Node>
<StgValue><ssdm name="temp_9"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="27" op_0_bw="26">
<![CDATA[
entry_ifconv:62 %sext_ln607_2 = sext i26 %add_ln607_4

]]></Node>
<StgValue><ssdm name="sext_ln607_2"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry_ifconv:63 %sum_3 = add i27 %sext_ln607_2, i27 %add_ln607_2

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:67 %temp_9 = mul i24 %sext_ln606_8, i24 %zext_ln606_8

]]></Node>
<StgValue><ssdm name="temp_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="28" op_0_bw="27">
<![CDATA[
entry_ifconv:64 %sext_ln583_2 = sext i27 %sum_3

]]></Node>
<StgValue><ssdm name="sext_ln583_2"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:67 %temp_9 = mul i24 %sext_ln606_8, i24 %zext_ln606_8

]]></Node>
<StgValue><ssdm name="temp_9"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="24">
<![CDATA[
entry_ifconv:68 %sext_ln584_8 = sext i24 %temp_9

]]></Node>
<StgValue><ssdm name="sext_ln584_8"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry_ifconv:69 %sum_4 = add i28 %sext_ln583_2, i28 %sext_ln584_8

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="116" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry_ifconv:69 %sum_4 = add i28 %sext_ln583_2, i28 %sext_ln584_8

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="117" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="8">
<![CDATA[
entry_ifconv:19 %conv_i116 = zext i8 %shift_read

]]></Node>
<StgValue><ssdm name="conv_i116"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="28">
<![CDATA[
entry_ifconv:70 %sext_ln583_3 = sext i28 %sum_4

]]></Node>
<StgValue><ssdm name="sext_ln583_3"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="7" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:71 %tmp_sum = ashr i32 %sext_ln583_3, i32 %conv_i116

]]></Node>
<StgValue><ssdm name="tmp_sum"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="120" st_id="14" stage="6" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:71 %tmp_sum = ashr i32 %sext_ln583_3, i32 %conv_i116

]]></Node>
<StgValue><ssdm name="tmp_sum"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="121" st_id="15" stage="5" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:71 %tmp_sum = ashr i32 %sext_ln583_3, i32 %conv_i116

]]></Node>
<StgValue><ssdm name="tmp_sum"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="122" st_id="16" stage="4" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:71 %tmp_sum = ashr i32 %sext_ln583_3, i32 %conv_i116

]]></Node>
<StgValue><ssdm name="tmp_sum"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="123" st_id="17" stage="3" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:71 %tmp_sum = ashr i32 %sext_ln583_3, i32 %conv_i116

]]></Node>
<StgValue><ssdm name="tmp_sum"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="124" st_id="18" stage="2" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:71 %tmp_sum = ashr i32 %sext_ln583_3, i32 %conv_i116

]]></Node>
<StgValue><ssdm name="tmp_sum"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="125" st_id="19" stage="1" lat="7">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:71 %tmp_sum = ashr i32 %sext_ln583_3, i32 %conv_i116

]]></Node>
<StgValue><ssdm name="tmp_sum"/></StgValue>
</operation>

<operation id="126" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:72 %tmp = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %tmp_sum, i32 8, i32 27

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="127" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry_ifconv:73 %icmp_ln614 = icmp_sgt  i20 %tmp, i20 0

]]></Node>
<StgValue><ssdm name="icmp_ln614"/></StgValue>
</operation>

<operation id="128" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:74 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_sum, i32 27

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="129" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="32">
<![CDATA[
entry_ifconv:75 %trunc_ln619 = trunc i32 %tmp_sum

]]></Node>
<StgValue><ssdm name="trunc_ln619"/></StgValue>
</operation>

<operation id="130" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:76 %select_ln614_1 = select i1 %icmp_ln614, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln614_1"/></StgValue>
</operation>

<operation id="131" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:77 %or_ln614 = or i1 %icmp_ln614, i1 %tmp_8

]]></Node>
<StgValue><ssdm name="or_ln614"/></StgValue>
</operation>

<operation id="132" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry_ifconv:78 %select_ln614 = select i1 %or_ln614, i8 %select_ln614_1, i8 %trunc_ln619

]]></Node>
<StgValue><ssdm name="select_ln614"/></StgValue>
</operation>

<operation id="133" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="8">
<![CDATA[
entry_ifconv:79 %ret_ln631 = ret i8 %select_ln614

]]></Node>
<StgValue><ssdm name="ret_ln631"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
