Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Oct 17 19:38:52 2024
| Host         : DESKTOP-QI5ML8H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab6_timing_summary_routed.rpt -pb lab6_timing_summary_routed.pb -rpx lab6_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.796        0.000                      0                  346        0.172        0.000                      0                  346        4.500        0.000                       0                   192  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.796        0.000                      0                  346        0.172        0.000                      0                  346        4.500        0.000                       0                   192  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.796ns  (required time - arrival time)
  Source:                 btn_db1/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 1.925ns (37.162%)  route 3.255ns (62.838%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.612     5.163    btn_db1/CLK
    SLICE_X5Y67          FDRE                                         r  btn_db1/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  btn_db1/counter_reg[31]/Q
                         net (fo=2, routed)           0.686     6.306    btn_db1/counter_reg[31]
    SLICE_X4Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.430 f  btn_db1/prev_btn_level[1]_i_6/O
                         net (fo=1, routed)           0.649     7.079    btn_db1/prev_btn_level[1]_i_6_n_0
    SLICE_X4Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.203 f  btn_db1/prev_btn_level[1]_i_2/O
                         net (fo=3, routed)           0.884     8.087    btn_db1/prev_btn_level[1]_i_2_n_0
    SLICE_X4Y61          LUT4 (Prop_lut4_I2_O)        0.124     8.211 r  btn_db1/FSM_onehot_P[3]_i_4/O
                         net (fo=16, routed)          1.035     9.246    btn_db1/user_addr[0]_i_4_n_0
    SLICE_X8Y58          LUT2 (Prop_lut2_I0_O)        0.124     9.370 r  btn_db1/user_addr[0]_i_7/O
                         net (fo=1, routed)           0.000     9.370    btn_db1/user_addr[0]_i_7_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.903 r  btn_db1/user_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.903    btn_db1/user_addr_reg[0]_i_2_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.020 r  btn_db1/user_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.020    btn_db1/user_addr_reg[4]_i_1_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.343 r  btn_db1/user_addr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.343    btn_db1_n_13
    SLICE_X8Y60          FDRE                                         r  user_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.435    14.806    clk_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  user_addr_reg[9]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y60          FDRE (Setup_fdre_C_D)        0.109    15.139    user_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -10.343    
  -------------------------------------------------------------------
                         slack                                  4.796    

Slack (MET) :             4.804ns  (required time - arrival time)
  Source:                 btn_db1/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 1.917ns (37.065%)  route 3.255ns (62.935%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.612     5.163    btn_db1/CLK
    SLICE_X5Y67          FDRE                                         r  btn_db1/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  btn_db1/counter_reg[31]/Q
                         net (fo=2, routed)           0.686     6.306    btn_db1/counter_reg[31]
    SLICE_X4Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.430 f  btn_db1/prev_btn_level[1]_i_6/O
                         net (fo=1, routed)           0.649     7.079    btn_db1/prev_btn_level[1]_i_6_n_0
    SLICE_X4Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.203 f  btn_db1/prev_btn_level[1]_i_2/O
                         net (fo=3, routed)           0.884     8.087    btn_db1/prev_btn_level[1]_i_2_n_0
    SLICE_X4Y61          LUT4 (Prop_lut4_I2_O)        0.124     8.211 r  btn_db1/FSM_onehot_P[3]_i_4/O
                         net (fo=16, routed)          1.035     9.246    btn_db1/user_addr[0]_i_4_n_0
    SLICE_X8Y58          LUT2 (Prop_lut2_I0_O)        0.124     9.370 r  btn_db1/user_addr[0]_i_7/O
                         net (fo=1, routed)           0.000     9.370    btn_db1/user_addr[0]_i_7_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.903 r  btn_db1/user_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.903    btn_db1/user_addr_reg[0]_i_2_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.020 r  btn_db1/user_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.020    btn_db1/user_addr_reg[4]_i_1_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.335 r  btn_db1/user_addr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.335    btn_db1_n_11
    SLICE_X8Y60          FDRE                                         r  user_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.435    14.806    clk_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  user_addr_reg[11]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y60          FDRE (Setup_fdre_C_D)        0.109    15.139    user_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  4.804    

Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 btn_db1/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.096ns  (logic 1.841ns (36.126%)  route 3.255ns (63.874%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.612     5.163    btn_db1/CLK
    SLICE_X5Y67          FDRE                                         r  btn_db1/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  btn_db1/counter_reg[31]/Q
                         net (fo=2, routed)           0.686     6.306    btn_db1/counter_reg[31]
    SLICE_X4Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.430 f  btn_db1/prev_btn_level[1]_i_6/O
                         net (fo=1, routed)           0.649     7.079    btn_db1/prev_btn_level[1]_i_6_n_0
    SLICE_X4Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.203 f  btn_db1/prev_btn_level[1]_i_2/O
                         net (fo=3, routed)           0.884     8.087    btn_db1/prev_btn_level[1]_i_2_n_0
    SLICE_X4Y61          LUT4 (Prop_lut4_I2_O)        0.124     8.211 r  btn_db1/FSM_onehot_P[3]_i_4/O
                         net (fo=16, routed)          1.035     9.246    btn_db1/user_addr[0]_i_4_n_0
    SLICE_X8Y58          LUT2 (Prop_lut2_I0_O)        0.124     9.370 r  btn_db1/user_addr[0]_i_7/O
                         net (fo=1, routed)           0.000     9.370    btn_db1/user_addr[0]_i_7_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.903 r  btn_db1/user_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.903    btn_db1/user_addr_reg[0]_i_2_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.020 r  btn_db1/user_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.020    btn_db1/user_addr_reg[4]_i_1_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.259 r  btn_db1/user_addr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.259    btn_db1_n_12
    SLICE_X8Y60          FDRE                                         r  user_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.435    14.806    clk_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  user_addr_reg[10]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y60          FDRE (Setup_fdre_C_D)        0.109    15.139    user_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -10.259    
  -------------------------------------------------------------------
                         slack                                  4.880    

Slack (MET) :             4.900ns  (required time - arrival time)
  Source:                 btn_db1/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 1.821ns (35.874%)  route 3.255ns (64.126%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.612     5.163    btn_db1/CLK
    SLICE_X5Y67          FDRE                                         r  btn_db1/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  btn_db1/counter_reg[31]/Q
                         net (fo=2, routed)           0.686     6.306    btn_db1/counter_reg[31]
    SLICE_X4Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.430 f  btn_db1/prev_btn_level[1]_i_6/O
                         net (fo=1, routed)           0.649     7.079    btn_db1/prev_btn_level[1]_i_6_n_0
    SLICE_X4Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.203 f  btn_db1/prev_btn_level[1]_i_2/O
                         net (fo=3, routed)           0.884     8.087    btn_db1/prev_btn_level[1]_i_2_n_0
    SLICE_X4Y61          LUT4 (Prop_lut4_I2_O)        0.124     8.211 r  btn_db1/FSM_onehot_P[3]_i_4/O
                         net (fo=16, routed)          1.035     9.246    btn_db1/user_addr[0]_i_4_n_0
    SLICE_X8Y58          LUT2 (Prop_lut2_I0_O)        0.124     9.370 r  btn_db1/user_addr[0]_i_7/O
                         net (fo=1, routed)           0.000     9.370    btn_db1/user_addr[0]_i_7_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.903 r  btn_db1/user_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.903    btn_db1/user_addr_reg[0]_i_2_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.020 r  btn_db1/user_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.020    btn_db1/user_addr_reg[4]_i_1_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.239 r  btn_db1/user_addr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.239    btn_db1_n_14
    SLICE_X8Y60          FDRE                                         r  user_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.435    14.806    clk_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  user_addr_reg[8]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y60          FDRE (Setup_fdre_C_D)        0.109    15.139    user_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                  4.900    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 btn_db1/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 1.808ns (35.710%)  route 3.255ns (64.290%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.612     5.163    btn_db1/CLK
    SLICE_X5Y67          FDRE                                         r  btn_db1/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  btn_db1/counter_reg[31]/Q
                         net (fo=2, routed)           0.686     6.306    btn_db1/counter_reg[31]
    SLICE_X4Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.430 f  btn_db1/prev_btn_level[1]_i_6/O
                         net (fo=1, routed)           0.649     7.079    btn_db1/prev_btn_level[1]_i_6_n_0
    SLICE_X4Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.203 f  btn_db1/prev_btn_level[1]_i_2/O
                         net (fo=3, routed)           0.884     8.087    btn_db1/prev_btn_level[1]_i_2_n_0
    SLICE_X4Y61          LUT4 (Prop_lut4_I2_O)        0.124     8.211 r  btn_db1/FSM_onehot_P[3]_i_4/O
                         net (fo=16, routed)          1.035     9.246    btn_db1/user_addr[0]_i_4_n_0
    SLICE_X8Y58          LUT2 (Prop_lut2_I0_O)        0.124     9.370 r  btn_db1/user_addr[0]_i_7/O
                         net (fo=1, routed)           0.000     9.370    btn_db1/user_addr[0]_i_7_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.903 r  btn_db1/user_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.903    btn_db1/user_addr_reg[0]_i_2_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.226 r  btn_db1/user_addr_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.226    btn_db1_n_9
    SLICE_X8Y59          FDRE                                         r  user_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.435    14.806    clk_IBUF_BUFG
    SLICE_X8Y59          FDRE                                         r  user_addr_reg[5]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y59          FDRE (Setup_fdre_C_D)        0.109    15.139    user_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -10.226    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 btn_db1/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 1.800ns (35.608%)  route 3.255ns (64.392%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.612     5.163    btn_db1/CLK
    SLICE_X5Y67          FDRE                                         r  btn_db1/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  btn_db1/counter_reg[31]/Q
                         net (fo=2, routed)           0.686     6.306    btn_db1/counter_reg[31]
    SLICE_X4Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.430 f  btn_db1/prev_btn_level[1]_i_6/O
                         net (fo=1, routed)           0.649     7.079    btn_db1/prev_btn_level[1]_i_6_n_0
    SLICE_X4Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.203 f  btn_db1/prev_btn_level[1]_i_2/O
                         net (fo=3, routed)           0.884     8.087    btn_db1/prev_btn_level[1]_i_2_n_0
    SLICE_X4Y61          LUT4 (Prop_lut4_I2_O)        0.124     8.211 r  btn_db1/FSM_onehot_P[3]_i_4/O
                         net (fo=16, routed)          1.035     9.246    btn_db1/user_addr[0]_i_4_n_0
    SLICE_X8Y58          LUT2 (Prop_lut2_I0_O)        0.124     9.370 r  btn_db1/user_addr[0]_i_7/O
                         net (fo=1, routed)           0.000     9.370    btn_db1/user_addr[0]_i_7_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.903 r  btn_db1/user_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.903    btn_db1/user_addr_reg[0]_i_2_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.218 r  btn_db1/user_addr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.218    btn_db1_n_7
    SLICE_X8Y59          FDRE                                         r  user_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.435    14.806    clk_IBUF_BUFG
    SLICE_X8Y59          FDRE                                         r  user_addr_reg[7]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y59          FDRE (Setup_fdre_C_D)        0.109    15.139    user_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -10.218    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             4.997ns  (required time - arrival time)
  Source:                 btn_db1/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.979ns  (logic 1.724ns (34.625%)  route 3.255ns (65.375%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.612     5.163    btn_db1/CLK
    SLICE_X5Y67          FDRE                                         r  btn_db1/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  btn_db1/counter_reg[31]/Q
                         net (fo=2, routed)           0.686     6.306    btn_db1/counter_reg[31]
    SLICE_X4Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.430 f  btn_db1/prev_btn_level[1]_i_6/O
                         net (fo=1, routed)           0.649     7.079    btn_db1/prev_btn_level[1]_i_6_n_0
    SLICE_X4Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.203 f  btn_db1/prev_btn_level[1]_i_2/O
                         net (fo=3, routed)           0.884     8.087    btn_db1/prev_btn_level[1]_i_2_n_0
    SLICE_X4Y61          LUT4 (Prop_lut4_I2_O)        0.124     8.211 r  btn_db1/FSM_onehot_P[3]_i_4/O
                         net (fo=16, routed)          1.035     9.246    btn_db1/user_addr[0]_i_4_n_0
    SLICE_X8Y58          LUT2 (Prop_lut2_I0_O)        0.124     9.370 r  btn_db1/user_addr[0]_i_7/O
                         net (fo=1, routed)           0.000     9.370    btn_db1/user_addr[0]_i_7_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.903 r  btn_db1/user_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.903    btn_db1/user_addr_reg[0]_i_2_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.142 r  btn_db1/user_addr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.142    btn_db1_n_8
    SLICE_X8Y59          FDRE                                         r  user_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.435    14.806    clk_IBUF_BUFG
    SLICE_X8Y59          FDRE                                         r  user_addr_reg[6]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y59          FDRE (Setup_fdre_C_D)        0.109    15.139    user_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                  4.997    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 btn_db1/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.959ns  (logic 1.704ns (34.362%)  route 3.255ns (65.638%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.612     5.163    btn_db1/CLK
    SLICE_X5Y67          FDRE                                         r  btn_db1/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  btn_db1/counter_reg[31]/Q
                         net (fo=2, routed)           0.686     6.306    btn_db1/counter_reg[31]
    SLICE_X4Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.430 f  btn_db1/prev_btn_level[1]_i_6/O
                         net (fo=1, routed)           0.649     7.079    btn_db1/prev_btn_level[1]_i_6_n_0
    SLICE_X4Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.203 f  btn_db1/prev_btn_level[1]_i_2/O
                         net (fo=3, routed)           0.884     8.087    btn_db1/prev_btn_level[1]_i_2_n_0
    SLICE_X4Y61          LUT4 (Prop_lut4_I2_O)        0.124     8.211 r  btn_db1/FSM_onehot_P[3]_i_4/O
                         net (fo=16, routed)          1.035     9.246    btn_db1/user_addr[0]_i_4_n_0
    SLICE_X8Y58          LUT2 (Prop_lut2_I0_O)        0.124     9.370 r  btn_db1/user_addr[0]_i_7/O
                         net (fo=1, routed)           0.000     9.370    btn_db1/user_addr[0]_i_7_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.903 r  btn_db1/user_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.903    btn_db1/user_addr_reg[0]_i_2_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.122 r  btn_db1/user_addr_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.122    btn_db1_n_10
    SLICE_X8Y59          FDRE                                         r  user_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.435    14.806    clk_IBUF_BUFG
    SLICE_X8Y59          FDRE                                         r  user_addr_reg[4]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X8Y59          FDRE (Setup_fdre_C_D)        0.109    15.139    user_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 btn_db1/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 0.952ns (20.792%)  route 3.627ns (79.208%))
  Logic Levels:           4  (LUT4=4)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.612     5.163    btn_db1/CLK
    SLICE_X5Y67          FDRE                                         r  btn_db1/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  btn_db1/counter_reg[31]/Q
                         net (fo=2, routed)           0.686     6.306    btn_db1/counter_reg[31]
    SLICE_X4Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.430 f  btn_db1/prev_btn_level[1]_i_6/O
                         net (fo=1, routed)           0.649     7.079    btn_db1/prev_btn_level[1]_i_6_n_0
    SLICE_X4Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.203 f  btn_db1/prev_btn_level[1]_i_2/O
                         net (fo=3, routed)           0.884     8.087    btn_db1/prev_btn_level[1]_i_2_n_0
    SLICE_X4Y61          LUT4 (Prop_lut4_I2_O)        0.124     8.211 r  btn_db1/FSM_onehot_P[3]_i_4/O
                         net (fo=16, routed)          0.765     8.976    btn_db0/p_1_in
    SLICE_X10Y61         LUT4 (Prop_lut4_I3_O)        0.124     9.100 r  btn_db0/user_addr[0]_i_1/O
                         net (fo=12, routed)          0.642     9.742    sel
    SLICE_X8Y58          FDRE                                         r  user_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.436    14.807    clk_IBUF_BUFG
    SLICE_X8Y58          FDRE                                         r  user_addr_reg[0]/C
                         clock pessimism              0.259    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X8Y58          FDRE (Setup_fdre_C_CE)      -0.169    14.862    user_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                  5.120    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 btn_db1/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 0.952ns (20.792%)  route 3.627ns (79.208%))
  Logic Levels:           4  (LUT4=4)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.612     5.163    btn_db1/CLK
    SLICE_X5Y67          FDRE                                         r  btn_db1/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  btn_db1/counter_reg[31]/Q
                         net (fo=2, routed)           0.686     6.306    btn_db1/counter_reg[31]
    SLICE_X4Y67          LUT4 (Prop_lut4_I1_O)        0.124     6.430 f  btn_db1/prev_btn_level[1]_i_6/O
                         net (fo=1, routed)           0.649     7.079    btn_db1/prev_btn_level[1]_i_6_n_0
    SLICE_X4Y65          LUT4 (Prop_lut4_I1_O)        0.124     7.203 f  btn_db1/prev_btn_level[1]_i_2/O
                         net (fo=3, routed)           0.884     8.087    btn_db1/prev_btn_level[1]_i_2_n_0
    SLICE_X4Y61          LUT4 (Prop_lut4_I2_O)        0.124     8.211 r  btn_db1/FSM_onehot_P[3]_i_4/O
                         net (fo=16, routed)          0.765     8.976    btn_db0/p_1_in
    SLICE_X10Y61         LUT4 (Prop_lut4_I3_O)        0.124     9.100 r  btn_db0/user_addr[0]_i_1/O
                         net (fo=12, routed)          0.642     9.742    sel
    SLICE_X8Y58          FDRE                                         r  user_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.436    14.807    clk_IBUF_BUFG
    SLICE_X8Y58          FDRE                                         r  user_addr_reg[1]/C
                         clock pessimism              0.259    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X8Y58          FDRE (Setup_fdre_C_CE)      -0.169    14.862    user_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                  5.120    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 FSM_onehot_P_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_P_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.559     1.472    clk_IBUF_BUFG
    SLICE_X10Y62         FDSE                                         r  FSM_onehot_P_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDSE (Prop_fdse_C_Q)         0.164     1.636 r  FSM_onehot_P_reg[0]/Q
                         net (fo=3, routed)           0.068     1.705    FSM_onehot_P_reg_n_0_[0]
    SLICE_X10Y62         FDRE                                         r  FSM_onehot_P_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.827     1.986    clk_IBUF_BUFG
    SLICE_X10Y62         FDRE                                         r  FSM_onehot_P_reg[1]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X10Y62         FDRE (Hold_fdre_C_D)         0.060     1.532    FSM_onehot_P_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.587     1.500    lcd0/CLK
    SLICE_X4Y60          FDRE                                         r  lcd0/tcode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  lcd0/tcode_reg[1]/Q
                         net (fo=1, routed)           0.126     1.767    lcd0/tcode[1]
    SLICE_X4Y58          FDRE                                         r  lcd0/text_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.859     2.017    lcd0/CLK
    SLICE_X4Y58          FDRE                                         r  lcd0/text_d_reg[1]/C
                         clock pessimism             -0.499     1.517    
    SLICE_X4Y58          FDRE (Hold_fdre_C_D)         0.070     1.587    lcd0/text_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 user_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.895%)  route 0.258ns (61.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.560     1.473    clk_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  user_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  user_addr_reg[8]/Q
                         net (fo=7, routed)           0.258     1.895    ram0/O12[8]
    RAMB18_X0Y24         RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.869     2.027    ram0/CLK
    RAMB18_X0Y24         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.529    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.712    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.830%)  route 0.160ns (53.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.587     1.500    lcd0/CLK
    SLICE_X4Y60          FDRE                                         r  lcd0/tcode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  lcd0/tcode_reg[2]/Q
                         net (fo=1, routed)           0.160     1.802    lcd0/tcode[2]
    SLICE_X1Y60          FDRE                                         r  lcd0/text_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.860     2.018    lcd0/CLK
    SLICE_X1Y60          FDRE                                         r  lcd0/text_d_reg[2]/C
                         clock pessimism             -0.478     1.539    
    SLICE_X1Y60          FDRE (Hold_fdre_C_D)         0.070     1.609    lcd0/text_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 lcd0/icode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/init_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.131%)  route 0.122ns (48.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.588     1.501    lcd0/CLK
    SLICE_X4Y59          FDRE                                         r  lcd0/icode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.128     1.629 r  lcd0/icode_reg[3]/Q
                         net (fo=1, routed)           0.122     1.752    lcd0/icode_reg_n_0_[3]
    SLICE_X3Y59          FDRE                                         r  lcd0/init_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.860     2.019    lcd0/CLK
    SLICE_X3Y59          FDRE                                         r  lcd0/init_d_reg[3]/C
                         clock pessimism             -0.478     1.540    
    SLICE_X3Y59          FDRE (Hold_fdre_C_D)         0.018     1.558    lcd0/init_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 user_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.944%)  route 0.268ns (62.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.561     1.474    clk_IBUF_BUFG
    SLICE_X8Y59          FDRE                                         r  user_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  user_addr_reg[6]/Q
                         net (fo=11, routed)          0.268     1.907    ram0/O12[6]
    RAMB18_X0Y24         RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.869     2.027    ram0/CLK
    RAMB18_X0Y24         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.529    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.712    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 lcd0/icode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/init_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.591%)  route 0.175ns (55.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.588     1.501    lcd0/CLK
    SLICE_X4Y59          FDRE                                         r  lcd0/icode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  lcd0/icode_reg[2]/Q
                         net (fo=1, routed)           0.175     1.818    lcd0/icode_reg_n_0_[2]
    SLICE_X3Y59          FDRE                                         r  lcd0/init_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.860     2.019    lcd0/CLK
    SLICE_X3Y59          FDRE                                         r  lcd0/init_d_reg[2]/C
                         clock pessimism             -0.478     1.540    
    SLICE_X3Y59          FDRE (Hold_fdre_C_D)         0.075     1.615    lcd0/init_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.621%)  route 0.149ns (51.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.589     1.502    lcd0/CLK
    SLICE_X1Y61          FDRE                                         r  lcd0/tcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  lcd0/tcode_reg[0]/Q
                         net (fo=1, routed)           0.149     1.792    lcd0/tcode[0]
    SLICE_X0Y60          FDRE                                         r  lcd0/text_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.860     2.018    lcd0/CLK
    SLICE_X0Y60          FDRE                                         r  lcd0/text_d_reg[0]/C
                         clock pessimism             -0.499     1.518    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.070     1.588    lcd0/text_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.589     1.502    lcd0/CLK
    SLICE_X1Y61          FDRE                                         r  lcd0/tcode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  lcd0/tcode_reg[3]/Q
                         net (fo=1, routed)           0.170     1.814    lcd0/tcode[3]
    SLICE_X1Y60          FDRE                                         r  lcd0/text_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.860     2.018    lcd0/CLK
    SLICE_X1Y60          FDRE                                         r  lcd0/text_d_reg[3]/C
                         clock pessimism             -0.499     1.518    
    SLICE_X1Y60          FDRE (Hold_fdre_C_D)         0.071     1.589    lcd0/text_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 user_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.843%)  route 0.172ns (45.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.560     1.473    clk_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  user_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.164     1.637 f  user_addr_reg[10]/Q
                         net (fo=10, routed)          0.172     1.810    user_addr_reg_n_0_[10]
    SLICE_X10Y61         LUT3 (Prop_lut3_I0_O)        0.045     1.855 r  row_A[36]_i_1/O
                         net (fo=1, routed)           0.000     1.855    row_A0[4]
    SLICE_X10Y61         FDRE                                         r  row_A_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.830     1.988    clk_IBUF_BUFG
    SLICE_X10Y61         FDRE                                         r  row_A_reg[36]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X10Y61         FDRE (Hold_fdre_C_D)         0.120     1.629    row_A_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y24    ram0/RAM_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X10Y62    FSM_onehot_P_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y62    FSM_onehot_P_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y62    FSM_onehot_P_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y62    FSM_onehot_P_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y62     prev_btn_level_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y61     prev_btn_level_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X7Y61     row_A_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y59     row_A_reg[17]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X10Y62    FSM_onehot_P_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X10Y62    FSM_onehot_P_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y62    FSM_onehot_P_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y62    FSM_onehot_P_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y62    FSM_onehot_P_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y62    FSM_onehot_P_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y62    FSM_onehot_P_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y62    FSM_onehot_P_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y62     prev_btn_level_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y62     prev_btn_level_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X10Y62    FSM_onehot_P_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X10Y62    FSM_onehot_P_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y62    FSM_onehot_P_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y62    FSM_onehot_P_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y62    FSM_onehot_P_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y62    FSM_onehot_P_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y62    FSM_onehot_P_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y62    FSM_onehot_P_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y62     prev_btn_level_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y62     prev_btn_level_reg[0]/C



