

@S |##### START OF TIMING REPORT #####[
# Timing Report written on Thu May 25 15:39:21 2017
#


Top view:               CertificationSystem
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    E:\LiberoProjects\CertificationSystem_M2S090TS\designer\CertificationSystem\synthesis.fdc
                       
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: 0.315

                                                             Requested     Estimated      Requested     Estimated               Clock        Clock              
Starting Clock                                               Frequency     Frequency      Period        Period        Slack     Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------------
CertificationSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     100.0 MHz     128.0 MHz      10.000        7.813         2.187     inferred     Inferred_clkgroup_0
System                                                       100.0 MHz     1029.4 MHz     10.000        0.971         9.029     system       system_clkgroup    
================================================================================================================================================================



Clock Relationships
*******************

Clocks                                                                                                              |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                  Ending                                                    |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                    System                                                    |  0.000       0.680  |  No paths    -      |  No paths    -      |  No paths    -    
CertificationSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock  CertificationSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  0.000       0.315  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CertificationSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                              Starting                                                                                                  Arrival          
Instance                                                                                                      Reference                                                    Type     Pin     Net                         Time        Slack
                                                                                                              Clock                                                                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CertificationSystem_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_q1                                                 CertificationSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       FIC_2_APB_M_PRESET_N_q1     0.053       0.315
CertificationSystem_sb_0.CORERESETP_0.POWER_ON_RESET_N_q1                                                     CertificationSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       POWER_ON_RESET_N_q1         0.053       0.315
CertificationSystem_sb_0.CORERESETP_0.RESET_N_M2F_q1                                                          CertificationSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       RESET_N_M2F_q1              0.053       0.315
CertificationSystem_sb_0.CORERESETP_0.RESET_N_M2F_clk_base                                                    CertificationSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       RESET_N_M2F_clk_base        0.066       0.341
CertificationSystem_sb_0.COREAHBLSRAM_0_0.U_CertificationSystem_sb_COREAHBLSRAM_0_0_AHBLSramIf.HADDR_d[2]     CertificationSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       ahbsram_addr[2]             0.053       0.371
CertificationSystem_sb_0.COREAHBLSRAM_0_0.U_CertificationSystem_sb_COREAHBLSRAM_0_0_AHBLSramIf.HADDR_d[3]     CertificationSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       ahbsram_addr[3]             0.053       0.371
CertificationSystem_sb_0.COREAHBLSRAM_0_0.U_CertificationSystem_sb_COREAHBLSRAM_0_0_AHBLSramIf.HADDR_d[4]     CertificationSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       ahbsram_addr[4]             0.053       0.371
CertificationSystem_sb_0.COREAHBLSRAM_0_0.U_CertificationSystem_sb_COREAHBLSRAM_0_0_AHBLSramIf.HADDR_d[5]     CertificationSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       ahbsram_addr[5]             0.053       0.371
CertificationSystem_sb_0.COREAHBLSRAM_0_0.U_CertificationSystem_sb_COREAHBLSRAM_0_0_AHBLSramIf.HADDR_d[6]     CertificationSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       ahbsram_addr[6]             0.053       0.371
CertificationSystem_sb_0.COREAHBLSRAM_0_0.U_CertificationSystem_sb_COREAHBLSRAM_0_0_AHBLSramIf.HADDR_d[7]     CertificationSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       ahbsram_addr[7]             0.053       0.371
=========================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                             Starting                                                                                                            Required          
Instance                                                                     Reference                                                    Type        Pin            Net                         Time         Slack
                                                                             Clock                                                                                                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CertificationSystem_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_clk_base          CertificationSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D              FIC_2_APB_M_PRESET_N_q1     0.155        0.315
CertificationSystem_sb_0.CORERESETP_0.POWER_ON_RESET_N_clk_base              CertificationSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D              POWER_ON_RESET_N_q1         0.155        0.315
CertificationSystem_sb_0.CORERESETP_0.RESET_N_M2F_clk_base                   CertificationSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D              RESET_N_M2F_q1              0.155        0.315
CertificationSystem_sb_0.CORERESETP_0.mss_ready_state                        CertificationSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         EN             RESET_N_M2F_clk_base        0.205        0.341
CertificationSystem_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.S0\.byte_0.block0     CertificationSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     B_ADDR[5]      ahbsram_addr[2]             0.384        0.371
CertificationSystem_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.S0\.byte_0.block0     CertificationSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     B_ADDR[6]      ahbsram_addr[3]             0.384        0.371
CertificationSystem_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.S0\.byte_0.block0     CertificationSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     B_ADDR[7]      ahbsram_addr[4]             0.384        0.371
CertificationSystem_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.S0\.byte_0.block0     CertificationSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     B_ADDR[8]      ahbsram_addr[5]             0.384        0.371
CertificationSystem_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.S0\.byte_0.block0     CertificationSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     B_ADDR[9]      ahbsram_addr[6]             0.384        0.371
CertificationSystem_sb_0.COREAHBLSRAM_0_0.U_SramCtrlIf.S0\.byte_0.block0     CertificationSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock     RAM1K18     B_ADDR[10]     ahbsram_addr[7]             0.384        0.371
===================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.470
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.155
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (critical) :                     0.315

    Number of logic level(s):                0
    Starting point:                          CertificationSystem_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_q1 / Q
    Ending point:                            CertificationSystem_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_clk_base / D
    The start point is clocked by            CertificationSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CertificationSystem_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                    Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
CertificationSystem_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_q1           SLE      Q        Out     0.053     0.053       -         
FIC_2_APB_M_PRESET_N_q1                                                 Net      -        -       0.417     -           1         
CertificationSystem_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_clk_base     SLE      D        In      -         0.470       -         
==================================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                       Starting                                                                                           Arrival          
Instance                                               Reference     Type               Pin        Net                                                    Time        Slack
                                                       Clock                                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CertificationSystem_sb_0.FABOSC_0.I_RCOSC_25_50MHZ     System        RCOSC_25_50MHZ     CLKOUT     FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     0.000       0.680
===========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                            Starting                                                                                         Required          
Instance                                    Reference     Type     Pin                Net                                                    Time         Slack
                                            Clock                                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------
CertificationSystem_sb_0.CCC_0.CCC_INST     System        CCC      RCOSC_25_50MHZ     FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     0.000        0.680
===============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.680
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             0.000
    - Clock delay at ending point:           0.000 (ideal)
0.000
    = Slack (non-critical) :                 0.680

    Number of logic level(s):                0
    Starting point:                          CertificationSystem_sb_0.FABOSC_0.I_RCOSC_25_50MHZ / CLKOUT
    Ending point:                            CertificationSystem_sb_0.CCC_0.CCC_INST / RCOSC_25_50MHZ
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                            Pin                Pin               Arrival     No. of    
Name                                                   Type               Name               Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
CertificationSystem_sb_0.FABOSC_0.I_RCOSC_25_50MHZ     RCOSC_25_50MHZ     CLKOUT             Out     0.000     0.000       -         
FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     Net                -                  -       0.680     -           1         
CertificationSystem_sb_0.CCC_0.CCC_INST                CCC                RCOSC_25_50MHZ     In      -         0.680       -         
=====================================================================================================================================



##### END OF TIMING REPORT #####]

