============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.13-s033_1
  Generated on:           Sep 09 2019  11:41:09 pm
  Module:                 mtm_Alu
    Operating conditions: worst 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (2043 ps) Setup Check with Pin u_mtm_Alu_core/ALUFlags_reg[3]/CLK->D
           View: WC_av
          Group: clk
     Startpoint: (R) u_mtm_Alu_deserializer/opcode_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) u_mtm_Alu_core/ALUFlags_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     222                  
       Uncertainty:-     300                  
     Required Time:=   19478                  
      Launch Clock:-       0                  
         Data Path:-   17435                  
             Slack:=    2043                  

#----------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags     Arc     Edge    Cell      Fanout  Load Trans Delay Arrival 
#                                                                                       (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/opcode_reg[0]/CLK  -       -         R     (arrival)      272     -     0     -       0 
  u_mtm_Alu_deserializer/opcode_reg[0]/Q    -       CLK->Q    F     UCL_DFF_RES      2  34.0   396   521     521 
  g2/AUS                                    -       EIN->AUS  F     UCL_BUF8_2      38 356.0   458   431     952 
  u_mtm_Alu_core/g2799/AUS                  -       EIN->AUS  R     UCL_INV4        32 278.5   668   413    1364 
  u_mtm_Alu_core/g2797/AUS                  -       EIN0->AUS F     UCL_MUX2         1  18.0   507   352    1716 
  u_mtm_Alu_core/addinc_add_59_36/g803/COUT -       CIN->COUT F     UCL_FA           1  18.0   287   491    2207 
  u_mtm_Alu_core/addinc_add_59_36/g802/COUT -       CIN->COUT F     UCL_FA           1  18.0   284   439    2646 
  u_mtm_Alu_core/addinc_add_59_36/g801/COUT -       CIN->COUT F     UCL_FA           1  18.0   284   438    3084 
  u_mtm_Alu_core/addinc_add_59_36/g800/COUT -       CIN->COUT F     UCL_FA           1  18.0   284   438    3522 
  u_mtm_Alu_core/addinc_add_59_36/g799/COUT -       CIN->COUT F     UCL_FA           1  18.0   284   438    3960 
  u_mtm_Alu_core/addinc_add_59_36/g798/COUT -       CIN->COUT F     UCL_FA           1  18.0   284   438    4398 
  u_mtm_Alu_core/addinc_add_59_36/g797/COUT -       CIN->COUT F     UCL_FA           1  18.0   284   438    4837 
  u_mtm_Alu_core/addinc_add_59_36/g796/COUT -       CIN->COUT F     UCL_FA           1  18.0   284   438    5275 
  u_mtm_Alu_core/addinc_add_59_36/g795/COUT -       CIN->COUT F     UCL_FA           1  18.0   284   438    5713 
  u_mtm_Alu_core/addinc_add_59_36/g794/COUT -       CIN->COUT F     UCL_FA           1  18.0   284   438    6151 
  u_mtm_Alu_core/addinc_add_59_36/g793/COUT -       CIN->COUT F     UCL_FA           1  18.0   284   438    6589 
  u_mtm_Alu_core/addinc_add_59_36/g792/COUT -       CIN->COUT F     UCL_FA           1  18.0   284   438    7027 
  u_mtm_Alu_core/addinc_add_59_36/g791/COUT -       CIN->COUT F     UCL_FA           1  18.0   284   438    7465 
  u_mtm_Alu_core/addinc_add_59_36/g790/COUT -       CIN->COUT F     UCL_FA           1  18.0   284   438    7903 
  u_mtm_Alu_core/addinc_add_59_36/g789/COUT -       CIN->COUT F     UCL_FA           1  18.0   284   438    8341 
  u_mtm_Alu_core/addinc_add_59_36/g788/COUT -       CIN->COUT F     UCL_FA           1  18.0   284   438    8780 
  u_mtm_Alu_core/addinc_add_59_36/g787/COUT -       CIN->COUT F     UCL_FA           1  18.0   284   438    9218 
  u_mtm_Alu_core/addinc_add_59_36/g786/COUT -       CIN->COUT F     UCL_FA           1  18.0   284   438    9656 
  u_mtm_Alu_core/addinc_add_59_36/g785/COUT -       CIN->COUT F     UCL_FA           1  18.0   284   438   10094 
  u_mtm_Alu_core/addinc_add_59_36/g784/COUT -       CIN->COUT F     UCL_FA           1  18.0   284   438   10532 
  u_mtm_Alu_core/addinc_add_59_36/g783/COUT -       CIN->COUT F     UCL_FA           1  18.0   284   438   10970 
  u_mtm_Alu_core/addinc_add_59_36/g782/COUT -       CIN->COUT F     UCL_FA           1  18.0   284   438   11408 
  u_mtm_Alu_core/addinc_add_59_36/g781/COUT -       CIN->COUT F     UCL_FA           1  18.0   284   438   11846 
  u_mtm_Alu_core/addinc_add_59_36/g780/COUT -       CIN->COUT F     UCL_FA           1  18.0   284   438   12284 
  u_mtm_Alu_core/addinc_add_59_36/g779/COUT -       CIN->COUT F     UCL_FA           1  18.0   284   438   12722 
  u_mtm_Alu_core/addinc_add_59_36/g778/COUT -       CIN->COUT F     UCL_FA           1  18.0   284   438   13160 
  u_mtm_Alu_core/addinc_add_59_36/g777/COUT -       CIN->COUT F     UCL_FA           1  18.0   284   438   13599 
  u_mtm_Alu_core/addinc_add_59_36/g776/COUT -       CIN->COUT F     UCL_FA           1  18.0   284   438   14037 
  u_mtm_Alu_core/addinc_add_59_36/g775/COUT -       CIN->COUT F     UCL_FA           1  18.0   284   438   14475 
  u_mtm_Alu_core/addinc_add_59_36/g774/COUT -       CIN->COUT F     UCL_FA           1  18.0   284   438   14913 
  u_mtm_Alu_core/addinc_add_59_36/g773/COUT -       CIN->COUT F     UCL_FA           1  18.0   284   438   15351 
  u_mtm_Alu_core/addinc_add_59_36/g772/S    -       CIN->S    R     UCL_FA           2  26.8   444   691   16042 
  u_mtm_Alu_core/g6839/AUS                  -       EIN1->AUS R     UCL_MUX2A        1  13.2   449   339   16381 
  u_mtm_Alu_core/g6756/AUS                  -       EIN0->AUS F     UCL_NAND2A       2  21.8   481   318   16699 
  u_mtm_Alu_core/g6716/AUS                  -       EIN1->AUS F     UCL_NAND2A       2  21.6   437   369   17068 
  u_mtm_Alu_core/g6637/AUS                  -       EIN0->AUS R     UCL_AOI21        1  13.2   566   367   17435 
  u_mtm_Alu_core/ALUFlags_reg[3]/D          <<<     -         R     UCL_DFF          1     -     -     0   17435 
#----------------------------------------------------------------------------------------------------------------

