
MCU_1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000043e6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000001a  00800060  000043e6  0000447a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000036  0080007a  0080007a  00004494  2**0
                  ALLOC
  3 .stab         00004f50  00000000  00000000  00004494  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001f80  00000000  00000000  000093e4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000160  00000000  00000000  0000b364  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 0000018f  00000000  00000000  0000b4c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002045  00000000  00000000  0000b653  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001101  00000000  00000000  0000d698  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000f82  00000000  00000000  0000e799  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000180  00000000  00000000  0000f71c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002c2  00000000  00000000  0000f89c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000088e  00000000  00000000  0000fb5e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  000103ec  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 98 1a 	jmp	0x3530	; 0x3530 <__vector_1>
       8:	0c 94 cb 1a 	jmp	0x3596	; 0x3596 <__vector_2>
       c:	0c 94 fe 1a 	jmp	0x35fc	; 0x35fc <__vector_3>
      10:	0c 94 f0 13 	jmp	0x27e0	; 0x27e0 <__vector_4>
      14:	0c 94 23 14 	jmp	0x2846	; 0x2846 <__vector_5>
      18:	0c 94 56 14 	jmp	0x28ac	; 0x28ac <__vector_6>
      1c:	0c 94 89 14 	jmp	0x2912	; 0x2912 <__vector_7>
      20:	0c 94 bc 14 	jmp	0x2978	; 0x2978 <__vector_8>
      24:	0c 94 ef 14 	jmp	0x29de	; 0x29de <__vector_9>
      28:	0c 94 22 15 	jmp	0x2a44	; 0x2a44 <__vector_10>
      2c:	0c 94 55 15 	jmp	0x2aaa	; 0x2aaa <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 d1 10 	jmp	0x21a2	; 0x21a2 <__vector_13>
      38:	0c 94 65 10 	jmp	0x20ca	; 0x20ca <__vector_14>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 01 17 	jmp	0x2e02	; 0x2e02 <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e6 ee       	ldi	r30, 0xE6	; 230
      68:	f3 e4       	ldi	r31, 0x43	; 67
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	aa 37       	cpi	r26, 0x7A	; 122
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	aa e7       	ldi	r26, 0x7A	; 122
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a0 3b       	cpi	r26, 0xB0	; 176
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 fa 1d 	call	0x3bf4	; 0x3bf4 <main>
      8a:	0c 94 f1 21 	jmp	0x43e2	; 0x43e2 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 ba 21 	jmp	0x4374	; 0x4374 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 d6 21 	jmp	0x43ac	; 0x43ac <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 c6 21 	jmp	0x438c	; 0x438c <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 e2 21 	jmp	0x43c4	; 0x43c4 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 c6 21 	jmp	0x438c	; 0x438c <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 e2 21 	jmp	0x43c4	; 0x43c4 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 ba 21 	jmp	0x4374	; 0x4374 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 d6 21 	jmp	0x43ac	; 0x43ac <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 c2 21 	jmp	0x4384	; 0x4384 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 de 21 	jmp	0x43bc	; 0x43bc <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 c6 21 	jmp	0x438c	; 0x438c <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 e2 21 	jmp	0x43c4	; 0x43c4 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 c6 21 	jmp	0x438c	; 0x438c <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 e2 21 	jmp	0x43c4	; 0x43c4 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 c6 21 	jmp	0x438c	; 0x438c <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 e2 21 	jmp	0x43c4	; 0x43c4 <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 ca 21 	jmp	0x4394	; 0x4394 <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 e6 21 	jmp	0x43cc	; 0x43cc <__epilogue_restores__+0x20>

00000952 <__pack_f>:
     952:	df 92       	push	r13
     954:	ef 92       	push	r14
     956:	ff 92       	push	r15
     958:	0f 93       	push	r16
     95a:	1f 93       	push	r17
     95c:	fc 01       	movw	r30, r24
     95e:	e4 80       	ldd	r14, Z+4	; 0x04
     960:	f5 80       	ldd	r15, Z+5	; 0x05
     962:	06 81       	ldd	r16, Z+6	; 0x06
     964:	17 81       	ldd	r17, Z+7	; 0x07
     966:	d1 80       	ldd	r13, Z+1	; 0x01
     968:	80 81       	ld	r24, Z
     96a:	82 30       	cpi	r24, 0x02	; 2
     96c:	48 f4       	brcc	.+18     	; 0x980 <__pack_f+0x2e>
     96e:	80 e0       	ldi	r24, 0x00	; 0
     970:	90 e0       	ldi	r25, 0x00	; 0
     972:	a0 e1       	ldi	r26, 0x10	; 16
     974:	b0 e0       	ldi	r27, 0x00	; 0
     976:	e8 2a       	or	r14, r24
     978:	f9 2a       	or	r15, r25
     97a:	0a 2b       	or	r16, r26
     97c:	1b 2b       	or	r17, r27
     97e:	a5 c0       	rjmp	.+330    	; 0xaca <__pack_f+0x178>
     980:	84 30       	cpi	r24, 0x04	; 4
     982:	09 f4       	brne	.+2      	; 0x986 <__pack_f+0x34>
     984:	9f c0       	rjmp	.+318    	; 0xac4 <__pack_f+0x172>
     986:	82 30       	cpi	r24, 0x02	; 2
     988:	21 f4       	brne	.+8      	; 0x992 <__pack_f+0x40>
     98a:	ee 24       	eor	r14, r14
     98c:	ff 24       	eor	r15, r15
     98e:	87 01       	movw	r16, r14
     990:	05 c0       	rjmp	.+10     	; 0x99c <__pack_f+0x4a>
     992:	e1 14       	cp	r14, r1
     994:	f1 04       	cpc	r15, r1
     996:	01 05       	cpc	r16, r1
     998:	11 05       	cpc	r17, r1
     99a:	19 f4       	brne	.+6      	; 0x9a2 <__pack_f+0x50>
     99c:	e0 e0       	ldi	r30, 0x00	; 0
     99e:	f0 e0       	ldi	r31, 0x00	; 0
     9a0:	96 c0       	rjmp	.+300    	; 0xace <__pack_f+0x17c>
     9a2:	62 81       	ldd	r22, Z+2	; 0x02
     9a4:	73 81       	ldd	r23, Z+3	; 0x03
     9a6:	9f ef       	ldi	r25, 0xFF	; 255
     9a8:	62 38       	cpi	r22, 0x82	; 130
     9aa:	79 07       	cpc	r23, r25
     9ac:	0c f0       	brlt	.+2      	; 0x9b0 <__pack_f+0x5e>
     9ae:	5b c0       	rjmp	.+182    	; 0xa66 <__pack_f+0x114>
     9b0:	22 e8       	ldi	r18, 0x82	; 130
     9b2:	3f ef       	ldi	r19, 0xFF	; 255
     9b4:	26 1b       	sub	r18, r22
     9b6:	37 0b       	sbc	r19, r23
     9b8:	2a 31       	cpi	r18, 0x1A	; 26
     9ba:	31 05       	cpc	r19, r1
     9bc:	2c f0       	brlt	.+10     	; 0x9c8 <__pack_f+0x76>
     9be:	20 e0       	ldi	r18, 0x00	; 0
     9c0:	30 e0       	ldi	r19, 0x00	; 0
     9c2:	40 e0       	ldi	r20, 0x00	; 0
     9c4:	50 e0       	ldi	r21, 0x00	; 0
     9c6:	2a c0       	rjmp	.+84     	; 0xa1c <__pack_f+0xca>
     9c8:	b8 01       	movw	r22, r16
     9ca:	a7 01       	movw	r20, r14
     9cc:	02 2e       	mov	r0, r18
     9ce:	04 c0       	rjmp	.+8      	; 0x9d8 <__pack_f+0x86>
     9d0:	76 95       	lsr	r23
     9d2:	67 95       	ror	r22
     9d4:	57 95       	ror	r21
     9d6:	47 95       	ror	r20
     9d8:	0a 94       	dec	r0
     9da:	d2 f7       	brpl	.-12     	; 0x9d0 <__pack_f+0x7e>
     9dc:	81 e0       	ldi	r24, 0x01	; 1
     9de:	90 e0       	ldi	r25, 0x00	; 0
     9e0:	a0 e0       	ldi	r26, 0x00	; 0
     9e2:	b0 e0       	ldi	r27, 0x00	; 0
     9e4:	04 c0       	rjmp	.+8      	; 0x9ee <__pack_f+0x9c>
     9e6:	88 0f       	add	r24, r24
     9e8:	99 1f       	adc	r25, r25
     9ea:	aa 1f       	adc	r26, r26
     9ec:	bb 1f       	adc	r27, r27
     9ee:	2a 95       	dec	r18
     9f0:	d2 f7       	brpl	.-12     	; 0x9e6 <__pack_f+0x94>
     9f2:	01 97       	sbiw	r24, 0x01	; 1
     9f4:	a1 09       	sbc	r26, r1
     9f6:	b1 09       	sbc	r27, r1
     9f8:	8e 21       	and	r24, r14
     9fa:	9f 21       	and	r25, r15
     9fc:	a0 23       	and	r26, r16
     9fe:	b1 23       	and	r27, r17
     a00:	00 97       	sbiw	r24, 0x00	; 0
     a02:	a1 05       	cpc	r26, r1
     a04:	b1 05       	cpc	r27, r1
     a06:	21 f0       	breq	.+8      	; 0xa10 <__pack_f+0xbe>
     a08:	81 e0       	ldi	r24, 0x01	; 1
     a0a:	90 e0       	ldi	r25, 0x00	; 0
     a0c:	a0 e0       	ldi	r26, 0x00	; 0
     a0e:	b0 e0       	ldi	r27, 0x00	; 0
     a10:	9a 01       	movw	r18, r20
     a12:	ab 01       	movw	r20, r22
     a14:	28 2b       	or	r18, r24
     a16:	39 2b       	or	r19, r25
     a18:	4a 2b       	or	r20, r26
     a1a:	5b 2b       	or	r21, r27
     a1c:	da 01       	movw	r26, r20
     a1e:	c9 01       	movw	r24, r18
     a20:	8f 77       	andi	r24, 0x7F	; 127
     a22:	90 70       	andi	r25, 0x00	; 0
     a24:	a0 70       	andi	r26, 0x00	; 0
     a26:	b0 70       	andi	r27, 0x00	; 0
     a28:	80 34       	cpi	r24, 0x40	; 64
     a2a:	91 05       	cpc	r25, r1
     a2c:	a1 05       	cpc	r26, r1
     a2e:	b1 05       	cpc	r27, r1
     a30:	39 f4       	brne	.+14     	; 0xa40 <__pack_f+0xee>
     a32:	27 ff       	sbrs	r18, 7
     a34:	09 c0       	rjmp	.+18     	; 0xa48 <__pack_f+0xf6>
     a36:	20 5c       	subi	r18, 0xC0	; 192
     a38:	3f 4f       	sbci	r19, 0xFF	; 255
     a3a:	4f 4f       	sbci	r20, 0xFF	; 255
     a3c:	5f 4f       	sbci	r21, 0xFF	; 255
     a3e:	04 c0       	rjmp	.+8      	; 0xa48 <__pack_f+0xf6>
     a40:	21 5c       	subi	r18, 0xC1	; 193
     a42:	3f 4f       	sbci	r19, 0xFF	; 255
     a44:	4f 4f       	sbci	r20, 0xFF	; 255
     a46:	5f 4f       	sbci	r21, 0xFF	; 255
     a48:	e0 e0       	ldi	r30, 0x00	; 0
     a4a:	f0 e0       	ldi	r31, 0x00	; 0
     a4c:	20 30       	cpi	r18, 0x00	; 0
     a4e:	a0 e0       	ldi	r26, 0x00	; 0
     a50:	3a 07       	cpc	r19, r26
     a52:	a0 e0       	ldi	r26, 0x00	; 0
     a54:	4a 07       	cpc	r20, r26
     a56:	a0 e4       	ldi	r26, 0x40	; 64
     a58:	5a 07       	cpc	r21, r26
     a5a:	10 f0       	brcs	.+4      	; 0xa60 <__pack_f+0x10e>
     a5c:	e1 e0       	ldi	r30, 0x01	; 1
     a5e:	f0 e0       	ldi	r31, 0x00	; 0
     a60:	79 01       	movw	r14, r18
     a62:	8a 01       	movw	r16, r20
     a64:	27 c0       	rjmp	.+78     	; 0xab4 <__pack_f+0x162>
     a66:	60 38       	cpi	r22, 0x80	; 128
     a68:	71 05       	cpc	r23, r1
     a6a:	64 f5       	brge	.+88     	; 0xac4 <__pack_f+0x172>
     a6c:	fb 01       	movw	r30, r22
     a6e:	e1 58       	subi	r30, 0x81	; 129
     a70:	ff 4f       	sbci	r31, 0xFF	; 255
     a72:	d8 01       	movw	r26, r16
     a74:	c7 01       	movw	r24, r14
     a76:	8f 77       	andi	r24, 0x7F	; 127
     a78:	90 70       	andi	r25, 0x00	; 0
     a7a:	a0 70       	andi	r26, 0x00	; 0
     a7c:	b0 70       	andi	r27, 0x00	; 0
     a7e:	80 34       	cpi	r24, 0x40	; 64
     a80:	91 05       	cpc	r25, r1
     a82:	a1 05       	cpc	r26, r1
     a84:	b1 05       	cpc	r27, r1
     a86:	39 f4       	brne	.+14     	; 0xa96 <__pack_f+0x144>
     a88:	e7 fe       	sbrs	r14, 7
     a8a:	0d c0       	rjmp	.+26     	; 0xaa6 <__pack_f+0x154>
     a8c:	80 e4       	ldi	r24, 0x40	; 64
     a8e:	90 e0       	ldi	r25, 0x00	; 0
     a90:	a0 e0       	ldi	r26, 0x00	; 0
     a92:	b0 e0       	ldi	r27, 0x00	; 0
     a94:	04 c0       	rjmp	.+8      	; 0xa9e <__pack_f+0x14c>
     a96:	8f e3       	ldi	r24, 0x3F	; 63
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	e8 0e       	add	r14, r24
     aa0:	f9 1e       	adc	r15, r25
     aa2:	0a 1f       	adc	r16, r26
     aa4:	1b 1f       	adc	r17, r27
     aa6:	17 ff       	sbrs	r17, 7
     aa8:	05 c0       	rjmp	.+10     	; 0xab4 <__pack_f+0x162>
     aaa:	16 95       	lsr	r17
     aac:	07 95       	ror	r16
     aae:	f7 94       	ror	r15
     ab0:	e7 94       	ror	r14
     ab2:	31 96       	adiw	r30, 0x01	; 1
     ab4:	87 e0       	ldi	r24, 0x07	; 7
     ab6:	16 95       	lsr	r17
     ab8:	07 95       	ror	r16
     aba:	f7 94       	ror	r15
     abc:	e7 94       	ror	r14
     abe:	8a 95       	dec	r24
     ac0:	d1 f7       	brne	.-12     	; 0xab6 <__pack_f+0x164>
     ac2:	05 c0       	rjmp	.+10     	; 0xace <__pack_f+0x17c>
     ac4:	ee 24       	eor	r14, r14
     ac6:	ff 24       	eor	r15, r15
     ac8:	87 01       	movw	r16, r14
     aca:	ef ef       	ldi	r30, 0xFF	; 255
     acc:	f0 e0       	ldi	r31, 0x00	; 0
     ace:	6e 2f       	mov	r22, r30
     ad0:	67 95       	ror	r22
     ad2:	66 27       	eor	r22, r22
     ad4:	67 95       	ror	r22
     ad6:	90 2f       	mov	r25, r16
     ad8:	9f 77       	andi	r25, 0x7F	; 127
     ada:	d7 94       	ror	r13
     adc:	dd 24       	eor	r13, r13
     ade:	d7 94       	ror	r13
     ae0:	8e 2f       	mov	r24, r30
     ae2:	86 95       	lsr	r24
     ae4:	49 2f       	mov	r20, r25
     ae6:	46 2b       	or	r20, r22
     ae8:	58 2f       	mov	r21, r24
     aea:	5d 29       	or	r21, r13
     aec:	b7 01       	movw	r22, r14
     aee:	ca 01       	movw	r24, r20
     af0:	1f 91       	pop	r17
     af2:	0f 91       	pop	r16
     af4:	ff 90       	pop	r15
     af6:	ef 90       	pop	r14
     af8:	df 90       	pop	r13
     afa:	08 95       	ret

00000afc <__unpack_f>:
     afc:	fc 01       	movw	r30, r24
     afe:	db 01       	movw	r26, r22
     b00:	40 81       	ld	r20, Z
     b02:	51 81       	ldd	r21, Z+1	; 0x01
     b04:	22 81       	ldd	r18, Z+2	; 0x02
     b06:	62 2f       	mov	r22, r18
     b08:	6f 77       	andi	r22, 0x7F	; 127
     b0a:	70 e0       	ldi	r23, 0x00	; 0
     b0c:	22 1f       	adc	r18, r18
     b0e:	22 27       	eor	r18, r18
     b10:	22 1f       	adc	r18, r18
     b12:	93 81       	ldd	r25, Z+3	; 0x03
     b14:	89 2f       	mov	r24, r25
     b16:	88 0f       	add	r24, r24
     b18:	82 2b       	or	r24, r18
     b1a:	28 2f       	mov	r18, r24
     b1c:	30 e0       	ldi	r19, 0x00	; 0
     b1e:	99 1f       	adc	r25, r25
     b20:	99 27       	eor	r25, r25
     b22:	99 1f       	adc	r25, r25
     b24:	11 96       	adiw	r26, 0x01	; 1
     b26:	9c 93       	st	X, r25
     b28:	11 97       	sbiw	r26, 0x01	; 1
     b2a:	21 15       	cp	r18, r1
     b2c:	31 05       	cpc	r19, r1
     b2e:	a9 f5       	brne	.+106    	; 0xb9a <__unpack_f+0x9e>
     b30:	41 15       	cp	r20, r1
     b32:	51 05       	cpc	r21, r1
     b34:	61 05       	cpc	r22, r1
     b36:	71 05       	cpc	r23, r1
     b38:	11 f4       	brne	.+4      	; 0xb3e <__unpack_f+0x42>
     b3a:	82 e0       	ldi	r24, 0x02	; 2
     b3c:	37 c0       	rjmp	.+110    	; 0xbac <__unpack_f+0xb0>
     b3e:	82 e8       	ldi	r24, 0x82	; 130
     b40:	9f ef       	ldi	r25, 0xFF	; 255
     b42:	13 96       	adiw	r26, 0x03	; 3
     b44:	9c 93       	st	X, r25
     b46:	8e 93       	st	-X, r24
     b48:	12 97       	sbiw	r26, 0x02	; 2
     b4a:	9a 01       	movw	r18, r20
     b4c:	ab 01       	movw	r20, r22
     b4e:	67 e0       	ldi	r22, 0x07	; 7
     b50:	22 0f       	add	r18, r18
     b52:	33 1f       	adc	r19, r19
     b54:	44 1f       	adc	r20, r20
     b56:	55 1f       	adc	r21, r21
     b58:	6a 95       	dec	r22
     b5a:	d1 f7       	brne	.-12     	; 0xb50 <__unpack_f+0x54>
     b5c:	83 e0       	ldi	r24, 0x03	; 3
     b5e:	8c 93       	st	X, r24
     b60:	0d c0       	rjmp	.+26     	; 0xb7c <__unpack_f+0x80>
     b62:	22 0f       	add	r18, r18
     b64:	33 1f       	adc	r19, r19
     b66:	44 1f       	adc	r20, r20
     b68:	55 1f       	adc	r21, r21
     b6a:	12 96       	adiw	r26, 0x02	; 2
     b6c:	8d 91       	ld	r24, X+
     b6e:	9c 91       	ld	r25, X
     b70:	13 97       	sbiw	r26, 0x03	; 3
     b72:	01 97       	sbiw	r24, 0x01	; 1
     b74:	13 96       	adiw	r26, 0x03	; 3
     b76:	9c 93       	st	X, r25
     b78:	8e 93       	st	-X, r24
     b7a:	12 97       	sbiw	r26, 0x02	; 2
     b7c:	20 30       	cpi	r18, 0x00	; 0
     b7e:	80 e0       	ldi	r24, 0x00	; 0
     b80:	38 07       	cpc	r19, r24
     b82:	80 e0       	ldi	r24, 0x00	; 0
     b84:	48 07       	cpc	r20, r24
     b86:	80 e4       	ldi	r24, 0x40	; 64
     b88:	58 07       	cpc	r21, r24
     b8a:	58 f3       	brcs	.-42     	; 0xb62 <__unpack_f+0x66>
     b8c:	14 96       	adiw	r26, 0x04	; 4
     b8e:	2d 93       	st	X+, r18
     b90:	3d 93       	st	X+, r19
     b92:	4d 93       	st	X+, r20
     b94:	5c 93       	st	X, r21
     b96:	17 97       	sbiw	r26, 0x07	; 7
     b98:	08 95       	ret
     b9a:	2f 3f       	cpi	r18, 0xFF	; 255
     b9c:	31 05       	cpc	r19, r1
     b9e:	79 f4       	brne	.+30     	; 0xbbe <__unpack_f+0xc2>
     ba0:	41 15       	cp	r20, r1
     ba2:	51 05       	cpc	r21, r1
     ba4:	61 05       	cpc	r22, r1
     ba6:	71 05       	cpc	r23, r1
     ba8:	19 f4       	brne	.+6      	; 0xbb0 <__unpack_f+0xb4>
     baa:	84 e0       	ldi	r24, 0x04	; 4
     bac:	8c 93       	st	X, r24
     bae:	08 95       	ret
     bb0:	64 ff       	sbrs	r22, 4
     bb2:	03 c0       	rjmp	.+6      	; 0xbba <__unpack_f+0xbe>
     bb4:	81 e0       	ldi	r24, 0x01	; 1
     bb6:	8c 93       	st	X, r24
     bb8:	12 c0       	rjmp	.+36     	; 0xbde <__unpack_f+0xe2>
     bba:	1c 92       	st	X, r1
     bbc:	10 c0       	rjmp	.+32     	; 0xbde <__unpack_f+0xe2>
     bbe:	2f 57       	subi	r18, 0x7F	; 127
     bc0:	30 40       	sbci	r19, 0x00	; 0
     bc2:	13 96       	adiw	r26, 0x03	; 3
     bc4:	3c 93       	st	X, r19
     bc6:	2e 93       	st	-X, r18
     bc8:	12 97       	sbiw	r26, 0x02	; 2
     bca:	83 e0       	ldi	r24, 0x03	; 3
     bcc:	8c 93       	st	X, r24
     bce:	87 e0       	ldi	r24, 0x07	; 7
     bd0:	44 0f       	add	r20, r20
     bd2:	55 1f       	adc	r21, r21
     bd4:	66 1f       	adc	r22, r22
     bd6:	77 1f       	adc	r23, r23
     bd8:	8a 95       	dec	r24
     bda:	d1 f7       	brne	.-12     	; 0xbd0 <__unpack_f+0xd4>
     bdc:	70 64       	ori	r23, 0x40	; 64
     bde:	14 96       	adiw	r26, 0x04	; 4
     be0:	4d 93       	st	X+, r20
     be2:	5d 93       	st	X+, r21
     be4:	6d 93       	st	X+, r22
     be6:	7c 93       	st	X, r23
     be8:	17 97       	sbiw	r26, 0x07	; 7
     bea:	08 95       	ret

00000bec <__fpcmp_parts_f>:
     bec:	1f 93       	push	r17
     bee:	dc 01       	movw	r26, r24
     bf0:	fb 01       	movw	r30, r22
     bf2:	9c 91       	ld	r25, X
     bf4:	92 30       	cpi	r25, 0x02	; 2
     bf6:	08 f4       	brcc	.+2      	; 0xbfa <__fpcmp_parts_f+0xe>
     bf8:	47 c0       	rjmp	.+142    	; 0xc88 <__fpcmp_parts_f+0x9c>
     bfa:	80 81       	ld	r24, Z
     bfc:	82 30       	cpi	r24, 0x02	; 2
     bfe:	08 f4       	brcc	.+2      	; 0xc02 <__fpcmp_parts_f+0x16>
     c00:	43 c0       	rjmp	.+134    	; 0xc88 <__fpcmp_parts_f+0x9c>
     c02:	94 30       	cpi	r25, 0x04	; 4
     c04:	51 f4       	brne	.+20     	; 0xc1a <__fpcmp_parts_f+0x2e>
     c06:	11 96       	adiw	r26, 0x01	; 1
     c08:	1c 91       	ld	r17, X
     c0a:	84 30       	cpi	r24, 0x04	; 4
     c0c:	99 f5       	brne	.+102    	; 0xc74 <__fpcmp_parts_f+0x88>
     c0e:	81 81       	ldd	r24, Z+1	; 0x01
     c10:	68 2f       	mov	r22, r24
     c12:	70 e0       	ldi	r23, 0x00	; 0
     c14:	61 1b       	sub	r22, r17
     c16:	71 09       	sbc	r23, r1
     c18:	3f c0       	rjmp	.+126    	; 0xc98 <__fpcmp_parts_f+0xac>
     c1a:	84 30       	cpi	r24, 0x04	; 4
     c1c:	21 f0       	breq	.+8      	; 0xc26 <__fpcmp_parts_f+0x3a>
     c1e:	92 30       	cpi	r25, 0x02	; 2
     c20:	31 f4       	brne	.+12     	; 0xc2e <__fpcmp_parts_f+0x42>
     c22:	82 30       	cpi	r24, 0x02	; 2
     c24:	b9 f1       	breq	.+110    	; 0xc94 <__fpcmp_parts_f+0xa8>
     c26:	81 81       	ldd	r24, Z+1	; 0x01
     c28:	88 23       	and	r24, r24
     c2a:	89 f1       	breq	.+98     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c2c:	2d c0       	rjmp	.+90     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c2e:	11 96       	adiw	r26, 0x01	; 1
     c30:	1c 91       	ld	r17, X
     c32:	11 97       	sbiw	r26, 0x01	; 1
     c34:	82 30       	cpi	r24, 0x02	; 2
     c36:	f1 f0       	breq	.+60     	; 0xc74 <__fpcmp_parts_f+0x88>
     c38:	81 81       	ldd	r24, Z+1	; 0x01
     c3a:	18 17       	cp	r17, r24
     c3c:	d9 f4       	brne	.+54     	; 0xc74 <__fpcmp_parts_f+0x88>
     c3e:	12 96       	adiw	r26, 0x02	; 2
     c40:	2d 91       	ld	r18, X+
     c42:	3c 91       	ld	r19, X
     c44:	13 97       	sbiw	r26, 0x03	; 3
     c46:	82 81       	ldd	r24, Z+2	; 0x02
     c48:	93 81       	ldd	r25, Z+3	; 0x03
     c4a:	82 17       	cp	r24, r18
     c4c:	93 07       	cpc	r25, r19
     c4e:	94 f0       	brlt	.+36     	; 0xc74 <__fpcmp_parts_f+0x88>
     c50:	28 17       	cp	r18, r24
     c52:	39 07       	cpc	r19, r25
     c54:	bc f0       	brlt	.+46     	; 0xc84 <__fpcmp_parts_f+0x98>
     c56:	14 96       	adiw	r26, 0x04	; 4
     c58:	8d 91       	ld	r24, X+
     c5a:	9d 91       	ld	r25, X+
     c5c:	0d 90       	ld	r0, X+
     c5e:	bc 91       	ld	r27, X
     c60:	a0 2d       	mov	r26, r0
     c62:	24 81       	ldd	r18, Z+4	; 0x04
     c64:	35 81       	ldd	r19, Z+5	; 0x05
     c66:	46 81       	ldd	r20, Z+6	; 0x06
     c68:	57 81       	ldd	r21, Z+7	; 0x07
     c6a:	28 17       	cp	r18, r24
     c6c:	39 07       	cpc	r19, r25
     c6e:	4a 07       	cpc	r20, r26
     c70:	5b 07       	cpc	r21, r27
     c72:	18 f4       	brcc	.+6      	; 0xc7a <__fpcmp_parts_f+0x8e>
     c74:	11 23       	and	r17, r17
     c76:	41 f0       	breq	.+16     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c78:	0a c0       	rjmp	.+20     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c7a:	82 17       	cp	r24, r18
     c7c:	93 07       	cpc	r25, r19
     c7e:	a4 07       	cpc	r26, r20
     c80:	b5 07       	cpc	r27, r21
     c82:	40 f4       	brcc	.+16     	; 0xc94 <__fpcmp_parts_f+0xa8>
     c84:	11 23       	and	r17, r17
     c86:	19 f0       	breq	.+6      	; 0xc8e <__fpcmp_parts_f+0xa2>
     c88:	61 e0       	ldi	r22, 0x01	; 1
     c8a:	70 e0       	ldi	r23, 0x00	; 0
     c8c:	05 c0       	rjmp	.+10     	; 0xc98 <__fpcmp_parts_f+0xac>
     c8e:	6f ef       	ldi	r22, 0xFF	; 255
     c90:	7f ef       	ldi	r23, 0xFF	; 255
     c92:	02 c0       	rjmp	.+4      	; 0xc98 <__fpcmp_parts_f+0xac>
     c94:	60 e0       	ldi	r22, 0x00	; 0
     c96:	70 e0       	ldi	r23, 0x00	; 0
     c98:	cb 01       	movw	r24, r22
     c9a:	1f 91       	pop	r17
     c9c:	08 95       	ret

00000c9e <map>:
#include "STD_types.h"

#include "map.h"

s32 map(s32 input_min,s32 input_max,s32 outmin,s32 outmax,s32  input)
{
     c9e:	af 92       	push	r10
     ca0:	bf 92       	push	r11
     ca2:	cf 92       	push	r12
     ca4:	df 92       	push	r13
     ca6:	ef 92       	push	r14
     ca8:	ff 92       	push	r15
     caa:	0f 93       	push	r16
     cac:	1f 93       	push	r17
     cae:	df 93       	push	r29
     cb0:	cf 93       	push	r28
     cb2:	cd b7       	in	r28, 0x3d	; 61
     cb4:	de b7       	in	r29, 0x3e	; 62
     cb6:	64 97       	sbiw	r28, 0x14	; 20
     cb8:	0f b6       	in	r0, 0x3f	; 63
     cba:	f8 94       	cli
     cbc:	de bf       	out	0x3e, r29	; 62
     cbe:	0f be       	out	0x3f, r0	; 63
     cc0:	cd bf       	out	0x3d, r28	; 61
     cc2:	6d 83       	std	Y+5, r22	; 0x05
     cc4:	7e 83       	std	Y+6, r23	; 0x06
     cc6:	8f 83       	std	Y+7, r24	; 0x07
     cc8:	98 87       	std	Y+8, r25	; 0x08
     cca:	29 87       	std	Y+9, r18	; 0x09
     ccc:	3a 87       	std	Y+10, r19	; 0x0a
     cce:	4b 87       	std	Y+11, r20	; 0x0b
     cd0:	5c 87       	std	Y+12, r21	; 0x0c
     cd2:	ed 86       	std	Y+13, r14	; 0x0d
     cd4:	fe 86       	std	Y+14, r15	; 0x0e
     cd6:	0f 87       	std	Y+15, r16	; 0x0f
     cd8:	18 8b       	std	Y+16, r17	; 0x10
     cda:	a9 8a       	std	Y+17, r10	; 0x11
     cdc:	ba 8a       	std	Y+18, r11	; 0x12
     cde:	cb 8a       	std	Y+19, r12	; 0x13
     ce0:	dc 8a       	std	Y+20, r13	; 0x14
	s32 output=0;
     ce2:	19 82       	std	Y+1, r1	; 0x01
     ce4:	1a 82       	std	Y+2, r1	; 0x02
     ce6:	1b 82       	std	Y+3, r1	; 0x03
     ce8:	1c 82       	std	Y+4, r1	; 0x04
	output= ((input-input_min)*(outmax-outmin))/(input_max-input_min)+outmin;
     cea:	29 a1       	ldd	r18, Y+33	; 0x21
     cec:	3a a1       	ldd	r19, Y+34	; 0x22
     cee:	4b a1       	ldd	r20, Y+35	; 0x23
     cf0:	5c a1       	ldd	r21, Y+36	; 0x24
     cf2:	8d 81       	ldd	r24, Y+5	; 0x05
     cf4:	9e 81       	ldd	r25, Y+6	; 0x06
     cf6:	af 81       	ldd	r26, Y+7	; 0x07
     cf8:	b8 85       	ldd	r27, Y+8	; 0x08
     cfa:	79 01       	movw	r14, r18
     cfc:	8a 01       	movw	r16, r20
     cfe:	e8 1a       	sub	r14, r24
     d00:	f9 0a       	sbc	r15, r25
     d02:	0a 0b       	sbc	r16, r26
     d04:	1b 0b       	sbc	r17, r27
     d06:	29 89       	ldd	r18, Y+17	; 0x11
     d08:	3a 89       	ldd	r19, Y+18	; 0x12
     d0a:	4b 89       	ldd	r20, Y+19	; 0x13
     d0c:	5c 89       	ldd	r21, Y+20	; 0x14
     d0e:	8d 85       	ldd	r24, Y+13	; 0x0d
     d10:	9e 85       	ldd	r25, Y+14	; 0x0e
     d12:	af 85       	ldd	r26, Y+15	; 0x0f
     d14:	b8 89       	ldd	r27, Y+16	; 0x10
     d16:	28 1b       	sub	r18, r24
     d18:	39 0b       	sbc	r19, r25
     d1a:	4a 0b       	sbc	r20, r26
     d1c:	5b 0b       	sbc	r21, r27
     d1e:	c8 01       	movw	r24, r16
     d20:	b7 01       	movw	r22, r14
     d22:	0e 94 5e 21 	call	0x42bc	; 0x42bc <__mulsi3>
     d26:	7b 01       	movw	r14, r22
     d28:	8c 01       	movw	r16, r24
     d2a:	29 85       	ldd	r18, Y+9	; 0x09
     d2c:	3a 85       	ldd	r19, Y+10	; 0x0a
     d2e:	4b 85       	ldd	r20, Y+11	; 0x0b
     d30:	5c 85       	ldd	r21, Y+12	; 0x0c
     d32:	8d 81       	ldd	r24, Y+5	; 0x05
     d34:	9e 81       	ldd	r25, Y+6	; 0x06
     d36:	af 81       	ldd	r26, Y+7	; 0x07
     d38:	b8 85       	ldd	r27, Y+8	; 0x08
     d3a:	28 1b       	sub	r18, r24
     d3c:	39 0b       	sbc	r19, r25
     d3e:	4a 0b       	sbc	r20, r26
     d40:	5b 0b       	sbc	r21, r27
     d42:	c8 01       	movw	r24, r16
     d44:	b7 01       	movw	r22, r14
     d46:	0e 94 9f 21 	call	0x433e	; 0x433e <__divmodsi4>
     d4a:	da 01       	movw	r26, r20
     d4c:	c9 01       	movw	r24, r18
     d4e:	9c 01       	movw	r18, r24
     d50:	ad 01       	movw	r20, r26
     d52:	8d 85       	ldd	r24, Y+13	; 0x0d
     d54:	9e 85       	ldd	r25, Y+14	; 0x0e
     d56:	af 85       	ldd	r26, Y+15	; 0x0f
     d58:	b8 89       	ldd	r27, Y+16	; 0x10
     d5a:	82 0f       	add	r24, r18
     d5c:	93 1f       	adc	r25, r19
     d5e:	a4 1f       	adc	r26, r20
     d60:	b5 1f       	adc	r27, r21
     d62:	89 83       	std	Y+1, r24	; 0x01
     d64:	9a 83       	std	Y+2, r25	; 0x02
     d66:	ab 83       	std	Y+3, r26	; 0x03
     d68:	bc 83       	std	Y+4, r27	; 0x04
	return output;
     d6a:	89 81       	ldd	r24, Y+1	; 0x01
     d6c:	9a 81       	ldd	r25, Y+2	; 0x02
     d6e:	ab 81       	ldd	r26, Y+3	; 0x03
     d70:	bc 81       	ldd	r27, Y+4	; 0x04
}
     d72:	bc 01       	movw	r22, r24
     d74:	cd 01       	movw	r24, r26
     d76:	64 96       	adiw	r28, 0x14	; 20
     d78:	0f b6       	in	r0, 0x3f	; 63
     d7a:	f8 94       	cli
     d7c:	de bf       	out	0x3e, r29	; 62
     d7e:	0f be       	out	0x3f, r0	; 63
     d80:	cd bf       	out	0x3d, r28	; 61
     d82:	cf 91       	pop	r28
     d84:	df 91       	pop	r29
     d86:	1f 91       	pop	r17
     d88:	0f 91       	pop	r16
     d8a:	ff 90       	pop	r15
     d8c:	ef 90       	pop	r14
     d8e:	df 90       	pop	r13
     d90:	cf 90       	pop	r12
     d92:	bf 90       	pop	r11
     d94:	af 90       	pop	r10
     d96:	08 95       	ret

00000d98 <Servo_u8Angle>:
#include "../../1-mcal/2-PORT/PORT_interface.h"
#include "../../1-mcal/1-DIO/DIO_interface.h"
#include "../../1-mcal/6-TIMER/Timer_interface.h"

u8 Servo_u8Angle(u16 copy_u16angle)
{
     d98:	af 92       	push	r10
     d9a:	bf 92       	push	r11
     d9c:	cf 92       	push	r12
     d9e:	df 92       	push	r13
     da0:	ef 92       	push	r14
     da2:	ff 92       	push	r15
     da4:	0f 93       	push	r16
     da6:	1f 93       	push	r17
     da8:	df 93       	push	r29
     daa:	cf 93       	push	r28
     dac:	00 d0       	rcall	.+0      	; 0xdae <Servo_u8Angle+0x16>
     dae:	00 d0       	rcall	.+0      	; 0xdb0 <Servo_u8Angle+0x18>
     db0:	0f 92       	push	r0
     db2:	cd b7       	in	r28, 0x3d	; 61
     db4:	de b7       	in	r29, 0x3e	; 62
     db6:	9d 83       	std	Y+5, r25	; 0x05
     db8:	8c 83       	std	Y+4, r24	; 0x04
	u8 localerrorstate=OK;
     dba:	1b 82       	std	Y+3, r1	; 0x03
	u16 comparevalue;
	if(copy_u16angle>=0&&copy_u16angle<=180)
     dbc:	8c 81       	ldd	r24, Y+4	; 0x04
     dbe:	9d 81       	ldd	r25, Y+5	; 0x05
     dc0:	85 3b       	cpi	r24, 0xB5	; 181
     dc2:	91 05       	cpc	r25, r1
     dc4:	e8 f5       	brcc	.+122    	; 0xe40 <Servo_u8Angle+0xa8>
	{
		comparevalue=map(0, 180, 125, 250, copy_u16angle);
     dc6:	8c 81       	ldd	r24, Y+4	; 0x04
     dc8:	9d 81       	ldd	r25, Y+5	; 0x05
     dca:	cc 01       	movw	r24, r24
     dcc:	a0 e0       	ldi	r26, 0x00	; 0
     dce:	b0 e0       	ldi	r27, 0x00	; 0
     dd0:	00 d0       	rcall	.+0      	; 0xdd2 <Servo_u8Angle+0x3a>
     dd2:	00 d0       	rcall	.+0      	; 0xdd4 <Servo_u8Angle+0x3c>
     dd4:	ed b7       	in	r30, 0x3d	; 61
     dd6:	fe b7       	in	r31, 0x3e	; 62
     dd8:	31 96       	adiw	r30, 0x01	; 1
     dda:	80 83       	st	Z, r24
     ddc:	91 83       	std	Z+1, r25	; 0x01
     dde:	a2 83       	std	Z+2, r26	; 0x02
     de0:	b3 83       	std	Z+3, r27	; 0x03
     de2:	60 e0       	ldi	r22, 0x00	; 0
     de4:	70 e0       	ldi	r23, 0x00	; 0
     de6:	80 e0       	ldi	r24, 0x00	; 0
     de8:	90 e0       	ldi	r25, 0x00	; 0
     dea:	24 eb       	ldi	r18, 0xB4	; 180
     dec:	30 e0       	ldi	r19, 0x00	; 0
     dee:	40 e0       	ldi	r20, 0x00	; 0
     df0:	50 e0       	ldi	r21, 0x00	; 0
     df2:	0f 2e       	mov	r0, r31
     df4:	fd e7       	ldi	r31, 0x7D	; 125
     df6:	ef 2e       	mov	r14, r31
     df8:	f0 e0       	ldi	r31, 0x00	; 0
     dfa:	ff 2e       	mov	r15, r31
     dfc:	f0 e0       	ldi	r31, 0x00	; 0
     dfe:	0f 2f       	mov	r16, r31
     e00:	f0 e0       	ldi	r31, 0x00	; 0
     e02:	1f 2f       	mov	r17, r31
     e04:	f0 2d       	mov	r31, r0
     e06:	0f 2e       	mov	r0, r31
     e08:	fa ef       	ldi	r31, 0xFA	; 250
     e0a:	af 2e       	mov	r10, r31
     e0c:	f0 e0       	ldi	r31, 0x00	; 0
     e0e:	bf 2e       	mov	r11, r31
     e10:	f0 e0       	ldi	r31, 0x00	; 0
     e12:	cf 2e       	mov	r12, r31
     e14:	f0 e0       	ldi	r31, 0x00	; 0
     e16:	df 2e       	mov	r13, r31
     e18:	f0 2d       	mov	r31, r0
     e1a:	0e 94 4f 06 	call	0xc9e	; 0xc9e <map>
     e1e:	0f 90       	pop	r0
     e20:	0f 90       	pop	r0
     e22:	0f 90       	pop	r0
     e24:	0f 90       	pop	r0
     e26:	dc 01       	movw	r26, r24
     e28:	cb 01       	movw	r24, r22
     e2a:	9a 83       	std	Y+2, r25	; 0x02
     e2c:	89 83       	std	Y+1, r24	; 0x01
		Timer1_setICR(20000);
     e2e:	80 e2       	ldi	r24, 0x20	; 32
     e30:	9e e4       	ldi	r25, 0x4E	; 78
     e32:	0e 94 34 13 	call	0x2668	; 0x2668 <Timer1_setICR>
		Timer1_chennelACompare(comparevalue);
     e36:	89 81       	ldd	r24, Y+1	; 0x01
     e38:	9a 81       	ldd	r25, Y+2	; 0x02
     e3a:	0e 94 46 13 	call	0x268c	; 0x268c <Timer1_chennelACompare>
     e3e:	02 c0       	rjmp	.+4      	; 0xe44 <Servo_u8Angle+0xac>
	}
	else
	{
		localerrorstate=NOK;
     e40:	81 e0       	ldi	r24, 0x01	; 1
     e42:	8b 83       	std	Y+3, r24	; 0x03
	}

	return localerrorstate;
     e44:	8b 81       	ldd	r24, Y+3	; 0x03
}
     e46:	0f 90       	pop	r0
     e48:	0f 90       	pop	r0
     e4a:	0f 90       	pop	r0
     e4c:	0f 90       	pop	r0
     e4e:	0f 90       	pop	r0
     e50:	cf 91       	pop	r28
     e52:	df 91       	pop	r29
     e54:	1f 91       	pop	r17
     e56:	0f 91       	pop	r16
     e58:	ff 90       	pop	r15
     e5a:	ef 90       	pop	r14
     e5c:	df 90       	pop	r13
     e5e:	cf 90       	pop	r12
     e60:	bf 90       	pop	r11
     e62:	af 90       	pop	r10
     e64:	08 95       	ret

00000e66 <clockwise>:

static void clockwise();
static void unclockwise();

static void clockwise()
{
     e66:	df 93       	push	r29
     e68:	cf 93       	push	r28
     e6a:	cd b7       	in	r28, 0x3d	; 61
     e6c:	de b7       	in	r29, 0x3e	; 62
	setbitvalue(DC_motor_port, DC_MOTOR_pin1, DIO_u8PIN_LOW);
     e6e:	80 e0       	ldi	r24, 0x00	; 0
     e70:	61 e0       	ldi	r22, 0x01	; 1
     e72:	40 e0       	ldi	r20, 0x00	; 0
     e74:	0e 94 08 1c 	call	0x3810	; 0x3810 <setbitvalue>
	setbitvalue(DC_motor_port, DC_MOTOR_pin0, DIO_u8PIN_HIGH);
     e78:	80 e0       	ldi	r24, 0x00	; 0
     e7a:	60 e0       	ldi	r22, 0x00	; 0
     e7c:	41 e0       	ldi	r20, 0x01	; 1
     e7e:	0e 94 08 1c 	call	0x3810	; 0x3810 <setbitvalue>
}
     e82:	cf 91       	pop	r28
     e84:	df 91       	pop	r29
     e86:	08 95       	ret

00000e88 <unclockwise>:
static void unclockwise()
{
     e88:	df 93       	push	r29
     e8a:	cf 93       	push	r28
     e8c:	cd b7       	in	r28, 0x3d	; 61
     e8e:	de b7       	in	r29, 0x3e	; 62
	setbitvalue(DC_motor_port, DC_MOTOR_pin0, DIO_u8PIN_LOW);
     e90:	80 e0       	ldi	r24, 0x00	; 0
     e92:	60 e0       	ldi	r22, 0x00	; 0
     e94:	40 e0       	ldi	r20, 0x00	; 0
     e96:	0e 94 08 1c 	call	0x3810	; 0x3810 <setbitvalue>
	setbitvalue(DC_motor_port, DC_MOTOR_pin1, DIO_u8PIN_HIGH);
     e9a:	80 e0       	ldi	r24, 0x00	; 0
     e9c:	61 e0       	ldi	r22, 0x01	; 1
     e9e:	41 e0       	ldi	r20, 0x01	; 1
     ea0:	0e 94 08 1c 	call	0x3810	; 0x3810 <setbitvalue>
}
     ea4:	cf 91       	pop	r28
     ea6:	df 91       	pop	r29
     ea8:	08 95       	ret

00000eaa <stop_DC>:
void stop_DC()
{
     eaa:	df 93       	push	r29
     eac:	cf 93       	push	r28
     eae:	cd b7       	in	r28, 0x3d	; 61
     eb0:	de b7       	in	r29, 0x3e	; 62
	setbitvalue(DC_motor_port, DC_MOTOR_pin0, DIO_u8PIN_LOW);
     eb2:	80 e0       	ldi	r24, 0x00	; 0
     eb4:	60 e0       	ldi	r22, 0x00	; 0
     eb6:	40 e0       	ldi	r20, 0x00	; 0
     eb8:	0e 94 08 1c 	call	0x3810	; 0x3810 <setbitvalue>
	setbitvalue(DC_motor_port, DC_MOTOR_pin1, DIO_u8PIN_LOW);
     ebc:	80 e0       	ldi	r24, 0x00	; 0
     ebe:	61 e0       	ldi	r22, 0x01	; 1
     ec0:	40 e0       	ldi	r20, 0x00	; 0
     ec2:	0e 94 08 1c 	call	0x3810	; 0x3810 <setbitvalue>
}
     ec6:	cf 91       	pop	r28
     ec8:	df 91       	pop	r29
     eca:	08 95       	ret

00000ecc <DC_u8dircotrol>:
u8   DC_u8dircotrol(u8 copy_u8direction)
{
     ecc:	df 93       	push	r29
     ece:	cf 93       	push	r28
     ed0:	00 d0       	rcall	.+0      	; 0xed2 <DC_u8dircotrol+0x6>
     ed2:	cd b7       	in	r28, 0x3d	; 61
     ed4:	de b7       	in	r29, 0x3e	; 62
     ed6:	8a 83       	std	Y+2, r24	; 0x02
	u8 local_errorstate=OK;
     ed8:	19 82       	std	Y+1, r1	; 0x01
	if(copy_u8direction==CW)
     eda:	8a 81       	ldd	r24, Y+2	; 0x02
     edc:	81 30       	cpi	r24, 0x01	; 1
     ede:	19 f4       	brne	.+6      	; 0xee6 <DC_u8dircotrol+0x1a>
	{
		clockwise();
     ee0:	0e 94 33 07 	call	0xe66	; 0xe66 <clockwise>
     ee4:	08 c0       	rjmp	.+16     	; 0xef6 <DC_u8dircotrol+0x2a>
	}
	else if(copy_u8direction==CCW)
     ee6:	8a 81       	ldd	r24, Y+2	; 0x02
     ee8:	82 30       	cpi	r24, 0x02	; 2
     eea:	19 f4       	brne	.+6      	; 0xef2 <DC_u8dircotrol+0x26>
	{
		unclockwise();
     eec:	0e 94 44 07 	call	0xe88	; 0xe88 <unclockwise>
     ef0:	02 c0       	rjmp	.+4      	; 0xef6 <DC_u8dircotrol+0x2a>
	}
	else
	{
		local_errorstate=NOK;
     ef2:	81 e0       	ldi	r24, 0x01	; 1
     ef4:	89 83       	std	Y+1, r24	; 0x01
	}

	return	local_errorstate;
     ef6:	89 81       	ldd	r24, Y+1	; 0x01
}
     ef8:	0f 90       	pop	r0
     efa:	0f 90       	pop	r0
     efc:	cf 91       	pop	r28
     efe:	df 91       	pop	r29
     f00:	08 95       	ret

00000f02 <CLCD_voidSendCommand>:
#include  "CLCD_config.h"
#include  "CLCD_interface.h"
#include  "CLCD_pravite.h"

void CLCD_voidSendCommand(u8 copy_u8command)
{
     f02:	df 93       	push	r29
     f04:	cf 93       	push	r28
     f06:	cd b7       	in	r28, 0x3d	; 61
     f08:	de b7       	in	r29, 0x3e	; 62
     f0a:	e9 97       	sbiw	r28, 0x39	; 57
     f0c:	0f b6       	in	r0, 0x3f	; 63
     f0e:	f8 94       	cli
     f10:	de bf       	out	0x3e, r29	; 62
     f12:	0f be       	out	0x3f, r0	; 63
     f14:	cd bf       	out	0x3d, r28	; 61
     f16:	89 af       	std	Y+57, r24	; 0x39
	/*set rs low for command*/
	setbitvalue(CLCD_CLR_PORT, CLCD_RS_PIN, DIO_u8PIN_LOW);
     f18:	82 e0       	ldi	r24, 0x02	; 2
     f1a:	60 e0       	ldi	r22, 0x00	; 0
     f1c:	40 e0       	ldi	r20, 0x00	; 0
     f1e:	0e 94 08 1c 	call	0x3810	; 0x3810 <setbitvalue>
	/* set rw PIN to write*/
	setbitvalue(CLCD_CLR_PORT, CLCD_RW_PIN, DIO_u8PIN_LOW);
     f22:	82 e0       	ldi	r24, 0x02	; 2
     f24:	61 e0       	ldi	r22, 0x01	; 1
     f26:	40 e0       	ldi	r20, 0x00	; 0
     f28:	0e 94 08 1c 	call	0x3810	; 0x3810 <setbitvalue>
	setbitvalue(CLCD_CLR_PORT, CLCD_E_PIN, DIO_u8PIN_LOW);
#elif mode==1

	/*set data value*/
	/*GPIO_writePin(LCD_DATA_PORT_ID,LCD_DB4_PIN_ID,GET_BIT(command,4));*/
	setbitvalue(CLCD_DATA_PORT, CLCD_DATA_pin4, GET_BIT(copy_u8command,4));
     f2c:	89 ad       	ldd	r24, Y+57	; 0x39
     f2e:	82 95       	swap	r24
     f30:	8f 70       	andi	r24, 0x0F	; 15
     f32:	98 2f       	mov	r25, r24
     f34:	91 70       	andi	r25, 0x01	; 1
     f36:	82 e0       	ldi	r24, 0x02	; 2
     f38:	64 e0       	ldi	r22, 0x04	; 4
     f3a:	49 2f       	mov	r20, r25
     f3c:	0e 94 08 1c 	call	0x3810	; 0x3810 <setbitvalue>
	setbitvalue(CLCD_DATA_PORT, CLCD_DATA_pin5, GET_BIT(copy_u8command,5));
     f40:	89 ad       	ldd	r24, Y+57	; 0x39
     f42:	82 95       	swap	r24
     f44:	86 95       	lsr	r24
     f46:	87 70       	andi	r24, 0x07	; 7
     f48:	98 2f       	mov	r25, r24
     f4a:	91 70       	andi	r25, 0x01	; 1
     f4c:	82 e0       	ldi	r24, 0x02	; 2
     f4e:	65 e0       	ldi	r22, 0x05	; 5
     f50:	49 2f       	mov	r20, r25
     f52:	0e 94 08 1c 	call	0x3810	; 0x3810 <setbitvalue>
	setbitvalue(CLCD_DATA_PORT, CLCD_DATA_pin6, GET_BIT(copy_u8command,6));
     f56:	89 ad       	ldd	r24, Y+57	; 0x39
     f58:	82 95       	swap	r24
     f5a:	86 95       	lsr	r24
     f5c:	86 95       	lsr	r24
     f5e:	83 70       	andi	r24, 0x03	; 3
     f60:	98 2f       	mov	r25, r24
     f62:	91 70       	andi	r25, 0x01	; 1
     f64:	82 e0       	ldi	r24, 0x02	; 2
     f66:	66 e0       	ldi	r22, 0x06	; 6
     f68:	49 2f       	mov	r20, r25
     f6a:	0e 94 08 1c 	call	0x3810	; 0x3810 <setbitvalue>
	setbitvalue(CLCD_DATA_PORT, CLCD_DATA_pin7, GET_BIT(copy_u8command,7));
     f6e:	89 ad       	ldd	r24, Y+57	; 0x39
     f70:	98 2f       	mov	r25, r24
     f72:	99 1f       	adc	r25, r25
     f74:	99 27       	eor	r25, r25
     f76:	99 1f       	adc	r25, r25
     f78:	82 e0       	ldi	r24, 0x02	; 2
     f7a:	67 e0       	ldi	r22, 0x07	; 7
     f7c:	49 2f       	mov	r20, r25
     f7e:	0e 94 08 1c 	call	0x3810	; 0x3810 <setbitvalue>


	/*setportvalue(CLCD_DATA_PORT, copy_u8command& 0xf0);*/
	/*set the enable pulse..*/
	setbitvalue(CLCD_CLR_PORT, CLCD_E_PIN, DIO_u8PIN_HIGH);
     f82:	82 e0       	ldi	r24, 0x02	; 2
     f84:	62 e0       	ldi	r22, 0x02	; 2
     f86:	41 e0       	ldi	r20, 0x01	; 1
     f88:	0e 94 08 1c 	call	0x3810	; 0x3810 <setbitvalue>
     f8c:	80 e0       	ldi	r24, 0x00	; 0
     f8e:	90 e0       	ldi	r25, 0x00	; 0
     f90:	a0 e8       	ldi	r26, 0x80	; 128
     f92:	bf e3       	ldi	r27, 0x3F	; 63
     f94:	8d ab       	std	Y+53, r24	; 0x35
     f96:	9e ab       	std	Y+54, r25	; 0x36
     f98:	af ab       	std	Y+55, r26	; 0x37
     f9a:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     f9c:	6d a9       	ldd	r22, Y+53	; 0x35
     f9e:	7e a9       	ldd	r23, Y+54	; 0x36
     fa0:	8f a9       	ldd	r24, Y+55	; 0x37
     fa2:	98 ad       	ldd	r25, Y+56	; 0x38
     fa4:	20 e0       	ldi	r18, 0x00	; 0
     fa6:	30 e0       	ldi	r19, 0x00	; 0
     fa8:	4a ef       	ldi	r20, 0xFA	; 250
     faa:	54 e4       	ldi	r21, 0x44	; 68
     fac:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     fb0:	dc 01       	movw	r26, r24
     fb2:	cb 01       	movw	r24, r22
     fb4:	89 ab       	std	Y+49, r24	; 0x31
     fb6:	9a ab       	std	Y+50, r25	; 0x32
     fb8:	ab ab       	std	Y+51, r26	; 0x33
     fba:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
     fbc:	69 a9       	ldd	r22, Y+49	; 0x31
     fbe:	7a a9       	ldd	r23, Y+50	; 0x32
     fc0:	8b a9       	ldd	r24, Y+51	; 0x33
     fc2:	9c a9       	ldd	r25, Y+52	; 0x34
     fc4:	20 e0       	ldi	r18, 0x00	; 0
     fc6:	30 e0       	ldi	r19, 0x00	; 0
     fc8:	40 e8       	ldi	r20, 0x80	; 128
     fca:	5f e3       	ldi	r21, 0x3F	; 63
     fcc:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
     fd0:	88 23       	and	r24, r24
     fd2:	2c f4       	brge	.+10     	; 0xfde <CLCD_voidSendCommand+0xdc>
		__ticks = 1;
     fd4:	81 e0       	ldi	r24, 0x01	; 1
     fd6:	90 e0       	ldi	r25, 0x00	; 0
     fd8:	98 ab       	std	Y+48, r25	; 0x30
     fda:	8f a7       	std	Y+47, r24	; 0x2f
     fdc:	3f c0       	rjmp	.+126    	; 0x105c <CLCD_voidSendCommand+0x15a>
	else if (__tmp > 65535)
     fde:	69 a9       	ldd	r22, Y+49	; 0x31
     fe0:	7a a9       	ldd	r23, Y+50	; 0x32
     fe2:	8b a9       	ldd	r24, Y+51	; 0x33
     fe4:	9c a9       	ldd	r25, Y+52	; 0x34
     fe6:	20 e0       	ldi	r18, 0x00	; 0
     fe8:	3f ef       	ldi	r19, 0xFF	; 255
     fea:	4f e7       	ldi	r20, 0x7F	; 127
     fec:	57 e4       	ldi	r21, 0x47	; 71
     fee:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
     ff2:	18 16       	cp	r1, r24
     ff4:	4c f5       	brge	.+82     	; 0x1048 <CLCD_voidSendCommand+0x146>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     ff6:	6d a9       	ldd	r22, Y+53	; 0x35
     ff8:	7e a9       	ldd	r23, Y+54	; 0x36
     ffa:	8f a9       	ldd	r24, Y+55	; 0x37
     ffc:	98 ad       	ldd	r25, Y+56	; 0x38
     ffe:	20 e0       	ldi	r18, 0x00	; 0
    1000:	30 e0       	ldi	r19, 0x00	; 0
    1002:	40 e2       	ldi	r20, 0x20	; 32
    1004:	51 e4       	ldi	r21, 0x41	; 65
    1006:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    100a:	dc 01       	movw	r26, r24
    100c:	cb 01       	movw	r24, r22
    100e:	bc 01       	movw	r22, r24
    1010:	cd 01       	movw	r24, r26
    1012:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1016:	dc 01       	movw	r26, r24
    1018:	cb 01       	movw	r24, r22
    101a:	98 ab       	std	Y+48, r25	; 0x30
    101c:	8f a7       	std	Y+47, r24	; 0x2f
    101e:	0f c0       	rjmp	.+30     	; 0x103e <CLCD_voidSendCommand+0x13c>
    1020:	88 ec       	ldi	r24, 0xC8	; 200
    1022:	90 e0       	ldi	r25, 0x00	; 0
    1024:	9e a7       	std	Y+46, r25	; 0x2e
    1026:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1028:	8d a5       	ldd	r24, Y+45	; 0x2d
    102a:	9e a5       	ldd	r25, Y+46	; 0x2e
    102c:	01 97       	sbiw	r24, 0x01	; 1
    102e:	f1 f7       	brne	.-4      	; 0x102c <CLCD_voidSendCommand+0x12a>
    1030:	9e a7       	std	Y+46, r25	; 0x2e
    1032:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1034:	8f a5       	ldd	r24, Y+47	; 0x2f
    1036:	98 a9       	ldd	r25, Y+48	; 0x30
    1038:	01 97       	sbiw	r24, 0x01	; 1
    103a:	98 ab       	std	Y+48, r25	; 0x30
    103c:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    103e:	8f a5       	ldd	r24, Y+47	; 0x2f
    1040:	98 a9       	ldd	r25, Y+48	; 0x30
    1042:	00 97       	sbiw	r24, 0x00	; 0
    1044:	69 f7       	brne	.-38     	; 0x1020 <CLCD_voidSendCommand+0x11e>
    1046:	14 c0       	rjmp	.+40     	; 0x1070 <CLCD_voidSendCommand+0x16e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1048:	69 a9       	ldd	r22, Y+49	; 0x31
    104a:	7a a9       	ldd	r23, Y+50	; 0x32
    104c:	8b a9       	ldd	r24, Y+51	; 0x33
    104e:	9c a9       	ldd	r25, Y+52	; 0x34
    1050:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1054:	dc 01       	movw	r26, r24
    1056:	cb 01       	movw	r24, r22
    1058:	98 ab       	std	Y+48, r25	; 0x30
    105a:	8f a7       	std	Y+47, r24	; 0x2f
    105c:	8f a5       	ldd	r24, Y+47	; 0x2f
    105e:	98 a9       	ldd	r25, Y+48	; 0x30
    1060:	9c a7       	std	Y+44, r25	; 0x2c
    1062:	8b a7       	std	Y+43, r24	; 0x2b
    1064:	8b a5       	ldd	r24, Y+43	; 0x2b
    1066:	9c a5       	ldd	r25, Y+44	; 0x2c
    1068:	01 97       	sbiw	r24, 0x01	; 1
    106a:	f1 f7       	brne	.-4      	; 0x1068 <CLCD_voidSendCommand+0x166>
    106c:	9c a7       	std	Y+44, r25	; 0x2c
    106e:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1);
	setbitvalue(CLCD_CLR_PORT, CLCD_E_PIN, DIO_u8PIN_LOW);
    1070:	82 e0       	ldi	r24, 0x02	; 2
    1072:	62 e0       	ldi	r22, 0x02	; 2
    1074:	40 e0       	ldi	r20, 0x00	; 0
    1076:	0e 94 08 1c 	call	0x3810	; 0x3810 <setbitvalue>
    107a:	80 e0       	ldi	r24, 0x00	; 0
    107c:	90 e0       	ldi	r25, 0x00	; 0
    107e:	a0 e8       	ldi	r26, 0x80	; 128
    1080:	bf e3       	ldi	r27, 0x3F	; 63
    1082:	8f a3       	std	Y+39, r24	; 0x27
    1084:	98 a7       	std	Y+40, r25	; 0x28
    1086:	a9 a7       	std	Y+41, r26	; 0x29
    1088:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    108a:	6f a1       	ldd	r22, Y+39	; 0x27
    108c:	78 a5       	ldd	r23, Y+40	; 0x28
    108e:	89 a5       	ldd	r24, Y+41	; 0x29
    1090:	9a a5       	ldd	r25, Y+42	; 0x2a
    1092:	20 e0       	ldi	r18, 0x00	; 0
    1094:	30 e0       	ldi	r19, 0x00	; 0
    1096:	4a ef       	ldi	r20, 0xFA	; 250
    1098:	54 e4       	ldi	r21, 0x44	; 68
    109a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    109e:	dc 01       	movw	r26, r24
    10a0:	cb 01       	movw	r24, r22
    10a2:	8b a3       	std	Y+35, r24	; 0x23
    10a4:	9c a3       	std	Y+36, r25	; 0x24
    10a6:	ad a3       	std	Y+37, r26	; 0x25
    10a8:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    10aa:	6b a1       	ldd	r22, Y+35	; 0x23
    10ac:	7c a1       	ldd	r23, Y+36	; 0x24
    10ae:	8d a1       	ldd	r24, Y+37	; 0x25
    10b0:	9e a1       	ldd	r25, Y+38	; 0x26
    10b2:	20 e0       	ldi	r18, 0x00	; 0
    10b4:	30 e0       	ldi	r19, 0x00	; 0
    10b6:	40 e8       	ldi	r20, 0x80	; 128
    10b8:	5f e3       	ldi	r21, 0x3F	; 63
    10ba:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    10be:	88 23       	and	r24, r24
    10c0:	2c f4       	brge	.+10     	; 0x10cc <CLCD_voidSendCommand+0x1ca>
		__ticks = 1;
    10c2:	81 e0       	ldi	r24, 0x01	; 1
    10c4:	90 e0       	ldi	r25, 0x00	; 0
    10c6:	9a a3       	std	Y+34, r25	; 0x22
    10c8:	89 a3       	std	Y+33, r24	; 0x21
    10ca:	3f c0       	rjmp	.+126    	; 0x114a <CLCD_voidSendCommand+0x248>
	else if (__tmp > 65535)
    10cc:	6b a1       	ldd	r22, Y+35	; 0x23
    10ce:	7c a1       	ldd	r23, Y+36	; 0x24
    10d0:	8d a1       	ldd	r24, Y+37	; 0x25
    10d2:	9e a1       	ldd	r25, Y+38	; 0x26
    10d4:	20 e0       	ldi	r18, 0x00	; 0
    10d6:	3f ef       	ldi	r19, 0xFF	; 255
    10d8:	4f e7       	ldi	r20, 0x7F	; 127
    10da:	57 e4       	ldi	r21, 0x47	; 71
    10dc:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    10e0:	18 16       	cp	r1, r24
    10e2:	4c f5       	brge	.+82     	; 0x1136 <CLCD_voidSendCommand+0x234>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    10e4:	6f a1       	ldd	r22, Y+39	; 0x27
    10e6:	78 a5       	ldd	r23, Y+40	; 0x28
    10e8:	89 a5       	ldd	r24, Y+41	; 0x29
    10ea:	9a a5       	ldd	r25, Y+42	; 0x2a
    10ec:	20 e0       	ldi	r18, 0x00	; 0
    10ee:	30 e0       	ldi	r19, 0x00	; 0
    10f0:	40 e2       	ldi	r20, 0x20	; 32
    10f2:	51 e4       	ldi	r21, 0x41	; 65
    10f4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    10f8:	dc 01       	movw	r26, r24
    10fa:	cb 01       	movw	r24, r22
    10fc:	bc 01       	movw	r22, r24
    10fe:	cd 01       	movw	r24, r26
    1100:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1104:	dc 01       	movw	r26, r24
    1106:	cb 01       	movw	r24, r22
    1108:	9a a3       	std	Y+34, r25	; 0x22
    110a:	89 a3       	std	Y+33, r24	; 0x21
    110c:	0f c0       	rjmp	.+30     	; 0x112c <CLCD_voidSendCommand+0x22a>
    110e:	88 ec       	ldi	r24, 0xC8	; 200
    1110:	90 e0       	ldi	r25, 0x00	; 0
    1112:	98 a3       	std	Y+32, r25	; 0x20
    1114:	8f 8f       	std	Y+31, r24	; 0x1f
    1116:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1118:	98 a1       	ldd	r25, Y+32	; 0x20
    111a:	01 97       	sbiw	r24, 0x01	; 1
    111c:	f1 f7       	brne	.-4      	; 0x111a <CLCD_voidSendCommand+0x218>
    111e:	98 a3       	std	Y+32, r25	; 0x20
    1120:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1122:	89 a1       	ldd	r24, Y+33	; 0x21
    1124:	9a a1       	ldd	r25, Y+34	; 0x22
    1126:	01 97       	sbiw	r24, 0x01	; 1
    1128:	9a a3       	std	Y+34, r25	; 0x22
    112a:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    112c:	89 a1       	ldd	r24, Y+33	; 0x21
    112e:	9a a1       	ldd	r25, Y+34	; 0x22
    1130:	00 97       	sbiw	r24, 0x00	; 0
    1132:	69 f7       	brne	.-38     	; 0x110e <CLCD_voidSendCommand+0x20c>
    1134:	14 c0       	rjmp	.+40     	; 0x115e <CLCD_voidSendCommand+0x25c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1136:	6b a1       	ldd	r22, Y+35	; 0x23
    1138:	7c a1       	ldd	r23, Y+36	; 0x24
    113a:	8d a1       	ldd	r24, Y+37	; 0x25
    113c:	9e a1       	ldd	r25, Y+38	; 0x26
    113e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1142:	dc 01       	movw	r26, r24
    1144:	cb 01       	movw	r24, r22
    1146:	9a a3       	std	Y+34, r25	; 0x22
    1148:	89 a3       	std	Y+33, r24	; 0x21
    114a:	89 a1       	ldd	r24, Y+33	; 0x21
    114c:	9a a1       	ldd	r25, Y+34	; 0x22
    114e:	9e 8f       	std	Y+30, r25	; 0x1e
    1150:	8d 8f       	std	Y+29, r24	; 0x1d
    1152:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1154:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1156:	01 97       	sbiw	r24, 0x01	; 1
    1158:	f1 f7       	brne	.-4      	; 0x1156 <CLCD_voidSendCommand+0x254>
    115a:	9e 8f       	std	Y+30, r25	; 0x1e
    115c:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);

	/*set low for bits in data value*/
	/*setportvalue(CLCD_DATA_PORT, (copy_u8command<<4)&0xf0);*/
	setbitvalue(CLCD_DATA_PORT, CLCD_DATA_pin4, GET_BIT(copy_u8command,0));
    115e:	89 ad       	ldd	r24, Y+57	; 0x39
    1160:	98 2f       	mov	r25, r24
    1162:	91 70       	andi	r25, 0x01	; 1
    1164:	82 e0       	ldi	r24, 0x02	; 2
    1166:	64 e0       	ldi	r22, 0x04	; 4
    1168:	49 2f       	mov	r20, r25
    116a:	0e 94 08 1c 	call	0x3810	; 0x3810 <setbitvalue>
	setbitvalue(CLCD_DATA_PORT, CLCD_DATA_pin5, GET_BIT(copy_u8command,1));
    116e:	89 ad       	ldd	r24, Y+57	; 0x39
    1170:	86 95       	lsr	r24
    1172:	98 2f       	mov	r25, r24
    1174:	91 70       	andi	r25, 0x01	; 1
    1176:	82 e0       	ldi	r24, 0x02	; 2
    1178:	65 e0       	ldi	r22, 0x05	; 5
    117a:	49 2f       	mov	r20, r25
    117c:	0e 94 08 1c 	call	0x3810	; 0x3810 <setbitvalue>
	setbitvalue(CLCD_DATA_PORT, CLCD_DATA_pin6, GET_BIT(copy_u8command,2));
    1180:	89 ad       	ldd	r24, Y+57	; 0x39
    1182:	86 95       	lsr	r24
    1184:	86 95       	lsr	r24
    1186:	98 2f       	mov	r25, r24
    1188:	91 70       	andi	r25, 0x01	; 1
    118a:	82 e0       	ldi	r24, 0x02	; 2
    118c:	66 e0       	ldi	r22, 0x06	; 6
    118e:	49 2f       	mov	r20, r25
    1190:	0e 94 08 1c 	call	0x3810	; 0x3810 <setbitvalue>
	setbitvalue(CLCD_DATA_PORT, CLCD_DATA_pin7, GET_BIT(copy_u8command,3));
    1194:	89 ad       	ldd	r24, Y+57	; 0x39
    1196:	86 95       	lsr	r24
    1198:	86 95       	lsr	r24
    119a:	86 95       	lsr	r24
    119c:	98 2f       	mov	r25, r24
    119e:	91 70       	andi	r25, 0x01	; 1
    11a0:	82 e0       	ldi	r24, 0x02	; 2
    11a2:	67 e0       	ldi	r22, 0x07	; 7
    11a4:	49 2f       	mov	r20, r25
    11a6:	0e 94 08 1c 	call	0x3810	; 0x3810 <setbitvalue>

	/*set the enable pulse..*/
	setbitvalue(CLCD_CLR_PORT, CLCD_E_PIN, DIO_u8PIN_HIGH);
    11aa:	82 e0       	ldi	r24, 0x02	; 2
    11ac:	62 e0       	ldi	r22, 0x02	; 2
    11ae:	41 e0       	ldi	r20, 0x01	; 1
    11b0:	0e 94 08 1c 	call	0x3810	; 0x3810 <setbitvalue>
    11b4:	80 e0       	ldi	r24, 0x00	; 0
    11b6:	90 e0       	ldi	r25, 0x00	; 0
    11b8:	a0 e8       	ldi	r26, 0x80	; 128
    11ba:	bf e3       	ldi	r27, 0x3F	; 63
    11bc:	89 8f       	std	Y+25, r24	; 0x19
    11be:	9a 8f       	std	Y+26, r25	; 0x1a
    11c0:	ab 8f       	std	Y+27, r26	; 0x1b
    11c2:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    11c4:	69 8d       	ldd	r22, Y+25	; 0x19
    11c6:	7a 8d       	ldd	r23, Y+26	; 0x1a
    11c8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    11ca:	9c 8d       	ldd	r25, Y+28	; 0x1c
    11cc:	20 e0       	ldi	r18, 0x00	; 0
    11ce:	30 e0       	ldi	r19, 0x00	; 0
    11d0:	4a ef       	ldi	r20, 0xFA	; 250
    11d2:	54 e4       	ldi	r21, 0x44	; 68
    11d4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    11d8:	dc 01       	movw	r26, r24
    11da:	cb 01       	movw	r24, r22
    11dc:	8d 8b       	std	Y+21, r24	; 0x15
    11de:	9e 8b       	std	Y+22, r25	; 0x16
    11e0:	af 8b       	std	Y+23, r26	; 0x17
    11e2:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    11e4:	6d 89       	ldd	r22, Y+21	; 0x15
    11e6:	7e 89       	ldd	r23, Y+22	; 0x16
    11e8:	8f 89       	ldd	r24, Y+23	; 0x17
    11ea:	98 8d       	ldd	r25, Y+24	; 0x18
    11ec:	20 e0       	ldi	r18, 0x00	; 0
    11ee:	30 e0       	ldi	r19, 0x00	; 0
    11f0:	40 e8       	ldi	r20, 0x80	; 128
    11f2:	5f e3       	ldi	r21, 0x3F	; 63
    11f4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    11f8:	88 23       	and	r24, r24
    11fa:	2c f4       	brge	.+10     	; 0x1206 <CLCD_voidSendCommand+0x304>
		__ticks = 1;
    11fc:	81 e0       	ldi	r24, 0x01	; 1
    11fe:	90 e0       	ldi	r25, 0x00	; 0
    1200:	9c 8b       	std	Y+20, r25	; 0x14
    1202:	8b 8b       	std	Y+19, r24	; 0x13
    1204:	3f c0       	rjmp	.+126    	; 0x1284 <CLCD_voidSendCommand+0x382>
	else if (__tmp > 65535)
    1206:	6d 89       	ldd	r22, Y+21	; 0x15
    1208:	7e 89       	ldd	r23, Y+22	; 0x16
    120a:	8f 89       	ldd	r24, Y+23	; 0x17
    120c:	98 8d       	ldd	r25, Y+24	; 0x18
    120e:	20 e0       	ldi	r18, 0x00	; 0
    1210:	3f ef       	ldi	r19, 0xFF	; 255
    1212:	4f e7       	ldi	r20, 0x7F	; 127
    1214:	57 e4       	ldi	r21, 0x47	; 71
    1216:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    121a:	18 16       	cp	r1, r24
    121c:	4c f5       	brge	.+82     	; 0x1270 <CLCD_voidSendCommand+0x36e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    121e:	69 8d       	ldd	r22, Y+25	; 0x19
    1220:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1222:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1224:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1226:	20 e0       	ldi	r18, 0x00	; 0
    1228:	30 e0       	ldi	r19, 0x00	; 0
    122a:	40 e2       	ldi	r20, 0x20	; 32
    122c:	51 e4       	ldi	r21, 0x41	; 65
    122e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1232:	dc 01       	movw	r26, r24
    1234:	cb 01       	movw	r24, r22
    1236:	bc 01       	movw	r22, r24
    1238:	cd 01       	movw	r24, r26
    123a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    123e:	dc 01       	movw	r26, r24
    1240:	cb 01       	movw	r24, r22
    1242:	9c 8b       	std	Y+20, r25	; 0x14
    1244:	8b 8b       	std	Y+19, r24	; 0x13
    1246:	0f c0       	rjmp	.+30     	; 0x1266 <CLCD_voidSendCommand+0x364>
    1248:	88 ec       	ldi	r24, 0xC8	; 200
    124a:	90 e0       	ldi	r25, 0x00	; 0
    124c:	9a 8b       	std	Y+18, r25	; 0x12
    124e:	89 8b       	std	Y+17, r24	; 0x11
    1250:	89 89       	ldd	r24, Y+17	; 0x11
    1252:	9a 89       	ldd	r25, Y+18	; 0x12
    1254:	01 97       	sbiw	r24, 0x01	; 1
    1256:	f1 f7       	brne	.-4      	; 0x1254 <CLCD_voidSendCommand+0x352>
    1258:	9a 8b       	std	Y+18, r25	; 0x12
    125a:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    125c:	8b 89       	ldd	r24, Y+19	; 0x13
    125e:	9c 89       	ldd	r25, Y+20	; 0x14
    1260:	01 97       	sbiw	r24, 0x01	; 1
    1262:	9c 8b       	std	Y+20, r25	; 0x14
    1264:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1266:	8b 89       	ldd	r24, Y+19	; 0x13
    1268:	9c 89       	ldd	r25, Y+20	; 0x14
    126a:	00 97       	sbiw	r24, 0x00	; 0
    126c:	69 f7       	brne	.-38     	; 0x1248 <CLCD_voidSendCommand+0x346>
    126e:	14 c0       	rjmp	.+40     	; 0x1298 <CLCD_voidSendCommand+0x396>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1270:	6d 89       	ldd	r22, Y+21	; 0x15
    1272:	7e 89       	ldd	r23, Y+22	; 0x16
    1274:	8f 89       	ldd	r24, Y+23	; 0x17
    1276:	98 8d       	ldd	r25, Y+24	; 0x18
    1278:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    127c:	dc 01       	movw	r26, r24
    127e:	cb 01       	movw	r24, r22
    1280:	9c 8b       	std	Y+20, r25	; 0x14
    1282:	8b 8b       	std	Y+19, r24	; 0x13
    1284:	8b 89       	ldd	r24, Y+19	; 0x13
    1286:	9c 89       	ldd	r25, Y+20	; 0x14
    1288:	98 8b       	std	Y+16, r25	; 0x10
    128a:	8f 87       	std	Y+15, r24	; 0x0f
    128c:	8f 85       	ldd	r24, Y+15	; 0x0f
    128e:	98 89       	ldd	r25, Y+16	; 0x10
    1290:	01 97       	sbiw	r24, 0x01	; 1
    1292:	f1 f7       	brne	.-4      	; 0x1290 <CLCD_voidSendCommand+0x38e>
    1294:	98 8b       	std	Y+16, r25	; 0x10
    1296:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	setbitvalue(CLCD_CLR_PORT, CLCD_E_PIN, DIO_u8PIN_LOW);
    1298:	82 e0       	ldi	r24, 0x02	; 2
    129a:	62 e0       	ldi	r22, 0x02	; 2
    129c:	40 e0       	ldi	r20, 0x00	; 0
    129e:	0e 94 08 1c 	call	0x3810	; 0x3810 <setbitvalue>
    12a2:	80 e0       	ldi	r24, 0x00	; 0
    12a4:	90 e0       	ldi	r25, 0x00	; 0
    12a6:	a0 e8       	ldi	r26, 0x80	; 128
    12a8:	bf e3       	ldi	r27, 0x3F	; 63
    12aa:	8b 87       	std	Y+11, r24	; 0x0b
    12ac:	9c 87       	std	Y+12, r25	; 0x0c
    12ae:	ad 87       	std	Y+13, r26	; 0x0d
    12b0:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    12b2:	6b 85       	ldd	r22, Y+11	; 0x0b
    12b4:	7c 85       	ldd	r23, Y+12	; 0x0c
    12b6:	8d 85       	ldd	r24, Y+13	; 0x0d
    12b8:	9e 85       	ldd	r25, Y+14	; 0x0e
    12ba:	20 e0       	ldi	r18, 0x00	; 0
    12bc:	30 e0       	ldi	r19, 0x00	; 0
    12be:	4a ef       	ldi	r20, 0xFA	; 250
    12c0:	54 e4       	ldi	r21, 0x44	; 68
    12c2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    12c6:	dc 01       	movw	r26, r24
    12c8:	cb 01       	movw	r24, r22
    12ca:	8f 83       	std	Y+7, r24	; 0x07
    12cc:	98 87       	std	Y+8, r25	; 0x08
    12ce:	a9 87       	std	Y+9, r26	; 0x09
    12d0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    12d2:	6f 81       	ldd	r22, Y+7	; 0x07
    12d4:	78 85       	ldd	r23, Y+8	; 0x08
    12d6:	89 85       	ldd	r24, Y+9	; 0x09
    12d8:	9a 85       	ldd	r25, Y+10	; 0x0a
    12da:	20 e0       	ldi	r18, 0x00	; 0
    12dc:	30 e0       	ldi	r19, 0x00	; 0
    12de:	40 e8       	ldi	r20, 0x80	; 128
    12e0:	5f e3       	ldi	r21, 0x3F	; 63
    12e2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    12e6:	88 23       	and	r24, r24
    12e8:	2c f4       	brge	.+10     	; 0x12f4 <CLCD_voidSendCommand+0x3f2>
		__ticks = 1;
    12ea:	81 e0       	ldi	r24, 0x01	; 1
    12ec:	90 e0       	ldi	r25, 0x00	; 0
    12ee:	9e 83       	std	Y+6, r25	; 0x06
    12f0:	8d 83       	std	Y+5, r24	; 0x05
    12f2:	3f c0       	rjmp	.+126    	; 0x1372 <CLCD_voidSendCommand+0x470>
	else if (__tmp > 65535)
    12f4:	6f 81       	ldd	r22, Y+7	; 0x07
    12f6:	78 85       	ldd	r23, Y+8	; 0x08
    12f8:	89 85       	ldd	r24, Y+9	; 0x09
    12fa:	9a 85       	ldd	r25, Y+10	; 0x0a
    12fc:	20 e0       	ldi	r18, 0x00	; 0
    12fe:	3f ef       	ldi	r19, 0xFF	; 255
    1300:	4f e7       	ldi	r20, 0x7F	; 127
    1302:	57 e4       	ldi	r21, 0x47	; 71
    1304:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1308:	18 16       	cp	r1, r24
    130a:	4c f5       	brge	.+82     	; 0x135e <CLCD_voidSendCommand+0x45c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    130c:	6b 85       	ldd	r22, Y+11	; 0x0b
    130e:	7c 85       	ldd	r23, Y+12	; 0x0c
    1310:	8d 85       	ldd	r24, Y+13	; 0x0d
    1312:	9e 85       	ldd	r25, Y+14	; 0x0e
    1314:	20 e0       	ldi	r18, 0x00	; 0
    1316:	30 e0       	ldi	r19, 0x00	; 0
    1318:	40 e2       	ldi	r20, 0x20	; 32
    131a:	51 e4       	ldi	r21, 0x41	; 65
    131c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1320:	dc 01       	movw	r26, r24
    1322:	cb 01       	movw	r24, r22
    1324:	bc 01       	movw	r22, r24
    1326:	cd 01       	movw	r24, r26
    1328:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    132c:	dc 01       	movw	r26, r24
    132e:	cb 01       	movw	r24, r22
    1330:	9e 83       	std	Y+6, r25	; 0x06
    1332:	8d 83       	std	Y+5, r24	; 0x05
    1334:	0f c0       	rjmp	.+30     	; 0x1354 <CLCD_voidSendCommand+0x452>
    1336:	88 ec       	ldi	r24, 0xC8	; 200
    1338:	90 e0       	ldi	r25, 0x00	; 0
    133a:	9c 83       	std	Y+4, r25	; 0x04
    133c:	8b 83       	std	Y+3, r24	; 0x03
    133e:	8b 81       	ldd	r24, Y+3	; 0x03
    1340:	9c 81       	ldd	r25, Y+4	; 0x04
    1342:	01 97       	sbiw	r24, 0x01	; 1
    1344:	f1 f7       	brne	.-4      	; 0x1342 <CLCD_voidSendCommand+0x440>
    1346:	9c 83       	std	Y+4, r25	; 0x04
    1348:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    134a:	8d 81       	ldd	r24, Y+5	; 0x05
    134c:	9e 81       	ldd	r25, Y+6	; 0x06
    134e:	01 97       	sbiw	r24, 0x01	; 1
    1350:	9e 83       	std	Y+6, r25	; 0x06
    1352:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1354:	8d 81       	ldd	r24, Y+5	; 0x05
    1356:	9e 81       	ldd	r25, Y+6	; 0x06
    1358:	00 97       	sbiw	r24, 0x00	; 0
    135a:	69 f7       	brne	.-38     	; 0x1336 <CLCD_voidSendCommand+0x434>
    135c:	14 c0       	rjmp	.+40     	; 0x1386 <CLCD_voidSendCommand+0x484>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    135e:	6f 81       	ldd	r22, Y+7	; 0x07
    1360:	78 85       	ldd	r23, Y+8	; 0x08
    1362:	89 85       	ldd	r24, Y+9	; 0x09
    1364:	9a 85       	ldd	r25, Y+10	; 0x0a
    1366:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    136a:	dc 01       	movw	r26, r24
    136c:	cb 01       	movw	r24, r22
    136e:	9e 83       	std	Y+6, r25	; 0x06
    1370:	8d 83       	std	Y+5, r24	; 0x05
    1372:	8d 81       	ldd	r24, Y+5	; 0x05
    1374:	9e 81       	ldd	r25, Y+6	; 0x06
    1376:	9a 83       	std	Y+2, r25	; 0x02
    1378:	89 83       	std	Y+1, r24	; 0x01
    137a:	89 81       	ldd	r24, Y+1	; 0x01
    137c:	9a 81       	ldd	r25, Y+2	; 0x02
    137e:	01 97       	sbiw	r24, 0x01	; 1
    1380:	f1 f7       	brne	.-4      	; 0x137e <CLCD_voidSendCommand+0x47c>
    1382:	9a 83       	std	Y+2, r25	; 0x02
    1384:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);


#endif
}
    1386:	e9 96       	adiw	r28, 0x39	; 57
    1388:	0f b6       	in	r0, 0x3f	; 63
    138a:	f8 94       	cli
    138c:	de bf       	out	0x3e, r29	; 62
    138e:	0f be       	out	0x3f, r0	; 63
    1390:	cd bf       	out	0x3d, r28	; 61
    1392:	cf 91       	pop	r28
    1394:	df 91       	pop	r29
    1396:	08 95       	ret

00001398 <CLCD_voidSendData>:
void CLCD_voidSendData(u8 copy_u8Data)
{
    1398:	df 93       	push	r29
    139a:	cf 93       	push	r28
    139c:	cd b7       	in	r28, 0x3d	; 61
    139e:	de b7       	in	r29, 0x3e	; 62
    13a0:	c3 54       	subi	r28, 0x43	; 67
    13a2:	d0 40       	sbci	r29, 0x00	; 0
    13a4:	0f b6       	in	r0, 0x3f	; 63
    13a6:	f8 94       	cli
    13a8:	de bf       	out	0x3e, r29	; 62
    13aa:	0f be       	out	0x3f, r0	; 63
    13ac:	cd bf       	out	0x3d, r28	; 61
    13ae:	fe 01       	movw	r30, r28
    13b0:	ed 5b       	subi	r30, 0xBD	; 189
    13b2:	ff 4f       	sbci	r31, 0xFF	; 255
    13b4:	80 83       	st	Z, r24
	/*set rs high for data*/
	setbitvalue(CLCD_CLR_PORT, CLCD_RS_PIN, DIO_u8PIN_HIGH);
    13b6:	82 e0       	ldi	r24, 0x02	; 2
    13b8:	60 e0       	ldi	r22, 0x00	; 0
    13ba:	41 e0       	ldi	r20, 0x01	; 1
    13bc:	0e 94 08 1c 	call	0x3810	; 0x3810 <setbitvalue>
	/* set rw PIN to write*/
	setbitvalue(CLCD_CLR_PORT, CLCD_RW_PIN, DIO_u8PIN_LOW);
    13c0:	82 e0       	ldi	r24, 0x02	; 2
    13c2:	61 e0       	ldi	r22, 0x01	; 1
    13c4:	40 e0       	ldi	r20, 0x00	; 0
    13c6:	0e 94 08 1c 	call	0x3810	; 0x3810 <setbitvalue>
#elif mode==1


	/*set high 4 bits*/
	/*setportvalue(CLCD_DATA_PORT, copy_u8Data & 0xf0);*/
	setbitvalue(CLCD_DATA_PORT, CLCD_DATA_pin4, GET_BIT(copy_u8Data,4));
    13ca:	fe 01       	movw	r30, r28
    13cc:	ed 5b       	subi	r30, 0xBD	; 189
    13ce:	ff 4f       	sbci	r31, 0xFF	; 255
    13d0:	80 81       	ld	r24, Z
    13d2:	82 95       	swap	r24
    13d4:	8f 70       	andi	r24, 0x0F	; 15
    13d6:	98 2f       	mov	r25, r24
    13d8:	91 70       	andi	r25, 0x01	; 1
    13da:	82 e0       	ldi	r24, 0x02	; 2
    13dc:	64 e0       	ldi	r22, 0x04	; 4
    13de:	49 2f       	mov	r20, r25
    13e0:	0e 94 08 1c 	call	0x3810	; 0x3810 <setbitvalue>
	setbitvalue(CLCD_DATA_PORT, CLCD_DATA_pin5, GET_BIT(copy_u8Data,5));
    13e4:	fe 01       	movw	r30, r28
    13e6:	ed 5b       	subi	r30, 0xBD	; 189
    13e8:	ff 4f       	sbci	r31, 0xFF	; 255
    13ea:	80 81       	ld	r24, Z
    13ec:	82 95       	swap	r24
    13ee:	86 95       	lsr	r24
    13f0:	87 70       	andi	r24, 0x07	; 7
    13f2:	98 2f       	mov	r25, r24
    13f4:	91 70       	andi	r25, 0x01	; 1
    13f6:	82 e0       	ldi	r24, 0x02	; 2
    13f8:	65 e0       	ldi	r22, 0x05	; 5
    13fa:	49 2f       	mov	r20, r25
    13fc:	0e 94 08 1c 	call	0x3810	; 0x3810 <setbitvalue>
	setbitvalue(CLCD_DATA_PORT, CLCD_DATA_pin6, GET_BIT(copy_u8Data,6));
    1400:	fe 01       	movw	r30, r28
    1402:	ed 5b       	subi	r30, 0xBD	; 189
    1404:	ff 4f       	sbci	r31, 0xFF	; 255
    1406:	80 81       	ld	r24, Z
    1408:	82 95       	swap	r24
    140a:	86 95       	lsr	r24
    140c:	86 95       	lsr	r24
    140e:	83 70       	andi	r24, 0x03	; 3
    1410:	98 2f       	mov	r25, r24
    1412:	91 70       	andi	r25, 0x01	; 1
    1414:	82 e0       	ldi	r24, 0x02	; 2
    1416:	66 e0       	ldi	r22, 0x06	; 6
    1418:	49 2f       	mov	r20, r25
    141a:	0e 94 08 1c 	call	0x3810	; 0x3810 <setbitvalue>
	setbitvalue(CLCD_DATA_PORT, CLCD_DATA_pin7, GET_BIT(copy_u8Data,7));
    141e:	fe 01       	movw	r30, r28
    1420:	ed 5b       	subi	r30, 0xBD	; 189
    1422:	ff 4f       	sbci	r31, 0xFF	; 255
    1424:	80 81       	ld	r24, Z
    1426:	98 2f       	mov	r25, r24
    1428:	99 1f       	adc	r25, r25
    142a:	99 27       	eor	r25, r25
    142c:	99 1f       	adc	r25, r25
    142e:	82 e0       	ldi	r24, 0x02	; 2
    1430:	67 e0       	ldi	r22, 0x07	; 7
    1432:	49 2f       	mov	r20, r25
    1434:	0e 94 08 1c 	call	0x3810	; 0x3810 <setbitvalue>
	/*set the enable pulse..*/
	setbitvalue(CLCD_CLR_PORT, CLCD_E_PIN, DIO_u8PIN_HIGH);
    1438:	82 e0       	ldi	r24, 0x02	; 2
    143a:	62 e0       	ldi	r22, 0x02	; 2
    143c:	41 e0       	ldi	r20, 0x01	; 1
    143e:	0e 94 08 1c 	call	0x3810	; 0x3810 <setbitvalue>
    1442:	fe 01       	movw	r30, r28
    1444:	ff 96       	adiw	r30, 0x3f	; 63
    1446:	80 e0       	ldi	r24, 0x00	; 0
    1448:	90 e0       	ldi	r25, 0x00	; 0
    144a:	a0 e8       	ldi	r26, 0x80	; 128
    144c:	bf e3       	ldi	r27, 0x3F	; 63
    144e:	80 83       	st	Z, r24
    1450:	91 83       	std	Z+1, r25	; 0x01
    1452:	a2 83       	std	Z+2, r26	; 0x02
    1454:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1456:	fe 01       	movw	r30, r28
    1458:	ff 96       	adiw	r30, 0x3f	; 63
    145a:	60 81       	ld	r22, Z
    145c:	71 81       	ldd	r23, Z+1	; 0x01
    145e:	82 81       	ldd	r24, Z+2	; 0x02
    1460:	93 81       	ldd	r25, Z+3	; 0x03
    1462:	20 e0       	ldi	r18, 0x00	; 0
    1464:	30 e0       	ldi	r19, 0x00	; 0
    1466:	4a ef       	ldi	r20, 0xFA	; 250
    1468:	54 e4       	ldi	r21, 0x44	; 68
    146a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    146e:	dc 01       	movw	r26, r24
    1470:	cb 01       	movw	r24, r22
    1472:	8b af       	std	Y+59, r24	; 0x3b
    1474:	9c af       	std	Y+60, r25	; 0x3c
    1476:	ad af       	std	Y+61, r26	; 0x3d
    1478:	be af       	std	Y+62, r27	; 0x3e
	if (__tmp < 1.0)
    147a:	6b ad       	ldd	r22, Y+59	; 0x3b
    147c:	7c ad       	ldd	r23, Y+60	; 0x3c
    147e:	8d ad       	ldd	r24, Y+61	; 0x3d
    1480:	9e ad       	ldd	r25, Y+62	; 0x3e
    1482:	20 e0       	ldi	r18, 0x00	; 0
    1484:	30 e0       	ldi	r19, 0x00	; 0
    1486:	40 e8       	ldi	r20, 0x80	; 128
    1488:	5f e3       	ldi	r21, 0x3F	; 63
    148a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    148e:	88 23       	and	r24, r24
    1490:	2c f4       	brge	.+10     	; 0x149c <CLCD_voidSendData+0x104>
		__ticks = 1;
    1492:	81 e0       	ldi	r24, 0x01	; 1
    1494:	90 e0       	ldi	r25, 0x00	; 0
    1496:	9a af       	std	Y+58, r25	; 0x3a
    1498:	89 af       	std	Y+57, r24	; 0x39
    149a:	41 c0       	rjmp	.+130    	; 0x151e <CLCD_voidSendData+0x186>
	else if (__tmp > 65535)
    149c:	6b ad       	ldd	r22, Y+59	; 0x3b
    149e:	7c ad       	ldd	r23, Y+60	; 0x3c
    14a0:	8d ad       	ldd	r24, Y+61	; 0x3d
    14a2:	9e ad       	ldd	r25, Y+62	; 0x3e
    14a4:	20 e0       	ldi	r18, 0x00	; 0
    14a6:	3f ef       	ldi	r19, 0xFF	; 255
    14a8:	4f e7       	ldi	r20, 0x7F	; 127
    14aa:	57 e4       	ldi	r21, 0x47	; 71
    14ac:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    14b0:	18 16       	cp	r1, r24
    14b2:	5c f5       	brge	.+86     	; 0x150a <CLCD_voidSendData+0x172>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    14b4:	fe 01       	movw	r30, r28
    14b6:	ff 96       	adiw	r30, 0x3f	; 63
    14b8:	60 81       	ld	r22, Z
    14ba:	71 81       	ldd	r23, Z+1	; 0x01
    14bc:	82 81       	ldd	r24, Z+2	; 0x02
    14be:	93 81       	ldd	r25, Z+3	; 0x03
    14c0:	20 e0       	ldi	r18, 0x00	; 0
    14c2:	30 e0       	ldi	r19, 0x00	; 0
    14c4:	40 e2       	ldi	r20, 0x20	; 32
    14c6:	51 e4       	ldi	r21, 0x41	; 65
    14c8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    14cc:	dc 01       	movw	r26, r24
    14ce:	cb 01       	movw	r24, r22
    14d0:	bc 01       	movw	r22, r24
    14d2:	cd 01       	movw	r24, r26
    14d4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    14d8:	dc 01       	movw	r26, r24
    14da:	cb 01       	movw	r24, r22
    14dc:	9a af       	std	Y+58, r25	; 0x3a
    14de:	89 af       	std	Y+57, r24	; 0x39
    14e0:	0f c0       	rjmp	.+30     	; 0x1500 <CLCD_voidSendData+0x168>
    14e2:	88 ec       	ldi	r24, 0xC8	; 200
    14e4:	90 e0       	ldi	r25, 0x00	; 0
    14e6:	98 af       	std	Y+56, r25	; 0x38
    14e8:	8f ab       	std	Y+55, r24	; 0x37
    14ea:	8f a9       	ldd	r24, Y+55	; 0x37
    14ec:	98 ad       	ldd	r25, Y+56	; 0x38
    14ee:	01 97       	sbiw	r24, 0x01	; 1
    14f0:	f1 f7       	brne	.-4      	; 0x14ee <CLCD_voidSendData+0x156>
    14f2:	98 af       	std	Y+56, r25	; 0x38
    14f4:	8f ab       	std	Y+55, r24	; 0x37
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    14f6:	89 ad       	ldd	r24, Y+57	; 0x39
    14f8:	9a ad       	ldd	r25, Y+58	; 0x3a
    14fa:	01 97       	sbiw	r24, 0x01	; 1
    14fc:	9a af       	std	Y+58, r25	; 0x3a
    14fe:	89 af       	std	Y+57, r24	; 0x39
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1500:	89 ad       	ldd	r24, Y+57	; 0x39
    1502:	9a ad       	ldd	r25, Y+58	; 0x3a
    1504:	00 97       	sbiw	r24, 0x00	; 0
    1506:	69 f7       	brne	.-38     	; 0x14e2 <CLCD_voidSendData+0x14a>
    1508:	14 c0       	rjmp	.+40     	; 0x1532 <CLCD_voidSendData+0x19a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    150a:	6b ad       	ldd	r22, Y+59	; 0x3b
    150c:	7c ad       	ldd	r23, Y+60	; 0x3c
    150e:	8d ad       	ldd	r24, Y+61	; 0x3d
    1510:	9e ad       	ldd	r25, Y+62	; 0x3e
    1512:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1516:	dc 01       	movw	r26, r24
    1518:	cb 01       	movw	r24, r22
    151a:	9a af       	std	Y+58, r25	; 0x3a
    151c:	89 af       	std	Y+57, r24	; 0x39
    151e:	89 ad       	ldd	r24, Y+57	; 0x39
    1520:	9a ad       	ldd	r25, Y+58	; 0x3a
    1522:	9e ab       	std	Y+54, r25	; 0x36
    1524:	8d ab       	std	Y+53, r24	; 0x35
    1526:	8d a9       	ldd	r24, Y+53	; 0x35
    1528:	9e a9       	ldd	r25, Y+54	; 0x36
    152a:	01 97       	sbiw	r24, 0x01	; 1
    152c:	f1 f7       	brne	.-4      	; 0x152a <CLCD_voidSendData+0x192>
    152e:	9e ab       	std	Y+54, r25	; 0x36
    1530:	8d ab       	std	Y+53, r24	; 0x35
	_delay_ms(1);
	setbitvalue(CLCD_CLR_PORT, CLCD_E_PIN, DIO_u8PIN_LOW);
    1532:	82 e0       	ldi	r24, 0x02	; 2
    1534:	62 e0       	ldi	r22, 0x02	; 2
    1536:	40 e0       	ldi	r20, 0x00	; 0
    1538:	0e 94 08 1c 	call	0x3810	; 0x3810 <setbitvalue>
    153c:	80 e0       	ldi	r24, 0x00	; 0
    153e:	90 e0       	ldi	r25, 0x00	; 0
    1540:	a8 ec       	ldi	r26, 0xC8	; 200
    1542:	b2 e4       	ldi	r27, 0x42	; 66
    1544:	89 ab       	std	Y+49, r24	; 0x31
    1546:	9a ab       	std	Y+50, r25	; 0x32
    1548:	ab ab       	std	Y+51, r26	; 0x33
    154a:	bc ab       	std	Y+52, r27	; 0x34
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    154c:	69 a9       	ldd	r22, Y+49	; 0x31
    154e:	7a a9       	ldd	r23, Y+50	; 0x32
    1550:	8b a9       	ldd	r24, Y+51	; 0x33
    1552:	9c a9       	ldd	r25, Y+52	; 0x34
    1554:	2b ea       	ldi	r18, 0xAB	; 171
    1556:	3a ea       	ldi	r19, 0xAA	; 170
    1558:	4a e2       	ldi	r20, 0x2A	; 42
    155a:	50 e4       	ldi	r21, 0x40	; 64
    155c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1560:	dc 01       	movw	r26, r24
    1562:	cb 01       	movw	r24, r22
    1564:	8d a7       	std	Y+45, r24	; 0x2d
    1566:	9e a7       	std	Y+46, r25	; 0x2e
    1568:	af a7       	std	Y+47, r26	; 0x2f
    156a:	b8 ab       	std	Y+48, r27	; 0x30
	if (__tmp < 1.0)
    156c:	6d a5       	ldd	r22, Y+45	; 0x2d
    156e:	7e a5       	ldd	r23, Y+46	; 0x2e
    1570:	8f a5       	ldd	r24, Y+47	; 0x2f
    1572:	98 a9       	ldd	r25, Y+48	; 0x30
    1574:	20 e0       	ldi	r18, 0x00	; 0
    1576:	30 e0       	ldi	r19, 0x00	; 0
    1578:	40 e8       	ldi	r20, 0x80	; 128
    157a:	5f e3       	ldi	r21, 0x3F	; 63
    157c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1580:	88 23       	and	r24, r24
    1582:	1c f4       	brge	.+6      	; 0x158a <CLCD_voidSendData+0x1f2>
		__ticks = 1;
    1584:	81 e0       	ldi	r24, 0x01	; 1
    1586:	8c a7       	std	Y+44, r24	; 0x2c
    1588:	91 c0       	rjmp	.+290    	; 0x16ac <CLCD_voidSendData+0x314>
	else if (__tmp > 255)
    158a:	6d a5       	ldd	r22, Y+45	; 0x2d
    158c:	7e a5       	ldd	r23, Y+46	; 0x2e
    158e:	8f a5       	ldd	r24, Y+47	; 0x2f
    1590:	98 a9       	ldd	r25, Y+48	; 0x30
    1592:	20 e0       	ldi	r18, 0x00	; 0
    1594:	30 e0       	ldi	r19, 0x00	; 0
    1596:	4f e7       	ldi	r20, 0x7F	; 127
    1598:	53 e4       	ldi	r21, 0x43	; 67
    159a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    159e:	18 16       	cp	r1, r24
    15a0:	0c f0       	brlt	.+2      	; 0x15a4 <CLCD_voidSendData+0x20c>
    15a2:	7b c0       	rjmp	.+246    	; 0x169a <CLCD_voidSendData+0x302>
	{
		_delay_ms(__us / 1000.0);
    15a4:	69 a9       	ldd	r22, Y+49	; 0x31
    15a6:	7a a9       	ldd	r23, Y+50	; 0x32
    15a8:	8b a9       	ldd	r24, Y+51	; 0x33
    15aa:	9c a9       	ldd	r25, Y+52	; 0x34
    15ac:	20 e0       	ldi	r18, 0x00	; 0
    15ae:	30 e0       	ldi	r19, 0x00	; 0
    15b0:	4a e7       	ldi	r20, 0x7A	; 122
    15b2:	54 e4       	ldi	r21, 0x44	; 68
    15b4:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    15b8:	dc 01       	movw	r26, r24
    15ba:	cb 01       	movw	r24, r22
    15bc:	88 a7       	std	Y+40, r24	; 0x28
    15be:	99 a7       	std	Y+41, r25	; 0x29
    15c0:	aa a7       	std	Y+42, r26	; 0x2a
    15c2:	bb a7       	std	Y+43, r27	; 0x2b
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    15c4:	68 a5       	ldd	r22, Y+40	; 0x28
    15c6:	79 a5       	ldd	r23, Y+41	; 0x29
    15c8:	8a a5       	ldd	r24, Y+42	; 0x2a
    15ca:	9b a5       	ldd	r25, Y+43	; 0x2b
    15cc:	20 e0       	ldi	r18, 0x00	; 0
    15ce:	30 e0       	ldi	r19, 0x00	; 0
    15d0:	4a ef       	ldi	r20, 0xFA	; 250
    15d2:	54 e4       	ldi	r21, 0x44	; 68
    15d4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    15d8:	dc 01       	movw	r26, r24
    15da:	cb 01       	movw	r24, r22
    15dc:	8c a3       	std	Y+36, r24	; 0x24
    15de:	9d a3       	std	Y+37, r25	; 0x25
    15e0:	ae a3       	std	Y+38, r26	; 0x26
    15e2:	bf a3       	std	Y+39, r27	; 0x27
	if (__tmp < 1.0)
    15e4:	6c a1       	ldd	r22, Y+36	; 0x24
    15e6:	7d a1       	ldd	r23, Y+37	; 0x25
    15e8:	8e a1       	ldd	r24, Y+38	; 0x26
    15ea:	9f a1       	ldd	r25, Y+39	; 0x27
    15ec:	20 e0       	ldi	r18, 0x00	; 0
    15ee:	30 e0       	ldi	r19, 0x00	; 0
    15f0:	40 e8       	ldi	r20, 0x80	; 128
    15f2:	5f e3       	ldi	r21, 0x3F	; 63
    15f4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    15f8:	88 23       	and	r24, r24
    15fa:	2c f4       	brge	.+10     	; 0x1606 <CLCD_voidSendData+0x26e>
		__ticks = 1;
    15fc:	81 e0       	ldi	r24, 0x01	; 1
    15fe:	90 e0       	ldi	r25, 0x00	; 0
    1600:	9b a3       	std	Y+35, r25	; 0x23
    1602:	8a a3       	std	Y+34, r24	; 0x22
    1604:	3f c0       	rjmp	.+126    	; 0x1684 <CLCD_voidSendData+0x2ec>
	else if (__tmp > 65535)
    1606:	6c a1       	ldd	r22, Y+36	; 0x24
    1608:	7d a1       	ldd	r23, Y+37	; 0x25
    160a:	8e a1       	ldd	r24, Y+38	; 0x26
    160c:	9f a1       	ldd	r25, Y+39	; 0x27
    160e:	20 e0       	ldi	r18, 0x00	; 0
    1610:	3f ef       	ldi	r19, 0xFF	; 255
    1612:	4f e7       	ldi	r20, 0x7F	; 127
    1614:	57 e4       	ldi	r21, 0x47	; 71
    1616:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    161a:	18 16       	cp	r1, r24
    161c:	4c f5       	brge	.+82     	; 0x1670 <CLCD_voidSendData+0x2d8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    161e:	68 a5       	ldd	r22, Y+40	; 0x28
    1620:	79 a5       	ldd	r23, Y+41	; 0x29
    1622:	8a a5       	ldd	r24, Y+42	; 0x2a
    1624:	9b a5       	ldd	r25, Y+43	; 0x2b
    1626:	20 e0       	ldi	r18, 0x00	; 0
    1628:	30 e0       	ldi	r19, 0x00	; 0
    162a:	40 e2       	ldi	r20, 0x20	; 32
    162c:	51 e4       	ldi	r21, 0x41	; 65
    162e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1632:	dc 01       	movw	r26, r24
    1634:	cb 01       	movw	r24, r22
    1636:	bc 01       	movw	r22, r24
    1638:	cd 01       	movw	r24, r26
    163a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    163e:	dc 01       	movw	r26, r24
    1640:	cb 01       	movw	r24, r22
    1642:	9b a3       	std	Y+35, r25	; 0x23
    1644:	8a a3       	std	Y+34, r24	; 0x22
    1646:	0f c0       	rjmp	.+30     	; 0x1666 <CLCD_voidSendData+0x2ce>
    1648:	88 ec       	ldi	r24, 0xC8	; 200
    164a:	90 e0       	ldi	r25, 0x00	; 0
    164c:	99 a3       	std	Y+33, r25	; 0x21
    164e:	88 a3       	std	Y+32, r24	; 0x20
    1650:	88 a1       	ldd	r24, Y+32	; 0x20
    1652:	99 a1       	ldd	r25, Y+33	; 0x21
    1654:	01 97       	sbiw	r24, 0x01	; 1
    1656:	f1 f7       	brne	.-4      	; 0x1654 <CLCD_voidSendData+0x2bc>
    1658:	99 a3       	std	Y+33, r25	; 0x21
    165a:	88 a3       	std	Y+32, r24	; 0x20
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    165c:	8a a1       	ldd	r24, Y+34	; 0x22
    165e:	9b a1       	ldd	r25, Y+35	; 0x23
    1660:	01 97       	sbiw	r24, 0x01	; 1
    1662:	9b a3       	std	Y+35, r25	; 0x23
    1664:	8a a3       	std	Y+34, r24	; 0x22
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1666:	8a a1       	ldd	r24, Y+34	; 0x22
    1668:	9b a1       	ldd	r25, Y+35	; 0x23
    166a:	00 97       	sbiw	r24, 0x00	; 0
    166c:	69 f7       	brne	.-38     	; 0x1648 <CLCD_voidSendData+0x2b0>
    166e:	24 c0       	rjmp	.+72     	; 0x16b8 <CLCD_voidSendData+0x320>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1670:	6c a1       	ldd	r22, Y+36	; 0x24
    1672:	7d a1       	ldd	r23, Y+37	; 0x25
    1674:	8e a1       	ldd	r24, Y+38	; 0x26
    1676:	9f a1       	ldd	r25, Y+39	; 0x27
    1678:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    167c:	dc 01       	movw	r26, r24
    167e:	cb 01       	movw	r24, r22
    1680:	9b a3       	std	Y+35, r25	; 0x23
    1682:	8a a3       	std	Y+34, r24	; 0x22
    1684:	8a a1       	ldd	r24, Y+34	; 0x22
    1686:	9b a1       	ldd	r25, Y+35	; 0x23
    1688:	9f 8f       	std	Y+31, r25	; 0x1f
    168a:	8e 8f       	std	Y+30, r24	; 0x1e
    168c:	8e 8d       	ldd	r24, Y+30	; 0x1e
    168e:	9f 8d       	ldd	r25, Y+31	; 0x1f
    1690:	01 97       	sbiw	r24, 0x01	; 1
    1692:	f1 f7       	brne	.-4      	; 0x1690 <CLCD_voidSendData+0x2f8>
    1694:	9f 8f       	std	Y+31, r25	; 0x1f
    1696:	8e 8f       	std	Y+30, r24	; 0x1e
    1698:	0f c0       	rjmp	.+30     	; 0x16b8 <CLCD_voidSendData+0x320>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    169a:	6d a5       	ldd	r22, Y+45	; 0x2d
    169c:	7e a5       	ldd	r23, Y+46	; 0x2e
    169e:	8f a5       	ldd	r24, Y+47	; 0x2f
    16a0:	98 a9       	ldd	r25, Y+48	; 0x30
    16a2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    16a6:	dc 01       	movw	r26, r24
    16a8:	cb 01       	movw	r24, r22
    16aa:	8c a7       	std	Y+44, r24	; 0x2c
    16ac:	8c a5       	ldd	r24, Y+44	; 0x2c
    16ae:	8d 8f       	std	Y+29, r24	; 0x1d
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    16b0:	8d 8d       	ldd	r24, Y+29	; 0x1d
    16b2:	8a 95       	dec	r24
    16b4:	f1 f7       	brne	.-4      	; 0x16b2 <CLCD_voidSendData+0x31a>
    16b6:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_us(100);

	/*set low 4 bits*/
	/*setportvalue(CLCD_DATA_PORT, (copy_u8Data<<4)& 0xf0);*/
	setbitvalue(CLCD_DATA_PORT, CLCD_DATA_pin4, GET_BIT(copy_u8Data,0));
    16b8:	fe 01       	movw	r30, r28
    16ba:	ed 5b       	subi	r30, 0xBD	; 189
    16bc:	ff 4f       	sbci	r31, 0xFF	; 255
    16be:	80 81       	ld	r24, Z
    16c0:	98 2f       	mov	r25, r24
    16c2:	91 70       	andi	r25, 0x01	; 1
    16c4:	82 e0       	ldi	r24, 0x02	; 2
    16c6:	64 e0       	ldi	r22, 0x04	; 4
    16c8:	49 2f       	mov	r20, r25
    16ca:	0e 94 08 1c 	call	0x3810	; 0x3810 <setbitvalue>
	setbitvalue(CLCD_DATA_PORT, CLCD_DATA_pin5, GET_BIT(copy_u8Data,1));
    16ce:	fe 01       	movw	r30, r28
    16d0:	ed 5b       	subi	r30, 0xBD	; 189
    16d2:	ff 4f       	sbci	r31, 0xFF	; 255
    16d4:	80 81       	ld	r24, Z
    16d6:	86 95       	lsr	r24
    16d8:	98 2f       	mov	r25, r24
    16da:	91 70       	andi	r25, 0x01	; 1
    16dc:	82 e0       	ldi	r24, 0x02	; 2
    16de:	65 e0       	ldi	r22, 0x05	; 5
    16e0:	49 2f       	mov	r20, r25
    16e2:	0e 94 08 1c 	call	0x3810	; 0x3810 <setbitvalue>
	setbitvalue(CLCD_DATA_PORT, CLCD_DATA_pin6, GET_BIT(copy_u8Data,2));
    16e6:	fe 01       	movw	r30, r28
    16e8:	ed 5b       	subi	r30, 0xBD	; 189
    16ea:	ff 4f       	sbci	r31, 0xFF	; 255
    16ec:	80 81       	ld	r24, Z
    16ee:	86 95       	lsr	r24
    16f0:	86 95       	lsr	r24
    16f2:	98 2f       	mov	r25, r24
    16f4:	91 70       	andi	r25, 0x01	; 1
    16f6:	82 e0       	ldi	r24, 0x02	; 2
    16f8:	66 e0       	ldi	r22, 0x06	; 6
    16fa:	49 2f       	mov	r20, r25
    16fc:	0e 94 08 1c 	call	0x3810	; 0x3810 <setbitvalue>
	setbitvalue(CLCD_DATA_PORT, CLCD_DATA_pin7, GET_BIT(copy_u8Data,3));
    1700:	fe 01       	movw	r30, r28
    1702:	ed 5b       	subi	r30, 0xBD	; 189
    1704:	ff 4f       	sbci	r31, 0xFF	; 255
    1706:	80 81       	ld	r24, Z
    1708:	86 95       	lsr	r24
    170a:	86 95       	lsr	r24
    170c:	86 95       	lsr	r24
    170e:	98 2f       	mov	r25, r24
    1710:	91 70       	andi	r25, 0x01	; 1
    1712:	82 e0       	ldi	r24, 0x02	; 2
    1714:	67 e0       	ldi	r22, 0x07	; 7
    1716:	49 2f       	mov	r20, r25
    1718:	0e 94 08 1c 	call	0x3810	; 0x3810 <setbitvalue>
	/*set the enable pulse..*/
	setbitvalue(CLCD_CLR_PORT, CLCD_E_PIN, DIO_u8PIN_HIGH);
    171c:	82 e0       	ldi	r24, 0x02	; 2
    171e:	62 e0       	ldi	r22, 0x02	; 2
    1720:	41 e0       	ldi	r20, 0x01	; 1
    1722:	0e 94 08 1c 	call	0x3810	; 0x3810 <setbitvalue>
    1726:	80 e0       	ldi	r24, 0x00	; 0
    1728:	90 e0       	ldi	r25, 0x00	; 0
    172a:	a0 e8       	ldi	r26, 0x80	; 128
    172c:	bf e3       	ldi	r27, 0x3F	; 63
    172e:	89 8f       	std	Y+25, r24	; 0x19
    1730:	9a 8f       	std	Y+26, r25	; 0x1a
    1732:	ab 8f       	std	Y+27, r26	; 0x1b
    1734:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1736:	69 8d       	ldd	r22, Y+25	; 0x19
    1738:	7a 8d       	ldd	r23, Y+26	; 0x1a
    173a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    173c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    173e:	20 e0       	ldi	r18, 0x00	; 0
    1740:	30 e0       	ldi	r19, 0x00	; 0
    1742:	4a ef       	ldi	r20, 0xFA	; 250
    1744:	54 e4       	ldi	r21, 0x44	; 68
    1746:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    174a:	dc 01       	movw	r26, r24
    174c:	cb 01       	movw	r24, r22
    174e:	8d 8b       	std	Y+21, r24	; 0x15
    1750:	9e 8b       	std	Y+22, r25	; 0x16
    1752:	af 8b       	std	Y+23, r26	; 0x17
    1754:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1756:	6d 89       	ldd	r22, Y+21	; 0x15
    1758:	7e 89       	ldd	r23, Y+22	; 0x16
    175a:	8f 89       	ldd	r24, Y+23	; 0x17
    175c:	98 8d       	ldd	r25, Y+24	; 0x18
    175e:	20 e0       	ldi	r18, 0x00	; 0
    1760:	30 e0       	ldi	r19, 0x00	; 0
    1762:	40 e8       	ldi	r20, 0x80	; 128
    1764:	5f e3       	ldi	r21, 0x3F	; 63
    1766:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    176a:	88 23       	and	r24, r24
    176c:	2c f4       	brge	.+10     	; 0x1778 <CLCD_voidSendData+0x3e0>
		__ticks = 1;
    176e:	81 e0       	ldi	r24, 0x01	; 1
    1770:	90 e0       	ldi	r25, 0x00	; 0
    1772:	9c 8b       	std	Y+20, r25	; 0x14
    1774:	8b 8b       	std	Y+19, r24	; 0x13
    1776:	3f c0       	rjmp	.+126    	; 0x17f6 <CLCD_voidSendData+0x45e>
	else if (__tmp > 65535)
    1778:	6d 89       	ldd	r22, Y+21	; 0x15
    177a:	7e 89       	ldd	r23, Y+22	; 0x16
    177c:	8f 89       	ldd	r24, Y+23	; 0x17
    177e:	98 8d       	ldd	r25, Y+24	; 0x18
    1780:	20 e0       	ldi	r18, 0x00	; 0
    1782:	3f ef       	ldi	r19, 0xFF	; 255
    1784:	4f e7       	ldi	r20, 0x7F	; 127
    1786:	57 e4       	ldi	r21, 0x47	; 71
    1788:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    178c:	18 16       	cp	r1, r24
    178e:	4c f5       	brge	.+82     	; 0x17e2 <CLCD_voidSendData+0x44a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1790:	69 8d       	ldd	r22, Y+25	; 0x19
    1792:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1794:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1796:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1798:	20 e0       	ldi	r18, 0x00	; 0
    179a:	30 e0       	ldi	r19, 0x00	; 0
    179c:	40 e2       	ldi	r20, 0x20	; 32
    179e:	51 e4       	ldi	r21, 0x41	; 65
    17a0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    17a4:	dc 01       	movw	r26, r24
    17a6:	cb 01       	movw	r24, r22
    17a8:	bc 01       	movw	r22, r24
    17aa:	cd 01       	movw	r24, r26
    17ac:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    17b0:	dc 01       	movw	r26, r24
    17b2:	cb 01       	movw	r24, r22
    17b4:	9c 8b       	std	Y+20, r25	; 0x14
    17b6:	8b 8b       	std	Y+19, r24	; 0x13
    17b8:	0f c0       	rjmp	.+30     	; 0x17d8 <CLCD_voidSendData+0x440>
    17ba:	88 ec       	ldi	r24, 0xC8	; 200
    17bc:	90 e0       	ldi	r25, 0x00	; 0
    17be:	9a 8b       	std	Y+18, r25	; 0x12
    17c0:	89 8b       	std	Y+17, r24	; 0x11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    17c2:	89 89       	ldd	r24, Y+17	; 0x11
    17c4:	9a 89       	ldd	r25, Y+18	; 0x12
    17c6:	01 97       	sbiw	r24, 0x01	; 1
    17c8:	f1 f7       	brne	.-4      	; 0x17c6 <CLCD_voidSendData+0x42e>
    17ca:	9a 8b       	std	Y+18, r25	; 0x12
    17cc:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    17ce:	8b 89       	ldd	r24, Y+19	; 0x13
    17d0:	9c 89       	ldd	r25, Y+20	; 0x14
    17d2:	01 97       	sbiw	r24, 0x01	; 1
    17d4:	9c 8b       	std	Y+20, r25	; 0x14
    17d6:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    17d8:	8b 89       	ldd	r24, Y+19	; 0x13
    17da:	9c 89       	ldd	r25, Y+20	; 0x14
    17dc:	00 97       	sbiw	r24, 0x00	; 0
    17de:	69 f7       	brne	.-38     	; 0x17ba <CLCD_voidSendData+0x422>
    17e0:	14 c0       	rjmp	.+40     	; 0x180a <CLCD_voidSendData+0x472>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    17e2:	6d 89       	ldd	r22, Y+21	; 0x15
    17e4:	7e 89       	ldd	r23, Y+22	; 0x16
    17e6:	8f 89       	ldd	r24, Y+23	; 0x17
    17e8:	98 8d       	ldd	r25, Y+24	; 0x18
    17ea:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    17ee:	dc 01       	movw	r26, r24
    17f0:	cb 01       	movw	r24, r22
    17f2:	9c 8b       	std	Y+20, r25	; 0x14
    17f4:	8b 8b       	std	Y+19, r24	; 0x13
    17f6:	8b 89       	ldd	r24, Y+19	; 0x13
    17f8:	9c 89       	ldd	r25, Y+20	; 0x14
    17fa:	98 8b       	std	Y+16, r25	; 0x10
    17fc:	8f 87       	std	Y+15, r24	; 0x0f
    17fe:	8f 85       	ldd	r24, Y+15	; 0x0f
    1800:	98 89       	ldd	r25, Y+16	; 0x10
    1802:	01 97       	sbiw	r24, 0x01	; 1
    1804:	f1 f7       	brne	.-4      	; 0x1802 <CLCD_voidSendData+0x46a>
    1806:	98 8b       	std	Y+16, r25	; 0x10
    1808:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	setbitvalue(CLCD_CLR_PORT, CLCD_E_PIN, DIO_u8PIN_LOW);
    180a:	82 e0       	ldi	r24, 0x02	; 2
    180c:	62 e0       	ldi	r22, 0x02	; 2
    180e:	40 e0       	ldi	r20, 0x00	; 0
    1810:	0e 94 08 1c 	call	0x3810	; 0x3810 <setbitvalue>
    1814:	80 e0       	ldi	r24, 0x00	; 0
    1816:	90 e0       	ldi	r25, 0x00	; 0
    1818:	a0 e8       	ldi	r26, 0x80	; 128
    181a:	bf e3       	ldi	r27, 0x3F	; 63
    181c:	8b 87       	std	Y+11, r24	; 0x0b
    181e:	9c 87       	std	Y+12, r25	; 0x0c
    1820:	ad 87       	std	Y+13, r26	; 0x0d
    1822:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1824:	6b 85       	ldd	r22, Y+11	; 0x0b
    1826:	7c 85       	ldd	r23, Y+12	; 0x0c
    1828:	8d 85       	ldd	r24, Y+13	; 0x0d
    182a:	9e 85       	ldd	r25, Y+14	; 0x0e
    182c:	20 e0       	ldi	r18, 0x00	; 0
    182e:	30 e0       	ldi	r19, 0x00	; 0
    1830:	4a ef       	ldi	r20, 0xFA	; 250
    1832:	54 e4       	ldi	r21, 0x44	; 68
    1834:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1838:	dc 01       	movw	r26, r24
    183a:	cb 01       	movw	r24, r22
    183c:	8f 83       	std	Y+7, r24	; 0x07
    183e:	98 87       	std	Y+8, r25	; 0x08
    1840:	a9 87       	std	Y+9, r26	; 0x09
    1842:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1844:	6f 81       	ldd	r22, Y+7	; 0x07
    1846:	78 85       	ldd	r23, Y+8	; 0x08
    1848:	89 85       	ldd	r24, Y+9	; 0x09
    184a:	9a 85       	ldd	r25, Y+10	; 0x0a
    184c:	20 e0       	ldi	r18, 0x00	; 0
    184e:	30 e0       	ldi	r19, 0x00	; 0
    1850:	40 e8       	ldi	r20, 0x80	; 128
    1852:	5f e3       	ldi	r21, 0x3F	; 63
    1854:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1858:	88 23       	and	r24, r24
    185a:	2c f4       	brge	.+10     	; 0x1866 <CLCD_voidSendData+0x4ce>
		__ticks = 1;
    185c:	81 e0       	ldi	r24, 0x01	; 1
    185e:	90 e0       	ldi	r25, 0x00	; 0
    1860:	9e 83       	std	Y+6, r25	; 0x06
    1862:	8d 83       	std	Y+5, r24	; 0x05
    1864:	3f c0       	rjmp	.+126    	; 0x18e4 <CLCD_voidSendData+0x54c>
	else if (__tmp > 65535)
    1866:	6f 81       	ldd	r22, Y+7	; 0x07
    1868:	78 85       	ldd	r23, Y+8	; 0x08
    186a:	89 85       	ldd	r24, Y+9	; 0x09
    186c:	9a 85       	ldd	r25, Y+10	; 0x0a
    186e:	20 e0       	ldi	r18, 0x00	; 0
    1870:	3f ef       	ldi	r19, 0xFF	; 255
    1872:	4f e7       	ldi	r20, 0x7F	; 127
    1874:	57 e4       	ldi	r21, 0x47	; 71
    1876:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    187a:	18 16       	cp	r1, r24
    187c:	4c f5       	brge	.+82     	; 0x18d0 <CLCD_voidSendData+0x538>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    187e:	6b 85       	ldd	r22, Y+11	; 0x0b
    1880:	7c 85       	ldd	r23, Y+12	; 0x0c
    1882:	8d 85       	ldd	r24, Y+13	; 0x0d
    1884:	9e 85       	ldd	r25, Y+14	; 0x0e
    1886:	20 e0       	ldi	r18, 0x00	; 0
    1888:	30 e0       	ldi	r19, 0x00	; 0
    188a:	40 e2       	ldi	r20, 0x20	; 32
    188c:	51 e4       	ldi	r21, 0x41	; 65
    188e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1892:	dc 01       	movw	r26, r24
    1894:	cb 01       	movw	r24, r22
    1896:	bc 01       	movw	r22, r24
    1898:	cd 01       	movw	r24, r26
    189a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    189e:	dc 01       	movw	r26, r24
    18a0:	cb 01       	movw	r24, r22
    18a2:	9e 83       	std	Y+6, r25	; 0x06
    18a4:	8d 83       	std	Y+5, r24	; 0x05
    18a6:	0f c0       	rjmp	.+30     	; 0x18c6 <CLCD_voidSendData+0x52e>
    18a8:	88 ec       	ldi	r24, 0xC8	; 200
    18aa:	90 e0       	ldi	r25, 0x00	; 0
    18ac:	9c 83       	std	Y+4, r25	; 0x04
    18ae:	8b 83       	std	Y+3, r24	; 0x03
    18b0:	8b 81       	ldd	r24, Y+3	; 0x03
    18b2:	9c 81       	ldd	r25, Y+4	; 0x04
    18b4:	01 97       	sbiw	r24, 0x01	; 1
    18b6:	f1 f7       	brne	.-4      	; 0x18b4 <CLCD_voidSendData+0x51c>
    18b8:	9c 83       	std	Y+4, r25	; 0x04
    18ba:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    18bc:	8d 81       	ldd	r24, Y+5	; 0x05
    18be:	9e 81       	ldd	r25, Y+6	; 0x06
    18c0:	01 97       	sbiw	r24, 0x01	; 1
    18c2:	9e 83       	std	Y+6, r25	; 0x06
    18c4:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    18c6:	8d 81       	ldd	r24, Y+5	; 0x05
    18c8:	9e 81       	ldd	r25, Y+6	; 0x06
    18ca:	00 97       	sbiw	r24, 0x00	; 0
    18cc:	69 f7       	brne	.-38     	; 0x18a8 <CLCD_voidSendData+0x510>
    18ce:	14 c0       	rjmp	.+40     	; 0x18f8 <CLCD_voidSendData+0x560>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    18d0:	6f 81       	ldd	r22, Y+7	; 0x07
    18d2:	78 85       	ldd	r23, Y+8	; 0x08
    18d4:	89 85       	ldd	r24, Y+9	; 0x09
    18d6:	9a 85       	ldd	r25, Y+10	; 0x0a
    18d8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    18dc:	dc 01       	movw	r26, r24
    18de:	cb 01       	movw	r24, r22
    18e0:	9e 83       	std	Y+6, r25	; 0x06
    18e2:	8d 83       	std	Y+5, r24	; 0x05
    18e4:	8d 81       	ldd	r24, Y+5	; 0x05
    18e6:	9e 81       	ldd	r25, Y+6	; 0x06
    18e8:	9a 83       	std	Y+2, r25	; 0x02
    18ea:	89 83       	std	Y+1, r24	; 0x01
    18ec:	89 81       	ldd	r24, Y+1	; 0x01
    18ee:	9a 81       	ldd	r25, Y+2	; 0x02
    18f0:	01 97       	sbiw	r24, 0x01	; 1
    18f2:	f1 f7       	brne	.-4      	; 0x18f0 <CLCD_voidSendData+0x558>
    18f4:	9a 83       	std	Y+2, r25	; 0x02
    18f6:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
#endif
}
    18f8:	cd 5b       	subi	r28, 0xBD	; 189
    18fa:	df 4f       	sbci	r29, 0xFF	; 255
    18fc:	0f b6       	in	r0, 0x3f	; 63
    18fe:	f8 94       	cli
    1900:	de bf       	out	0x3e, r29	; 62
    1902:	0f be       	out	0x3f, r0	; 63
    1904:	cd bf       	out	0x3d, r28	; 61
    1906:	cf 91       	pop	r28
    1908:	df 91       	pop	r29
    190a:	08 95       	ret

0000190c <CLCD_voidInit>:
void CLCD_voidInit(void)
{
    190c:	df 93       	push	r29
    190e:	cf 93       	push	r28
    1910:	cd b7       	in	r28, 0x3d	; 61
    1912:	de b7       	in	r29, 0x3e	; 62
    1914:	2e 97       	sbiw	r28, 0x0e	; 14
    1916:	0f b6       	in	r0, 0x3f	; 63
    1918:	f8 94       	cli
    191a:	de bf       	out	0x3e, r29	; 62
    191c:	0f be       	out	0x3f, r0	; 63
    191e:	cd bf       	out	0x3d, r28	; 61
    1920:	80 e0       	ldi	r24, 0x00	; 0
    1922:	90 e0       	ldi	r25, 0x00	; 0
    1924:	a4 e2       	ldi	r26, 0x24	; 36
    1926:	b2 e4       	ldi	r27, 0x42	; 66
    1928:	8b 87       	std	Y+11, r24	; 0x0b
    192a:	9c 87       	std	Y+12, r25	; 0x0c
    192c:	ad 87       	std	Y+13, r26	; 0x0d
    192e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1930:	6b 85       	ldd	r22, Y+11	; 0x0b
    1932:	7c 85       	ldd	r23, Y+12	; 0x0c
    1934:	8d 85       	ldd	r24, Y+13	; 0x0d
    1936:	9e 85       	ldd	r25, Y+14	; 0x0e
    1938:	20 e0       	ldi	r18, 0x00	; 0
    193a:	30 e0       	ldi	r19, 0x00	; 0
    193c:	4a ef       	ldi	r20, 0xFA	; 250
    193e:	54 e4       	ldi	r21, 0x44	; 68
    1940:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1944:	dc 01       	movw	r26, r24
    1946:	cb 01       	movw	r24, r22
    1948:	8f 83       	std	Y+7, r24	; 0x07
    194a:	98 87       	std	Y+8, r25	; 0x08
    194c:	a9 87       	std	Y+9, r26	; 0x09
    194e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1950:	6f 81       	ldd	r22, Y+7	; 0x07
    1952:	78 85       	ldd	r23, Y+8	; 0x08
    1954:	89 85       	ldd	r24, Y+9	; 0x09
    1956:	9a 85       	ldd	r25, Y+10	; 0x0a
    1958:	20 e0       	ldi	r18, 0x00	; 0
    195a:	30 e0       	ldi	r19, 0x00	; 0
    195c:	40 e8       	ldi	r20, 0x80	; 128
    195e:	5f e3       	ldi	r21, 0x3F	; 63
    1960:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1964:	88 23       	and	r24, r24
    1966:	2c f4       	brge	.+10     	; 0x1972 <CLCD_voidInit+0x66>
		__ticks = 1;
    1968:	81 e0       	ldi	r24, 0x01	; 1
    196a:	90 e0       	ldi	r25, 0x00	; 0
    196c:	9e 83       	std	Y+6, r25	; 0x06
    196e:	8d 83       	std	Y+5, r24	; 0x05
    1970:	3f c0       	rjmp	.+126    	; 0x19f0 <CLCD_voidInit+0xe4>
	else if (__tmp > 65535)
    1972:	6f 81       	ldd	r22, Y+7	; 0x07
    1974:	78 85       	ldd	r23, Y+8	; 0x08
    1976:	89 85       	ldd	r24, Y+9	; 0x09
    1978:	9a 85       	ldd	r25, Y+10	; 0x0a
    197a:	20 e0       	ldi	r18, 0x00	; 0
    197c:	3f ef       	ldi	r19, 0xFF	; 255
    197e:	4f e7       	ldi	r20, 0x7F	; 127
    1980:	57 e4       	ldi	r21, 0x47	; 71
    1982:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1986:	18 16       	cp	r1, r24
    1988:	4c f5       	brge	.+82     	; 0x19dc <CLCD_voidInit+0xd0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    198a:	6b 85       	ldd	r22, Y+11	; 0x0b
    198c:	7c 85       	ldd	r23, Y+12	; 0x0c
    198e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1990:	9e 85       	ldd	r25, Y+14	; 0x0e
    1992:	20 e0       	ldi	r18, 0x00	; 0
    1994:	30 e0       	ldi	r19, 0x00	; 0
    1996:	40 e2       	ldi	r20, 0x20	; 32
    1998:	51 e4       	ldi	r21, 0x41	; 65
    199a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    199e:	dc 01       	movw	r26, r24
    19a0:	cb 01       	movw	r24, r22
    19a2:	bc 01       	movw	r22, r24
    19a4:	cd 01       	movw	r24, r26
    19a6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    19aa:	dc 01       	movw	r26, r24
    19ac:	cb 01       	movw	r24, r22
    19ae:	9e 83       	std	Y+6, r25	; 0x06
    19b0:	8d 83       	std	Y+5, r24	; 0x05
    19b2:	0f c0       	rjmp	.+30     	; 0x19d2 <CLCD_voidInit+0xc6>
    19b4:	88 ec       	ldi	r24, 0xC8	; 200
    19b6:	90 e0       	ldi	r25, 0x00	; 0
    19b8:	9c 83       	std	Y+4, r25	; 0x04
    19ba:	8b 83       	std	Y+3, r24	; 0x03
    19bc:	8b 81       	ldd	r24, Y+3	; 0x03
    19be:	9c 81       	ldd	r25, Y+4	; 0x04
    19c0:	01 97       	sbiw	r24, 0x01	; 1
    19c2:	f1 f7       	brne	.-4      	; 0x19c0 <CLCD_voidInit+0xb4>
    19c4:	9c 83       	std	Y+4, r25	; 0x04
    19c6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    19c8:	8d 81       	ldd	r24, Y+5	; 0x05
    19ca:	9e 81       	ldd	r25, Y+6	; 0x06
    19cc:	01 97       	sbiw	r24, 0x01	; 1
    19ce:	9e 83       	std	Y+6, r25	; 0x06
    19d0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    19d2:	8d 81       	ldd	r24, Y+5	; 0x05
    19d4:	9e 81       	ldd	r25, Y+6	; 0x06
    19d6:	00 97       	sbiw	r24, 0x00	; 0
    19d8:	69 f7       	brne	.-38     	; 0x19b4 <CLCD_voidInit+0xa8>
    19da:	14 c0       	rjmp	.+40     	; 0x1a04 <CLCD_voidInit+0xf8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    19dc:	6f 81       	ldd	r22, Y+7	; 0x07
    19de:	78 85       	ldd	r23, Y+8	; 0x08
    19e0:	89 85       	ldd	r24, Y+9	; 0x09
    19e2:	9a 85       	ldd	r25, Y+10	; 0x0a
    19e4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    19e8:	dc 01       	movw	r26, r24
    19ea:	cb 01       	movw	r24, r22
    19ec:	9e 83       	std	Y+6, r25	; 0x06
    19ee:	8d 83       	std	Y+5, r24	; 0x05
    19f0:	8d 81       	ldd	r24, Y+5	; 0x05
    19f2:	9e 81       	ldd	r25, Y+6	; 0x06
    19f4:	9a 83       	std	Y+2, r25	; 0x02
    19f6:	89 83       	std	Y+1, r24	; 0x01
    19f8:	89 81       	ldd	r24, Y+1	; 0x01
    19fa:	9a 81       	ldd	r25, Y+2	; 0x02
    19fc:	01 97       	sbiw	r24, 0x01	; 1
    19fe:	f1 f7       	brne	.-4      	; 0x19fc <CLCD_voidInit+0xf0>
    1a00:	9a 83       	std	Y+2, r25	; 0x02
    1a02:	89 83       	std	Y+1, r24	; 0x01
#elif mode ==1
	{
		/*wait for more than 40 ms*/
		_delay_ms(41);

		CLCD_voidSendCommand(0x33);
    1a04:	83 e3       	ldi	r24, 0x33	; 51
    1a06:	0e 94 81 07 	call	0xf02	; 0xf02 <CLCD_voidSendCommand>
		CLCD_voidSendCommand(0x32);
    1a0a:	82 e3       	ldi	r24, 0x32	; 50
    1a0c:	0e 94 81 07 	call	0xf02	; 0xf02 <CLCD_voidSendCommand>


		/*function set command : 2line ,5*8 front size*/
		CLCD_voidSendCommand(0x28);
    1a10:	88 e2       	ldi	r24, 0x28	; 40
    1a12:	0e 94 81 07 	call	0xf02	; 0xf02 <CLCD_voidSendCommand>

		/*diplaly on off control,display enable,cursor enable,blink enable*/
		CLCD_voidSendCommand(0b00001100);
    1a16:	8c e0       	ldi	r24, 0x0C	; 12
    1a18:	0e 94 81 07 	call	0xf02	; 0xf02 <CLCD_voidSendCommand>

		/*clear display*/
		CLCD_voidSendCommand(1);
    1a1c:	81 e0       	ldi	r24, 0x01	; 1
    1a1e:	0e 94 81 07 	call	0xf02	; 0xf02 <CLCD_voidSendCommand>
	}
#endif

}
    1a22:	2e 96       	adiw	r28, 0x0e	; 14
    1a24:	0f b6       	in	r0, 0x3f	; 63
    1a26:	f8 94       	cli
    1a28:	de bf       	out	0x3e, r29	; 62
    1a2a:	0f be       	out	0x3f, r0	; 63
    1a2c:	cd bf       	out	0x3d, r28	; 61
    1a2e:	cf 91       	pop	r28
    1a30:	df 91       	pop	r29
    1a32:	08 95       	ret

00001a34 <CLCD_voidSendString>:
void CLCD_voidSendString(const char* copy_string)
{
    1a34:	df 93       	push	r29
    1a36:	cf 93       	push	r28
    1a38:	00 d0       	rcall	.+0      	; 0x1a3a <CLCD_voidSendString+0x6>
    1a3a:	cd b7       	in	r28, 0x3d	; 61
    1a3c:	de b7       	in	r29, 0x3e	; 62
    1a3e:	9a 83       	std	Y+2, r25	; 0x02
    1a40:	89 83       	std	Y+1, r24	; 0x01
    1a42:	0a c0       	rjmp	.+20     	; 0x1a58 <CLCD_voidSendString+0x24>
	while(*copy_string !='\0')
	{
		CLCD_voidSendData(*copy_string);
    1a44:	e9 81       	ldd	r30, Y+1	; 0x01
    1a46:	fa 81       	ldd	r31, Y+2	; 0x02
    1a48:	80 81       	ld	r24, Z
    1a4a:	0e 94 cc 09 	call	0x1398	; 0x1398 <CLCD_voidSendData>
		copy_string++;
    1a4e:	89 81       	ldd	r24, Y+1	; 0x01
    1a50:	9a 81       	ldd	r25, Y+2	; 0x02
    1a52:	01 96       	adiw	r24, 0x01	; 1
    1a54:	9a 83       	std	Y+2, r25	; 0x02
    1a56:	89 83       	std	Y+1, r24	; 0x01
#endif

}
void CLCD_voidSendString(const char* copy_string)
{
	while(*copy_string !='\0')
    1a58:	e9 81       	ldd	r30, Y+1	; 0x01
    1a5a:	fa 81       	ldd	r31, Y+2	; 0x02
    1a5c:	80 81       	ld	r24, Z
    1a5e:	88 23       	and	r24, r24
    1a60:	89 f7       	brne	.-30     	; 0x1a44 <CLCD_voidSendString+0x10>
		CLCD_voidSendData(*copy_string);
		copy_string++;

	}

}
    1a62:	0f 90       	pop	r0
    1a64:	0f 90       	pop	r0
    1a66:	cf 91       	pop	r28
    1a68:	df 91       	pop	r29
    1a6a:	08 95       	ret

00001a6c <CLCD_voidGOTOXY>:
void CLCD_voidGOTOXY(u8 copy_u8xpostion,u8 copy_u8ypostion)
{
    1a6c:	df 93       	push	r29
    1a6e:	cf 93       	push	r28
    1a70:	00 d0       	rcall	.+0      	; 0x1a72 <CLCD_voidGOTOXY+0x6>
    1a72:	0f 92       	push	r0
    1a74:	cd b7       	in	r28, 0x3d	; 61
    1a76:	de b7       	in	r29, 0x3e	; 62
    1a78:	8a 83       	std	Y+2, r24	; 0x02
    1a7a:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8Address;
	if(copy_u8xpostion==0)
    1a7c:	8a 81       	ldd	r24, Y+2	; 0x02
    1a7e:	88 23       	and	r24, r24
    1a80:	19 f4       	brne	.+6      	; 0x1a88 <CLCD_voidGOTOXY+0x1c>
	{
		/*the location at the frist line */
		Local_u8Address=copy_u8ypostion;
    1a82:	8b 81       	ldd	r24, Y+3	; 0x03
    1a84:	89 83       	std	Y+1, r24	; 0x01
    1a86:	06 c0       	rjmp	.+12     	; 0x1a94 <CLCD_voidGOTOXY+0x28>
	}
	else if(copy_u8xpostion==1)
    1a88:	8a 81       	ldd	r24, Y+2	; 0x02
    1a8a:	81 30       	cpi	r24, 0x01	; 1
    1a8c:	19 f4       	brne	.+6      	; 0x1a94 <CLCD_voidGOTOXY+0x28>
	{
		/*the location at the second line*/
		Local_u8Address=0x40+copy_u8ypostion;
    1a8e:	8b 81       	ldd	r24, Y+3	; 0x03
    1a90:	80 5c       	subi	r24, 0xC0	; 192
    1a92:	89 83       	std	Y+1, r24	; 0x01
	}
	/*set bit 7 in DDRAM address and send command*/
	CLCD_voidSendCommand(Local_u8Address+128);
    1a94:	89 81       	ldd	r24, Y+1	; 0x01
    1a96:	80 58       	subi	r24, 0x80	; 128
    1a98:	0e 94 81 07 	call	0xf02	; 0xf02 <CLCD_voidSendCommand>
}
    1a9c:	0f 90       	pop	r0
    1a9e:	0f 90       	pop	r0
    1aa0:	0f 90       	pop	r0
    1aa2:	cf 91       	pop	r28
    1aa4:	df 91       	pop	r29
    1aa6:	08 95       	ret

00001aa8 <CLCD_voidWrite_SpacialC>:

void CLCD_voidWrite_SpacialC(u8* copy_pu8Arr,u8 copy_u8Blocknum,u8 copy_u8xpos,u8 copy_u8ypos)
{
    1aa8:	df 93       	push	r29
    1aaa:	cf 93       	push	r28
    1aac:	cd b7       	in	r28, 0x3d	; 61
    1aae:	de b7       	in	r29, 0x3e	; 62
    1ab0:	27 97       	sbiw	r28, 0x07	; 7
    1ab2:	0f b6       	in	r0, 0x3f	; 63
    1ab4:	f8 94       	cli
    1ab6:	de bf       	out	0x3e, r29	; 62
    1ab8:	0f be       	out	0x3f, r0	; 63
    1aba:	cd bf       	out	0x3d, r28	; 61
    1abc:	9c 83       	std	Y+4, r25	; 0x04
    1abe:	8b 83       	std	Y+3, r24	; 0x03
    1ac0:	6d 83       	std	Y+5, r22	; 0x05
    1ac2:	4e 83       	std	Y+6, r20	; 0x06
    1ac4:	2f 83       	std	Y+7, r18	; 0x07
	/* write into the CGRAM*/
	u8 address=8*copy_u8Blocknum;
    1ac6:	8d 81       	ldd	r24, Y+5	; 0x05
    1ac8:	88 2f       	mov	r24, r24
    1aca:	90 e0       	ldi	r25, 0x00	; 0
    1acc:	88 0f       	add	r24, r24
    1ace:	99 1f       	adc	r25, r25
    1ad0:	88 0f       	add	r24, r24
    1ad2:	99 1f       	adc	r25, r25
    1ad4:	88 0f       	add	r24, r24
    1ad6:	99 1f       	adc	r25, r25
    1ad8:	8a 83       	std	Y+2, r24	; 0x02
	CLCD_voidSendCommand(address+64);
    1ada:	8a 81       	ldd	r24, Y+2	; 0x02
    1adc:	80 5c       	subi	r24, 0xC0	; 192
    1ade:	0e 94 81 07 	call	0xf02	; 0xf02 <CLCD_voidSendCommand>
	for(u8 i=0;i<8;i++)
    1ae2:	19 82       	std	Y+1, r1	; 0x01
    1ae4:	0e c0       	rjmp	.+28     	; 0x1b02 <CLCD_voidWrite_SpacialC+0x5a>
	{
		CLCD_voidSendData(copy_pu8Arr[i]);
    1ae6:	89 81       	ldd	r24, Y+1	; 0x01
    1ae8:	28 2f       	mov	r18, r24
    1aea:	30 e0       	ldi	r19, 0x00	; 0
    1aec:	8b 81       	ldd	r24, Y+3	; 0x03
    1aee:	9c 81       	ldd	r25, Y+4	; 0x04
    1af0:	fc 01       	movw	r30, r24
    1af2:	e2 0f       	add	r30, r18
    1af4:	f3 1f       	adc	r31, r19
    1af6:	80 81       	ld	r24, Z
    1af8:	0e 94 cc 09 	call	0x1398	; 0x1398 <CLCD_voidSendData>
void CLCD_voidWrite_SpacialC(u8* copy_pu8Arr,u8 copy_u8Blocknum,u8 copy_u8xpos,u8 copy_u8ypos)
{
	/* write into the CGRAM*/
	u8 address=8*copy_u8Blocknum;
	CLCD_voidSendCommand(address+64);
	for(u8 i=0;i<8;i++)
    1afc:	89 81       	ldd	r24, Y+1	; 0x01
    1afe:	8f 5f       	subi	r24, 0xFF	; 255
    1b00:	89 83       	std	Y+1, r24	; 0x01
    1b02:	89 81       	ldd	r24, Y+1	; 0x01
    1b04:	88 30       	cpi	r24, 0x08	; 8
    1b06:	78 f3       	brcs	.-34     	; 0x1ae6 <CLCD_voidWrite_SpacialC+0x3e>
	{
		CLCD_voidSendData(copy_pu8Arr[i]);
	}
	/*return to dd ram*/
	CLCD_voidGOTOXY(copy_u8xpos	, copy_u8ypos);
    1b08:	8e 81       	ldd	r24, Y+6	; 0x06
    1b0a:	6f 81       	ldd	r22, Y+7	; 0x07
    1b0c:	0e 94 36 0d 	call	0x1a6c	; 0x1a6c <CLCD_voidGOTOXY>

	CLCD_voidSendData(copy_u8Blocknum);
    1b10:	8d 81       	ldd	r24, Y+5	; 0x05
    1b12:	0e 94 cc 09 	call	0x1398	; 0x1398 <CLCD_voidSendData>

}
    1b16:	27 96       	adiw	r28, 0x07	; 7
    1b18:	0f b6       	in	r0, 0x3f	; 63
    1b1a:	f8 94       	cli
    1b1c:	de bf       	out	0x3e, r29	; 62
    1b1e:	0f be       	out	0x3f, r0	; 63
    1b20:	cd bf       	out	0x3d, r28	; 61
    1b22:	cf 91       	pop	r28
    1b24:	df 91       	pop	r29
    1b26:	08 95       	ret

00001b28 <CLCD_voidNumber>:
void CLCD_voidNumber(u32 copy_u32Number)
{
    1b28:	0f 93       	push	r16
    1b2a:	1f 93       	push	r17
    1b2c:	df 93       	push	r29
    1b2e:	cf 93       	push	r28
    1b30:	cd b7       	in	r28, 0x3d	; 61
    1b32:	de b7       	in	r29, 0x3e	; 62
    1b34:	61 97       	sbiw	r28, 0x11	; 17
    1b36:	0f b6       	in	r0, 0x3f	; 63
    1b38:	f8 94       	cli
    1b3a:	de bf       	out	0x3e, r29	; 62
    1b3c:	0f be       	out	0x3f, r0	; 63
    1b3e:	cd bf       	out	0x3d, r28	; 61
    1b40:	6e 87       	std	Y+14, r22	; 0x0e
    1b42:	7f 87       	std	Y+15, r23	; 0x0f
    1b44:	88 8b       	std	Y+16, r24	; 0x10
    1b46:	99 8b       	std	Y+17, r25	; 0x11

	/*create arr of char from 11 element*/
	char buf[12];  // max 10 digits + null terminator
	uint8_t i = 10;
    1b48:	8a e0       	ldi	r24, 0x0A	; 10
    1b4a:	89 83       	std	Y+1, r24	; 0x01
	buf[i--] = '\0';
    1b4c:	89 81       	ldd	r24, Y+1	; 0x01
    1b4e:	28 2f       	mov	r18, r24
    1b50:	30 e0       	ldi	r19, 0x00	; 0
    1b52:	ce 01       	movw	r24, r28
    1b54:	02 96       	adiw	r24, 0x02	; 2
    1b56:	fc 01       	movw	r30, r24
    1b58:	e2 0f       	add	r30, r18
    1b5a:	f3 1f       	adc	r31, r19
    1b5c:	10 82       	st	Z, r1
    1b5e:	89 81       	ldd	r24, Y+1	; 0x01
    1b60:	81 50       	subi	r24, 0x01	; 1
    1b62:	89 83       	std	Y+1, r24	; 0x01
	do {
		buf[i--] = copy_u32Number % 10 + '0';
    1b64:	89 81       	ldd	r24, Y+1	; 0x01
    1b66:	08 2f       	mov	r16, r24
    1b68:	10 e0       	ldi	r17, 0x00	; 0
    1b6a:	8e 85       	ldd	r24, Y+14	; 0x0e
    1b6c:	9f 85       	ldd	r25, Y+15	; 0x0f
    1b6e:	a8 89       	ldd	r26, Y+16	; 0x10
    1b70:	b9 89       	ldd	r27, Y+17	; 0x11
    1b72:	2a e0       	ldi	r18, 0x0A	; 10
    1b74:	30 e0       	ldi	r19, 0x00	; 0
    1b76:	40 e0       	ldi	r20, 0x00	; 0
    1b78:	50 e0       	ldi	r21, 0x00	; 0
    1b7a:	bc 01       	movw	r22, r24
    1b7c:	cd 01       	movw	r24, r26
    1b7e:	0e 94 7d 21 	call	0x42fa	; 0x42fa <__udivmodsi4>
    1b82:	dc 01       	movw	r26, r24
    1b84:	cb 01       	movw	r24, r22
    1b86:	28 2f       	mov	r18, r24
    1b88:	20 5d       	subi	r18, 0xD0	; 208
    1b8a:	ce 01       	movw	r24, r28
    1b8c:	02 96       	adiw	r24, 0x02	; 2
    1b8e:	fc 01       	movw	r30, r24
    1b90:	e0 0f       	add	r30, r16
    1b92:	f1 1f       	adc	r31, r17
    1b94:	20 83       	st	Z, r18
    1b96:	89 81       	ldd	r24, Y+1	; 0x01
    1b98:	81 50       	subi	r24, 0x01	; 1
    1b9a:	89 83       	std	Y+1, r24	; 0x01
		copy_u32Number /= 10;
    1b9c:	8e 85       	ldd	r24, Y+14	; 0x0e
    1b9e:	9f 85       	ldd	r25, Y+15	; 0x0f
    1ba0:	a8 89       	ldd	r26, Y+16	; 0x10
    1ba2:	b9 89       	ldd	r27, Y+17	; 0x11
    1ba4:	2a e0       	ldi	r18, 0x0A	; 10
    1ba6:	30 e0       	ldi	r19, 0x00	; 0
    1ba8:	40 e0       	ldi	r20, 0x00	; 0
    1baa:	50 e0       	ldi	r21, 0x00	; 0
    1bac:	bc 01       	movw	r22, r24
    1bae:	cd 01       	movw	r24, r26
    1bb0:	0e 94 7d 21 	call	0x42fa	; 0x42fa <__udivmodsi4>
    1bb4:	da 01       	movw	r26, r20
    1bb6:	c9 01       	movw	r24, r18
    1bb8:	8e 87       	std	Y+14, r24	; 0x0e
    1bba:	9f 87       	std	Y+15, r25	; 0x0f
    1bbc:	a8 8b       	std	Y+16, r26	; 0x10
    1bbe:	b9 8b       	std	Y+17, r27	; 0x11
	} while (copy_u32Number > 0 && i > 0);
    1bc0:	8e 85       	ldd	r24, Y+14	; 0x0e
    1bc2:	9f 85       	ldd	r25, Y+15	; 0x0f
    1bc4:	a8 89       	ldd	r26, Y+16	; 0x10
    1bc6:	b9 89       	ldd	r27, Y+17	; 0x11
    1bc8:	00 97       	sbiw	r24, 0x00	; 0
    1bca:	a1 05       	cpc	r26, r1
    1bcc:	b1 05       	cpc	r27, r1
    1bce:	19 f0       	breq	.+6      	; 0x1bd6 <CLCD_voidNumber+0xae>
    1bd0:	89 81       	ldd	r24, Y+1	; 0x01
    1bd2:	88 23       	and	r24, r24
    1bd4:	39 f6       	brne	.-114    	; 0x1b64 <CLCD_voidNumber+0x3c>
	CLCD_voidSendString(&buf[i+1]);
    1bd6:	89 81       	ldd	r24, Y+1	; 0x01
    1bd8:	88 2f       	mov	r24, r24
    1bda:	90 e0       	ldi	r25, 0x00	; 0
    1bdc:	9c 01       	movw	r18, r24
    1bde:	2f 5f       	subi	r18, 0xFF	; 255
    1be0:	3f 4f       	sbci	r19, 0xFF	; 255
    1be2:	ce 01       	movw	r24, r28
    1be4:	02 96       	adiw	r24, 0x02	; 2
    1be6:	82 0f       	add	r24, r18
    1be8:	93 1f       	adc	r25, r19
    1bea:	0e 94 1a 0d 	call	0x1a34	; 0x1a34 <CLCD_voidSendString>
}
    1bee:	61 96       	adiw	r28, 0x11	; 17
    1bf0:	0f b6       	in	r0, 0x3f	; 63
    1bf2:	f8 94       	cli
    1bf4:	de bf       	out	0x3e, r29	; 62
    1bf6:	0f be       	out	0x3f, r0	; 63
    1bf8:	cd bf       	out	0x3d, r28	; 61
    1bfa:	cf 91       	pop	r28
    1bfc:	df 91       	pop	r29
    1bfe:	1f 91       	pop	r17
    1c00:	0f 91       	pop	r16
    1c02:	08 95       	ret

00001c04 <CLCD_voidWritename>:
void CLCD_voidWritename(u8* copy_pu8Name,u8 copy_numberofchar)
{
    1c04:	df 93       	push	r29
    1c06:	cf 93       	push	r28
    1c08:	00 d0       	rcall	.+0      	; 0x1c0a <CLCD_voidWritename+0x6>
    1c0a:	00 d0       	rcall	.+0      	; 0x1c0c <CLCD_voidWritename+0x8>
    1c0c:	cd b7       	in	r28, 0x3d	; 61
    1c0e:	de b7       	in	r29, 0x3e	; 62
    1c10:	9b 83       	std	Y+3, r25	; 0x03
    1c12:	8a 83       	std	Y+2, r24	; 0x02
    1c14:	6c 83       	std	Y+4, r22	; 0x04

	for( u8 Local_u8var=0 ; Local_u8var<copy_numberofchar;Local_u8var++)
    1c16:	19 82       	std	Y+1, r1	; 0x01
    1c18:	13 c0       	rjmp	.+38     	; 0x1c40 <CLCD_voidWritename+0x3c>
	{
		CLCD_voidWrite_SpacialC(copy_pu8Name[Local_u8var], Local_u8var, 0, Local_u8var);
    1c1a:	89 81       	ldd	r24, Y+1	; 0x01
    1c1c:	28 2f       	mov	r18, r24
    1c1e:	30 e0       	ldi	r19, 0x00	; 0
    1c20:	8a 81       	ldd	r24, Y+2	; 0x02
    1c22:	9b 81       	ldd	r25, Y+3	; 0x03
    1c24:	fc 01       	movw	r30, r24
    1c26:	e2 0f       	add	r30, r18
    1c28:	f3 1f       	adc	r31, r19
    1c2a:	80 81       	ld	r24, Z
    1c2c:	88 2f       	mov	r24, r24
    1c2e:	90 e0       	ldi	r25, 0x00	; 0
    1c30:	69 81       	ldd	r22, Y+1	; 0x01
    1c32:	40 e0       	ldi	r20, 0x00	; 0
    1c34:	29 81       	ldd	r18, Y+1	; 0x01
    1c36:	0e 94 54 0d 	call	0x1aa8	; 0x1aa8 <CLCD_voidWrite_SpacialC>
	CLCD_voidSendString(&buf[i+1]);
}
void CLCD_voidWritename(u8* copy_pu8Name,u8 copy_numberofchar)
{

	for( u8 Local_u8var=0 ; Local_u8var<copy_numberofchar;Local_u8var++)
    1c3a:	89 81       	ldd	r24, Y+1	; 0x01
    1c3c:	8f 5f       	subi	r24, 0xFF	; 255
    1c3e:	89 83       	std	Y+1, r24	; 0x01
    1c40:	99 81       	ldd	r25, Y+1	; 0x01
    1c42:	8c 81       	ldd	r24, Y+4	; 0x04
    1c44:	98 17       	cp	r25, r24
    1c46:	48 f3       	brcs	.-46     	; 0x1c1a <CLCD_voidWritename+0x16>
	{
		CLCD_voidWrite_SpacialC(copy_pu8Name[Local_u8var], Local_u8var, 0, Local_u8var);
	}
}
    1c48:	0f 90       	pop	r0
    1c4a:	0f 90       	pop	r0
    1c4c:	0f 90       	pop	r0
    1c4e:	0f 90       	pop	r0
    1c50:	cf 91       	pop	r28
    1c52:	df 91       	pop	r29
    1c54:	08 95       	ret

00001c56 <CLCD_ClearScreen>:




void CLCD_ClearScreen(void)
{
    1c56:	df 93       	push	r29
    1c58:	cf 93       	push	r28
    1c5a:	cd b7       	in	r28, 0x3d	; 61
    1c5c:	de b7       	in	r29, 0x3e	; 62
	CLCD_voidSendCommand(CLEAR_COMMAND);
    1c5e:	81 e0       	ldi	r24, 0x01	; 1
    1c60:	0e 94 81 07 	call	0xf02	; 0xf02 <CLCD_voidSendCommand>
}
    1c64:	cf 91       	pop	r28
    1c66:	df 91       	pop	r29
    1c68:	08 95       	ret

00001c6a <CLCD_voidCursorShift>:


void CLCD_voidCursorShift(u8 dircation)
{
    1c6a:	df 93       	push	r29
    1c6c:	cf 93       	push	r28
    1c6e:	0f 92       	push	r0
    1c70:	cd b7       	in	r28, 0x3d	; 61
    1c72:	de b7       	in	r29, 0x3e	; 62
    1c74:	89 83       	std	Y+1, r24	; 0x01
	if(dircation==Right)
    1c76:	89 81       	ldd	r24, Y+1	; 0x01
    1c78:	88 23       	and	r24, r24
    1c7a:	21 f4       	brne	.+8      	; 0x1c84 <CLCD_voidCursorShift+0x1a>
		CLCD_voidSendCommand(0x14);
    1c7c:	84 e1       	ldi	r24, 0x14	; 20
    1c7e:	0e 94 81 07 	call	0xf02	; 0xf02 <CLCD_voidSendCommand>
    1c82:	06 c0       	rjmp	.+12     	; 0x1c90 <CLCD_voidCursorShift+0x26>
	else if(dircation==Left)
    1c84:	89 81       	ldd	r24, Y+1	; 0x01
    1c86:	81 30       	cpi	r24, 0x01	; 1
    1c88:	19 f4       	brne	.+6      	; 0x1c90 <CLCD_voidCursorShift+0x26>
		CLCD_voidSendCommand(0x10);
    1c8a:	80 e1       	ldi	r24, 0x10	; 16
    1c8c:	0e 94 81 07 	call	0xf02	; 0xf02 <CLCD_voidSendCommand>
}
    1c90:	0f 90       	pop	r0
    1c92:	cf 91       	pop	r28
    1c94:	df 91       	pop	r29
    1c96:	08 95       	ret

00001c98 <CLCD_voidDataShift>:

void CLCD_voidDataShift(u8 dircation)
{
    1c98:	df 93       	push	r29
    1c9a:	cf 93       	push	r28
    1c9c:	0f 92       	push	r0
    1c9e:	cd b7       	in	r28, 0x3d	; 61
    1ca0:	de b7       	in	r29, 0x3e	; 62
    1ca2:	89 83       	std	Y+1, r24	; 0x01
	if(dircation==Right)
    1ca4:	89 81       	ldd	r24, Y+1	; 0x01
    1ca6:	88 23       	and	r24, r24
    1ca8:	21 f4       	brne	.+8      	; 0x1cb2 <CLCD_voidDataShift+0x1a>
		CLCD_voidSendCommand(0x1c);
    1caa:	8c e1       	ldi	r24, 0x1C	; 28
    1cac:	0e 94 81 07 	call	0xf02	; 0xf02 <CLCD_voidSendCommand>
    1cb0:	06 c0       	rjmp	.+12     	; 0x1cbe <CLCD_voidDataShift+0x26>
	else if(dircation==Left)
    1cb2:	89 81       	ldd	r24, Y+1	; 0x01
    1cb4:	81 30       	cpi	r24, 0x01	; 1
    1cb6:	19 f4       	brne	.+6      	; 0x1cbe <CLCD_voidDataShift+0x26>
		CLCD_voidSendCommand(0x18);
    1cb8:	88 e1       	ldi	r24, 0x18	; 24
    1cba:	0e 94 81 07 	call	0xf02	; 0xf02 <CLCD_voidSendCommand>

}
    1cbe:	0f 90       	pop	r0
    1cc0:	cf 91       	pop	r28
    1cc2:	df 91       	pop	r29
    1cc4:	08 95       	ret

00001cc6 <Uart_voidInti>:
static u8 Uart_Send_flag;
static u8 Uart_Recive_flag;
static void(*Uart_pvfun)(void)=NULL;

void Uart_voidInti(void)
{
    1cc6:	df 93       	push	r29
    1cc8:	cf 93       	push	r28
    1cca:	0f 92       	push	r0
    1ccc:	cd b7       	in	r28, 0x3d	; 61
    1cce:	de b7       	in	r29, 0x3e	; 62
	u8 local_val=0;
    1cd0:	19 82       	std	Y+1, r1	; 0x01
	/* SET URSEL bit to access UCSRC rigster*/
	SET_BIT(local_val,UCSRC_URSEL);
    1cd2:	89 81       	ldd	r24, Y+1	; 0x01
    1cd4:	80 68       	ori	r24, 0x80	; 128
    1cd6:	89 83       	std	Y+1, r24	; 0x01
	CLR_BIT(local_val,UCSRC_UCSZ1);
#elif Char_Size== _7_bit
	CLR_BIT(local_val,UCSRC_UCSZ0);
	SET_BIT(local_val,UCSRC_UCSZ1);
#elif Char_Size== _8_bit
	SET_BIT(local_val,UCSRC_UCSZ0);
    1cd8:	89 81       	ldd	r24, Y+1	; 0x01
    1cda:	82 60       	ori	r24, 0x02	; 2
    1cdc:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(local_val,UCSRC_UCSZ1);
    1cde:	89 81       	ldd	r24, Y+1	; 0x01
    1ce0:	84 60       	ori	r24, 0x04	; 4
    1ce2:	89 83       	std	Y+1, r24	; 0x01
#else
#error "wrong config for char size"

#endif
	/* the three bit in char size bits*/
	CLR_BIT(UCSRB,UCSRB_UCSZ2);
    1ce4:	aa e2       	ldi	r26, 0x2A	; 42
    1ce6:	b0 e0       	ldi	r27, 0x00	; 0
    1ce8:	ea e2       	ldi	r30, 0x2A	; 42
    1cea:	f0 e0       	ldi	r31, 0x00	; 0
    1cec:	80 81       	ld	r24, Z
    1cee:	8b 7f       	andi	r24, 0xFB	; 251
    1cf0:	8c 93       	st	X, r24

	/*config stop bit */
#if Stop_Bit==_1_bit
	CLR_BIT(local_val,UCSRC_USBS);
    1cf2:	89 81       	ldd	r24, Y+1	; 0x01
    1cf4:	87 7f       	andi	r24, 0xF7	; 247
    1cf6:	89 83       	std	Y+1, r24	; 0x01
#error "Wrong config for stop bit "
#endif

	/*config parity */
#if Parity==disable
	CLR_BIT(local_val,UCSRC_UPM0);
    1cf8:	89 81       	ldd	r24, Y+1	; 0x01
    1cfa:	8f 7e       	andi	r24, 0xEF	; 239
    1cfc:	89 83       	std	Y+1, r24	; 0x01
	CLR_BIT(local_val,UCSRC_UPM1);
    1cfe:	89 81       	ldd	r24, Y+1	; 0x01
    1d00:	8f 7d       	andi	r24, 0xDF	; 223
    1d02:	89 83       	std	Y+1, r24	; 0x01
#error "wrong config for Parity"
#endif

	/*set mode of Uart synch or Asynch*/
#if Uart_mode==Asynchronous
	CLR_BIT(local_val,UCSRC_URSEL);
    1d04:	89 81       	ldd	r24, Y+1	; 0x01
    1d06:	8f 77       	andi	r24, 0x7F	; 127
    1d08:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(local_val,UCSRC_URSEL);
#endif


	/*config boadrate*/
	UCSRL= (u8)(Boadrate) ;
    1d0a:	e9 e2       	ldi	r30, 0x29	; 41
    1d0c:	f0 e0       	ldi	r31, 0x00	; 0
    1d0e:	83 e3       	ldi	r24, 0x33	; 51
    1d10:	80 83       	st	Z, r24
	UCSRH=( (Boadrate)  >> 8);
    1d12:	e0 e4       	ldi	r30, 0x40	; 64
    1d14:	f0 e0       	ldi	r31, 0x00	; 0
    1d16:	10 82       	st	Z, r1

	/*enable TX and RX*/
	SET_BIT(UCSRB,UCSRB_TXEN);
    1d18:	aa e2       	ldi	r26, 0x2A	; 42
    1d1a:	b0 e0       	ldi	r27, 0x00	; 0
    1d1c:	ea e2       	ldi	r30, 0x2A	; 42
    1d1e:	f0 e0       	ldi	r31, 0x00	; 0
    1d20:	80 81       	ld	r24, Z
    1d22:	88 60       	ori	r24, 0x08	; 8
    1d24:	8c 93       	st	X, r24
	SET_BIT(UCSRB,UCSRB_RXEN);
    1d26:	aa e2       	ldi	r26, 0x2A	; 42
    1d28:	b0 e0       	ldi	r27, 0x00	; 0
    1d2a:	ea e2       	ldi	r30, 0x2A	; 42
    1d2c:	f0 e0       	ldi	r31, 0x00	; 0
    1d2e:	80 81       	ld	r24, Z
    1d30:	80 61       	ori	r24, 0x10	; 16
    1d32:	8c 93       	st	X, r24
}
    1d34:	0f 90       	pop	r0
    1d36:	cf 91       	pop	r28
    1d38:	df 91       	pop	r29
    1d3a:	08 95       	ret

00001d3c <UART_u8TX>:
u8 	 UART_u8TX(u8 copy_u8data)
{
    1d3c:	df 93       	push	r29
    1d3e:	cf 93       	push	r28
    1d40:	00 d0       	rcall	.+0      	; 0x1d42 <UART_u8TX+0x6>
    1d42:	00 d0       	rcall	.+0      	; 0x1d44 <UART_u8TX+0x8>
    1d44:	00 d0       	rcall	.+0      	; 0x1d46 <UART_u8TX+0xa>
    1d46:	cd b7       	in	r28, 0x3d	; 61
    1d48:	de b7       	in	r29, 0x3e	; 62
    1d4a:	8e 83       	std	Y+6, r24	; 0x06
	u32 local_counter=0;
    1d4c:	1a 82       	std	Y+2, r1	; 0x02
    1d4e:	1b 82       	std	Y+3, r1	; 0x03
    1d50:	1c 82       	std	Y+4, r1	; 0x04
    1d52:	1d 82       	std	Y+5, r1	; 0x05
	u8 local_error=OK;
    1d54:	19 82       	std	Y+1, r1	; 0x01
    1d56:	0b c0       	rjmp	.+22     	; 0x1d6e <UART_u8TX+0x32>
	while((GET_BIT(UCSRA,UCSRA_UDRE)==0)&&(local_counter!=Uart_u32Time_out))
	{
		local_counter++;
    1d58:	8a 81       	ldd	r24, Y+2	; 0x02
    1d5a:	9b 81       	ldd	r25, Y+3	; 0x03
    1d5c:	ac 81       	ldd	r26, Y+4	; 0x04
    1d5e:	bd 81       	ldd	r27, Y+5	; 0x05
    1d60:	01 96       	adiw	r24, 0x01	; 1
    1d62:	a1 1d       	adc	r26, r1
    1d64:	b1 1d       	adc	r27, r1
    1d66:	8a 83       	std	Y+2, r24	; 0x02
    1d68:	9b 83       	std	Y+3, r25	; 0x03
    1d6a:	ac 83       	std	Y+4, r26	; 0x04
    1d6c:	bd 83       	std	Y+5, r27	; 0x05
}
u8 	 UART_u8TX(u8 copy_u8data)
{
	u32 local_counter=0;
	u8 local_error=OK;
	while((GET_BIT(UCSRA,UCSRA_UDRE)==0)&&(local_counter!=Uart_u32Time_out))
    1d6e:	eb e2       	ldi	r30, 0x2B	; 43
    1d70:	f0 e0       	ldi	r31, 0x00	; 0
    1d72:	80 81       	ld	r24, Z
    1d74:	82 95       	swap	r24
    1d76:	86 95       	lsr	r24
    1d78:	87 70       	andi	r24, 0x07	; 7
    1d7a:	88 2f       	mov	r24, r24
    1d7c:	90 e0       	ldi	r25, 0x00	; 0
    1d7e:	81 70       	andi	r24, 0x01	; 1
    1d80:	90 70       	andi	r25, 0x00	; 0
    1d82:	00 97       	sbiw	r24, 0x00	; 0
    1d84:	61 f4       	brne	.+24     	; 0x1d9e <UART_u8TX+0x62>
    1d86:	8a 81       	ldd	r24, Y+2	; 0x02
    1d88:	9b 81       	ldd	r25, Y+3	; 0x03
    1d8a:	ac 81       	ldd	r26, Y+4	; 0x04
    1d8c:	bd 81       	ldd	r27, Y+5	; 0x05
    1d8e:	80 34       	cpi	r24, 0x40	; 64
    1d90:	2b e4       	ldi	r18, 0x4B	; 75
    1d92:	92 07       	cpc	r25, r18
    1d94:	2c e4       	ldi	r18, 0x4C	; 76
    1d96:	a2 07       	cpc	r26, r18
    1d98:	20 e0       	ldi	r18, 0x00	; 0
    1d9a:	b2 07       	cpc	r27, r18
    1d9c:	e9 f6       	brne	.-70     	; 0x1d58 <UART_u8TX+0x1c>
	{
		local_counter++;
	}
	if(local_counter==Uart_u32Time_out){
    1d9e:	8a 81       	ldd	r24, Y+2	; 0x02
    1da0:	9b 81       	ldd	r25, Y+3	; 0x03
    1da2:	ac 81       	ldd	r26, Y+4	; 0x04
    1da4:	bd 81       	ldd	r27, Y+5	; 0x05
    1da6:	80 34       	cpi	r24, 0x40	; 64
    1da8:	2b e4       	ldi	r18, 0x4B	; 75
    1daa:	92 07       	cpc	r25, r18
    1dac:	2c e4       	ldi	r18, 0x4C	; 76
    1dae:	a2 07       	cpc	r26, r18
    1db0:	20 e0       	ldi	r18, 0x00	; 0
    1db2:	b2 07       	cpc	r27, r18
    1db4:	19 f4       	brne	.+6      	; 0x1dbc <UART_u8TX+0x80>
		local_error=NOK;
    1db6:	81 e0       	ldi	r24, 0x01	; 1
    1db8:	89 83       	std	Y+1, r24	; 0x01
    1dba:	04 c0       	rjmp	.+8      	; 0x1dc4 <UART_u8TX+0x88>
	}
	else{

		UDR=copy_u8data;
    1dbc:	ec e2       	ldi	r30, 0x2C	; 44
    1dbe:	f0 e0       	ldi	r31, 0x00	; 0
    1dc0:	8e 81       	ldd	r24, Y+6	; 0x06
    1dc2:	80 83       	st	Z, r24
	}

	return local_error;
    1dc4:	89 81       	ldd	r24, Y+1	; 0x01
}
    1dc6:	26 96       	adiw	r28, 0x06	; 6
    1dc8:	0f b6       	in	r0, 0x3f	; 63
    1dca:	f8 94       	cli
    1dcc:	de bf       	out	0x3e, r29	; 62
    1dce:	0f be       	out	0x3f, r0	; 63
    1dd0:	cd bf       	out	0x3d, r28	; 61
    1dd2:	cf 91       	pop	r28
    1dd4:	df 91       	pop	r29
    1dd6:	08 95       	ret

00001dd8 <Uart_u8recive>:
u8 Uart_u8recive(u8 *copy_pvRecive_Data)
{
    1dd8:	df 93       	push	r29
    1dda:	cf 93       	push	r28
    1ddc:	cd b7       	in	r28, 0x3d	; 61
    1dde:	de b7       	in	r29, 0x3e	; 62
    1de0:	27 97       	sbiw	r28, 0x07	; 7
    1de2:	0f b6       	in	r0, 0x3f	; 63
    1de4:	f8 94       	cli
    1de6:	de bf       	out	0x3e, r29	; 62
    1de8:	0f be       	out	0x3f, r0	; 63
    1dea:	cd bf       	out	0x3d, r28	; 61
    1dec:	9f 83       	std	Y+7, r25	; 0x07
    1dee:	8e 83       	std	Y+6, r24	; 0x06
	u32 local_counter=0;
    1df0:	1a 82       	std	Y+2, r1	; 0x02
    1df2:	1b 82       	std	Y+3, r1	; 0x03
    1df4:	1c 82       	std	Y+4, r1	; 0x04
    1df6:	1d 82       	std	Y+5, r1	; 0x05
	u8 local_error=OK;
    1df8:	19 82       	std	Y+1, r1	; 0x01
    1dfa:	0b c0       	rjmp	.+22     	; 0x1e12 <Uart_u8recive+0x3a>

	while((GET_BIT(UCSRA,UCSRA_RXC)==0)&&(local_counter!=Uart_u32Time_out))
	{
		local_counter++;
    1dfc:	8a 81       	ldd	r24, Y+2	; 0x02
    1dfe:	9b 81       	ldd	r25, Y+3	; 0x03
    1e00:	ac 81       	ldd	r26, Y+4	; 0x04
    1e02:	bd 81       	ldd	r27, Y+5	; 0x05
    1e04:	01 96       	adiw	r24, 0x01	; 1
    1e06:	a1 1d       	adc	r26, r1
    1e08:	b1 1d       	adc	r27, r1
    1e0a:	8a 83       	std	Y+2, r24	; 0x02
    1e0c:	9b 83       	std	Y+3, r25	; 0x03
    1e0e:	ac 83       	std	Y+4, r26	; 0x04
    1e10:	bd 83       	std	Y+5, r27	; 0x05
u8 Uart_u8recive(u8 *copy_pvRecive_Data)
{
	u32 local_counter=0;
	u8 local_error=OK;

	while((GET_BIT(UCSRA,UCSRA_RXC)==0)&&(local_counter!=Uart_u32Time_out))
    1e12:	eb e2       	ldi	r30, 0x2B	; 43
    1e14:	f0 e0       	ldi	r31, 0x00	; 0
    1e16:	80 81       	ld	r24, Z
    1e18:	88 23       	and	r24, r24
    1e1a:	64 f0       	brlt	.+24     	; 0x1e34 <Uart_u8recive+0x5c>
    1e1c:	8a 81       	ldd	r24, Y+2	; 0x02
    1e1e:	9b 81       	ldd	r25, Y+3	; 0x03
    1e20:	ac 81       	ldd	r26, Y+4	; 0x04
    1e22:	bd 81       	ldd	r27, Y+5	; 0x05
    1e24:	80 34       	cpi	r24, 0x40	; 64
    1e26:	2b e4       	ldi	r18, 0x4B	; 75
    1e28:	92 07       	cpc	r25, r18
    1e2a:	2c e4       	ldi	r18, 0x4C	; 76
    1e2c:	a2 07       	cpc	r26, r18
    1e2e:	20 e0       	ldi	r18, 0x00	; 0
    1e30:	b2 07       	cpc	r27, r18
    1e32:	21 f7       	brne	.-56     	; 0x1dfc <Uart_u8recive+0x24>
	{
		local_counter++;
	}
	if(local_counter==Uart_u32Time_out){
    1e34:	8a 81       	ldd	r24, Y+2	; 0x02
    1e36:	9b 81       	ldd	r25, Y+3	; 0x03
    1e38:	ac 81       	ldd	r26, Y+4	; 0x04
    1e3a:	bd 81       	ldd	r27, Y+5	; 0x05
    1e3c:	80 34       	cpi	r24, 0x40	; 64
    1e3e:	2b e4       	ldi	r18, 0x4B	; 75
    1e40:	92 07       	cpc	r25, r18
    1e42:	2c e4       	ldi	r18, 0x4C	; 76
    1e44:	a2 07       	cpc	r26, r18
    1e46:	20 e0       	ldi	r18, 0x00	; 0
    1e48:	b2 07       	cpc	r27, r18
    1e4a:	19 f4       	brne	.+6      	; 0x1e52 <Uart_u8recive+0x7a>
		local_error=NOK;
    1e4c:	81 e0       	ldi	r24, 0x01	; 1
    1e4e:	89 83       	std	Y+1, r24	; 0x01
    1e50:	06 c0       	rjmp	.+12     	; 0x1e5e <Uart_u8recive+0x86>
	}
	else{
		*copy_pvRecive_Data=UDR;
    1e52:	ec e2       	ldi	r30, 0x2C	; 44
    1e54:	f0 e0       	ldi	r31, 0x00	; 0
    1e56:	80 81       	ld	r24, Z
    1e58:	ee 81       	ldd	r30, Y+6	; 0x06
    1e5a:	ff 81       	ldd	r31, Y+7	; 0x07
    1e5c:	80 83       	st	Z, r24
	}
	return local_error;
    1e5e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1e60:	27 96       	adiw	r28, 0x07	; 7
    1e62:	0f b6       	in	r0, 0x3f	; 63
    1e64:	f8 94       	cli
    1e66:	de bf       	out	0x3e, r29	; 62
    1e68:	0f be       	out	0x3f, r0	; 63
    1e6a:	cd bf       	out	0x3d, r28	; 61
    1e6c:	cf 91       	pop	r28
    1e6e:	df 91       	pop	r29
    1e70:	08 95       	ret

00001e72 <UART_u8SendString>:
u8 UART_u8SendString(const char *copy_string){
    1e72:	df 93       	push	r29
    1e74:	cf 93       	push	r28
    1e76:	00 d0       	rcall	.+0      	; 0x1e78 <UART_u8SendString+0x6>
    1e78:	0f 92       	push	r0
    1e7a:	cd b7       	in	r28, 0x3d	; 61
    1e7c:	de b7       	in	r29, 0x3e	; 62
    1e7e:	9b 83       	std	Y+3, r25	; 0x03
    1e80:	8a 83       	std	Y+2, r24	; 0x02
	u8 local_error=OK;
    1e82:	19 82       	std	Y+1, r1	; 0x01
    1e84:	0e c0       	rjmp	.+28     	; 0x1ea2 <UART_u8SendString+0x30>
	while(*copy_string!='\0')
	{
		local_error=UART_u8TX(*copy_string);
    1e86:	ea 81       	ldd	r30, Y+2	; 0x02
    1e88:	fb 81       	ldd	r31, Y+3	; 0x03
    1e8a:	80 81       	ld	r24, Z
    1e8c:	0e 94 9e 0e 	call	0x1d3c	; 0x1d3c <UART_u8TX>
    1e90:	89 83       	std	Y+1, r24	; 0x01
		if(local_error==NOK){
    1e92:	89 81       	ldd	r24, Y+1	; 0x01
    1e94:	81 30       	cpi	r24, 0x01	; 1
    1e96:	51 f0       	breq	.+20     	; 0x1eac <UART_u8SendString+0x3a>
			break;
		}
		copy_string++;
    1e98:	8a 81       	ldd	r24, Y+2	; 0x02
    1e9a:	9b 81       	ldd	r25, Y+3	; 0x03
    1e9c:	01 96       	adiw	r24, 0x01	; 1
    1e9e:	9b 83       	std	Y+3, r25	; 0x03
    1ea0:	8a 83       	std	Y+2, r24	; 0x02
	}
	return local_error;
}
u8 UART_u8SendString(const char *copy_string){
	u8 local_error=OK;
	while(*copy_string!='\0')
    1ea2:	ea 81       	ldd	r30, Y+2	; 0x02
    1ea4:	fb 81       	ldd	r31, Y+3	; 0x03
    1ea6:	80 81       	ld	r24, Z
    1ea8:	88 23       	and	r24, r24
    1eaa:	69 f7       	brne	.-38     	; 0x1e86 <UART_u8SendString+0x14>
		if(local_error==NOK){
			break;
		}
		copy_string++;
	}
	return local_error;
    1eac:	89 81       	ldd	r24, Y+1	; 0x01
}
    1eae:	0f 90       	pop	r0
    1eb0:	0f 90       	pop	r0
    1eb2:	0f 90       	pop	r0
    1eb4:	cf 91       	pop	r28
    1eb6:	df 91       	pop	r29
    1eb8:	08 95       	ret

00001eba <UART_voidRecivestring>:
u8 UART_voidRecivestring( u8 *copy_string,u8 copy_u8Size)
{
    1eba:	df 93       	push	r29
    1ebc:	cf 93       	push	r28
    1ebe:	00 d0       	rcall	.+0      	; 0x1ec0 <UART_voidRecivestring+0x6>
    1ec0:	00 d0       	rcall	.+0      	; 0x1ec2 <UART_voidRecivestring+0x8>
    1ec2:	0f 92       	push	r0
    1ec4:	cd b7       	in	r28, 0x3d	; 61
    1ec6:	de b7       	in	r29, 0x3e	; 62
    1ec8:	9c 83       	std	Y+4, r25	; 0x04
    1eca:	8b 83       	std	Y+3, r24	; 0x03
    1ecc:	6d 83       	std	Y+5, r22	; 0x05
	u8 local_iterator;
	u8 local_error=OK;
    1ece:	19 82       	std	Y+1, r1	; 0x01
	for(local_iterator=0;local_iterator<copy_u8Size;local_iterator++){
    1ed0:	1a 82       	std	Y+2, r1	; 0x02
    1ed2:	0d c0       	rjmp	.+26     	; 0x1eee <UART_voidRecivestring+0x34>

		local_error=Uart_u8recive(copy_string);
    1ed4:	8b 81       	ldd	r24, Y+3	; 0x03
    1ed6:	9c 81       	ldd	r25, Y+4	; 0x04
    1ed8:	0e 94 ec 0e 	call	0x1dd8	; 0x1dd8 <Uart_u8recive>
    1edc:	89 83       	std	Y+1, r24	; 0x01
		copy_string++;
    1ede:	8b 81       	ldd	r24, Y+3	; 0x03
    1ee0:	9c 81       	ldd	r25, Y+4	; 0x04
    1ee2:	01 96       	adiw	r24, 0x01	; 1
    1ee4:	9c 83       	std	Y+4, r25	; 0x04
    1ee6:	8b 83       	std	Y+3, r24	; 0x03
}
u8 UART_voidRecivestring( u8 *copy_string,u8 copy_u8Size)
{
	u8 local_iterator;
	u8 local_error=OK;
	for(local_iterator=0;local_iterator<copy_u8Size;local_iterator++){
    1ee8:	8a 81       	ldd	r24, Y+2	; 0x02
    1eea:	8f 5f       	subi	r24, 0xFF	; 255
    1eec:	8a 83       	std	Y+2, r24	; 0x02
    1eee:	9a 81       	ldd	r25, Y+2	; 0x02
    1ef0:	8d 81       	ldd	r24, Y+5	; 0x05
    1ef2:	98 17       	cp	r25, r24
    1ef4:	78 f3       	brcs	.-34     	; 0x1ed4 <UART_voidRecivestring+0x1a>

		local_error=Uart_u8recive(copy_string);
		copy_string++;
	}
	return local_error;
    1ef6:	89 81       	ldd	r24, Y+1	; 0x01
}
    1ef8:	0f 90       	pop	r0
    1efa:	0f 90       	pop	r0
    1efc:	0f 90       	pop	r0
    1efe:	0f 90       	pop	r0
    1f00:	0f 90       	pop	r0
    1f02:	cf 91       	pop	r28
    1f04:	df 91       	pop	r29
    1f06:	08 95       	ret

00001f08 <Uart_u8Send_Asyn>:
u8 Uart_u8Send_Asyn(u8 copy_u8data){
    1f08:	df 93       	push	r29
    1f0a:	cf 93       	push	r28
    1f0c:	00 d0       	rcall	.+0      	; 0x1f0e <Uart_u8Send_Asyn+0x6>
    1f0e:	cd b7       	in	r28, 0x3d	; 61
    1f10:	de b7       	in	r29, 0x3e	; 62
    1f12:	8a 83       	std	Y+2, r24	; 0x02
	u8 local_errorstate=OK;
    1f14:	19 82       	std	Y+1, r1	; 0x01
	if(BUSY_flag==idle){
    1f16:	80 91 68 00 	lds	r24, 0x0068
    1f1a:	83 30       	cpi	r24, 0x03	; 3
    1f1c:	89 f4       	brne	.+34     	; 0x1f40 <Uart_u8Send_Asyn+0x38>
		BUSY_flag=busy;
    1f1e:	84 e0       	ldi	r24, 0x04	; 4
    1f20:	80 93 68 00 	sts	0x0068, r24
		Uart_Send_flag=Send_Singal;
    1f24:	85 e0       	ldi	r24, 0x05	; 5
    1f26:	80 93 82 00 	sts	0x0082, r24
		Uart_u8Data=copy_u8data;
    1f2a:	8a 81       	ldd	r24, Y+2	; 0x02
    1f2c:	80 93 7c 00 	sts	0x007C, r24
		SET_BIT(UCSRB,UCSRB_UDRIE);
    1f30:	aa e2       	ldi	r26, 0x2A	; 42
    1f32:	b0 e0       	ldi	r27, 0x00	; 0
    1f34:	ea e2       	ldi	r30, 0x2A	; 42
    1f36:	f0 e0       	ldi	r31, 0x00	; 0
    1f38:	80 81       	ld	r24, Z
    1f3a:	80 62       	ori	r24, 0x20	; 32
    1f3c:	8c 93       	st	X, r24
    1f3e:	02 c0       	rjmp	.+4      	; 0x1f44 <Uart_u8Send_Asyn+0x3c>

	}
	else{
		local_errorstate=busy_function;
    1f40:	83 e0       	ldi	r24, 0x03	; 3
    1f42:	89 83       	std	Y+1, r24	; 0x01
	}
	return local_errorstate;
    1f44:	89 81       	ldd	r24, Y+1	; 0x01

}
    1f46:	0f 90       	pop	r0
    1f48:	0f 90       	pop	r0
    1f4a:	cf 91       	pop	r28
    1f4c:	df 91       	pop	r29
    1f4e:	08 95       	ret

00001f50 <Uart_u8SendStr_Asyn>:
u8 Uart_u8SendStr_Asyn(char *copy_string, void(*copy_pvNotif)(void))
{
    1f50:	df 93       	push	r29
    1f52:	cf 93       	push	r28
    1f54:	00 d0       	rcall	.+0      	; 0x1f56 <Uart_u8SendStr_Asyn+0x6>
    1f56:	00 d0       	rcall	.+0      	; 0x1f58 <Uart_u8SendStr_Asyn+0x8>
    1f58:	0f 92       	push	r0
    1f5a:	cd b7       	in	r28, 0x3d	; 61
    1f5c:	de b7       	in	r29, 0x3e	; 62
    1f5e:	9b 83       	std	Y+3, r25	; 0x03
    1f60:	8a 83       	std	Y+2, r24	; 0x02
    1f62:	7d 83       	std	Y+5, r23	; 0x05
    1f64:	6c 83       	std	Y+4, r22	; 0x04
	u8 local_errorstate=OK;
    1f66:	19 82       	std	Y+1, r1	; 0x01
	if(copy_string!=NULL)
    1f68:	8a 81       	ldd	r24, Y+2	; 0x02
    1f6a:	9b 81       	ldd	r25, Y+3	; 0x03
    1f6c:	00 97       	sbiw	r24, 0x00	; 0
    1f6e:	09 f1       	breq	.+66     	; 0x1fb2 <Uart_u8SendStr_Asyn+0x62>
	{
		if(BUSY_flag==idle){
    1f70:	80 91 68 00 	lds	r24, 0x0068
    1f74:	83 30       	cpi	r24, 0x03	; 3
    1f76:	d1 f4       	brne	.+52     	; 0x1fac <Uart_u8SendStr_Asyn+0x5c>
			BUSY_flag=busy;
    1f78:	84 e0       	ldi	r24, 0x04	; 4
    1f7a:	80 93 68 00 	sts	0x0068, r24
			Uart_Send_flag=Send_String;
    1f7e:	86 e0       	ldi	r24, 0x06	; 6
    1f80:	80 93 82 00 	sts	0x0082, r24
			Uart_string=copy_string;
    1f84:	8a 81       	ldd	r24, Y+2	; 0x02
    1f86:	9b 81       	ldd	r25, Y+3	; 0x03
    1f88:	90 93 7e 00 	sts	0x007E, r25
    1f8c:	80 93 7d 00 	sts	0x007D, r24
			Uart_pvfun=copy_pvNotif;
    1f90:	8c 81       	ldd	r24, Y+4	; 0x04
    1f92:	9d 81       	ldd	r25, Y+5	; 0x05
    1f94:	90 93 7b 00 	sts	0x007B, r25
    1f98:	80 93 7a 00 	sts	0x007A, r24
			SET_BIT(UCSRB,UCSRB_UDRIE);
    1f9c:	aa e2       	ldi	r26, 0x2A	; 42
    1f9e:	b0 e0       	ldi	r27, 0x00	; 0
    1fa0:	ea e2       	ldi	r30, 0x2A	; 42
    1fa2:	f0 e0       	ldi	r31, 0x00	; 0
    1fa4:	80 81       	ld	r24, Z
    1fa6:	80 62       	ori	r24, 0x20	; 32
    1fa8:	8c 93       	st	X, r24
    1faa:	05 c0       	rjmp	.+10     	; 0x1fb6 <Uart_u8SendStr_Asyn+0x66>

		}
		else{
			local_errorstate=busy_function;
    1fac:	83 e0       	ldi	r24, 0x03	; 3
    1fae:	89 83       	std	Y+1, r24	; 0x01
    1fb0:	02 c0       	rjmp	.+4      	; 0x1fb6 <Uart_u8SendStr_Asyn+0x66>
		}
	}
	else
	{
		local_errorstate=NULL_POINTER;
    1fb2:	82 e0       	ldi	r24, 0x02	; 2
    1fb4:	89 83       	std	Y+1, r24	; 0x01
	}

	return local_errorstate;
    1fb6:	89 81       	ldd	r24, Y+1	; 0x01
}
    1fb8:	0f 90       	pop	r0
    1fba:	0f 90       	pop	r0
    1fbc:	0f 90       	pop	r0
    1fbe:	0f 90       	pop	r0
    1fc0:	0f 90       	pop	r0
    1fc2:	cf 91       	pop	r28
    1fc4:	df 91       	pop	r29
    1fc6:	08 95       	ret

00001fc8 <Uart_u8recive_Asyn>:
u8 Uart_u8recive_Asyn(u8* copy_pvdata)
{
    1fc8:	df 93       	push	r29
    1fca:	cf 93       	push	r28
    1fcc:	00 d0       	rcall	.+0      	; 0x1fce <Uart_u8recive_Asyn+0x6>
    1fce:	0f 92       	push	r0
    1fd0:	cd b7       	in	r28, 0x3d	; 61
    1fd2:	de b7       	in	r29, 0x3e	; 62
    1fd4:	9b 83       	std	Y+3, r25	; 0x03
    1fd6:	8a 83       	std	Y+2, r24	; 0x02
	u8 local_errorstat=OK;
    1fd8:	19 82       	std	Y+1, r1	; 0x01


	if(BUSY_flag==idle)
    1fda:	80 91 68 00 	lds	r24, 0x0068
    1fde:	83 30       	cpi	r24, 0x03	; 3
    1fe0:	a1 f4       	brne	.+40     	; 0x200a <Uart_u8recive_Asyn+0x42>
	{
		BUSY_flag=busy;
    1fe2:	84 e0       	ldi	r24, 0x04	; 4
    1fe4:	80 93 68 00 	sts	0x0068, r24
		Uart_Recive_flag=Recive_Singal;
    1fe8:	87 e0       	ldi	r24, 0x07	; 7
    1fea:	80 93 83 00 	sts	0x0083, r24
		Uart_pvRecivedata=copy_pvdata;
    1fee:	8a 81       	ldd	r24, Y+2	; 0x02
    1ff0:	9b 81       	ldd	r25, Y+3	; 0x03
    1ff2:	90 93 80 00 	sts	0x0080, r25
    1ff6:	80 93 7f 00 	sts	0x007F, r24
		SET_BIT(UCSRB,UCSRB_RXCIE);
    1ffa:	aa e2       	ldi	r26, 0x2A	; 42
    1ffc:	b0 e0       	ldi	r27, 0x00	; 0
    1ffe:	ea e2       	ldi	r30, 0x2A	; 42
    2000:	f0 e0       	ldi	r31, 0x00	; 0
    2002:	80 81       	ld	r24, Z
    2004:	80 68       	ori	r24, 0x80	; 128
    2006:	8c 93       	st	X, r24
    2008:	02 c0       	rjmp	.+4      	; 0x200e <Uart_u8recive_Asyn+0x46>
	}
	else
	{
		local_errorstat=busy_function;
    200a:	83 e0       	ldi	r24, 0x03	; 3
    200c:	89 83       	std	Y+1, r24	; 0x01
	}



	return local_errorstat;
    200e:	89 81       	ldd	r24, Y+1	; 0x01
}
    2010:	0f 90       	pop	r0
    2012:	0f 90       	pop	r0
    2014:	0f 90       	pop	r0
    2016:	cf 91       	pop	r28
    2018:	df 91       	pop	r29
    201a:	08 95       	ret

0000201c <Uart_u8recive_StringA>:
u8 Uart_u8recive_StringA(char *copy_string,u8 copy_u8size,void(*copy_Pvnotif)(void))
{
    201c:	df 93       	push	r29
    201e:	cf 93       	push	r28
    2020:	00 d0       	rcall	.+0      	; 0x2022 <Uart_u8recive_StringA+0x6>
    2022:	00 d0       	rcall	.+0      	; 0x2024 <Uart_u8recive_StringA+0x8>
    2024:	00 d0       	rcall	.+0      	; 0x2026 <Uart_u8recive_StringA+0xa>
    2026:	cd b7       	in	r28, 0x3d	; 61
    2028:	de b7       	in	r29, 0x3e	; 62
    202a:	9b 83       	std	Y+3, r25	; 0x03
    202c:	8a 83       	std	Y+2, r24	; 0x02
    202e:	6c 83       	std	Y+4, r22	; 0x04
    2030:	5e 83       	std	Y+6, r21	; 0x06
    2032:	4d 83       	std	Y+5, r20	; 0x05
	u8 local_errorstate=OK;
    2034:	19 82       	std	Y+1, r1	; 0x01
	if(BUSY_flag==idle)
    2036:	80 91 68 00 	lds	r24, 0x0068
    203a:	83 30       	cpi	r24, 0x03	; 3
    203c:	e9 f4       	brne	.+58     	; 0x2078 <Uart_u8recive_StringA+0x5c>
	{
		/* set busy flag as busy*/
		BUSY_flag=busy;
    203e:	84 e0       	ldi	r24, 0x04	; 4
    2040:	80 93 68 00 	sts	0x0068, r24

		Uart_Recive_flag=Recive_String;
    2044:	88 e0       	ldi	r24, 0x08	; 8
    2046:	80 93 83 00 	sts	0x0083, r24
		/* intilization argument globally*/
		Uart_string=copy_string;
    204a:	8a 81       	ldd	r24, Y+2	; 0x02
    204c:	9b 81       	ldd	r25, Y+3	; 0x03
    204e:	90 93 7e 00 	sts	0x007E, r25
    2052:	80 93 7d 00 	sts	0x007D, r24
		Size_Recive_String=copy_u8size;
    2056:	8c 81       	ldd	r24, Y+4	; 0x04
    2058:	80 93 81 00 	sts	0x0081, r24
		Uart_pvfun=copy_Pvnotif;
    205c:	8d 81       	ldd	r24, Y+5	; 0x05
    205e:	9e 81       	ldd	r25, Y+6	; 0x06
    2060:	90 93 7b 00 	sts	0x007B, r25
    2064:	80 93 7a 00 	sts	0x007A, r24
		SET_BIT(UCSRB,UCSRB_RXCIE);
    2068:	aa e2       	ldi	r26, 0x2A	; 42
    206a:	b0 e0       	ldi	r27, 0x00	; 0
    206c:	ea e2       	ldi	r30, 0x2A	; 42
    206e:	f0 e0       	ldi	r31, 0x00	; 0
    2070:	80 81       	ld	r24, Z
    2072:	80 68       	ori	r24, 0x80	; 128
    2074:	8c 93       	st	X, r24
    2076:	02 c0       	rjmp	.+4      	; 0x207c <Uart_u8recive_StringA+0x60>
	}
	else
	{
		local_errorstate=busy_function;
    2078:	83 e0       	ldi	r24, 0x03	; 3
    207a:	89 83       	std	Y+1, r24	; 0x01
	}
	return local_errorstate;
    207c:	89 81       	ldd	r24, Y+1	; 0x01
}
    207e:	26 96       	adiw	r28, 0x06	; 6
    2080:	0f b6       	in	r0, 0x3f	; 63
    2082:	f8 94       	cli
    2084:	de bf       	out	0x3e, r29	; 62
    2086:	0f be       	out	0x3f, r0	; 63
    2088:	cd bf       	out	0x3d, r28	; 61
    208a:	cf 91       	pop	r28
    208c:	df 91       	pop	r29
    208e:	08 95       	ret

00002090 <uart_u8setcallback>:
u8 uart_u8setcallback(void(*fun_pv)(void))
{
    2090:	df 93       	push	r29
    2092:	cf 93       	push	r28
    2094:	00 d0       	rcall	.+0      	; 0x2096 <uart_u8setcallback+0x6>
    2096:	0f 92       	push	r0
    2098:	cd b7       	in	r28, 0x3d	; 61
    209a:	de b7       	in	r29, 0x3e	; 62
    209c:	9b 83       	std	Y+3, r25	; 0x03
    209e:	8a 83       	std	Y+2, r24	; 0x02
	u8 local_errorstate=OK;
    20a0:	19 82       	std	Y+1, r1	; 0x01
	if(fun_pv!=NULL)
    20a2:	8a 81       	ldd	r24, Y+2	; 0x02
    20a4:	9b 81       	ldd	r25, Y+3	; 0x03
    20a6:	00 97       	sbiw	r24, 0x00	; 0
    20a8:	39 f0       	breq	.+14     	; 0x20b8 <uart_u8setcallback+0x28>
	{
		Uart_pvfun=fun_pv;
    20aa:	8a 81       	ldd	r24, Y+2	; 0x02
    20ac:	9b 81       	ldd	r25, Y+3	; 0x03
    20ae:	90 93 7b 00 	sts	0x007B, r25
    20b2:	80 93 7a 00 	sts	0x007A, r24
    20b6:	02 c0       	rjmp	.+4      	; 0x20bc <uart_u8setcallback+0x2c>
	}
	else
	{
		local_errorstate=NOK;
    20b8:	81 e0       	ldi	r24, 0x01	; 1
    20ba:	89 83       	std	Y+1, r24	; 0x01
	}
	return local_errorstate;
    20bc:	89 81       	ldd	r24, Y+1	; 0x01
}
    20be:	0f 90       	pop	r0
    20c0:	0f 90       	pop	r0
    20c2:	0f 90       	pop	r0
    20c4:	cf 91       	pop	r28
    20c6:	df 91       	pop	r29
    20c8:	08 95       	ret

000020ca <__vector_14>:
void __vector_14 (void)		__attribute__ ((signal));
void __vector_14 (void)
{
    20ca:	1f 92       	push	r1
    20cc:	0f 92       	push	r0
    20ce:	0f b6       	in	r0, 0x3f	; 63
    20d0:	0f 92       	push	r0
    20d2:	11 24       	eor	r1, r1
    20d4:	2f 93       	push	r18
    20d6:	3f 93       	push	r19
    20d8:	4f 93       	push	r20
    20da:	5f 93       	push	r21
    20dc:	6f 93       	push	r22
    20de:	7f 93       	push	r23
    20e0:	8f 93       	push	r24
    20e2:	9f 93       	push	r25
    20e4:	af 93       	push	r26
    20e6:	bf 93       	push	r27
    20e8:	ef 93       	push	r30
    20ea:	ff 93       	push	r31
    20ec:	df 93       	push	r29
    20ee:	cf 93       	push	r28
    20f0:	cd b7       	in	r28, 0x3d	; 61
    20f2:	de b7       	in	r29, 0x3e	; 62
	/*come form send string*/
	if(Uart_Send_flag==Send_String){
    20f4:	80 91 82 00 	lds	r24, 0x0082
    20f8:	86 30       	cpi	r24, 0x06	; 6
    20fa:	89 f5       	brne	.+98     	; 0x215e <__vector_14+0x94>
		UDR=*Uart_string;
    20fc:	ac e2       	ldi	r26, 0x2C	; 44
    20fe:	b0 e0       	ldi	r27, 0x00	; 0
    2100:	e0 91 7d 00 	lds	r30, 0x007D
    2104:	f0 91 7e 00 	lds	r31, 0x007E
    2108:	80 81       	ld	r24, Z
    210a:	8c 93       	st	X, r24
		Uart_string++;
    210c:	80 91 7d 00 	lds	r24, 0x007D
    2110:	90 91 7e 00 	lds	r25, 0x007E
    2114:	01 96       	adiw	r24, 0x01	; 1
    2116:	90 93 7e 00 	sts	0x007E, r25
    211a:	80 93 7d 00 	sts	0x007D, r24
		if(*Uart_string=='\0'){
    211e:	e0 91 7d 00 	lds	r30, 0x007D
    2122:	f0 91 7e 00 	lds	r31, 0x007E
    2126:	80 81       	ld	r24, Z
    2128:	88 23       	and	r24, r24
    212a:	81 f4       	brne	.+32     	; 0x214c <__vector_14+0x82>

			BUSY_flag=idle;
    212c:	83 e0       	ldi	r24, 0x03	; 3
    212e:	80 93 68 00 	sts	0x0068, r24
			CLR_BIT(UCSRB,UCSRB_UDRIE);
    2132:	aa e2       	ldi	r26, 0x2A	; 42
    2134:	b0 e0       	ldi	r27, 0x00	; 0
    2136:	ea e2       	ldi	r30, 0x2A	; 42
    2138:	f0 e0       	ldi	r31, 0x00	; 0
    213a:	80 81       	ld	r24, Z
    213c:	8f 7d       	andi	r24, 0xDF	; 223
    213e:	8c 93       	st	X, r24
			Uart_pvfun();
    2140:	e0 91 7a 00 	lds	r30, 0x007A
    2144:	f0 91 7b 00 	lds	r31, 0x007B
    2148:	09 95       	icall
    214a:	18 c0       	rjmp	.+48     	; 0x217c <__vector_14+0xb2>
		}
		else
		{
			UDR=*Uart_string;
    214c:	ec e2       	ldi	r30, 0x2C	; 44
    214e:	f0 e0       	ldi	r31, 0x00	; 0
    2150:	a0 91 7d 00 	lds	r26, 0x007D
    2154:	b0 91 7e 00 	lds	r27, 0x007E
    2158:	8c 91       	ld	r24, X
    215a:	80 83       	st	Z, r24
    215c:	0f c0       	rjmp	.+30     	; 0x217c <__vector_14+0xb2>
	}
	/*come form send char*/
	else
	{

		BUSY_flag=idle;
    215e:	83 e0       	ldi	r24, 0x03	; 3
    2160:	80 93 68 00 	sts	0x0068, r24
		UDR=Uart_u8Data;
    2164:	ec e2       	ldi	r30, 0x2C	; 44
    2166:	f0 e0       	ldi	r31, 0x00	; 0
    2168:	80 91 7c 00 	lds	r24, 0x007C
    216c:	80 83       	st	Z, r24
		CLR_BIT(UCSRB,UCSRB_UDRIE);
    216e:	aa e2       	ldi	r26, 0x2A	; 42
    2170:	b0 e0       	ldi	r27, 0x00	; 0
    2172:	ea e2       	ldi	r30, 0x2A	; 42
    2174:	f0 e0       	ldi	r31, 0x00	; 0
    2176:	80 81       	ld	r24, Z
    2178:	8f 7d       	andi	r24, 0xDF	; 223
    217a:	8c 93       	st	X, r24

	}

}
    217c:	cf 91       	pop	r28
    217e:	df 91       	pop	r29
    2180:	ff 91       	pop	r31
    2182:	ef 91       	pop	r30
    2184:	bf 91       	pop	r27
    2186:	af 91       	pop	r26
    2188:	9f 91       	pop	r25
    218a:	8f 91       	pop	r24
    218c:	7f 91       	pop	r23
    218e:	6f 91       	pop	r22
    2190:	5f 91       	pop	r21
    2192:	4f 91       	pop	r20
    2194:	3f 91       	pop	r19
    2196:	2f 91       	pop	r18
    2198:	0f 90       	pop	r0
    219a:	0f be       	out	0x3f, r0	; 63
    219c:	0f 90       	pop	r0
    219e:	1f 90       	pop	r1
    21a0:	18 95       	reti

000021a2 <__vector_13>:
void __vector_13 (void)		__attribute__ ((signal));
void __vector_13 (void)
{
    21a2:	1f 92       	push	r1
    21a4:	0f 92       	push	r0
    21a6:	0f b6       	in	r0, 0x3f	; 63
    21a8:	0f 92       	push	r0
    21aa:	11 24       	eor	r1, r1
    21ac:	2f 93       	push	r18
    21ae:	3f 93       	push	r19
    21b0:	4f 93       	push	r20
    21b2:	5f 93       	push	r21
    21b4:	6f 93       	push	r22
    21b6:	7f 93       	push	r23
    21b8:	8f 93       	push	r24
    21ba:	9f 93       	push	r25
    21bc:	af 93       	push	r26
    21be:	bf 93       	push	r27
    21c0:	ef 93       	push	r30
    21c2:	ff 93       	push	r31
    21c4:	df 93       	push	r29
    21c6:	cf 93       	push	r28
    21c8:	cd b7       	in	r28, 0x3d	; 61
    21ca:	de b7       	in	r29, 0x3e	; 62

	if(Uart_Recive_flag==Recive_Singal){
    21cc:	80 91 83 00 	lds	r24, 0x0083
    21d0:	87 30       	cpi	r24, 0x07	; 7
    21d2:	99 f4       	brne	.+38     	; 0x21fa <__vector_13+0x58>
		BUSY_flag=idle;
    21d4:	83 e0       	ldi	r24, 0x03	; 3
    21d6:	80 93 68 00 	sts	0x0068, r24
		*Uart_pvRecivedata=UDR;
    21da:	a0 91 7f 00 	lds	r26, 0x007F
    21de:	b0 91 80 00 	lds	r27, 0x0080
    21e2:	ec e2       	ldi	r30, 0x2C	; 44
    21e4:	f0 e0       	ldi	r31, 0x00	; 0
    21e6:	80 81       	ld	r24, Z
    21e8:	8c 93       	st	X, r24
		CLR_BIT(UCSRB,UCSRB_RXCIE);
    21ea:	aa e2       	ldi	r26, 0x2A	; 42
    21ec:	b0 e0       	ldi	r27, 0x00	; 0
    21ee:	ea e2       	ldi	r30, 0x2A	; 42
    21f0:	f0 e0       	ldi	r31, 0x00	; 0
    21f2:	80 81       	ld	r24, Z
    21f4:	8f 77       	andi	r24, 0x7F	; 127
    21f6:	8c 93       	st	X, r24
    21f8:	38 c0       	rjmp	.+112    	; 0x226a <__vector_13+0xc8>
	}
	else if(Uart_Recive_flag==Recive_String)
    21fa:	80 91 83 00 	lds	r24, 0x0083
    21fe:	88 30       	cpi	r24, 0x08	; 8
    2200:	a1 f5       	brne	.+104    	; 0x226a <__vector_13+0xc8>
	{

		*Uart_string=UDR;
    2202:	a0 91 7d 00 	lds	r26, 0x007D
    2206:	b0 91 7e 00 	lds	r27, 0x007E
    220a:	ec e2       	ldi	r30, 0x2C	; 44
    220c:	f0 e0       	ldi	r31, 0x00	; 0
    220e:	80 81       	ld	r24, Z
    2210:	8c 93       	st	X, r24
		static u8 counter=1;

		 Uart_string++;
    2212:	80 91 7d 00 	lds	r24, 0x007D
    2216:	90 91 7e 00 	lds	r25, 0x007E
    221a:	01 96       	adiw	r24, 0x01	; 1
    221c:	90 93 7e 00 	sts	0x007E, r25
    2220:	80 93 7d 00 	sts	0x007D, r24
		if(counter==Size_Recive_String){
    2224:	90 91 69 00 	lds	r25, 0x0069
    2228:	80 91 81 00 	lds	r24, 0x0081
    222c:	98 17       	cp	r25, r24
    222e:	81 f4       	brne	.+32     	; 0x2250 <__vector_13+0xae>
			BUSY_flag=idle;
    2230:	83 e0       	ldi	r24, 0x03	; 3
    2232:	80 93 68 00 	sts	0x0068, r24
			CLR_BIT(UCSRB,UCSRB_UDRIE);
    2236:	aa e2       	ldi	r26, 0x2A	; 42
    2238:	b0 e0       	ldi	r27, 0x00	; 0
    223a:	ea e2       	ldi	r30, 0x2A	; 42
    223c:	f0 e0       	ldi	r31, 0x00	; 0
    223e:	80 81       	ld	r24, Z
    2240:	8f 7d       	andi	r24, 0xDF	; 223
    2242:	8c 93       	st	X, r24
			Uart_pvfun();
    2244:	e0 91 7a 00 	lds	r30, 0x007A
    2248:	f0 91 7b 00 	lds	r31, 0x007B
    224c:	09 95       	icall
    224e:	0d c0       	rjmp	.+26     	; 0x226a <__vector_13+0xc8>
		}
		else
		{
			counter++;
    2250:	80 91 69 00 	lds	r24, 0x0069
    2254:	8f 5f       	subi	r24, 0xFF	; 255
    2256:	80 93 69 00 	sts	0x0069, r24
			*Uart_string=UDR;
    225a:	a0 91 7d 00 	lds	r26, 0x007D
    225e:	b0 91 7e 00 	lds	r27, 0x007E
    2262:	ec e2       	ldi	r30, 0x2C	; 44
    2264:	f0 e0       	ldi	r31, 0x00	; 0
    2266:	80 81       	ld	r24, Z
    2268:	8c 93       	st	X, r24
		}
	}
}
    226a:	cf 91       	pop	r28
    226c:	df 91       	pop	r29
    226e:	ff 91       	pop	r31
    2270:	ef 91       	pop	r30
    2272:	bf 91       	pop	r27
    2274:	af 91       	pop	r26
    2276:	9f 91       	pop	r25
    2278:	8f 91       	pop	r24
    227a:	7f 91       	pop	r23
    227c:	6f 91       	pop	r22
    227e:	5f 91       	pop	r21
    2280:	4f 91       	pop	r20
    2282:	3f 91       	pop	r19
    2284:	2f 91       	pop	r18
    2286:	0f 90       	pop	r0
    2288:	0f be       	out	0x3f, r0	; 63
    228a:	0f 90       	pop	r0
    228c:	1f 90       	pop	r1
    228e:	18 95       	reti

00002290 <Timer_Inti>:


static void(*Timer_pv_SetCallBack[8])(void)={NULL};

void 	Timer_Inti(const Timer_config *copy_config)
{
    2290:	df 93       	push	r29
    2292:	cf 93       	push	r28
    2294:	00 d0       	rcall	.+0      	; 0x2296 <Timer_Inti+0x6>
    2296:	0f 92       	push	r0
    2298:	cd b7       	in	r28, 0x3d	; 61
    229a:	de b7       	in	r29, 0x3e	; 62
    229c:	9b 83       	std	Y+3, r25	; 0x03
    229e:	8a 83       	std	Y+2, r24	; 0x02
	u8 local_errorstate=OK;
    22a0:	19 82       	std	Y+1, r1	; 0x01

	if(copy_config->Timer_chennel==Timer0){
    22a2:	ea 81       	ldd	r30, Y+2	; 0x02
    22a4:	fb 81       	ldd	r31, Y+3	; 0x03
    22a6:	80 81       	ld	r24, Z
    22a8:	88 23       	and	r24, r24
    22aa:	09 f0       	breq	.+2      	; 0x22ae <Timer_Inti+0x1e>
    22ac:	b1 c0       	rjmp	.+354    	; 0x2410 <Timer_Inti+0x180>
		TCCR0 &=0b11111000;
    22ae:	a3 e5       	ldi	r26, 0x53	; 83
    22b0:	b0 e0       	ldi	r27, 0x00	; 0
    22b2:	e3 e5       	ldi	r30, 0x53	; 83
    22b4:	f0 e0       	ldi	r31, 0x00	; 0
    22b6:	80 81       	ld	r24, Z
    22b8:	88 7f       	andi	r24, 0xF8	; 248
    22ba:	8c 93       	st	X, r24
		TCCR0 |=copy_config->Timer_clock;
    22bc:	a3 e5       	ldi	r26, 0x53	; 83
    22be:	b0 e0       	ldi	r27, 0x00	; 0
    22c0:	e3 e5       	ldi	r30, 0x53	; 83
    22c2:	f0 e0       	ldi	r31, 0x00	; 0
    22c4:	90 81       	ld	r25, Z
    22c6:	ea 81       	ldd	r30, Y+2	; 0x02
    22c8:	fb 81       	ldd	r31, Y+3	; 0x03
    22ca:	84 81       	ldd	r24, Z+4	; 0x04
    22cc:	89 2b       	or	r24, r25
    22ce:	8c 93       	st	X, r24
		if(copy_config->Timer_mode==Normal_mode)
    22d0:	ea 81       	ldd	r30, Y+2	; 0x02
    22d2:	fb 81       	ldd	r31, Y+3	; 0x03
    22d4:	81 81       	ldd	r24, Z+1	; 0x01
    22d6:	88 23       	and	r24, r24
    22d8:	21 f5       	brne	.+72     	; 0x2322 <Timer_Inti+0x92>
		{
			/*set timer0 in normal mode*/
			CLR_BIT(TCCR0,TCCR0_WGM00);
    22da:	a3 e5       	ldi	r26, 0x53	; 83
    22dc:	b0 e0       	ldi	r27, 0x00	; 0
    22de:	e3 e5       	ldi	r30, 0x53	; 83
    22e0:	f0 e0       	ldi	r31, 0x00	; 0
    22e2:	80 81       	ld	r24, Z
    22e4:	8f 7b       	andi	r24, 0xBF	; 191
    22e6:	8c 93       	st	X, r24
			CLR_BIT(TCCR0,TCCR0_WGM01);
    22e8:	a3 e5       	ldi	r26, 0x53	; 83
    22ea:	b0 e0       	ldi	r27, 0x00	; 0
    22ec:	e3 e5       	ldi	r30, 0x53	; 83
    22ee:	f0 e0       	ldi	r31, 0x00	; 0
    22f0:	80 81       	ld	r24, Z
    22f2:	87 7f       	andi	r24, 0xF7	; 247
    22f4:	8c 93       	st	X, r24
			/*enable interrupt*/
			SET_BIT(TIMSK,TIMSK_OCIE0);
    22f6:	a9 e5       	ldi	r26, 0x59	; 89
    22f8:	b0 e0       	ldi	r27, 0x00	; 0
    22fa:	e9 e5       	ldi	r30, 0x59	; 89
    22fc:	f0 e0       	ldi	r31, 0x00	; 0
    22fe:	80 81       	ld	r24, Z
    2300:	82 60       	ori	r24, 0x02	; 2
    2302:	8c 93       	st	X, r24
			/*disable com*/
			CLR_BIT(TCCR0,TCCR0_COM00);
    2304:	a3 e5       	ldi	r26, 0x53	; 83
    2306:	b0 e0       	ldi	r27, 0x00	; 0
    2308:	e3 e5       	ldi	r30, 0x53	; 83
    230a:	f0 e0       	ldi	r31, 0x00	; 0
    230c:	80 81       	ld	r24, Z
    230e:	8f 7e       	andi	r24, 0xEF	; 239
    2310:	8c 93       	st	X, r24
			CLR_BIT(TCCR0,TCCR0_COM01);
    2312:	a3 e5       	ldi	r26, 0x53	; 83
    2314:	b0 e0       	ldi	r27, 0x00	; 0
    2316:	e3 e5       	ldi	r30, 0x53	; 83
    2318:	f0 e0       	ldi	r31, 0x00	; 0
    231a:	80 81       	ld	r24, Z
    231c:	8f 7d       	andi	r24, 0xDF	; 223
    231e:	8c 93       	st	X, r24
    2320:	2a c1       	rjmp	.+596    	; 0x2576 <Timer_Inti+0x2e6>
		}
		else if(copy_config->Timer_mode==PWM_phasecorect)
    2322:	ea 81       	ldd	r30, Y+2	; 0x02
    2324:	fb 81       	ldd	r31, Y+3	; 0x03
    2326:	81 81       	ldd	r24, Z+1	; 0x01
    2328:	81 30       	cpi	r24, 0x01	; 1
    232a:	21 f5       	brne	.+72     	; 0x2374 <Timer_Inti+0xe4>
		{
			/*set timer0 in normal mode*/
			SET_BIT(TCCR0,TCCR0_WGM00);
    232c:	a3 e5       	ldi	r26, 0x53	; 83
    232e:	b0 e0       	ldi	r27, 0x00	; 0
    2330:	e3 e5       	ldi	r30, 0x53	; 83
    2332:	f0 e0       	ldi	r31, 0x00	; 0
    2334:	80 81       	ld	r24, Z
    2336:	80 64       	ori	r24, 0x40	; 64
    2338:	8c 93       	st	X, r24
			CLR_BIT(TCCR0,TCCR0_WGM01);
    233a:	a3 e5       	ldi	r26, 0x53	; 83
    233c:	b0 e0       	ldi	r27, 0x00	; 0
    233e:	e3 e5       	ldi	r30, 0x53	; 83
    2340:	f0 e0       	ldi	r31, 0x00	; 0
    2342:	80 81       	ld	r24, Z
    2344:	87 7f       	andi	r24, 0xF7	; 247
    2346:	8c 93       	st	X, r24
			/*clear on match set on top*/
			CLR_BIT(TCCR0,TCCR0_COM00);
    2348:	a3 e5       	ldi	r26, 0x53	; 83
    234a:	b0 e0       	ldi	r27, 0x00	; 0
    234c:	e3 e5       	ldi	r30, 0x53	; 83
    234e:	f0 e0       	ldi	r31, 0x00	; 0
    2350:	80 81       	ld	r24, Z
    2352:	8f 7e       	andi	r24, 0xEF	; 239
    2354:	8c 93       	st	X, r24
			SET_BIT(TCCR0,TCCR0_COM01);
    2356:	a3 e5       	ldi	r26, 0x53	; 83
    2358:	b0 e0       	ldi	r27, 0x00	; 0
    235a:	e3 e5       	ldi	r30, 0x53	; 83
    235c:	f0 e0       	ldi	r31, 0x00	; 0
    235e:	80 81       	ld	r24, Z
    2360:	80 62       	ori	r24, 0x20	; 32
    2362:	8c 93       	st	X, r24
			/*set ocr0 value*/
			OCR0=copy_config->Timer_compare;
    2364:	ac e5       	ldi	r26, 0x5C	; 92
    2366:	b0 e0       	ldi	r27, 0x00	; 0
    2368:	ea 81       	ldd	r30, Y+2	; 0x02
    236a:	fb 81       	ldd	r31, Y+3	; 0x03
    236c:	82 81       	ldd	r24, Z+2	; 0x02
    236e:	93 81       	ldd	r25, Z+3	; 0x03
    2370:	8c 93       	st	X, r24
    2372:	01 c1       	rjmp	.+514    	; 0x2576 <Timer_Inti+0x2e6>
		}
		else if(copy_config->Timer_mode==CTC_mode)
    2374:	ea 81       	ldd	r30, Y+2	; 0x02
    2376:	fb 81       	ldd	r31, Y+3	; 0x03
    2378:	81 81       	ldd	r24, Z+1	; 0x01
    237a:	82 30       	cpi	r24, 0x02	; 2
    237c:	e9 f4       	brne	.+58     	; 0x23b8 <Timer_Inti+0x128>
		{

			/*set timer0 in normal mode*/
			CLR_BIT(TCCR0,TCCR0_WGM00);
    237e:	a3 e5       	ldi	r26, 0x53	; 83
    2380:	b0 e0       	ldi	r27, 0x00	; 0
    2382:	e3 e5       	ldi	r30, 0x53	; 83
    2384:	f0 e0       	ldi	r31, 0x00	; 0
    2386:	80 81       	ld	r24, Z
    2388:	8f 7b       	andi	r24, 0xBF	; 191
    238a:	8c 93       	st	X, r24
			SET_BIT(TCCR0,TCCR0_WGM01);
    238c:	a3 e5       	ldi	r26, 0x53	; 83
    238e:	b0 e0       	ldi	r27, 0x00	; 0
    2390:	e3 e5       	ldi	r30, 0x53	; 83
    2392:	f0 e0       	ldi	r31, 0x00	; 0
    2394:	80 81       	ld	r24, Z
    2396:	88 60       	ori	r24, 0x08	; 8
    2398:	8c 93       	st	X, r24
			/*enable interrupt*/
			SET_BIT(TIMSK,TIMSK_OCIE0);
    239a:	a9 e5       	ldi	r26, 0x59	; 89
    239c:	b0 e0       	ldi	r27, 0x00	; 0
    239e:	e9 e5       	ldi	r30, 0x59	; 89
    23a0:	f0 e0       	ldi	r31, 0x00	; 0
    23a2:	80 81       	ld	r24, Z
    23a4:	82 60       	ori	r24, 0x02	; 2
    23a6:	8c 93       	st	X, r24
			/*set ocr0 value*/
			OCR0=copy_config->Timer_compare;
    23a8:	ac e5       	ldi	r26, 0x5C	; 92
    23aa:	b0 e0       	ldi	r27, 0x00	; 0
    23ac:	ea 81       	ldd	r30, Y+2	; 0x02
    23ae:	fb 81       	ldd	r31, Y+3	; 0x03
    23b0:	82 81       	ldd	r24, Z+2	; 0x02
    23b2:	93 81       	ldd	r25, Z+3	; 0x03
    23b4:	8c 93       	st	X, r24
    23b6:	df c0       	rjmp	.+446    	; 0x2576 <Timer_Inti+0x2e6>
		}
		else if(copy_config->Timer_mode==fast_PWM)
    23b8:	ea 81       	ldd	r30, Y+2	; 0x02
    23ba:	fb 81       	ldd	r31, Y+3	; 0x03
    23bc:	81 81       	ldd	r24, Z+1	; 0x01
    23be:	83 30       	cpi	r24, 0x03	; 3
    23c0:	21 f5       	brne	.+72     	; 0x240a <Timer_Inti+0x17a>
		{
			/*set timer0 in normal mode*/
			SET_BIT(TCCR0,TCCR0_WGM00);
    23c2:	a3 e5       	ldi	r26, 0x53	; 83
    23c4:	b0 e0       	ldi	r27, 0x00	; 0
    23c6:	e3 e5       	ldi	r30, 0x53	; 83
    23c8:	f0 e0       	ldi	r31, 0x00	; 0
    23ca:	80 81       	ld	r24, Z
    23cc:	80 64       	ori	r24, 0x40	; 64
    23ce:	8c 93       	st	X, r24
			SET_BIT(TCCR0,TCCR0_WGM01);
    23d0:	a3 e5       	ldi	r26, 0x53	; 83
    23d2:	b0 e0       	ldi	r27, 0x00	; 0
    23d4:	e3 e5       	ldi	r30, 0x53	; 83
    23d6:	f0 e0       	ldi	r31, 0x00	; 0
    23d8:	80 81       	ld	r24, Z
    23da:	88 60       	ori	r24, 0x08	; 8
    23dc:	8c 93       	st	X, r24
			/*clear on match set on top*/
			CLR_BIT(TCCR0,TCCR0_COM00);
    23de:	a3 e5       	ldi	r26, 0x53	; 83
    23e0:	b0 e0       	ldi	r27, 0x00	; 0
    23e2:	e3 e5       	ldi	r30, 0x53	; 83
    23e4:	f0 e0       	ldi	r31, 0x00	; 0
    23e6:	80 81       	ld	r24, Z
    23e8:	8f 7e       	andi	r24, 0xEF	; 239
    23ea:	8c 93       	st	X, r24
			SET_BIT(TCCR0,TCCR0_COM01);
    23ec:	a3 e5       	ldi	r26, 0x53	; 83
    23ee:	b0 e0       	ldi	r27, 0x00	; 0
    23f0:	e3 e5       	ldi	r30, 0x53	; 83
    23f2:	f0 e0       	ldi	r31, 0x00	; 0
    23f4:	80 81       	ld	r24, Z
    23f6:	80 62       	ori	r24, 0x20	; 32
    23f8:	8c 93       	st	X, r24
			/*set ocr0 value*/
			OCR0=copy_config->Timer_compare;
    23fa:	ac e5       	ldi	r26, 0x5C	; 92
    23fc:	b0 e0       	ldi	r27, 0x00	; 0
    23fe:	ea 81       	ldd	r30, Y+2	; 0x02
    2400:	fb 81       	ldd	r31, Y+3	; 0x03
    2402:	82 81       	ldd	r24, Z+2	; 0x02
    2404:	93 81       	ldd	r25, Z+3	; 0x03
    2406:	8c 93       	st	X, r24
    2408:	b6 c0       	rjmp	.+364    	; 0x2576 <Timer_Inti+0x2e6>
		}
		else
		{
			local_errorstate=NOK;
    240a:	81 e0       	ldi	r24, 0x01	; 1
    240c:	89 83       	std	Y+1, r24	; 0x01
    240e:	b3 c0       	rjmp	.+358    	; 0x2576 <Timer_Inti+0x2e6>
		}

	}


	else if(copy_config->Timer_chennel==Timer2){
    2410:	ea 81       	ldd	r30, Y+2	; 0x02
    2412:	fb 81       	ldd	r31, Y+3	; 0x03
    2414:	80 81       	ld	r24, Z
    2416:	82 30       	cpi	r24, 0x02	; 2
    2418:	09 f0       	breq	.+2      	; 0x241c <Timer_Inti+0x18c>
    241a:	ad c0       	rjmp	.+346    	; 0x2576 <Timer_Inti+0x2e6>
		TCCR2 &=0b11111000;
    241c:	a5 e4       	ldi	r26, 0x45	; 69
    241e:	b0 e0       	ldi	r27, 0x00	; 0
    2420:	e5 e4       	ldi	r30, 0x45	; 69
    2422:	f0 e0       	ldi	r31, 0x00	; 0
    2424:	80 81       	ld	r24, Z
    2426:	88 7f       	andi	r24, 0xF8	; 248
    2428:	8c 93       	st	X, r24
		TCCR2 |=copy_config->Timer_clock;
    242a:	a5 e4       	ldi	r26, 0x45	; 69
    242c:	b0 e0       	ldi	r27, 0x00	; 0
    242e:	e5 e4       	ldi	r30, 0x45	; 69
    2430:	f0 e0       	ldi	r31, 0x00	; 0
    2432:	90 81       	ld	r25, Z
    2434:	ea 81       	ldd	r30, Y+2	; 0x02
    2436:	fb 81       	ldd	r31, Y+3	; 0x03
    2438:	84 81       	ldd	r24, Z+4	; 0x04
    243a:	89 2b       	or	r24, r25
    243c:	8c 93       	st	X, r24

		if(copy_config->Timer_mode==Normal_mode){
    243e:	ea 81       	ldd	r30, Y+2	; 0x02
    2440:	fb 81       	ldd	r31, Y+3	; 0x03
    2442:	81 81       	ldd	r24, Z+1	; 0x01
    2444:	88 23       	and	r24, r24
    2446:	21 f5       	brne	.+72     	; 0x2490 <Timer_Inti+0x200>
			CLR_BIT(TCCR2,TCCR2_WGM20);
    2448:	a5 e4       	ldi	r26, 0x45	; 69
    244a:	b0 e0       	ldi	r27, 0x00	; 0
    244c:	e5 e4       	ldi	r30, 0x45	; 69
    244e:	f0 e0       	ldi	r31, 0x00	; 0
    2450:	80 81       	ld	r24, Z
    2452:	8f 7b       	andi	r24, 0xBF	; 191
    2454:	8c 93       	st	X, r24
			CLR_BIT(TCCR2,TCCR2_WGM21);
    2456:	a5 e4       	ldi	r26, 0x45	; 69
    2458:	b0 e0       	ldi	r27, 0x00	; 0
    245a:	e5 e4       	ldi	r30, 0x45	; 69
    245c:	f0 e0       	ldi	r31, 0x00	; 0
    245e:	80 81       	ld	r24, Z
    2460:	87 7f       	andi	r24, 0xF7	; 247
    2462:	8c 93       	st	X, r24
			/*enable interrup timer2*/
			SET_BIT(TIMSK,TIMSK_OCIE2);
    2464:	a9 e5       	ldi	r26, 0x59	; 89
    2466:	b0 e0       	ldi	r27, 0x00	; 0
    2468:	e9 e5       	ldi	r30, 0x59	; 89
    246a:	f0 e0       	ldi	r31, 0x00	; 0
    246c:	80 81       	ld	r24, Z
    246e:	80 68       	ori	r24, 0x80	; 128
    2470:	8c 93       	st	X, r24
			/*disable compare*/
			CLR_BIT(TCCR2,TCCR2_COM20);
    2472:	a5 e4       	ldi	r26, 0x45	; 69
    2474:	b0 e0       	ldi	r27, 0x00	; 0
    2476:	e5 e4       	ldi	r30, 0x45	; 69
    2478:	f0 e0       	ldi	r31, 0x00	; 0
    247a:	80 81       	ld	r24, Z
    247c:	8f 7e       	andi	r24, 0xEF	; 239
    247e:	8c 93       	st	X, r24
			CLR_BIT(TCCR2,TCCR2_COM21);
    2480:	a5 e4       	ldi	r26, 0x45	; 69
    2482:	b0 e0       	ldi	r27, 0x00	; 0
    2484:	e5 e4       	ldi	r30, 0x45	; 69
    2486:	f0 e0       	ldi	r31, 0x00	; 0
    2488:	80 81       	ld	r24, Z
    248a:	8f 7d       	andi	r24, 0xDF	; 223
    248c:	8c 93       	st	X, r24
    248e:	73 c0       	rjmp	.+230    	; 0x2576 <Timer_Inti+0x2e6>

		}
		else if(copy_config->Timer_mode==PWM_phasecorect){
    2490:	ea 81       	ldd	r30, Y+2	; 0x02
    2492:	fb 81       	ldd	r31, Y+3	; 0x03
    2494:	81 81       	ldd	r24, Z+1	; 0x01
    2496:	81 30       	cpi	r24, 0x01	; 1
    2498:	21 f5       	brne	.+72     	; 0x24e2 <Timer_Inti+0x252>
			SET_BIT(TCCR2,TCCR2_WGM20);
    249a:	a5 e4       	ldi	r26, 0x45	; 69
    249c:	b0 e0       	ldi	r27, 0x00	; 0
    249e:	e5 e4       	ldi	r30, 0x45	; 69
    24a0:	f0 e0       	ldi	r31, 0x00	; 0
    24a2:	80 81       	ld	r24, Z
    24a4:	80 64       	ori	r24, 0x40	; 64
    24a6:	8c 93       	st	X, r24
			CLR_BIT(TCCR2,TCCR2_WGM21);
    24a8:	a5 e4       	ldi	r26, 0x45	; 69
    24aa:	b0 e0       	ldi	r27, 0x00	; 0
    24ac:	e5 e4       	ldi	r30, 0x45	; 69
    24ae:	f0 e0       	ldi	r31, 0x00	; 0
    24b0:	80 81       	ld	r24, Z
    24b2:	87 7f       	andi	r24, 0xF7	; 247
    24b4:	8c 93       	st	X, r24

			/*clear on match set on top*/
			CLR_BIT(TCCR2,TCCR2_COM20);
    24b6:	a5 e4       	ldi	r26, 0x45	; 69
    24b8:	b0 e0       	ldi	r27, 0x00	; 0
    24ba:	e5 e4       	ldi	r30, 0x45	; 69
    24bc:	f0 e0       	ldi	r31, 0x00	; 0
    24be:	80 81       	ld	r24, Z
    24c0:	8f 7e       	andi	r24, 0xEF	; 239
    24c2:	8c 93       	st	X, r24
			SET_BIT(TCCR2,TCCR2_COM21);
    24c4:	a5 e4       	ldi	r26, 0x45	; 69
    24c6:	b0 e0       	ldi	r27, 0x00	; 0
    24c8:	e5 e4       	ldi	r30, 0x45	; 69
    24ca:	f0 e0       	ldi	r31, 0x00	; 0
    24cc:	80 81       	ld	r24, Z
    24ce:	80 62       	ori	r24, 0x20	; 32
    24d0:	8c 93       	st	X, r24
			/*set compare value*/
			OCR2=copy_config->Timer_compare;
    24d2:	a3 e4       	ldi	r26, 0x43	; 67
    24d4:	b0 e0       	ldi	r27, 0x00	; 0
    24d6:	ea 81       	ldd	r30, Y+2	; 0x02
    24d8:	fb 81       	ldd	r31, Y+3	; 0x03
    24da:	82 81       	ldd	r24, Z+2	; 0x02
    24dc:	93 81       	ldd	r25, Z+3	; 0x03
    24de:	8c 93       	st	X, r24
    24e0:	4a c0       	rjmp	.+148    	; 0x2576 <Timer_Inti+0x2e6>

		}
		else if(copy_config->Timer_mode==CTC_mode){
    24e2:	ea 81       	ldd	r30, Y+2	; 0x02
    24e4:	fb 81       	ldd	r31, Y+3	; 0x03
    24e6:	81 81       	ldd	r24, Z+1	; 0x01
    24e8:	82 30       	cpi	r24, 0x02	; 2
    24ea:	e9 f4       	brne	.+58     	; 0x2526 <Timer_Inti+0x296>
			CLR_BIT(TCCR2,TCCR2_WGM20);
    24ec:	a5 e4       	ldi	r26, 0x45	; 69
    24ee:	b0 e0       	ldi	r27, 0x00	; 0
    24f0:	e5 e4       	ldi	r30, 0x45	; 69
    24f2:	f0 e0       	ldi	r31, 0x00	; 0
    24f4:	80 81       	ld	r24, Z
    24f6:	8f 7b       	andi	r24, 0xBF	; 191
    24f8:	8c 93       	st	X, r24
			SET_BIT(TCCR2,TCCR2_WGM21);
    24fa:	a5 e4       	ldi	r26, 0x45	; 69
    24fc:	b0 e0       	ldi	r27, 0x00	; 0
    24fe:	e5 e4       	ldi	r30, 0x45	; 69
    2500:	f0 e0       	ldi	r31, 0x00	; 0
    2502:	80 81       	ld	r24, Z
    2504:	88 60       	ori	r24, 0x08	; 8
    2506:	8c 93       	st	X, r24
			/*enable interrup timer2*/
			SET_BIT(TIMSK,TIMSK_OCIE2);
    2508:	a9 e5       	ldi	r26, 0x59	; 89
    250a:	b0 e0       	ldi	r27, 0x00	; 0
    250c:	e9 e5       	ldi	r30, 0x59	; 89
    250e:	f0 e0       	ldi	r31, 0x00	; 0
    2510:	80 81       	ld	r24, Z
    2512:	80 68       	ori	r24, 0x80	; 128
    2514:	8c 93       	st	X, r24
			/*set compare value*/
			OCR2=copy_config->Timer_compare;
    2516:	a3 e4       	ldi	r26, 0x43	; 67
    2518:	b0 e0       	ldi	r27, 0x00	; 0
    251a:	ea 81       	ldd	r30, Y+2	; 0x02
    251c:	fb 81       	ldd	r31, Y+3	; 0x03
    251e:	82 81       	ldd	r24, Z+2	; 0x02
    2520:	93 81       	ldd	r25, Z+3	; 0x03
    2522:	8c 93       	st	X, r24
    2524:	28 c0       	rjmp	.+80     	; 0x2576 <Timer_Inti+0x2e6>

		}
		else if(copy_config->Timer_mode==fast_PWM){
    2526:	ea 81       	ldd	r30, Y+2	; 0x02
    2528:	fb 81       	ldd	r31, Y+3	; 0x03
    252a:	81 81       	ldd	r24, Z+1	; 0x01
    252c:	83 30       	cpi	r24, 0x03	; 3
    252e:	19 f5       	brne	.+70     	; 0x2576 <Timer_Inti+0x2e6>
			SET_BIT(TCCR2,TCCR2_WGM20);
    2530:	a5 e4       	ldi	r26, 0x45	; 69
    2532:	b0 e0       	ldi	r27, 0x00	; 0
    2534:	e5 e4       	ldi	r30, 0x45	; 69
    2536:	f0 e0       	ldi	r31, 0x00	; 0
    2538:	80 81       	ld	r24, Z
    253a:	80 64       	ori	r24, 0x40	; 64
    253c:	8c 93       	st	X, r24
			SET_BIT(TCCR2,TCCR2_WGM21);
    253e:	a5 e4       	ldi	r26, 0x45	; 69
    2540:	b0 e0       	ldi	r27, 0x00	; 0
    2542:	e5 e4       	ldi	r30, 0x45	; 69
    2544:	f0 e0       	ldi	r31, 0x00	; 0
    2546:	80 81       	ld	r24, Z
    2548:	88 60       	ori	r24, 0x08	; 8
    254a:	8c 93       	st	X, r24
			/*clear on match set on top*/
			CLR_BIT(TCCR2,TCCR2_COM20);
    254c:	a5 e4       	ldi	r26, 0x45	; 69
    254e:	b0 e0       	ldi	r27, 0x00	; 0
    2550:	e5 e4       	ldi	r30, 0x45	; 69
    2552:	f0 e0       	ldi	r31, 0x00	; 0
    2554:	80 81       	ld	r24, Z
    2556:	8f 7e       	andi	r24, 0xEF	; 239
    2558:	8c 93       	st	X, r24
			SET_BIT(TCCR2,TCCR2_COM21);
    255a:	a5 e4       	ldi	r26, 0x45	; 69
    255c:	b0 e0       	ldi	r27, 0x00	; 0
    255e:	e5 e4       	ldi	r30, 0x45	; 69
    2560:	f0 e0       	ldi	r31, 0x00	; 0
    2562:	80 81       	ld	r24, Z
    2564:	80 62       	ori	r24, 0x20	; 32
    2566:	8c 93       	st	X, r24
			/*set compare value*/
			OCR2=copy_config->Timer_compare;
    2568:	a3 e4       	ldi	r26, 0x43	; 67
    256a:	b0 e0       	ldi	r27, 0x00	; 0
    256c:	ea 81       	ldd	r30, Y+2	; 0x02
    256e:	fb 81       	ldd	r31, Y+3	; 0x03
    2570:	82 81       	ldd	r24, Z+2	; 0x02
    2572:	93 81       	ldd	r25, Z+3	; 0x03
    2574:	8c 93       	st	X, r24

	}



}
    2576:	0f 90       	pop	r0
    2578:	0f 90       	pop	r0
    257a:	0f 90       	pop	r0
    257c:	cf 91       	pop	r28
    257e:	df 91       	pop	r29
    2580:	08 95       	ret

00002582 <Timer0_voidSetCompareMatch>:



void Timer0_voidSetCompareMatch(u8 copy_u8value)
{
    2582:	df 93       	push	r29
    2584:	cf 93       	push	r28
    2586:	0f 92       	push	r0
    2588:	cd b7       	in	r28, 0x3d	; 61
    258a:	de b7       	in	r29, 0x3e	; 62
    258c:	89 83       	std	Y+1, r24	; 0x01
	OCR0=copy_u8value;
    258e:	ec e5       	ldi	r30, 0x5C	; 92
    2590:	f0 e0       	ldi	r31, 0x00	; 0
    2592:	89 81       	ldd	r24, Y+1	; 0x01
    2594:	80 83       	st	Z, r24

}
    2596:	0f 90       	pop	r0
    2598:	cf 91       	pop	r28
    259a:	df 91       	pop	r29
    259c:	08 95       	ret

0000259e <Timer2_voidSetCompareMatch>:
void Timer2_voidSetCompareMatch(u8 copy_u8value)
{
    259e:	df 93       	push	r29
    25a0:	cf 93       	push	r28
    25a2:	0f 92       	push	r0
    25a4:	cd b7       	in	r28, 0x3d	; 61
    25a6:	de b7       	in	r29, 0x3e	; 62
    25a8:	89 83       	std	Y+1, r24	; 0x01
	OCR2=copy_u8value;
    25aa:	e3 e4       	ldi	r30, 0x43	; 67
    25ac:	f0 e0       	ldi	r31, 0x00	; 0
    25ae:	89 81       	ldd	r24, Y+1	; 0x01
    25b0:	80 83       	st	Z, r24
}
    25b2:	0f 90       	pop	r0
    25b4:	cf 91       	pop	r28
    25b6:	df 91       	pop	r29
    25b8:	08 95       	ret

000025ba <Timer_u8SetCallBack>:


u8 Timer_u8SetCallBack(void (*copy_pvCallBackfun)(void),u8 copy_u8INT_ID)
{
    25ba:	df 93       	push	r29
    25bc:	cf 93       	push	r28
    25be:	00 d0       	rcall	.+0      	; 0x25c0 <Timer_u8SetCallBack+0x6>
    25c0:	00 d0       	rcall	.+0      	; 0x25c2 <Timer_u8SetCallBack+0x8>
    25c2:	cd b7       	in	r28, 0x3d	; 61
    25c4:	de b7       	in	r29, 0x3e	; 62
    25c6:	9b 83       	std	Y+3, r25	; 0x03
    25c8:	8a 83       	std	Y+2, r24	; 0x02
    25ca:	6c 83       	std	Y+4, r22	; 0x04
	u8 local_errorstate=OK;
    25cc:	19 82       	std	Y+1, r1	; 0x01
	if(copy_pvCallBackfun!= NULL)
    25ce:	8a 81       	ldd	r24, Y+2	; 0x02
    25d0:	9b 81       	ldd	r25, Y+3	; 0x03
    25d2:	00 97       	sbiw	r24, 0x00	; 0
    25d4:	69 f0       	breq	.+26     	; 0x25f0 <Timer_u8SetCallBack+0x36>
	{
		Timer_pv_SetCallBack[copy_u8INT_ID]=copy_pvCallBackfun;
    25d6:	8c 81       	ldd	r24, Y+4	; 0x04
    25d8:	88 2f       	mov	r24, r24
    25da:	90 e0       	ldi	r25, 0x00	; 0
    25dc:	88 0f       	add	r24, r24
    25de:	99 1f       	adc	r25, r25
    25e0:	fc 01       	movw	r30, r24
    25e2:	ec 57       	subi	r30, 0x7C	; 124
    25e4:	ff 4f       	sbci	r31, 0xFF	; 255
    25e6:	8a 81       	ldd	r24, Y+2	; 0x02
    25e8:	9b 81       	ldd	r25, Y+3	; 0x03
    25ea:	91 83       	std	Z+1, r25	; 0x01
    25ec:	80 83       	st	Z, r24
    25ee:	02 c0       	rjmp	.+4      	; 0x25f4 <Timer_u8SetCallBack+0x3a>
	}
	else
	{
		local_errorstate=NULL_POINTER;
    25f0:	82 e0       	ldi	r24, 0x02	; 2
    25f2:	89 83       	std	Y+1, r24	; 0x01
	}



	return local_errorstate;
    25f4:	89 81       	ldd	r24, Y+1	; 0x01

}
    25f6:	0f 90       	pop	r0
    25f8:	0f 90       	pop	r0
    25fa:	0f 90       	pop	r0
    25fc:	0f 90       	pop	r0
    25fe:	cf 91       	pop	r28
    2600:	df 91       	pop	r29
    2602:	08 95       	ret

00002604 <Timer1_voidInt>:
void Timer1_voidInt(void)
{
    2604:	df 93       	push	r29
    2606:	cf 93       	push	r28
    2608:	cd b7       	in	r28, 0x3d	; 61
    260a:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TCCR1A,TCCR1A_WGM11);
	SET_BIT(TCCR1B,TCCR1B_WGM12);
	SET_BIT(TCCR1B,TCCR1B_WGM13);*/

	/*set prescale*/
	TCCR1B &= 0b11111000;
    260c:	ae e4       	ldi	r26, 0x4E	; 78
    260e:	b0 e0       	ldi	r27, 0x00	; 0
    2610:	ee e4       	ldi	r30, 0x4E	; 78
    2612:	f0 e0       	ldi	r31, 0x00	; 0
    2614:	80 81       	ld	r24, Z
    2616:	88 7f       	andi	r24, 0xF8	; 248
    2618:	8c 93       	st	X, r24
	TCCR1B |=3;
    261a:	ae e4       	ldi	r26, 0x4E	; 78
    261c:	b0 e0       	ldi	r27, 0x00	; 0
    261e:	ee e4       	ldi	r30, 0x4E	; 78
    2620:	f0 e0       	ldi	r31, 0x00	; 0
    2622:	80 81       	ld	r24, Z
    2624:	83 60       	ori	r24, 0x03	; 3
    2626:	8c 93       	st	X, r24
}
    2628:	cf 91       	pop	r28
    262a:	df 91       	pop	r29
    262c:	08 95       	ret

0000262e <timer1_voidsetvalue>:
void timer1_voidsetvalue(u16 copy_u16value)
{
    262e:	df 93       	push	r29
    2630:	cf 93       	push	r28
    2632:	00 d0       	rcall	.+0      	; 0x2634 <timer1_voidsetvalue+0x6>
    2634:	cd b7       	in	r28, 0x3d	; 61
    2636:	de b7       	in	r29, 0x3e	; 62
    2638:	9a 83       	std	Y+2, r25	; 0x02
    263a:	89 83       	std	Y+1, r24	; 0x01
	TCNT1=copy_u16value;
    263c:	ec e4       	ldi	r30, 0x4C	; 76
    263e:	f0 e0       	ldi	r31, 0x00	; 0
    2640:	89 81       	ldd	r24, Y+1	; 0x01
    2642:	9a 81       	ldd	r25, Y+2	; 0x02
    2644:	91 83       	std	Z+1, r25	; 0x01
    2646:	80 83       	st	Z, r24
}
    2648:	0f 90       	pop	r0
    264a:	0f 90       	pop	r0
    264c:	cf 91       	pop	r28
    264e:	df 91       	pop	r29
    2650:	08 95       	ret

00002652 <timer1_u16readvalue>:
u16 timer1_u16readvalue(void)
{
    2652:	df 93       	push	r29
    2654:	cf 93       	push	r28
    2656:	cd b7       	in	r28, 0x3d	; 61
    2658:	de b7       	in	r29, 0x3e	; 62
	return TCNT1;
    265a:	ec e4       	ldi	r30, 0x4C	; 76
    265c:	f0 e0       	ldi	r31, 0x00	; 0
    265e:	80 81       	ld	r24, Z
    2660:	91 81       	ldd	r25, Z+1	; 0x01
}
    2662:	cf 91       	pop	r28
    2664:	df 91       	pop	r29
    2666:	08 95       	ret

00002668 <Timer1_setICR>:
void Timer1_setICR(u16 copy_u16TOP)
{
    2668:	df 93       	push	r29
    266a:	cf 93       	push	r28
    266c:	00 d0       	rcall	.+0      	; 0x266e <Timer1_setICR+0x6>
    266e:	cd b7       	in	r28, 0x3d	; 61
    2670:	de b7       	in	r29, 0x3e	; 62
    2672:	9a 83       	std	Y+2, r25	; 0x02
    2674:	89 83       	std	Y+1, r24	; 0x01
	ICR1=copy_u16TOP;
    2676:	e6 e4       	ldi	r30, 0x46	; 70
    2678:	f0 e0       	ldi	r31, 0x00	; 0
    267a:	89 81       	ldd	r24, Y+1	; 0x01
    267c:	9a 81       	ldd	r25, Y+2	; 0x02
    267e:	91 83       	std	Z+1, r25	; 0x01
    2680:	80 83       	st	Z, r24
}
    2682:	0f 90       	pop	r0
    2684:	0f 90       	pop	r0
    2686:	cf 91       	pop	r28
    2688:	df 91       	pop	r29
    268a:	08 95       	ret

0000268c <Timer1_chennelACompare>:
void Timer1_chennelACompare(u16 copy_u16compare)
{
    268c:	df 93       	push	r29
    268e:	cf 93       	push	r28
    2690:	00 d0       	rcall	.+0      	; 0x2692 <Timer1_chennelACompare+0x6>
    2692:	cd b7       	in	r28, 0x3d	; 61
    2694:	de b7       	in	r29, 0x3e	; 62
    2696:	9a 83       	std	Y+2, r25	; 0x02
    2698:	89 83       	std	Y+1, r24	; 0x01
	OCR1A=copy_u16compare;
    269a:	ea e4       	ldi	r30, 0x4A	; 74
    269c:	f0 e0       	ldi	r31, 0x00	; 0
    269e:	89 81       	ldd	r24, Y+1	; 0x01
    26a0:	9a 81       	ldd	r25, Y+2	; 0x02
    26a2:	91 83       	std	Z+1, r25	; 0x01
    26a4:	80 83       	st	Z, r24
}
    26a6:	0f 90       	pop	r0
    26a8:	0f 90       	pop	r0
    26aa:	cf 91       	pop	r28
    26ac:	df 91       	pop	r29
    26ae:	08 95       	ret

000026b0 <ICU_inti>:
void ICU_inti(void)
{
    26b0:	df 93       	push	r29
    26b2:	cf 93       	push	r28
    26b4:	cd b7       	in	r28, 0x3d	; 61
    26b6:	de b7       	in	r29, 0x3e	; 62
	/*trigred source rising edge*/
	SET_BIT(TCCR1B,TCCR1B_ICIS1);
    26b8:	ae e4       	ldi	r26, 0x4E	; 78
    26ba:	b0 e0       	ldi	r27, 0x00	; 0
    26bc:	ee e4       	ldi	r30, 0x4E	; 78
    26be:	f0 e0       	ldi	r31, 0x00	; 0
    26c0:	80 81       	ld	r24, Z
    26c2:	80 64       	ori	r24, 0x40	; 64
    26c4:	8c 93       	st	X, r24

	SET_BIT(TIMSK,TIMSK_TICIE1);
    26c6:	a9 e5       	ldi	r26, 0x59	; 89
    26c8:	b0 e0       	ldi	r27, 0x00	; 0
    26ca:	e9 e5       	ldi	r30, 0x59	; 89
    26cc:	f0 e0       	ldi	r31, 0x00	; 0
    26ce:	80 81       	ld	r24, Z
    26d0:	80 62       	ori	r24, 0x20	; 32
    26d2:	8c 93       	st	X, r24

}
    26d4:	cf 91       	pop	r28
    26d6:	df 91       	pop	r29
    26d8:	08 95       	ret

000026da <ICU_voidsetTirgrededge>:
u8 ICU_voidsetTirgrededge(u8 copy_u8edge)
{
    26da:	df 93       	push	r29
    26dc:	cf 93       	push	r28
    26de:	00 d0       	rcall	.+0      	; 0x26e0 <ICU_voidsetTirgrededge+0x6>
    26e0:	cd b7       	in	r28, 0x3d	; 61
    26e2:	de b7       	in	r29, 0x3e	; 62
    26e4:	8a 83       	std	Y+2, r24	; 0x02
	u8 local_errorstate=OK;
    26e6:	19 82       	std	Y+1, r1	; 0x01
	if(copy_u8edge==ICU_rissing_edge)
    26e8:	8a 81       	ldd	r24, Y+2	; 0x02
    26ea:	81 30       	cpi	r24, 0x01	; 1
    26ec:	41 f4       	brne	.+16     	; 0x26fe <ICU_voidsetTirgrededge+0x24>
	{
		SET_BIT(TCCR1B,TCCR1B_ICIS1);
    26ee:	ae e4       	ldi	r26, 0x4E	; 78
    26f0:	b0 e0       	ldi	r27, 0x00	; 0
    26f2:	ee e4       	ldi	r30, 0x4E	; 78
    26f4:	f0 e0       	ldi	r31, 0x00	; 0
    26f6:	80 81       	ld	r24, Z
    26f8:	80 64       	ori	r24, 0x40	; 64
    26fa:	8c 93       	st	X, r24
    26fc:	0d c0       	rjmp	.+26     	; 0x2718 <ICU_voidsetTirgrededge+0x3e>
	}
	else if(copy_u8edge==ICU_falling_edge)
    26fe:	8a 81       	ldd	r24, Y+2	; 0x02
    2700:	88 23       	and	r24, r24
    2702:	41 f4       	brne	.+16     	; 0x2714 <ICU_voidsetTirgrededge+0x3a>
	{
		CLR_BIT(TCCR1B,TCCR1B_ICIS1);
    2704:	ae e4       	ldi	r26, 0x4E	; 78
    2706:	b0 e0       	ldi	r27, 0x00	; 0
    2708:	ee e4       	ldi	r30, 0x4E	; 78
    270a:	f0 e0       	ldi	r31, 0x00	; 0
    270c:	80 81       	ld	r24, Z
    270e:	8f 7b       	andi	r24, 0xBF	; 191
    2710:	8c 93       	st	X, r24
    2712:	02 c0       	rjmp	.+4      	; 0x2718 <ICU_voidsetTirgrededge+0x3e>
	}
	else
	{
		local_errorstate=NOK;
    2714:	81 e0       	ldi	r24, 0x01	; 1
    2716:	89 83       	std	Y+1, r24	; 0x01
	}
	return local_errorstate;
    2718:	89 81       	ldd	r24, Y+1	; 0x01

}
    271a:	0f 90       	pop	r0
    271c:	0f 90       	pop	r0
    271e:	cf 91       	pop	r28
    2720:	df 91       	pop	r29
    2722:	08 95       	ret

00002724 <ICU_voidenableinterrupt>:
void ICU_voidenableinterrupt(void)
{
    2724:	df 93       	push	r29
    2726:	cf 93       	push	r28
    2728:	cd b7       	in	r28, 0x3d	; 61
    272a:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,TIMSK_TICIE1);
    272c:	a9 e5       	ldi	r26, 0x59	; 89
    272e:	b0 e0       	ldi	r27, 0x00	; 0
    2730:	e9 e5       	ldi	r30, 0x59	; 89
    2732:	f0 e0       	ldi	r31, 0x00	; 0
    2734:	80 81       	ld	r24, Z
    2736:	80 62       	ori	r24, 0x20	; 32
    2738:	8c 93       	st	X, r24
}
    273a:	cf 91       	pop	r28
    273c:	df 91       	pop	r29
    273e:	08 95       	ret

00002740 <ICU_voidDisableinterrupt>:
void ICU_voidDisableinterrupt(void)
{
    2740:	df 93       	push	r29
    2742:	cf 93       	push	r28
    2744:	cd b7       	in	r28, 0x3d	; 61
    2746:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TIMSK,TIMSK_TICIE1);
    2748:	a9 e5       	ldi	r26, 0x59	; 89
    274a:	b0 e0       	ldi	r27, 0x00	; 0
    274c:	e9 e5       	ldi	r30, 0x59	; 89
    274e:	f0 e0       	ldi	r31, 0x00	; 0
    2750:	80 81       	ld	r24, Z
    2752:	8f 7d       	andi	r24, 0xDF	; 223
    2754:	8c 93       	st	X, r24
}
    2756:	cf 91       	pop	r28
    2758:	df 91       	pop	r29
    275a:	08 95       	ret

0000275c <ICU_u16ReadingTimer>:
u16 ICU_u16ReadingTimer(void)
{
    275c:	df 93       	push	r29
    275e:	cf 93       	push	r28
    2760:	cd b7       	in	r28, 0x3d	; 61
    2762:	de b7       	in	r29, 0x3e	; 62
	return ICR1;
    2764:	e6 e4       	ldi	r30, 0x46	; 70
    2766:	f0 e0       	ldi	r31, 0x00	; 0
    2768:	80 81       	ld	r24, Z
    276a:	91 81       	ldd	r25, Z+1	; 0x01
}
    276c:	cf 91       	pop	r28
    276e:	df 91       	pop	r29
    2770:	08 95       	ret

00002772 <Timer_voidDeinti>:
void 	Timer_voidDeinti(u8 copy_u8Timer_ID)
{
    2772:	df 93       	push	r29
    2774:	cf 93       	push	r28
    2776:	00 d0       	rcall	.+0      	; 0x2778 <Timer_voidDeinti+0x6>
    2778:	0f 92       	push	r0
    277a:	cd b7       	in	r28, 0x3d	; 61
    277c:	de b7       	in	r29, 0x3e	; 62
    277e:	89 83       	std	Y+1, r24	; 0x01
	switch(copy_u8Timer_ID)
    2780:	89 81       	ldd	r24, Y+1	; 0x01
    2782:	28 2f       	mov	r18, r24
    2784:	30 e0       	ldi	r19, 0x00	; 0
    2786:	3b 83       	std	Y+3, r19	; 0x03
    2788:	2a 83       	std	Y+2, r18	; 0x02
    278a:	8a 81       	ldd	r24, Y+2	; 0x02
    278c:	9b 81       	ldd	r25, Y+3	; 0x03
    278e:	81 30       	cpi	r24, 0x01	; 1
    2790:	91 05       	cpc	r25, r1
    2792:	89 f0       	breq	.+34     	; 0x27b6 <Timer_voidDeinti+0x44>
    2794:	2a 81       	ldd	r18, Y+2	; 0x02
    2796:	3b 81       	ldd	r19, Y+3	; 0x03
    2798:	22 30       	cpi	r18, 0x02	; 2
    279a:	31 05       	cpc	r19, r1
    279c:	a1 f0       	breq	.+40     	; 0x27c6 <Timer_voidDeinti+0x54>
    279e:	8a 81       	ldd	r24, Y+2	; 0x02
    27a0:	9b 81       	ldd	r25, Y+3	; 0x03
    27a2:	00 97       	sbiw	r24, 0x00	; 0
    27a4:	b9 f4       	brne	.+46     	; 0x27d4 <Timer_voidDeinti+0x62>
	{
	case Timer0:
		TCCR0 &=  0b11111000;
    27a6:	a3 e5       	ldi	r26, 0x53	; 83
    27a8:	b0 e0       	ldi	r27, 0x00	; 0
    27aa:	e3 e5       	ldi	r30, 0x53	; 83
    27ac:	f0 e0       	ldi	r31, 0x00	; 0
    27ae:	80 81       	ld	r24, Z
    27b0:	88 7f       	andi	r24, 0xF8	; 248
    27b2:	8c 93       	st	X, r24
    27b4:	0f c0       	rjmp	.+30     	; 0x27d4 <Timer_voidDeinti+0x62>
		break;
	case Timer1:
		TCCR1B &= 0b11111000;
    27b6:	ae e4       	ldi	r26, 0x4E	; 78
    27b8:	b0 e0       	ldi	r27, 0x00	; 0
    27ba:	ee e4       	ldi	r30, 0x4E	; 78
    27bc:	f0 e0       	ldi	r31, 0x00	; 0
    27be:	80 81       	ld	r24, Z
    27c0:	88 7f       	andi	r24, 0xF8	; 248
    27c2:	8c 93       	st	X, r24
    27c4:	07 c0       	rjmp	.+14     	; 0x27d4 <Timer_voidDeinti+0x62>
		break;
	case Timer2:
		TCCR2 &=  0b11111000;
    27c6:	a5 e4       	ldi	r26, 0x45	; 69
    27c8:	b0 e0       	ldi	r27, 0x00	; 0
    27ca:	e5 e4       	ldi	r30, 0x45	; 69
    27cc:	f0 e0       	ldi	r31, 0x00	; 0
    27ce:	80 81       	ld	r24, Z
    27d0:	88 7f       	andi	r24, 0xF8	; 248
    27d2:	8c 93       	st	X, r24
		break;
	}
}
    27d4:	0f 90       	pop	r0
    27d6:	0f 90       	pop	r0
    27d8:	0f 90       	pop	r0
    27da:	cf 91       	pop	r28
    27dc:	df 91       	pop	r29
    27de:	08 95       	ret

000027e0 <__vector_4>:

/**************************** ISR for all interrupt in Timer peripheral **********************/
/*Timer/Counter2 Compare Match*/
void __vector_4 (void)		__attribute__ ((signal));
void __vector_4 (void)
{
    27e0:	1f 92       	push	r1
    27e2:	0f 92       	push	r0
    27e4:	0f b6       	in	r0, 0x3f	; 63
    27e6:	0f 92       	push	r0
    27e8:	11 24       	eor	r1, r1
    27ea:	2f 93       	push	r18
    27ec:	3f 93       	push	r19
    27ee:	4f 93       	push	r20
    27f0:	5f 93       	push	r21
    27f2:	6f 93       	push	r22
    27f4:	7f 93       	push	r23
    27f6:	8f 93       	push	r24
    27f8:	9f 93       	push	r25
    27fa:	af 93       	push	r26
    27fc:	bf 93       	push	r27
    27fe:	ef 93       	push	r30
    2800:	ff 93       	push	r31
    2802:	df 93       	push	r29
    2804:	cf 93       	push	r28
    2806:	cd b7       	in	r28, 0x3d	; 61
    2808:	de b7       	in	r29, 0x3e	; 62
	if(Timer_pv_SetCallBack[0]!=NULL)
    280a:	80 91 84 00 	lds	r24, 0x0084
    280e:	90 91 85 00 	lds	r25, 0x0085
    2812:	00 97       	sbiw	r24, 0x00	; 0
    2814:	29 f0       	breq	.+10     	; 0x2820 <__vector_4+0x40>
	{
		Timer_pv_SetCallBack[0]();
    2816:	e0 91 84 00 	lds	r30, 0x0084
    281a:	f0 91 85 00 	lds	r31, 0x0085
    281e:	09 95       	icall
	}
}
    2820:	cf 91       	pop	r28
    2822:	df 91       	pop	r29
    2824:	ff 91       	pop	r31
    2826:	ef 91       	pop	r30
    2828:	bf 91       	pop	r27
    282a:	af 91       	pop	r26
    282c:	9f 91       	pop	r25
    282e:	8f 91       	pop	r24
    2830:	7f 91       	pop	r23
    2832:	6f 91       	pop	r22
    2834:	5f 91       	pop	r21
    2836:	4f 91       	pop	r20
    2838:	3f 91       	pop	r19
    283a:	2f 91       	pop	r18
    283c:	0f 90       	pop	r0
    283e:	0f be       	out	0x3f, r0	; 63
    2840:	0f 90       	pop	r0
    2842:	1f 90       	pop	r1
    2844:	18 95       	reti

00002846 <__vector_5>:
/*Timer/Counter2 Overflow*/
void __vector_5 (void)		__attribute__ ((signal));
void __vector_5 (void)
{
    2846:	1f 92       	push	r1
    2848:	0f 92       	push	r0
    284a:	0f b6       	in	r0, 0x3f	; 63
    284c:	0f 92       	push	r0
    284e:	11 24       	eor	r1, r1
    2850:	2f 93       	push	r18
    2852:	3f 93       	push	r19
    2854:	4f 93       	push	r20
    2856:	5f 93       	push	r21
    2858:	6f 93       	push	r22
    285a:	7f 93       	push	r23
    285c:	8f 93       	push	r24
    285e:	9f 93       	push	r25
    2860:	af 93       	push	r26
    2862:	bf 93       	push	r27
    2864:	ef 93       	push	r30
    2866:	ff 93       	push	r31
    2868:	df 93       	push	r29
    286a:	cf 93       	push	r28
    286c:	cd b7       	in	r28, 0x3d	; 61
    286e:	de b7       	in	r29, 0x3e	; 62
	if(Timer_pv_SetCallBack[1]!=NULL)
    2870:	80 91 86 00 	lds	r24, 0x0086
    2874:	90 91 87 00 	lds	r25, 0x0087
    2878:	00 97       	sbiw	r24, 0x00	; 0
    287a:	29 f0       	breq	.+10     	; 0x2886 <__vector_5+0x40>
	{
		Timer_pv_SetCallBack[1]();
    287c:	e0 91 86 00 	lds	r30, 0x0086
    2880:	f0 91 87 00 	lds	r31, 0x0087
    2884:	09 95       	icall
	}
}
    2886:	cf 91       	pop	r28
    2888:	df 91       	pop	r29
    288a:	ff 91       	pop	r31
    288c:	ef 91       	pop	r30
    288e:	bf 91       	pop	r27
    2890:	af 91       	pop	r26
    2892:	9f 91       	pop	r25
    2894:	8f 91       	pop	r24
    2896:	7f 91       	pop	r23
    2898:	6f 91       	pop	r22
    289a:	5f 91       	pop	r21
    289c:	4f 91       	pop	r20
    289e:	3f 91       	pop	r19
    28a0:	2f 91       	pop	r18
    28a2:	0f 90       	pop	r0
    28a4:	0f be       	out	0x3f, r0	; 63
    28a6:	0f 90       	pop	r0
    28a8:	1f 90       	pop	r1
    28aa:	18 95       	reti

000028ac <__vector_6>:
/*Timer/Counter1 Capture Event*/
void __vector_6 (void)		__attribute__ ((signal));
void __vector_6 (void)
{
    28ac:	1f 92       	push	r1
    28ae:	0f 92       	push	r0
    28b0:	0f b6       	in	r0, 0x3f	; 63
    28b2:	0f 92       	push	r0
    28b4:	11 24       	eor	r1, r1
    28b6:	2f 93       	push	r18
    28b8:	3f 93       	push	r19
    28ba:	4f 93       	push	r20
    28bc:	5f 93       	push	r21
    28be:	6f 93       	push	r22
    28c0:	7f 93       	push	r23
    28c2:	8f 93       	push	r24
    28c4:	9f 93       	push	r25
    28c6:	af 93       	push	r26
    28c8:	bf 93       	push	r27
    28ca:	ef 93       	push	r30
    28cc:	ff 93       	push	r31
    28ce:	df 93       	push	r29
    28d0:	cf 93       	push	r28
    28d2:	cd b7       	in	r28, 0x3d	; 61
    28d4:	de b7       	in	r29, 0x3e	; 62
	if(Timer_pv_SetCallBack[2]!=NULL)
    28d6:	80 91 88 00 	lds	r24, 0x0088
    28da:	90 91 89 00 	lds	r25, 0x0089
    28de:	00 97       	sbiw	r24, 0x00	; 0
    28e0:	29 f0       	breq	.+10     	; 0x28ec <__vector_6+0x40>
	{
		Timer_pv_SetCallBack[2]();
    28e2:	e0 91 88 00 	lds	r30, 0x0088
    28e6:	f0 91 89 00 	lds	r31, 0x0089
    28ea:	09 95       	icall
	}
}
    28ec:	cf 91       	pop	r28
    28ee:	df 91       	pop	r29
    28f0:	ff 91       	pop	r31
    28f2:	ef 91       	pop	r30
    28f4:	bf 91       	pop	r27
    28f6:	af 91       	pop	r26
    28f8:	9f 91       	pop	r25
    28fa:	8f 91       	pop	r24
    28fc:	7f 91       	pop	r23
    28fe:	6f 91       	pop	r22
    2900:	5f 91       	pop	r21
    2902:	4f 91       	pop	r20
    2904:	3f 91       	pop	r19
    2906:	2f 91       	pop	r18
    2908:	0f 90       	pop	r0
    290a:	0f be       	out	0x3f, r0	; 63
    290c:	0f 90       	pop	r0
    290e:	1f 90       	pop	r1
    2910:	18 95       	reti

00002912 <__vector_7>:
/*Timer/Counter1 Compare Match A*/
void __vector_7 (void)		__attribute__ ((signal));
void __vector_7 (void)
{
    2912:	1f 92       	push	r1
    2914:	0f 92       	push	r0
    2916:	0f b6       	in	r0, 0x3f	; 63
    2918:	0f 92       	push	r0
    291a:	11 24       	eor	r1, r1
    291c:	2f 93       	push	r18
    291e:	3f 93       	push	r19
    2920:	4f 93       	push	r20
    2922:	5f 93       	push	r21
    2924:	6f 93       	push	r22
    2926:	7f 93       	push	r23
    2928:	8f 93       	push	r24
    292a:	9f 93       	push	r25
    292c:	af 93       	push	r26
    292e:	bf 93       	push	r27
    2930:	ef 93       	push	r30
    2932:	ff 93       	push	r31
    2934:	df 93       	push	r29
    2936:	cf 93       	push	r28
    2938:	cd b7       	in	r28, 0x3d	; 61
    293a:	de b7       	in	r29, 0x3e	; 62
	if(Timer_pv_SetCallBack[3]!=NULL)
    293c:	80 91 8a 00 	lds	r24, 0x008A
    2940:	90 91 8b 00 	lds	r25, 0x008B
    2944:	00 97       	sbiw	r24, 0x00	; 0
    2946:	29 f0       	breq	.+10     	; 0x2952 <__vector_7+0x40>
	{
		Timer_pv_SetCallBack[3]();
    2948:	e0 91 8a 00 	lds	r30, 0x008A
    294c:	f0 91 8b 00 	lds	r31, 0x008B
    2950:	09 95       	icall
	}
}
    2952:	cf 91       	pop	r28
    2954:	df 91       	pop	r29
    2956:	ff 91       	pop	r31
    2958:	ef 91       	pop	r30
    295a:	bf 91       	pop	r27
    295c:	af 91       	pop	r26
    295e:	9f 91       	pop	r25
    2960:	8f 91       	pop	r24
    2962:	7f 91       	pop	r23
    2964:	6f 91       	pop	r22
    2966:	5f 91       	pop	r21
    2968:	4f 91       	pop	r20
    296a:	3f 91       	pop	r19
    296c:	2f 91       	pop	r18
    296e:	0f 90       	pop	r0
    2970:	0f be       	out	0x3f, r0	; 63
    2972:	0f 90       	pop	r0
    2974:	1f 90       	pop	r1
    2976:	18 95       	reti

00002978 <__vector_8>:
/*Timer/Counter1 Compare Match B*/
void __vector_8 (void)		__attribute__ ((signal));
void __vector_8 (void)
{
    2978:	1f 92       	push	r1
    297a:	0f 92       	push	r0
    297c:	0f b6       	in	r0, 0x3f	; 63
    297e:	0f 92       	push	r0
    2980:	11 24       	eor	r1, r1
    2982:	2f 93       	push	r18
    2984:	3f 93       	push	r19
    2986:	4f 93       	push	r20
    2988:	5f 93       	push	r21
    298a:	6f 93       	push	r22
    298c:	7f 93       	push	r23
    298e:	8f 93       	push	r24
    2990:	9f 93       	push	r25
    2992:	af 93       	push	r26
    2994:	bf 93       	push	r27
    2996:	ef 93       	push	r30
    2998:	ff 93       	push	r31
    299a:	df 93       	push	r29
    299c:	cf 93       	push	r28
    299e:	cd b7       	in	r28, 0x3d	; 61
    29a0:	de b7       	in	r29, 0x3e	; 62
	if(Timer_pv_SetCallBack[4]!=NULL)
    29a2:	80 91 8c 00 	lds	r24, 0x008C
    29a6:	90 91 8d 00 	lds	r25, 0x008D
    29aa:	00 97       	sbiw	r24, 0x00	; 0
    29ac:	29 f0       	breq	.+10     	; 0x29b8 <__vector_8+0x40>
	{
		Timer_pv_SetCallBack[4]();
    29ae:	e0 91 8c 00 	lds	r30, 0x008C
    29b2:	f0 91 8d 00 	lds	r31, 0x008D
    29b6:	09 95       	icall
	}
}
    29b8:	cf 91       	pop	r28
    29ba:	df 91       	pop	r29
    29bc:	ff 91       	pop	r31
    29be:	ef 91       	pop	r30
    29c0:	bf 91       	pop	r27
    29c2:	af 91       	pop	r26
    29c4:	9f 91       	pop	r25
    29c6:	8f 91       	pop	r24
    29c8:	7f 91       	pop	r23
    29ca:	6f 91       	pop	r22
    29cc:	5f 91       	pop	r21
    29ce:	4f 91       	pop	r20
    29d0:	3f 91       	pop	r19
    29d2:	2f 91       	pop	r18
    29d4:	0f 90       	pop	r0
    29d6:	0f be       	out	0x3f, r0	; 63
    29d8:	0f 90       	pop	r0
    29da:	1f 90       	pop	r1
    29dc:	18 95       	reti

000029de <__vector_9>:
/*Timer/Counter1 Overflow*/
void __vector_9 (void)		__attribute__ ((signal));
void __vector_9 (void)
{
    29de:	1f 92       	push	r1
    29e0:	0f 92       	push	r0
    29e2:	0f b6       	in	r0, 0x3f	; 63
    29e4:	0f 92       	push	r0
    29e6:	11 24       	eor	r1, r1
    29e8:	2f 93       	push	r18
    29ea:	3f 93       	push	r19
    29ec:	4f 93       	push	r20
    29ee:	5f 93       	push	r21
    29f0:	6f 93       	push	r22
    29f2:	7f 93       	push	r23
    29f4:	8f 93       	push	r24
    29f6:	9f 93       	push	r25
    29f8:	af 93       	push	r26
    29fa:	bf 93       	push	r27
    29fc:	ef 93       	push	r30
    29fe:	ff 93       	push	r31
    2a00:	df 93       	push	r29
    2a02:	cf 93       	push	r28
    2a04:	cd b7       	in	r28, 0x3d	; 61
    2a06:	de b7       	in	r29, 0x3e	; 62
	if(Timer_pv_SetCallBack[5]!=NULL)
    2a08:	80 91 8e 00 	lds	r24, 0x008E
    2a0c:	90 91 8f 00 	lds	r25, 0x008F
    2a10:	00 97       	sbiw	r24, 0x00	; 0
    2a12:	29 f0       	breq	.+10     	; 0x2a1e <__vector_9+0x40>
	{
		Timer_pv_SetCallBack[5]();
    2a14:	e0 91 8e 00 	lds	r30, 0x008E
    2a18:	f0 91 8f 00 	lds	r31, 0x008F
    2a1c:	09 95       	icall
	}
}
    2a1e:	cf 91       	pop	r28
    2a20:	df 91       	pop	r29
    2a22:	ff 91       	pop	r31
    2a24:	ef 91       	pop	r30
    2a26:	bf 91       	pop	r27
    2a28:	af 91       	pop	r26
    2a2a:	9f 91       	pop	r25
    2a2c:	8f 91       	pop	r24
    2a2e:	7f 91       	pop	r23
    2a30:	6f 91       	pop	r22
    2a32:	5f 91       	pop	r21
    2a34:	4f 91       	pop	r20
    2a36:	3f 91       	pop	r19
    2a38:	2f 91       	pop	r18
    2a3a:	0f 90       	pop	r0
    2a3c:	0f be       	out	0x3f, r0	; 63
    2a3e:	0f 90       	pop	r0
    2a40:	1f 90       	pop	r1
    2a42:	18 95       	reti

00002a44 <__vector_10>:
/*Timer/Counter0 Compare Match*/
void __vector_10 (void)		__attribute__ ((signal));
void __vector_10 (void)
{
    2a44:	1f 92       	push	r1
    2a46:	0f 92       	push	r0
    2a48:	0f b6       	in	r0, 0x3f	; 63
    2a4a:	0f 92       	push	r0
    2a4c:	11 24       	eor	r1, r1
    2a4e:	2f 93       	push	r18
    2a50:	3f 93       	push	r19
    2a52:	4f 93       	push	r20
    2a54:	5f 93       	push	r21
    2a56:	6f 93       	push	r22
    2a58:	7f 93       	push	r23
    2a5a:	8f 93       	push	r24
    2a5c:	9f 93       	push	r25
    2a5e:	af 93       	push	r26
    2a60:	bf 93       	push	r27
    2a62:	ef 93       	push	r30
    2a64:	ff 93       	push	r31
    2a66:	df 93       	push	r29
    2a68:	cf 93       	push	r28
    2a6a:	cd b7       	in	r28, 0x3d	; 61
    2a6c:	de b7       	in	r29, 0x3e	; 62
	if(Timer_pv_SetCallBack[6]!= NULL)
    2a6e:	80 91 90 00 	lds	r24, 0x0090
    2a72:	90 91 91 00 	lds	r25, 0x0091
    2a76:	00 97       	sbiw	r24, 0x00	; 0
    2a78:	29 f0       	breq	.+10     	; 0x2a84 <__vector_10+0x40>
	{
		Timer_pv_SetCallBack[6]();
    2a7a:	e0 91 90 00 	lds	r30, 0x0090
    2a7e:	f0 91 91 00 	lds	r31, 0x0091
    2a82:	09 95       	icall
	}
}
    2a84:	cf 91       	pop	r28
    2a86:	df 91       	pop	r29
    2a88:	ff 91       	pop	r31
    2a8a:	ef 91       	pop	r30
    2a8c:	bf 91       	pop	r27
    2a8e:	af 91       	pop	r26
    2a90:	9f 91       	pop	r25
    2a92:	8f 91       	pop	r24
    2a94:	7f 91       	pop	r23
    2a96:	6f 91       	pop	r22
    2a98:	5f 91       	pop	r21
    2a9a:	4f 91       	pop	r20
    2a9c:	3f 91       	pop	r19
    2a9e:	2f 91       	pop	r18
    2aa0:	0f 90       	pop	r0
    2aa2:	0f be       	out	0x3f, r0	; 63
    2aa4:	0f 90       	pop	r0
    2aa6:	1f 90       	pop	r1
    2aa8:	18 95       	reti

00002aaa <__vector_11>:
/*Timer/Counter0 Overflow*/
void __vector_11 (void)		__attribute__ ((signal));
void __vector_11 (void)
{
    2aaa:	1f 92       	push	r1
    2aac:	0f 92       	push	r0
    2aae:	0f b6       	in	r0, 0x3f	; 63
    2ab0:	0f 92       	push	r0
    2ab2:	11 24       	eor	r1, r1
    2ab4:	2f 93       	push	r18
    2ab6:	3f 93       	push	r19
    2ab8:	4f 93       	push	r20
    2aba:	5f 93       	push	r21
    2abc:	6f 93       	push	r22
    2abe:	7f 93       	push	r23
    2ac0:	8f 93       	push	r24
    2ac2:	9f 93       	push	r25
    2ac4:	af 93       	push	r26
    2ac6:	bf 93       	push	r27
    2ac8:	ef 93       	push	r30
    2aca:	ff 93       	push	r31
    2acc:	df 93       	push	r29
    2ace:	cf 93       	push	r28
    2ad0:	cd b7       	in	r28, 0x3d	; 61
    2ad2:	de b7       	in	r29, 0x3e	; 62
	if(Timer_pv_SetCallBack[7]!=NULL)
    2ad4:	80 91 92 00 	lds	r24, 0x0092
    2ad8:	90 91 93 00 	lds	r25, 0x0093
    2adc:	00 97       	sbiw	r24, 0x00	; 0
    2ade:	29 f0       	breq	.+10     	; 0x2aea <__vector_11+0x40>
	{
		Timer_pv_SetCallBack[7]();
    2ae0:	e0 91 92 00 	lds	r30, 0x0092
    2ae4:	f0 91 93 00 	lds	r31, 0x0093
    2ae8:	09 95       	icall
	}
}
    2aea:	cf 91       	pop	r28
    2aec:	df 91       	pop	r29
    2aee:	ff 91       	pop	r31
    2af0:	ef 91       	pop	r30
    2af2:	bf 91       	pop	r27
    2af4:	af 91       	pop	r26
    2af6:	9f 91       	pop	r25
    2af8:	8f 91       	pop	r24
    2afa:	7f 91       	pop	r23
    2afc:	6f 91       	pop	r22
    2afe:	5f 91       	pop	r21
    2b00:	4f 91       	pop	r20
    2b02:	3f 91       	pop	r19
    2b04:	2f 91       	pop	r18
    2b06:	0f 90       	pop	r0
    2b08:	0f be       	out	0x3f, r0	; 63
    2b0a:	0f 90       	pop	r0
    2b0c:	1f 90       	pop	r1
    2b0e:	18 95       	reti

00002b10 <ADC_voidinti>:
static u8 			ADC_u8chainIndex;
static u8 			ADC_u8ISRsource;


void   ADC_voidinti(void)
{
    2b10:	df 93       	push	r29
    2b12:	cf 93       	push	r28
    2b14:	cd b7       	in	r28, 0x3d	; 61
    2b16:	de b7       	in	r29, 0x3e	; 62
	/* set reference voltage */
#if voltage_ref == Aref_pin		    	/* Aref as reference voltage */
	CLR_BIT(ADMUX,ADMUX_REFS0);
    2b18:	a7 e2       	ldi	r26, 0x27	; 39
    2b1a:	b0 e0       	ldi	r27, 0x00	; 0
    2b1c:	e7 e2       	ldi	r30, 0x27	; 39
    2b1e:	f0 e0       	ldi	r31, 0x00	; 0
    2b20:	80 81       	ld	r24, Z
    2b22:	8f 7b       	andi	r24, 0xBF	; 191
    2b24:	8c 93       	st	X, r24
	CLR_BIT(ADMUX,ADMUX_REFS1);
    2b26:	a7 e2       	ldi	r26, 0x27	; 39
    2b28:	b0 e0       	ldi	r27, 0x00	; 0
    2b2a:	e7 e2       	ldi	r30, 0x27	; 39
    2b2c:	f0 e0       	ldi	r31, 0x00	; 0
    2b2e:	80 81       	ld	r24, Z
    2b30:	8f 77       	andi	r24, 0x7F	; 127
    2b32:	8c 93       	st	X, r24
#error " wrong voltage_reg value "
#endif

	/*SET resulation 8_bit or 10_bit result */
#if Resluation == _8_bit
	SET_BIT(ADMUX,ADMUX_ADLAR);
    2b34:	a7 e2       	ldi	r26, 0x27	; 39
    2b36:	b0 e0       	ldi	r27, 0x00	; 0
    2b38:	e7 e2       	ldi	r30, 0x27	; 39
    2b3a:	f0 e0       	ldi	r31, 0x00	; 0
    2b3c:	80 81       	ld	r24, Z
    2b3e:	80 62       	ori	r24, 0x20	; 32
    2b40:	8c 93       	st	X, r24
#else
#error "wrong adjacent value "
#endif

	/* SET  ADC Prescaler Selections  */
	ADCSRA &=clear_prescaler_mask;
    2b42:	a6 e2       	ldi	r26, 0x26	; 38
    2b44:	b0 e0       	ldi	r27, 0x00	; 0
    2b46:	e6 e2       	ldi	r30, 0x26	; 38
    2b48:	f0 e0       	ldi	r31, 0x00	; 0
    2b4a:	80 81       	ld	r24, Z
    2b4c:	88 7f       	andi	r24, 0xF8	; 248
    2b4e:	8c 93       	st	X, r24
	ADCSRA |=prescaler_val;
    2b50:	a6 e2       	ldi	r26, 0x26	; 38
    2b52:	b0 e0       	ldi	r27, 0x00	; 0
    2b54:	e6 e2       	ldi	r30, 0x26	; 38
    2b56:	f0 e0       	ldi	r31, 0x00	; 0
    2b58:	80 81       	ld	r24, Z
    2b5a:	87 60       	ori	r24, 0x07	; 7
    2b5c:	8c 93       	st	X, r24

	/* enable ADC*/
	SET_BIT(ADCSRA,ADCSRA_ADEN);
    2b5e:	a6 e2       	ldi	r26, 0x26	; 38
    2b60:	b0 e0       	ldi	r27, 0x00	; 0
    2b62:	e6 e2       	ldi	r30, 0x26	; 38
    2b64:	f0 e0       	ldi	r31, 0x00	; 0
    2b66:	80 81       	ld	r24, Z
    2b68:	80 68       	ori	r24, 0x80	; 128
    2b6a:	8c 93       	st	X, r24

}
    2b6c:	cf 91       	pop	r28
    2b6e:	df 91       	pop	r29
    2b70:	08 95       	ret

00002b72 <ADC_u8startconversionsync>:


u16   ADC_u8startconversionsync(u8 copy_u8chennel, u16* copy_pu8Reading)
{
    2b72:	df 93       	push	r29
    2b74:	cf 93       	push	r28
    2b76:	cd b7       	in	r28, 0x3d	; 61
    2b78:	de b7       	in	r29, 0x3e	; 62
    2b7a:	28 97       	sbiw	r28, 0x08	; 8
    2b7c:	0f b6       	in	r0, 0x3f	; 63
    2b7e:	f8 94       	cli
    2b80:	de bf       	out	0x3e, r29	; 62
    2b82:	0f be       	out	0x3f, r0	; 63
    2b84:	cd bf       	out	0x3d, r28	; 61
    2b86:	8e 83       	std	Y+6, r24	; 0x06
    2b88:	78 87       	std	Y+8, r23	; 0x08
    2b8a:	6f 83       	std	Y+7, r22	; 0x07
	u32 local_conuter=0;
    2b8c:	1a 82       	std	Y+2, r1	; 0x02
    2b8e:	1b 82       	std	Y+3, r1	; 0x03
    2b90:	1c 82       	std	Y+4, r1	; 0x04
    2b92:	1d 82       	std	Y+5, r1	; 0x05
	u8 error_state=OK;
    2b94:	19 82       	std	Y+1, r1	; 0x01
	if(ADC_u8busy_state==idle){
    2b96:	80 91 6a 00 	lds	r24, 0x006A
    2b9a:	81 30       	cpi	r24, 0x01	; 1
    2b9c:	09 f0       	breq	.+2      	; 0x2ba0 <ADC_u8startconversionsync+0x2e>
    2b9e:	5f c0       	rjmp	.+190    	; 0x2c5e <ADC_u8startconversionsync+0xec>
		/*make busy state busy */
		ADC_u8busy_state=busy;
    2ba0:	82 e0       	ldi	r24, 0x02	; 2
    2ba2:	80 93 6a 00 	sts	0x006A, r24
		/* clear the mux bit in ADMUX register */
		ADMUX &= clear_mux_mask;
    2ba6:	a7 e2       	ldi	r26, 0x27	; 39
    2ba8:	b0 e0       	ldi	r27, 0x00	; 0
    2baa:	e7 e2       	ldi	r30, 0x27	; 39
    2bac:	f0 e0       	ldi	r31, 0x00	; 0
    2bae:	80 81       	ld	r24, Z
    2bb0:	80 7e       	andi	r24, 0xE0	; 224
    2bb2:	8c 93       	st	X, r24

		/* set requie chennel in the Mux bits */
		ADMUX |= copy_u8chennel;
    2bb4:	a7 e2       	ldi	r26, 0x27	; 39
    2bb6:	b0 e0       	ldi	r27, 0x00	; 0
    2bb8:	e7 e2       	ldi	r30, 0x27	; 39
    2bba:	f0 e0       	ldi	r31, 0x00	; 0
    2bbc:	90 81       	ld	r25, Z
    2bbe:	8e 81       	ldd	r24, Y+6	; 0x06
    2bc0:	89 2b       	or	r24, r25
    2bc2:	8c 93       	st	X, r24

		/* start conversion */
		SET_BIT(ADCSRA,ADCSRA_ADSC);
    2bc4:	a6 e2       	ldi	r26, 0x26	; 38
    2bc6:	b0 e0       	ldi	r27, 0x00	; 0
    2bc8:	e6 e2       	ldi	r30, 0x26	; 38
    2bca:	f0 e0       	ldi	r31, 0x00	; 0
    2bcc:	80 81       	ld	r24, Z
    2bce:	80 64       	ori	r24, 0x40	; 64
    2bd0:	8c 93       	st	X, r24
    2bd2:	0b c0       	rjmp	.+22     	; 0x2bea <ADC_u8startconversionsync+0x78>

		/*polling utile complete flag is set */
		while(((GET_BIT(ADCSRA,ADCSRA_ADIF))==0) && local_conuter!=ADC_u32timeout)
		{
			local_conuter++;
    2bd4:	8a 81       	ldd	r24, Y+2	; 0x02
    2bd6:	9b 81       	ldd	r25, Y+3	; 0x03
    2bd8:	ac 81       	ldd	r26, Y+4	; 0x04
    2bda:	bd 81       	ldd	r27, Y+5	; 0x05
    2bdc:	01 96       	adiw	r24, 0x01	; 1
    2bde:	a1 1d       	adc	r26, r1
    2be0:	b1 1d       	adc	r27, r1
    2be2:	8a 83       	std	Y+2, r24	; 0x02
    2be4:	9b 83       	std	Y+3, r25	; 0x03
    2be6:	ac 83       	std	Y+4, r26	; 0x04
    2be8:	bd 83       	std	Y+5, r27	; 0x05

		/* start conversion */
		SET_BIT(ADCSRA,ADCSRA_ADSC);

		/*polling utile complete flag is set */
		while(((GET_BIT(ADCSRA,ADCSRA_ADIF))==0) && local_conuter!=ADC_u32timeout)
    2bea:	e6 e2       	ldi	r30, 0x26	; 38
    2bec:	f0 e0       	ldi	r31, 0x00	; 0
    2bee:	80 81       	ld	r24, Z
    2bf0:	82 95       	swap	r24
    2bf2:	8f 70       	andi	r24, 0x0F	; 15
    2bf4:	88 2f       	mov	r24, r24
    2bf6:	90 e0       	ldi	r25, 0x00	; 0
    2bf8:	81 70       	andi	r24, 0x01	; 1
    2bfa:	90 70       	andi	r25, 0x00	; 0
    2bfc:	00 97       	sbiw	r24, 0x00	; 0
    2bfe:	61 f4       	brne	.+24     	; 0x2c18 <ADC_u8startconversionsync+0xa6>
    2c00:	8a 81       	ldd	r24, Y+2	; 0x02
    2c02:	9b 81       	ldd	r25, Y+3	; 0x03
    2c04:	ac 81       	ldd	r26, Y+4	; 0x04
    2c06:	bd 81       	ldd	r27, Y+5	; 0x05
    2c08:	80 35       	cpi	r24, 0x50	; 80
    2c0a:	23 ec       	ldi	r18, 0xC3	; 195
    2c0c:	92 07       	cpc	r25, r18
    2c0e:	20 e0       	ldi	r18, 0x00	; 0
    2c10:	a2 07       	cpc	r26, r18
    2c12:	20 e0       	ldi	r18, 0x00	; 0
    2c14:	b2 07       	cpc	r27, r18
    2c16:	f1 f6       	brne	.-68     	; 0x2bd4 <ADC_u8startconversionsync+0x62>
		{
			local_conuter++;
		}
		if(local_conuter==ADC_u32timeout)
    2c18:	8a 81       	ldd	r24, Y+2	; 0x02
    2c1a:	9b 81       	ldd	r25, Y+3	; 0x03
    2c1c:	ac 81       	ldd	r26, Y+4	; 0x04
    2c1e:	bd 81       	ldd	r27, Y+5	; 0x05
    2c20:	80 35       	cpi	r24, 0x50	; 80
    2c22:	23 ec       	ldi	r18, 0xC3	; 195
    2c24:	92 07       	cpc	r25, r18
    2c26:	20 e0       	ldi	r18, 0x00	; 0
    2c28:	a2 07       	cpc	r26, r18
    2c2a:	20 e0       	ldi	r18, 0x00	; 0
    2c2c:	b2 07       	cpc	r27, r18
    2c2e:	19 f4       	brne	.+6      	; 0x2c36 <ADC_u8startconversionsync+0xc4>
		{
			/* loop breaking as timeout*/
			error_state=NOK;
    2c30:	81 e0       	ldi	r24, 0x01	; 1
    2c32:	89 83       	std	Y+1, r24	; 0x01
    2c34:	1c c0       	rjmp	.+56     	; 0x2c6e <ADC_u8startconversionsync+0xfc>
		}
		else
		{
			/* clear the conversion complete flag */
			SET_BIT(ADCSRA,ADCSRA_ADIF);
    2c36:	a6 e2       	ldi	r26, 0x26	; 38
    2c38:	b0 e0       	ldi	r27, 0x00	; 0
    2c3a:	e6 e2       	ldi	r30, 0x26	; 38
    2c3c:	f0 e0       	ldi	r31, 0x00	; 0
    2c3e:	80 81       	ld	r24, Z
    2c40:	80 61       	ori	r24, 0x10	; 16
    2c42:	8c 93       	st	X, r24
			{
			   *copy_pu8Reading=ADC;
			}
			else
			{
				 *copy_pu8Reading=ADCH;
    2c44:	e5 e2       	ldi	r30, 0x25	; 37
    2c46:	f0 e0       	ldi	r31, 0x00	; 0
    2c48:	80 81       	ld	r24, Z
    2c4a:	88 2f       	mov	r24, r24
    2c4c:	90 e0       	ldi	r25, 0x00	; 0
    2c4e:	ef 81       	ldd	r30, Y+7	; 0x07
    2c50:	f8 85       	ldd	r31, Y+8	; 0x08
    2c52:	91 83       	std	Z+1, r25	; 0x01
    2c54:	80 83       	st	Z, r24
			}
			/*make ADC busy state idle*/
			ADC_u8busy_state=idle;
    2c56:	81 e0       	ldi	r24, 0x01	; 1
    2c58:	80 93 6a 00 	sts	0x006A, r24
    2c5c:	08 c0       	rjmp	.+16     	; 0x2c6e <ADC_u8startconversionsync+0xfc>
		}
	}
	else
	{
		local_conuter=busy_function;
    2c5e:	83 e0       	ldi	r24, 0x03	; 3
    2c60:	90 e0       	ldi	r25, 0x00	; 0
    2c62:	a0 e0       	ldi	r26, 0x00	; 0
    2c64:	b0 e0       	ldi	r27, 0x00	; 0
    2c66:	8a 83       	std	Y+2, r24	; 0x02
    2c68:	9b 83       	std	Y+3, r25	; 0x03
    2c6a:	ac 83       	std	Y+4, r26	; 0x04
    2c6c:	bd 83       	std	Y+5, r27	; 0x05
	}


	return error_state;
    2c6e:	89 81       	ldd	r24, Y+1	; 0x01
    2c70:	88 2f       	mov	r24, r24
    2c72:	90 e0       	ldi	r25, 0x00	; 0


}
    2c74:	28 96       	adiw	r28, 0x08	; 8
    2c76:	0f b6       	in	r0, 0x3f	; 63
    2c78:	f8 94       	cli
    2c7a:	de bf       	out	0x3e, r29	; 62
    2c7c:	0f be       	out	0x3f, r0	; 63
    2c7e:	cd bf       	out	0x3d, r28	; 61
    2c80:	cf 91       	pop	r28
    2c82:	df 91       	pop	r29
    2c84:	08 95       	ret

00002c86 <ADC_u8startcoversionAsync>:
u8   ADC_u8startcoversionAsync(u8 copy_u8chennel, u8* copy_pu8Reading,void (*copy_pv_not)(void))
{
    2c86:	df 93       	push	r29
    2c88:	cf 93       	push	r28
    2c8a:	00 d0       	rcall	.+0      	; 0x2c8c <ADC_u8startcoversionAsync+0x6>
    2c8c:	00 d0       	rcall	.+0      	; 0x2c8e <ADC_u8startcoversionAsync+0x8>
    2c8e:	00 d0       	rcall	.+0      	; 0x2c90 <ADC_u8startcoversionAsync+0xa>
    2c90:	cd b7       	in	r28, 0x3d	; 61
    2c92:	de b7       	in	r29, 0x3e	; 62
    2c94:	8a 83       	std	Y+2, r24	; 0x02
    2c96:	7c 83       	std	Y+4, r23	; 0x04
    2c98:	6b 83       	std	Y+3, r22	; 0x03
    2c9a:	5e 83       	std	Y+6, r21	; 0x06
    2c9c:	4d 83       	std	Y+5, r20	; 0x05

	u8 local_errorstate=OK;
    2c9e:	19 82       	std	Y+1, r1	; 0x01
	if(ADC_u8busy_state==idle){
    2ca0:	80 91 6a 00 	lds	r24, 0x006A
    2ca4:	81 30       	cpi	r24, 0x01	; 1
    2ca6:	d9 f5       	brne	.+118    	; 0x2d1e <ADC_u8startcoversionAsync+0x98>
		if(copy_pu8Reading==NULL ||copy_pv_not==NULL)
    2ca8:	8b 81       	ldd	r24, Y+3	; 0x03
    2caa:	9c 81       	ldd	r25, Y+4	; 0x04
    2cac:	00 97       	sbiw	r24, 0x00	; 0
    2cae:	21 f0       	breq	.+8      	; 0x2cb8 <ADC_u8startcoversionAsync+0x32>
    2cb0:	8d 81       	ldd	r24, Y+5	; 0x05
    2cb2:	9e 81       	ldd	r25, Y+6	; 0x06
    2cb4:	00 97       	sbiw	r24, 0x00	; 0
    2cb6:	19 f4       	brne	.+6      	; 0x2cbe <ADC_u8startcoversionAsync+0x38>
		{
			local_errorstate=NULL_POINTER;
    2cb8:	82 e0       	ldi	r24, 0x02	; 2
    2cba:	89 83       	std	Y+1, r24	; 0x01
    2cbc:	32 c0       	rjmp	.+100    	; 0x2d22 <ADC_u8startcoversionAsync+0x9c>
		}
		else
		{
			/* change ADC_u8busystate*/
			ADC_u8busy_state=busy;
    2cbe:	82 e0       	ldi	r24, 0x02	; 2
    2cc0:	80 93 6a 00 	sts	0x006A, r24
			/*make ADC singalchennel */
			ADC_u8ISRsource=ADC_u8SingalChennel;
    2cc4:	81 e0       	ldi	r24, 0x01	; 1
    2cc6:	80 93 9e 00 	sts	0x009E, r24
			/* intialization Reading varibale*/
			ADC_pu16_Reading=copy_pu8Reading;
    2cca:	8b 81       	ldd	r24, Y+3	; 0x03
    2ccc:	9c 81       	ldd	r25, Y+4	; 0x04
    2cce:	90 93 95 00 	sts	0x0095, r25
    2cd2:	80 93 94 00 	sts	0x0094, r24

			/* intialization notafication function */
			ADC_pv_not=copy_pv_not;
    2cd6:	8d 81       	ldd	r24, Y+5	; 0x05
    2cd8:	9e 81       	ldd	r25, Y+6	; 0x06
    2cda:	90 93 97 00 	sts	0x0097, r25
    2cde:	80 93 96 00 	sts	0x0096, r24
			/* clear the mux bit in ADMUX register */
			ADMUX &= clear_mux_mask;
    2ce2:	a7 e2       	ldi	r26, 0x27	; 39
    2ce4:	b0 e0       	ldi	r27, 0x00	; 0
    2ce6:	e7 e2       	ldi	r30, 0x27	; 39
    2ce8:	f0 e0       	ldi	r31, 0x00	; 0
    2cea:	80 81       	ld	r24, Z
    2cec:	80 7e       	andi	r24, 0xE0	; 224
    2cee:	8c 93       	st	X, r24

			/* set requie chennel in the Mux bits */
			ADMUX |= copy_u8chennel;
    2cf0:	a7 e2       	ldi	r26, 0x27	; 39
    2cf2:	b0 e0       	ldi	r27, 0x00	; 0
    2cf4:	e7 e2       	ldi	r30, 0x27	; 39
    2cf6:	f0 e0       	ldi	r31, 0x00	; 0
    2cf8:	90 81       	ld	r25, Z
    2cfa:	8a 81       	ldd	r24, Y+2	; 0x02
    2cfc:	89 2b       	or	r24, r25
    2cfe:	8c 93       	st	X, r24

			/* start conversion */
			SET_BIT(ADCSRA,ADCSRA_ADSC);
    2d00:	a6 e2       	ldi	r26, 0x26	; 38
    2d02:	b0 e0       	ldi	r27, 0x00	; 0
    2d04:	e6 e2       	ldi	r30, 0x26	; 38
    2d06:	f0 e0       	ldi	r31, 0x00	; 0
    2d08:	80 81       	ld	r24, Z
    2d0a:	80 64       	ori	r24, 0x40	; 64
    2d0c:	8c 93       	st	X, r24
			/*enable ADC interrupt*/
			SET_BIT(ADCSRA,ADCSRA_ADIE);
    2d0e:	a6 e2       	ldi	r26, 0x26	; 38
    2d10:	b0 e0       	ldi	r27, 0x00	; 0
    2d12:	e6 e2       	ldi	r30, 0x26	; 38
    2d14:	f0 e0       	ldi	r31, 0x00	; 0
    2d16:	80 81       	ld	r24, Z
    2d18:	88 60       	ori	r24, 0x08	; 8
    2d1a:	8c 93       	st	X, r24
    2d1c:	02 c0       	rjmp	.+4      	; 0x2d22 <ADC_u8startcoversionAsync+0x9c>
		}
	}
	else
	{
		local_errorstate=busy_function;
    2d1e:	83 e0       	ldi	r24, 0x03	; 3
    2d20:	89 83       	std	Y+1, r24	; 0x01
	}
	return local_errorstate;
    2d22:	89 81       	ldd	r24, Y+1	; 0x01
}
    2d24:	26 96       	adiw	r28, 0x06	; 6
    2d26:	0f b6       	in	r0, 0x3f	; 63
    2d28:	f8 94       	cli
    2d2a:	de bf       	out	0x3e, r29	; 62
    2d2c:	0f be       	out	0x3f, r0	; 63
    2d2e:	cd bf       	out	0x3d, r28	; 61
    2d30:	cf 91       	pop	r28
    2d32:	df 91       	pop	r29
    2d34:	08 95       	ret

00002d36 <ADC_u8startchainAsync>:



u8 	ADC_u8startchainAsync(chain_t *copy_chain)
{
    2d36:	df 93       	push	r29
    2d38:	cf 93       	push	r28
    2d3a:	00 d0       	rcall	.+0      	; 0x2d3c <ADC_u8startchainAsync+0x6>
    2d3c:	0f 92       	push	r0
    2d3e:	cd b7       	in	r28, 0x3d	; 61
    2d40:	de b7       	in	r29, 0x3e	; 62
    2d42:	9b 83       	std	Y+3, r25	; 0x03
    2d44:	8a 83       	std	Y+2, r24	; 0x02
	u8 local_errorstate=OK;
    2d46:	19 82       	std	Y+1, r1	; 0x01
	if(copy_chain!=NULL)
    2d48:	8a 81       	ldd	r24, Y+2	; 0x02
    2d4a:	9b 81       	ldd	r25, Y+3	; 0x03
    2d4c:	00 97       	sbiw	r24, 0x00	; 0
    2d4e:	09 f4       	brne	.+2      	; 0x2d52 <ADC_u8startchainAsync+0x1c>
    2d50:	51 c0       	rjmp	.+162    	; 0x2df4 <ADC_u8startchainAsync+0xbe>
	{
		if(ADC_u8busy_state==idle)
    2d52:	80 91 6a 00 	lds	r24, 0x006A
    2d56:	81 30       	cpi	r24, 0x01	; 1
    2d58:	09 f0       	breq	.+2      	; 0x2d5c <ADC_u8startchainAsync+0x26>
    2d5a:	4a c0       	rjmp	.+148    	; 0x2df0 <ADC_u8startchainAsync+0xba>
		{
			/* Make ADC Busy*/
			ADC_u8busy_state=busy;
    2d5c:	82 e0       	ldi	r24, 0x02	; 2
    2d5e:	80 93 6a 00 	sts	0x006A, r24
			/*make ADC_isr source chain*/
			ADC_u8ISRsource=ADC_u8chainChennel;
    2d62:	82 e0       	ldi	r24, 0x02	; 2
    2d64:	80 93 9e 00 	sts	0x009E, r24
			/*inti chennel arr*/
			ADC_pu8chainchennel_arr=copy_chain->chennels;
    2d68:	ea 81       	ldd	r30, Y+2	; 0x02
    2d6a:	fb 81       	ldd	r31, Y+3	; 0x03
    2d6c:	80 81       	ld	r24, Z
    2d6e:	91 81       	ldd	r25, Z+1	; 0x01
    2d70:	90 93 99 00 	sts	0x0099, r25
    2d74:	80 93 98 00 	sts	0x0098, r24

			/*inti reuslt arr*/
			ADC_p16chainresultarr=copy_chain->result;
    2d78:	ea 81       	ldd	r30, Y+2	; 0x02
    2d7a:	fb 81       	ldd	r31, Y+3	; 0x03
    2d7c:	82 81       	ldd	r24, Z+2	; 0x02
    2d7e:	93 81       	ldd	r25, Z+3	; 0x03
    2d80:	90 93 9b 00 	sts	0x009B, r25
    2d84:	80 93 9a 00 	sts	0x009A, r24
			/*inti size of the chain*/
			ADC_u8chainsize=copy_chain->size;
    2d88:	ea 81       	ldd	r30, Y+2	; 0x02
    2d8a:	fb 81       	ldd	r31, Y+3	; 0x03
    2d8c:	84 81       	ldd	r24, Z+4	; 0x04
    2d8e:	80 93 9c 00 	sts	0x009C, r24
			/*inti notification function */
			ADC_pv_not=copy_chain->notification_fun;
    2d92:	ea 81       	ldd	r30, Y+2	; 0x02
    2d94:	fb 81       	ldd	r31, Y+3	; 0x03
    2d96:	85 81       	ldd	r24, Z+5	; 0x05
    2d98:	96 81       	ldd	r25, Z+6	; 0x06
    2d9a:	90 93 97 00 	sts	0x0097, r25
    2d9e:	80 93 96 00 	sts	0x0096, r24
			/* inti Chainidex*/
			ADC_u8chainIndex=0;
    2da2:	10 92 9d 00 	sts	0x009D, r1
			/*set required channel*/
			ADMUX &=clear_mux_mask;
    2da6:	a7 e2       	ldi	r26, 0x27	; 39
    2da8:	b0 e0       	ldi	r27, 0x00	; 0
    2daa:	e7 e2       	ldi	r30, 0x27	; 39
    2dac:	f0 e0       	ldi	r31, 0x00	; 0
    2dae:	80 81       	ld	r24, Z
    2db0:	80 7e       	andi	r24, 0xE0	; 224
    2db2:	8c 93       	st	X, r24
			ADMUX =ADC_pu8chainchennel_arr[ADC_u8chainIndex];
    2db4:	a7 e2       	ldi	r26, 0x27	; 39
    2db6:	b0 e0       	ldi	r27, 0x00	; 0
    2db8:	20 91 98 00 	lds	r18, 0x0098
    2dbc:	30 91 99 00 	lds	r19, 0x0099
    2dc0:	80 91 9d 00 	lds	r24, 0x009D
    2dc4:	88 2f       	mov	r24, r24
    2dc6:	90 e0       	ldi	r25, 0x00	; 0
    2dc8:	f9 01       	movw	r30, r18
    2dca:	e8 0f       	add	r30, r24
    2dcc:	f9 1f       	adc	r31, r25
    2dce:	80 81       	ld	r24, Z
    2dd0:	8c 93       	st	X, r24

			/*statr conversion*/
			SET_BIT(ADCSRA,ADCSRA_ADSC);
    2dd2:	a6 e2       	ldi	r26, 0x26	; 38
    2dd4:	b0 e0       	ldi	r27, 0x00	; 0
    2dd6:	e6 e2       	ldi	r30, 0x26	; 38
    2dd8:	f0 e0       	ldi	r31, 0x00	; 0
    2dda:	80 81       	ld	r24, Z
    2ddc:	80 64       	ori	r24, 0x40	; 64
    2dde:	8c 93       	st	X, r24

			/*enable ADC interrupt */
			SET_BIT(ADCSRA,ADCSRA_ADIE);
    2de0:	a6 e2       	ldi	r26, 0x26	; 38
    2de2:	b0 e0       	ldi	r27, 0x00	; 0
    2de4:	e6 e2       	ldi	r30, 0x26	; 38
    2de6:	f0 e0       	ldi	r31, 0x00	; 0
    2de8:	80 81       	ld	r24, Z
    2dea:	88 60       	ori	r24, 0x08	; 8
    2dec:	8c 93       	st	X, r24
    2dee:	02 c0       	rjmp	.+4      	; 0x2df4 <ADC_u8startchainAsync+0xbe>

		}
		else
		{
			local_errorstate=busy_function;
    2df0:	83 e0       	ldi	r24, 0x03	; 3
    2df2:	89 83       	std	Y+1, r24	; 0x01
	{
		local_errorstate==NULL_POINTER;
	}


	return local_errorstate;
    2df4:	89 81       	ldd	r24, Y+1	; 0x01

}
    2df6:	0f 90       	pop	r0
    2df8:	0f 90       	pop	r0
    2dfa:	0f 90       	pop	r0
    2dfc:	cf 91       	pop	r28
    2dfe:	df 91       	pop	r29
    2e00:	08 95       	ret

00002e02 <__vector_16>:
void __vector_16 (void) __attribute__((signal));
void __vector_16 (void)
{
    2e02:	1f 92       	push	r1
    2e04:	0f 92       	push	r0
    2e06:	0f b6       	in	r0, 0x3f	; 63
    2e08:	0f 92       	push	r0
    2e0a:	11 24       	eor	r1, r1
    2e0c:	2f 93       	push	r18
    2e0e:	3f 93       	push	r19
    2e10:	4f 93       	push	r20
    2e12:	5f 93       	push	r21
    2e14:	6f 93       	push	r22
    2e16:	7f 93       	push	r23
    2e18:	8f 93       	push	r24
    2e1a:	9f 93       	push	r25
    2e1c:	af 93       	push	r26
    2e1e:	bf 93       	push	r27
    2e20:	ef 93       	push	r30
    2e22:	ff 93       	push	r31
    2e24:	df 93       	push	r29
    2e26:	cf 93       	push	r28
    2e28:	cd b7       	in	r28, 0x3d	; 61
    2e2a:	de b7       	in	r29, 0x3e	; 62
	if(ADC_u8ISRsource==ADC_u8SingalChennel){
    2e2c:	80 91 9e 00 	lds	r24, 0x009E
    2e30:	81 30       	cpi	r24, 0x01	; 1
    2e32:	c1 f4       	brne	.+48     	; 0x2e64 <__vector_16+0x62>
		/*read ADC result */
		*ADC_pu16_Reading=ADCH;
    2e34:	a0 91 94 00 	lds	r26, 0x0094
    2e38:	b0 91 95 00 	lds	r27, 0x0095
    2e3c:	e5 e2       	ldi	r30, 0x25	; 37
    2e3e:	f0 e0       	ldi	r31, 0x00	; 0
    2e40:	80 81       	ld	r24, Z
    2e42:	8c 93       	st	X, r24

		/* invoke the notificantion funcation */
		ADC_pv_not();
    2e44:	e0 91 96 00 	lds	r30, 0x0096
    2e48:	f0 91 97 00 	lds	r31, 0x0097
    2e4c:	09 95       	icall
		/* make ADC state idle */
		ADC_u8busy_state=idle;
    2e4e:	81 e0       	ldi	r24, 0x01	; 1
    2e50:	80 93 6a 00 	sts	0x006A, r24
		/*disable ADC conversion commpelet interrupt*/
		CLR_BIT(ADCSRA,ADCSRA_ADIE);
    2e54:	a6 e2       	ldi	r26, 0x26	; 38
    2e56:	b0 e0       	ldi	r27, 0x00	; 0
    2e58:	e6 e2       	ldi	r30, 0x26	; 38
    2e5a:	f0 e0       	ldi	r31, 0x00	; 0
    2e5c:	80 81       	ld	r24, Z
    2e5e:	87 7f       	andi	r24, 0xF7	; 247
    2e60:	8c 93       	st	X, r24
    2e62:	51 c0       	rjmp	.+162    	; 0x2f06 <__vector_16+0x104>
	}
	else if(ADC_u8ISRsource==ADC_u8chainChennel)
    2e64:	80 91 9e 00 	lds	r24, 0x009E
    2e68:	82 30       	cpi	r24, 0x02	; 2
    2e6a:	09 f0       	breq	.+2      	; 0x2e6e <__vector_16+0x6c>
    2e6c:	4c c0       	rjmp	.+152    	; 0x2f06 <__vector_16+0x104>
	{
		/*read the current chennel*/
		ADC_p16chainresultarr[ADC_u8chainIndex]=ADC;
    2e6e:	20 91 9a 00 	lds	r18, 0x009A
    2e72:	30 91 9b 00 	lds	r19, 0x009B
    2e76:	80 91 9d 00 	lds	r24, 0x009D
    2e7a:	88 2f       	mov	r24, r24
    2e7c:	90 e0       	ldi	r25, 0x00	; 0
    2e7e:	88 0f       	add	r24, r24
    2e80:	99 1f       	adc	r25, r25
    2e82:	d9 01       	movw	r26, r18
    2e84:	a8 0f       	add	r26, r24
    2e86:	b9 1f       	adc	r27, r25
    2e88:	e4 e2       	ldi	r30, 0x24	; 36
    2e8a:	f0 e0       	ldi	r31, 0x00	; 0
    2e8c:	80 81       	ld	r24, Z
    2e8e:	91 81       	ldd	r25, Z+1	; 0x01
    2e90:	11 96       	adiw	r26, 0x01	; 1
    2e92:	9c 93       	st	X, r25
    2e94:	8e 93       	st	-X, r24
		/*increament chain index*/
		ADC_u8chainIndex++;
    2e96:	80 91 9d 00 	lds	r24, 0x009D
    2e9a:	8f 5f       	subi	r24, 0xFF	; 255
    2e9c:	80 93 9d 00 	sts	0x009D, r24
		if(ADC_u8chainIndex==ADC_u8chainsize)
    2ea0:	90 91 9d 00 	lds	r25, 0x009D
    2ea4:	80 91 9c 00 	lds	r24, 0x009C
    2ea8:	98 17       	cp	r25, r24
    2eaa:	81 f4       	brne	.+32     	; 0x2ecc <__vector_16+0xca>
		{
			/*make ADC idle*/
			ADC_u8busy_state=idle;
    2eac:	81 e0       	ldi	r24, 0x01	; 1
    2eae:	80 93 6a 00 	sts	0x006A, r24
			/* invoke the notificantion funcation */
			ADC_pv_not();
    2eb2:	e0 91 96 00 	lds	r30, 0x0096
    2eb6:	f0 91 97 00 	lds	r31, 0x0097
    2eba:	09 95       	icall
			/* disable the ADC interrupt */
			CLR_BIT(ADCSRA,ADCSRA_ADIE);
    2ebc:	a6 e2       	ldi	r26, 0x26	; 38
    2ebe:	b0 e0       	ldi	r27, 0x00	; 0
    2ec0:	e6 e2       	ldi	r30, 0x26	; 38
    2ec2:	f0 e0       	ldi	r31, 0x00	; 0
    2ec4:	80 81       	ld	r24, Z
    2ec6:	87 7f       	andi	r24, 0xF7	; 247
    2ec8:	8c 93       	st	X, r24
    2eca:	1d c0       	rjmp	.+58     	; 0x2f06 <__vector_16+0x104>

		}
		else
		{
			/*chain not finished */
			ADMUX &= clear_mux_mask;
    2ecc:	a7 e2       	ldi	r26, 0x27	; 39
    2ece:	b0 e0       	ldi	r27, 0x00	; 0
    2ed0:	e7 e2       	ldi	r30, 0x27	; 39
    2ed2:	f0 e0       	ldi	r31, 0x00	; 0
    2ed4:	80 81       	ld	r24, Z
    2ed6:	80 7e       	andi	r24, 0xE0	; 224
    2ed8:	8c 93       	st	X, r24
			ADMUX =ADC_pu8chainchennel_arr[ADC_u8chainIndex];
    2eda:	a7 e2       	ldi	r26, 0x27	; 39
    2edc:	b0 e0       	ldi	r27, 0x00	; 0
    2ede:	20 91 98 00 	lds	r18, 0x0098
    2ee2:	30 91 99 00 	lds	r19, 0x0099
    2ee6:	80 91 9d 00 	lds	r24, 0x009D
    2eea:	88 2f       	mov	r24, r24
    2eec:	90 e0       	ldi	r25, 0x00	; 0
    2eee:	f9 01       	movw	r30, r18
    2ef0:	e8 0f       	add	r30, r24
    2ef2:	f9 1f       	adc	r31, r25
    2ef4:	80 81       	ld	r24, Z
    2ef6:	8c 93       	st	X, r24

			/*start new conversion*/
			SET_BIT(ADCSRA,ADCSRA_ADSC);
    2ef8:	a6 e2       	ldi	r26, 0x26	; 38
    2efa:	b0 e0       	ldi	r27, 0x00	; 0
    2efc:	e6 e2       	ldi	r30, 0x26	; 38
    2efe:	f0 e0       	ldi	r31, 0x00	; 0
    2f00:	80 81       	ld	r24, Z
    2f02:	80 64       	ori	r24, 0x40	; 64
    2f04:	8c 93       	st	X, r24




	}
}
    2f06:	cf 91       	pop	r28
    2f08:	df 91       	pop	r29
    2f0a:	ff 91       	pop	r31
    2f0c:	ef 91       	pop	r30
    2f0e:	bf 91       	pop	r27
    2f10:	af 91       	pop	r26
    2f12:	9f 91       	pop	r25
    2f14:	8f 91       	pop	r24
    2f16:	7f 91       	pop	r23
    2f18:	6f 91       	pop	r22
    2f1a:	5f 91       	pop	r21
    2f1c:	4f 91       	pop	r20
    2f1e:	3f 91       	pop	r19
    2f20:	2f 91       	pop	r18
    2f22:	0f 90       	pop	r0
    2f24:	0f be       	out	0x3f, r0	; 63
    2f26:	0f 90       	pop	r0
    2f28:	1f 90       	pop	r1
    2f2a:	18 95       	reti

00002f2c <EXTI_u8Int0_Pos>:
void(*EXTI_pvISR_int2)(void) = NULL;
void(*EXTI_pv_int[3])(void)={NULL};


u8 EXTI_u8Int0_Pos(u8 copy_u8mode)
{
    2f2c:	df 93       	push	r29
    2f2e:	cf 93       	push	r28
    2f30:	00 d0       	rcall	.+0      	; 0x2f32 <EXTI_u8Int0_Pos+0x6>
    2f32:	00 d0       	rcall	.+0      	; 0x2f34 <EXTI_u8Int0_Pos+0x8>
    2f34:	cd b7       	in	r28, 0x3d	; 61
    2f36:	de b7       	in	r29, 0x3e	; 62
    2f38:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8error=OK;
    2f3a:	19 82       	std	Y+1, r1	; 0x01
	switch(copy_u8mode)
    2f3c:	8a 81       	ldd	r24, Y+2	; 0x02
    2f3e:	28 2f       	mov	r18, r24
    2f40:	30 e0       	ldi	r19, 0x00	; 0
    2f42:	3c 83       	std	Y+4, r19	; 0x04
    2f44:	2b 83       	std	Y+3, r18	; 0x03
    2f46:	8b 81       	ldd	r24, Y+3	; 0x03
    2f48:	9c 81       	ldd	r25, Y+4	; 0x04
    2f4a:	82 30       	cpi	r24, 0x02	; 2
    2f4c:	91 05       	cpc	r25, r1
    2f4e:	29 f1       	breq	.+74     	; 0x2f9a <EXTI_u8Int0_Pos+0x6e>
    2f50:	2b 81       	ldd	r18, Y+3	; 0x03
    2f52:	3c 81       	ldd	r19, Y+4	; 0x04
    2f54:	23 30       	cpi	r18, 0x03	; 3
    2f56:	31 05       	cpc	r19, r1
    2f58:	34 f4       	brge	.+12     	; 0x2f66 <EXTI_u8Int0_Pos+0x3a>
    2f5a:	8b 81       	ldd	r24, Y+3	; 0x03
    2f5c:	9c 81       	ldd	r25, Y+4	; 0x04
    2f5e:	81 30       	cpi	r24, 0x01	; 1
    2f60:	91 05       	cpc	r25, r1
    2f62:	61 f0       	breq	.+24     	; 0x2f7c <EXTI_u8Int0_Pos+0x50>
    2f64:	47 c0       	rjmp	.+142    	; 0x2ff4 <EXTI_u8Int0_Pos+0xc8>
    2f66:	2b 81       	ldd	r18, Y+3	; 0x03
    2f68:	3c 81       	ldd	r19, Y+4	; 0x04
    2f6a:	23 30       	cpi	r18, 0x03	; 3
    2f6c:	31 05       	cpc	r19, r1
    2f6e:	99 f1       	breq	.+102    	; 0x2fd6 <EXTI_u8Int0_Pos+0xaa>
    2f70:	8b 81       	ldd	r24, Y+3	; 0x03
    2f72:	9c 81       	ldd	r25, Y+4	; 0x04
    2f74:	84 30       	cpi	r24, 0x04	; 4
    2f76:	91 05       	cpc	r25, r1
    2f78:	f9 f0       	breq	.+62     	; 0x2fb8 <EXTI_u8Int0_Pos+0x8c>
    2f7a:	3c c0       	rjmp	.+120    	; 0x2ff4 <EXTI_u8Int0_Pos+0xc8>
	{
	case level_low:
		CLR_BIT(MCUCR,MCUCR_ISC01);
    2f7c:	a5 e5       	ldi	r26, 0x55	; 85
    2f7e:	b0 e0       	ldi	r27, 0x00	; 0
    2f80:	e5 e5       	ldi	r30, 0x55	; 85
    2f82:	f0 e0       	ldi	r31, 0x00	; 0
    2f84:	80 81       	ld	r24, Z
    2f86:	8d 7f       	andi	r24, 0xFD	; 253
    2f88:	8c 93       	st	X, r24
		CLR_BIT(MCUCR,MCUCR_ISC00);
    2f8a:	a5 e5       	ldi	r26, 0x55	; 85
    2f8c:	b0 e0       	ldi	r27, 0x00	; 0
    2f8e:	e5 e5       	ldi	r30, 0x55	; 85
    2f90:	f0 e0       	ldi	r31, 0x00	; 0
    2f92:	80 81       	ld	r24, Z
    2f94:	8e 7f       	andi	r24, 0xFE	; 254
    2f96:	8c 93       	st	X, r24
    2f98:	2f c0       	rjmp	.+94     	; 0x2ff8 <EXTI_u8Int0_Pos+0xcc>
		break;
	case any_logic:
		SET_BIT(MCUCR,MCUCR_ISC00);
    2f9a:	a5 e5       	ldi	r26, 0x55	; 85
    2f9c:	b0 e0       	ldi	r27, 0x00	; 0
    2f9e:	e5 e5       	ldi	r30, 0x55	; 85
    2fa0:	f0 e0       	ldi	r31, 0x00	; 0
    2fa2:	80 81       	ld	r24, Z
    2fa4:	81 60       	ori	r24, 0x01	; 1
    2fa6:	8c 93       	st	X, r24
		CLR_BIT(MCUCR,MCUCR_ISC01);
    2fa8:	a5 e5       	ldi	r26, 0x55	; 85
    2faa:	b0 e0       	ldi	r27, 0x00	; 0
    2fac:	e5 e5       	ldi	r30, 0x55	; 85
    2fae:	f0 e0       	ldi	r31, 0x00	; 0
    2fb0:	80 81       	ld	r24, Z
    2fb2:	8d 7f       	andi	r24, 0xFD	; 253
    2fb4:	8c 93       	st	X, r24
    2fb6:	20 c0       	rjmp	.+64     	; 0x2ff8 <EXTI_u8Int0_Pos+0xcc>
		break;
	case rising_edge:
		SET_BIT(MCUCR,MCUCR_ISC01);
    2fb8:	a5 e5       	ldi	r26, 0x55	; 85
    2fba:	b0 e0       	ldi	r27, 0x00	; 0
    2fbc:	e5 e5       	ldi	r30, 0x55	; 85
    2fbe:	f0 e0       	ldi	r31, 0x00	; 0
    2fc0:	80 81       	ld	r24, Z
    2fc2:	82 60       	ori	r24, 0x02	; 2
    2fc4:	8c 93       	st	X, r24
		SET_BIT(MCUCR,MCUCR_ISC00);
    2fc6:	a5 e5       	ldi	r26, 0x55	; 85
    2fc8:	b0 e0       	ldi	r27, 0x00	; 0
    2fca:	e5 e5       	ldi	r30, 0x55	; 85
    2fcc:	f0 e0       	ldi	r31, 0x00	; 0
    2fce:	80 81       	ld	r24, Z
    2fd0:	81 60       	ori	r24, 0x01	; 1
    2fd2:	8c 93       	st	X, r24
    2fd4:	11 c0       	rjmp	.+34     	; 0x2ff8 <EXTI_u8Int0_Pos+0xcc>
		break;
	case falling_edge:
		SET_BIT(MCUCR,MCUCR_ISC01);
    2fd6:	a5 e5       	ldi	r26, 0x55	; 85
    2fd8:	b0 e0       	ldi	r27, 0x00	; 0
    2fda:	e5 e5       	ldi	r30, 0x55	; 85
    2fdc:	f0 e0       	ldi	r31, 0x00	; 0
    2fde:	80 81       	ld	r24, Z
    2fe0:	82 60       	ori	r24, 0x02	; 2
    2fe2:	8c 93       	st	X, r24
		CLR_BIT(MCUCR,MCUCR_ISC00);
    2fe4:	a5 e5       	ldi	r26, 0x55	; 85
    2fe6:	b0 e0       	ldi	r27, 0x00	; 0
    2fe8:	e5 e5       	ldi	r30, 0x55	; 85
    2fea:	f0 e0       	ldi	r31, 0x00	; 0
    2fec:	80 81       	ld	r24, Z
    2fee:	8e 7f       	andi	r24, 0xFE	; 254
    2ff0:	8c 93       	st	X, r24
    2ff2:	02 c0       	rjmp	.+4      	; 0x2ff8 <EXTI_u8Int0_Pos+0xcc>
		break;
	default:
		Local_u8error=NOK;
    2ff4:	81 e0       	ldi	r24, 0x01	; 1
    2ff6:	89 83       	std	Y+1, r24	; 0x01
		break;
	}
	SET_BIT(GICR,GICR_INT0);
    2ff8:	ab e5       	ldi	r26, 0x5B	; 91
    2ffa:	b0 e0       	ldi	r27, 0x00	; 0
    2ffc:	eb e5       	ldi	r30, 0x5B	; 91
    2ffe:	f0 e0       	ldi	r31, 0x00	; 0
    3000:	80 81       	ld	r24, Z
    3002:	80 64       	ori	r24, 0x40	; 64
    3004:	8c 93       	st	X, r24
	return Local_u8error;
    3006:	89 81       	ldd	r24, Y+1	; 0x01
}
    3008:	0f 90       	pop	r0
    300a:	0f 90       	pop	r0
    300c:	0f 90       	pop	r0
    300e:	0f 90       	pop	r0
    3010:	cf 91       	pop	r28
    3012:	df 91       	pop	r29
    3014:	08 95       	ret

00003016 <EXTI_voidInt0_pre>:
void EXTI_voidInt0_pre(void)
{
    3016:	df 93       	push	r29
    3018:	cf 93       	push	r28
    301a:	cd b7       	in	r28, 0x3d	; 61
    301c:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(MCUCR,MCUCR_ISC00);
#elif INT0_sense == any_logic
	SET_BIT(MCUCR,MCUCR_ISC00);
	CLR_BIT(MCUCR,MCUCR_ISC01);
#elif INT0_sense == falling_edge
	SET_BIT(MCUCR,MCUCR_ISC01);
    301e:	a5 e5       	ldi	r26, 0x55	; 85
    3020:	b0 e0       	ldi	r27, 0x00	; 0
    3022:	e5 e5       	ldi	r30, 0x55	; 85
    3024:	f0 e0       	ldi	r31, 0x00	; 0
    3026:	80 81       	ld	r24, Z
    3028:	82 60       	ori	r24, 0x02	; 2
    302a:	8c 93       	st	X, r24
	CLR_BIT(MCUCR,MCUCR_ISC00);
    302c:	a5 e5       	ldi	r26, 0x55	; 85
    302e:	b0 e0       	ldi	r27, 0x00	; 0
    3030:	e5 e5       	ldi	r30, 0x55	; 85
    3032:	f0 e0       	ldi	r31, 0x00	; 0
    3034:	80 81       	ld	r24, Z
    3036:	8e 7f       	andi	r24, 0xFE	; 254
    3038:	8c 93       	st	X, r24
#el
#error "worng int0_sence cong";
#endif

#if INT0_intive==enabled
	SET_BIT(GICR,GICR_INT0);
    303a:	ab e5       	ldi	r26, 0x5B	; 91
    303c:	b0 e0       	ldi	r27, 0x00	; 0
    303e:	eb e5       	ldi	r30, 0x5B	; 91
    3040:	f0 e0       	ldi	r31, 0x00	; 0
    3042:	80 81       	ld	r24, Z
    3044:	80 64       	ori	r24, 0x40	; 64
    3046:	8c 93       	st	X, r24
	CLR_BIT(GICR,GICR_INT0);
#el
#error "worng INT0_inti_value"
#endif

}
    3048:	cf 91       	pop	r28
    304a:	df 91       	pop	r29
    304c:	08 95       	ret

0000304e <EXTI_u8Int1_pos>:


u8   EXTI_u8Int1_pos(u8 copy_u8mode)
{
    304e:	df 93       	push	r29
    3050:	cf 93       	push	r28
    3052:	00 d0       	rcall	.+0      	; 0x3054 <EXTI_u8Int1_pos+0x6>
    3054:	00 d0       	rcall	.+0      	; 0x3056 <EXTI_u8Int1_pos+0x8>
    3056:	cd b7       	in	r28, 0x3d	; 61
    3058:	de b7       	in	r29, 0x3e	; 62
    305a:	8a 83       	std	Y+2, r24	; 0x02
	u8 local_u8erorr=OK;
    305c:	19 82       	std	Y+1, r1	; 0x01
	switch(copy_u8mode)
    305e:	8a 81       	ldd	r24, Y+2	; 0x02
    3060:	28 2f       	mov	r18, r24
    3062:	30 e0       	ldi	r19, 0x00	; 0
    3064:	3c 83       	std	Y+4, r19	; 0x04
    3066:	2b 83       	std	Y+3, r18	; 0x03
    3068:	8b 81       	ldd	r24, Y+3	; 0x03
    306a:	9c 81       	ldd	r25, Y+4	; 0x04
    306c:	82 30       	cpi	r24, 0x02	; 2
    306e:	91 05       	cpc	r25, r1
    3070:	29 f1       	breq	.+74     	; 0x30bc <EXTI_u8Int1_pos+0x6e>
    3072:	2b 81       	ldd	r18, Y+3	; 0x03
    3074:	3c 81       	ldd	r19, Y+4	; 0x04
    3076:	23 30       	cpi	r18, 0x03	; 3
    3078:	31 05       	cpc	r19, r1
    307a:	34 f4       	brge	.+12     	; 0x3088 <EXTI_u8Int1_pos+0x3a>
    307c:	8b 81       	ldd	r24, Y+3	; 0x03
    307e:	9c 81       	ldd	r25, Y+4	; 0x04
    3080:	81 30       	cpi	r24, 0x01	; 1
    3082:	91 05       	cpc	r25, r1
    3084:	61 f0       	breq	.+24     	; 0x309e <EXTI_u8Int1_pos+0x50>
    3086:	47 c0       	rjmp	.+142    	; 0x3116 <EXTI_u8Int1_pos+0xc8>
    3088:	2b 81       	ldd	r18, Y+3	; 0x03
    308a:	3c 81       	ldd	r19, Y+4	; 0x04
    308c:	23 30       	cpi	r18, 0x03	; 3
    308e:	31 05       	cpc	r19, r1
    3090:	99 f1       	breq	.+102    	; 0x30f8 <EXTI_u8Int1_pos+0xaa>
    3092:	8b 81       	ldd	r24, Y+3	; 0x03
    3094:	9c 81       	ldd	r25, Y+4	; 0x04
    3096:	84 30       	cpi	r24, 0x04	; 4
    3098:	91 05       	cpc	r25, r1
    309a:	f9 f0       	breq	.+62     	; 0x30da <EXTI_u8Int1_pos+0x8c>
    309c:	3c c0       	rjmp	.+120    	; 0x3116 <EXTI_u8Int1_pos+0xc8>
	{
	case level_low:
		CLR_BIT(MCUCR,MCUCR_ISC11);
    309e:	a5 e5       	ldi	r26, 0x55	; 85
    30a0:	b0 e0       	ldi	r27, 0x00	; 0
    30a2:	e5 e5       	ldi	r30, 0x55	; 85
    30a4:	f0 e0       	ldi	r31, 0x00	; 0
    30a6:	80 81       	ld	r24, Z
    30a8:	87 7f       	andi	r24, 0xF7	; 247
    30aa:	8c 93       	st	X, r24
		CLR_BIT(MCUCR,MCUCR_ISC10);
    30ac:	a5 e5       	ldi	r26, 0x55	; 85
    30ae:	b0 e0       	ldi	r27, 0x00	; 0
    30b0:	e5 e5       	ldi	r30, 0x55	; 85
    30b2:	f0 e0       	ldi	r31, 0x00	; 0
    30b4:	80 81       	ld	r24, Z
    30b6:	8b 7f       	andi	r24, 0xFB	; 251
    30b8:	8c 93       	st	X, r24
    30ba:	2f c0       	rjmp	.+94     	; 0x311a <EXTI_u8Int1_pos+0xcc>
		break;
	case any_logic:
		SET_BIT(MCUCR,MCUCR_ISC10);
    30bc:	a5 e5       	ldi	r26, 0x55	; 85
    30be:	b0 e0       	ldi	r27, 0x00	; 0
    30c0:	e5 e5       	ldi	r30, 0x55	; 85
    30c2:	f0 e0       	ldi	r31, 0x00	; 0
    30c4:	80 81       	ld	r24, Z
    30c6:	84 60       	ori	r24, 0x04	; 4
    30c8:	8c 93       	st	X, r24
		CLR_BIT(MCUCR,MCUCR_ISC11);
    30ca:	a5 e5       	ldi	r26, 0x55	; 85
    30cc:	b0 e0       	ldi	r27, 0x00	; 0
    30ce:	e5 e5       	ldi	r30, 0x55	; 85
    30d0:	f0 e0       	ldi	r31, 0x00	; 0
    30d2:	80 81       	ld	r24, Z
    30d4:	87 7f       	andi	r24, 0xF7	; 247
    30d6:	8c 93       	st	X, r24
    30d8:	20 c0       	rjmp	.+64     	; 0x311a <EXTI_u8Int1_pos+0xcc>
		break;
	case rising_edge:
		SET_BIT(MCUCR,MCUCR_ISC11);
    30da:	a5 e5       	ldi	r26, 0x55	; 85
    30dc:	b0 e0       	ldi	r27, 0x00	; 0
    30de:	e5 e5       	ldi	r30, 0x55	; 85
    30e0:	f0 e0       	ldi	r31, 0x00	; 0
    30e2:	80 81       	ld	r24, Z
    30e4:	88 60       	ori	r24, 0x08	; 8
    30e6:	8c 93       	st	X, r24
		SET_BIT(MCUCR,MCUCR_ISC10);
    30e8:	a5 e5       	ldi	r26, 0x55	; 85
    30ea:	b0 e0       	ldi	r27, 0x00	; 0
    30ec:	e5 e5       	ldi	r30, 0x55	; 85
    30ee:	f0 e0       	ldi	r31, 0x00	; 0
    30f0:	80 81       	ld	r24, Z
    30f2:	84 60       	ori	r24, 0x04	; 4
    30f4:	8c 93       	st	X, r24
    30f6:	11 c0       	rjmp	.+34     	; 0x311a <EXTI_u8Int1_pos+0xcc>
		break;
	case falling_edge:
		SET_BIT(MCUCR,MCUCR_ISC11);
    30f8:	a5 e5       	ldi	r26, 0x55	; 85
    30fa:	b0 e0       	ldi	r27, 0x00	; 0
    30fc:	e5 e5       	ldi	r30, 0x55	; 85
    30fe:	f0 e0       	ldi	r31, 0x00	; 0
    3100:	80 81       	ld	r24, Z
    3102:	88 60       	ori	r24, 0x08	; 8
    3104:	8c 93       	st	X, r24
		CLR_BIT(MCUCR,MCUCR_ISC10);
    3106:	a5 e5       	ldi	r26, 0x55	; 85
    3108:	b0 e0       	ldi	r27, 0x00	; 0
    310a:	e5 e5       	ldi	r30, 0x55	; 85
    310c:	f0 e0       	ldi	r31, 0x00	; 0
    310e:	80 81       	ld	r24, Z
    3110:	8b 7f       	andi	r24, 0xFB	; 251
    3112:	8c 93       	st	X, r24
    3114:	02 c0       	rjmp	.+4      	; 0x311a <EXTI_u8Int1_pos+0xcc>
		break;
	default:
		local_u8erorr=NOK;
    3116:	81 e0       	ldi	r24, 0x01	; 1
    3118:	89 83       	std	Y+1, r24	; 0x01
		break;
	}

	/*SIE for int1 */
	SET_BIT(GICR,GICR_INT1);
    311a:	ab e5       	ldi	r26, 0x5B	; 91
    311c:	b0 e0       	ldi	r27, 0x00	; 0
    311e:	eb e5       	ldi	r30, 0x5B	; 91
    3120:	f0 e0       	ldi	r31, 0x00	; 0
    3122:	80 81       	ld	r24, Z
    3124:	80 68       	ori	r24, 0x80	; 128
    3126:	8c 93       	st	X, r24
	return local_u8erorr;
    3128:	89 81       	ldd	r24, Y+1	; 0x01

}
    312a:	0f 90       	pop	r0
    312c:	0f 90       	pop	r0
    312e:	0f 90       	pop	r0
    3130:	0f 90       	pop	r0
    3132:	cf 91       	pop	r28
    3134:	df 91       	pop	r29
    3136:	08 95       	ret

00003138 <EXTI_voidInt1_pre>:
void EXTI_voidInt1_pre(void)
{
    3138:	df 93       	push	r29
    313a:	cf 93       	push	r28
    313c:	cd b7       	in	r28, 0x3d	; 61
    313e:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(MCUCR,MCUCR_ISC10);
#elif INT0_sense == any_logic
	SET_BIT(MCUCR,MCUCR_ISC10);
	CLR_BIT(MCUCR,MCUCR_ISC11);
#elif INT0_sense == falling_edge
	SET_BIT(MCUCR,MCUCR_ISC11);
    3140:	a5 e5       	ldi	r26, 0x55	; 85
    3142:	b0 e0       	ldi	r27, 0x00	; 0
    3144:	e5 e5       	ldi	r30, 0x55	; 85
    3146:	f0 e0       	ldi	r31, 0x00	; 0
    3148:	80 81       	ld	r24, Z
    314a:	88 60       	ori	r24, 0x08	; 8
    314c:	8c 93       	st	X, r24
	CLR_BIT(MCUCR,MCUCR_ISC10);
    314e:	a5 e5       	ldi	r26, 0x55	; 85
    3150:	b0 e0       	ldi	r27, 0x00	; 0
    3152:	e5 e5       	ldi	r30, 0x55	; 85
    3154:	f0 e0       	ldi	r31, 0x00	; 0
    3156:	80 81       	ld	r24, Z
    3158:	8b 7f       	andi	r24, 0xFB	; 251
    315a:	8c 93       	st	X, r24
#el
#error "worng int1_sence cong";
#endif

#if INT1_intive==enabled
	SET_BIT(GICR,GICR_INT1);
    315c:	ab e5       	ldi	r26, 0x5B	; 91
    315e:	b0 e0       	ldi	r27, 0x00	; 0
    3160:	eb e5       	ldi	r30, 0x5B	; 91
    3162:	f0 e0       	ldi	r31, 0x00	; 0
    3164:	80 81       	ld	r24, Z
    3166:	80 68       	ori	r24, 0x80	; 128
    3168:	8c 93       	st	X, r24
#el
#error "worng INT1_inti_value"
#endif


}
    316a:	cf 91       	pop	r28
    316c:	df 91       	pop	r29
    316e:	08 95       	ret

00003170 <EXTI_u8Int2_pos>:


u8 EXTI_u8Int2_pos(u8 copy_u8mode)
{
    3170:	df 93       	push	r29
    3172:	cf 93       	push	r28
    3174:	00 d0       	rcall	.+0      	; 0x3176 <EXTI_u8Int2_pos+0x6>
    3176:	00 d0       	rcall	.+0      	; 0x3178 <EXTI_u8Int2_pos+0x8>
    3178:	cd b7       	in	r28, 0x3d	; 61
    317a:	de b7       	in	r29, 0x3e	; 62
    317c:	8a 83       	std	Y+2, r24	; 0x02
	u8 local_u8error=OK;
    317e:	19 82       	std	Y+1, r1	; 0x01
	switch(copy_u8mode)
    3180:	8a 81       	ldd	r24, Y+2	; 0x02
    3182:	28 2f       	mov	r18, r24
    3184:	30 e0       	ldi	r19, 0x00	; 0
    3186:	3c 83       	std	Y+4, r19	; 0x04
    3188:	2b 83       	std	Y+3, r18	; 0x03
    318a:	8b 81       	ldd	r24, Y+3	; 0x03
    318c:	9c 81       	ldd	r25, Y+4	; 0x04
    318e:	83 30       	cpi	r24, 0x03	; 3
    3190:	91 05       	cpc	r25, r1
    3192:	31 f0       	breq	.+12     	; 0x31a0 <EXTI_u8Int2_pos+0x30>
    3194:	2b 81       	ldd	r18, Y+3	; 0x03
    3196:	3c 81       	ldd	r19, Y+4	; 0x04
    3198:	24 30       	cpi	r18, 0x04	; 4
    319a:	31 05       	cpc	r19, r1
    319c:	49 f0       	breq	.+18     	; 0x31b0 <EXTI_u8Int2_pos+0x40>
    319e:	10 c0       	rjmp	.+32     	; 0x31c0 <EXTI_u8Int2_pos+0x50>
	{
	case falling_edge: CLR_BIT(MCUCSR,MCUCSR_INT2); break;
    31a0:	a4 e5       	ldi	r26, 0x54	; 84
    31a2:	b0 e0       	ldi	r27, 0x00	; 0
    31a4:	e4 e5       	ldi	r30, 0x54	; 84
    31a6:	f0 e0       	ldi	r31, 0x00	; 0
    31a8:	80 81       	ld	r24, Z
    31aa:	8f 7b       	andi	r24, 0xBF	; 191
    31ac:	8c 93       	st	X, r24
    31ae:	0a c0       	rjmp	.+20     	; 0x31c4 <EXTI_u8Int2_pos+0x54>
	case rising_edge:  SET_BIT(MCUCSR,MCUCSR_INT2); break;
    31b0:	a4 e5       	ldi	r26, 0x54	; 84
    31b2:	b0 e0       	ldi	r27, 0x00	; 0
    31b4:	e4 e5       	ldi	r30, 0x54	; 84
    31b6:	f0 e0       	ldi	r31, 0x00	; 0
    31b8:	80 81       	ld	r24, Z
    31ba:	80 64       	ori	r24, 0x40	; 64
    31bc:	8c 93       	st	X, r24
    31be:	02 c0       	rjmp	.+4      	; 0x31c4 <EXTI_u8Int2_pos+0x54>
	default: local_u8error=NOK;
    31c0:	81 e0       	ldi	r24, 0x01	; 1
    31c2:	89 83       	std	Y+1, r24	; 0x01
	}

	/* active SIE for int2 */
	SET_BIT(GICR,GICR_INT2);
    31c4:	ab e5       	ldi	r26, 0x5B	; 91
    31c6:	b0 e0       	ldi	r27, 0x00	; 0
    31c8:	eb e5       	ldi	r30, 0x5B	; 91
    31ca:	f0 e0       	ldi	r31, 0x00	; 0
    31cc:	80 81       	ld	r24, Z
    31ce:	80 62       	ori	r24, 0x20	; 32
    31d0:	8c 93       	st	X, r24
	return local_u8error;
    31d2:	89 81       	ldd	r24, Y+1	; 0x01
}
    31d4:	0f 90       	pop	r0
    31d6:	0f 90       	pop	r0
    31d8:	0f 90       	pop	r0
    31da:	0f 90       	pop	r0
    31dc:	cf 91       	pop	r28
    31de:	df 91       	pop	r29
    31e0:	08 95       	ret

000031e2 <EXTI_voidINT2_pre>:
void EXTI_voidINT2_pre(void)
{
    31e2:	df 93       	push	r29
    31e4:	cf 93       	push	r28
    31e6:	cd b7       	in	r28, 0x3d	; 61
    31e8:	de b7       	in	r29, 0x3e	; 62
#if INT2_sense==falling_edge
	CLR_BIT(MCUCSR,MCUCSR_INT2);
    31ea:	a4 e5       	ldi	r26, 0x54	; 84
    31ec:	b0 e0       	ldi	r27, 0x00	; 0
    31ee:	e4 e5       	ldi	r30, 0x54	; 84
    31f0:	f0 e0       	ldi	r31, 0x00	; 0
    31f2:	80 81       	ld	r24, Z
    31f4:	8f 7b       	andi	r24, 0xBF	; 191
    31f6:	8c 93       	st	X, r24
#el
#error "worng in INTI2_sense"
#endif

#if INT2_intive==enabled
	SET_BIT(GICR,GICR_INT2);
    31f8:	ab e5       	ldi	r26, 0x5B	; 91
    31fa:	b0 e0       	ldi	r27, 0x00	; 0
    31fc:	eb e5       	ldi	r30, 0x5B	; 91
    31fe:	f0 e0       	ldi	r31, 0x00	; 0
    3200:	80 81       	ld	r24, Z
    3202:	80 62       	ori	r24, 0x20	; 32
    3204:	8c 93       	st	X, r24
	CLR_BIT(GICR,GICR_INT2);
#el
#error "worng in INT2_intivalue "
#endif

}
    3206:	cf 91       	pop	r28
    3208:	df 91       	pop	r29
    320a:	08 95       	ret

0000320c <EXTI_u8sense>:

u8 EXTI_u8sense(u8 copy_u8mode,u8 copy_u8int_num)
{
    320c:	df 93       	push	r29
    320e:	cf 93       	push	r28
    3210:	cd b7       	in	r28, 0x3d	; 61
    3212:	de b7       	in	r29, 0x3e	; 62
    3214:	29 97       	sbiw	r28, 0x09	; 9
    3216:	0f b6       	in	r0, 0x3f	; 63
    3218:	f8 94       	cli
    321a:	de bf       	out	0x3e, r29	; 62
    321c:	0f be       	out	0x3f, r0	; 63
    321e:	cd bf       	out	0x3d, r28	; 61
    3220:	8a 83       	std	Y+2, r24	; 0x02
    3222:	6b 83       	std	Y+3, r22	; 0x03
	u8 local_u8error=OK;
    3224:	19 82       	std	Y+1, r1	; 0x01

	if(copy_u8int_num==INT0)
    3226:	8b 81       	ldd	r24, Y+3	; 0x03
    3228:	85 30       	cpi	r24, 0x05	; 5
    322a:	09 f0       	breq	.+2      	; 0x322e <EXTI_u8sense+0x22>
    322c:	66 c0       	rjmp	.+204    	; 0x32fa <EXTI_u8sense+0xee>
	{
		switch(copy_u8mode)
    322e:	8a 81       	ldd	r24, Y+2	; 0x02
    3230:	28 2f       	mov	r18, r24
    3232:	30 e0       	ldi	r19, 0x00	; 0
    3234:	39 87       	std	Y+9, r19	; 0x09
    3236:	28 87       	std	Y+8, r18	; 0x08
    3238:	88 85       	ldd	r24, Y+8	; 0x08
    323a:	99 85       	ldd	r25, Y+9	; 0x09
    323c:	82 30       	cpi	r24, 0x02	; 2
    323e:	91 05       	cpc	r25, r1
    3240:	29 f1       	breq	.+74     	; 0x328c <EXTI_u8sense+0x80>
    3242:	28 85       	ldd	r18, Y+8	; 0x08
    3244:	39 85       	ldd	r19, Y+9	; 0x09
    3246:	23 30       	cpi	r18, 0x03	; 3
    3248:	31 05       	cpc	r19, r1
    324a:	34 f4       	brge	.+12     	; 0x3258 <EXTI_u8sense+0x4c>
    324c:	88 85       	ldd	r24, Y+8	; 0x08
    324e:	99 85       	ldd	r25, Y+9	; 0x09
    3250:	81 30       	cpi	r24, 0x01	; 1
    3252:	91 05       	cpc	r25, r1
    3254:	61 f0       	breq	.+24     	; 0x326e <EXTI_u8sense+0x62>
    3256:	47 c0       	rjmp	.+142    	; 0x32e6 <EXTI_u8sense+0xda>
    3258:	28 85       	ldd	r18, Y+8	; 0x08
    325a:	39 85       	ldd	r19, Y+9	; 0x09
    325c:	23 30       	cpi	r18, 0x03	; 3
    325e:	31 05       	cpc	r19, r1
    3260:	99 f1       	breq	.+102    	; 0x32c8 <EXTI_u8sense+0xbc>
    3262:	88 85       	ldd	r24, Y+8	; 0x08
    3264:	99 85       	ldd	r25, Y+9	; 0x09
    3266:	84 30       	cpi	r24, 0x04	; 4
    3268:	91 05       	cpc	r25, r1
    326a:	f9 f0       	breq	.+62     	; 0x32aa <EXTI_u8sense+0x9e>
    326c:	3c c0       	rjmp	.+120    	; 0x32e6 <EXTI_u8sense+0xda>
		{
		case level_low:    CLR_BIT(MCUCR,MCUCR_ISC01); CLR_BIT(MCUCR,MCUCR_ISC00); break;
    326e:	a5 e5       	ldi	r26, 0x55	; 85
    3270:	b0 e0       	ldi	r27, 0x00	; 0
    3272:	e5 e5       	ldi	r30, 0x55	; 85
    3274:	f0 e0       	ldi	r31, 0x00	; 0
    3276:	80 81       	ld	r24, Z
    3278:	8d 7f       	andi	r24, 0xFD	; 253
    327a:	8c 93       	st	X, r24
    327c:	a5 e5       	ldi	r26, 0x55	; 85
    327e:	b0 e0       	ldi	r27, 0x00	; 0
    3280:	e5 e5       	ldi	r30, 0x55	; 85
    3282:	f0 e0       	ldi	r31, 0x00	; 0
    3284:	80 81       	ld	r24, Z
    3286:	8e 7f       	andi	r24, 0xFE	; 254
    3288:	8c 93       	st	X, r24
    328a:	2f c0       	rjmp	.+94     	; 0x32ea <EXTI_u8sense+0xde>
		case any_logic:    SET_BIT(MCUCR,MCUCR_ISC00); CLR_BIT(MCUCR,MCUCR_ISC01); break;
    328c:	a5 e5       	ldi	r26, 0x55	; 85
    328e:	b0 e0       	ldi	r27, 0x00	; 0
    3290:	e5 e5       	ldi	r30, 0x55	; 85
    3292:	f0 e0       	ldi	r31, 0x00	; 0
    3294:	80 81       	ld	r24, Z
    3296:	81 60       	ori	r24, 0x01	; 1
    3298:	8c 93       	st	X, r24
    329a:	a5 e5       	ldi	r26, 0x55	; 85
    329c:	b0 e0       	ldi	r27, 0x00	; 0
    329e:	e5 e5       	ldi	r30, 0x55	; 85
    32a0:	f0 e0       	ldi	r31, 0x00	; 0
    32a2:	80 81       	ld	r24, Z
    32a4:	8d 7f       	andi	r24, 0xFD	; 253
    32a6:	8c 93       	st	X, r24
    32a8:	20 c0       	rjmp	.+64     	; 0x32ea <EXTI_u8sense+0xde>
		case rising_edge:  SET_BIT(MCUCR,MCUCR_ISC01); SET_BIT(MCUCR,MCUCR_ISC00); break;
    32aa:	a5 e5       	ldi	r26, 0x55	; 85
    32ac:	b0 e0       	ldi	r27, 0x00	; 0
    32ae:	e5 e5       	ldi	r30, 0x55	; 85
    32b0:	f0 e0       	ldi	r31, 0x00	; 0
    32b2:	80 81       	ld	r24, Z
    32b4:	82 60       	ori	r24, 0x02	; 2
    32b6:	8c 93       	st	X, r24
    32b8:	a5 e5       	ldi	r26, 0x55	; 85
    32ba:	b0 e0       	ldi	r27, 0x00	; 0
    32bc:	e5 e5       	ldi	r30, 0x55	; 85
    32be:	f0 e0       	ldi	r31, 0x00	; 0
    32c0:	80 81       	ld	r24, Z
    32c2:	81 60       	ori	r24, 0x01	; 1
    32c4:	8c 93       	st	X, r24
    32c6:	11 c0       	rjmp	.+34     	; 0x32ea <EXTI_u8sense+0xde>
		case falling_edge: SET_BIT(MCUCR,MCUCR_ISC01); CLR_BIT(MCUCR,MCUCR_ISC00); break;
    32c8:	a5 e5       	ldi	r26, 0x55	; 85
    32ca:	b0 e0       	ldi	r27, 0x00	; 0
    32cc:	e5 e5       	ldi	r30, 0x55	; 85
    32ce:	f0 e0       	ldi	r31, 0x00	; 0
    32d0:	80 81       	ld	r24, Z
    32d2:	82 60       	ori	r24, 0x02	; 2
    32d4:	8c 93       	st	X, r24
    32d6:	a5 e5       	ldi	r26, 0x55	; 85
    32d8:	b0 e0       	ldi	r27, 0x00	; 0
    32da:	e5 e5       	ldi	r30, 0x55	; 85
    32dc:	f0 e0       	ldi	r31, 0x00	; 0
    32de:	80 81       	ld	r24, Z
    32e0:	8e 7f       	andi	r24, 0xFE	; 254
    32e2:	8c 93       	st	X, r24
    32e4:	02 c0       	rjmp	.+4      	; 0x32ea <EXTI_u8sense+0xde>
		default:           local_u8error=NOK;   break;
    32e6:	81 e0       	ldi	r24, 0x01	; 1
    32e8:	89 83       	std	Y+1, r24	; 0x01
		}
		/*SIE for int0 */
		SET_BIT(GICR,GICR_INT0);
    32ea:	ab e5       	ldi	r26, 0x5B	; 91
    32ec:	b0 e0       	ldi	r27, 0x00	; 0
    32ee:	eb e5       	ldi	r30, 0x5B	; 91
    32f0:	f0 e0       	ldi	r31, 0x00	; 0
    32f2:	80 81       	ld	r24, Z
    32f4:	80 64       	ori	r24, 0x40	; 64
    32f6:	8c 93       	st	X, r24
    32f8:	99 c0       	rjmp	.+306    	; 0x342c <EXTI_u8sense+0x220>
	}
	else if(copy_u8int_num==INT1)
    32fa:	8b 81       	ldd	r24, Y+3	; 0x03
    32fc:	86 30       	cpi	r24, 0x06	; 6
    32fe:	09 f0       	breq	.+2      	; 0x3302 <EXTI_u8sense+0xf6>
    3300:	66 c0       	rjmp	.+204    	; 0x33ce <EXTI_u8sense+0x1c2>
	{
		switch(copy_u8mode)
    3302:	8a 81       	ldd	r24, Y+2	; 0x02
    3304:	28 2f       	mov	r18, r24
    3306:	30 e0       	ldi	r19, 0x00	; 0
    3308:	3f 83       	std	Y+7, r19	; 0x07
    330a:	2e 83       	std	Y+6, r18	; 0x06
    330c:	8e 81       	ldd	r24, Y+6	; 0x06
    330e:	9f 81       	ldd	r25, Y+7	; 0x07
    3310:	82 30       	cpi	r24, 0x02	; 2
    3312:	91 05       	cpc	r25, r1
    3314:	29 f1       	breq	.+74     	; 0x3360 <EXTI_u8sense+0x154>
    3316:	2e 81       	ldd	r18, Y+6	; 0x06
    3318:	3f 81       	ldd	r19, Y+7	; 0x07
    331a:	23 30       	cpi	r18, 0x03	; 3
    331c:	31 05       	cpc	r19, r1
    331e:	34 f4       	brge	.+12     	; 0x332c <EXTI_u8sense+0x120>
    3320:	8e 81       	ldd	r24, Y+6	; 0x06
    3322:	9f 81       	ldd	r25, Y+7	; 0x07
    3324:	81 30       	cpi	r24, 0x01	; 1
    3326:	91 05       	cpc	r25, r1
    3328:	61 f0       	breq	.+24     	; 0x3342 <EXTI_u8sense+0x136>
    332a:	47 c0       	rjmp	.+142    	; 0x33ba <EXTI_u8sense+0x1ae>
    332c:	2e 81       	ldd	r18, Y+6	; 0x06
    332e:	3f 81       	ldd	r19, Y+7	; 0x07
    3330:	23 30       	cpi	r18, 0x03	; 3
    3332:	31 05       	cpc	r19, r1
    3334:	99 f1       	breq	.+102    	; 0x339c <EXTI_u8sense+0x190>
    3336:	8e 81       	ldd	r24, Y+6	; 0x06
    3338:	9f 81       	ldd	r25, Y+7	; 0x07
    333a:	84 30       	cpi	r24, 0x04	; 4
    333c:	91 05       	cpc	r25, r1
    333e:	f9 f0       	breq	.+62     	; 0x337e <EXTI_u8sense+0x172>
    3340:	3c c0       	rjmp	.+120    	; 0x33ba <EXTI_u8sense+0x1ae>
		{
		case level_low:    CLR_BIT(MCUCR,MCUCR_ISC11); CLR_BIT(MCUCR,MCUCR_ISC10); break;
    3342:	a5 e5       	ldi	r26, 0x55	; 85
    3344:	b0 e0       	ldi	r27, 0x00	; 0
    3346:	e5 e5       	ldi	r30, 0x55	; 85
    3348:	f0 e0       	ldi	r31, 0x00	; 0
    334a:	80 81       	ld	r24, Z
    334c:	87 7f       	andi	r24, 0xF7	; 247
    334e:	8c 93       	st	X, r24
    3350:	a5 e5       	ldi	r26, 0x55	; 85
    3352:	b0 e0       	ldi	r27, 0x00	; 0
    3354:	e5 e5       	ldi	r30, 0x55	; 85
    3356:	f0 e0       	ldi	r31, 0x00	; 0
    3358:	80 81       	ld	r24, Z
    335a:	8b 7f       	andi	r24, 0xFB	; 251
    335c:	8c 93       	st	X, r24
    335e:	2f c0       	rjmp	.+94     	; 0x33be <EXTI_u8sense+0x1b2>
		case any_logic:    SET_BIT(MCUCR,MCUCR_ISC10); CLR_BIT(MCUCR,MCUCR_ISC11); break;
    3360:	a5 e5       	ldi	r26, 0x55	; 85
    3362:	b0 e0       	ldi	r27, 0x00	; 0
    3364:	e5 e5       	ldi	r30, 0x55	; 85
    3366:	f0 e0       	ldi	r31, 0x00	; 0
    3368:	80 81       	ld	r24, Z
    336a:	84 60       	ori	r24, 0x04	; 4
    336c:	8c 93       	st	X, r24
    336e:	a5 e5       	ldi	r26, 0x55	; 85
    3370:	b0 e0       	ldi	r27, 0x00	; 0
    3372:	e5 e5       	ldi	r30, 0x55	; 85
    3374:	f0 e0       	ldi	r31, 0x00	; 0
    3376:	80 81       	ld	r24, Z
    3378:	87 7f       	andi	r24, 0xF7	; 247
    337a:	8c 93       	st	X, r24
    337c:	20 c0       	rjmp	.+64     	; 0x33be <EXTI_u8sense+0x1b2>
		case rising_edge:  SET_BIT(MCUCR,MCUCR_ISC11); SET_BIT(MCUCR,MCUCR_ISC10); break;
    337e:	a5 e5       	ldi	r26, 0x55	; 85
    3380:	b0 e0       	ldi	r27, 0x00	; 0
    3382:	e5 e5       	ldi	r30, 0x55	; 85
    3384:	f0 e0       	ldi	r31, 0x00	; 0
    3386:	80 81       	ld	r24, Z
    3388:	88 60       	ori	r24, 0x08	; 8
    338a:	8c 93       	st	X, r24
    338c:	a5 e5       	ldi	r26, 0x55	; 85
    338e:	b0 e0       	ldi	r27, 0x00	; 0
    3390:	e5 e5       	ldi	r30, 0x55	; 85
    3392:	f0 e0       	ldi	r31, 0x00	; 0
    3394:	80 81       	ld	r24, Z
    3396:	84 60       	ori	r24, 0x04	; 4
    3398:	8c 93       	st	X, r24
    339a:	11 c0       	rjmp	.+34     	; 0x33be <EXTI_u8sense+0x1b2>
		case falling_edge: SET_BIT(MCUCR,MCUCR_ISC11); CLR_BIT(MCUCR,MCUCR_ISC10); break;
    339c:	a5 e5       	ldi	r26, 0x55	; 85
    339e:	b0 e0       	ldi	r27, 0x00	; 0
    33a0:	e5 e5       	ldi	r30, 0x55	; 85
    33a2:	f0 e0       	ldi	r31, 0x00	; 0
    33a4:	80 81       	ld	r24, Z
    33a6:	88 60       	ori	r24, 0x08	; 8
    33a8:	8c 93       	st	X, r24
    33aa:	a5 e5       	ldi	r26, 0x55	; 85
    33ac:	b0 e0       	ldi	r27, 0x00	; 0
    33ae:	e5 e5       	ldi	r30, 0x55	; 85
    33b0:	f0 e0       	ldi	r31, 0x00	; 0
    33b2:	80 81       	ld	r24, Z
    33b4:	8b 7f       	andi	r24, 0xFB	; 251
    33b6:	8c 93       	st	X, r24
    33b8:	02 c0       	rjmp	.+4      	; 0x33be <EXTI_u8sense+0x1b2>
		default:           local_u8error=NOK;		break;
    33ba:	81 e0       	ldi	r24, 0x01	; 1
    33bc:	89 83       	std	Y+1, r24	; 0x01
		}

		/*SIE for int1 */
		SET_BIT(GICR,GICR_INT1);
    33be:	ab e5       	ldi	r26, 0x5B	; 91
    33c0:	b0 e0       	ldi	r27, 0x00	; 0
    33c2:	eb e5       	ldi	r30, 0x5B	; 91
    33c4:	f0 e0       	ldi	r31, 0x00	; 0
    33c6:	80 81       	ld	r24, Z
    33c8:	80 68       	ori	r24, 0x80	; 128
    33ca:	8c 93       	st	X, r24
    33cc:	2f c0       	rjmp	.+94     	; 0x342c <EXTI_u8sense+0x220>
	}
	else if(copy_u8int_num==INT2)
    33ce:	8b 81       	ldd	r24, Y+3	; 0x03
    33d0:	87 30       	cpi	r24, 0x07	; 7
    33d2:	51 f5       	brne	.+84     	; 0x3428 <EXTI_u8sense+0x21c>
	{
		switch(copy_u8mode)
    33d4:	8a 81       	ldd	r24, Y+2	; 0x02
    33d6:	28 2f       	mov	r18, r24
    33d8:	30 e0       	ldi	r19, 0x00	; 0
    33da:	3d 83       	std	Y+5, r19	; 0x05
    33dc:	2c 83       	std	Y+4, r18	; 0x04
    33de:	8c 81       	ldd	r24, Y+4	; 0x04
    33e0:	9d 81       	ldd	r25, Y+5	; 0x05
    33e2:	83 30       	cpi	r24, 0x03	; 3
    33e4:	91 05       	cpc	r25, r1
    33e6:	31 f0       	breq	.+12     	; 0x33f4 <EXTI_u8sense+0x1e8>
    33e8:	2c 81       	ldd	r18, Y+4	; 0x04
    33ea:	3d 81       	ldd	r19, Y+5	; 0x05
    33ec:	24 30       	cpi	r18, 0x04	; 4
    33ee:	31 05       	cpc	r19, r1
    33f0:	49 f0       	breq	.+18     	; 0x3404 <EXTI_u8sense+0x1f8>
    33f2:	10 c0       	rjmp	.+32     	; 0x3414 <EXTI_u8sense+0x208>
		{
		case falling_edge: CLR_BIT(MCUCSR,MCUCSR_INT2); break;
    33f4:	a4 e5       	ldi	r26, 0x54	; 84
    33f6:	b0 e0       	ldi	r27, 0x00	; 0
    33f8:	e4 e5       	ldi	r30, 0x54	; 84
    33fa:	f0 e0       	ldi	r31, 0x00	; 0
    33fc:	80 81       	ld	r24, Z
    33fe:	8f 7b       	andi	r24, 0xBF	; 191
    3400:	8c 93       	st	X, r24
    3402:	0a c0       	rjmp	.+20     	; 0x3418 <EXTI_u8sense+0x20c>
		case rising_edge:  SET_BIT(MCUCSR,MCUCSR_INT2); break;
    3404:	a4 e5       	ldi	r26, 0x54	; 84
    3406:	b0 e0       	ldi	r27, 0x00	; 0
    3408:	e4 e5       	ldi	r30, 0x54	; 84
    340a:	f0 e0       	ldi	r31, 0x00	; 0
    340c:	80 81       	ld	r24, Z
    340e:	80 64       	ori	r24, 0x40	; 64
    3410:	8c 93       	st	X, r24
    3412:	02 c0       	rjmp	.+4      	; 0x3418 <EXTI_u8sense+0x20c>
		default: local_u8error=NOK;
    3414:	81 e0       	ldi	r24, 0x01	; 1
    3416:	89 83       	std	Y+1, r24	; 0x01
		}

		/* active SIE for int2 */
		SET_BIT(GICR,GICR_INT2);
    3418:	ab e5       	ldi	r26, 0x5B	; 91
    341a:	b0 e0       	ldi	r27, 0x00	; 0
    341c:	eb e5       	ldi	r30, 0x5B	; 91
    341e:	f0 e0       	ldi	r31, 0x00	; 0
    3420:	80 81       	ld	r24, Z
    3422:	80 62       	ori	r24, 0x20	; 32
    3424:	8c 93       	st	X, r24
    3426:	02 c0       	rjmp	.+4      	; 0x342c <EXTI_u8sense+0x220>

	}
	else
	{
		local_u8error=NOK;
    3428:	81 e0       	ldi	r24, 0x01	; 1
    342a:	89 83       	std	Y+1, r24	; 0x01
	}

	return local_u8error;
    342c:	89 81       	ldd	r24, Y+1	; 0x01
}
    342e:	29 96       	adiw	r28, 0x09	; 9
    3430:	0f b6       	in	r0, 0x3f	; 63
    3432:	f8 94       	cli
    3434:	de bf       	out	0x3e, r29	; 62
    3436:	0f be       	out	0x3f, r0	; 63
    3438:	cd bf       	out	0x3d, r28	; 61
    343a:	cf 91       	pop	r28
    343c:	df 91       	pop	r29
    343e:	08 95       	ret

00003440 <EXTI_voidclearflag>:

void EXTI_voidclearflag(u8 copy_u8num)
{
    3440:	df 93       	push	r29
    3442:	cf 93       	push	r28
    3444:	0f 92       	push	r0
    3446:	cd b7       	in	r28, 0x3d	; 61
    3448:	de b7       	in	r29, 0x3e	; 62
    344a:	89 83       	std	Y+1, r24	; 0x01
	if(copy_u8num==0){
    344c:	89 81       	ldd	r24, Y+1	; 0x01
    344e:	88 23       	and	r24, r24
    3450:	41 f4       	brne	.+16     	; 0x3462 <EXTI_voidclearflag+0x22>
		CLR_BIT(GIFR,GICR_INT0);
    3452:	aa e5       	ldi	r26, 0x5A	; 90
    3454:	b0 e0       	ldi	r27, 0x00	; 0
    3456:	ea e5       	ldi	r30, 0x5A	; 90
    3458:	f0 e0       	ldi	r31, 0x00	; 0
    345a:	80 81       	ld	r24, Z
    345c:	8f 7b       	andi	r24, 0xBF	; 191
    345e:	8c 93       	st	X, r24
    3460:	12 c0       	rjmp	.+36     	; 0x3486 <EXTI_voidclearflag+0x46>
	}
	else if(copy_u8num==1){
    3462:	89 81       	ldd	r24, Y+1	; 0x01
    3464:	81 30       	cpi	r24, 0x01	; 1
    3466:	41 f4       	brne	.+16     	; 0x3478 <EXTI_voidclearflag+0x38>
		CLR_BIT(GIFR,GICR_INT1);
    3468:	aa e5       	ldi	r26, 0x5A	; 90
    346a:	b0 e0       	ldi	r27, 0x00	; 0
    346c:	ea e5       	ldi	r30, 0x5A	; 90
    346e:	f0 e0       	ldi	r31, 0x00	; 0
    3470:	80 81       	ld	r24, Z
    3472:	8f 77       	andi	r24, 0x7F	; 127
    3474:	8c 93       	st	X, r24
    3476:	07 c0       	rjmp	.+14     	; 0x3486 <EXTI_voidclearflag+0x46>
	}
	else{
		CLR_BIT(GIFR,GICR_INT2);
    3478:	aa e5       	ldi	r26, 0x5A	; 90
    347a:	b0 e0       	ldi	r27, 0x00	; 0
    347c:	ea e5       	ldi	r30, 0x5A	; 90
    347e:	f0 e0       	ldi	r31, 0x00	; 0
    3480:	80 81       	ld	r24, Z
    3482:	8f 7d       	andi	r24, 0xDF	; 223
    3484:	8c 93       	st	X, r24
	}

}
    3486:	0f 90       	pop	r0
    3488:	cf 91       	pop	r28
    348a:	df 91       	pop	r29
    348c:	08 95       	ret

0000348e <EXTI_voidReadFlag>:
u8 EXTI_voidReadFlag(u8 copy_u8num)
{
    348e:	df 93       	push	r29
    3490:	cf 93       	push	r28
    3492:	00 d0       	rcall	.+0      	; 0x3494 <EXTI_voidReadFlag+0x6>
    3494:	cd b7       	in	r28, 0x3d	; 61
    3496:	de b7       	in	r29, 0x3e	; 62
    3498:	8a 83       	std	Y+2, r24	; 0x02
	u8 flag;
	if(copy_u8num==0){
    349a:	8a 81       	ldd	r24, Y+2	; 0x02
    349c:	88 23       	and	r24, r24
    349e:	51 f4       	brne	.+20     	; 0x34b4 <EXTI_voidReadFlag+0x26>
		flag=GET_BIT(GIFR,GICR_INT0);
    34a0:	ea e5       	ldi	r30, 0x5A	; 90
    34a2:	f0 e0       	ldi	r31, 0x00	; 0
    34a4:	80 81       	ld	r24, Z
    34a6:	82 95       	swap	r24
    34a8:	86 95       	lsr	r24
    34aa:	86 95       	lsr	r24
    34ac:	83 70       	andi	r24, 0x03	; 3
    34ae:	81 70       	andi	r24, 0x01	; 1
    34b0:	89 83       	std	Y+1, r24	; 0x01
    34b2:	13 c0       	rjmp	.+38     	; 0x34da <EXTI_voidReadFlag+0x4c>
	}
	else if(copy_u8num==1){
    34b4:	8a 81       	ldd	r24, Y+2	; 0x02
    34b6:	81 30       	cpi	r24, 0x01	; 1
    34b8:	41 f4       	brne	.+16     	; 0x34ca <EXTI_voidReadFlag+0x3c>
		flag=GET_BIT(GIFR,GICR_INT1);
    34ba:	ea e5       	ldi	r30, 0x5A	; 90
    34bc:	f0 e0       	ldi	r31, 0x00	; 0
    34be:	80 81       	ld	r24, Z
    34c0:	88 1f       	adc	r24, r24
    34c2:	88 27       	eor	r24, r24
    34c4:	88 1f       	adc	r24, r24
    34c6:	89 83       	std	Y+1, r24	; 0x01
    34c8:	08 c0       	rjmp	.+16     	; 0x34da <EXTI_voidReadFlag+0x4c>
	}
	else{
		flag=GET_BIT(GIFR,GICR_INT2);
    34ca:	ea e5       	ldi	r30, 0x5A	; 90
    34cc:	f0 e0       	ldi	r31, 0x00	; 0
    34ce:	80 81       	ld	r24, Z
    34d0:	82 95       	swap	r24
    34d2:	86 95       	lsr	r24
    34d4:	87 70       	andi	r24, 0x07	; 7
    34d6:	81 70       	andi	r24, 0x01	; 1
    34d8:	89 83       	std	Y+1, r24	; 0x01
	}
	return flag;
    34da:	89 81       	ldd	r24, Y+1	; 0x01
}
    34dc:	0f 90       	pop	r0
    34de:	0f 90       	pop	r0
    34e0:	cf 91       	pop	r28
    34e2:	df 91       	pop	r29
    34e4:	08 95       	ret

000034e6 <EXTI_u8Set_Callback>:


u8 EXTI_u8Set_Callback(void (*copy_pvInt0)(void),u8 copy_int_id)
{
    34e6:	df 93       	push	r29
    34e8:	cf 93       	push	r28
    34ea:	00 d0       	rcall	.+0      	; 0x34ec <EXTI_u8Set_Callback+0x6>
    34ec:	00 d0       	rcall	.+0      	; 0x34ee <EXTI_u8Set_Callback+0x8>
    34ee:	cd b7       	in	r28, 0x3d	; 61
    34f0:	de b7       	in	r29, 0x3e	; 62
    34f2:	9b 83       	std	Y+3, r25	; 0x03
    34f4:	8a 83       	std	Y+2, r24	; 0x02
    34f6:	6c 83       	std	Y+4, r22	; 0x04
	u8 Local_u8error=OK;
    34f8:	19 82       	std	Y+1, r1	; 0x01
	if(copy_pvInt0 != NULL)
    34fa:	8a 81       	ldd	r24, Y+2	; 0x02
    34fc:	9b 81       	ldd	r25, Y+3	; 0x03
    34fe:	00 97       	sbiw	r24, 0x00	; 0
    3500:	69 f0       	breq	.+26     	; 0x351c <EXTI_u8Set_Callback+0x36>
	{
		EXTI_pv_int[copy_int_id]=copy_pvInt0;
    3502:	8c 81       	ldd	r24, Y+4	; 0x04
    3504:	88 2f       	mov	r24, r24
    3506:	90 e0       	ldi	r25, 0x00	; 0
    3508:	88 0f       	add	r24, r24
    350a:	99 1f       	adc	r25, r25
    350c:	fc 01       	movw	r30, r24
    350e:	eb 55       	subi	r30, 0x5B	; 91
    3510:	ff 4f       	sbci	r31, 0xFF	; 255
    3512:	8a 81       	ldd	r24, Y+2	; 0x02
    3514:	9b 81       	ldd	r25, Y+3	; 0x03
    3516:	91 83       	std	Z+1, r25	; 0x01
    3518:	80 83       	st	Z, r24
    351a:	02 c0       	rjmp	.+4      	; 0x3520 <EXTI_u8Set_Callback+0x3a>
	}
	else
	{
		Local_u8error=NULL_POINTER;
    351c:	82 e0       	ldi	r24, 0x02	; 2
    351e:	89 83       	std	Y+1, r24	; 0x01
	}


	return Local_u8error;
    3520:	89 81       	ldd	r24, Y+1	; 0x01
}
    3522:	0f 90       	pop	r0
    3524:	0f 90       	pop	r0
    3526:	0f 90       	pop	r0
    3528:	0f 90       	pop	r0
    352a:	cf 91       	pop	r28
    352c:	df 91       	pop	r29
    352e:	08 95       	ret

00003530 <__vector_1>:


void __vector_1 (void)  __attribute__((signal));
void __vector_1 (void)
{
    3530:	1f 92       	push	r1
    3532:	0f 92       	push	r0
    3534:	0f b6       	in	r0, 0x3f	; 63
    3536:	0f 92       	push	r0
    3538:	11 24       	eor	r1, r1
    353a:	2f 93       	push	r18
    353c:	3f 93       	push	r19
    353e:	4f 93       	push	r20
    3540:	5f 93       	push	r21
    3542:	6f 93       	push	r22
    3544:	7f 93       	push	r23
    3546:	8f 93       	push	r24
    3548:	9f 93       	push	r25
    354a:	af 93       	push	r26
    354c:	bf 93       	push	r27
    354e:	ef 93       	push	r30
    3550:	ff 93       	push	r31
    3552:	df 93       	push	r29
    3554:	cf 93       	push	r28
    3556:	cd b7       	in	r28, 0x3d	; 61
    3558:	de b7       	in	r29, 0x3e	; 62
	if(EXTI_pv_int[0]!=NULL)
    355a:	80 91 a5 00 	lds	r24, 0x00A5
    355e:	90 91 a6 00 	lds	r25, 0x00A6
    3562:	00 97       	sbiw	r24, 0x00	; 0
    3564:	29 f0       	breq	.+10     	; 0x3570 <__vector_1+0x40>
	{
		EXTI_pv_int[0]();
    3566:	e0 91 a5 00 	lds	r30, 0x00A5
    356a:	f0 91 a6 00 	lds	r31, 0x00A6
    356e:	09 95       	icall
	}
	else{
		/* DO nothing */
	}

}
    3570:	cf 91       	pop	r28
    3572:	df 91       	pop	r29
    3574:	ff 91       	pop	r31
    3576:	ef 91       	pop	r30
    3578:	bf 91       	pop	r27
    357a:	af 91       	pop	r26
    357c:	9f 91       	pop	r25
    357e:	8f 91       	pop	r24
    3580:	7f 91       	pop	r23
    3582:	6f 91       	pop	r22
    3584:	5f 91       	pop	r21
    3586:	4f 91       	pop	r20
    3588:	3f 91       	pop	r19
    358a:	2f 91       	pop	r18
    358c:	0f 90       	pop	r0
    358e:	0f be       	out	0x3f, r0	; 63
    3590:	0f 90       	pop	r0
    3592:	1f 90       	pop	r1
    3594:	18 95       	reti

00003596 <__vector_2>:
void __vector_2 (void) __attribute__((signal));
void __vector_2 (void)
{
    3596:	1f 92       	push	r1
    3598:	0f 92       	push	r0
    359a:	0f b6       	in	r0, 0x3f	; 63
    359c:	0f 92       	push	r0
    359e:	11 24       	eor	r1, r1
    35a0:	2f 93       	push	r18
    35a2:	3f 93       	push	r19
    35a4:	4f 93       	push	r20
    35a6:	5f 93       	push	r21
    35a8:	6f 93       	push	r22
    35aa:	7f 93       	push	r23
    35ac:	8f 93       	push	r24
    35ae:	9f 93       	push	r25
    35b0:	af 93       	push	r26
    35b2:	bf 93       	push	r27
    35b4:	ef 93       	push	r30
    35b6:	ff 93       	push	r31
    35b8:	df 93       	push	r29
    35ba:	cf 93       	push	r28
    35bc:	cd b7       	in	r28, 0x3d	; 61
    35be:	de b7       	in	r29, 0x3e	; 62
	if(EXTI_pv_int[1]!=NULL)
    35c0:	80 91 a7 00 	lds	r24, 0x00A7
    35c4:	90 91 a8 00 	lds	r25, 0x00A8
    35c8:	00 97       	sbiw	r24, 0x00	; 0
    35ca:	29 f0       	breq	.+10     	; 0x35d6 <__vector_2+0x40>
	{
		EXTI_pv_int[1]();
    35cc:	e0 91 a7 00 	lds	r30, 0x00A7
    35d0:	f0 91 a8 00 	lds	r31, 0x00A8
    35d4:	09 95       	icall
	}
}
    35d6:	cf 91       	pop	r28
    35d8:	df 91       	pop	r29
    35da:	ff 91       	pop	r31
    35dc:	ef 91       	pop	r30
    35de:	bf 91       	pop	r27
    35e0:	af 91       	pop	r26
    35e2:	9f 91       	pop	r25
    35e4:	8f 91       	pop	r24
    35e6:	7f 91       	pop	r23
    35e8:	6f 91       	pop	r22
    35ea:	5f 91       	pop	r21
    35ec:	4f 91       	pop	r20
    35ee:	3f 91       	pop	r19
    35f0:	2f 91       	pop	r18
    35f2:	0f 90       	pop	r0
    35f4:	0f be       	out	0x3f, r0	; 63
    35f6:	0f 90       	pop	r0
    35f8:	1f 90       	pop	r1
    35fa:	18 95       	reti

000035fc <__vector_3>:
void __vector_3 (void) __attribute__((signal));
void __vector_3 (void)
{
    35fc:	1f 92       	push	r1
    35fe:	0f 92       	push	r0
    3600:	0f b6       	in	r0, 0x3f	; 63
    3602:	0f 92       	push	r0
    3604:	11 24       	eor	r1, r1
    3606:	2f 93       	push	r18
    3608:	3f 93       	push	r19
    360a:	4f 93       	push	r20
    360c:	5f 93       	push	r21
    360e:	6f 93       	push	r22
    3610:	7f 93       	push	r23
    3612:	8f 93       	push	r24
    3614:	9f 93       	push	r25
    3616:	af 93       	push	r26
    3618:	bf 93       	push	r27
    361a:	ef 93       	push	r30
    361c:	ff 93       	push	r31
    361e:	df 93       	push	r29
    3620:	cf 93       	push	r28
    3622:	cd b7       	in	r28, 0x3d	; 61
    3624:	de b7       	in	r29, 0x3e	; 62
	if(EXTI_pv_int[2]!=NULL)
    3626:	80 91 a9 00 	lds	r24, 0x00A9
    362a:	90 91 aa 00 	lds	r25, 0x00AA
    362e:	00 97       	sbiw	r24, 0x00	; 0
    3630:	29 f0       	breq	.+10     	; 0x363c <__vector_3+0x40>
	{
		EXTI_pv_int[2]();
    3632:	e0 91 a9 00 	lds	r30, 0x00A9
    3636:	f0 91 aa 00 	lds	r31, 0x00AA
    363a:	09 95       	icall
	}
}
    363c:	cf 91       	pop	r28
    363e:	df 91       	pop	r29
    3640:	ff 91       	pop	r31
    3642:	ef 91       	pop	r30
    3644:	bf 91       	pop	r27
    3646:	af 91       	pop	r26
    3648:	9f 91       	pop	r25
    364a:	8f 91       	pop	r24
    364c:	7f 91       	pop	r23
    364e:	6f 91       	pop	r22
    3650:	5f 91       	pop	r21
    3652:	4f 91       	pop	r20
    3654:	3f 91       	pop	r19
    3656:	2f 91       	pop	r18
    3658:	0f 90       	pop	r0
    365a:	0f be       	out	0x3f, r0	; 63
    365c:	0f 90       	pop	r0
    365e:	1f 90       	pop	r1
    3660:	18 95       	reti

00003662 <GIE_voidEnable>:

#include  "GIE_interface.h"
#include  "GIE_register.h"

void GIE_voidEnable(void)
{
    3662:	df 93       	push	r29
    3664:	cf 93       	push	r28
    3666:	cd b7       	in	r28, 0x3d	; 61
    3668:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG,SREG_I);
    366a:	af e5       	ldi	r26, 0x5F	; 95
    366c:	b0 e0       	ldi	r27, 0x00	; 0
    366e:	ef e5       	ldi	r30, 0x5F	; 95
    3670:	f0 e0       	ldi	r31, 0x00	; 0
    3672:	80 81       	ld	r24, Z
    3674:	80 68       	ori	r24, 0x80	; 128
    3676:	8c 93       	st	X, r24
}
    3678:	cf 91       	pop	r28
    367a:	df 91       	pop	r29
    367c:	08 95       	ret

0000367e <GIE_voidDisable>:

void GIE_voidDisable(void)
{
    367e:	df 93       	push	r29
    3680:	cf 93       	push	r28
    3682:	cd b7       	in	r28, 0x3d	; 61
    3684:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SREG,SREG_I);
    3686:	af e5       	ldi	r26, 0x5F	; 95
    3688:	b0 e0       	ldi	r27, 0x00	; 0
    368a:	ef e5       	ldi	r30, 0x5F	; 95
    368c:	f0 e0       	ldi	r31, 0x00	; 0
    368e:	80 81       	ld	r24, Z
    3690:	8f 77       	andi	r24, 0x7F	; 127
    3692:	8c 93       	st	X, r24
}
    3694:	cf 91       	pop	r28
    3696:	df 91       	pop	r29
    3698:	08 95       	ret

0000369a <PORT_voidInti>:
#include "PORT_private.h"
#include "PORT_register.h"
#include "PORT_interface.h"

void PORT_voidInti(void)
{
    369a:	df 93       	push	r29
    369c:	cf 93       	push	r28
    369e:	cd b7       	in	r28, 0x3d	; 61
    36a0:	de b7       	in	r29, 0x3e	; 62

	DDRA=PORTA_drive;
    36a2:	ea e3       	ldi	r30, 0x3A	; 58
    36a4:	f0 e0       	ldi	r31, 0x00	; 0
    36a6:	10 82       	st	Z, r1
	DDRB=PORTB_drive;
    36a8:	e7 e3       	ldi	r30, 0x37	; 55
    36aa:	f0 e0       	ldi	r31, 0x00	; 0
    36ac:	8f e0       	ldi	r24, 0x0F	; 15
    36ae:	80 83       	st	Z, r24
	DDRC=PORTC_drive;
    36b0:	e4 e3       	ldi	r30, 0x34	; 52
    36b2:	f0 e0       	ldi	r31, 0x00	; 0
    36b4:	8f ef       	ldi	r24, 0xFF	; 255
    36b6:	80 83       	st	Z, r24
	DDRD=PORTD_drive;
    36b8:	e1 e3       	ldi	r30, 0x31	; 49
    36ba:	f0 e0       	ldi	r31, 0x00	; 0
    36bc:	82 e0       	ldi	r24, 0x02	; 2
    36be:	80 83       	st	Z, r24
	
	PORTA=PORTA_INTI_VALUE;
    36c0:	eb e3       	ldi	r30, 0x3B	; 59
    36c2:	f0 e0       	ldi	r31, 0x00	; 0
    36c4:	10 82       	st	Z, r1
	PORTB=PORTB_INTI_VALUE;
    36c6:	e8 e3       	ldi	r30, 0x38	; 56
    36c8:	f0 e0       	ldi	r31, 0x00	; 0
    36ca:	10 82       	st	Z, r1
	PORTC=PORTC_INTI_VALUE;
    36cc:	e5 e3       	ldi	r30, 0x35	; 53
    36ce:	f0 e0       	ldi	r31, 0x00	; 0
    36d0:	10 82       	st	Z, r1
	PORTD=PORTD_INTI_VALUE;
    36d2:	e2 e3       	ldi	r30, 0x32	; 50
    36d4:	f0 e0       	ldi	r31, 0x00	; 0
    36d6:	84 e0       	ldi	r24, 0x04	; 4
    36d8:	80 83       	st	Z, r24

}
    36da:	cf 91       	pop	r28
    36dc:	df 91       	pop	r29
    36de:	08 95       	ret

000036e0 <WTDOG_voidEnable>:
#include "WTDOG_config.h"
#include "WTDOG_interface.h"
#include "WTDOG_register.h"

void WTDOG_voidEnable(void)
{
    36e0:	df 93       	push	r29
    36e2:	cf 93       	push	r28
    36e4:	cd b7       	in	r28, 0x3d	; 61
    36e6:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(WDTCR, WDTCR_WDE);
    36e8:	a1 e4       	ldi	r26, 0x41	; 65
    36ea:	b0 e0       	ldi	r27, 0x00	; 0
    36ec:	e1 e4       	ldi	r30, 0x41	; 65
    36ee:	f0 e0       	ldi	r31, 0x00	; 0
    36f0:	80 81       	ld	r24, Z
    36f2:	88 60       	ori	r24, 0x08	; 8
    36f4:	8c 93       	st	X, r24
}
    36f6:	cf 91       	pop	r28
    36f8:	df 91       	pop	r29
    36fa:	08 95       	ret

000036fc <WTDOG_voidDisable>:
void WTDOG_voidDisable(void)
{
    36fc:	df 93       	push	r29
    36fe:	cf 93       	push	r28
    3700:	cd b7       	in	r28, 0x3d	; 61
    3702:	de b7       	in	r29, 0x3e	; 62
	WDTCR = 0b00011000;
    3704:	e1 e4       	ldi	r30, 0x41	; 65
    3706:	f0 e0       	ldi	r31, 0x00	; 0
    3708:	88 e1       	ldi	r24, 0x18	; 24
    370a:	80 83       	st	Z, r24
	WDTCR = 0;
    370c:	e1 e4       	ldi	r30, 0x41	; 65
    370e:	f0 e0       	ldi	r31, 0x00	; 0
    3710:	10 82       	st	Z, r1

}
    3712:	cf 91       	pop	r28
    3714:	df 91       	pop	r29
    3716:	08 95       	ret

00003718 <WTDOG_voidSleep>:
void WTDOG_voidSleep(u8 copy_u8SleepTime)
{
    3718:	df 93       	push	r29
    371a:	cf 93       	push	r28
    371c:	0f 92       	push	r0
    371e:	cd b7       	in	r28, 0x3d	; 61
    3720:	de b7       	in	r29, 0x3e	; 62
    3722:	89 83       	std	Y+1, r24	; 0x01
	if(copy_u8SleepTime < 8)
    3724:	89 81       	ldd	r24, Y+1	; 0x01
    3726:	88 30       	cpi	r24, 0x08	; 8
    3728:	78 f4       	brcc	.+30     	; 0x3748 <WTDOG_voidSleep+0x30>
	{
		// Bit masking Sequence:
		// 1. clear the desired bits
		// 2. Put the required value in it
		WDTCR &= 0b01111000;
    372a:	a1 e4       	ldi	r26, 0x41	; 65
    372c:	b0 e0       	ldi	r27, 0x00	; 0
    372e:	e1 e4       	ldi	r30, 0x41	; 65
    3730:	f0 e0       	ldi	r31, 0x00	; 0
    3732:	80 81       	ld	r24, Z
    3734:	88 77       	andi	r24, 0x78	; 120
    3736:	8c 93       	st	X, r24
		WDTCR |= copy_u8SleepTime;
    3738:	a1 e4       	ldi	r26, 0x41	; 65
    373a:	b0 e0       	ldi	r27, 0x00	; 0
    373c:	e1 e4       	ldi	r30, 0x41	; 65
    373e:	f0 e0       	ldi	r31, 0x00	; 0
    3740:	90 81       	ld	r25, Z
    3742:	89 81       	ldd	r24, Y+1	; 0x01
    3744:	89 2b       	or	r24, r25
    3746:	8c 93       	st	X, r24
	}
}
    3748:	0f 90       	pop	r0
    374a:	cf 91       	pop	r28
    374c:	df 91       	pop	r29
    374e:	08 95       	ret

00003750 <EEPROM_voidWrite_Byte>:
#include "EEPROM_private.h"
#include "EEPROM_register.h"


void EEPROM_voidWrite_Byte(u8 copy_u8Data, u16 copy_u16Address)
{
    3750:	df 93       	push	r29
    3752:	cf 93       	push	r28
    3754:	00 d0       	rcall	.+0      	; 0x3756 <EEPROM_voidWrite_Byte+0x6>
    3756:	0f 92       	push	r0
    3758:	cd b7       	in	r28, 0x3d	; 61
    375a:	de b7       	in	r29, 0x3e	; 62
    375c:	89 83       	std	Y+1, r24	; 0x01
    375e:	7b 83       	std	Y+3, r23	; 0x03
    3760:	6a 83       	std	Y+2, r22	; 0x02

	/* Wait for completion of previous write */
	while(EECR & (1<<EECR_EEWE))
    3762:	ec e3       	ldi	r30, 0x3C	; 60
    3764:	f0 e0       	ldi	r31, 0x00	; 0
    3766:	80 81       	ld	r24, Z
    3768:	88 2f       	mov	r24, r24
    376a:	90 e0       	ldi	r25, 0x00	; 0
    376c:	82 70       	andi	r24, 0x02	; 2
    376e:	90 70       	andi	r25, 0x00	; 0
    3770:	00 97       	sbiw	r24, 0x00	; 0
    3772:	b9 f7       	brne	.-18     	; 0x3762 <EEPROM_voidWrite_Byte+0x12>
	;
	/* Set up address and data registers */
	EEAR = copy_u16Address;
    3774:	ee e3       	ldi	r30, 0x3E	; 62
    3776:	f0 e0       	ldi	r31, 0x00	; 0
    3778:	8a 81       	ldd	r24, Y+2	; 0x02
    377a:	9b 81       	ldd	r25, Y+3	; 0x03
    377c:	91 83       	std	Z+1, r25	; 0x01
    377e:	80 83       	st	Z, r24
	EEDR = copy_u8Data;
    3780:	ed e3       	ldi	r30, 0x3D	; 61
    3782:	f0 e0       	ldi	r31, 0x00	; 0
    3784:	89 81       	ldd	r24, Y+1	; 0x01
    3786:	80 83       	st	Z, r24
	/* Write logical one to EEMWE */
	EECR =EEMWE;
    3788:	ec e3       	ldi	r30, 0x3C	; 60
    378a:	f0 e0       	ldi	r31, 0x00	; 0
    378c:	84 e0       	ldi	r24, 0x04	; 4
    378e:	80 83       	st	Z, r24
	//asm("SBI 0x1C,2");
	/* Start eeprom write by setting EEWE */
	EECR =EEWE;
    3790:	ec e3       	ldi	r30, 0x3C	; 60
    3792:	f0 e0       	ldi	r31, 0x00	; 0
    3794:	82 e0       	ldi	r24, 0x02	; 2
    3796:	80 83       	st	Z, r24
	//asm("SBI 0x1C,1");
}
    3798:	0f 90       	pop	r0
    379a:	0f 90       	pop	r0
    379c:	0f 90       	pop	r0
    379e:	cf 91       	pop	r28
    37a0:	df 91       	pop	r29
    37a2:	08 95       	ret

000037a4 <EEPROM_voidRead_Byte>:

void EEPROM_voidRead_Byte(u8 *copy_pvData, u16 copy_u16Address)
{
    37a4:	df 93       	push	r29
    37a6:	cf 93       	push	r28
    37a8:	00 d0       	rcall	.+0      	; 0x37aa <EEPROM_voidRead_Byte+0x6>
    37aa:	00 d0       	rcall	.+0      	; 0x37ac <EEPROM_voidRead_Byte+0x8>
    37ac:	cd b7       	in	r28, 0x3d	; 61
    37ae:	de b7       	in	r29, 0x3e	; 62
    37b0:	9a 83       	std	Y+2, r25	; 0x02
    37b2:	89 83       	std	Y+1, r24	; 0x01
    37b4:	7c 83       	std	Y+4, r23	; 0x04
    37b6:	6b 83       	std	Y+3, r22	; 0x03
	/* Wait for completion of previous write */
	while(EECR & (1<<EECR_EEWE));
    37b8:	ec e3       	ldi	r30, 0x3C	; 60
    37ba:	f0 e0       	ldi	r31, 0x00	; 0
    37bc:	80 81       	ld	r24, Z
    37be:	88 2f       	mov	r24, r24
    37c0:	90 e0       	ldi	r25, 0x00	; 0
    37c2:	82 70       	andi	r24, 0x02	; 2
    37c4:	90 70       	andi	r25, 0x00	; 0
    37c6:	00 97       	sbiw	r24, 0x00	; 0
    37c8:	b9 f7       	brne	.-18     	; 0x37b8 <EEPROM_voidRead_Byte+0x14>
	while(SPMCR & (1<<SPMCR_SPMEN));
    37ca:	e7 e5       	ldi	r30, 0x57	; 87
    37cc:	f0 e0       	ldi	r31, 0x00	; 0
    37ce:	80 81       	ld	r24, Z
    37d0:	88 2f       	mov	r24, r24
    37d2:	90 e0       	ldi	r25, 0x00	; 0
    37d4:	81 70       	andi	r24, 0x01	; 1
    37d6:	90 70       	andi	r25, 0x00	; 0
    37d8:	88 23       	and	r24, r24
    37da:	b9 f7       	brne	.-18     	; 0x37ca <EEPROM_voidRead_Byte+0x26>
	/* Set up address and data registers */
	EEAR = copy_u16Address;
    37dc:	ee e3       	ldi	r30, 0x3E	; 62
    37de:	f0 e0       	ldi	r31, 0x00	; 0
    37e0:	8b 81       	ldd	r24, Y+3	; 0x03
    37e2:	9c 81       	ldd	r25, Y+4	; 0x04
    37e4:	91 83       	std	Z+1, r25	; 0x01
    37e6:	80 83       	st	Z, r24
	/* Start eeprom read by writing EERE */
	EECR |= (1<<EECR_EERE);
    37e8:	ac e3       	ldi	r26, 0x3C	; 60
    37ea:	b0 e0       	ldi	r27, 0x00	; 0
    37ec:	ec e3       	ldi	r30, 0x3C	; 60
    37ee:	f0 e0       	ldi	r31, 0x00	; 0
    37f0:	80 81       	ld	r24, Z
    37f2:	81 60       	ori	r24, 0x01	; 1
    37f4:	8c 93       	st	X, r24
	*copy_pvData=EEDR;
    37f6:	ed e3       	ldi	r30, 0x3D	; 61
    37f8:	f0 e0       	ldi	r31, 0x00	; 0
    37fa:	80 81       	ld	r24, Z
    37fc:	e9 81       	ldd	r30, Y+1	; 0x01
    37fe:	fa 81       	ldd	r31, Y+2	; 0x02
    3800:	80 83       	st	Z, r24


}
    3802:	0f 90       	pop	r0
    3804:	0f 90       	pop	r0
    3806:	0f 90       	pop	r0
    3808:	0f 90       	pop	r0
    380a:	cf 91       	pop	r28
    380c:	df 91       	pop	r29
    380e:	08 95       	ret

00003810 <setbitvalue>:




u8 setbitvalue(u8 copy_u8port,u8 copy_u8pin,u8 copy_u8value)
{
    3810:	df 93       	push	r29
    3812:	cf 93       	push	r28
    3814:	cd b7       	in	r28, 0x3d	; 61
    3816:	de b7       	in	r29, 0x3e	; 62
    3818:	28 97       	sbiw	r28, 0x08	; 8
    381a:	0f b6       	in	r0, 0x3f	; 63
    381c:	f8 94       	cli
    381e:	de bf       	out	0x3e, r29	; 62
    3820:	0f be       	out	0x3f, r0	; 63
    3822:	cd bf       	out	0x3d, r28	; 61
    3824:	8a 83       	std	Y+2, r24	; 0x02
    3826:	6b 83       	std	Y+3, r22	; 0x03
    3828:	4c 83       	std	Y+4, r20	; 0x04
     u8 Local_u8ErrorState=0;
    382a:	19 82       	std	Y+1, r1	; 0x01
     if(copy_u8pin<=DIO_u8PIN7)
    382c:	8b 81       	ldd	r24, Y+3	; 0x03
    382e:	88 30       	cpi	r24, 0x08	; 8
    3830:	08 f0       	brcs	.+2      	; 0x3834 <setbitvalue+0x24>
    3832:	f4 c0       	rjmp	.+488    	; 0x3a1c <setbitvalue+0x20c>
    {
        if(copy_u8value==DIO_u8PIN_LOW)
    3834:	8c 81       	ldd	r24, Y+4	; 0x04
    3836:	88 23       	and	r24, r24
    3838:	09 f0       	breq	.+2      	; 0x383c <setbitvalue+0x2c>
    383a:	77 c0       	rjmp	.+238    	; 0x392a <setbitvalue+0x11a>
        {
            switch(copy_u8port)
    383c:	8a 81       	ldd	r24, Y+2	; 0x02
    383e:	28 2f       	mov	r18, r24
    3840:	30 e0       	ldi	r19, 0x00	; 0
    3842:	38 87       	std	Y+8, r19	; 0x08
    3844:	2f 83       	std	Y+7, r18	; 0x07
    3846:	8f 81       	ldd	r24, Y+7	; 0x07
    3848:	98 85       	ldd	r25, Y+8	; 0x08
    384a:	81 30       	cpi	r24, 0x01	; 1
    384c:	91 05       	cpc	r25, r1
    384e:	59 f1       	breq	.+86     	; 0x38a6 <setbitvalue+0x96>
    3850:	2f 81       	ldd	r18, Y+7	; 0x07
    3852:	38 85       	ldd	r19, Y+8	; 0x08
    3854:	22 30       	cpi	r18, 0x02	; 2
    3856:	31 05       	cpc	r19, r1
    3858:	2c f4       	brge	.+10     	; 0x3864 <setbitvalue+0x54>
    385a:	8f 81       	ldd	r24, Y+7	; 0x07
    385c:	98 85       	ldd	r25, Y+8	; 0x08
    385e:	00 97       	sbiw	r24, 0x00	; 0
    3860:	69 f0       	breq	.+26     	; 0x387c <setbitvalue+0x6c>
    3862:	60 c0       	rjmp	.+192    	; 0x3924 <setbitvalue+0x114>
    3864:	2f 81       	ldd	r18, Y+7	; 0x07
    3866:	38 85       	ldd	r19, Y+8	; 0x08
    3868:	22 30       	cpi	r18, 0x02	; 2
    386a:	31 05       	cpc	r19, r1
    386c:	89 f1       	breq	.+98     	; 0x38d0 <setbitvalue+0xc0>
    386e:	8f 81       	ldd	r24, Y+7	; 0x07
    3870:	98 85       	ldd	r25, Y+8	; 0x08
    3872:	83 30       	cpi	r24, 0x03	; 3
    3874:	91 05       	cpc	r25, r1
    3876:	09 f4       	brne	.+2      	; 0x387a <setbitvalue+0x6a>
    3878:	40 c0       	rjmp	.+128    	; 0x38fa <setbitvalue+0xea>
    387a:	54 c0       	rjmp	.+168    	; 0x3924 <setbitvalue+0x114>
            {
                case DIO_u8PORTA : CLR_BIT(PORTA,copy_u8pin); break;
    387c:	ab e3       	ldi	r26, 0x3B	; 59
    387e:	b0 e0       	ldi	r27, 0x00	; 0
    3880:	eb e3       	ldi	r30, 0x3B	; 59
    3882:	f0 e0       	ldi	r31, 0x00	; 0
    3884:	80 81       	ld	r24, Z
    3886:	48 2f       	mov	r20, r24
    3888:	8b 81       	ldd	r24, Y+3	; 0x03
    388a:	28 2f       	mov	r18, r24
    388c:	30 e0       	ldi	r19, 0x00	; 0
    388e:	81 e0       	ldi	r24, 0x01	; 1
    3890:	90 e0       	ldi	r25, 0x00	; 0
    3892:	02 2e       	mov	r0, r18
    3894:	02 c0       	rjmp	.+4      	; 0x389a <setbitvalue+0x8a>
    3896:	88 0f       	add	r24, r24
    3898:	99 1f       	adc	r25, r25
    389a:	0a 94       	dec	r0
    389c:	e2 f7       	brpl	.-8      	; 0x3896 <setbitvalue+0x86>
    389e:	80 95       	com	r24
    38a0:	84 23       	and	r24, r20
    38a2:	8c 93       	st	X, r24
    38a4:	bd c0       	rjmp	.+378    	; 0x3a20 <setbitvalue+0x210>
                case DIO_u8PORTB : CLR_BIT(PORTB,copy_u8pin); break;
    38a6:	a8 e3       	ldi	r26, 0x38	; 56
    38a8:	b0 e0       	ldi	r27, 0x00	; 0
    38aa:	e8 e3       	ldi	r30, 0x38	; 56
    38ac:	f0 e0       	ldi	r31, 0x00	; 0
    38ae:	80 81       	ld	r24, Z
    38b0:	48 2f       	mov	r20, r24
    38b2:	8b 81       	ldd	r24, Y+3	; 0x03
    38b4:	28 2f       	mov	r18, r24
    38b6:	30 e0       	ldi	r19, 0x00	; 0
    38b8:	81 e0       	ldi	r24, 0x01	; 1
    38ba:	90 e0       	ldi	r25, 0x00	; 0
    38bc:	02 2e       	mov	r0, r18
    38be:	02 c0       	rjmp	.+4      	; 0x38c4 <setbitvalue+0xb4>
    38c0:	88 0f       	add	r24, r24
    38c2:	99 1f       	adc	r25, r25
    38c4:	0a 94       	dec	r0
    38c6:	e2 f7       	brpl	.-8      	; 0x38c0 <setbitvalue+0xb0>
    38c8:	80 95       	com	r24
    38ca:	84 23       	and	r24, r20
    38cc:	8c 93       	st	X, r24
    38ce:	a8 c0       	rjmp	.+336    	; 0x3a20 <setbitvalue+0x210>
                case DIO_u8PORTC : CLR_BIT(PORTC,copy_u8pin); break;
    38d0:	a5 e3       	ldi	r26, 0x35	; 53
    38d2:	b0 e0       	ldi	r27, 0x00	; 0
    38d4:	e5 e3       	ldi	r30, 0x35	; 53
    38d6:	f0 e0       	ldi	r31, 0x00	; 0
    38d8:	80 81       	ld	r24, Z
    38da:	48 2f       	mov	r20, r24
    38dc:	8b 81       	ldd	r24, Y+3	; 0x03
    38de:	28 2f       	mov	r18, r24
    38e0:	30 e0       	ldi	r19, 0x00	; 0
    38e2:	81 e0       	ldi	r24, 0x01	; 1
    38e4:	90 e0       	ldi	r25, 0x00	; 0
    38e6:	02 2e       	mov	r0, r18
    38e8:	02 c0       	rjmp	.+4      	; 0x38ee <setbitvalue+0xde>
    38ea:	88 0f       	add	r24, r24
    38ec:	99 1f       	adc	r25, r25
    38ee:	0a 94       	dec	r0
    38f0:	e2 f7       	brpl	.-8      	; 0x38ea <setbitvalue+0xda>
    38f2:	80 95       	com	r24
    38f4:	84 23       	and	r24, r20
    38f6:	8c 93       	st	X, r24
    38f8:	93 c0       	rjmp	.+294    	; 0x3a20 <setbitvalue+0x210>
                case DIO_u8PORTD : CLR_BIT(PORTD,copy_u8pin); break;
    38fa:	a2 e3       	ldi	r26, 0x32	; 50
    38fc:	b0 e0       	ldi	r27, 0x00	; 0
    38fe:	e2 e3       	ldi	r30, 0x32	; 50
    3900:	f0 e0       	ldi	r31, 0x00	; 0
    3902:	80 81       	ld	r24, Z
    3904:	48 2f       	mov	r20, r24
    3906:	8b 81       	ldd	r24, Y+3	; 0x03
    3908:	28 2f       	mov	r18, r24
    390a:	30 e0       	ldi	r19, 0x00	; 0
    390c:	81 e0       	ldi	r24, 0x01	; 1
    390e:	90 e0       	ldi	r25, 0x00	; 0
    3910:	02 2e       	mov	r0, r18
    3912:	02 c0       	rjmp	.+4      	; 0x3918 <setbitvalue+0x108>
    3914:	88 0f       	add	r24, r24
    3916:	99 1f       	adc	r25, r25
    3918:	0a 94       	dec	r0
    391a:	e2 f7       	brpl	.-8      	; 0x3914 <setbitvalue+0x104>
    391c:	80 95       	com	r24
    391e:	84 23       	and	r24, r20
    3920:	8c 93       	st	X, r24
    3922:	7e c0       	rjmp	.+252    	; 0x3a20 <setbitvalue+0x210>
                default: Local_u8ErrorState=1; break;
    3924:	81 e0       	ldi	r24, 0x01	; 1
    3926:	89 83       	std	Y+1, r24	; 0x01
    3928:	7b c0       	rjmp	.+246    	; 0x3a20 <setbitvalue+0x210>
            }
        }
        else if(copy_u8value ==DIO_u8PIN_HIGH)
    392a:	8c 81       	ldd	r24, Y+4	; 0x04
    392c:	81 30       	cpi	r24, 0x01	; 1
    392e:	09 f0       	breq	.+2      	; 0x3932 <setbitvalue+0x122>
    3930:	72 c0       	rjmp	.+228    	; 0x3a16 <setbitvalue+0x206>
        {
            switch(copy_u8port)
    3932:	8a 81       	ldd	r24, Y+2	; 0x02
    3934:	28 2f       	mov	r18, r24
    3936:	30 e0       	ldi	r19, 0x00	; 0
    3938:	3e 83       	std	Y+6, r19	; 0x06
    393a:	2d 83       	std	Y+5, r18	; 0x05
    393c:	8d 81       	ldd	r24, Y+5	; 0x05
    393e:	9e 81       	ldd	r25, Y+6	; 0x06
    3940:	81 30       	cpi	r24, 0x01	; 1
    3942:	91 05       	cpc	r25, r1
    3944:	49 f1       	breq	.+82     	; 0x3998 <setbitvalue+0x188>
    3946:	2d 81       	ldd	r18, Y+5	; 0x05
    3948:	3e 81       	ldd	r19, Y+6	; 0x06
    394a:	22 30       	cpi	r18, 0x02	; 2
    394c:	31 05       	cpc	r19, r1
    394e:	2c f4       	brge	.+10     	; 0x395a <setbitvalue+0x14a>
    3950:	8d 81       	ldd	r24, Y+5	; 0x05
    3952:	9e 81       	ldd	r25, Y+6	; 0x06
    3954:	00 97       	sbiw	r24, 0x00	; 0
    3956:	61 f0       	breq	.+24     	; 0x3970 <setbitvalue+0x160>
    3958:	5b c0       	rjmp	.+182    	; 0x3a10 <setbitvalue+0x200>
    395a:	2d 81       	ldd	r18, Y+5	; 0x05
    395c:	3e 81       	ldd	r19, Y+6	; 0x06
    395e:	22 30       	cpi	r18, 0x02	; 2
    3960:	31 05       	cpc	r19, r1
    3962:	71 f1       	breq	.+92     	; 0x39c0 <setbitvalue+0x1b0>
    3964:	8d 81       	ldd	r24, Y+5	; 0x05
    3966:	9e 81       	ldd	r25, Y+6	; 0x06
    3968:	83 30       	cpi	r24, 0x03	; 3
    396a:	91 05       	cpc	r25, r1
    396c:	e9 f1       	breq	.+122    	; 0x39e8 <setbitvalue+0x1d8>
    396e:	50 c0       	rjmp	.+160    	; 0x3a10 <setbitvalue+0x200>
            {
                case DIO_u8PORTA : SET_BIT(PORTA,copy_u8pin); break;
    3970:	ab e3       	ldi	r26, 0x3B	; 59
    3972:	b0 e0       	ldi	r27, 0x00	; 0
    3974:	eb e3       	ldi	r30, 0x3B	; 59
    3976:	f0 e0       	ldi	r31, 0x00	; 0
    3978:	80 81       	ld	r24, Z
    397a:	48 2f       	mov	r20, r24
    397c:	8b 81       	ldd	r24, Y+3	; 0x03
    397e:	28 2f       	mov	r18, r24
    3980:	30 e0       	ldi	r19, 0x00	; 0
    3982:	81 e0       	ldi	r24, 0x01	; 1
    3984:	90 e0       	ldi	r25, 0x00	; 0
    3986:	02 2e       	mov	r0, r18
    3988:	02 c0       	rjmp	.+4      	; 0x398e <setbitvalue+0x17e>
    398a:	88 0f       	add	r24, r24
    398c:	99 1f       	adc	r25, r25
    398e:	0a 94       	dec	r0
    3990:	e2 f7       	brpl	.-8      	; 0x398a <setbitvalue+0x17a>
    3992:	84 2b       	or	r24, r20
    3994:	8c 93       	st	X, r24
    3996:	44 c0       	rjmp	.+136    	; 0x3a20 <setbitvalue+0x210>
                case DIO_u8PORTB : SET_BIT(PORTB,copy_u8pin); break;
    3998:	a8 e3       	ldi	r26, 0x38	; 56
    399a:	b0 e0       	ldi	r27, 0x00	; 0
    399c:	e8 e3       	ldi	r30, 0x38	; 56
    399e:	f0 e0       	ldi	r31, 0x00	; 0
    39a0:	80 81       	ld	r24, Z
    39a2:	48 2f       	mov	r20, r24
    39a4:	8b 81       	ldd	r24, Y+3	; 0x03
    39a6:	28 2f       	mov	r18, r24
    39a8:	30 e0       	ldi	r19, 0x00	; 0
    39aa:	81 e0       	ldi	r24, 0x01	; 1
    39ac:	90 e0       	ldi	r25, 0x00	; 0
    39ae:	02 2e       	mov	r0, r18
    39b0:	02 c0       	rjmp	.+4      	; 0x39b6 <setbitvalue+0x1a6>
    39b2:	88 0f       	add	r24, r24
    39b4:	99 1f       	adc	r25, r25
    39b6:	0a 94       	dec	r0
    39b8:	e2 f7       	brpl	.-8      	; 0x39b2 <setbitvalue+0x1a2>
    39ba:	84 2b       	or	r24, r20
    39bc:	8c 93       	st	X, r24
    39be:	30 c0       	rjmp	.+96     	; 0x3a20 <setbitvalue+0x210>
                case DIO_u8PORTC : SET_BIT(PORTC,copy_u8pin); break;
    39c0:	a5 e3       	ldi	r26, 0x35	; 53
    39c2:	b0 e0       	ldi	r27, 0x00	; 0
    39c4:	e5 e3       	ldi	r30, 0x35	; 53
    39c6:	f0 e0       	ldi	r31, 0x00	; 0
    39c8:	80 81       	ld	r24, Z
    39ca:	48 2f       	mov	r20, r24
    39cc:	8b 81       	ldd	r24, Y+3	; 0x03
    39ce:	28 2f       	mov	r18, r24
    39d0:	30 e0       	ldi	r19, 0x00	; 0
    39d2:	81 e0       	ldi	r24, 0x01	; 1
    39d4:	90 e0       	ldi	r25, 0x00	; 0
    39d6:	02 2e       	mov	r0, r18
    39d8:	02 c0       	rjmp	.+4      	; 0x39de <setbitvalue+0x1ce>
    39da:	88 0f       	add	r24, r24
    39dc:	99 1f       	adc	r25, r25
    39de:	0a 94       	dec	r0
    39e0:	e2 f7       	brpl	.-8      	; 0x39da <setbitvalue+0x1ca>
    39e2:	84 2b       	or	r24, r20
    39e4:	8c 93       	st	X, r24
    39e6:	1c c0       	rjmp	.+56     	; 0x3a20 <setbitvalue+0x210>
                case DIO_u8PORTD : SET_BIT(PORTD,copy_u8pin); break;
    39e8:	a2 e3       	ldi	r26, 0x32	; 50
    39ea:	b0 e0       	ldi	r27, 0x00	; 0
    39ec:	e2 e3       	ldi	r30, 0x32	; 50
    39ee:	f0 e0       	ldi	r31, 0x00	; 0
    39f0:	80 81       	ld	r24, Z
    39f2:	48 2f       	mov	r20, r24
    39f4:	8b 81       	ldd	r24, Y+3	; 0x03
    39f6:	28 2f       	mov	r18, r24
    39f8:	30 e0       	ldi	r19, 0x00	; 0
    39fa:	81 e0       	ldi	r24, 0x01	; 1
    39fc:	90 e0       	ldi	r25, 0x00	; 0
    39fe:	02 2e       	mov	r0, r18
    3a00:	02 c0       	rjmp	.+4      	; 0x3a06 <setbitvalue+0x1f6>
    3a02:	88 0f       	add	r24, r24
    3a04:	99 1f       	adc	r25, r25
    3a06:	0a 94       	dec	r0
    3a08:	e2 f7       	brpl	.-8      	; 0x3a02 <setbitvalue+0x1f2>
    3a0a:	84 2b       	or	r24, r20
    3a0c:	8c 93       	st	X, r24
    3a0e:	08 c0       	rjmp	.+16     	; 0x3a20 <setbitvalue+0x210>
                default: Local_u8ErrorState=1; break;
    3a10:	81 e0       	ldi	r24, 0x01	; 1
    3a12:	89 83       	std	Y+1, r24	; 0x01
    3a14:	05 c0       	rjmp	.+10     	; 0x3a20 <setbitvalue+0x210>
            }
        }
        else
        {
            Local_u8ErrorState=1;
    3a16:	81 e0       	ldi	r24, 0x01	; 1
    3a18:	89 83       	std	Y+1, r24	; 0x01
    3a1a:	02 c0       	rjmp	.+4      	; 0x3a20 <setbitvalue+0x210>
        }
    }
    else
    {
        Local_u8ErrorState=1;
    3a1c:	81 e0       	ldi	r24, 0x01	; 1
    3a1e:	89 83       	std	Y+1, r24	; 0x01
    }
        
    return Local_u8ErrorState;
    3a20:	89 81       	ldd	r24, Y+1	; 0x01
}
    3a22:	28 96       	adiw	r28, 0x08	; 8
    3a24:	0f b6       	in	r0, 0x3f	; 63
    3a26:	f8 94       	cli
    3a28:	de bf       	out	0x3e, r29	; 62
    3a2a:	0f be       	out	0x3f, r0	; 63
    3a2c:	cd bf       	out	0x3d, r28	; 61
    3a2e:	cf 91       	pop	r28
    3a30:	df 91       	pop	r29
    3a32:	08 95       	ret

00003a34 <setportvalue>:
u8 setportvalue (u8 copy_u8port,u8 copy_u8value)
{
    3a34:	df 93       	push	r29
    3a36:	cf 93       	push	r28
    3a38:	00 d0       	rcall	.+0      	; 0x3a3a <setportvalue+0x6>
    3a3a:	00 d0       	rcall	.+0      	; 0x3a3c <setportvalue+0x8>
    3a3c:	0f 92       	push	r0
    3a3e:	cd b7       	in	r28, 0x3d	; 61
    3a40:	de b7       	in	r29, 0x3e	; 62
    3a42:	8a 83       	std	Y+2, r24	; 0x02
    3a44:	6b 83       	std	Y+3, r22	; 0x03
     u8 Local_u8ErrorState=0;
    3a46:	19 82       	std	Y+1, r1	; 0x01
      switch(copy_u8port)
    3a48:	8a 81       	ldd	r24, Y+2	; 0x02
    3a4a:	28 2f       	mov	r18, r24
    3a4c:	30 e0       	ldi	r19, 0x00	; 0
    3a4e:	3d 83       	std	Y+5, r19	; 0x05
    3a50:	2c 83       	std	Y+4, r18	; 0x04
    3a52:	8c 81       	ldd	r24, Y+4	; 0x04
    3a54:	9d 81       	ldd	r25, Y+5	; 0x05
    3a56:	81 30       	cpi	r24, 0x01	; 1
    3a58:	91 05       	cpc	r25, r1
    3a5a:	d1 f0       	breq	.+52     	; 0x3a90 <setportvalue+0x5c>
    3a5c:	2c 81       	ldd	r18, Y+4	; 0x04
    3a5e:	3d 81       	ldd	r19, Y+5	; 0x05
    3a60:	22 30       	cpi	r18, 0x02	; 2
    3a62:	31 05       	cpc	r19, r1
    3a64:	2c f4       	brge	.+10     	; 0x3a70 <setportvalue+0x3c>
    3a66:	8c 81       	ldd	r24, Y+4	; 0x04
    3a68:	9d 81       	ldd	r25, Y+5	; 0x05
    3a6a:	00 97       	sbiw	r24, 0x00	; 0
    3a6c:	61 f0       	breq	.+24     	; 0x3a86 <setportvalue+0x52>
    3a6e:	1f c0       	rjmp	.+62     	; 0x3aae <setportvalue+0x7a>
    3a70:	2c 81       	ldd	r18, Y+4	; 0x04
    3a72:	3d 81       	ldd	r19, Y+5	; 0x05
    3a74:	22 30       	cpi	r18, 0x02	; 2
    3a76:	31 05       	cpc	r19, r1
    3a78:	81 f0       	breq	.+32     	; 0x3a9a <setportvalue+0x66>
    3a7a:	8c 81       	ldd	r24, Y+4	; 0x04
    3a7c:	9d 81       	ldd	r25, Y+5	; 0x05
    3a7e:	83 30       	cpi	r24, 0x03	; 3
    3a80:	91 05       	cpc	r25, r1
    3a82:	81 f0       	breq	.+32     	; 0x3aa4 <setportvalue+0x70>
    3a84:	14 c0       	rjmp	.+40     	; 0x3aae <setportvalue+0x7a>
    {
        case DIO_u8PORTA: PORTA=copy_u8value; break; 
    3a86:	eb e3       	ldi	r30, 0x3B	; 59
    3a88:	f0 e0       	ldi	r31, 0x00	; 0
    3a8a:	8b 81       	ldd	r24, Y+3	; 0x03
    3a8c:	80 83       	st	Z, r24
    3a8e:	11 c0       	rjmp	.+34     	; 0x3ab2 <setportvalue+0x7e>
        case DIO_u8PORTB: PORTB=copy_u8value; break; 
    3a90:	e8 e3       	ldi	r30, 0x38	; 56
    3a92:	f0 e0       	ldi	r31, 0x00	; 0
    3a94:	8b 81       	ldd	r24, Y+3	; 0x03
    3a96:	80 83       	st	Z, r24
    3a98:	0c c0       	rjmp	.+24     	; 0x3ab2 <setportvalue+0x7e>
        case DIO_u8PORTC: PORTC=copy_u8value; break; 
    3a9a:	e5 e3       	ldi	r30, 0x35	; 53
    3a9c:	f0 e0       	ldi	r31, 0x00	; 0
    3a9e:	8b 81       	ldd	r24, Y+3	; 0x03
    3aa0:	80 83       	st	Z, r24
    3aa2:	07 c0       	rjmp	.+14     	; 0x3ab2 <setportvalue+0x7e>
        case DIO_u8PORTD: PORTD=copy_u8value; break; 
    3aa4:	e2 e3       	ldi	r30, 0x32	; 50
    3aa6:	f0 e0       	ldi	r31, 0x00	; 0
    3aa8:	8b 81       	ldd	r24, Y+3	; 0x03
    3aaa:	80 83       	st	Z, r24
    3aac:	02 c0       	rjmp	.+4      	; 0x3ab2 <setportvalue+0x7e>
        default: Local_u8ErrorState=1;
    3aae:	81 e0       	ldi	r24, 0x01	; 1
    3ab0:	89 83       	std	Y+1, r24	; 0x01
          
    }
    
     return Local_u8ErrorState;
    3ab2:	89 81       	ldd	r24, Y+1	; 0x01
}
    3ab4:	0f 90       	pop	r0
    3ab6:	0f 90       	pop	r0
    3ab8:	0f 90       	pop	r0
    3aba:	0f 90       	pop	r0
    3abc:	0f 90       	pop	r0
    3abe:	cf 91       	pop	r28
    3ac0:	df 91       	pop	r29
    3ac2:	08 95       	ret

00003ac4 <getbit>:

u8 getbit (u8 copy_port ,u8 copy_pin,u8* copy_value)
{
    3ac4:	df 93       	push	r29
    3ac6:	cf 93       	push	r28
    3ac8:	cd b7       	in	r28, 0x3d	; 61
    3aca:	de b7       	in	r29, 0x3e	; 62
    3acc:	27 97       	sbiw	r28, 0x07	; 7
    3ace:	0f b6       	in	r0, 0x3f	; 63
    3ad0:	f8 94       	cli
    3ad2:	de bf       	out	0x3e, r29	; 62
    3ad4:	0f be       	out	0x3f, r0	; 63
    3ad6:	cd bf       	out	0x3d, r28	; 61
    3ad8:	8a 83       	std	Y+2, r24	; 0x02
    3ada:	6b 83       	std	Y+3, r22	; 0x03
    3adc:	5d 83       	std	Y+5, r21	; 0x05
    3ade:	4c 83       	std	Y+4, r20	; 0x04
     u8 Local_u8ErrorState=0;
    3ae0:	19 82       	std	Y+1, r1	; 0x01
     if((copy_value!=NULL )  &&(copy_pin<=DIO_u8PIN7))
    3ae2:	8c 81       	ldd	r24, Y+4	; 0x04
    3ae4:	9d 81       	ldd	r25, Y+5	; 0x05
    3ae6:	00 97       	sbiw	r24, 0x00	; 0
    3ae8:	09 f4       	brne	.+2      	; 0x3aec <getbit+0x28>
    3aea:	78 c0       	rjmp	.+240    	; 0x3bdc <getbit+0x118>
    3aec:	8b 81       	ldd	r24, Y+3	; 0x03
    3aee:	88 30       	cpi	r24, 0x08	; 8
    3af0:	08 f0       	brcs	.+2      	; 0x3af4 <getbit+0x30>
    3af2:	74 c0       	rjmp	.+232    	; 0x3bdc <getbit+0x118>
     {
         switch(copy_port)
    3af4:	8a 81       	ldd	r24, Y+2	; 0x02
    3af6:	28 2f       	mov	r18, r24
    3af8:	30 e0       	ldi	r19, 0x00	; 0
    3afa:	3f 83       	std	Y+7, r19	; 0x07
    3afc:	2e 83       	std	Y+6, r18	; 0x06
    3afe:	4e 81       	ldd	r20, Y+6	; 0x06
    3b00:	5f 81       	ldd	r21, Y+7	; 0x07
    3b02:	41 30       	cpi	r20, 0x01	; 1
    3b04:	51 05       	cpc	r21, r1
    3b06:	59 f1       	breq	.+86     	; 0x3b5e <getbit+0x9a>
    3b08:	8e 81       	ldd	r24, Y+6	; 0x06
    3b0a:	9f 81       	ldd	r25, Y+7	; 0x07
    3b0c:	82 30       	cpi	r24, 0x02	; 2
    3b0e:	91 05       	cpc	r25, r1
    3b10:	34 f4       	brge	.+12     	; 0x3b1e <getbit+0x5a>
    3b12:	2e 81       	ldd	r18, Y+6	; 0x06
    3b14:	3f 81       	ldd	r19, Y+7	; 0x07
    3b16:	21 15       	cp	r18, r1
    3b18:	31 05       	cpc	r19, r1
    3b1a:	69 f0       	breq	.+26     	; 0x3b36 <getbit+0x72>
    3b1c:	5c c0       	rjmp	.+184    	; 0x3bd6 <getbit+0x112>
    3b1e:	4e 81       	ldd	r20, Y+6	; 0x06
    3b20:	5f 81       	ldd	r21, Y+7	; 0x07
    3b22:	42 30       	cpi	r20, 0x02	; 2
    3b24:	51 05       	cpc	r21, r1
    3b26:	79 f1       	breq	.+94     	; 0x3b86 <getbit+0xc2>
    3b28:	8e 81       	ldd	r24, Y+6	; 0x06
    3b2a:	9f 81       	ldd	r25, Y+7	; 0x07
    3b2c:	83 30       	cpi	r24, 0x03	; 3
    3b2e:	91 05       	cpc	r25, r1
    3b30:	09 f4       	brne	.+2      	; 0x3b34 <getbit+0x70>
    3b32:	3d c0       	rjmp	.+122    	; 0x3bae <getbit+0xea>
    3b34:	50 c0       	rjmp	.+160    	; 0x3bd6 <getbit+0x112>
         {
             case DIO_u8PORTA: *copy_value=GET_BIT(PINA,copy_pin);  break;
    3b36:	e9 e3       	ldi	r30, 0x39	; 57
    3b38:	f0 e0       	ldi	r31, 0x00	; 0
    3b3a:	80 81       	ld	r24, Z
    3b3c:	28 2f       	mov	r18, r24
    3b3e:	30 e0       	ldi	r19, 0x00	; 0
    3b40:	8b 81       	ldd	r24, Y+3	; 0x03
    3b42:	88 2f       	mov	r24, r24
    3b44:	90 e0       	ldi	r25, 0x00	; 0
    3b46:	a9 01       	movw	r20, r18
    3b48:	02 c0       	rjmp	.+4      	; 0x3b4e <getbit+0x8a>
    3b4a:	55 95       	asr	r21
    3b4c:	47 95       	ror	r20
    3b4e:	8a 95       	dec	r24
    3b50:	e2 f7       	brpl	.-8      	; 0x3b4a <getbit+0x86>
    3b52:	ca 01       	movw	r24, r20
    3b54:	81 70       	andi	r24, 0x01	; 1
    3b56:	ec 81       	ldd	r30, Y+4	; 0x04
    3b58:	fd 81       	ldd	r31, Y+5	; 0x05
    3b5a:	80 83       	st	Z, r24
    3b5c:	41 c0       	rjmp	.+130    	; 0x3be0 <getbit+0x11c>
             case DIO_u8PORTB: *copy_value=GET_BIT(PINB,copy_pin);  break;
    3b5e:	e6 e3       	ldi	r30, 0x36	; 54
    3b60:	f0 e0       	ldi	r31, 0x00	; 0
    3b62:	80 81       	ld	r24, Z
    3b64:	28 2f       	mov	r18, r24
    3b66:	30 e0       	ldi	r19, 0x00	; 0
    3b68:	8b 81       	ldd	r24, Y+3	; 0x03
    3b6a:	88 2f       	mov	r24, r24
    3b6c:	90 e0       	ldi	r25, 0x00	; 0
    3b6e:	a9 01       	movw	r20, r18
    3b70:	02 c0       	rjmp	.+4      	; 0x3b76 <getbit+0xb2>
    3b72:	55 95       	asr	r21
    3b74:	47 95       	ror	r20
    3b76:	8a 95       	dec	r24
    3b78:	e2 f7       	brpl	.-8      	; 0x3b72 <getbit+0xae>
    3b7a:	ca 01       	movw	r24, r20
    3b7c:	81 70       	andi	r24, 0x01	; 1
    3b7e:	ec 81       	ldd	r30, Y+4	; 0x04
    3b80:	fd 81       	ldd	r31, Y+5	; 0x05
    3b82:	80 83       	st	Z, r24
    3b84:	2d c0       	rjmp	.+90     	; 0x3be0 <getbit+0x11c>
             case DIO_u8PORTC: *copy_value=GET_BIT(PINC,copy_pin);  break;
    3b86:	e3 e3       	ldi	r30, 0x33	; 51
    3b88:	f0 e0       	ldi	r31, 0x00	; 0
    3b8a:	80 81       	ld	r24, Z
    3b8c:	28 2f       	mov	r18, r24
    3b8e:	30 e0       	ldi	r19, 0x00	; 0
    3b90:	8b 81       	ldd	r24, Y+3	; 0x03
    3b92:	88 2f       	mov	r24, r24
    3b94:	90 e0       	ldi	r25, 0x00	; 0
    3b96:	a9 01       	movw	r20, r18
    3b98:	02 c0       	rjmp	.+4      	; 0x3b9e <getbit+0xda>
    3b9a:	55 95       	asr	r21
    3b9c:	47 95       	ror	r20
    3b9e:	8a 95       	dec	r24
    3ba0:	e2 f7       	brpl	.-8      	; 0x3b9a <getbit+0xd6>
    3ba2:	ca 01       	movw	r24, r20
    3ba4:	81 70       	andi	r24, 0x01	; 1
    3ba6:	ec 81       	ldd	r30, Y+4	; 0x04
    3ba8:	fd 81       	ldd	r31, Y+5	; 0x05
    3baa:	80 83       	st	Z, r24
    3bac:	19 c0       	rjmp	.+50     	; 0x3be0 <getbit+0x11c>
             case DIO_u8PORTD: *copy_value=GET_BIT(PIND,copy_pin);  break;
    3bae:	e0 e3       	ldi	r30, 0x30	; 48
    3bb0:	f0 e0       	ldi	r31, 0x00	; 0
    3bb2:	80 81       	ld	r24, Z
    3bb4:	28 2f       	mov	r18, r24
    3bb6:	30 e0       	ldi	r19, 0x00	; 0
    3bb8:	8b 81       	ldd	r24, Y+3	; 0x03
    3bba:	88 2f       	mov	r24, r24
    3bbc:	90 e0       	ldi	r25, 0x00	; 0
    3bbe:	a9 01       	movw	r20, r18
    3bc0:	02 c0       	rjmp	.+4      	; 0x3bc6 <getbit+0x102>
    3bc2:	55 95       	asr	r21
    3bc4:	47 95       	ror	r20
    3bc6:	8a 95       	dec	r24
    3bc8:	e2 f7       	brpl	.-8      	; 0x3bc2 <getbit+0xfe>
    3bca:	ca 01       	movw	r24, r20
    3bcc:	81 70       	andi	r24, 0x01	; 1
    3bce:	ec 81       	ldd	r30, Y+4	; 0x04
    3bd0:	fd 81       	ldd	r31, Y+5	; 0x05
    3bd2:	80 83       	st	Z, r24
    3bd4:	05 c0       	rjmp	.+10     	; 0x3be0 <getbit+0x11c>
             
             default: Local_u8ErrorState=1;
    3bd6:	81 e0       	ldi	r24, 0x01	; 1
    3bd8:	89 83       	std	Y+1, r24	; 0x01
    3bda:	02 c0       	rjmp	.+4      	; 0x3be0 <getbit+0x11c>
             
         }
     }
     else
     {
         Local_u8ErrorState=1;
    3bdc:	81 e0       	ldi	r24, 0x01	; 1
    3bde:	89 83       	std	Y+1, r24	; 0x01
     }
     
    
     return Local_u8ErrorState;
    3be0:	89 81       	ldd	r24, Y+1	; 0x01
}
    3be2:	27 96       	adiw	r28, 0x07	; 7
    3be4:	0f b6       	in	r0, 0x3f	; 63
    3be6:	f8 94       	cli
    3be8:	de bf       	out	0x3e, r29	; 62
    3bea:	0f be       	out	0x3f, r0	; 63
    3bec:	cd bf       	out	0x3d, r28	; 61
    3bee:	cf 91       	pop	r28
    3bf0:	df 91       	pop	r29
    3bf2:	08 95       	ret

00003bf4 <main>:




void main(void)
{
    3bf4:	df 93       	push	r29
    3bf6:	cf 93       	push	r28
    3bf8:	00 d0       	rcall	.+0      	; 0x3bfa <main+0x6>
    3bfa:	cd b7       	in	r28, 0x3d	; 61
    3bfc:	de b7       	in	r29, 0x3e	; 62
	setup();
    3bfe:	0e 94 39 1e 	call	0x3c72	; 0x3c72 <setup>


	while(1)
	{

		EEPROM_voidRead_Byte(&Machine_State, STATE_LOC);
    3c02:	8f ea       	ldi	r24, 0xAF	; 175
    3c04:	90 e0       	ldi	r25, 0x00	; 0
    3c06:	60 e1       	ldi	r22, 0x10	; 16
    3c08:	70 e0       	ldi	r23, 0x00	; 0
    3c0a:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <EEPROM_voidRead_Byte>
		switch(Machine_State)
    3c0e:	80 91 af 00 	lds	r24, 0x00AF
    3c12:	28 2f       	mov	r18, r24
    3c14:	30 e0       	ldi	r19, 0x00	; 0
    3c16:	3a 83       	std	Y+2, r19	; 0x02
    3c18:	29 83       	std	Y+1, r18	; 0x01
    3c1a:	89 81       	ldd	r24, Y+1	; 0x01
    3c1c:	9a 81       	ldd	r25, Y+2	; 0x02
    3c1e:	82 30       	cpi	r24, 0x02	; 2
    3c20:	91 05       	cpc	r25, r1
    3c22:	99 f0       	breq	.+38     	; 0x3c4a <main+0x56>
    3c24:	29 81       	ldd	r18, Y+1	; 0x01
    3c26:	3a 81       	ldd	r19, Y+2	; 0x02
    3c28:	23 30       	cpi	r18, 0x03	; 3
    3c2a:	31 05       	cpc	r19, r1
    3c2c:	b1 f0       	breq	.+44     	; 0x3c5a <main+0x66>
    3c2e:	89 81       	ldd	r24, Y+1	; 0x01
    3c30:	9a 81       	ldd	r25, Y+2	; 0x02
    3c32:	81 30       	cpi	r24, 0x01	; 1
    3c34:	91 05       	cpc	r25, r1
    3c36:	29 f7       	brne	.-54     	; 0x3c02 <main+0xe>
		{
		case NORMAL_STATE:
			// Normal state
			//first Read Temp
			temp_u16Read();
    3c38:	0e 94 89 1e 	call	0x3d12	; 0x3d12 <temp_u16Read>
			//start move the DC motor(fan)
			move_voidDC(temperature);
    3c3c:	80 91 ab 00 	lds	r24, 0x00AB
    3c40:	90 91 ac 00 	lds	r25, 0x00AC
    3c44:	0e 94 d8 1e 	call	0x3db0	; 0x3db0 <move_voidDC>
    3c48:	dc cf       	rjmp	.-72     	; 0x3c02 <main+0xe>
			break;
		case EMERGNCEY_STATE:
			/************  Emergency state  ******************/

			// moves the fan with max speed.
			Timer0_voidSetCompareMatch(MAX_SPEED);
    3c4a:	8f ef       	ldi	r24, 0xFF	; 255
    3c4c:	0e 94 c1 12 	call	0x2582	; 0x2582 <Timer0_voidSetCompareMatch>
			// enable Timer2
			Timer_Inti(&item2);
    3c50:	8b e6       	ldi	r24, 0x6B	; 107
    3c52:	90 e0       	ldi	r25, 0x00	; 0
    3c54:	0e 94 48 11 	call	0x2290	; 0x2290 <Timer_Inti>
    3c58:	d4 cf       	rjmp	.-88     	; 0x3c02 <main+0xe>

			break;
		case ABNORMAL_STATE:
			/************  Abnormal state  ******************/
			// send mes for MCU2
			UART_u8TX(MES_FIVE);
    3c5a:	85 e0       	ldi	r24, 0x05	; 5
    3c5c:	0e 94 9e 0e 	call	0x1d3c	; 0x1d3c <UART_u8TX>
			// moves the fan with max speed.
			Timer0_voidSetCompareMatch(MAX_SPEED);
    3c60:	8f ef       	ldi	r24, 0xFF	; 255
    3c62:	0e 94 c1 12 	call	0x2582	; 0x2582 <Timer0_voidSetCompareMatch>
			// activates the watchdog timer
			WTDOG_voidEnable();
    3c66:	0e 94 70 1b 	call	0x36e0	; 0x36e0 <WTDOG_voidEnable>
			WTDOG_voidSleep(SLEEP_TIME);
    3c6a:	80 e0       	ldi	r24, 0x00	; 0
    3c6c:	0e 94 8c 1b 	call	0x3718	; 0x3718 <WTDOG_voidSleep>
    3c70:	c8 cf       	rjmp	.-112    	; 0x3c02 <main+0xe>

00003c72 <setup>:

	}
}
/*******************	Function section definations 	**********************/
void setup(void)
{
    3c72:	df 93       	push	r29
    3c74:	cf 93       	push	r28
    3c76:	cd b7       	in	r28, 0x3d	; 61
    3c78:	de b7       	in	r29, 0x3e	; 62
    3c7a:	2a 97       	sbiw	r28, 0x0a	; 10
    3c7c:	0f b6       	in	r0, 0x3f	; 63
    3c7e:	f8 94       	cli
    3c80:	de bf       	out	0x3e, r29	; 62
    3c82:	0f be       	out	0x3f, r0	; 63
    3c84:	cd bf       	out	0x3d, r28	; 61
	PORT_voidInti();
    3c86:	0e 94 4d 1b 	call	0x369a	; 0x369a <PORT_voidInti>
	ADC_voidinti();
    3c8a:	0e 94 88 15 	call	0x2b10	; 0x2b10 <ADC_voidinti>
	Timer_config item={Timer0,fast_PWM,0,divid_1024};
    3c8e:	ce 01       	movw	r24, r28
    3c90:	01 96       	adiw	r24, 0x01	; 1
    3c92:	9f 83       	std	Y+7, r25	; 0x07
    3c94:	8e 83       	std	Y+6, r24	; 0x06
    3c96:	e5 e7       	ldi	r30, 0x75	; 117
    3c98:	f0 e0       	ldi	r31, 0x00	; 0
    3c9a:	f9 87       	std	Y+9, r31	; 0x09
    3c9c:	e8 87       	std	Y+8, r30	; 0x08
    3c9e:	f5 e0       	ldi	r31, 0x05	; 5
    3ca0:	fa 87       	std	Y+10, r31	; 0x0a
    3ca2:	e8 85       	ldd	r30, Y+8	; 0x08
    3ca4:	f9 85       	ldd	r31, Y+9	; 0x09
    3ca6:	00 80       	ld	r0, Z
    3ca8:	88 85       	ldd	r24, Y+8	; 0x08
    3caa:	99 85       	ldd	r25, Y+9	; 0x09
    3cac:	01 96       	adiw	r24, 0x01	; 1
    3cae:	99 87       	std	Y+9, r25	; 0x09
    3cb0:	88 87       	std	Y+8, r24	; 0x08
    3cb2:	ee 81       	ldd	r30, Y+6	; 0x06
    3cb4:	ff 81       	ldd	r31, Y+7	; 0x07
    3cb6:	00 82       	st	Z, r0
    3cb8:	8e 81       	ldd	r24, Y+6	; 0x06
    3cba:	9f 81       	ldd	r25, Y+7	; 0x07
    3cbc:	01 96       	adiw	r24, 0x01	; 1
    3cbe:	9f 83       	std	Y+7, r25	; 0x07
    3cc0:	8e 83       	std	Y+6, r24	; 0x06
    3cc2:	9a 85       	ldd	r25, Y+10	; 0x0a
    3cc4:	91 50       	subi	r25, 0x01	; 1
    3cc6:	9a 87       	std	Y+10, r25	; 0x0a
    3cc8:	ea 85       	ldd	r30, Y+10	; 0x0a
    3cca:	ee 23       	and	r30, r30
    3ccc:	51 f7       	brne	.-44     	; 0x3ca2 <setup+0x30>
	Timer_Inti(&item);
    3cce:	ce 01       	movw	r24, r28
    3cd0:	01 96       	adiw	r24, 0x01	; 1
    3cd2:	0e 94 48 11 	call	0x2290	; 0x2290 <Timer_Inti>
	Uart_voidInti();
    3cd6:	0e 94 63 0e 	call	0x1cc6	; 0x1cc6 <Uart_voidInti>
	EXTI_voidInt0_pre();
    3cda:	0e 94 0b 18 	call	0x3016	; 0x3016 <EXTI_voidInt0_pre>
	EXTI_u8Set_Callback(&Button, INT0_ID);
    3cde:	8b eb       	ldi	r24, 0xBB	; 187
    3ce0:	9e e1       	ldi	r25, 0x1E	; 30
    3ce2:	60 e0       	ldi	r22, 0x00	; 0
    3ce4:	0e 94 73 1a 	call	0x34e6	; 0x34e6 <EXTI_u8Set_Callback>
	EEPROM_voidWrite_Byte(NORMAL_STATE, STATE_LOC);
    3ce8:	81 e0       	ldi	r24, 0x01	; 1
    3cea:	60 e1       	ldi	r22, 0x10	; 16
    3cec:	70 e0       	ldi	r23, 0x00	; 0
    3cee:	0e 94 a8 1b 	call	0x3750	; 0x3750 <EEPROM_voidWrite_Byte>
	Timer_u8SetCallBack(&Timer2_callback, T2_compare);
    3cf2:	8e e2       	ldi	r24, 0x2E	; 46
    3cf4:	91 e2       	ldi	r25, 0x21	; 33
    3cf6:	60 e0       	ldi	r22, 0x00	; 0
    3cf8:	0e 94 dd 12 	call	0x25ba	; 0x25ba <Timer_u8SetCallBack>
	GIE_voidEnable();
    3cfc:	0e 94 31 1b 	call	0x3662	; 0x3662 <GIE_voidEnable>

}
    3d00:	2a 96       	adiw	r28, 0x0a	; 10
    3d02:	0f b6       	in	r0, 0x3f	; 63
    3d04:	f8 94       	cli
    3d06:	de bf       	out	0x3e, r29	; 62
    3d08:	0f be       	out	0x3f, r0	; 63
    3d0a:	cd bf       	out	0x3d, r28	; 61
    3d0c:	cf 91       	pop	r28
    3d0e:	df 91       	pop	r29
    3d10:	08 95       	ret

00003d12 <temp_u16Read>:
u16  temp_u16Read(void)
{
    3d12:	df 93       	push	r29
    3d14:	cf 93       	push	r28
    3d16:	00 d0       	rcall	.+0      	; 0x3d18 <temp_u16Read+0x6>
    3d18:	cd b7       	in	r28, 0x3d	; 61
    3d1a:	de b7       	in	r29, 0x3e	; 62
	u16 local_u16;
	ADC_u8startconversionsync(ADC0, &local_u16);
    3d1c:	80 e0       	ldi	r24, 0x00	; 0
    3d1e:	9e 01       	movw	r18, r28
    3d20:	2f 5f       	subi	r18, 0xFF	; 255
    3d22:	3f 4f       	sbci	r19, 0xFF	; 255
    3d24:	b9 01       	movw	r22, r18
    3d26:	0e 94 b9 15 	call	0x2b72	; 0x2b72 <ADC_u8startconversionsync>
	temperature= ((u32)local_u16*5000)/2560UL;
    3d2a:	89 81       	ldd	r24, Y+1	; 0x01
    3d2c:	9a 81       	ldd	r25, Y+2	; 0x02
    3d2e:	cc 01       	movw	r24, r24
    3d30:	a0 e0       	ldi	r26, 0x00	; 0
    3d32:	b0 e0       	ldi	r27, 0x00	; 0
    3d34:	28 e8       	ldi	r18, 0x88	; 136
    3d36:	33 e1       	ldi	r19, 0x13	; 19
    3d38:	40 e0       	ldi	r20, 0x00	; 0
    3d3a:	50 e0       	ldi	r21, 0x00	; 0
    3d3c:	bc 01       	movw	r22, r24
    3d3e:	cd 01       	movw	r24, r26
    3d40:	0e 94 5e 21 	call	0x42bc	; 0x42bc <__mulsi3>
    3d44:	dc 01       	movw	r26, r24
    3d46:	cb 01       	movw	r24, r22
    3d48:	20 e0       	ldi	r18, 0x00	; 0
    3d4a:	3a e0       	ldi	r19, 0x0A	; 10
    3d4c:	40 e0       	ldi	r20, 0x00	; 0
    3d4e:	50 e0       	ldi	r21, 0x00	; 0
    3d50:	bc 01       	movw	r22, r24
    3d52:	cd 01       	movw	r24, r26
    3d54:	0e 94 7d 21 	call	0x42fa	; 0x42fa <__udivmodsi4>
    3d58:	da 01       	movw	r26, r20
    3d5a:	c9 01       	movw	r24, r18
    3d5c:	90 93 ac 00 	sts	0x00AC, r25
    3d60:	80 93 ab 00 	sts	0x00AB, r24

	return temperature;
    3d64:	80 91 ab 00 	lds	r24, 0x00AB
    3d68:	90 91 ac 00 	lds	r25, 0x00AC
}
    3d6c:	0f 90       	pop	r0
    3d6e:	0f 90       	pop	r0
    3d70:	cf 91       	pop	r28
    3d72:	df 91       	pop	r29
    3d74:	08 95       	ret

00003d76 <Button>:
void Button(void)
{
    3d76:	df 93       	push	r29
    3d78:	cf 93       	push	r28
    3d7a:	cd b7       	in	r28, 0x3d	; 61
    3d7c:	de b7       	in	r29, 0x3e	; 62
	if((temperature>=Temp_two)&&(temperature<=Temp_three))
    3d7e:	80 91 ab 00 	lds	r24, 0x00AB
    3d82:	90 91 ac 00 	lds	r25, 0x00AC
    3d86:	88 32       	cpi	r24, 0x28	; 40
    3d88:	91 05       	cpc	r25, r1
    3d8a:	78 f0       	brcs	.+30     	; 0x3daa <Button+0x34>
    3d8c:	80 91 ab 00 	lds	r24, 0x00AB
    3d90:	90 91 ac 00 	lds	r25, 0x00AC
    3d94:	83 33       	cpi	r24, 0x33	; 51
    3d96:	91 05       	cpc	r25, r1
    3d98:	40 f4       	brcc	.+16     	; 0x3daa <Button+0x34>
	{
		setbitvalue(DIO_u8PORTB, DIO_u8PIN0, 1);
    3d9a:	81 e0       	ldi	r24, 0x01	; 1
    3d9c:	60 e0       	ldi	r22, 0x00	; 0
    3d9e:	41 e0       	ldi	r20, 0x01	; 1
    3da0:	0e 94 08 1c 	call	0x3810	; 0x3810 <setbitvalue>
		UART_u8TX(SHUTTING_DOWN);
    3da4:	80 e0       	ldi	r24, 0x00	; 0
    3da6:	0e 94 9e 0e 	call	0x1d3c	; 0x1d3c <UART_u8TX>
	else
	{
		// do nothing

	}
}
    3daa:	cf 91       	pop	r28
    3dac:	df 91       	pop	r29
    3dae:	08 95       	ret

00003db0 <move_voidDC>:
void move_voidDC(u16 copy_u16temp)
{
    3db0:	af 92       	push	r10
    3db2:	bf 92       	push	r11
    3db4:	cf 92       	push	r12
    3db6:	df 92       	push	r13
    3db8:	ef 92       	push	r14
    3dba:	ff 92       	push	r15
    3dbc:	0f 93       	push	r16
    3dbe:	1f 93       	push	r17
    3dc0:	df 93       	push	r29
    3dc2:	cf 93       	push	r28
    3dc4:	cd b7       	in	r28, 0x3d	; 61
    3dc6:	de b7       	in	r29, 0x3e	; 62
    3dc8:	eb 97       	sbiw	r28, 0x3b	; 59
    3dca:	0f b6       	in	r0, 0x3f	; 63
    3dcc:	f8 94       	cli
    3dce:	de bf       	out	0x3e, r29	; 62
    3dd0:	0f be       	out	0x3f, r0	; 63
    3dd2:	cd bf       	out	0x3d, r28	; 61
    3dd4:	9b af       	std	Y+59, r25	; 0x3b
    3dd6:	8a af       	std	Y+58, r24	; 0x3a
	u8 fan_speed=0;
    3dd8:	19 ae       	std	Y+57, r1	; 0x39
	if(copy_u16temp<Temp_one)
    3dda:	8a ad       	ldd	r24, Y+58	; 0x3a
    3ddc:	9b ad       	ldd	r25, Y+59	; 0x3b
    3dde:	84 31       	cpi	r24, 0x14	; 20
    3de0:	91 05       	cpc	r25, r1
    3de2:	08 f0       	brcs	.+2      	; 0x3de6 <move_voidDC+0x36>
    3de4:	79 c0       	rjmp	.+242    	; 0x3ed8 <move_voidDC+0x128>
	{
		Timer0_voidSetCompareMatch(MIN_SPEED);
    3de6:	80 e0       	ldi	r24, 0x00	; 0
    3de8:	0e 94 c1 12 	call	0x2582	; 0x2582 <Timer0_voidSetCompareMatch>
		UART_u8TX(MES_ONE);
    3dec:	81 e0       	ldi	r24, 0x01	; 1
    3dee:	0e 94 9e 0e 	call	0x1d3c	; 0x1d3c <UART_u8TX>
    3df2:	80 e0       	ldi	r24, 0x00	; 0
    3df4:	90 e0       	ldi	r25, 0x00	; 0
    3df6:	aa e7       	ldi	r26, 0x7A	; 122
    3df8:	b4 e4       	ldi	r27, 0x44	; 68
    3dfa:	8d ab       	std	Y+53, r24	; 0x35
    3dfc:	9e ab       	std	Y+54, r25	; 0x36
    3dfe:	af ab       	std	Y+55, r26	; 0x37
    3e00:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3e02:	6d a9       	ldd	r22, Y+53	; 0x35
    3e04:	7e a9       	ldd	r23, Y+54	; 0x36
    3e06:	8f a9       	ldd	r24, Y+55	; 0x37
    3e08:	98 ad       	ldd	r25, Y+56	; 0x38
    3e0a:	20 e0       	ldi	r18, 0x00	; 0
    3e0c:	30 e0       	ldi	r19, 0x00	; 0
    3e0e:	4a ef       	ldi	r20, 0xFA	; 250
    3e10:	54 e4       	ldi	r21, 0x44	; 68
    3e12:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3e16:	dc 01       	movw	r26, r24
    3e18:	cb 01       	movw	r24, r22
    3e1a:	89 ab       	std	Y+49, r24	; 0x31
    3e1c:	9a ab       	std	Y+50, r25	; 0x32
    3e1e:	ab ab       	std	Y+51, r26	; 0x33
    3e20:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    3e22:	69 a9       	ldd	r22, Y+49	; 0x31
    3e24:	7a a9       	ldd	r23, Y+50	; 0x32
    3e26:	8b a9       	ldd	r24, Y+51	; 0x33
    3e28:	9c a9       	ldd	r25, Y+52	; 0x34
    3e2a:	20 e0       	ldi	r18, 0x00	; 0
    3e2c:	30 e0       	ldi	r19, 0x00	; 0
    3e2e:	40 e8       	ldi	r20, 0x80	; 128
    3e30:	5f e3       	ldi	r21, 0x3F	; 63
    3e32:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3e36:	88 23       	and	r24, r24
    3e38:	2c f4       	brge	.+10     	; 0x3e44 <move_voidDC+0x94>
		__ticks = 1;
    3e3a:	81 e0       	ldi	r24, 0x01	; 1
    3e3c:	90 e0       	ldi	r25, 0x00	; 0
    3e3e:	98 ab       	std	Y+48, r25	; 0x30
    3e40:	8f a7       	std	Y+47, r24	; 0x2f
    3e42:	3f c0       	rjmp	.+126    	; 0x3ec2 <move_voidDC+0x112>
	else if (__tmp > 65535)
    3e44:	69 a9       	ldd	r22, Y+49	; 0x31
    3e46:	7a a9       	ldd	r23, Y+50	; 0x32
    3e48:	8b a9       	ldd	r24, Y+51	; 0x33
    3e4a:	9c a9       	ldd	r25, Y+52	; 0x34
    3e4c:	20 e0       	ldi	r18, 0x00	; 0
    3e4e:	3f ef       	ldi	r19, 0xFF	; 255
    3e50:	4f e7       	ldi	r20, 0x7F	; 127
    3e52:	57 e4       	ldi	r21, 0x47	; 71
    3e54:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3e58:	18 16       	cp	r1, r24
    3e5a:	4c f5       	brge	.+82     	; 0x3eae <move_voidDC+0xfe>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3e5c:	6d a9       	ldd	r22, Y+53	; 0x35
    3e5e:	7e a9       	ldd	r23, Y+54	; 0x36
    3e60:	8f a9       	ldd	r24, Y+55	; 0x37
    3e62:	98 ad       	ldd	r25, Y+56	; 0x38
    3e64:	20 e0       	ldi	r18, 0x00	; 0
    3e66:	30 e0       	ldi	r19, 0x00	; 0
    3e68:	40 e2       	ldi	r20, 0x20	; 32
    3e6a:	51 e4       	ldi	r21, 0x41	; 65
    3e6c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3e70:	dc 01       	movw	r26, r24
    3e72:	cb 01       	movw	r24, r22
    3e74:	bc 01       	movw	r22, r24
    3e76:	cd 01       	movw	r24, r26
    3e78:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3e7c:	dc 01       	movw	r26, r24
    3e7e:	cb 01       	movw	r24, r22
    3e80:	98 ab       	std	Y+48, r25	; 0x30
    3e82:	8f a7       	std	Y+47, r24	; 0x2f
    3e84:	0f c0       	rjmp	.+30     	; 0x3ea4 <move_voidDC+0xf4>
    3e86:	88 ec       	ldi	r24, 0xC8	; 200
    3e88:	90 e0       	ldi	r25, 0x00	; 0
    3e8a:	9e a7       	std	Y+46, r25	; 0x2e
    3e8c:	8d a7       	std	Y+45, r24	; 0x2d
    3e8e:	8d a5       	ldd	r24, Y+45	; 0x2d
    3e90:	9e a5       	ldd	r25, Y+46	; 0x2e
    3e92:	01 97       	sbiw	r24, 0x01	; 1
    3e94:	f1 f7       	brne	.-4      	; 0x3e92 <move_voidDC+0xe2>
    3e96:	9e a7       	std	Y+46, r25	; 0x2e
    3e98:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3e9a:	8f a5       	ldd	r24, Y+47	; 0x2f
    3e9c:	98 a9       	ldd	r25, Y+48	; 0x30
    3e9e:	01 97       	sbiw	r24, 0x01	; 1
    3ea0:	98 ab       	std	Y+48, r25	; 0x30
    3ea2:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3ea4:	8f a5       	ldd	r24, Y+47	; 0x2f
    3ea6:	98 a9       	ldd	r25, Y+48	; 0x30
    3ea8:	00 97       	sbiw	r24, 0x00	; 0
    3eaa:	69 f7       	brne	.-38     	; 0x3e86 <move_voidDC+0xd6>
    3eac:	c6 c1       	rjmp	.+908    	; 0x423a <move_voidDC+0x48a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3eae:	69 a9       	ldd	r22, Y+49	; 0x31
    3eb0:	7a a9       	ldd	r23, Y+50	; 0x32
    3eb2:	8b a9       	ldd	r24, Y+51	; 0x33
    3eb4:	9c a9       	ldd	r25, Y+52	; 0x34
    3eb6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3eba:	dc 01       	movw	r26, r24
    3ebc:	cb 01       	movw	r24, r22
    3ebe:	98 ab       	std	Y+48, r25	; 0x30
    3ec0:	8f a7       	std	Y+47, r24	; 0x2f
    3ec2:	8f a5       	ldd	r24, Y+47	; 0x2f
    3ec4:	98 a9       	ldd	r25, Y+48	; 0x30
    3ec6:	9c a7       	std	Y+44, r25	; 0x2c
    3ec8:	8b a7       	std	Y+43, r24	; 0x2b
    3eca:	8b a5       	ldd	r24, Y+43	; 0x2b
    3ecc:	9c a5       	ldd	r25, Y+44	; 0x2c
    3ece:	01 97       	sbiw	r24, 0x01	; 1
    3ed0:	f1 f7       	brne	.-4      	; 0x3ece <move_voidDC+0x11e>
    3ed2:	9c a7       	std	Y+44, r25	; 0x2c
    3ed4:	8b a7       	std	Y+43, r24	; 0x2b
    3ed6:	b1 c1       	rjmp	.+866    	; 0x423a <move_voidDC+0x48a>
		_delay_ms(1000);

	}
	else if((copy_u16temp>=Temp_one)&&(copy_u16temp<=Temp_two))
    3ed8:	8a ad       	ldd	r24, Y+58	; 0x3a
    3eda:	9b ad       	ldd	r25, Y+59	; 0x3b
    3edc:	84 31       	cpi	r24, 0x14	; 20
    3ede:	91 05       	cpc	r25, r1
    3ee0:	08 f4       	brcc	.+2      	; 0x3ee4 <move_voidDC+0x134>
    3ee2:	ac c0       	rjmp	.+344    	; 0x403c <move_voidDC+0x28c>
    3ee4:	8a ad       	ldd	r24, Y+58	; 0x3a
    3ee6:	9b ad       	ldd	r25, Y+59	; 0x3b
    3ee8:	89 32       	cpi	r24, 0x29	; 41
    3eea:	91 05       	cpc	r25, r1
    3eec:	08 f0       	brcs	.+2      	; 0x3ef0 <move_voidDC+0x140>
    3eee:	a6 c0       	rjmp	.+332    	; 0x403c <move_voidDC+0x28c>
	{
		fan_speed=map(20, 40, 1, 255, copy_u16temp);
    3ef0:	8a ad       	ldd	r24, Y+58	; 0x3a
    3ef2:	9b ad       	ldd	r25, Y+59	; 0x3b
    3ef4:	cc 01       	movw	r24, r24
    3ef6:	a0 e0       	ldi	r26, 0x00	; 0
    3ef8:	b0 e0       	ldi	r27, 0x00	; 0
    3efa:	00 d0       	rcall	.+0      	; 0x3efc <move_voidDC+0x14c>
    3efc:	00 d0       	rcall	.+0      	; 0x3efe <move_voidDC+0x14e>
    3efe:	ed b7       	in	r30, 0x3d	; 61
    3f00:	fe b7       	in	r31, 0x3e	; 62
    3f02:	31 96       	adiw	r30, 0x01	; 1
    3f04:	80 83       	st	Z, r24
    3f06:	91 83       	std	Z+1, r25	; 0x01
    3f08:	a2 83       	std	Z+2, r26	; 0x02
    3f0a:	b3 83       	std	Z+3, r27	; 0x03
    3f0c:	64 e1       	ldi	r22, 0x14	; 20
    3f0e:	70 e0       	ldi	r23, 0x00	; 0
    3f10:	80 e0       	ldi	r24, 0x00	; 0
    3f12:	90 e0       	ldi	r25, 0x00	; 0
    3f14:	28 e2       	ldi	r18, 0x28	; 40
    3f16:	30 e0       	ldi	r19, 0x00	; 0
    3f18:	40 e0       	ldi	r20, 0x00	; 0
    3f1a:	50 e0       	ldi	r21, 0x00	; 0
    3f1c:	ee 24       	eor	r14, r14
    3f1e:	ff 24       	eor	r15, r15
    3f20:	87 01       	movw	r16, r14
    3f22:	e3 94       	inc	r14
    3f24:	0f 2e       	mov	r0, r31
    3f26:	ff ef       	ldi	r31, 0xFF	; 255
    3f28:	af 2e       	mov	r10, r31
    3f2a:	f0 e0       	ldi	r31, 0x00	; 0
    3f2c:	bf 2e       	mov	r11, r31
    3f2e:	f0 e0       	ldi	r31, 0x00	; 0
    3f30:	cf 2e       	mov	r12, r31
    3f32:	f0 e0       	ldi	r31, 0x00	; 0
    3f34:	df 2e       	mov	r13, r31
    3f36:	f0 2d       	mov	r31, r0
    3f38:	0e 94 4f 06 	call	0xc9e	; 0xc9e <map>
    3f3c:	0f 90       	pop	r0
    3f3e:	0f 90       	pop	r0
    3f40:	0f 90       	pop	r0
    3f42:	0f 90       	pop	r0
    3f44:	dc 01       	movw	r26, r24
    3f46:	cb 01       	movw	r24, r22
    3f48:	89 af       	std	Y+57, r24	; 0x39
		Timer0_voidSetCompareMatch(fan_speed);
    3f4a:	89 ad       	ldd	r24, Y+57	; 0x39
    3f4c:	0e 94 c1 12 	call	0x2582	; 0x2582 <Timer0_voidSetCompareMatch>
		UART_u8TX(MES_TWO);
    3f50:	82 e0       	ldi	r24, 0x02	; 2
    3f52:	0e 94 9e 0e 	call	0x1d3c	; 0x1d3c <UART_u8TX>
    3f56:	80 e0       	ldi	r24, 0x00	; 0
    3f58:	90 e0       	ldi	r25, 0x00	; 0
    3f5a:	aa e7       	ldi	r26, 0x7A	; 122
    3f5c:	b4 e4       	ldi	r27, 0x44	; 68
    3f5e:	8f a3       	std	Y+39, r24	; 0x27
    3f60:	98 a7       	std	Y+40, r25	; 0x28
    3f62:	a9 a7       	std	Y+41, r26	; 0x29
    3f64:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3f66:	6f a1       	ldd	r22, Y+39	; 0x27
    3f68:	78 a5       	ldd	r23, Y+40	; 0x28
    3f6a:	89 a5       	ldd	r24, Y+41	; 0x29
    3f6c:	9a a5       	ldd	r25, Y+42	; 0x2a
    3f6e:	20 e0       	ldi	r18, 0x00	; 0
    3f70:	30 e0       	ldi	r19, 0x00	; 0
    3f72:	4a ef       	ldi	r20, 0xFA	; 250
    3f74:	54 e4       	ldi	r21, 0x44	; 68
    3f76:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3f7a:	dc 01       	movw	r26, r24
    3f7c:	cb 01       	movw	r24, r22
    3f7e:	8b a3       	std	Y+35, r24	; 0x23
    3f80:	9c a3       	std	Y+36, r25	; 0x24
    3f82:	ad a3       	std	Y+37, r26	; 0x25
    3f84:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    3f86:	6b a1       	ldd	r22, Y+35	; 0x23
    3f88:	7c a1       	ldd	r23, Y+36	; 0x24
    3f8a:	8d a1       	ldd	r24, Y+37	; 0x25
    3f8c:	9e a1       	ldd	r25, Y+38	; 0x26
    3f8e:	20 e0       	ldi	r18, 0x00	; 0
    3f90:	30 e0       	ldi	r19, 0x00	; 0
    3f92:	40 e8       	ldi	r20, 0x80	; 128
    3f94:	5f e3       	ldi	r21, 0x3F	; 63
    3f96:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3f9a:	88 23       	and	r24, r24
    3f9c:	2c f4       	brge	.+10     	; 0x3fa8 <move_voidDC+0x1f8>
		__ticks = 1;
    3f9e:	81 e0       	ldi	r24, 0x01	; 1
    3fa0:	90 e0       	ldi	r25, 0x00	; 0
    3fa2:	9a a3       	std	Y+34, r25	; 0x22
    3fa4:	89 a3       	std	Y+33, r24	; 0x21
    3fa6:	3f c0       	rjmp	.+126    	; 0x4026 <move_voidDC+0x276>
	else if (__tmp > 65535)
    3fa8:	6b a1       	ldd	r22, Y+35	; 0x23
    3faa:	7c a1       	ldd	r23, Y+36	; 0x24
    3fac:	8d a1       	ldd	r24, Y+37	; 0x25
    3fae:	9e a1       	ldd	r25, Y+38	; 0x26
    3fb0:	20 e0       	ldi	r18, 0x00	; 0
    3fb2:	3f ef       	ldi	r19, 0xFF	; 255
    3fb4:	4f e7       	ldi	r20, 0x7F	; 127
    3fb6:	57 e4       	ldi	r21, 0x47	; 71
    3fb8:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3fbc:	18 16       	cp	r1, r24
    3fbe:	4c f5       	brge	.+82     	; 0x4012 <move_voidDC+0x262>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3fc0:	6f a1       	ldd	r22, Y+39	; 0x27
    3fc2:	78 a5       	ldd	r23, Y+40	; 0x28
    3fc4:	89 a5       	ldd	r24, Y+41	; 0x29
    3fc6:	9a a5       	ldd	r25, Y+42	; 0x2a
    3fc8:	20 e0       	ldi	r18, 0x00	; 0
    3fca:	30 e0       	ldi	r19, 0x00	; 0
    3fcc:	40 e2       	ldi	r20, 0x20	; 32
    3fce:	51 e4       	ldi	r21, 0x41	; 65
    3fd0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3fd4:	dc 01       	movw	r26, r24
    3fd6:	cb 01       	movw	r24, r22
    3fd8:	bc 01       	movw	r22, r24
    3fda:	cd 01       	movw	r24, r26
    3fdc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3fe0:	dc 01       	movw	r26, r24
    3fe2:	cb 01       	movw	r24, r22
    3fe4:	9a a3       	std	Y+34, r25	; 0x22
    3fe6:	89 a3       	std	Y+33, r24	; 0x21
    3fe8:	0f c0       	rjmp	.+30     	; 0x4008 <move_voidDC+0x258>
    3fea:	88 ec       	ldi	r24, 0xC8	; 200
    3fec:	90 e0       	ldi	r25, 0x00	; 0
    3fee:	98 a3       	std	Y+32, r25	; 0x20
    3ff0:	8f 8f       	std	Y+31, r24	; 0x1f
    3ff2:	8f 8d       	ldd	r24, Y+31	; 0x1f
    3ff4:	98 a1       	ldd	r25, Y+32	; 0x20
    3ff6:	01 97       	sbiw	r24, 0x01	; 1
    3ff8:	f1 f7       	brne	.-4      	; 0x3ff6 <move_voidDC+0x246>
    3ffa:	98 a3       	std	Y+32, r25	; 0x20
    3ffc:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3ffe:	89 a1       	ldd	r24, Y+33	; 0x21
    4000:	9a a1       	ldd	r25, Y+34	; 0x22
    4002:	01 97       	sbiw	r24, 0x01	; 1
    4004:	9a a3       	std	Y+34, r25	; 0x22
    4006:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4008:	89 a1       	ldd	r24, Y+33	; 0x21
    400a:	9a a1       	ldd	r25, Y+34	; 0x22
    400c:	00 97       	sbiw	r24, 0x00	; 0
    400e:	69 f7       	brne	.-38     	; 0x3fea <move_voidDC+0x23a>
    4010:	14 c1       	rjmp	.+552    	; 0x423a <move_voidDC+0x48a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4012:	6b a1       	ldd	r22, Y+35	; 0x23
    4014:	7c a1       	ldd	r23, Y+36	; 0x24
    4016:	8d a1       	ldd	r24, Y+37	; 0x25
    4018:	9e a1       	ldd	r25, Y+38	; 0x26
    401a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    401e:	dc 01       	movw	r26, r24
    4020:	cb 01       	movw	r24, r22
    4022:	9a a3       	std	Y+34, r25	; 0x22
    4024:	89 a3       	std	Y+33, r24	; 0x21
    4026:	89 a1       	ldd	r24, Y+33	; 0x21
    4028:	9a a1       	ldd	r25, Y+34	; 0x22
    402a:	9e 8f       	std	Y+30, r25	; 0x1e
    402c:	8d 8f       	std	Y+29, r24	; 0x1d
    402e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    4030:	9e 8d       	ldd	r25, Y+30	; 0x1e
    4032:	01 97       	sbiw	r24, 0x01	; 1
    4034:	f1 f7       	brne	.-4      	; 0x4032 <move_voidDC+0x282>
    4036:	9e 8f       	std	Y+30, r25	; 0x1e
    4038:	8d 8f       	std	Y+29, r24	; 0x1d
    403a:	ff c0       	rjmp	.+510    	; 0x423a <move_voidDC+0x48a>
		_delay_ms(1000);
	}
	else if((copy_u16temp>=Temp_two)&&(copy_u16temp<=Temp_three))
    403c:	8a ad       	ldd	r24, Y+58	; 0x3a
    403e:	9b ad       	ldd	r25, Y+59	; 0x3b
    4040:	88 32       	cpi	r24, 0x28	; 40
    4042:	91 05       	cpc	r25, r1
    4044:	08 f4       	brcc	.+2      	; 0x4048 <move_voidDC+0x298>
    4046:	7f c0       	rjmp	.+254    	; 0x4146 <move_voidDC+0x396>
    4048:	8a ad       	ldd	r24, Y+58	; 0x3a
    404a:	9b ad       	ldd	r25, Y+59	; 0x3b
    404c:	83 33       	cpi	r24, 0x33	; 51
    404e:	91 05       	cpc	r25, r1
    4050:	08 f0       	brcs	.+2      	; 0x4054 <move_voidDC+0x2a4>
    4052:	79 c0       	rjmp	.+242    	; 0x4146 <move_voidDC+0x396>
	{
		Timer0_voidSetCompareMatch(MAX_SPEED);
    4054:	8f ef       	ldi	r24, 0xFF	; 255
    4056:	0e 94 c1 12 	call	0x2582	; 0x2582 <Timer0_voidSetCompareMatch>
		UART_u8TX(MES_THREE);
    405a:	83 e0       	ldi	r24, 0x03	; 3
    405c:	0e 94 9e 0e 	call	0x1d3c	; 0x1d3c <UART_u8TX>
    4060:	80 e0       	ldi	r24, 0x00	; 0
    4062:	90 e0       	ldi	r25, 0x00	; 0
    4064:	aa e7       	ldi	r26, 0x7A	; 122
    4066:	b4 e4       	ldi	r27, 0x44	; 68
    4068:	89 8f       	std	Y+25, r24	; 0x19
    406a:	9a 8f       	std	Y+26, r25	; 0x1a
    406c:	ab 8f       	std	Y+27, r26	; 0x1b
    406e:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4070:	69 8d       	ldd	r22, Y+25	; 0x19
    4072:	7a 8d       	ldd	r23, Y+26	; 0x1a
    4074:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4076:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4078:	20 e0       	ldi	r18, 0x00	; 0
    407a:	30 e0       	ldi	r19, 0x00	; 0
    407c:	4a ef       	ldi	r20, 0xFA	; 250
    407e:	54 e4       	ldi	r21, 0x44	; 68
    4080:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4084:	dc 01       	movw	r26, r24
    4086:	cb 01       	movw	r24, r22
    4088:	8d 8b       	std	Y+21, r24	; 0x15
    408a:	9e 8b       	std	Y+22, r25	; 0x16
    408c:	af 8b       	std	Y+23, r26	; 0x17
    408e:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    4090:	6d 89       	ldd	r22, Y+21	; 0x15
    4092:	7e 89       	ldd	r23, Y+22	; 0x16
    4094:	8f 89       	ldd	r24, Y+23	; 0x17
    4096:	98 8d       	ldd	r25, Y+24	; 0x18
    4098:	20 e0       	ldi	r18, 0x00	; 0
    409a:	30 e0       	ldi	r19, 0x00	; 0
    409c:	40 e8       	ldi	r20, 0x80	; 128
    409e:	5f e3       	ldi	r21, 0x3F	; 63
    40a0:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    40a4:	88 23       	and	r24, r24
    40a6:	2c f4       	brge	.+10     	; 0x40b2 <move_voidDC+0x302>
		__ticks = 1;
    40a8:	81 e0       	ldi	r24, 0x01	; 1
    40aa:	90 e0       	ldi	r25, 0x00	; 0
    40ac:	9c 8b       	std	Y+20, r25	; 0x14
    40ae:	8b 8b       	std	Y+19, r24	; 0x13
    40b0:	3f c0       	rjmp	.+126    	; 0x4130 <move_voidDC+0x380>
	else if (__tmp > 65535)
    40b2:	6d 89       	ldd	r22, Y+21	; 0x15
    40b4:	7e 89       	ldd	r23, Y+22	; 0x16
    40b6:	8f 89       	ldd	r24, Y+23	; 0x17
    40b8:	98 8d       	ldd	r25, Y+24	; 0x18
    40ba:	20 e0       	ldi	r18, 0x00	; 0
    40bc:	3f ef       	ldi	r19, 0xFF	; 255
    40be:	4f e7       	ldi	r20, 0x7F	; 127
    40c0:	57 e4       	ldi	r21, 0x47	; 71
    40c2:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    40c6:	18 16       	cp	r1, r24
    40c8:	4c f5       	brge	.+82     	; 0x411c <move_voidDC+0x36c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    40ca:	69 8d       	ldd	r22, Y+25	; 0x19
    40cc:	7a 8d       	ldd	r23, Y+26	; 0x1a
    40ce:	8b 8d       	ldd	r24, Y+27	; 0x1b
    40d0:	9c 8d       	ldd	r25, Y+28	; 0x1c
    40d2:	20 e0       	ldi	r18, 0x00	; 0
    40d4:	30 e0       	ldi	r19, 0x00	; 0
    40d6:	40 e2       	ldi	r20, 0x20	; 32
    40d8:	51 e4       	ldi	r21, 0x41	; 65
    40da:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    40de:	dc 01       	movw	r26, r24
    40e0:	cb 01       	movw	r24, r22
    40e2:	bc 01       	movw	r22, r24
    40e4:	cd 01       	movw	r24, r26
    40e6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    40ea:	dc 01       	movw	r26, r24
    40ec:	cb 01       	movw	r24, r22
    40ee:	9c 8b       	std	Y+20, r25	; 0x14
    40f0:	8b 8b       	std	Y+19, r24	; 0x13
    40f2:	0f c0       	rjmp	.+30     	; 0x4112 <move_voidDC+0x362>
    40f4:	88 ec       	ldi	r24, 0xC8	; 200
    40f6:	90 e0       	ldi	r25, 0x00	; 0
    40f8:	9a 8b       	std	Y+18, r25	; 0x12
    40fa:	89 8b       	std	Y+17, r24	; 0x11
    40fc:	89 89       	ldd	r24, Y+17	; 0x11
    40fe:	9a 89       	ldd	r25, Y+18	; 0x12
    4100:	01 97       	sbiw	r24, 0x01	; 1
    4102:	f1 f7       	brne	.-4      	; 0x4100 <move_voidDC+0x350>
    4104:	9a 8b       	std	Y+18, r25	; 0x12
    4106:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4108:	8b 89       	ldd	r24, Y+19	; 0x13
    410a:	9c 89       	ldd	r25, Y+20	; 0x14
    410c:	01 97       	sbiw	r24, 0x01	; 1
    410e:	9c 8b       	std	Y+20, r25	; 0x14
    4110:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4112:	8b 89       	ldd	r24, Y+19	; 0x13
    4114:	9c 89       	ldd	r25, Y+20	; 0x14
    4116:	00 97       	sbiw	r24, 0x00	; 0
    4118:	69 f7       	brne	.-38     	; 0x40f4 <move_voidDC+0x344>
    411a:	8f c0       	rjmp	.+286    	; 0x423a <move_voidDC+0x48a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    411c:	6d 89       	ldd	r22, Y+21	; 0x15
    411e:	7e 89       	ldd	r23, Y+22	; 0x16
    4120:	8f 89       	ldd	r24, Y+23	; 0x17
    4122:	98 8d       	ldd	r25, Y+24	; 0x18
    4124:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4128:	dc 01       	movw	r26, r24
    412a:	cb 01       	movw	r24, r22
    412c:	9c 8b       	std	Y+20, r25	; 0x14
    412e:	8b 8b       	std	Y+19, r24	; 0x13
    4130:	8b 89       	ldd	r24, Y+19	; 0x13
    4132:	9c 89       	ldd	r25, Y+20	; 0x14
    4134:	98 8b       	std	Y+16, r25	; 0x10
    4136:	8f 87       	std	Y+15, r24	; 0x0f
    4138:	8f 85       	ldd	r24, Y+15	; 0x0f
    413a:	98 89       	ldd	r25, Y+16	; 0x10
    413c:	01 97       	sbiw	r24, 0x01	; 1
    413e:	f1 f7       	brne	.-4      	; 0x413c <move_voidDC+0x38c>
    4140:	98 8b       	std	Y+16, r25	; 0x10
    4142:	8f 87       	std	Y+15, r24	; 0x0f
    4144:	7a c0       	rjmp	.+244    	; 0x423a <move_voidDC+0x48a>
		_delay_ms(1000);
	}
	else
	{
		EEPROM_voidWrite_Byte(EMERGNCEY_STATE, STATE_LOC);
    4146:	82 e0       	ldi	r24, 0x02	; 2
    4148:	60 e1       	ldi	r22, 0x10	; 16
    414a:	70 e0       	ldi	r23, 0x00	; 0
    414c:	0e 94 a8 1b 	call	0x3750	; 0x3750 <EEPROM_voidWrite_Byte>
		UART_u8TX(MES_FOUR);
    4150:	84 e0       	ldi	r24, 0x04	; 4
    4152:	0e 94 9e 0e 	call	0x1d3c	; 0x1d3c <UART_u8TX>
    4156:	80 e0       	ldi	r24, 0x00	; 0
    4158:	90 e0       	ldi	r25, 0x00	; 0
    415a:	aa e7       	ldi	r26, 0x7A	; 122
    415c:	b4 e4       	ldi	r27, 0x44	; 68
    415e:	8b 87       	std	Y+11, r24	; 0x0b
    4160:	9c 87       	std	Y+12, r25	; 0x0c
    4162:	ad 87       	std	Y+13, r26	; 0x0d
    4164:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4166:	6b 85       	ldd	r22, Y+11	; 0x0b
    4168:	7c 85       	ldd	r23, Y+12	; 0x0c
    416a:	8d 85       	ldd	r24, Y+13	; 0x0d
    416c:	9e 85       	ldd	r25, Y+14	; 0x0e
    416e:	20 e0       	ldi	r18, 0x00	; 0
    4170:	30 e0       	ldi	r19, 0x00	; 0
    4172:	4a ef       	ldi	r20, 0xFA	; 250
    4174:	54 e4       	ldi	r21, 0x44	; 68
    4176:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    417a:	dc 01       	movw	r26, r24
    417c:	cb 01       	movw	r24, r22
    417e:	8f 83       	std	Y+7, r24	; 0x07
    4180:	98 87       	std	Y+8, r25	; 0x08
    4182:	a9 87       	std	Y+9, r26	; 0x09
    4184:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    4186:	6f 81       	ldd	r22, Y+7	; 0x07
    4188:	78 85       	ldd	r23, Y+8	; 0x08
    418a:	89 85       	ldd	r24, Y+9	; 0x09
    418c:	9a 85       	ldd	r25, Y+10	; 0x0a
    418e:	20 e0       	ldi	r18, 0x00	; 0
    4190:	30 e0       	ldi	r19, 0x00	; 0
    4192:	40 e8       	ldi	r20, 0x80	; 128
    4194:	5f e3       	ldi	r21, 0x3F	; 63
    4196:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    419a:	88 23       	and	r24, r24
    419c:	2c f4       	brge	.+10     	; 0x41a8 <move_voidDC+0x3f8>
		__ticks = 1;
    419e:	81 e0       	ldi	r24, 0x01	; 1
    41a0:	90 e0       	ldi	r25, 0x00	; 0
    41a2:	9e 83       	std	Y+6, r25	; 0x06
    41a4:	8d 83       	std	Y+5, r24	; 0x05
    41a6:	3f c0       	rjmp	.+126    	; 0x4226 <move_voidDC+0x476>
	else if (__tmp > 65535)
    41a8:	6f 81       	ldd	r22, Y+7	; 0x07
    41aa:	78 85       	ldd	r23, Y+8	; 0x08
    41ac:	89 85       	ldd	r24, Y+9	; 0x09
    41ae:	9a 85       	ldd	r25, Y+10	; 0x0a
    41b0:	20 e0       	ldi	r18, 0x00	; 0
    41b2:	3f ef       	ldi	r19, 0xFF	; 255
    41b4:	4f e7       	ldi	r20, 0x7F	; 127
    41b6:	57 e4       	ldi	r21, 0x47	; 71
    41b8:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    41bc:	18 16       	cp	r1, r24
    41be:	4c f5       	brge	.+82     	; 0x4212 <move_voidDC+0x462>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    41c0:	6b 85       	ldd	r22, Y+11	; 0x0b
    41c2:	7c 85       	ldd	r23, Y+12	; 0x0c
    41c4:	8d 85       	ldd	r24, Y+13	; 0x0d
    41c6:	9e 85       	ldd	r25, Y+14	; 0x0e
    41c8:	20 e0       	ldi	r18, 0x00	; 0
    41ca:	30 e0       	ldi	r19, 0x00	; 0
    41cc:	40 e2       	ldi	r20, 0x20	; 32
    41ce:	51 e4       	ldi	r21, 0x41	; 65
    41d0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    41d4:	dc 01       	movw	r26, r24
    41d6:	cb 01       	movw	r24, r22
    41d8:	bc 01       	movw	r22, r24
    41da:	cd 01       	movw	r24, r26
    41dc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    41e0:	dc 01       	movw	r26, r24
    41e2:	cb 01       	movw	r24, r22
    41e4:	9e 83       	std	Y+6, r25	; 0x06
    41e6:	8d 83       	std	Y+5, r24	; 0x05
    41e8:	0f c0       	rjmp	.+30     	; 0x4208 <move_voidDC+0x458>
    41ea:	88 ec       	ldi	r24, 0xC8	; 200
    41ec:	90 e0       	ldi	r25, 0x00	; 0
    41ee:	9c 83       	std	Y+4, r25	; 0x04
    41f0:	8b 83       	std	Y+3, r24	; 0x03
    41f2:	8b 81       	ldd	r24, Y+3	; 0x03
    41f4:	9c 81       	ldd	r25, Y+4	; 0x04
    41f6:	01 97       	sbiw	r24, 0x01	; 1
    41f8:	f1 f7       	brne	.-4      	; 0x41f6 <move_voidDC+0x446>
    41fa:	9c 83       	std	Y+4, r25	; 0x04
    41fc:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    41fe:	8d 81       	ldd	r24, Y+5	; 0x05
    4200:	9e 81       	ldd	r25, Y+6	; 0x06
    4202:	01 97       	sbiw	r24, 0x01	; 1
    4204:	9e 83       	std	Y+6, r25	; 0x06
    4206:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4208:	8d 81       	ldd	r24, Y+5	; 0x05
    420a:	9e 81       	ldd	r25, Y+6	; 0x06
    420c:	00 97       	sbiw	r24, 0x00	; 0
    420e:	69 f7       	brne	.-38     	; 0x41ea <move_voidDC+0x43a>
    4210:	14 c0       	rjmp	.+40     	; 0x423a <move_voidDC+0x48a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4212:	6f 81       	ldd	r22, Y+7	; 0x07
    4214:	78 85       	ldd	r23, Y+8	; 0x08
    4216:	89 85       	ldd	r24, Y+9	; 0x09
    4218:	9a 85       	ldd	r25, Y+10	; 0x0a
    421a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    421e:	dc 01       	movw	r26, r24
    4220:	cb 01       	movw	r24, r22
    4222:	9e 83       	std	Y+6, r25	; 0x06
    4224:	8d 83       	std	Y+5, r24	; 0x05
    4226:	8d 81       	ldd	r24, Y+5	; 0x05
    4228:	9e 81       	ldd	r25, Y+6	; 0x06
    422a:	9a 83       	std	Y+2, r25	; 0x02
    422c:	89 83       	std	Y+1, r24	; 0x01
    422e:	89 81       	ldd	r24, Y+1	; 0x01
    4230:	9a 81       	ldd	r25, Y+2	; 0x02
    4232:	01 97       	sbiw	r24, 0x01	; 1
    4234:	f1 f7       	brne	.-4      	; 0x4232 <move_voidDC+0x482>
    4236:	9a 83       	std	Y+2, r25	; 0x02
    4238:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(1000);
	}
}
    423a:	eb 96       	adiw	r28, 0x3b	; 59
    423c:	0f b6       	in	r0, 0x3f	; 63
    423e:	f8 94       	cli
    4240:	de bf       	out	0x3e, r29	; 62
    4242:	0f be       	out	0x3f, r0	; 63
    4244:	cd bf       	out	0x3d, r28	; 61
    4246:	cf 91       	pop	r28
    4248:	df 91       	pop	r29
    424a:	1f 91       	pop	r17
    424c:	0f 91       	pop	r16
    424e:	ff 90       	pop	r15
    4250:	ef 90       	pop	r14
    4252:	df 90       	pop	r13
    4254:	cf 90       	pop	r12
    4256:	bf 90       	pop	r11
    4258:	af 90       	pop	r10
    425a:	08 95       	ret

0000425c <Timer2_callback>:
void Timer2_callback(void)
{
    425c:	df 93       	push	r29
    425e:	cf 93       	push	r28
    4260:	cd b7       	in	r28, 0x3d	; 61
    4262:	de b7       	in	r29, 0x3e	; 62
	static u8 counter=0;
	static u8 iter=0;
	iter++;
    4264:	80 91 ad 00 	lds	r24, 0x00AD
    4268:	8f 5f       	subi	r24, 0xFF	; 255
    426a:	80 93 ad 00 	sts	0x00AD, r24
	if(25==iter){
    426e:	80 91 ad 00 	lds	r24, 0x00AD
    4272:	89 31       	cpi	r24, 0x19	; 25
    4274:	01 f5       	brne	.+64     	; 0x42b6 <Timer2_callback+0x5a>
		counter++;
    4276:	80 91 ae 00 	lds	r24, 0x00AE
    427a:	8f 5f       	subi	r24, 0xFF	; 255
    427c:	80 93 ae 00 	sts	0x00AE, r24
		temp_u16Read();
    4280:	0e 94 89 1e 	call	0x3d12	; 0x3d12 <temp_u16Read>
		if(temperature<50)
    4284:	80 91 ab 00 	lds	r24, 0x00AB
    4288:	90 91 ac 00 	lds	r25, 0x00AC
    428c:	82 33       	cpi	r24, 0x32	; 50
    428e:	91 05       	cpc	r25, r1
    4290:	28 f4       	brcc	.+10     	; 0x429c <Timer2_callback+0x40>
		{
			EEPROM_voidWrite_Byte(NORMAL_STATE, STATE_LOC);
    4292:	81 e0       	ldi	r24, 0x01	; 1
    4294:	60 e1       	ldi	r22, 0x10	; 16
    4296:	70 e0       	ldi	r23, 0x00	; 0
    4298:	0e 94 a8 1b 	call	0x3750	; 0x3750 <EEPROM_voidWrite_Byte>
		}
		else
		{
			// do nothing
		}
		if(14==counter)
    429c:	80 91 ae 00 	lds	r24, 0x00AE
    42a0:	8e 30       	cpi	r24, 0x0E	; 14
    42a2:	39 f4       	brne	.+14     	; 0x42b2 <Timer2_callback+0x56>
		{
			EEPROM_voidWrite_Byte(ABNORMAL_STATE, STATE_LOC);
    42a4:	83 e0       	ldi	r24, 0x03	; 3
    42a6:	60 e1       	ldi	r22, 0x10	; 16
    42a8:	70 e0       	ldi	r23, 0x00	; 0
    42aa:	0e 94 a8 1b 	call	0x3750	; 0x3750 <EEPROM_voidWrite_Byte>
			counter=0;
    42ae:	10 92 ae 00 	sts	0x00AE, r1
		else
		{
			// do nothing
		}

		iter=0;
    42b2:	10 92 ad 00 	sts	0x00AD, r1
	}


}
    42b6:	cf 91       	pop	r28
    42b8:	df 91       	pop	r29
    42ba:	08 95       	ret

000042bc <__mulsi3>:
    42bc:	62 9f       	mul	r22, r18
    42be:	d0 01       	movw	r26, r0
    42c0:	73 9f       	mul	r23, r19
    42c2:	f0 01       	movw	r30, r0
    42c4:	82 9f       	mul	r24, r18
    42c6:	e0 0d       	add	r30, r0
    42c8:	f1 1d       	adc	r31, r1
    42ca:	64 9f       	mul	r22, r20
    42cc:	e0 0d       	add	r30, r0
    42ce:	f1 1d       	adc	r31, r1
    42d0:	92 9f       	mul	r25, r18
    42d2:	f0 0d       	add	r31, r0
    42d4:	83 9f       	mul	r24, r19
    42d6:	f0 0d       	add	r31, r0
    42d8:	74 9f       	mul	r23, r20
    42da:	f0 0d       	add	r31, r0
    42dc:	65 9f       	mul	r22, r21
    42de:	f0 0d       	add	r31, r0
    42e0:	99 27       	eor	r25, r25
    42e2:	72 9f       	mul	r23, r18
    42e4:	b0 0d       	add	r27, r0
    42e6:	e1 1d       	adc	r30, r1
    42e8:	f9 1f       	adc	r31, r25
    42ea:	63 9f       	mul	r22, r19
    42ec:	b0 0d       	add	r27, r0
    42ee:	e1 1d       	adc	r30, r1
    42f0:	f9 1f       	adc	r31, r25
    42f2:	bd 01       	movw	r22, r26
    42f4:	cf 01       	movw	r24, r30
    42f6:	11 24       	eor	r1, r1
    42f8:	08 95       	ret

000042fa <__udivmodsi4>:
    42fa:	a1 e2       	ldi	r26, 0x21	; 33
    42fc:	1a 2e       	mov	r1, r26
    42fe:	aa 1b       	sub	r26, r26
    4300:	bb 1b       	sub	r27, r27
    4302:	fd 01       	movw	r30, r26
    4304:	0d c0       	rjmp	.+26     	; 0x4320 <__udivmodsi4_ep>

00004306 <__udivmodsi4_loop>:
    4306:	aa 1f       	adc	r26, r26
    4308:	bb 1f       	adc	r27, r27
    430a:	ee 1f       	adc	r30, r30
    430c:	ff 1f       	adc	r31, r31
    430e:	a2 17       	cp	r26, r18
    4310:	b3 07       	cpc	r27, r19
    4312:	e4 07       	cpc	r30, r20
    4314:	f5 07       	cpc	r31, r21
    4316:	20 f0       	brcs	.+8      	; 0x4320 <__udivmodsi4_ep>
    4318:	a2 1b       	sub	r26, r18
    431a:	b3 0b       	sbc	r27, r19
    431c:	e4 0b       	sbc	r30, r20
    431e:	f5 0b       	sbc	r31, r21

00004320 <__udivmodsi4_ep>:
    4320:	66 1f       	adc	r22, r22
    4322:	77 1f       	adc	r23, r23
    4324:	88 1f       	adc	r24, r24
    4326:	99 1f       	adc	r25, r25
    4328:	1a 94       	dec	r1
    432a:	69 f7       	brne	.-38     	; 0x4306 <__udivmodsi4_loop>
    432c:	60 95       	com	r22
    432e:	70 95       	com	r23
    4330:	80 95       	com	r24
    4332:	90 95       	com	r25
    4334:	9b 01       	movw	r18, r22
    4336:	ac 01       	movw	r20, r24
    4338:	bd 01       	movw	r22, r26
    433a:	cf 01       	movw	r24, r30
    433c:	08 95       	ret

0000433e <__divmodsi4>:
    433e:	97 fb       	bst	r25, 7
    4340:	09 2e       	mov	r0, r25
    4342:	05 26       	eor	r0, r21
    4344:	0e d0       	rcall	.+28     	; 0x4362 <__divmodsi4_neg1>
    4346:	57 fd       	sbrc	r21, 7
    4348:	04 d0       	rcall	.+8      	; 0x4352 <__divmodsi4_neg2>
    434a:	d7 df       	rcall	.-82     	; 0x42fa <__udivmodsi4>
    434c:	0a d0       	rcall	.+20     	; 0x4362 <__divmodsi4_neg1>
    434e:	00 1c       	adc	r0, r0
    4350:	38 f4       	brcc	.+14     	; 0x4360 <__divmodsi4_exit>

00004352 <__divmodsi4_neg2>:
    4352:	50 95       	com	r21
    4354:	40 95       	com	r20
    4356:	30 95       	com	r19
    4358:	21 95       	neg	r18
    435a:	3f 4f       	sbci	r19, 0xFF	; 255
    435c:	4f 4f       	sbci	r20, 0xFF	; 255
    435e:	5f 4f       	sbci	r21, 0xFF	; 255

00004360 <__divmodsi4_exit>:
    4360:	08 95       	ret

00004362 <__divmodsi4_neg1>:
    4362:	f6 f7       	brtc	.-4      	; 0x4360 <__divmodsi4_exit>
    4364:	90 95       	com	r25
    4366:	80 95       	com	r24
    4368:	70 95       	com	r23
    436a:	61 95       	neg	r22
    436c:	7f 4f       	sbci	r23, 0xFF	; 255
    436e:	8f 4f       	sbci	r24, 0xFF	; 255
    4370:	9f 4f       	sbci	r25, 0xFF	; 255
    4372:	08 95       	ret

00004374 <__prologue_saves__>:
    4374:	2f 92       	push	r2
    4376:	3f 92       	push	r3
    4378:	4f 92       	push	r4
    437a:	5f 92       	push	r5
    437c:	6f 92       	push	r6
    437e:	7f 92       	push	r7
    4380:	8f 92       	push	r8
    4382:	9f 92       	push	r9
    4384:	af 92       	push	r10
    4386:	bf 92       	push	r11
    4388:	cf 92       	push	r12
    438a:	df 92       	push	r13
    438c:	ef 92       	push	r14
    438e:	ff 92       	push	r15
    4390:	0f 93       	push	r16
    4392:	1f 93       	push	r17
    4394:	cf 93       	push	r28
    4396:	df 93       	push	r29
    4398:	cd b7       	in	r28, 0x3d	; 61
    439a:	de b7       	in	r29, 0x3e	; 62
    439c:	ca 1b       	sub	r28, r26
    439e:	db 0b       	sbc	r29, r27
    43a0:	0f b6       	in	r0, 0x3f	; 63
    43a2:	f8 94       	cli
    43a4:	de bf       	out	0x3e, r29	; 62
    43a6:	0f be       	out	0x3f, r0	; 63
    43a8:	cd bf       	out	0x3d, r28	; 61
    43aa:	09 94       	ijmp

000043ac <__epilogue_restores__>:
    43ac:	2a 88       	ldd	r2, Y+18	; 0x12
    43ae:	39 88       	ldd	r3, Y+17	; 0x11
    43b0:	48 88       	ldd	r4, Y+16	; 0x10
    43b2:	5f 84       	ldd	r5, Y+15	; 0x0f
    43b4:	6e 84       	ldd	r6, Y+14	; 0x0e
    43b6:	7d 84       	ldd	r7, Y+13	; 0x0d
    43b8:	8c 84       	ldd	r8, Y+12	; 0x0c
    43ba:	9b 84       	ldd	r9, Y+11	; 0x0b
    43bc:	aa 84       	ldd	r10, Y+10	; 0x0a
    43be:	b9 84       	ldd	r11, Y+9	; 0x09
    43c0:	c8 84       	ldd	r12, Y+8	; 0x08
    43c2:	df 80       	ldd	r13, Y+7	; 0x07
    43c4:	ee 80       	ldd	r14, Y+6	; 0x06
    43c6:	fd 80       	ldd	r15, Y+5	; 0x05
    43c8:	0c 81       	ldd	r16, Y+4	; 0x04
    43ca:	1b 81       	ldd	r17, Y+3	; 0x03
    43cc:	aa 81       	ldd	r26, Y+2	; 0x02
    43ce:	b9 81       	ldd	r27, Y+1	; 0x01
    43d0:	ce 0f       	add	r28, r30
    43d2:	d1 1d       	adc	r29, r1
    43d4:	0f b6       	in	r0, 0x3f	; 63
    43d6:	f8 94       	cli
    43d8:	de bf       	out	0x3e, r29	; 62
    43da:	0f be       	out	0x3f, r0	; 63
    43dc:	cd bf       	out	0x3d, r28	; 61
    43de:	ed 01       	movw	r28, r26
    43e0:	08 95       	ret

000043e2 <_exit>:
    43e2:	f8 94       	cli

000043e4 <__stop_program>:
    43e4:	ff cf       	rjmp	.-2      	; 0x43e4 <__stop_program>
