// Seed: 2622836079
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  output id_2;
  input id_1;
  type_6(
      !id_2, 1, 1
  );
  logic id_4;
  logic id_5;
  always @(posedge id_3) id_1 <= 1;
  assign id_4 = id_3;
endmodule
