\hypertarget{group___r_c_c___m_c_o2___clock___source}{}\doxysection{RCC MCO2 Clock Source}
\label{group___r_c_c___m_c_o2___clock___source}\index{RCC MCO2 Clock Source@{RCC MCO2 Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_c_c___m_c_o2___clock___source_ga54de4030872bb1307c7d7c8a3bd33131}\label{group___r_c_c___m_c_o2___clock___source_ga54de4030872bb1307c7d7c8a3bd33131}} 
\#define {\bfseries RCC\+\_\+\+MCO2\+SOURCE\+\_\+\+SYSCLK}~(0x00000000U)
\item 
\mbox{\Hypertarget{group___r_c_c___m_c_o2___clock___source_gafe89b9f68a2bf23953bd85302405faef}\label{group___r_c_c___m_c_o2___clock___source_gafe89b9f68a2bf23953bd85302405faef}} 
\#define {\bfseries RCC\+\_\+\+MCO2\+SOURCE\+\_\+\+PLL2\+PCLK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203156a3f57e2c4498999c7901e0defd}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+0}}
\item 
\mbox{\Hypertarget{group___r_c_c___m_c_o2___clock___source_gade7c384e5e76c52d76b589297a8a6934}\label{group___r_c_c___m_c_o2___clock___source_gade7c384e5e76c52d76b589297a8a6934}} 
\#define {\bfseries RCC\+\_\+\+MCO2\+SOURCE\+\_\+\+HSE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fdba9682ff474255248f84e6851932a}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+1}}
\item 
\mbox{\Hypertarget{group___r_c_c___m_c_o2___clock___source_ga706e33338111d8ef82b00a54eba0215c}\label{group___r_c_c___m_c_o2___clock___source_ga706e33338111d8ef82b00a54eba0215c}} 
\#define {\bfseries RCC\+\_\+\+MCO2\+SOURCE\+\_\+\+PLLCLK}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203156a3f57e2c4498999c7901e0defd}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fdba9682ff474255248f84e6851932a}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+1}})
\item 
\mbox{\Hypertarget{group___r_c_c___m_c_o2___clock___source_ga20bb167ab946ae911722e1e7110c5bf7}\label{group___r_c_c___m_c_o2___clock___source_ga20bb167ab946ae911722e1e7110c5bf7}} 
\#define {\bfseries RCC\+\_\+\+MCO2\+SOURCE\+\_\+\+CSICLK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae66a07cf6846bbbf597aa8bf877b682a}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+2}}
\item 
\mbox{\Hypertarget{group___r_c_c___m_c_o2___clock___source_gaff568705fce7a513d96635223fbe1f06}\label{group___r_c_c___m_c_o2___clock___source_gaff568705fce7a513d96635223fbe1f06}} 
\#define {\bfseries RCC\+\_\+\+MCO2\+SOURCE\+\_\+\+LSICLK}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203156a3f57e2c4498999c7901e0defd}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae66a07cf6846bbbf597aa8bf877b682a}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+2}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
