Raya Leviathan , Amir Pnueli, Validating software pipelining optimizations, Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, October 08-11, 2002, Grenoble, France
Hahnsang Kim , Thierry Turletti , Amar Bouali, EPspectra: a formal toolkit for developing DSP software applications, Theory and Practice of Logic Programming, v.6 n.4, p.451-481, July 2006
Peter Brucker , Thomas Kampmeyer, Tabu Search Algorithms for Cyclic Machine Scheduling Problems, Journal of Scheduling, v.8 n.4, p.303-322, July      2005
Alban Douillet , Hongbo Rong , Guang R. Gao, Multi-dimensional kernel generation for loop nest software pipelining, Proceedings of the 12th international conference on Parallel Processing, August 28-September 01, 2006, Dresden, Germany
F. Blachot , Benoît Dupont de Dinechin , Guillaume Huard, SCAN: a heuristic for near-optimal software pipelining, Proceedings of the 12th international conference on Parallel Processing, August 28-September 01, 2006, Dresden, Germany
Wolfram Kahl , Christopher K. Anand , Jacques Carette, Control-Flow semantics for assembly-level data-flow graphs, Proceedings of the 8th international conference on Relational Methods in Computer Science, Proceedings of the 3rd international conference on Applications of Kleene Algebra, February 22-26, 2005, St. Catharines, ON, Canada
Eric D. Scheirer , Barry L. Vercoe, SAOL: The MPEG-4 Structured Audio Orchestra Language, Computer Music Journal, v.23 n.2, p.31-51, June 1999
Shouyi Yin , Pengcheng Zhou , Leibo Liu , Shaojun Wei, Acceleration of Nested Conditionals on CGRAs via Trigger Scheme, Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, p.597-604, November 02-06, 2015, Austin, TX, USA
Zdenek Hanzalek , Claire Hanen, The impact of core precedences in a cyclic RCPSP with precedence delays, Journal of Scheduling, v.18 n.3, p.275-284, June      2015
Mihai T. Lazarescu , Luciano Lavagno, Interactive Trace-Based Analysis Toolset for Manual Parallelization of C Programs, ACM Transactions on Embedded Computing Systems (TECS), v.14 n.1, p.1-20, January 2015
Benoít Dupont De Dinechin , Alix Munier Kordon, Converging to periodic schedules for cyclic scheduling problems with resources and deadlines, Computers and Operations Research, 51, p.227-236, November, 2014
Raúl de la Cruz , Mauricio Araya-Polo, Algorithm 942: Semi-Stencil, ACM Transactions on Mathematical Software (TOMS), v.40 n.3, p.1-39, April 2014
Thomas Carle , Dumitru Potop-Butucaru, Predicate-aware, makespan-preserving software pipelining of scheduling tables, ACM Transactions on Architecture and Code Optimization (TACO), v.11 n.1, p.1-26, February 2014
Nikolai Kim , Andreas Krall, Integrated modulo scheduling and cluster assignment for TI TMS320C64x+ architecture, Proceedings of the 11th Workshop on Optimizations for DSP and Embedded Systems, February 15-15, 2014, Orlando, Florida
Hongbo Rong , Hyunchul Park , Youfeng Wu , Cheng Wang, Just-In-Time Software Pipelining, Proceedings of Annual IEEE/ACM International Symposium on Code Generation and Optimization, February 15-19, 2014, Orlando, FL, USA
Mame Maria Mbaye , Normand Bélanger , Yvon Savaria , Samuel Pierre, Loop acceleration exploration for ASIP architecture, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.4, p.684-696, April 2012
Josep Llosa , Mateo Valero , Eduard Ayguadé , Antonio González, Modulo Scheduling with Reduced Register Pressure, IEEE Transactions on Computers, v.47 n.6, p.625-638, June 1998
Mattias V. Eriksson , Christoph W. Kessler, Integrated Modulo Scheduling for Clustered VLIW Architectures, Proceedings of the 4th International Conference on High Performance Embedded Architectures and Compilers, January 25-28, 2009, Paphos, Cyprus
Joäo M. P. Cardoso, Dynamic loop pipelining in data-driven architectures, Proceedings of the 2nd conference on Computing frontiers, May 04-06, 2005, Ischia, Italy
Javier Zalamea , Josep Llosa , Eduard Ayguadé , Mateo Valero, Register Constrained Modulo Scheduling, IEEE Transactions on Parallel and Distributed Systems, v.15 n.5, p.417-430, May 2004
Eric J. Stotzer , Ernst L. Leiss, Modulo scheduling without overlapped lifetimes, ACM SIGPLAN Notices, v.44 n.7, July 2009
Leonardo Scandolo , César Kunz , Manuel Hermenegildo, Program parallelization using synchronized pipelining, Proceedings of the 19th international conference on Logic-Based Program Synthesis and Transformation, p.173-187, September 01, 2009, Coimbra, Portugal
Eric Stotzer , Ernst Leiss, Modulo scheduling for the TMS320C6x VLIW DSP architecture, ACM SIGPLAN Notices, v.34 n.7, p.28-34, July 1999
Benjamin Goldberg , Emily Crutcher , Chad Huneycutt , Krishna V. Palem, Software Bubbles: Using Predication to Compensate for Aliasing in Software Pipelines, Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques, p.211-221, September 22-25, 2002
Josep Llosa , Stefan M. Freudenberger, Reduced code size modulo scheduling in the absence of hardware support, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Josep Llosa , Mateo Valero , Eduard Ayguadé, Heuristics for register-constrained software pipelining, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.250-261, December 02-04, 1996, Paris, France
Javier Zalamea , Josep Llosa , Eduard Ayguadé , Mateo Valero, Modulo scheduling with integrated register spilling for clustered VLIW architectures, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
Hongbo Rong , Alban Douillet , Guang R. Gao, Register allocation for software pipelined multi-dimensional loops, ACM SIGPLAN Notices, v.40 n.6, June 2005
David López , Josep Llosa , Mateo Valero , Eduard Ayguadé, Cost-Conscious Strategies to Increase Performance of Numerical Programs on Aggressive VLIW Architectures, IEEE Transactions on Computers, v.50 n.10, p.1033-1051, October 2001
Jason Cong , Wei Jiang , Bin Liu , Yi Zou, Automatic memory partitioning and scheduling for throughput and power optimization, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.16 n.2, p.1-25, March 2011
Yanhong A. Liu , Scott D. Stoller , Ning Li , Tom Rothamel, Optimizing aggregate array computations in loops, ACM Transactions on Programming Languages and Systems (TOPLAS), v.27 n.1, p.91-125, January 2005
Santosh G. Nagarakatte , R. Govindarajan, Register allocation and optimal spill code scheduling in software pipelined loops using 0-1 integer linear programming formulation, Proceedings of the 16th international conference on Compiler construction, March 26-30, 2007, Braga, Portugal
Alain Darte , Guillaume Huard, Loop Shifting for Loop Compaction, Proceedings of the 12th International Workshop on Languages and Compilers for Parallel Computing, p.415-431, August 04-06, 1999
Hongbo Rong , Alban Douillet , Guang R. Gao, Register allocation for software pipelined multidimensional loops, ACM Transactions on Programming Languages and Systems (TOPLAS), v.30 n.4, p.1-68, July 2008
Abir Benabid , Claire Hanen, Worst case analysis of decomposed software pipelining for cyclic unitary RCPSP with precedence delays, Journal of Scheduling, v.14 n.5, p.511-522, October   2011
Kalyan Muthukumar , Gautam Doshi, Software Pipelining of Nested Loops, Proceedings of the 10th International Conference on Compiler Construction, p.165-181, April 02-06, 2001
Hongbo Rong , Zhizhong Tang , R. Govindarajan , Alban Douillet , Guang R. Gao, Single-dimension software pipelining for multidimensional loops, ACM Transactions on Architecture and Code Optimization (TACO), v.4 n.1, p.7-es, March 2007
Javier Zalamea , Josep Llosa , Eduard Ayguadé , Mateo Valero, MIRS: modulo scheduling with integrated register spilling, Proceedings of the 14th international conference on Languages and compilers for parallel computing, p.239-253, August 01-03, 2001, Cumberland Falls, KY, USA
Noureddine Chabini , El Mostapha Aboulhamid , Ismaïl Chabini , Yvon Savaria, Scheduling and optimal register placement for synchronous circuits derived using software pipelining techniques, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.10 n.2, p.187-204, April 2005
Yonghong Song , Rong Xu , Cheng Wang , Zhiyuan Li, Improving Data Locality by Array Contraction, IEEE Transactions on Computers, v.53 n.9, p.1073-1084, September 2004
Nagarajan Kandasamy , John P. Hayes , Brian T. Murray, Time-Constrained Failure Diagnosis in Distributed Embedded Systems: Application to Actuator Diagnosis, IEEE Transactions on Parallel and Distributed Systems, v.16 n.3, p.258-270, March 2005
Alex Jones , Debabrata Bagchi , Satrajit Pal , Xiaoyong Tang , Alok Choudhary , Prith Banerjee, PACT HDL: a C compiler targeting ASICs and FPGAs with power and performance optimizations, Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, October 08-11, 2002, Grenoble, France
Hongbo Rong , Alban Douillet , R. Govindarajan , Guang R. Gao, Code Generation for Single-Dimension Software Pipelining of Multi-Dimensional Loops, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, p.175, March 20-24, 2004, Palo Alto, California
Wenlong Li , Haibo Lin , Yu Chen , Zhizhong Tang, Increasing software-pipelined loops in the itanium-like architecture, Proceedings of the Second international conference on Parallel and Distributed Processing and Applications, December 13-15, 2004, Hong Kong, China
Glenn Altemose , Cindy Norris, Register pressure responsive software pipelining, Proceedings of the 2001 ACM symposium on Applied computing, p.626-631, March 2001, Las Vegas, Nevada, USA
Javier Zalamea , Josep Llosa , Eduard Ayguadé , Mateo Valero, Improved spill code generation for software pipelined loops, ACM SIGPLAN Notices, v.35 n.5, p.134-144, May 2000
Markus Pister , Daniel Kästner, Generic software pipelining at the assembly level, Proceedings of the 2005 workshop on Software and compilers for embedded systems, p.50-61, September 29-October 01, 2005, Dallas, Texas
Ivan Llopard , Albert Cohen , Christian Fabre , Jérôme Martin , Henri-Pierre Charles , Christian Bernard, Code generation for an application-specific VLIW processor with clustered, addressable register files, Proceedings of the 10th Workshop on Optimizations for DSP and Embedded Systems, February 24-24, 2013, Shenzhen, China
Yu-Kwong Kwok , Ishfaq Ahmad, On multiprocessor task scheduling using efficient state space search approaches, Journal of Parallel and Distributed Computing, v.65 n.12, p.1515-1532, December 2005
Maria Ayala , Abir Benabid , Christian Artigues , Claire Hanen, The resource-constrained modulo scheduling problem: an experimental study, Computational Optimization and Applications, v.54 n.3, p.645-673, April     2013
Frode E. Sandnes , Oliver Sinnen, A new strategy for multiprocessor scheduling of cyclic task graphs, International Journal of High Performance Computing and Networking, v.3 n.1, p.62-71, September 2005
Malay Haldar , Anshuman Nayak , Alok Choudhary , Prith Banerjee, Automated synthesis of pipelined designs on FPGAs for signal and image processing applications described in MATLAB, Proceedings of the 2001 conference on Asia South Pacific design automation, p.645-648, January 2001, Yokohama, Japan
Nadathur Satish , Changkyu Kim , Jatin Chhugani , Anthony D. Nguyen , Victor W. Lee , Daehyun Kim , Pradeep Dubey, Fast sort on CPUs and GPUs: a case for bandwidth oblivious SIMD sort, Proceedings of the 2010 ACM SIGMOD International Conference on Management of data, June 06-10, 2010, Indianapolis, Indiana, USA
Mark G. Stoodley , Corinna G. Lee, Software pipelining loops with conditional branches, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.262-273, December 02-04, 1996, Paris, France
Xianglong Huang , Steve Carr , Philip Sweany, Loop Transformations for Architectures with Partitioned Register Banks, ACM SIGPLAN Notices, v.36 n.8, p.48-55, Aug. 2001
Gennette Gill , John Hansen , Montek Singh, Loop pipelining for high-throughput stream computation using self-timed rings, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California
Alain Darte , Guillaume Huard, Loop Shifting for Loop Compaction, International Journal of Parallel Programming, v.28 n.5, p.499-534, Oct. 2000
Mihai Budiu , Girish Venkataramani , Tiberiu Chelcea , Seth Copen Goldstein, Spatial computation, ACM SIGARCH Computer Architecture News, v.32 n.5, December 2004
Changkyu Kim , Jatin Chhugani , Nadathur Satish , Eric Sedlar , Anthony D. Nguyen , Tim Kaldewey , Victor W. Lee , Scott A. Brandt , Pradeep Dubey, FAST: fast architecture sensitive tree search on modern CPUs and GPUs, Proceedings of the 2010 ACM SIGMOD International Conference on Management of data, June 06-10, 2010, Indianapolis, Indiana, USA
Changkyu Kim , Jatin Chhugani , Nadathur Satish , Eric Sedlar , Anthony D. Nguyen , Tim Kaldewey , Victor W. Lee , Scott A. Brandt , Pradeep Dubey, Designing fast architecture-sensitive tree search on modern multicore/many-core processors, ACM Transactions on Database Systems (TODS), v.36 n.4, p.1-34, December 2011
Yi Qian , Steve Carr , Philip Sweany, Loop fusion for clustered VLIW architectures, ACM SIGPLAN Notices, v.37 n.7, July 2002
Mingxuan Yuan , Zonghua Gu , Xiuqiang He , Xue Liu , Lei Jiang, Hardware/software partitioning and pipelined scheduling on runtime reconfigurable FPGAs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.15 n.2, p.1-41, February 2010
Yosi Ben-Asher , Danny Meisler, Towards a source level compiler: source level modulo scheduling, Program analysis and compilation, theory and practice: essays dedicated to Reinhard Wilhelm on the occasion of his 60th birthday, Springer-Verlag, Berlin, Heidelberg, 2007
Rani Gnanaolivu , Theodore S. Norvell , Ramachandran Venkatesan, Analysis of Inner-Loop Mapping onto Coarse-Grained Reconfigurable Architectures Using Hybrid Particle Swarm Optimization, International Journal of Organizational and Collective Intelligence, v.2 n.2, p.17-35, April 2011
V. V. Rubanov , A. I. Grinevich , D. A. Markovtsev, Specific optimization features in a C compiler for DSPs, Programming and Computing Software, v.32 n.1, p.19-30, January   2006
Jinyong Lee , Jongwon Lee , Jongeun Lee , Yunheung Paek, Improving performance of loops on DIAM-based VLIW architectures, Proceedings of the 2014 SIGPLAN/SIGBED conference on Languages, compilers and tools for embedded systems, June 12-13, 2014, Edinburgh, United Kingdom
Geoffrey Ndu , Javier Navaridas , Mikel Luján, CHO: towards a benchmark suite for OpenCL FPGA accelerators, Proceedings of the 3rd International Workshop on OpenCL, p.1-10, May 12-13, 2015, Palo Alto, California
Suhyun Kim , Soo-Mook Moon , Jinpyo Park , Kemal Ebcioglu, Unroll-Based Copy Elimination for Enhanced Pipeline Scheduling, IEEE Transactions on Computers, v.51 n.9, p.977-994, September 2002
Noureddine Chabini , Wayne Wolf, An approach for integrating basic retiming and software pipelining, Proceedings of the 4th ACM international conference on Embedded software, September 27-29, 2004, Pisa, Italy
Hongbo Rong , Zhizhong Tang , R. Govindarajan , Alban Douillet , Guang R. Gao, Single-Dimension Software Pipelining for Multi-Dimensional Loops, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, p.163, March 20-24, 2004, Palo Alto, California
Yixin Shou , Robert A. van Engelen, Automatic SIMD vectorization of chains of recurrences, Proceedings of the 22nd annual international conference on Supercomputing, June 07-12, 2008, Island of Kos, Greece
Zhiyuan Li , Yonghong Song, Automatic tiling of iterative stencil loops, ACM Transactions on Programming Languages and Systems (TOPLAS), v.26 n.6, p.975-1028, November 2004
Suhyun Kim , Soo-Mook Moon , Jinpyo Park , HanSaem Yun, Unroll-Based Copy Elimination for Enhanced Pipeline Scheduling, Proceedings of the 12th International Workshop on Languages and Compilers for Parallel Computing, p.85-99, August 04-06, 1999
Lakshminarayanan Renganarayana , U. Ramakrishna , Sanjay Rajopadhye, Combined ILP and register tiling: analytical model and optimization framework, Proceedings of the 18th international conference on Languages and Compilers for Parallel Computing, p.244-258, October 20-22, 2005, Hawthorne, NY
Pohsiang Hsu , K. J. R. Liu, Software optimization of video codecs on pentium processor with MMX technology, EURASIP Journal on Applied Signal Processing, v.2001 n.1, p.100-109, 1 January 2001
Kieron Turkington , George A. Constantinides , Konstantinos Masselos , Peter Y. K. Cheung, Outer loop pipelining for application specific datapaths in FPGAs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.10, p.1268-1280, October 2008
Anne Benoit , Ümit V. Çatalyürek , Yves Robert , Erik Saule, A survey of pipelined workflow scheduling: Models and algorithms, ACM Computing Surveys (CSUR), v.45 n.4, p.1-36, August 2013
Pierre-Yves Calland , Alain Darte , Yves Robert, Circuit Retiming Applied to Decomposed Software Pipelining, IEEE Transactions on Parallel and Distributed Systems, v.9 n.1, p.24-35, January 1998
Vicki H. Allan , U. R. Shah , K. M. Reddy, Petri net versus modulo scheduling for software pipelining, Proceedings of the 28th annual international symposium on Microarchitecture, p.105-110, November 29-December 01, 1995, Ann Arbor, Michigan, United States
Perttu Salmela , Pekka Jääskeläinen , Tuomas Järvinen , Jarmo Takala, Software pipelining support for transport triggered architecture processors, Proceedings of the 6th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation, July 17-20, 2006, Samos, Greece
Josep Llosa , Eduard Ayguadé , Mateo Valero, Quantitative Evaluation of Register Pressure on Software Pipelined Loops, International Journal of Parallel Programming, v.26 n.2, p.121-142, April 1, 1998
N. Zingirian , Massimo Maresca, Run-Time Support to Register Allocation for Loop Parallelization of Image Processing Programs, Proceedings of the 8th International Conference on High-Performance Computing and Networking, p.343-352, May 08-10, 2000
SangMin Shim , Soo-Mook Moon, Split-Path Enhanced Pipeline Scheduling, IEEE Transactions on Parallel and Distributed Systems, v.14 n.5, p.447-462, May 2003
Francisco Barat , Murali Jayapala , Pieter Op de Beeck , Geert Deconinck , K. U. Leuven, Software Pipelining for Coarse-Grained Reconfigurable Instruction Set Processors, Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design, p.338, January 07-11, 2002
Jan Hoogerbrugge , Lex Augusteijn, Pipelined Java Virtual Machine Interpreters, Proceedings of the 9th International Conference on Compiler Construction, p.35-49, March 25-April 02, 2000
Darin Petkov , Randolph E. Harr , Saman P. Amarasinghe, Efficient Pipelining of Nested Loops: Unroll-and-Squash, Proceedings of the 16th International Parallel and Distributed Processing Symposium, p.136, April 15-19, 2002
R. Govindarajan , Guang R. Gao , Palash Desai, Minimizing Buffer Requirements under Rate-Optimal Schedule in Regular Dataflow Networks, Journal of VLSI Signal Processing Systems, v.31 n.3, p.207-229, July 2002
R. Govindarajan , Guang R. Gao , Palash Desai, Minimizing Buffer Requirements under Rate-Optimal Schedule in Regular Dataflow Networks, Journal of VLSI Signal Processing Systems, v.31 n.3, p.207-229, July 2002
Luciano Lavagno , Mihai T. Lazarescu , Ioannis Papaefstathiou , Andreas Brokalakis , Johan Walters , Bart Kienhuis , Florian Schäfer, HEAP: A Highly Efficient Adaptive multi-Processor framework, Microprocessors & Microsystems, v.37 n.8, p.1050-1062, November, 2013
Lamia Djoudi , Jean-Thomas Acquaviva , Denis Barthou, Compositional approach applied to loop specialization, Proceedings of the 13th international Euro-Par conference on Parallel Processing, August 28-31, 2007, Rennes, France
Qiang Liu , Tim Todman , Wayne Luk , George A. Constantinides, Automated Mapping of the MapReduce Pattern onto Parallel Computing Platforms, Journal of Signal Processing Systems, v.67 n.1, p.65-78, April     2012
Doosan Cho , Ravi Ayyagari , Gang-Ryung Uh , Yunheung Paek, Preprocessing strategy for effective modulo scheduling on multi-issue digital signal processors, Proceedings of the 16th international conference on Compiler construction, March 26-30, 2007, Braga, Portugal
Christian Zinner , Wilfried Kubinger , Richard Isaacs, Pfelib: a performance primitives library for embedded vision, EURASIP Journal on Embedded Systems, v.2007 n.1, p.28-28, January 2007
Pedro C. Diniz , João M. P. Cardoso, Code transformations for embedded reconfigurable computing architectures, Proceedings of the 3rd international summer school conference on Generative and transformational techniques in software engineering III, July 06-11, 2009, Braga, Portugal
Johannes Fürtler , Konrad J. Mayer , Werner Krattenthaler , Ivan Bajla, SPOT: development tool for software pipeline optimization for VLIW-DSPs used in real-time image processing, Real-Time Imaging, v.9 n.6, p.387-399, December 2003
Raúl De La Cruz , Mauricio Araya-Polo , José María Cela, Introducing the semi-stencil algorithm, Proceedings of the 8th international conference on Parallel processing and applied mathematics: Part I, September 13-16, 2009, Wroclaw, Poland
YuXing Tang , Kun Deng , HongJia Cao , XingMing Zhou, Trace-Based runtime instruction rescheduling for architecture extension, Proceedings of the Second international conference on Embedded Software and Systems, December 16-18, 2005, Xi'an, China
Min Li , David Novo , Bruno Bougard , Liesbet Van Der Perre , Francky Catthoor, Generic multi-phase software-pipelined Partial-FFT on instruction-level-parallel architectures and SDR baseband applications, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany
Han-Saem Yun , Jihong Kim , Soo-Mook Moon, A First Step Towards Time Optimal Software Pipelining of Loops with Control Flows, Proceedings of the 10th International Conference on Compiler Construction, p.182-199, April 02-06, 2001
Min Li , Bruno Bougard , Weiyu Xu , David Novo , Liesbet Van Der Perre , Francky Catthoor, Optimizing near-ML MIMO detector for SDR baseband on parallel programmable architectures, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany
L. Wang , Ted C. Yang, On the Boosting of Instruction Scheduling by Renaming, The Journal of Supercomputing, v.19 n.2, p.173-197, June 2001
PřEmysl ŠCha , Zdenk HanzáLek, Deadline constrained cyclic scheduling on pipelined dedicated processors considering multiprocessor tasks and changeover times, Mathematical and Computer Modelling: An International Journal, v.47 n.9-10, p.925-942, May, 2008
Steve Carr , Philip Sweany, An experimental evaluation of scalar replacement on scientific benchmarks, Software—Practice & Experience, v.33 n.15, p.1419-1445, December 2003
Srikanth Kurra , Neeraj Kumar Singh , Preeti Ranjan Panda, The impact of loop unrolling on controller delay in high level synthesis, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
A. E. Doroshenko , D. V. Ragozin, Using Graph Models in Retargetable Optimizing Compilers for Microprocessors with VLIW Architectures, Cybernetics and Systems Analysis, v.39 n.2, p.192-211, March-April 2003
C. Mucci , F. Campi , A. Deledda , A. Fazzi , M. Ferri , M. Bocchi, A Cycle-Accurate ISS for a Dynamically Reconfigurable Processor Architecture, Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3, p.160.1, April 04-08, 2005
D. Skraparlis , J. D. Kanellopoulos, Full length article: Design of pre-processing algorithms for efficient MIMO-OFDM receiver architectures, Physical Communication, v.3 n.1, p.37-47, March, 2010
S. Sriram , Edward A. Lee, Determining the Order of Processor Transactions in StaticallyScheduled Multiprocessors, Journal of VLSI Signal Processing Systems, v.15 n.3, p.207-220, March 1997
S. Sriram , Edward A. Lee, Determining the Order of Processor Transactions in Statically Scheduled Multiprocessors, Journal of VLSI Signal Processing Systems, v.15 n.3, p.207-220, March 1997
Grigorios Dimitroulakos , Nikos Kostaras , Michalis D. Galanis , Costas E. Goutis, Compiler assisted architectural exploration framework for coarse grained reconfigurable arrays, The Journal of Supercomputing, v.48 n.2, p.115-151, May       2009
Andrew Craik , Wayne Kelly, Using ownership to reason about inherent parallelism in object-oriented programs, Proceedings of the 19th joint European conference on Theory and Practice of Software, international conference on Compiler Construction, March 20-28, 2010, Paphos, Cyprus
Min Li , David Novo , Bruno Bougard , Trevor Carlson , Liesbet Van Der Perre , Francky Catthoor, Generic multiphase software pipelined partial FFT on instruction level parallel architectures, IEEE Transactions on Signal Processing, v.57 n.4, p.1604-1615, April 2009
Coskun Mermer , Donglok Kim , Yongmin Kim, Efficient 2D FFT implementation on mediaprocessors, Parallel Computing, v.29 n.6, p.691-709, June 2003
Tang-Hsun Tu , Chih-Wen Hsueh , Ja-Ling Wu, Batch-pipelining for multicore H.264 decoding, Journal of Visual Communication and Image Representation, v.23 n.5, p.742-752, July, 2012
Grigorios Dimitroulakos , Stavros Georgiopoulos , Michalis D. Galanis , Costas E. Goutis, Resource aware mapping on coarse grained reconfigurable arrays, Microprocessors & Microsystems, v.33 n.2, p.91-105, March, 2009
Erik R. Altman , Guang R. Gao, Optimal Modulo Scheduling Through Enumeration, International Journal of Parallel Programming, v.26 n.3, p.313-344, June 1998
N. Sreraman , R. Govindarajan, A Vectorizing Compiler for Multimedia Extensions, International Journal of Parallel Programming, v.28 n.4, p.363-400, August 2000
Nadathur Satish , Changkyu Kim , Jatin Chhugani , Pradeep Dubey, Large-scale energy-efficient graph traversal: a path to efficient data-intensive supercomputing, Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis, November 10-16, 2012, Salt Lake City, Utah
Gorker Alp Malazgirt , Arda Yurdakul , Smail Niar, Customizing VLIW processors from dynamically profiled execution traces, Microprocessors & Microsystems, v.39 n.8, p.656-673, November 2015
