Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Nov 19 09:54:36 2025
| Host         : 612-39 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.882        0.000                      0                  269        0.151        0.000                      0                  269        4.500        0.000                       0                   173  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             4.882        0.000                      0                  269        0.151        0.000                      0                  269        4.500        0.000                       0                   173  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.882ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.882ns  (required time - arrival time)
  Source:                 u_uart_recv/bit_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_recv/data_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 1.217ns (26.262%)  route 3.417ns (73.738%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.233ns = ( 15.233 - 10.000 ) 
    Source Clock Delay      (SCD):    5.542ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.885     5.542    u_uart_recv/CLK
    SLICE_X5Y182         FDCE                                         r  u_uart_recv/bit_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y182         FDCE (Prop_fdce_C_Q)         0.419     5.961 f  u_uart_recv/bit_cnt_reg[8]/Q
                         net (fo=3, routed)           1.011     6.971    u_uart_recv/bit_cnt_reg_n_0_[8]
    SLICE_X6Y182         LUT4 (Prop_lut4_I2_O)        0.318     7.289 f  u_uart_recv/data_reg[7]_i_3/O
                         net (fo=1, routed)           0.637     7.926    u_uart_recv/data_reg[7]_i_3_n_0
    SLICE_X5Y182         LUT6 (Prop_lut6_I0_O)        0.328     8.254 f  u_uart_recv/data_reg[7]_i_2/O
                         net (fo=8, routed)           1.125     9.379    u_uart_recv/data_reg[7]_i_2_n_0
    SLICE_X1Y180         LUT5 (Prop_lut5_I0_O)        0.152     9.531 r  u_uart_recv/data_reg[7]_i_1/O
                         net (fo=1, routed)           0.645    10.176    u_uart_recv/data_reg[7]_i_1_n_0
    SLICE_X1Y181         FDCE                                         r  u_uart_recv/data_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.757    15.233    u_uart_recv/CLK
    SLICE_X1Y181         FDCE                                         r  u_uart_recv/data_reg_reg[7]/C
                         clock pessimism              0.268    15.501    
                         clock uncertainty           -0.035    15.466    
    SLICE_X1Y181         FDCE (Setup_fdce_C_CE)      -0.407    15.059    u_uart_recv/data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  4.882    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 u_uart_recv/bit_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_recv/data_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 1.217ns (26.952%)  route 3.298ns (73.048%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 15.232 - 10.000 ) 
    Source Clock Delay      (SCD):    5.542ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.885     5.542    u_uart_recv/CLK
    SLICE_X5Y182         FDCE                                         r  u_uart_recv/bit_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y182         FDCE (Prop_fdce_C_Q)         0.419     5.961 f  u_uart_recv/bit_cnt_reg[8]/Q
                         net (fo=3, routed)           1.011     6.971    u_uart_recv/bit_cnt_reg_n_0_[8]
    SLICE_X6Y182         LUT4 (Prop_lut4_I2_O)        0.318     7.289 f  u_uart_recv/data_reg[7]_i_3/O
                         net (fo=1, routed)           0.637     7.926    u_uart_recv/data_reg[7]_i_3_n_0
    SLICE_X5Y182         LUT6 (Prop_lut6_I0_O)        0.328     8.254 f  u_uart_recv/data_reg[7]_i_2/O
                         net (fo=8, routed)           1.127     9.381    u_uart_recv/data_reg[7]_i_2_n_0
    SLICE_X1Y180         LUT5 (Prop_lut5_I0_O)        0.152     9.533 r  u_uart_recv/data_reg[4]_i_1/O
                         net (fo=1, routed)           0.524    10.057    u_uart_recv/data_reg[4]_i_1_n_0
    SLICE_X1Y179         FDCE                                         r  u_uart_recv/data_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.756    15.232    u_uart_recv/CLK
    SLICE_X1Y179         FDCE                                         r  u_uart_recv/data_reg_reg[4]/C
                         clock pessimism              0.268    15.500    
                         clock uncertainty           -0.035    15.465    
    SLICE_X1Y179         FDCE (Setup_fdce_C_CE)      -0.413    15.052    u_uart_recv/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -10.057    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             5.083ns  (required time - arrival time)
  Source:                 u_uart_send/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_send/data_index_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 1.270ns (28.408%)  route 3.201ns (71.592%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 14.987 - 10.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.630     5.286    u_uart_send/CLK
    SLICE_X8Y109         FDCE                                         r  u_uart_send/bit_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDCE (Prop_fdce_C_Q)         0.518     5.804 r  u_uart_send/bit_cnt_reg[3]/Q
                         net (fo=2, routed)           0.810     6.615    u_uart_send/bit_cnt_reg[3]
    SLICE_X9Y110         LUT4 (Prop_lut4_I1_O)        0.124     6.739 f  u_uart_send/FSM_sequential_current_state[1]_i_3/O
                         net (fo=1, routed)           0.407     7.146    u_uart_send/FSM_sequential_current_state[1]_i_3_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I0_O)        0.124     7.270 f  u_uart_send/FSM_sequential_current_state[1]_i_2/O
                         net (fo=14, routed)          0.619     7.889    u_uart_send/FSM_sequential_current_state[1]_i_2_n_0
    SLICE_X9Y112         LUT3 (Prop_lut3_I2_O)        0.150     8.039 r  u_uart_send/data_index[3]_i_3/O
                         net (fo=5, routed)           0.826     8.865    u_uart_send/data_index[3]_i_3_n_0
    SLICE_X9Y110         LUT3 (Prop_lut3_I2_O)        0.354     9.219 r  u_uart_send/data_index[3]_i_1__0/O
                         net (fo=4, routed)           0.538     9.757    u_uart_send/data_index[3]_i_1__0_n_0
    SLICE_X10Y110        FDCE                                         r  u_uart_send/data_index_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.512    14.987    u_uart_send/CLK
    SLICE_X10Y110        FDCE                                         r  u_uart_send/data_index_reg[2]/C
                         clock pessimism              0.259    15.246    
                         clock uncertainty           -0.035    15.211    
    SLICE_X10Y110        FDCE (Setup_fdce_C_CE)      -0.371    14.840    u_uart_send/data_index_reg[2]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                  5.083    

Slack (MET) :             5.083ns  (required time - arrival time)
  Source:                 u_uart_send/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_send/data_index_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 1.270ns (28.408%)  route 3.201ns (71.592%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 14.987 - 10.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.630     5.286    u_uart_send/CLK
    SLICE_X8Y109         FDCE                                         r  u_uart_send/bit_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDCE (Prop_fdce_C_Q)         0.518     5.804 r  u_uart_send/bit_cnt_reg[3]/Q
                         net (fo=2, routed)           0.810     6.615    u_uart_send/bit_cnt_reg[3]
    SLICE_X9Y110         LUT4 (Prop_lut4_I1_O)        0.124     6.739 f  u_uart_send/FSM_sequential_current_state[1]_i_3/O
                         net (fo=1, routed)           0.407     7.146    u_uart_send/FSM_sequential_current_state[1]_i_3_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I0_O)        0.124     7.270 f  u_uart_send/FSM_sequential_current_state[1]_i_2/O
                         net (fo=14, routed)          0.619     7.889    u_uart_send/FSM_sequential_current_state[1]_i_2_n_0
    SLICE_X9Y112         LUT3 (Prop_lut3_I2_O)        0.150     8.039 r  u_uart_send/data_index[3]_i_3/O
                         net (fo=5, routed)           0.826     8.865    u_uart_send/data_index[3]_i_3_n_0
    SLICE_X9Y110         LUT3 (Prop_lut3_I2_O)        0.354     9.219 r  u_uart_send/data_index[3]_i_1__0/O
                         net (fo=4, routed)           0.538     9.757    u_uart_send/data_index[3]_i_1__0_n_0
    SLICE_X10Y110        FDCE                                         r  u_uart_send/data_index_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.512    14.987    u_uart_send/CLK
    SLICE_X10Y110        FDCE                                         r  u_uart_send/data_index_reg[3]/C
                         clock pessimism              0.259    15.246    
                         clock uncertainty           -0.035    15.211    
    SLICE_X10Y110        FDCE (Setup_fdce_C_CE)      -0.371    14.840    u_uart_send/data_index_reg[3]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                  5.083    

Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 u_uart_recv/bit_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_recv/data_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.189ns (26.238%)  route 3.343ns (73.762%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 15.232 - 10.000 ) 
    Source Clock Delay      (SCD):    5.542ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.885     5.542    u_uart_recv/CLK
    SLICE_X5Y182         FDCE                                         r  u_uart_recv/bit_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y182         FDCE (Prop_fdce_C_Q)         0.419     5.961 f  u_uart_recv/bit_cnt_reg[8]/Q
                         net (fo=3, routed)           1.011     6.971    u_uart_recv/bit_cnt_reg_n_0_[8]
    SLICE_X6Y182         LUT4 (Prop_lut4_I2_O)        0.318     7.289 f  u_uart_recv/data_reg[7]_i_3/O
                         net (fo=1, routed)           0.637     7.926    u_uart_recv/data_reg[7]_i_3_n_0
    SLICE_X5Y182         LUT6 (Prop_lut6_I0_O)        0.328     8.254 f  u_uart_recv/data_reg[7]_i_2/O
                         net (fo=8, routed)           1.127     9.381    u_uart_recv/data_reg[7]_i_2_n_0
    SLICE_X1Y180         LUT5 (Prop_lut5_I0_O)        0.124     9.505 r  u_uart_recv/data_reg[1]_i_1/O
                         net (fo=1, routed)           0.568    10.074    u_uart_recv/data_reg[1]_i_1_n_0
    SLICE_X1Y180         FDCE                                         r  u_uart_recv/data_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.756    15.232    u_uart_recv/CLK
    SLICE_X1Y180         FDCE                                         r  u_uart_recv/data_reg_reg[1]/C
                         clock pessimism              0.268    15.500    
                         clock uncertainty           -0.035    15.465    
    SLICE_X1Y180         FDCE (Setup_fdce_C_CE)      -0.205    15.260    u_uart_recv/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.260    
                         arrival time                         -10.074    
  -------------------------------------------------------------------
                         slack                                  5.186    

Slack (MET) :             5.236ns  (required time - arrival time)
  Source:                 u_uart_send/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_send/data_index_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 1.270ns (29.664%)  route 3.011ns (70.336%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 14.987 - 10.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.630     5.286    u_uart_send/CLK
    SLICE_X8Y109         FDCE                                         r  u_uart_send/bit_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDCE (Prop_fdce_C_Q)         0.518     5.804 r  u_uart_send/bit_cnt_reg[3]/Q
                         net (fo=2, routed)           0.810     6.615    u_uart_send/bit_cnt_reg[3]
    SLICE_X9Y110         LUT4 (Prop_lut4_I1_O)        0.124     6.739 f  u_uart_send/FSM_sequential_current_state[1]_i_3/O
                         net (fo=1, routed)           0.407     7.146    u_uart_send/FSM_sequential_current_state[1]_i_3_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I0_O)        0.124     7.270 f  u_uart_send/FSM_sequential_current_state[1]_i_2/O
                         net (fo=14, routed)          0.619     7.889    u_uart_send/FSM_sequential_current_state[1]_i_2_n_0
    SLICE_X9Y112         LUT3 (Prop_lut3_I2_O)        0.150     8.039 r  u_uart_send/data_index[3]_i_3/O
                         net (fo=5, routed)           0.826     8.865    u_uart_send/data_index[3]_i_3_n_0
    SLICE_X9Y110         LUT3 (Prop_lut3_I2_O)        0.354     9.219 r  u_uart_send/data_index[3]_i_1__0/O
                         net (fo=4, routed)           0.349     9.568    u_uart_send/data_index[3]_i_1__0_n_0
    SLICE_X11Y110        FDCE                                         r  u_uart_send/data_index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.512    14.987    u_uart_send/CLK
    SLICE_X11Y110        FDCE                                         r  u_uart_send/data_index_reg[0]/C
                         clock pessimism              0.259    15.246    
                         clock uncertainty           -0.035    15.211    
    SLICE_X11Y110        FDCE (Setup_fdce_C_CE)      -0.407    14.804    u_uart_send/data_index_reg[0]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                  5.236    

Slack (MET) :             5.236ns  (required time - arrival time)
  Source:                 u_uart_send/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_send/data_index_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 1.270ns (29.664%)  route 3.011ns (70.336%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 14.987 - 10.000 ) 
    Source Clock Delay      (SCD):    5.286ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.630     5.286    u_uart_send/CLK
    SLICE_X8Y109         FDCE                                         r  u_uart_send/bit_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDCE (Prop_fdce_C_Q)         0.518     5.804 r  u_uart_send/bit_cnt_reg[3]/Q
                         net (fo=2, routed)           0.810     6.615    u_uart_send/bit_cnt_reg[3]
    SLICE_X9Y110         LUT4 (Prop_lut4_I1_O)        0.124     6.739 f  u_uart_send/FSM_sequential_current_state[1]_i_3/O
                         net (fo=1, routed)           0.407     7.146    u_uart_send/FSM_sequential_current_state[1]_i_3_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I0_O)        0.124     7.270 f  u_uart_send/FSM_sequential_current_state[1]_i_2/O
                         net (fo=14, routed)          0.619     7.889    u_uart_send/FSM_sequential_current_state[1]_i_2_n_0
    SLICE_X9Y112         LUT3 (Prop_lut3_I2_O)        0.150     8.039 r  u_uart_send/data_index[3]_i_3/O
                         net (fo=5, routed)           0.826     8.865    u_uart_send/data_index[3]_i_3_n_0
    SLICE_X9Y110         LUT3 (Prop_lut3_I2_O)        0.354     9.219 r  u_uart_send/data_index[3]_i_1__0/O
                         net (fo=4, routed)           0.349     9.568    u_uart_send/data_index[3]_i_1__0_n_0
    SLICE_X11Y110        FDCE                                         r  u_uart_send/data_index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.512    14.987    u_uart_send/CLK
    SLICE_X11Y110        FDCE                                         r  u_uart_send/data_index_reg[1]/C
                         clock pessimism              0.259    15.246    
                         clock uncertainty           -0.035    15.211    
    SLICE_X11Y110        FDCE (Setup_fdce_C_CE)      -0.407    14.804    u_uart_send/data_index_reg[1]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                  5.236    

Slack (MET) :             5.300ns  (required time - arrival time)
  Source:                 u_uart_recv/bit_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_recv/data_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 1.215ns (28.975%)  route 2.978ns (71.025%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 15.232 - 10.000 ) 
    Source Clock Delay      (SCD):    5.542ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.885     5.542    u_uart_recv/CLK
    SLICE_X5Y182         FDCE                                         r  u_uart_recv/bit_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y182         FDCE (Prop_fdce_C_Q)         0.419     5.961 f  u_uart_recv/bit_cnt_reg[8]/Q
                         net (fo=3, routed)           1.011     6.971    u_uart_recv/bit_cnt_reg_n_0_[8]
    SLICE_X6Y182         LUT4 (Prop_lut4_I2_O)        0.318     7.289 f  u_uart_recv/data_reg[7]_i_3/O
                         net (fo=1, routed)           0.637     7.926    u_uart_recv/data_reg[7]_i_3_n_0
    SLICE_X5Y182         LUT6 (Prop_lut6_I0_O)        0.328     8.254 f  u_uart_recv/data_reg[7]_i_2/O
                         net (fo=8, routed)           0.759     9.013    u_uart_recv/data_reg[7]_i_2_n_0
    SLICE_X2Y180         LUT5 (Prop_lut5_I0_O)        0.150     9.163 r  u_uart_recv/data_reg[6]_i_1/O
                         net (fo=1, routed)           0.572     9.735    u_uart_recv/data_reg[6]_i_1_n_0
    SLICE_X3Y180         FDCE                                         r  u_uart_recv/data_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.756    15.232    u_uart_recv/CLK
    SLICE_X3Y180         FDCE                                         r  u_uart_recv/data_reg_reg[6]/C
                         clock pessimism              0.268    15.500    
                         clock uncertainty           -0.035    15.465    
    SLICE_X3Y180         FDCE (Setup_fdce_C_CE)      -0.429    15.036    u_uart_recv/data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  5.300    

Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 u_uart_recv/bit_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_recv/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 1.189ns (27.699%)  route 3.104ns (72.301%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 15.232 - 10.000 ) 
    Source Clock Delay      (SCD):    5.542ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.885     5.542    u_uart_recv/CLK
    SLICE_X5Y182         FDCE                                         r  u_uart_recv/bit_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y182         FDCE (Prop_fdce_C_Q)         0.419     5.961 f  u_uart_recv/bit_cnt_reg[8]/Q
                         net (fo=3, routed)           1.011     6.971    u_uart_recv/bit_cnt_reg_n_0_[8]
    SLICE_X6Y182         LUT4 (Prop_lut4_I2_O)        0.318     7.289 f  u_uart_recv/data_reg[7]_i_3/O
                         net (fo=1, routed)           0.637     7.926    u_uart_recv/data_reg[7]_i_3_n_0
    SLICE_X5Y182         LUT6 (Prop_lut6_I0_O)        0.328     8.254 f  u_uart_recv/data_reg[7]_i_2/O
                         net (fo=8, routed)           1.125     9.379    u_uart_recv/data_reg[7]_i_2_n_0
    SLICE_X1Y180         LUT5 (Prop_lut5_I0_O)        0.124     9.503 r  u_uart_recv/data_reg[0]_i_1/O
                         net (fo=1, routed)           0.331     9.834    u_uart_recv/data_reg[0]_i_1_n_0
    SLICE_X0Y179         FDCE                                         r  u_uart_recv/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.756    15.232    u_uart_recv/CLK
    SLICE_X0Y179         FDCE                                         r  u_uart_recv/data_reg_reg[0]/C
                         clock pessimism              0.268    15.500    
                         clock uncertainty           -0.035    15.465    
    SLICE_X0Y179         FDCE (Setup_fdce_C_CE)      -0.205    15.260    u_uart_recv/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.260    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  5.425    

Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 u_uart_recv/bit_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_recv/data_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 1.189ns (28.867%)  route 2.930ns (71.133%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 15.232 - 10.000 ) 
    Source Clock Delay      (SCD):    5.542ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.885     5.542    u_uart_recv/CLK
    SLICE_X5Y182         FDCE                                         r  u_uart_recv/bit_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y182         FDCE (Prop_fdce_C_Q)         0.419     5.961 f  u_uart_recv/bit_cnt_reg[8]/Q
                         net (fo=3, routed)           1.011     6.971    u_uart_recv/bit_cnt_reg_n_0_[8]
    SLICE_X6Y182         LUT4 (Prop_lut4_I2_O)        0.318     7.289 f  u_uart_recv/data_reg[7]_i_3/O
                         net (fo=1, routed)           0.637     7.926    u_uart_recv/data_reg[7]_i_3_n_0
    SLICE_X5Y182         LUT6 (Prop_lut6_I0_O)        0.328     8.254 f  u_uart_recv/data_reg[7]_i_2/O
                         net (fo=8, routed)           0.762     9.016    u_uart_recv/data_reg[7]_i_2_n_0
    SLICE_X2Y180         LUT5 (Prop_lut5_I0_O)        0.124     9.140 r  u_uart_recv/data_reg[2]_i_1/O
                         net (fo=1, routed)           0.521     9.661    u_uart_recv/data_reg[2]_i_1_n_0
    SLICE_X2Y180         FDCE                                         r  u_uart_recv/data_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.756    15.232    u_uart_recv/CLK
    SLICE_X2Y180         FDCE                                         r  u_uart_recv/data_reg_reg[2]/C
                         clock pessimism              0.268    15.500    
                         clock uncertainty           -0.035    15.465    
    SLICE_X2Y180         FDCE (Setup_fdce_C_CE)      -0.169    15.296    u_uart_recv/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                  5.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_id_sender/btn_state_d_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_id_sender/index_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.570     1.548    u_id_sender/clk_IBUF_BUFG
    SLICE_X11Y109        FDCE                                         r  u_id_sender/btn_state_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y109        FDCE (Prop_fdce_C_Q)         0.141     1.689 f  u_id_sender/btn_state_d_reg/Q
                         net (fo=2, routed)           0.098     1.787    u_id_sender/btn_state_d
    SLICE_X10Y109        LUT6 (Prop_lut6_I4_O)        0.045     1.832 r  u_id_sender/index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.832    u_id_sender/p_0_in__1[0]
    SLICE_X10Y109        FDCE                                         r  u_id_sender/index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.840     2.065    u_id_sender/clk_IBUF_BUFG
    SLICE_X10Y109        FDCE                                         r  u_id_sender/index_reg[0]/C
                         clock pessimism             -0.504     1.561    
    SLICE_X10Y109        FDCE (Hold_fdce_C_D)         0.120     1.681    u_id_sender/index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_uart_recv/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_recv/data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.143%)  route 0.106ns (42.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.673     1.651    u_uart_recv/CLK
    SLICE_X0Y179         FDCE                                         r  u_uart_recv/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y179         FDCE (Prop_fdce_C_Q)         0.141     1.792 r  u_uart_recv/data_reg_reg[0]/Q
                         net (fo=1, routed)           0.106     1.898    u_uart_recv/data_reg[0]
    SLICE_X2Y179         FDCE                                         r  u_uart_recv/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.948     2.172    u_uart_recv/CLK
    SLICE_X2Y179         FDCE                                         r  u_uart_recv/data_reg[0]/C
                         clock pessimism             -0.507     1.665    
    SLICE_X2Y179         FDCE (Hold_fdce_C_D)         0.075     1.740    u_uart_recv/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u_id_sender/data_tosend_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_send/tx_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.569     1.547    u_id_sender/clk_IBUF_BUFG
    SLICE_X9Y111         FDCE                                         r  u_id_sender/data_tosend_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDCE (Prop_fdce_C_Q)         0.141     1.688 r  u_id_sender/data_tosend_reg[1]/Q
                         net (fo=1, routed)           0.112     1.800    u_uart_send/D[1]
    SLICE_X9Y110         FDCE                                         r  u_uart_send/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.840     2.064    u_uart_send/CLK
    SLICE_X9Y110         FDCE                                         r  u_uart_send/tx_data_reg[1]/C
                         clock pessimism             -0.501     1.563    
    SLICE_X9Y110         FDCE (Hold_fdce_C_D)         0.066     1.629    u_uart_send/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_uart_recv/data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_recv/data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.816%)  route 0.110ns (40.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.674     1.652    u_uart_recv/CLK
    SLICE_X2Y180         FDCE                                         r  u_uart_recv/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y180         FDCE (Prop_fdce_C_Q)         0.164     1.816 r  u_uart_recv/data_reg_reg[2]/Q
                         net (fo=1, routed)           0.110     1.927    u_uart_recv/data_reg[2]
    SLICE_X2Y179         FDCE                                         r  u_uart_recv/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.948     2.172    u_uart_recv/CLK
    SLICE_X2Y179         FDCE                                         r  u_uart_recv/data_reg[2]/C
                         clock pessimism             -0.507     1.665    
    SLICE_X2Y179         FDCE (Hold_fdce_C_D)         0.076     1.741    u_uart_recv/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_seg_display/buffer_reg[5][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_seg_display/buffer_reg[4][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.996%)  route 0.129ns (44.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.672     1.650    u_seg_display/CLK
    SLICE_X2Y178         FDCE                                         r  u_seg_display/buffer_reg[5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y178         FDCE (Prop_fdce_C_Q)         0.164     1.814 r  u_seg_display/buffer_reg[5][5]/Q
                         net (fo=4, routed)           0.129     1.943    u_seg_display/buffer_reg_n_0_[5][5]
    SLICE_X4Y178         FDCE                                         r  u_seg_display/buffer_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.946     2.170    u_seg_display/CLK
    SLICE_X4Y178         FDCE                                         r  u_seg_display/buffer_reg[4][5]/C
                         clock pessimism             -0.484     1.686    
    SLICE_X4Y178         FDCE (Hold_fdce_C_D)         0.070     1.756    u_seg_display/buffer_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_seg_display/buffer_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_seg_display/buffer_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.841%)  route 0.131ns (48.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.669     1.647    u_seg_display/CLK
    SLICE_X7Y176         FDCE                                         r  u_seg_display/buffer_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y176         FDCE (Prop_fdce_C_Q)         0.141     1.788 r  u_seg_display/buffer_reg[3][0]/Q
                         net (fo=6, routed)           0.131     1.919    u_seg_display/buffer_reg_n_0_[3][0]
    SLICE_X7Y175         FDCE                                         r  u_seg_display/buffer_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.942     2.166    u_seg_display/CLK
    SLICE_X7Y175         FDCE                                         r  u_seg_display/buffer_reg[2][0]/C
                         clock pessimism             -0.507     1.659    
    SLICE_X7Y175         FDCE (Hold_fdce_C_D)         0.070     1.729    u_seg_display/buffer_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_seg_display/buffer_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_seg_display/buffer_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.503%)  route 0.138ns (49.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.671     1.649    u_seg_display/CLK
    SLICE_X4Y177         FDCE                                         r  u_seg_display/buffer_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y177         FDCE (Prop_fdce_C_Q)         0.141     1.790 r  u_seg_display/buffer_reg[4][0]/Q
                         net (fo=7, routed)           0.138     1.929    u_seg_display/buffer_reg_n_0_[4][0]
    SLICE_X7Y176         FDCE                                         r  u_seg_display/buffer_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.943     2.167    u_seg_display/CLK
    SLICE_X7Y176         FDCE                                         r  u_seg_display/buffer_reg[3][0]/C
                         clock pessimism             -0.507     1.660    
    SLICE_X7Y176         FDCE (Hold_fdce_C_D)         0.070     1.730    u_seg_display/buffer_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 u_id_sender/data_tosend_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_send/tx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.569     1.547    u_id_sender/clk_IBUF_BUFG
    SLICE_X9Y111         FDCE                                         r  u_id_sender/data_tosend_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDCE (Prop_fdce_C_Q)         0.141     1.688 r  u_id_sender/data_tosend_reg[2]/Q
                         net (fo=1, routed)           0.145     1.833    u_uart_send/D[2]
    SLICE_X9Y110         FDCE                                         r  u_uart_send/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.840     2.064    u_uart_send/CLK
    SLICE_X9Y110         FDCE                                         r  u_uart_send/tx_data_reg[2]/C
                         clock pessimism             -0.501     1.563    
    SLICE_X9Y110         FDCE (Hold_fdce_C_D)         0.070     1.633    u_uart_send/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u_seg_display/buffer_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_seg_display/buffer_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.606%)  route 0.168ns (54.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.668     1.646    u_seg_display/CLK
    SLICE_X7Y175         FDCE                                         r  u_seg_display/buffer_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y175         FDCE (Prop_fdce_C_Q)         0.141     1.787 r  u_seg_display/buffer_reg[2][0]/Q
                         net (fo=7, routed)           0.168     1.956    u_seg_display/buffer_reg_n_0_[2][0]
    SLICE_X4Y174         FDCE                                         r  u_seg_display/buffer_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.942     2.166    u_seg_display/CLK
    SLICE_X4Y174         FDCE                                         r  u_seg_display/buffer_reg[1][0]/C
                         clock pessimism             -0.484     1.682    
    SLICE_X4Y174         FDCE (Hold_fdce_C_D)         0.070     1.752    u_seg_display/buffer_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u_seg_display/buffer_reg[2][7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_seg_display/buffer_reg[1][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.896%)  route 0.124ns (43.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.668     1.646    u_seg_display/CLK
    SLICE_X6Y175         FDCE                                         r  u_seg_display/buffer_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y175         FDCE (Prop_fdce_C_Q)         0.164     1.810 r  u_seg_display/buffer_reg[2][7]/Q
                         net (fo=4, routed)           0.124     1.935    u_seg_display/buffer_reg_n_0_[2][7]
    SLICE_X5Y175         FDCE                                         r  u_seg_display/buffer_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.942     2.166    u_seg_display/CLK
    SLICE_X5Y175         FDCE                                         r  u_seg_display/buffer_reg[1][7]/C
                         clock pessimism             -0.507     1.659    
    SLICE_X5Y175         FDCE (Hold_fdce_C_D)         0.072     1.731    u_seg_display/buffer_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y109  u_id_sender/btn_state_d_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y108  u_id_sender/btn_state_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y108  u_id_sender/btn_sync0_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y108  u_id_sender/btn_sync1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y111   u_id_sender/data_tosend_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y111   u_id_sender/data_tosend_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y111   u_id_sender/data_tosend_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y111   u_id_sender/data_tosend_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y105  u_id_sender/debounce_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y109  u_id_sender/btn_state_d_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y109  u_id_sender/btn_state_d_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y108  u_id_sender/btn_state_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y108  u_id_sender/btn_state_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y108  u_id_sender/btn_sync0_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y108  u_id_sender/btn_sync0_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y108  u_id_sender/btn_sync1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y108  u_id_sender/btn_sync1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y111   u_id_sender/data_tosend_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y111   u_id_sender/data_tosend_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y109  u_id_sender/btn_state_d_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y109  u_id_sender/btn_state_d_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y108  u_id_sender/btn_state_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y108  u_id_sender/btn_state_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y108  u_id_sender/btn_sync0_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y108  u_id_sender/btn_sync0_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y108  u_id_sender/btn_sync1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y108  u_id_sender/btn_sync1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y111   u_id_sender/data_tosend_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y111   u_id_sender/data_tosend_reg[0]/C



