// Seed: 3106914563
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input tri id_2,
    input uwire id_3,
    input tri1 id_4,
    output supply1 id_5,
    output tri0 id_6
);
  logic id_8, id_9, id_10;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  timeunit 1ps;
  static logic [(  -1  )  ==  -1 'b0 : -1  *  1  -  1] id_11;
endmodule
module module_0 #(
    parameter id_1  = 32'd19,
    parameter id_12 = 32'd80,
    parameter id_3  = 32'd41,
    parameter id_7  = 32'd2
) (
    input tri0 id_0,
    input wand _id_1,
    input tri id_2,
    input supply1 _id_3,
    input supply0 id_4
    , id_14,
    input tri id_5,
    input uwire id_6,
    input supply0 _id_7,
    input supply1 id_8,
    input tri module_2,
    input uwire id_10,
    input tri1 id_11,
    input wor _id_12
);
  logic id_15[id_7  <  id_1 : id_7];
  module_0 modCall_1 (
      id_15,
      id_14
  );
  wire [-1 : id_3] id_16;
  localparam [id_12 : 1 'd0] id_17 = 1;
  assign id_14 = id_5 != id_1;
  parameter id_18 = -1;
  logic [-1 : -1  <  id_3] id_19;
  ;
  assign id_19 = 1;
endmodule
