GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\IP_Design\USB2.0_UART I2C GPIO\usb2_4i2c_2uart_parallel20\src\fifo_sc_i2c_rx\temp\FIFO_SC\fifo_sc_define.v'
Analyzing Verilog file 'E:\IP_Design\USB2.0_UART I2C GPIO\usb2_4i2c_2uart_parallel20\src\fifo_sc_i2c_rx\temp\FIFO_SC\fifo_sc_parameter.v'
Analyzing Verilog file 'D:\Program Files\Gowin\Gowin_V1.9.8\IDE\ipcore\FIFO_SC\data\edc_sc.v'
Analyzing included file 'E:\IP_Design\USB2.0_UART I2C GPIO\usb2_4i2c_2uart_parallel20\src\fifo_sc_i2c_rx\temp\FIFO_SC\fifo_sc_define.v'("D:\Program Files\Gowin\Gowin_V1.9.8\IDE\ipcore\FIFO_SC\data\edc_sc.v":14341)
Back to file 'D:\Program Files\Gowin\Gowin_V1.9.8\IDE\ipcore\FIFO_SC\data\edc_sc.v'("D:\Program Files\Gowin\Gowin_V1.9.8\IDE\ipcore\FIFO_SC\data\edc_sc.v":14341)
Analyzing Verilog file 'D:\Program Files\Gowin\Gowin_V1.9.8\IDE\ipcore\FIFO_SC\data\fifo_sc.v'
Analyzing included file 'E:\IP_Design\USB2.0_UART I2C GPIO\usb2_4i2c_2uart_parallel20\src\fifo_sc_i2c_rx\temp\FIFO_SC\fifo_sc_define.v'("D:\Program Files\Gowin\Gowin_V1.9.8\IDE\ipcore\FIFO_SC\data\fifo_sc.v":236)
Back to file 'D:\Program Files\Gowin\Gowin_V1.9.8\IDE\ipcore\FIFO_SC\data\fifo_sc.v'("D:\Program Files\Gowin\Gowin_V1.9.8\IDE\ipcore\FIFO_SC\data\fifo_sc.v":236)
Analyzing included file 'E:\IP_Design\USB2.0_UART I2C GPIO\usb2_4i2c_2uart_parallel20\src\fifo_sc_i2c_rx\temp\FIFO_SC\fifo_sc_parameter.v'("D:\Program Files\Gowin\Gowin_V1.9.8\IDE\ipcore\FIFO_SC\data\fifo_sc.v":236)
Back to file 'D:\Program Files\Gowin\Gowin_V1.9.8\IDE\ipcore\FIFO_SC\data\fifo_sc.v'("D:\Program Files\Gowin\Gowin_V1.9.8\IDE\ipcore\FIFO_SC\data\fifo_sc.v":236)
Analyzing Verilog file 'D:\Program Files\Gowin\Gowin_V1.9.8\IDE\ipcore\FIFO_SC\data\fifo_sc_top.v'
Analyzing included file 'E:\IP_Design\USB2.0_UART I2C GPIO\usb2_4i2c_2uart_parallel20\src\fifo_sc_i2c_rx\temp\FIFO_SC\fifo_sc_define.v'("D:\Program Files\Gowin\Gowin_V1.9.8\IDE\ipcore\FIFO_SC\data\fifo_sc_top.v":1)
Back to file 'D:\Program Files\Gowin\Gowin_V1.9.8\IDE\ipcore\FIFO_SC\data\fifo_sc_top.v'("D:\Program Files\Gowin\Gowin_V1.9.8\IDE\ipcore\FIFO_SC\data\fifo_sc_top.v":1)
Analyzing included file 'E:\IP_Design\USB2.0_UART I2C GPIO\usb2_4i2c_2uart_parallel20\src\fifo_sc_i2c_rx\temp\FIFO_SC\fifo_sc_parameter.v'("D:\Program Files\Gowin\Gowin_V1.9.8\IDE\ipcore\FIFO_SC\data\fifo_sc_top.v":46)
Back to file 'D:\Program Files\Gowin\Gowin_V1.9.8\IDE\ipcore\FIFO_SC\data\fifo_sc_top.v'("D:\Program Files\Gowin\Gowin_V1.9.8\IDE\ipcore\FIFO_SC\data\fifo_sc_top.v":46)
WARN  (EX2582) : Parameter 'DEPTH' declared inside compilation unit '$unit_fifo_sc_define_v' shall be treated as localparam("fifo_sc_parameter.v":1)
WARN  (EX2582) : Parameter 'DSIZE' declared inside compilation unit '$unit_fifo_sc_define_v' shall be treated as localparam("fifo_sc_parameter.v":2)
WARN  (EX2582) : Parameter 'ASIZE' declared inside compilation unit '$unit_fifo_sc_define_v' shall be treated as localparam("fifo_sc_parameter.v":3)
Compiling module 'fifo_sc_i2c_rx'("D:\Program Files\Gowin\Gowin_V1.9.8\IDE\ipcore\FIFO_SC\data\fifo_sc_top.v":3)
Compiling module '**'("D:\Program Files\Gowin\Gowin_V1.9.8\IDE\ipcore\FIFO_SC\data\fifo_sc.v":0)
Extracting RAM for identifier '**'("D:\Program Files\Gowin\Gowin_V1.9.8\IDE\ipcore\FIFO_SC\data\fifo_sc.v":0)
NOTE  (EX0101) : Current top module is "fifo_sc_i2c_rx"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "E:\IP_Design\USB2.0_UART I2C GPIO\usb2_4i2c_2uart_parallel20\src\fifo_sc_i2c_rx\temp\FIFO_SC\fifo_sc_i2c_rx.vg" completed
Generate template file "E:\IP_Design\USB2.0_UART I2C GPIO\usb2_4i2c_2uart_parallel20\src\fifo_sc_i2c_rx\temp\FIFO_SC\fifo_sc_i2c_rx_tmp.v" completed
[100%] Generate report file "E:\IP_Design\USB2.0_UART I2C GPIO\usb2_4i2c_2uart_parallel20\src\fifo_sc_i2c_rx\temp\FIFO_SC\fifo_sc_i2c_rx_syn.rpt.html" completed
GowinSynthesis finish
