\doxysection{ADC Analog Watchdog Selection}
\label{group___a_d_c__analog__watchdog__selection}\index{ADC Analog Watchdog Selection@{ADC Analog Watchdog Selection}}
Collaboration diagram for ADC Analog Watchdog Selection\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___a_d_c__analog__watchdog__selection}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+SINGLE\+\_\+\+REG}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDSGL} $\vert$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDEN}))
\item 
\#define \textbf{ ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+SINGLE\+\_\+\+INJEC}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDSGL} $\vert$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+JAWDEN}))
\item 
\#define \textbf{ ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+SINGLE\+\_\+\+REGINJEC}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDSGL} $\vert$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDEN} $\vert$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+JAWDEN}))
\item 
\#define \textbf{ ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+ALL\+\_\+\+REG}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDEN})
\item 
\#define \textbf{ ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+ALL\+\_\+\+INJEC}~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CR1\+\_\+\+JAWDEN})
\item 
\#define \textbf{ ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+ALL\+\_\+\+REGINJEC}~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDEN} $\vert$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+JAWDEN}))
\item 
\#define \textbf{ ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+NONE}~((uint32\+\_\+t)0x00000000U)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___a_d_c__analog__watchdog__selection_gacf2ee0d67e728fd6258270b239823713}} 
\index{ADC Analog Watchdog Selection@{ADC Analog Watchdog Selection}!ADC\_ANALOGWATCHDOG\_ALL\_INJEC@{ADC\_ANALOGWATCHDOG\_ALL\_INJEC}}
\index{ADC\_ANALOGWATCHDOG\_ALL\_INJEC@{ADC\_ANALOGWATCHDOG\_ALL\_INJEC}!ADC Analog Watchdog Selection@{ADC Analog Watchdog Selection}}
\doxysubsubsection{ADC\_ANALOGWATCHDOG\_ALL\_INJEC}
{\footnotesize\ttfamily \#define ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+ALL\+\_\+\+INJEC~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CR1\+\_\+\+JAWDEN})}



Definition at line 407 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\label{group___a_d_c__analog__watchdog__selection_gad9d25140644089dd34084cb4dfa7ebd8}} 
\index{ADC Analog Watchdog Selection@{ADC Analog Watchdog Selection}!ADC\_ANALOGWATCHDOG\_ALL\_REG@{ADC\_ANALOGWATCHDOG\_ALL\_REG}}
\index{ADC\_ANALOGWATCHDOG\_ALL\_REG@{ADC\_ANALOGWATCHDOG\_ALL\_REG}!ADC Analog Watchdog Selection@{ADC Analog Watchdog Selection}}
\doxysubsubsection{ADC\_ANALOGWATCHDOG\_ALL\_REG}
{\footnotesize\ttfamily \#define ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+ALL\+\_\+\+REG~((uint32\+\_\+t)\textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDEN})}



Definition at line 406 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\label{group___a_d_c__analog__watchdog__selection_ga8ab72f0e7dfee943acb5cccacff7e4a0}} 
\index{ADC Analog Watchdog Selection@{ADC Analog Watchdog Selection}!ADC\_ANALOGWATCHDOG\_ALL\_REGINJEC@{ADC\_ANALOGWATCHDOG\_ALL\_REGINJEC}}
\index{ADC\_ANALOGWATCHDOG\_ALL\_REGINJEC@{ADC\_ANALOGWATCHDOG\_ALL\_REGINJEC}!ADC Analog Watchdog Selection@{ADC Analog Watchdog Selection}}
\doxysubsubsection{ADC\_ANALOGWATCHDOG\_ALL\_REGINJEC}
{\footnotesize\ttfamily \#define ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+ALL\+\_\+\+REGINJEC~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDEN} $\vert$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+JAWDEN}))}



Definition at line 408 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\label{group___a_d_c__analog__watchdog__selection_gad173f9dd01d4585c9b7c8c324de399c0}} 
\index{ADC Analog Watchdog Selection@{ADC Analog Watchdog Selection}!ADC\_ANALOGWATCHDOG\_NONE@{ADC\_ANALOGWATCHDOG\_NONE}}
\index{ADC\_ANALOGWATCHDOG\_NONE@{ADC\_ANALOGWATCHDOG\_NONE}!ADC Analog Watchdog Selection@{ADC Analog Watchdog Selection}}
\doxysubsubsection{ADC\_ANALOGWATCHDOG\_NONE}
{\footnotesize\ttfamily \#define ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+NONE~((uint32\+\_\+t)0x00000000U)}



Definition at line 409 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\label{group___a_d_c__analog__watchdog__selection_ga47d8850a833f799ceb433491a3d6659c}} 
\index{ADC Analog Watchdog Selection@{ADC Analog Watchdog Selection}!ADC\_ANALOGWATCHDOG\_SINGLE\_INJEC@{ADC\_ANALOGWATCHDOG\_SINGLE\_INJEC}}
\index{ADC\_ANALOGWATCHDOG\_SINGLE\_INJEC@{ADC\_ANALOGWATCHDOG\_SINGLE\_INJEC}!ADC Analog Watchdog Selection@{ADC Analog Watchdog Selection}}
\doxysubsubsection{ADC\_ANALOGWATCHDOG\_SINGLE\_INJEC}
{\footnotesize\ttfamily \#define ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+SINGLE\+\_\+\+INJEC~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDSGL} $\vert$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+JAWDEN}))}



Definition at line 404 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\label{group___a_d_c__analog__watchdog__selection_gad4cf176e721fd2382fbc7937e352db67}} 
\index{ADC Analog Watchdog Selection@{ADC Analog Watchdog Selection}!ADC\_ANALOGWATCHDOG\_SINGLE\_REG@{ADC\_ANALOGWATCHDOG\_SINGLE\_REG}}
\index{ADC\_ANALOGWATCHDOG\_SINGLE\_REG@{ADC\_ANALOGWATCHDOG\_SINGLE\_REG}!ADC Analog Watchdog Selection@{ADC Analog Watchdog Selection}}
\doxysubsubsection{ADC\_ANALOGWATCHDOG\_SINGLE\_REG}
{\footnotesize\ttfamily \#define ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+SINGLE\+\_\+\+REG~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDSGL} $\vert$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDEN}))}



Definition at line 403 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\label{group___a_d_c__analog__watchdog__selection_gaa0c246b49622fa85c7df6e11f583dffb}} 
\index{ADC Analog Watchdog Selection@{ADC Analog Watchdog Selection}!ADC\_ANALOGWATCHDOG\_SINGLE\_REGINJEC@{ADC\_ANALOGWATCHDOG\_SINGLE\_REGINJEC}}
\index{ADC\_ANALOGWATCHDOG\_SINGLE\_REGINJEC@{ADC\_ANALOGWATCHDOG\_SINGLE\_REGINJEC}!ADC Analog Watchdog Selection@{ADC Analog Watchdog Selection}}
\doxysubsubsection{ADC\_ANALOGWATCHDOG\_SINGLE\_REGINJEC}
{\footnotesize\ttfamily \#define ADC\+\_\+\+ANALOGWATCHDOG\+\_\+\+SINGLE\+\_\+\+REGINJEC~((uint32\+\_\+t)(\textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDSGL} $\vert$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+AWDEN} $\vert$ \textbf{ ADC\+\_\+\+CR1\+\_\+\+JAWDEN}))}



Definition at line 405 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

