# RISC-V SoC Tapeout Program | VSD

---

> **Welcome, Explorer!**
>
> Embarking on the SoC Tapeout Program with VSD is more than just a technical journeyâ€”it's a leap into the future of India's semiconductor ecosystem. Here, every week brings new challenges, learnings, and the joy of building something truly impactful, hand-in-hand with 3500+ passionate learners and mentors.
>
> _â€œIn this program, we learn to design a System-on-Chip (SoC) from basic RTL to GDSII using open-source tools. Part of India's largest collaborative RISC-V tapeout initiative, empowering 3500+ participants to build silicon and advance the nation's semiconductor ecosystem.â€_
>
> This repository documents my week-by-week progress, milestones, and reflections as I grow through this transformative program.

---

<div align="center">

![RISC-V](https://img.shields.io/badge/RISC--V-OpenSource-blue?logo=riscv)
![SOC TAPEOUT](https://img.shields.io/badge/SOC-TAPEOUT-critical)
![VSD](https://img.shields.io/badge/VSD-Program-brightgreen)
![PARTICIPANTS](https://img.shields.io/badge/Participants-3500%2B-blueviolet)
![MADE IN INDIA](https://img.shields.io/badge/Made%20In-India-orange)

</div>

---

## ğŸ—ï¸ Design Process

| Step                | Description                                                                 |
|---------------------|-----------------------------------------------------------------------------|
| **RTL Design**      | Register Transfer Level design using HDLs like Verilog or VHDL.              |
| **Synthesis**       | Convert RTL into gate-level netlist using logic synthesis tools.             |
| **Physical Design** | Placement and routing on silicon chip, floorplanning, power & clock design.  |
| **Tapeout Ready**   | Final verification & preparation for manufacturing (DRC, LVS checks, etc.)   |

---

## ğŸ¯ Program Objectives & Scope

| Objective/Scope        | Details                                                                                 |
|------------------------|-----------------------------------------------------------------------------------------|
| **Learning Path**      | Complete SoC Design: RTL â†’ Synthesis â†’ Physical Design â†’ Tapeout                        |
| **Tools Focus**        | Open-Source EDA Ecosystem (Yosys, OpenLane, Magic, etc.)                                |
| **Industry Relevance** | Real-world semiconductor design methodologies                                           |
| **Collaboration**      | Part of India's largest RISC-V tapeout initiative                                       |
| **Scale**              | 3500+ participants contributing to silicon advancement                                  |
| **National Impact**    | Advancing India's semiconductor ecosystem                                               |

---

## ğŸŒ± **Week 0 â€” Setup & Tools**

<div align="center">

### ğŸ“… Week 0  
ğŸ› ï¸ <b>Foundation Week:</b> Environment Setup and Tool Installation

> *Laying the groundwork for an exciting journey ahead: configuring environments, installing essential tools, and ensuring a smooth start to the SoC tapeout adventure!*

</div>

---

## ğŸ“… Weekly Progress Tracker

| Week      | Status         | Date         |
|-----------|:-------------:|:------------:|
| Week 0    | âœ…            | September 20 |
| Week 1    | â³ Coming Soon |              |
| Week 2    | â³ Upcoming    |              |
| Journey Continues... | ğŸš—  |              |

Stay tuned for upcoming weeks covering RTL design, synthesis, physical design, and final tapeout preparation!

---

## ğŸ“Š Program Stats

- **Participants:** 3500+
- **Weeks:** 10

---

## ğŸŒŸ Special Acknowledgment

<div align="center">

âœ¨ **With heartfelt gratitude to** âœ¨  
<br>
<a href="https://www.vlsisystemdesign.com/"><b
