<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Secured&#39;home: C:/Users/ESEO/Documents/secured-home-1/lib/hal/inc/stm32f1xx_ll_adc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Secured&#39;home
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_f396504afdc959660871b003fa10164d.html">Documents</a></li><li class="navelem"><a class="el" href="dir_3f5741b28a1c7b57c6422f03adeca286.html">secured-home-1</a></li><li class="navelem"><a class="el" href="dir_870c8f065f73069bcc75ade8ba58da5b.html">lib</a></li><li class="navelem"><a class="el" href="dir_a74b99e91b565c0b5c9ce2c9ec9325d3.html">hal</a></li><li class="navelem"><a class="el" href="dir_d330cdf90111a977dbb316ecb1449a42.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32f1xx_ll_adc.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32f1xx__ll__adc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#ifndef __STM32F1xx_LL_ADC_H</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#define __STM32F1xx_LL_ADC_H</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f1xx_8h.html">stm32f1xx.h</a>&quot;</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="preprocessor">#if defined (ADC1) || defined (ADC2) || defined (ADC3)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">/* Internal mask for ADC group regular sequencer:                             */</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">/* To select into literal LL_ADC_REG_RANK_x the relevant bits for:            */</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">/* - sequencer register offset                                                */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">/* - sequencer rank bits position into the selected register                  */</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">/* Internal register offset for ADC group regular sequencer configuration */</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">/* (offset placed into a spare area of literal definition) */</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">#define ADC_SQR1_REGOFFSET                 0x00000000U</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">#define ADC_SQR2_REGOFFSET                 0x00000100U</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="preprocessor">#define ADC_SQR3_REGOFFSET                 0x00000200U</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="preprocessor">#define ADC_SQR4_REGOFFSET                 0x00000300U</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span> </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="preprocessor">#define ADC_REG_SQRX_REGOFFSET_MASK        (ADC_SQR1_REGOFFSET | ADC_SQR2_REGOFFSET | ADC_SQR3_REGOFFSET | ADC_SQR4_REGOFFSET)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">#define ADC_REG_RANK_ID_SQRX_MASK          (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">/* Definition of ADC group regular sequencer bits information to be inserted  */</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">/* into ADC group regular sequencer ranks literals definition.                */</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">#define ADC_REG_RANK_1_SQRX_BITOFFSET_POS  ( 0U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR3_SQ1) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">#define ADC_REG_RANK_2_SQRX_BITOFFSET_POS  ( 5U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR3_SQ2) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">#define ADC_REG_RANK_3_SQRX_BITOFFSET_POS  (10U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR3_SQ3) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">#define ADC_REG_RANK_4_SQRX_BITOFFSET_POS  (15U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR3_SQ4) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">#define ADC_REG_RANK_5_SQRX_BITOFFSET_POS  (20U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR3_SQ5) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">#define ADC_REG_RANK_6_SQRX_BITOFFSET_POS  (25U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR3_SQ6) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">#define ADC_REG_RANK_7_SQRX_BITOFFSET_POS  ( 0U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR2_SQ7) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">#define ADC_REG_RANK_8_SQRX_BITOFFSET_POS  ( 5U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR2_SQ8) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">#define ADC_REG_RANK_9_SQRX_BITOFFSET_POS  (10U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR2_SQ9) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">#define ADC_REG_RANK_10_SQRX_BITOFFSET_POS (15U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR2_SQ10) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">#define ADC_REG_RANK_11_SQRX_BITOFFSET_POS (20U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR2_SQ11) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">#define ADC_REG_RANK_12_SQRX_BITOFFSET_POS (25U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR2_SQ12) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">#define ADC_REG_RANK_13_SQRX_BITOFFSET_POS ( 0U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR1_SQ13) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">#define ADC_REG_RANK_14_SQRX_BITOFFSET_POS ( 5U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR1_SQ14) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">#define ADC_REG_RANK_15_SQRX_BITOFFSET_POS (10U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR1_SQ15) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">#define ADC_REG_RANK_16_SQRX_BITOFFSET_POS (15U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_SQR1_SQ16) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">/* Internal mask for ADC group injected sequencer:                            */</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">/* To select into literal LL_ADC_INJ_RANK_x the relevant bits for:            */</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">/* - data register offset                                                     */</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">/* - offset register offset                                                   */</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">/* - sequencer rank bits position into the selected register                  */</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment">/* Internal register offset for ADC group injected data register */</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">/* (offset placed into a spare area of literal definition) */</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">#define ADC_JDR1_REGOFFSET                 0x00000000U</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">#define ADC_JDR2_REGOFFSET                 0x00000100U</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">#define ADC_JDR3_REGOFFSET                 0x00000200U</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">#define ADC_JDR4_REGOFFSET                 0x00000300U</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span> </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">/* Internal register offset for ADC group injected offset configuration */</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">/* (offset placed into a spare area of literal definition) */</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">#define ADC_JOFR1_REGOFFSET                0x00000000U</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">#define ADC_JOFR2_REGOFFSET                0x00001000U</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">#define ADC_JOFR3_REGOFFSET                0x00002000U</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="preprocessor">#define ADC_JOFR4_REGOFFSET                0x00003000U</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#define ADC_INJ_JDRX_REGOFFSET_MASK        (ADC_JDR1_REGOFFSET | ADC_JDR2_REGOFFSET | ADC_JDR3_REGOFFSET | ADC_JDR4_REGOFFSET)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">#define ADC_INJ_JOFRX_REGOFFSET_MASK       (ADC_JOFR1_REGOFFSET | ADC_JOFR2_REGOFFSET | ADC_JOFR3_REGOFFSET | ADC_JOFR4_REGOFFSET)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">#define ADC_INJ_RANK_ID_JSQR_MASK          (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">/* Internal mask for ADC channel:                                             */</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">/* To select into literal LL_ADC_CHANNEL_x the relevant bits for:             */</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">/* - channel identifier defined by number                                     */</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">/* - channel differentiation between external channels (connected to          */</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">/*   GPIO pins) and internal channels (connected to internal paths)           */</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">/* - channel sampling time defined by SMPRx register offset                   */</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">/*   and SMPx bits positions into SMPRx register                              */</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">#define ADC_CHANNEL_ID_NUMBER_MASK         (ADC_CR1_AWDCH)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">#define ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS ( 0U)</span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHANNEL_ID_NUMBER_MASK) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="preprocessor">#define ADC_CHANNEL_ID_MASK                (ADC_CHANNEL_ID_NUMBER_MASK | ADC_CHANNEL_ID_INTERNAL_CH_MASK)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">/* Equivalent mask of ADC_CHANNEL_NUMBER_MASK aligned on register LSB (bit 0) */</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">#define ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 0x0000001FU </span><span class="comment">/* Equivalent to shift: (ADC_CHANNEL_NUMBER_MASK &gt;&gt; POSITION_VAL(ADC_CHANNEL_NUMBER_MASK)) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span> </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment">/* Channel differentiation between external and internal channels */</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="preprocessor">#define ADC_CHANNEL_ID_INTERNAL_CH         0x80000000U   </span><span class="comment">/* Marker of internal channel */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">#define ADC_CHANNEL_ID_INTERNAL_CH_2       0x40000000U   </span><span class="comment">/* Marker of internal channel for other ADC instances, in case of different ADC internal channels mapped on same channel number on different ADC instances */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">#define ADC_CHANNEL_ID_INTERNAL_CH_MASK    (ADC_CHANNEL_ID_INTERNAL_CH | ADC_CHANNEL_ID_INTERNAL_CH_2)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span> </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">/* Internal register offset for ADC channel sampling time configuration */</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">/* (offset placed into a spare area of literal definition) */</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">#define ADC_SMPR1_REGOFFSET                0x00000000U</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">#define ADC_SMPR2_REGOFFSET                0x02000000U</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">#define ADC_CHANNEL_SMPRX_REGOFFSET_MASK   (ADC_SMPR1_REGOFFSET | ADC_SMPR2_REGOFFSET)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span> </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">#define ADC_CHANNEL_SMPx_BITOFFSET_MASK    0x01F00000U</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">#define ADC_CHANNEL_SMPx_BITOFFSET_POS     (20U)           </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHANNEL_SMPx_BITOFFSET_MASK) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span> </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">/* Definition of channels ID number information to be inserted into           */</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">/* channels literals definition.                                              */</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">#define ADC_CHANNEL_0_NUMBER               0x00000000U</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">#define ADC_CHANNEL_1_NUMBER               (                                                                        ADC_CR1_AWDCH_0)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">#define ADC_CHANNEL_2_NUMBER               (                                                      ADC_CR1_AWDCH_1                  )</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">#define ADC_CHANNEL_3_NUMBER               (                                                      ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">#define ADC_CHANNEL_4_NUMBER               (                                    ADC_CR1_AWDCH_2                                    )</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">#define ADC_CHANNEL_5_NUMBER               (                                    ADC_CR1_AWDCH_2                   | ADC_CR1_AWDCH_0)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">#define ADC_CHANNEL_6_NUMBER               (                                    ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1                  )</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">#define ADC_CHANNEL_7_NUMBER               (                                    ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">#define ADC_CHANNEL_8_NUMBER               (                  ADC_CR1_AWDCH_3                                                      )</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">#define ADC_CHANNEL_9_NUMBER               (                  ADC_CR1_AWDCH_3                                     | ADC_CR1_AWDCH_0)</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">#define ADC_CHANNEL_10_NUMBER              (                  ADC_CR1_AWDCH_3                   | ADC_CR1_AWDCH_1                  )</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">#define ADC_CHANNEL_11_NUMBER              (                  ADC_CR1_AWDCH_3                   | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">#define ADC_CHANNEL_12_NUMBER              (                  ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2                                    )</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">#define ADC_CHANNEL_13_NUMBER              (                  ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2                   | ADC_CR1_AWDCH_0)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">#define ADC_CHANNEL_14_NUMBER              (                  ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1                  )</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">#define ADC_CHANNEL_15_NUMBER              (                  ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">#define ADC_CHANNEL_16_NUMBER              (ADC_CR1_AWDCH_4                                                                        )</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">#define ADC_CHANNEL_17_NUMBER              (ADC_CR1_AWDCH_4                                                       | ADC_CR1_AWDCH_0)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span> </div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment">/* Definition of channels sampling time information to be inserted into       */</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">/* channels literals definition.                                              */</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">#define ADC_CHANNEL_0_SMP                  (ADC_SMPR2_REGOFFSET | (( 0U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">#define ADC_CHANNEL_1_SMP                  (ADC_SMPR2_REGOFFSET | (( 3U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP1) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">#define ADC_CHANNEL_2_SMP                  (ADC_SMPR2_REGOFFSET | (( 6U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP2) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">#define ADC_CHANNEL_3_SMP                  (ADC_SMPR2_REGOFFSET | (( 9U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP3) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">#define ADC_CHANNEL_4_SMP                  (ADC_SMPR2_REGOFFSET | ((12U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP4) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">#define ADC_CHANNEL_5_SMP                  (ADC_SMPR2_REGOFFSET | ((15U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP5) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">#define ADC_CHANNEL_6_SMP                  (ADC_SMPR2_REGOFFSET | ((18U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP6) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">#define ADC_CHANNEL_7_SMP                  (ADC_SMPR2_REGOFFSET | ((21U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP7) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">#define ADC_CHANNEL_8_SMP                  (ADC_SMPR2_REGOFFSET | ((24U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP8) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">#define ADC_CHANNEL_9_SMP                  (ADC_SMPR2_REGOFFSET | ((27U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP9) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">#define ADC_CHANNEL_10_SMP                 (ADC_SMPR1_REGOFFSET | (( 0U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP10) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">#define ADC_CHANNEL_11_SMP                 (ADC_SMPR1_REGOFFSET | (( 3U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP11) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">#define ADC_CHANNEL_12_SMP                 (ADC_SMPR1_REGOFFSET | (( 6U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP12) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">#define ADC_CHANNEL_13_SMP                 (ADC_SMPR1_REGOFFSET | (( 9U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP13) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">#define ADC_CHANNEL_14_SMP                 (ADC_SMPR1_REGOFFSET | ((12U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP14) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">#define ADC_CHANNEL_15_SMP                 (ADC_SMPR1_REGOFFSET | ((15U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP15) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">#define ADC_CHANNEL_16_SMP                 (ADC_SMPR1_REGOFFSET | ((18U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP16) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">#define ADC_CHANNEL_17_SMP                 (ADC_SMPR1_REGOFFSET | ((21U) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) </span><span class="comment">/* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP17) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span> </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment">/* Internal mask for ADC analog watchdog:                                     */</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment">/* To select into literals LL_ADC_AWD_CHANNELx_xxx the relevant bits for:     */</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">/* (concatenation of multiple bits used in different analog watchdogs,        */</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">/* (feature of several watchdogs not available on all STM32 families)).       */</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">/* - analog watchdog 1: monitored channel defined by number,                  */</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">/*   selection of ADC group (ADC groups regular and-or injected).             */</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span> </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment">/* Internal register offset for ADC analog watchdog channel configuration */</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">#define ADC_AWD_CR1_REGOFFSET              0x00000000U</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span> </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">#define ADC_AWD_CRX_REGOFFSET_MASK         (ADC_AWD_CR1_REGOFFSET)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">#define ADC_AWD_CR1_CHANNEL_MASK           (ADC_CR1_AWDCH | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="preprocessor">#define ADC_AWD_CR_ALL_CHANNEL_MASK        (ADC_AWD_CR1_CHANNEL_MASK)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span> </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment">/* Internal register offset for ADC analog watchdog threshold configuration */</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="preprocessor">#define ADC_AWD_TR1_HIGH_REGOFFSET         0x00000000U</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="preprocessor">#define ADC_AWD_TR1_LOW_REGOFFSET          0x00000001U</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="preprocessor">#define ADC_AWD_TRX_REGOFFSET_MASK         (ADC_AWD_TR1_HIGH_REGOFFSET | ADC_AWD_TR1_LOW_REGOFFSET)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span> </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment">/* ADC registers bits positions */</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="preprocessor">#define ADC_CR1_DUALMOD_BITOFFSET_POS      (16U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CR1_DUALMOD) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span> </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="preprocessor">#define __ADC_MASK_SHIFT(__BITS__, __MASK__)                                   \</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="preprocessor">  (((__BITS__) &amp; (__MASK__)) &gt;&gt; POSITION_VAL((__MASK__)))</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span> </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="preprocessor">#define __ADC_PTR_REG_OFFSET(__REG__, __REG_OFFFSET__)                         \</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="preprocessor"> ((uint32_t *)((uint32_t) ((uint32_t)(&amp;(__REG__)) + ((__REG_OFFFSET__) &lt;&lt; 2U))))</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span> </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>{</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Multimode;                   </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>} LL_ADC_CommonInitTypeDef;</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>{</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DataAlignment;               </div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SequencersScanMode;          </div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>} LL_ADC_InitTypeDef;</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span> </div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>{</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TriggerSource;               </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SequencerLength;             </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SequencerDiscont;            </div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ContinuousMode;              </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DMATransfer;                 </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>} LL_ADC_REG_InitTypeDef;</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span> </div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>{</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TriggerSource;               </div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SequencerLength;             </div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SequencerDiscont;            </div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TrigAuto;                    </div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>} LL_ADC_INJ_InitTypeDef;</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span> </div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span> </div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="preprocessor">#define LL_ADC_FLAG_STRT                   ADC_SR_STRT        </span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="preprocessor">#define LL_ADC_FLAG_EOS                    ADC_SR_EOC         </span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="preprocessor">#define LL_ADC_FLAG_JSTRT                  ADC_SR_JSTRT       </span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="preprocessor">#define LL_ADC_FLAG_JEOS                   ADC_SR_JEOC        </span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="preprocessor">#define LL_ADC_FLAG_AWD1                   ADC_SR_AWD         </span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="preprocessor">#define LL_ADC_FLAG_EOS_MST                ADC_SR_EOC         </span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="preprocessor">#define LL_ADC_FLAG_EOS_SLV                ADC_SR_EOC         </span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="preprocessor">#define LL_ADC_FLAG_JEOS_MST               ADC_SR_JEOC        </span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="preprocessor">#define LL_ADC_FLAG_JEOS_SLV               ADC_SR_JEOC        </span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="preprocessor">#define LL_ADC_FLAG_AWD1_MST               ADC_SR_AWD         </span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="preprocessor">#define LL_ADC_FLAG_AWD1_SLV               ADC_SR_AWD         </span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="preprocessor">#define LL_ADC_IT_EOS                      ADC_CR1_EOCIE      </span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="preprocessor">#define LL_ADC_IT_JEOS                     ADC_CR1_JEOCIE     </span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="preprocessor">#define LL_ADC_IT_AWD1                     ADC_CR1_AWDIE      </span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment">/* List of ADC registers intended to be used (most commonly) with             */</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment">/* DMA transfer.                                                              */</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment">/* Refer to function @ref LL_ADC_DMA_GetRegAddr().                            */</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="preprocessor">#define LL_ADC_DMA_REG_REGULAR_DATA          0x00000000U   </span><span class="comment">/* ADC group regular conversion data register (corresponding to register DR) to be used with ADC configured in independent mode. Without DMA transfer, register accessed by LL function @ref LL_ADC_REG_ReadConversionData32() and other functions @ref LL_ADC_REG_ReadConversionDatax() */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="preprocessor">#define LL_ADC_DMA_REG_REGULAR_DATA_MULTI    0x00000001U   </span><span class="comment">/* ADC group regular conversion data register (corresponding to register CDR) to be used with ADC configured in multimode (available on STM32 devices with several ADC instances). Without DMA transfer, register accessed by LL function @ref LL_ADC_REG_ReadMultiConversionData32() */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment">/* Note: Other measurement paths to internal channels may be available        */</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment">/*       (connections to other peripherals).                                  */</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment">/*       If they are not listed below, they do not require any specific       */</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment">/*       path enable. In this case, Access to measurement path is done        */</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="comment">/*       only by selecting the corresponding ADC internal channel.            */</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="preprocessor">#define LL_ADC_PATH_INTERNAL_NONE          0x00000000U            </span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="preprocessor">#define LL_ADC_PATH_INTERNAL_VREFINT       (ADC_CR2_TSVREFE)      </span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="preprocessor">#define LL_ADC_PATH_INTERNAL_TEMPSENSOR    (ADC_CR2_TSVREFE)      </span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="preprocessor">#define LL_ADC_RESOLUTION_12B              0x00000000U                         </span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="preprocessor">#define LL_ADC_DATA_ALIGN_RIGHT            0x00000000U            </span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="preprocessor">#define LL_ADC_DATA_ALIGN_LEFT             (ADC_CR2_ALIGN)        </span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="preprocessor">#define LL_ADC_SEQ_SCAN_DISABLE            0x00000000U    </span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="preprocessor">#define LL_ADC_SEQ_SCAN_ENABLE             (ADC_CR1_SCAN) </span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="preprocessor">#define LL_ADC_GROUP_REGULAR               0x00000001U   </span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="preprocessor">#define LL_ADC_GROUP_INJECTED              0x00000002U   </span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="preprocessor">#define LL_ADC_GROUP_REGULAR_INJECTED      0x00000003U   </span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="preprocessor">#define LL_ADC_CHANNEL_0                   (ADC_CHANNEL_0_NUMBER  | ADC_CHANNEL_0_SMP)  </span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="preprocessor">#define LL_ADC_CHANNEL_1                   (ADC_CHANNEL_1_NUMBER  | ADC_CHANNEL_1_SMP)  </span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="preprocessor">#define LL_ADC_CHANNEL_2                   (ADC_CHANNEL_2_NUMBER  | ADC_CHANNEL_2_SMP)  </span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="preprocessor">#define LL_ADC_CHANNEL_3                   (ADC_CHANNEL_3_NUMBER  | ADC_CHANNEL_3_SMP)  </span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="preprocessor">#define LL_ADC_CHANNEL_4                   (ADC_CHANNEL_4_NUMBER  | ADC_CHANNEL_4_SMP)  </span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="preprocessor">#define LL_ADC_CHANNEL_5                   (ADC_CHANNEL_5_NUMBER  | ADC_CHANNEL_5_SMP)  </span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="preprocessor">#define LL_ADC_CHANNEL_6                   (ADC_CHANNEL_6_NUMBER  | ADC_CHANNEL_6_SMP)  </span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="preprocessor">#define LL_ADC_CHANNEL_7                   (ADC_CHANNEL_7_NUMBER  | ADC_CHANNEL_7_SMP)  </span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="preprocessor">#define LL_ADC_CHANNEL_8                   (ADC_CHANNEL_8_NUMBER  | ADC_CHANNEL_8_SMP)  </span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="preprocessor">#define LL_ADC_CHANNEL_9                   (ADC_CHANNEL_9_NUMBER  | ADC_CHANNEL_9_SMP)  </span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="preprocessor">#define LL_ADC_CHANNEL_10                  (ADC_CHANNEL_10_NUMBER | ADC_CHANNEL_10_SMP) </span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="preprocessor">#define LL_ADC_CHANNEL_11                  (ADC_CHANNEL_11_NUMBER | ADC_CHANNEL_11_SMP) </span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="preprocessor">#define LL_ADC_CHANNEL_12                  (ADC_CHANNEL_12_NUMBER | ADC_CHANNEL_12_SMP) </span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="preprocessor">#define LL_ADC_CHANNEL_13                  (ADC_CHANNEL_13_NUMBER | ADC_CHANNEL_13_SMP) </span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="preprocessor">#define LL_ADC_CHANNEL_14                  (ADC_CHANNEL_14_NUMBER | ADC_CHANNEL_14_SMP) </span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="preprocessor">#define LL_ADC_CHANNEL_15                  (ADC_CHANNEL_15_NUMBER | ADC_CHANNEL_15_SMP) </span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="preprocessor">#define LL_ADC_CHANNEL_16                  (ADC_CHANNEL_16_NUMBER | ADC_CHANNEL_16_SMP) </span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="preprocessor">#define LL_ADC_CHANNEL_17                  (ADC_CHANNEL_17_NUMBER | ADC_CHANNEL_17_SMP) </span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="preprocessor">#define LL_ADC_CHANNEL_VREFINT             (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH) </span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="preprocessor">#define LL_ADC_CHANNEL_TEMPSENSOR          (LL_ADC_CHANNEL_16 | ADC_CHANNEL_ID_INTERNAL_CH) </span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment">/* ADC group regular external triggers for ADC instances: ADC1, ADC2, ADC3 (for ADC instances ADCx available on the selected device) */</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="preprocessor">#define LL_ADC_REG_TRIG_SOFTWARE           (ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0) </span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM1_CH3       (ADC_CR2_EXTSEL_1)                                       </span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment">/* ADC group regular external triggers for ADC instances: ADC1, ADC2 (for ADC instances ADCx available on the selected device) */</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM1_CH1       0x00000000U                                              </span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM1_CH2       (ADC_CR2_EXTSEL_0)                                       </span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM2_CH2       (ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0)                    </span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM3_TRGO      (ADC_CR2_EXTSEL_2)                                       </span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM4_CH4       (ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_0)                    </span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_EXTI_LINE11    (ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1)                    </span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="preprocessor">#if defined (STM32F101xE) || defined (STM32F103xE) || defined (STM32F103xG) || defined (STM32F105xC) || defined (STM32F107xC)</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="comment">/* Note: TIM8_TRGO is available on ADC1 and ADC2 only in high-density and     */</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment">/*       XL-density devices.                                                  */</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment">/* Note: To use TIM8_TRGO on ADC1 or ADC2, a remap of trigger must be done    */</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment">/*       A remap of trigger must be done at top level (refer to               */</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment">/*       AFIO peripheral).                                                    */</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM8_TRGO      (LL_ADC_REG_TRIG_EXT_EXTI_LINE11)                        </span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F101xE || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="preprocessor">#if defined (STM32F103xE) || defined (STM32F103xG)</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment">/* ADC group regular external triggers for ADC instances: ADC3 (for ADC instances ADCx available on the selected device) */</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM3_CH1       (LL_ADC_REG_TRIG_EXT_TIM1_CH1)                           </span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM2_CH3       (LL_ADC_REG_TRIG_EXT_TIM1_CH2)                           </span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM8_CH1       (LL_ADC_REG_TRIG_EXT_TIM2_CH2)                           </span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM8_TRGO_ADC3 (LL_ADC_REG_TRIG_EXT_TIM3_TRGO)                          </span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM5_CH1       (LL_ADC_REG_TRIG_EXT_TIM4_CH4)                           </span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM5_CH3       (LL_ADC_REG_TRIG_EXT_EXTI_LINE11)                        </span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_RISING         ADC_CR2_EXTTRIG                         </span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="preprocessor">#define LL_ADC_REG_CONV_SINGLE             0x00000000U             </span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="preprocessor">#define LL_ADC_REG_CONV_CONTINUOUS         (ADC_CR2_CONT)          </span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="preprocessor">#define LL_ADC_REG_DMA_TRANSFER_NONE       0x00000000U              </span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="preprocessor">#define LL_ADC_REG_DMA_TRANSFER_UNLIMITED  (ADC_CR2_DMA)                        </span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_DISABLE        0x00000000U                                                 </span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS  (                                             ADC_SQR1_L_0) </span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS  (                              ADC_SQR1_L_1               ) </span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS  (                              ADC_SQR1_L_1 | ADC_SQR1_L_0) </span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS  (               ADC_SQR1_L_2                              ) </span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS  (               ADC_SQR1_L_2                | ADC_SQR1_L_0) </span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS  (               ADC_SQR1_L_2 | ADC_SQR1_L_1               ) </span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS  (               ADC_SQR1_L_2 | ADC_SQR1_L_1 | ADC_SQR1_L_0) </span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS  (ADC_SQR1_L_3                                             ) </span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS (ADC_SQR1_L_3                               | ADC_SQR1_L_0) </span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS (ADC_SQR1_L_3                | ADC_SQR1_L_1               ) </span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS (ADC_SQR1_L_3                | ADC_SQR1_L_1 | ADC_SQR1_L_0) </span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2                              ) </span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2                | ADC_SQR1_L_0) </span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 | ADC_SQR1_L_1               ) </span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 | ADC_SQR1_L_1 | ADC_SQR1_L_0) </span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_DISABLE     0x00000000U                                                                  </span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_1RANK       (                                                            ADC_CR1_DISCEN) </span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_2RANKS      (                                        ADC_CR1_DISCNUM_0 | ADC_CR1_DISCEN) </span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_3RANKS      (                    ADC_CR1_DISCNUM_1                     | ADC_CR1_DISCEN) </span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_4RANKS      (                    ADC_CR1_DISCNUM_1 | ADC_CR1_DISCNUM_0 | ADC_CR1_DISCEN) </span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_5RANKS      (ADC_CR1_DISCNUM_2                                         | ADC_CR1_DISCEN) </span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_6RANKS      (ADC_CR1_DISCNUM_2                     | ADC_CR1_DISCNUM_0 | ADC_CR1_DISCEN) </span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_7RANKS      (ADC_CR1_DISCNUM_2 | ADC_CR1_DISCNUM_1                     | ADC_CR1_DISCEN) </span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_8RANKS      (ADC_CR1_DISCNUM_2 | ADC_CR1_DISCNUM_1 | ADC_CR1_DISCNUM_0 | ADC_CR1_DISCEN) </span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="preprocessor">#define LL_ADC_REG_RANK_1                  (ADC_SQR3_REGOFFSET | ADC_REG_RANK_1_SQRX_BITOFFSET_POS)  </span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="preprocessor">#define LL_ADC_REG_RANK_2                  (ADC_SQR3_REGOFFSET | ADC_REG_RANK_2_SQRX_BITOFFSET_POS)  </span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="preprocessor">#define LL_ADC_REG_RANK_3                  (ADC_SQR3_REGOFFSET | ADC_REG_RANK_3_SQRX_BITOFFSET_POS)  </span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="preprocessor">#define LL_ADC_REG_RANK_4                  (ADC_SQR3_REGOFFSET | ADC_REG_RANK_4_SQRX_BITOFFSET_POS)  </span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="preprocessor">#define LL_ADC_REG_RANK_5                  (ADC_SQR3_REGOFFSET | ADC_REG_RANK_5_SQRX_BITOFFSET_POS)  </span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="preprocessor">#define LL_ADC_REG_RANK_6                  (ADC_SQR3_REGOFFSET | ADC_REG_RANK_6_SQRX_BITOFFSET_POS)  </span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="preprocessor">#define LL_ADC_REG_RANK_7                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_7_SQRX_BITOFFSET_POS)  </span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="preprocessor">#define LL_ADC_REG_RANK_8                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_8_SQRX_BITOFFSET_POS)  </span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="preprocessor">#define LL_ADC_REG_RANK_9                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_9_SQRX_BITOFFSET_POS)  </span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="preprocessor">#define LL_ADC_REG_RANK_10                 (ADC_SQR2_REGOFFSET | ADC_REG_RANK_10_SQRX_BITOFFSET_POS) </span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="preprocessor">#define LL_ADC_REG_RANK_11                 (ADC_SQR2_REGOFFSET | ADC_REG_RANK_11_SQRX_BITOFFSET_POS) </span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="preprocessor">#define LL_ADC_REG_RANK_12                 (ADC_SQR2_REGOFFSET | ADC_REG_RANK_12_SQRX_BITOFFSET_POS) </span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="preprocessor">#define LL_ADC_REG_RANK_13                 (ADC_SQR1_REGOFFSET | ADC_REG_RANK_13_SQRX_BITOFFSET_POS) </span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="preprocessor">#define LL_ADC_REG_RANK_14                 (ADC_SQR1_REGOFFSET | ADC_REG_RANK_14_SQRX_BITOFFSET_POS) </span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="preprocessor">#define LL_ADC_REG_RANK_15                 (ADC_SQR1_REGOFFSET | ADC_REG_RANK_15_SQRX_BITOFFSET_POS) </span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="preprocessor">#define LL_ADC_REG_RANK_16                 (ADC_SQR1_REGOFFSET | ADC_REG_RANK_16_SQRX_BITOFFSET_POS) </span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment">/* ADC group injected external triggers for ADC instances: ADC1, ADC2, ADC3 (for ADC instances ADCx available on the selected device) */</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_SOFTWARE           (ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0) </span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO      0x00000000U                                                 </span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM1_CH4       (ADC_CR2_JEXTSEL_0)                                         </span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="comment">/* ADC group injected external triggers for ADC instances: ADC1, ADC2 (for ADC instances ADCx available on the selected device) */</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM2_TRGO      (ADC_CR2_JEXTSEL_1)                                         </span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM2_CH1       (ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0)                     </span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM3_CH4       (ADC_CR2_JEXTSEL_2)                                         </span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM4_TRGO      (ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_0)                     </span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_EXTI_LINE15    (ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1)                     </span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="preprocessor">#if defined (STM32F101xE) || defined (STM32F103xE) || defined (STM32F103xG) || defined (STM32F105xC) || defined (STM32F107xC)</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment">/* Note: TIM8_CH4 is available on ADC1 and ADC2 only in high-density and      */</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="comment">/*       XL-density devices.                                                  */</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment">/* Note: To use TIM8_TRGO on ADC1 or ADC2, a remap of trigger must be done    */</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment">/*       A remap of trigger must be done at top level (refer to               */</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="comment">/*       AFIO peripheral).                                                    */</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM8_CH4        (LL_ADC_INJ_TRIG_EXT_EXTI_LINE15)                          </span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F101xE || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="preprocessor">#if defined (STM32F103xE) || defined (STM32F103xG)</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment">/* ADC group injected external triggers for ADC instances: ADC3 (for ADC instances ADCx available on the selected device) */</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM4_CH3        (LL_ADC_INJ_TRIG_EXT_TIM2_TRGO)                            </span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM8_CH2        (LL_ADC_INJ_TRIG_EXT_TIM2_CH1)                             </span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM8_CH4_ADC3   (LL_ADC_INJ_TRIG_EXT_TIM3_CH4)                             </span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM5_TRGO       (LL_ADC_INJ_TRIG_EXT_TIM4_TRGO)                            </span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_TIM5_CH4        (LL_ADC_INJ_TRIG_EXT_EXTI_LINE15)                          </span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_EXT_RISING         ADC_CR2_JEXTTRIG                        </span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_INDEPENDENT        0x00000000U            </span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="preprocessor">#define LL_ADC_INJ_TRIG_FROM_GRP_REGULAR   (ADC_CR1_JAUTO)        </span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="preprocessor">#define LL_ADC_INJ_SEQ_SCAN_DISABLE        0x00000000U                     </span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="preprocessor">#define LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS  (                ADC_JSQR_JL_0) </span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="preprocessor">#define LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS  (ADC_JSQR_JL_1                ) </span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="preprocessor">#define LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS  (ADC_JSQR_JL_1 | ADC_JSQR_JL_0) </span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="preprocessor">#define LL_ADC_INJ_SEQ_DISCONT_DISABLE     0x00000000U            </span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="preprocessor">#define LL_ADC_INJ_SEQ_DISCONT_1RANK       (ADC_CR1_JDISCEN)      </span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="preprocessor">#define LL_ADC_INJ_RANK_1                  (ADC_JDR1_REGOFFSET | ADC_JOFR1_REGOFFSET | 0x00000001U) </span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="preprocessor">#define LL_ADC_INJ_RANK_2                  (ADC_JDR2_REGOFFSET | ADC_JOFR2_REGOFFSET | 0x00000002U) </span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="preprocessor">#define LL_ADC_INJ_RANK_3                  (ADC_JDR3_REGOFFSET | ADC_JOFR3_REGOFFSET | 0x00000003U) </span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="preprocessor">#define LL_ADC_INJ_RANK_4                  (ADC_JDR4_REGOFFSET | ADC_JOFR4_REGOFFSET | 0x00000004U) </span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_1CYCLE_5       0x00000000U                                              </span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_7CYCLES_5      (ADC_SMPR2_SMP0_0)                                       </span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_13CYCLES_5     (ADC_SMPR2_SMP0_1)                                       </span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_28CYCLES_5     (ADC_SMPR2_SMP0_1 | ADC_SMPR2_SMP0_0)                    </span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_41CYCLES_5     (ADC_SMPR2_SMP0_2)                                       </span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_55CYCLES_5     (ADC_SMPR2_SMP0_2 | ADC_SMPR2_SMP0_0)                    </span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_71CYCLES_5     (ADC_SMPR2_SMP0_2 | ADC_SMPR2_SMP0_1)                    </span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="preprocessor">#define LL_ADC_SAMPLINGTIME_239CYCLES_5    (ADC_SMPR2_SMP0_2 | ADC_SMPR2_SMP0_1 | ADC_SMPR2_SMP0_0) </span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="preprocessor">#define LL_ADC_AWD1                        (ADC_AWD_CR1_CHANNEL_MASK  | ADC_AWD_CR1_REGOFFSET) </span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="preprocessor">#define LL_ADC_AWD_DISABLE                 0x00000000U                                                                                   </span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="preprocessor">#define LL_ADC_AWD_ALL_CHANNELS_REG        (                                                             ADC_CR1_AWDEN                 ) </span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="preprocessor">#define LL_ADC_AWD_ALL_CHANNELS_INJ        (                                            ADC_CR1_JAWDEN                                 ) </span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="preprocessor">#define LL_ADC_AWD_ALL_CHANNELS_REG_INJ    (                                            ADC_CR1_JAWDEN | ADC_CR1_AWDEN                 ) </span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_0_REG           ((LL_ADC_CHANNEL_0  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_0_INJ           ((LL_ADC_CHANNEL_0  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_0_REG_INJ       ((LL_ADC_CHANNEL_0  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_1_REG           ((LL_ADC_CHANNEL_1  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_1_INJ           ((LL_ADC_CHANNEL_1  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_1_REG_INJ       ((LL_ADC_CHANNEL_1  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_2_REG           ((LL_ADC_CHANNEL_2  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_2_INJ           ((LL_ADC_CHANNEL_2  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_2_REG_INJ       ((LL_ADC_CHANNEL_2  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_3_REG           ((LL_ADC_CHANNEL_3  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_3_INJ           ((LL_ADC_CHANNEL_3  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_3_REG_INJ       ((LL_ADC_CHANNEL_3  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_4_REG           ((LL_ADC_CHANNEL_4  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_4_INJ           ((LL_ADC_CHANNEL_4  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_4_REG_INJ       ((LL_ADC_CHANNEL_4  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_5_REG           ((LL_ADC_CHANNEL_5  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_5_INJ           ((LL_ADC_CHANNEL_5  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_5_REG_INJ       ((LL_ADC_CHANNEL_5  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_6_REG           ((LL_ADC_CHANNEL_6  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_6_INJ           ((LL_ADC_CHANNEL_6  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_6_REG_INJ       ((LL_ADC_CHANNEL_6  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_7_REG           ((LL_ADC_CHANNEL_7  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_7_INJ           ((LL_ADC_CHANNEL_7  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_7_REG_INJ       ((LL_ADC_CHANNEL_7  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_8_REG           ((LL_ADC_CHANNEL_8  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_8_INJ           ((LL_ADC_CHANNEL_8  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_8_REG_INJ       ((LL_ADC_CHANNEL_8  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_9_REG           ((LL_ADC_CHANNEL_9  &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_9_INJ           ((LL_ADC_CHANNEL_9  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_9_REG_INJ       ((LL_ADC_CHANNEL_9  &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_10_REG          ((LL_ADC_CHANNEL_10 &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_10_INJ          ((LL_ADC_CHANNEL_10 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_10_REG_INJ      ((LL_ADC_CHANNEL_10 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_11_REG          ((LL_ADC_CHANNEL_11 &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_11_INJ          ((LL_ADC_CHANNEL_11 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_11_REG_INJ      ((LL_ADC_CHANNEL_11 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_12_REG          ((LL_ADC_CHANNEL_12 &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_12_INJ          ((LL_ADC_CHANNEL_12 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_12_REG_INJ      ((LL_ADC_CHANNEL_12 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_13_REG          ((LL_ADC_CHANNEL_13 &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_13_INJ          ((LL_ADC_CHANNEL_13 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_13_REG_INJ      ((LL_ADC_CHANNEL_13 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_14_REG          ((LL_ADC_CHANNEL_14 &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_14_INJ          ((LL_ADC_CHANNEL_14 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_14_REG_INJ      ((LL_ADC_CHANNEL_14 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_15_REG          ((LL_ADC_CHANNEL_15 &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_15_INJ          ((LL_ADC_CHANNEL_15 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_15_REG_INJ      ((LL_ADC_CHANNEL_15 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_16_REG          ((LL_ADC_CHANNEL_16 &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_16_INJ          ((LL_ADC_CHANNEL_16 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_16_REG_INJ      ((LL_ADC_CHANNEL_16 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_17_REG          ((LL_ADC_CHANNEL_17 &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_17_INJ          ((LL_ADC_CHANNEL_17 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="preprocessor">#define LL_ADC_AWD_CHANNEL_17_REG_INJ      ((LL_ADC_CHANNEL_17 &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="preprocessor">#define LL_ADC_AWD_CH_VREFINT_REG          ((LL_ADC_CHANNEL_VREFINT    &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="preprocessor">#define LL_ADC_AWD_CH_VREFINT_INJ          ((LL_ADC_CHANNEL_VREFINT    &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="preprocessor">#define LL_ADC_AWD_CH_VREFINT_REG_INJ      ((LL_ADC_CHANNEL_VREFINT    &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="preprocessor">#define LL_ADC_AWD_CH_TEMPSENSOR_REG       ((LL_ADC_CHANNEL_TEMPSENSOR &amp; ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="preprocessor">#define LL_ADC_AWD_CH_TEMPSENSOR_INJ       ((LL_ADC_CHANNEL_TEMPSENSOR &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="preprocessor">#define LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ   ((LL_ADC_CHANNEL_TEMPSENSOR &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) </span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="preprocessor">#define LL_ADC_AWD_THRESHOLD_HIGH          (ADC_AWD_TR1_HIGH_REGOFFSET) </span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="preprocessor">#define LL_ADC_AWD_THRESHOLD_LOW           (ADC_AWD_TR1_LOW_REGOFFSET)  </span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="preprocessor">#if !defined(ADC_MULTIMODE_SUPPORT)</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="preprocessor">#define LL_ADC_MULTI_INDEPENDENT              0x00000000U                                                         </span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><span class="preprocessor">#define LL_ADC_MULTI_INDEPENDENT              0x00000000U                                                                     </span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span><span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_SIMULT          (                    ADC_CR1_DUALMOD_2 | ADC_CR1_DUALMOD_1                    ) </span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_INTERL_FAST     (                    ADC_CR1_DUALMOD_2 | ADC_CR1_DUALMOD_1 | ADC_CR1_DUALMOD_0) </span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_INTERL_SLOW     (ADC_CR1_DUALMOD_3                                                            ) </span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="preprocessor">#define LL_ADC_MULTI_DUAL_INJ_SIMULT          (                    ADC_CR1_DUALMOD_2                     | ADC_CR1_DUALMOD_0) </span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="preprocessor">#define LL_ADC_MULTI_DUAL_INJ_ALTERN          (ADC_CR1_DUALMOD_3                                         | ADC_CR1_DUALMOD_0) </span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM     (                                                            ADC_CR1_DUALMOD_0) </span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT     (                                        ADC_CR1_DUALMOD_1                    ) </span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_INTFAST_INJ_SIM (                                        ADC_CR1_DUALMOD_1 | ADC_CR1_DUALMOD_0) </span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span><span class="preprocessor">#define LL_ADC_MULTI_DUAL_REG_INTSLOW_INJ_SIM (                    ADC_CR1_DUALMOD_2                                        ) </span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="preprocessor">#define LL_ADC_MULTI_MASTER                (                  ADC_DR_DATA) </span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="preprocessor">#define LL_ADC_MULTI_SLAVE                 (ADC_DR_ADC2DATA              ) </span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="preprocessor">#define LL_ADC_MULTI_MASTER_SLAVE          (ADC_DR_ADC2DATA | ADC_DR_DATA) </span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span> </div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span> </div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="comment">/* Note: Only ADC IP HW delays are defined in ADC LL driver driver,           */</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="comment">/*       not timeout values.                                                  */</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="comment">/*       Timeout values for ADC operations are dependent to device clock      */</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="comment">/*       configuration (system clock versus ADC clock),                       */</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="comment">/*       and therefore must be defined in user application.                   */</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="comment">/*       Indications for estimation of ADC timeout delays, for this           */</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="comment">/*       STM32 serie:                                                         */</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="comment">/*       - ADC enable time: maximum delay is 1us                              */</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="comment">/*         (refer to device datasheet, parameter &quot;tSTAB&quot;)                     */</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="comment">/*       - ADC conversion time: duration depending on ADC clock and ADC       */</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="comment">/*         configuration.                                                     */</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span><span class="comment">/*         (refer to device reference manual, section &quot;Timing&quot;)               */</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span> </div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="comment">/* Delay for temperature sensor stabilization time.                           */</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="comment">/* Literal set to maximum value (refer to device datasheet,                   */</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="comment">/* parameter &quot;tSTART&quot;).                                                       */</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="comment">/* Unit: us                                                                   */</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="preprocessor">#define LL_ADC_DELAY_TEMPSENSOR_STAB_US       (10U)  </span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="comment">/* Delay required between ADC disable and ADC calibration start.              */</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="comment">/* Note: On this STM32 serie, before starting a calibration,                  */</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="comment">/*       ADC must be disabled.                                                */</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="comment">/*       A minimum number of ADC clock cycles are required                    */</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="comment">/*       between ADC disable state and calibration start.                     */</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="comment">/*       Refer to literal @ref LL_ADC_DELAY_ENABLE_CALIB_ADC_CYCLES.          */</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment">/*       Wait time can be computed in user application by waiting for the     */</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="comment">/*       equivalent number of CPU cycles, by taking into account              */</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><span class="comment">/*       ratio of CPU clock versus ADC clock prescalers.                      */</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="comment">/* Unit: ADC clock cycles.                                                    */</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="preprocessor">#define LL_ADC_DELAY_DISABLE_CALIB_ADC_CYCLES  (2U)  </span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="comment">/* Delay required between end of ADC Enable and the start of ADC calibration. */</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="comment">/* Note: On this STM32 serie, a minimum number of ADC clock cycles            */</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="comment">/*       are required between the end of ADC enable and the start of ADC      */</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="comment">/*       calibration.                                                         */</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="comment">/*       Wait time can be computed in user application by waiting for the     */</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="comment">/*       equivalent number of CPU cycles, by taking into account              */</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="comment">/*       ratio of CPU clock versus ADC clock prescalers.                      */</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="comment">/* Unit: ADC clock cycles.                                                    */</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><span class="preprocessor">#define LL_ADC_DELAY_ENABLE_CALIB_ADC_CYCLES  (2U)  </span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span><span class="preprocessor">#define LL_ADC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span> </div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="preprocessor">#define LL_ADC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__-&gt;__REG__)</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><span class="preprocessor">#define __LL_ADC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__)                                        \</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span><span class="preprocessor">  (((__CHANNEL__) &amp; ADC_CHANNEL_ID_NUMBER_MASK) &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span> </div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="preprocessor">#define __LL_ADC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__)                                                          \</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="preprocessor">  (((__DECIMAL_NB__) &lt;= 9U)                                                                                     \</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="preprocessor">    ? (                                                                                                         \</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="preprocessor">       ((__DECIMAL_NB__) &lt;&lt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)                                       |        \</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="preprocessor">       (ADC_SMPR2_REGOFFSET | (((uint32_t) (3U * (__DECIMAL_NB__))) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS))         \</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span><span class="preprocessor">      )                                                                                                         \</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span><span class="preprocessor">      :                                                                                                         \</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><span class="preprocessor">      (                                                                                                         \</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span><span class="preprocessor">       ((__DECIMAL_NB__) &lt;&lt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)                                              | \</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="preprocessor">       (ADC_SMPR1_REGOFFSET | (((uint32_t) (3U * ((__DECIMAL_NB__) - 10U))) &lt;&lt; ADC_CHANNEL_SMPx_BITOFFSET_POS)) \</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="preprocessor">      )                                                                                                         \</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span> </div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="preprocessor">#define __LL_ADC_IS_CHANNEL_INTERNAL(__CHANNEL__)                              \</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="preprocessor">  (((__CHANNEL__) &amp; ADC_CHANNEL_ID_INTERNAL_CH_MASK) != 0U)</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span> </div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="preprocessor">#define __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(__CHANNEL__)                     \</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span><span class="preprocessor">  ((__CHANNEL__) &amp; ~ADC_CHANNEL_ID_INTERNAL_CH_MASK)</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span> </div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span><span class="preprocessor">#define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span><span class="preprocessor">  (((__ADC_INSTANCE__) == ADC1)                                                \</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span><span class="preprocessor">    ? (                                                                        \</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span><span class="preprocessor">       ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)    ||                         \</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span><span class="preprocessor">       ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR)                            \</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span><span class="preprocessor">      )                                                                        \</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span><span class="preprocessor">      :                                                                        \</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span><span class="preprocessor">      (0U)                                                                     \</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span> </div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span><span class="preprocessor">#define __LL_ADC_ANALOGWD_CHANNEL_GROUP(__CHANNEL__, __GROUP__)                                           \</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span><span class="preprocessor">  (((__GROUP__) == LL_ADC_GROUP_REGULAR)                                                                  \</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span><span class="preprocessor">    ? (((__CHANNEL__) &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL)                            \</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span><span class="preprocessor">      :                                                                                                   \</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span><span class="preprocessor">      ((__GROUP__) == LL_ADC_GROUP_INJECTED)                                                              \</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span><span class="preprocessor">       ? (((__CHANNEL__) &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL)                        \</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span><span class="preprocessor">         :                                                                                                \</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span><span class="preprocessor">         (((__CHANNEL__) &amp; ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL)        \</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span> </div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span><span class="comment">/* Note: On this STM32 serie, ADC is fixed to resolution 12 bits.            */</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span><span class="comment">/*       This macro has been kept anyway for compatibility with other         */</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span><span class="comment">/*       STM32 families featuring different ADC resolutions.                  */</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span><span class="preprocessor">#define __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD__) \</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span><span class="preprocessor">  ((__AWD_THRESHOLD__) &lt;&lt; (0U))</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span> </div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span><span class="comment">/* Note: On this STM32 serie, ADC is fixed to resolution 12 bits.            */</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span><span class="comment">/*       This macro has been kept anyway for compatibility with other         */</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span><span class="comment">/*       STM32 families featuring different ADC resolutions.                  */</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span><span class="preprocessor">#define __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD_12_BITS__) \</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span><span class="preprocessor">  (__AWD_THRESHOLD_12_BITS__)</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span> </div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span><span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span><span class="preprocessor">#define __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE(__ADC_MULTI_MASTER_SLAVE__, __ADC_MULTI_CONV_DATA__)  \</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span><span class="preprocessor">  (((__ADC_MULTI_CONV_DATA__) &gt;&gt; POSITION_VAL((__ADC_MULTI_MASTER_SLAVE__))) &amp; ADC_DR_DATA)</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span> </div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span><span class="preprocessor">#if defined(ADC1) &amp;&amp; defined(ADC2) &amp;&amp; defined(ADC3)</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span><span class="preprocessor">#define __LL_ADC_COMMON_INSTANCE(__ADCx__)                                     \</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span><span class="preprocessor">  ((((__ADCx__) == ADC1) || ((__ADCx__) == ADC2))                              \</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span><span class="preprocessor">    ? (                                                                        \</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span><span class="preprocessor">       (ADC12_COMMON)                                                          \</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span><span class="preprocessor">      )                                                                        \</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span><span class="preprocessor">      :                                                                        \</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span><span class="preprocessor">      (                                                                        \</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span><span class="preprocessor">       (0U)                                                                    \</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span><span class="preprocessor">      )                                                                        \</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><span class="preprocessor">#elif defined(ADC1) &amp;&amp; defined(ADC2)</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span><span class="preprocessor">#define __LL_ADC_COMMON_INSTANCE(__ADCx__)                                     \</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span><span class="preprocessor">  (ADC12_COMMON)</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span><span class="preprocessor">#define __LL_ADC_COMMON_INSTANCE(__ADCx__)                                     \</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span><span class="preprocessor">  (ADC1_COMMON)</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span> </div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span><span class="preprocessor">#if defined(ADC1) &amp;&amp; defined(ADC2) &amp;&amp; defined(ADC3)</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span><span class="preprocessor">#define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span><span class="preprocessor">  (((__ADCXY_COMMON__) == ADC12_COMMON)                                        \</span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span><span class="preprocessor">    ? (                                                                        \</span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span><span class="preprocessor">       (LL_ADC_IsEnabled(ADC1) |                                               \</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span><span class="preprocessor">        LL_ADC_IsEnabled(ADC2)  )                                              \</span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span><span class="preprocessor">      )                                                                        \</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span><span class="preprocessor">      :                                                                        \</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span><span class="preprocessor">      (                                                                        \</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span><span class="preprocessor">       LL_ADC_IsEnabled(ADC3)                                                  \</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span><span class="preprocessor">      )                                                                        \</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span><span class="preprocessor">#elif defined(ADC1) &amp;&amp; defined(ADC2)</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span><span class="preprocessor">#define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span><span class="preprocessor">  (LL_ADC_IsEnabled(ADC1) |                                                    \</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span><span class="preprocessor">   LL_ADC_IsEnabled(ADC2)  )</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span><span class="preprocessor">#define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span><span class="preprocessor">  LL_ADC_IsEnabled(ADC1)</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span> </div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span><span class="preprocessor">#define __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                             \</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span><span class="preprocessor">  (0xFFFU)</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span> </div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span> </div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span><span class="preprocessor">#define __LL_ADC_CALC_DATA_TO_VOLTAGE(__VREFANALOG_VOLTAGE__,\</span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span><span class="preprocessor">                                      __ADC_DATA__,\</span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span><span class="preprocessor">                                      __ADC_RESOLUTION__)                      \</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span><span class="preprocessor">  ((__ADC_DATA__) * (__VREFANALOG_VOLTAGE__)                                   \</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span><span class="preprocessor">   / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                                \</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span> </div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span> </div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span><span class="preprocessor">#define __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(__TEMPSENSOR_TYP_AVGSLOPE__,\</span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span><span class="preprocessor">                                             __TEMPSENSOR_TYP_CALX_V__,\</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span><span class="preprocessor">                                             __TEMPSENSOR_CALX_TEMP__,\</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span><span class="preprocessor">                                             __VREFANALOG_VOLTAGE__,\</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span><span class="preprocessor">                                             __TEMPSENSOR_ADC_DATA__,\</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span><span class="preprocessor">                                             __ADC_RESOLUTION__)               \</span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span><span class="preprocessor">  ((( (                                                                        \</span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span><span class="preprocessor">       (int32_t)(((__TEMPSENSOR_TYP_CALX_V__))                                 \</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span><span class="preprocessor">                 * 1000)                                                       \</span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span><span class="preprocessor">       -                                                                       \</span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span><span class="preprocessor">       (int32_t)((((__TEMPSENSOR_ADC_DATA__) * (__VREFANALOG_VOLTAGE__))       \</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span><span class="preprocessor">                  / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__))                \</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span><span class="preprocessor">                 * 1000)                                                       \</span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span><span class="preprocessor">      )                                                                        \</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span><span class="preprocessor">    ) / (__TEMPSENSOR_TYP_AVGSLOPE__)                                          \</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span><span class="preprocessor">   ) + (__TEMPSENSOR_CALX_TEMP__)                                              \</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span><span class="preprocessor">  )</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span> </div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span><span class="comment">/* Note: LL ADC functions to set DMA transfer are located into sections of    */</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span><span class="comment">/*       configuration of ADC instance, groups and multimode (if available):  */</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span><span class="comment">/*       @ref LL_ADC_REG_SetDMATransfer(), ...                                */</span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span> </div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span><span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_DMA_GetRegAddr(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Register)</div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span>{</div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span>  <span class="keyword">register</span> <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> data_reg_addr = 0U;</div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span>  </div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span>  <span class="keywordflow">if</span> (Register == LL_ADC_DMA_REG_REGULAR_DATA)</div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span>  {</div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span>    <span class="comment">/* Retrieve address of register DR */</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span>    data_reg_addr = (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)&amp;(ADCx-&gt;DR);</div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span>  }</div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span>  <span class="keywordflow">else</span> <span class="comment">/* (Register == LL_ADC_DMA_REG_REGULAR_DATA_MULTI) */</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span>  {</div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span>    <span class="comment">/* Retrieve address of register of multimode data */</span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span>    data_reg_addr = (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)&amp;(ADC12_COMMON-&gt;DR);</div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span>  }</div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span>  </div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span>  <span class="keywordflow">return</span> data_reg_addr;</div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span>}</div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_DMA_GetRegAddr(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Register)</div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span>{</div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span>  <span class="comment">/* Retrieve address of register DR */</span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)&amp;(ADCx-&gt;DR);</div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span>}</div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span> </div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_SetCommonPathInternalCh(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PathInternal)</div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span>{</div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span>  MODIFY_REG(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae97d1f61aa9d8c2279557f18e7303308">ADC_CR2_TSVREFE</a>), PathInternal);</div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span>}</div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span> </div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_GetCommonPathInternalCh(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span>{</div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae97d1f61aa9d8c2279557f18e7303308">ADC_CR2_TSVREFE</a>));</div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span>}</div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span> </div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_SetDataAlignment(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DataAlignment)</div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span>{</div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span>  MODIFY_REG(ADCx-&gt;CR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf5950b5a7438a447584f6dd86c343362">ADC_CR2_ALIGN</a>, DataAlignment);</div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span>}</div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span> </div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_GetDataAlignment(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span>{</div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(ADCx-&gt;CR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf5950b5a7438a447584f6dd86c343362">ADC_CR2_ALIGN</a>));</div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span>}</div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span> </div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_SetSequencersScanMode(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ScanMode)</div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span>{</div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span>  MODIFY_REG(ADCx-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaeab75ece0c73dd97e8f21911ed22d06">ADC_CR1_SCAN</a>, ScanMode);</div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span>}</div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span> </div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_GetSequencersScanMode(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span>{</div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(ADCx-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaeab75ece0c73dd97e8f21911ed22d06">ADC_CR1_SCAN</a>));</div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span>}</div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span> </div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_REG_SetTriggerSource(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TriggerSource)</div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span>{</div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span><span class="comment">/* Note: On this STM32 serie, ADC group regular external trigger edge        */</span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span><span class="comment">/*       is used to perform a ADC conversion start.                           */</span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span><span class="comment">/*       This function does not set external trigger edge.                    */</span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span><span class="comment">/*       This feature is set using function                                   */</span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span><span class="comment">/*       @ref LL_ADC_REG_StartConversionExtTrig().                            */</span></div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span>  MODIFY_REG(ADCx-&gt;CR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8">ADC_CR2_EXTSEL</a>, (TriggerSource &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8">ADC_CR2_EXTSEL</a>));</div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span>}</div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span> </div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_REG_GetTriggerSource(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span>{</div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(ADCx-&gt;CR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8">ADC_CR2_EXTSEL</a>));</div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span>}</div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span> </div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_REG_IsTriggerSourceSWStart(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span>{</div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span>  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;CR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8">ADC_CR2_EXTSEL</a>) == (LL_ADC_REG_TRIG_SOFTWARE));</div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span>}</div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span> </div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span> </div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_REG_SetSequencerLength(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SequencerNbRanks)</div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span>{</div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span>  MODIFY_REG(ADCx-&gt;SQR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</a>, SequencerNbRanks);</div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span>}</div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span> </div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_REG_GetSequencerLength(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span>{</div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(ADCx-&gt;SQR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</a>));</div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"> 2019</span>}</div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span> </div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_REG_SetSequencerDiscont(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SeqDiscont)</div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span>{</div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span>  MODIFY_REG(ADCx-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeaa416a291023449ae82e7ef39844075">ADC_CR1_DISCNUM</a>, SeqDiscont);</div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span>}</div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span> </div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_REG_GetSequencerDiscont(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span>{</div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(ADCx-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeaa416a291023449ae82e7ef39844075">ADC_CR1_DISCNUM</a>));</div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span>}</div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span> </div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_REG_SetSequencerRanks(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Rank, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span>{</div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"> 2149</span>  <span class="comment">/* Set bits with content of parameter &quot;Channel&quot; with bits position          */</span></div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"> 2150</span>  <span class="comment">/* in register and register position depending on parameter &quot;Rank&quot;.         */</span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"> 2151</span>  <span class="comment">/* Parameters &quot;Rank&quot; and &quot;Channel&quot; are used with masks because containing   */</span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span>  <span class="comment">/* other bits reserved for other purpose.                                   */</span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span>  <span class="keyword">register</span> <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));</div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span>  </div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span>  MODIFY_REG(*preg,</div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span>             ADC_CHANNEL_ID_NUMBER_MASK &lt;&lt; (Rank &amp; ADC_REG_RANK_ID_SQRX_MASK),</div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span>             (Channel &amp; ADC_CHANNEL_ID_NUMBER_MASK) &lt;&lt; (Rank &amp; ADC_REG_RANK_ID_SQRX_MASK));</div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span>}</div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span> </div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_REG_GetSequencerRanks(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Rank)</div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"> 2242</span>{</div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span>  <span class="keyword">register</span> <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));</div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span>  </div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>) (READ_BIT(*preg,</div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span>                              ADC_CHANNEL_ID_NUMBER_MASK &lt;&lt; (Rank &amp; ADC_REG_RANK_ID_SQRX_MASK))</div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span>                     &gt;&gt; (Rank &amp; ADC_REG_RANK_ID_SQRX_MASK)</div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span>                    );</div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span>}</div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span> </div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"> 2266</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_REG_SetContinuousMode(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Continuous)</div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span>{</div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span>  MODIFY_REG(ADCx-&gt;CR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga49bb71a868c9d88a0f7bbe48918b2140">ADC_CR2_CONT</a>, Continuous);</div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"> 2269</span>}</div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"> 2270</span> </div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_REG_GetContinuousMode(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"> 2284</span>{</div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"> 2285</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(ADCx-&gt;CR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga49bb71a868c9d88a0f7bbe48918b2140">ADC_CR2_CONT</a>));</div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span>}</div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span> </div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"> 2315</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_REG_SetDMATransfer(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DMATransfer)</div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"> 2316</span>{</div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span>  MODIFY_REG(ADCx-&gt;CR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga017309ac4b532bc8c607388f4e2cbbec">ADC_CR2_DMA</a>, DMATransfer);</div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span>}</div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"> 2319</span> </div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"> 2346</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_REG_GetDMATransfer(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"> 2347</span>{</div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"> 2348</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(ADCx-&gt;CR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga017309ac4b532bc8c607388f4e2cbbec">ADC_CR2_DMA</a>));</div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"> 2349</span>}</div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"> 2350</span> </div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"> 2392</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_INJ_SetTriggerSource(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TriggerSource)</div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"> 2393</span>{</div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"> 2394</span><span class="comment">/* Note: On this STM32 serie, ADC group injected external trigger edge       */</span></div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"> 2395</span><span class="comment">/*       is used to perform a ADC conversion start.                           */</span></div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"> 2396</span><span class="comment">/*       This function does not set external trigger edge.                    */</span></div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"> 2397</span><span class="comment">/*       This feature is set using function                                   */</span></div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"> 2398</span><span class="comment">/*       @ref LL_ADC_INJ_StartConversionExtTrig().                            */</span></div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"> 2399</span>  MODIFY_REG(ADCx-&gt;CR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac">ADC_CR2_JEXTSEL</a>, (TriggerSource &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac">ADC_CR2_JEXTSEL</a>));</div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"> 2400</span>}</div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"> 2401</span> </div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"> 2438</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_INJ_GetTriggerSource(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"> 2439</span>{</div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"> 2440</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(ADCx-&gt;CR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac">ADC_CR2_JEXTSEL</a>));</div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"> 2441</span>}</div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"> 2442</span> </div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"> 2454</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_INJ_IsTriggerSourceSWStart(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"> 2455</span>{</div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"> 2456</span>  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;CR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac">ADC_CR2_JEXTSEL</a>) == LL_ADC_INJ_TRIG_SOFTWARE);</div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"> 2457</span>}</div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"> 2458</span> </div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"> 2482</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_INJ_SetSequencerLength(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SequencerNbRanks)</div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"> 2483</span>{</div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"> 2484</span>  MODIFY_REG(ADCx-&gt;JSQR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a>, SequencerNbRanks);</div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"> 2485</span>}</div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"> 2486</span> </div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"> 2509</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_INJ_GetSequencerLength(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"> 2510</span>{</div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(ADCx-&gt;JSQR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a>));</div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"> 2512</span>}</div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"> 2513</span> </div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"> 2527</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_INJ_SetSequencerDiscont(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SeqDiscont)</div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"> 2528</span>{</div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"> 2529</span>  MODIFY_REG(ADCx-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacd06a2840346bf45ff335707db0b6e30">ADC_CR1_JDISCEN</a>, SeqDiscont);</div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"> 2530</span>}</div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span> </div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"> 2542</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_INJ_GetSequencerDiscont(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"> 2543</span>{</div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"> 2544</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(ADCx-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacd06a2840346bf45ff335707db0b6e30">ADC_CR1_JDISCEN</a>));</div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"> 2545</span>}</div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"> 2546</span> </div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_INJ_SetSequencerRanks(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Rank, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"> 2592</span>{</div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"> 2593</span>  <span class="comment">/* Set bits with content of parameter &quot;Channel&quot; with bits position          */</span></div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"> 2594</span>  <span class="comment">/* in register depending on parameter &quot;Rank&quot;.                               */</span></div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"> 2595</span>  <span class="comment">/* Parameters &quot;Rank&quot; and &quot;Channel&quot; are used with masks because containing   */</span></div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"> 2596</span>  <span class="comment">/* other bits reserved for other purpose.                                   */</span></div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"> 2597</span>  <span class="keyword">register</span> <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> tmpreg1 = (READ_BIT(ADCx-&gt;JSQR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a>) &gt;&gt; ADC_JSQR_JL_Pos) + 1U;</div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"> 2598</span>  </div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"> 2599</span>  MODIFY_REG(ADCx-&gt;JSQR,</div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"> 2600</span>             ADC_CHANNEL_ID_NUMBER_MASK &lt;&lt; (5U * (<a class="code hl_typedef" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)(((Rank) + 3U) - (tmpreg1))),</div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"> 2601</span>             (Channel &amp; ADC_CHANNEL_ID_NUMBER_MASK) &lt;&lt; (5U * (<a class="code hl_typedef" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)(((Rank) + 3U) - (tmpreg1))));</div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"> 2602</span>}</div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"> 2603</span> </div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"> 2657</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_INJ_GetSequencerRanks(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Rank)</div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"> 2658</span>{</div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"> 2659</span>  <span class="keyword">register</span> <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> tmpreg1 = (READ_BIT(ADCx-&gt;JSQR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a>) &gt;&gt; ADC_JSQR_JL_Pos)  + 1U;</div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"> 2660</span>  </div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"> 2661</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(ADCx-&gt;JSQR,</div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"> 2662</span>                             ADC_CHANNEL_ID_NUMBER_MASK &lt;&lt; (5U * (<a class="code hl_typedef" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)(((Rank) + 3U) - (tmpreg1))))</div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"> 2663</span>                    &gt;&gt; (5U * (<a class="code hl_typedef" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)(((Rank) + 3U) - (tmpreg1)))</div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"> 2664</span>                   );</div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"> 2665</span>}</div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"> 2666</span> </div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"> 2693</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_INJ_SetTrigAuto(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> TrigAuto)</div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"> 2694</span>{</div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"> 2695</span>  MODIFY_REG(ADCx-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6353cb0d564410358b3a086dd0241f8c">ADC_CR1_JAUTO</a>, TrigAuto);</div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"> 2696</span>}</div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"> 2697</span> </div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"> 2707</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_INJ_GetTrigAuto(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"> 2708</span>{</div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"> 2709</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(ADCx-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6353cb0d564410358b3a086dd0241f8c">ADC_CR1_JAUTO</a>));</div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"> 2710</span>}</div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"> 2711</span> </div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"> 2737</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_INJ_SetOffset(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Rank, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> OffsetLevel)</div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"> 2738</span>{</div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"> 2739</span>  <span class="keyword">register</span> <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;JOFR1, __ADC_MASK_SHIFT(Rank, ADC_INJ_JOFRX_REGOFFSET_MASK));</div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"> 2740</span>  </div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"> 2741</span>  MODIFY_REG(*preg,</div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"> 2742</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad76f97130b391455094605a6c803026c">ADC_JOFR1_JOFFSET1</a>,</div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"> 2743</span>             OffsetLevel);</div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"> 2744</span>}</div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"> 2745</span> </div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"> 2764</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_INJ_GetOffset(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Rank)</div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"> 2765</span>{</div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"> 2766</span>  <span class="keyword">register</span> <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;JOFR1, __ADC_MASK_SHIFT(Rank, ADC_INJ_JOFRX_REGOFFSET_MASK));</div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"> 2767</span>  </div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"> 2768</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(*preg,</div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"> 2769</span>                             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad76f97130b391455094605a6c803026c">ADC_JOFR1_JOFFSET1</a>)</div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"> 2770</span>                   );</div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"> 2771</span>}</div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"> 2772</span> </div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"> 2853</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_SetChannelSamplingTime(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SamplingTime)</div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"> 2854</span>{</div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"> 2855</span>  <span class="comment">/* Set bits with content of parameter &quot;SamplingTime&quot; with bits position     */</span></div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"> 2856</span>  <span class="comment">/* in register and register position depending on parameter &quot;Channel&quot;.      */</span></div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"> 2857</span>  <span class="comment">/* Parameter &quot;Channel&quot; is used with masks because containing                */</span></div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"> 2858</span>  <span class="comment">/* other bits reserved for other purpose.                                   */</span></div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"> 2859</span>  <span class="keyword">register</span> <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));</div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"> 2860</span>  </div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"> 2861</span>  MODIFY_REG(*preg,</div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"> 2862</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5a13b3c652e5759e2d8bc7e38889bc5e">ADC_SMPR2_SMP0</a> &lt;&lt; __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK),</div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"> 2863</span>             SamplingTime   &lt;&lt; __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK));</div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"> 2864</span>}</div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"> 2865</span> </div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"> 2926</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_GetChannelSamplingTime(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"> 2927</span>{</div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"> 2928</span>  <span class="keyword">register</span> <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));</div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"> 2929</span>  </div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"> 2930</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(*preg,</div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"> 2931</span>                             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5a13b3c652e5759e2d8bc7e38889bc5e">ADC_SMPR2_SMP0</a> &lt;&lt; __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK))</div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"> 2932</span>                    &gt;&gt; __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK)</div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"> 2933</span>                   );</div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"> 2934</span>}</div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"> 2935</span> </div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"> 3033</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_SetAnalogWDMonitChannels(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> AWDChannelGroup)</div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"> 3034</span>{</div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"> 3035</span>  MODIFY_REG(ADCx-&gt;CR1,</div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"> 3036</span>             (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad8bb755c7059bb2d4f5e2e999d2a2677">ADC_CR1_AWDCH</a>),</div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"> 3037</span>             AWDChannelGroup);</div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"> 3038</span>}</div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"> 3039</span> </div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"> 3126</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_GetAnalogWDMonitChannels(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"> 3127</span>{</div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"> 3128</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(ADCx-&gt;CR1, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad8bb755c7059bb2d4f5e2e999d2a2677">ADC_CR1_AWDCH</a>)));</div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"> 3129</span>}</div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"> 3130</span> </div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"> 3150</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_SetAnalogWDThresholds(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> AWDThresholdsHighLow, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> AWDThresholdValue)</div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"> 3151</span>{</div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"> 3152</span>  <span class="keyword">register</span> <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;HTR, AWDThresholdsHighLow);</div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"> 3153</span>  </div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"> 3154</span>  MODIFY_REG(*preg,</div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"> 3155</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad685f031174465e636ef75a5bd7b637d">ADC_HTR_HT</a>,</div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"> 3156</span>             AWDThresholdValue);</div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"> 3157</span>}</div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"> 3158</span> </div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"> 3173</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_GetAnalogWDThresholds(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> AWDThresholdsHighLow)</div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"> 3174</span>{</div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"> 3175</span>  <span class="keyword">register</span> <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;HTR, AWDThresholdsHighLow);</div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"> 3176</span>  </div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"> 3177</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(*preg, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad685f031174465e636ef75a5bd7b637d">ADC_HTR_HT</a>));</div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"> 3178</span>}</div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"> 3179</span> </div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"> 3188</span><span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"> 3211</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_SetMultimode(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Multimode)</div>
<div class="line"><a id="l03212" name="l03212"></a><span class="lineno"> 3212</span>{</div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"> 3213</span>  MODIFY_REG(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa5a1a3b2c42e51fcd50a46f82d0b0843">ADC_CR1_DUALMOD</a>, Multimode);</div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"> 3214</span>}</div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"> 3215</span> </div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"> 3237</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_GetMultimode(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"> 3238</span>{</div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"> 3239</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa5a1a3b2c42e51fcd50a46f82d0b0843">ADC_CR1_DUALMOD</a>));</div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"> 3240</span>}</div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"> 3241</span> </div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"> 3242</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"> 3243</span> </div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"> 3261</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_Enable(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"> 3262</span>{</div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"> 3263</span>  SET_BIT(ADCx-&gt;CR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e">ADC_CR2_ADON</a>);</div>
<div class="line"><a id="l03264" name="l03264"></a><span class="lineno"> 3264</span>}</div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"> 3265</span> </div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"> 3272</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_Disable(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"> 3273</span>{</div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"> 3274</span>  CLEAR_BIT(ADCx-&gt;CR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e">ADC_CR2_ADON</a>);</div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"> 3275</span>}</div>
<div class="line"><a id="l03276" name="l03276"></a><span class="lineno"> 3276</span> </div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"> 3283</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_IsEnabled(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"> 3284</span>{</div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"> 3285</span>  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;CR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e">ADC_CR2_ADON</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e">ADC_CR2_ADON</a>));</div>
<div class="line"><a id="l03286" name="l03286"></a><span class="lineno"> 3286</span>}</div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"> 3287</span> </div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"> 3303</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_StartCalibration(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03304" name="l03304"></a><span class="lineno"> 3304</span>{</div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"> 3305</span>  SET_BIT(ADCx-&gt;CR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2932a0004cf17558c1445f79baac54a1">ADC_CR2_CAL</a>);</div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"> 3306</span>}</div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"> 3307</span> </div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"> 3314</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_IsCalibrationOnGoing(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"> 3315</span>{</div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"> 3316</span>  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;CR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2932a0004cf17558c1445f79baac54a1">ADC_CR2_CAL</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2932a0004cf17558c1445f79baac54a1">ADC_CR2_CAL</a>));</div>
<div class="line"><a id="l03317" name="l03317"></a><span class="lineno"> 3317</span>}</div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"> 3318</span> </div>
<div class="line"><a id="l03343" name="l03343"></a><span class="lineno"> 3343</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_REG_StartConversionSWStart(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"> 3344</span>{</div>
<div class="line"><a id="l03345" name="l03345"></a><span class="lineno"> 3345</span>  SET_BIT(ADCx-&gt;CR2, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5eae65bad1a6c975e1911eb5ba117468">ADC_CR2_SWSTART</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1c0cfed2e6b3dfe7a8794b29822e314c">ADC_CR2_EXTTRIG</a>));</div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"> 3346</span>}</div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"> 3347</span> </div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"> 3362</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_REG_StartConversionExtTrig(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ExternalTriggerEdge)</div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"> 3363</span>{</div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"> 3364</span>  SET_BIT(ADCx-&gt;CR2, ExternalTriggerEdge);</div>
<div class="line"><a id="l03365" name="l03365"></a><span class="lineno"> 3365</span>}</div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"> 3366</span> </div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"> 3380</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_REG_StopConversionExtTrig(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"> 3381</span>{</div>
<div class="line"><a id="l03382" name="l03382"></a><span class="lineno"> 3382</span>  CLEAR_BIT(ADCx-&gt;CR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8">ADC_CR2_EXTSEL</a>);</div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"> 3383</span>}</div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"> 3384</span> </div>
<div class="line"><a id="l03394" name="l03394"></a><span class="lineno"> 3394</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_REG_ReadConversionData32(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03395" name="l03395"></a><span class="lineno"> 3395</span>{</div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"> 3396</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>)(READ_BIT(ADCx-&gt;DR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>));</div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"> 3397</span>}</div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"> 3398</span> </div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"> 3409</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> LL_ADC_REG_ReadConversionData12(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"> 3410</span>{</div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"> 3411</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>)(READ_BIT(ADCx-&gt;DR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>));</div>
<div class="line"><a id="l03412" name="l03412"></a><span class="lineno"> 3412</span>}</div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"> 3413</span> </div>
<div class="line"><a id="l03414" name="l03414"></a><span class="lineno"> 3414</span><span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"> 3436</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_REG_ReadMultiConversionData32(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ConversionData)</div>
<div class="line"><a id="l03437" name="l03437"></a><span class="lineno"> 3437</span>{</div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"> 3438</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(ADCx-&gt;DR,</div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"> 3439</span>                             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga67c396288ac97bfab2d37017bd536b98">ADC_DR_ADC2DATA</a>)</div>
<div class="line"><a id="l03440" name="l03440"></a><span class="lineno"> 3440</span>                    &gt;&gt; POSITION_VAL(ConversionData)</div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"> 3441</span>                   );</div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"> 3442</span>}</div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"> 3443</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03444" name="l03444"></a><span class="lineno"> 3444</span> </div>
<div class="line"><a id="l03469" name="l03469"></a><span class="lineno"> 3469</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_INJ_StartConversionSWStart(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"> 3470</span>{</div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"> 3471</span>  SET_BIT(ADCx-&gt;CR2, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac12fe8a6cc24eef2ed2e1f1525855678">ADC_CR2_JSWSTART</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa17af96980f14bc008357812c13bc4b3">ADC_CR2_JEXTTRIG</a>));</div>
<div class="line"><a id="l03472" name="l03472"></a><span class="lineno"> 3472</span>}</div>
<div class="line"><a id="l03473" name="l03473"></a><span class="lineno"> 3473</span> </div>
<div class="line"><a id="l03488" name="l03488"></a><span class="lineno"> 3488</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_INJ_StartConversionExtTrig(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ExternalTriggerEdge)</div>
<div class="line"><a id="l03489" name="l03489"></a><span class="lineno"> 3489</span>{</div>
<div class="line"><a id="l03490" name="l03490"></a><span class="lineno"> 3490</span>  SET_BIT(ADCx-&gt;CR2, ExternalTriggerEdge);</div>
<div class="line"><a id="l03491" name="l03491"></a><span class="lineno"> 3491</span>}</div>
<div class="line"><a id="l03492" name="l03492"></a><span class="lineno"> 3492</span> </div>
<div class="line"><a id="l03506" name="l03506"></a><span class="lineno"> 3506</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_INJ_StopConversionExtTrig(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03507" name="l03507"></a><span class="lineno"> 3507</span>{</div>
<div class="line"><a id="l03508" name="l03508"></a><span class="lineno"> 3508</span>  CLEAR_BIT(ADCx-&gt;CR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac">ADC_CR2_JEXTSEL</a>);</div>
<div class="line"><a id="l03509" name="l03509"></a><span class="lineno"> 3509</span>}</div>
<div class="line"><a id="l03510" name="l03510"></a><span class="lineno"> 3510</span> </div>
<div class="line"><a id="l03528" name="l03528"></a><span class="lineno"> 3528</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_INJ_ReadConversionData32(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Rank)</div>
<div class="line"><a id="l03529" name="l03529"></a><span class="lineno"> 3529</span>{</div>
<div class="line"><a id="l03530" name="l03530"></a><span class="lineno"> 3530</span>  <span class="keyword">register</span> <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;JDR1, __ADC_MASK_SHIFT(Rank, ADC_INJ_JDRX_REGOFFSET_MASK));</div>
<div class="line"><a id="l03531" name="l03531"></a><span class="lineno"> 3531</span>  </div>
<div class="line"><a id="l03532" name="l03532"></a><span class="lineno"> 3532</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(READ_BIT(*preg,</div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"> 3533</span>                             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a>)</div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"> 3534</span>                   );</div>
<div class="line"><a id="l03535" name="l03535"></a><span class="lineno"> 3535</span>}</div>
<div class="line"><a id="l03536" name="l03536"></a><span class="lineno"> 3536</span> </div>
<div class="line"><a id="l03555" name="l03555"></a><span class="lineno"> 3555</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> LL_ADC_INJ_ReadConversionData12(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Rank)</div>
<div class="line"><a id="l03556" name="l03556"></a><span class="lineno"> 3556</span>{</div>
<div class="line"><a id="l03557" name="l03557"></a><span class="lineno"> 3557</span>  <span class="keyword">register</span> <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *preg = __ADC_PTR_REG_OFFSET(ADCx-&gt;JDR1, __ADC_MASK_SHIFT(Rank, ADC_INJ_JDRX_REGOFFSET_MASK));</div>
<div class="line"><a id="l03558" name="l03558"></a><span class="lineno"> 3558</span>  </div>
<div class="line"><a id="l03559" name="l03559"></a><span class="lineno"> 3559</span>  <span class="keywordflow">return</span> (<a class="code hl_typedef" href="vl53l0x__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>)(READ_BIT(*preg,</div>
<div class="line"><a id="l03560" name="l03560"></a><span class="lineno"> 3560</span>                             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a>)</div>
<div class="line"><a id="l03561" name="l03561"></a><span class="lineno"> 3561</span>                   );</div>
<div class="line"><a id="l03562" name="l03562"></a><span class="lineno"> 3562</span>}</div>
<div class="line"><a id="l03563" name="l03563"></a><span class="lineno"> 3563</span> </div>
<div class="line"><a id="l03578" name="l03578"></a><span class="lineno"> 3578</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_IsActiveFlag_EOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03579" name="l03579"></a><span class="lineno"> 3579</span>{</div>
<div class="line"><a id="l03580" name="l03580"></a><span class="lineno"> 3580</span>  <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group regular           */</span></div>
<div class="line"><a id="l03581" name="l03581"></a><span class="lineno"> 3581</span>  <span class="comment">/*       end of unitary conversion.                                         */</span></div>
<div class="line"><a id="l03582" name="l03582"></a><span class="lineno"> 3582</span>  <span class="comment">/*       Flag noted as &quot;EOC&quot; is corresponding to flag &quot;EOS&quot;                 */</span></div>
<div class="line"><a id="l03583" name="l03583"></a><span class="lineno"> 3583</span>  <span class="comment">/*       in other STM32 families).                                          */</span></div>
<div class="line"><a id="l03584" name="l03584"></a><span class="lineno"> 3584</span>  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;SR, LL_ADC_FLAG_EOS) == (LL_ADC_FLAG_EOS));</div>
<div class="line"><a id="l03585" name="l03585"></a><span class="lineno"> 3585</span>}</div>
<div class="line"><a id="l03586" name="l03586"></a><span class="lineno"> 3586</span> </div>
<div class="line"><a id="l03587" name="l03587"></a><span class="lineno"> 3587</span> </div>
<div class="line"><a id="l03594" name="l03594"></a><span class="lineno"> 3594</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_IsActiveFlag_JEOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03595" name="l03595"></a><span class="lineno"> 3595</span>{</div>
<div class="line"><a id="l03596" name="l03596"></a><span class="lineno"> 3596</span>  <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group injected          */</span></div>
<div class="line"><a id="l03597" name="l03597"></a><span class="lineno"> 3597</span>  <span class="comment">/*       end of unitary conversion.                                         */</span></div>
<div class="line"><a id="l03598" name="l03598"></a><span class="lineno"> 3598</span>  <span class="comment">/*       Flag noted as &quot;JEOC&quot; is corresponding to flag &quot;JEOS&quot;               */</span></div>
<div class="line"><a id="l03599" name="l03599"></a><span class="lineno"> 3599</span>  <span class="comment">/*       in other STM32 families).                                          */</span></div>
<div class="line"><a id="l03600" name="l03600"></a><span class="lineno"> 3600</span>  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;SR, LL_ADC_FLAG_JEOS) == (LL_ADC_FLAG_JEOS));</div>
<div class="line"><a id="l03601" name="l03601"></a><span class="lineno"> 3601</span>}</div>
<div class="line"><a id="l03602" name="l03602"></a><span class="lineno"> 3602</span> </div>
<div class="line"><a id="l03609" name="l03609"></a><span class="lineno"> 3609</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_IsActiveFlag_AWD1(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03610" name="l03610"></a><span class="lineno"> 3610</span>{</div>
<div class="line"><a id="l03611" name="l03611"></a><span class="lineno"> 3611</span>  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;SR, LL_ADC_FLAG_AWD1) == (LL_ADC_FLAG_AWD1));</div>
<div class="line"><a id="l03612" name="l03612"></a><span class="lineno"> 3612</span>}</div>
<div class="line"><a id="l03613" name="l03613"></a><span class="lineno"> 3613</span> </div>
<div class="line"><a id="l03620" name="l03620"></a><span class="lineno"> 3620</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_ClearFlag_EOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03621" name="l03621"></a><span class="lineno"> 3621</span>{</div>
<div class="line"><a id="l03622" name="l03622"></a><span class="lineno"> 3622</span>  <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group regular           */</span></div>
<div class="line"><a id="l03623" name="l03623"></a><span class="lineno"> 3623</span>  <span class="comment">/*       end of unitary conversion.                                         */</span></div>
<div class="line"><a id="l03624" name="l03624"></a><span class="lineno"> 3624</span>  <span class="comment">/*       Flag noted as &quot;EOC&quot; is corresponding to flag &quot;EOS&quot;                 */</span></div>
<div class="line"><a id="l03625" name="l03625"></a><span class="lineno"> 3625</span>  <span class="comment">/*       in other STM32 families).                                          */</span></div>
<div class="line"><a id="l03626" name="l03626"></a><span class="lineno"> 3626</span>  WRITE_REG(ADCx-&gt;SR, ~LL_ADC_FLAG_EOS);</div>
<div class="line"><a id="l03627" name="l03627"></a><span class="lineno"> 3627</span>}</div>
<div class="line"><a id="l03628" name="l03628"></a><span class="lineno"> 3628</span> </div>
<div class="line"><a id="l03629" name="l03629"></a><span class="lineno"> 3629</span> </div>
<div class="line"><a id="l03636" name="l03636"></a><span class="lineno"> 3636</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_ClearFlag_JEOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03637" name="l03637"></a><span class="lineno"> 3637</span>{</div>
<div class="line"><a id="l03638" name="l03638"></a><span class="lineno"> 3638</span>  <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group injected          */</span></div>
<div class="line"><a id="l03639" name="l03639"></a><span class="lineno"> 3639</span>  <span class="comment">/*       end of unitary conversion.                                         */</span></div>
<div class="line"><a id="l03640" name="l03640"></a><span class="lineno"> 3640</span>  <span class="comment">/*       Flag noted as &quot;JEOC&quot; is corresponding to flag &quot;JEOS&quot;               */</span></div>
<div class="line"><a id="l03641" name="l03641"></a><span class="lineno"> 3641</span>  <span class="comment">/*       in other STM32 families).                                          */</span></div>
<div class="line"><a id="l03642" name="l03642"></a><span class="lineno"> 3642</span>  WRITE_REG(ADCx-&gt;SR, ~LL_ADC_FLAG_JEOS);</div>
<div class="line"><a id="l03643" name="l03643"></a><span class="lineno"> 3643</span>}</div>
<div class="line"><a id="l03644" name="l03644"></a><span class="lineno"> 3644</span> </div>
<div class="line"><a id="l03651" name="l03651"></a><span class="lineno"> 3651</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_ClearFlag_AWD1(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03652" name="l03652"></a><span class="lineno"> 3652</span>{</div>
<div class="line"><a id="l03653" name="l03653"></a><span class="lineno"> 3653</span>  WRITE_REG(ADCx-&gt;SR, ~LL_ADC_FLAG_AWD1);</div>
<div class="line"><a id="l03654" name="l03654"></a><span class="lineno"> 3654</span>}</div>
<div class="line"><a id="l03655" name="l03655"></a><span class="lineno"> 3655</span> </div>
<div class="line"><a id="l03656" name="l03656"></a><span class="lineno"> 3656</span><span class="preprocessor">#if defined(ADC_MULTIMODE_SUPPORT)</span></div>
<div class="line"><a id="l03664" name="l03664"></a><span class="lineno"> 3664</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_IsActiveFlag_MST_EOS(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l03665" name="l03665"></a><span class="lineno"> 3665</span>{</div>
<div class="line"><a id="l03666" name="l03666"></a><span class="lineno"> 3666</span>  <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group regular           */</span></div>
<div class="line"><a id="l03667" name="l03667"></a><span class="lineno"> 3667</span>  <span class="comment">/*       end of unitary conversion.                                         */</span></div>
<div class="line"><a id="l03668" name="l03668"></a><span class="lineno"> 3668</span>  <span class="comment">/*       Flag noted as &quot;EOC&quot; is corresponding to flag &quot;EOS&quot;                 */</span></div>
<div class="line"><a id="l03669" name="l03669"></a><span class="lineno"> 3669</span>  <span class="comment">/*       in other STM32 families).                                          */</span></div>
<div class="line"><a id="l03670" name="l03670"></a><span class="lineno"> 3670</span>  <span class="keywordflow">return</span> (READ_BIT(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, ADC_SR_EOC) == (ADC_SR_EOC));</div>
<div class="line"><a id="l03671" name="l03671"></a><span class="lineno"> 3671</span>}</div>
<div class="line"><a id="l03672" name="l03672"></a><span class="lineno"> 3672</span> </div>
<div class="line"><a id="l03680" name="l03680"></a><span class="lineno"> 3680</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_IsActiveFlag_SLV_EOS(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l03681" name="l03681"></a><span class="lineno"> 3681</span>{</div>
<div class="line"><a id="l03682" name="l03682"></a><span class="lineno"> 3682</span>  <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group regular           */</span></div>
<div class="line"><a id="l03683" name="l03683"></a><span class="lineno"> 3683</span>  <span class="comment">/*       end of unitary conversion.                                         */</span></div>
<div class="line"><a id="l03684" name="l03684"></a><span class="lineno"> 3684</span>  <span class="comment">/*       Flag noted as &quot;EOC&quot; is corresponding to flag &quot;EOS&quot;                 */</span></div>
<div class="line"><a id="l03685" name="l03685"></a><span class="lineno"> 3685</span>  <span class="comment">/*       in other STM32 families).                                          */</span></div>
<div class="line"><a id="l03686" name="l03686"></a><span class="lineno"> 3686</span>  </div>
<div class="line"><a id="l03687" name="l03687"></a><span class="lineno"> 3687</span>  <span class="keyword">register</span> <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *preg = __ADC_PTR_REG_OFFSET(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, 1U);</div>
<div class="line"><a id="l03688" name="l03688"></a><span class="lineno"> 3688</span>  </div>
<div class="line"><a id="l03689" name="l03689"></a><span class="lineno"> 3689</span>  <span class="keywordflow">return</span> (READ_BIT(*preg, LL_ADC_FLAG_EOS_SLV) == (LL_ADC_FLAG_EOS_SLV));</div>
<div class="line"><a id="l03690" name="l03690"></a><span class="lineno"> 3690</span>}</div>
<div class="line"><a id="l03691" name="l03691"></a><span class="lineno"> 3691</span> </div>
<div class="line"><a id="l03692" name="l03692"></a><span class="lineno"> 3692</span> </div>
<div class="line"><a id="l03700" name="l03700"></a><span class="lineno"> 3700</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_IsActiveFlag_MST_JEOS(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l03701" name="l03701"></a><span class="lineno"> 3701</span>{</div>
<div class="line"><a id="l03702" name="l03702"></a><span class="lineno"> 3702</span>  <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group injected          */</span></div>
<div class="line"><a id="l03703" name="l03703"></a><span class="lineno"> 3703</span>  <span class="comment">/*       end of unitary conversion.                                         */</span></div>
<div class="line"><a id="l03704" name="l03704"></a><span class="lineno"> 3704</span>  <span class="comment">/*       Flag noted as &quot;JEOC&quot; is corresponding to flag &quot;JEOS&quot;               */</span></div>
<div class="line"><a id="l03705" name="l03705"></a><span class="lineno"> 3705</span>  <span class="comment">/*       in other STM32 families).                                          */</span></div>
<div class="line"><a id="l03706" name="l03706"></a><span class="lineno"> 3706</span>  <span class="keywordflow">return</span> (READ_BIT(ADC1-&gt;SR, ADC_SR_JEOC) == (ADC_SR_JEOC));</div>
<div class="line"><a id="l03707" name="l03707"></a><span class="lineno"> 3707</span>}</div>
<div class="line"><a id="l03708" name="l03708"></a><span class="lineno"> 3708</span> </div>
<div class="line"><a id="l03716" name="l03716"></a><span class="lineno"> 3716</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_IsActiveFlag_SLV_JEOS(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l03717" name="l03717"></a><span class="lineno"> 3717</span>{</div>
<div class="line"><a id="l03718" name="l03718"></a><span class="lineno"> 3718</span>  <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group injected          */</span></div>
<div class="line"><a id="l03719" name="l03719"></a><span class="lineno"> 3719</span>  <span class="comment">/*       end of unitary conversion.                                         */</span></div>
<div class="line"><a id="l03720" name="l03720"></a><span class="lineno"> 3720</span>  <span class="comment">/*       Flag noted as &quot;JEOC&quot; is corresponding to flag &quot;JEOS&quot;               */</span></div>
<div class="line"><a id="l03721" name="l03721"></a><span class="lineno"> 3721</span>  <span class="comment">/*       in other STM32 families).                                          */</span></div>
<div class="line"><a id="l03722" name="l03722"></a><span class="lineno"> 3722</span>  </div>
<div class="line"><a id="l03723" name="l03723"></a><span class="lineno"> 3723</span>  <span class="keyword">register</span> <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *preg = __ADC_PTR_REG_OFFSET(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, 1U);</div>
<div class="line"><a id="l03724" name="l03724"></a><span class="lineno"> 3724</span>  </div>
<div class="line"><a id="l03725" name="l03725"></a><span class="lineno"> 3725</span>  <span class="keywordflow">return</span> (READ_BIT(*preg, LL_ADC_FLAG_JEOS_SLV) == (LL_ADC_FLAG_JEOS_SLV));</div>
<div class="line"><a id="l03726" name="l03726"></a><span class="lineno"> 3726</span>}</div>
<div class="line"><a id="l03727" name="l03727"></a><span class="lineno"> 3727</span> </div>
<div class="line"><a id="l03735" name="l03735"></a><span class="lineno"> 3735</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_IsActiveFlag_MST_AWD1(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l03736" name="l03736"></a><span class="lineno"> 3736</span>{</div>
<div class="line"><a id="l03737" name="l03737"></a><span class="lineno"> 3737</span>  <span class="keywordflow">return</span> (READ_BIT(ADC1-&gt;SR, LL_ADC_FLAG_AWD1) == (LL_ADC_FLAG_AWD1));</div>
<div class="line"><a id="l03738" name="l03738"></a><span class="lineno"> 3738</span>}</div>
<div class="line"><a id="l03739" name="l03739"></a><span class="lineno"> 3739</span> </div>
<div class="line"><a id="l03747" name="l03747"></a><span class="lineno"> 3747</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_IsActiveFlag_SLV_AWD1(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div>
<div class="line"><a id="l03748" name="l03748"></a><span class="lineno"> 3748</span>{</div>
<div class="line"><a id="l03749" name="l03749"></a><span class="lineno"> 3749</span>  <span class="keyword">register</span> <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *preg = __ADC_PTR_REG_OFFSET(ADCxy_COMMON-&gt;<a class="code hl_variable" href="struct_a_d_c___common___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>, 1U);</div>
<div class="line"><a id="l03750" name="l03750"></a><span class="lineno"> 3750</span>  </div>
<div class="line"><a id="l03751" name="l03751"></a><span class="lineno"> 3751</span>  <span class="keywordflow">return</span> (READ_BIT(*preg, LL_ADC_FLAG_AWD1) == (LL_ADC_FLAG_AWD1));</div>
<div class="line"><a id="l03752" name="l03752"></a><span class="lineno"> 3752</span>}</div>
<div class="line"><a id="l03753" name="l03753"></a><span class="lineno"> 3753</span> </div>
<div class="line"><a id="l03754" name="l03754"></a><span class="lineno"> 3754</span><span class="preprocessor">#endif </span><span class="comment">/* ADC_MULTIMODE_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03755" name="l03755"></a><span class="lineno"> 3755</span> </div>
<div class="line"><a id="l03770" name="l03770"></a><span class="lineno"> 3770</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_EnableIT_EOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03771" name="l03771"></a><span class="lineno"> 3771</span>{</div>
<div class="line"><a id="l03772" name="l03772"></a><span class="lineno"> 3772</span>  <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group regular           */</span></div>
<div class="line"><a id="l03773" name="l03773"></a><span class="lineno"> 3773</span>  <span class="comment">/*       end of unitary conversion.                                         */</span></div>
<div class="line"><a id="l03774" name="l03774"></a><span class="lineno"> 3774</span>  <span class="comment">/*       Flag noted as &quot;EOC&quot; is corresponding to flag &quot;EOS&quot;                 */</span></div>
<div class="line"><a id="l03775" name="l03775"></a><span class="lineno"> 3775</span>  <span class="comment">/*       in other STM32 families).                                          */</span></div>
<div class="line"><a id="l03776" name="l03776"></a><span class="lineno"> 3776</span>  SET_BIT(ADCx-&gt;CR1, ADC_CR1_EOCIE);</div>
<div class="line"><a id="l03777" name="l03777"></a><span class="lineno"> 3777</span>}</div>
<div class="line"><a id="l03778" name="l03778"></a><span class="lineno"> 3778</span> </div>
<div class="line"><a id="l03779" name="l03779"></a><span class="lineno"> 3779</span> </div>
<div class="line"><a id="l03786" name="l03786"></a><span class="lineno"> 3786</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_EnableIT_JEOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03787" name="l03787"></a><span class="lineno"> 3787</span>{</div>
<div class="line"><a id="l03788" name="l03788"></a><span class="lineno"> 3788</span>  <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group injected          */</span></div>
<div class="line"><a id="l03789" name="l03789"></a><span class="lineno"> 3789</span>  <span class="comment">/*       end of unitary conversion.                                         */</span></div>
<div class="line"><a id="l03790" name="l03790"></a><span class="lineno"> 3790</span>  <span class="comment">/*       Flag noted as &quot;JEOC&quot; is corresponding to flag &quot;JEOS&quot;               */</span></div>
<div class="line"><a id="l03791" name="l03791"></a><span class="lineno"> 3791</span>  <span class="comment">/*       in other STM32 families).                                          */</span></div>
<div class="line"><a id="l03792" name="l03792"></a><span class="lineno"> 3792</span>  SET_BIT(ADCx-&gt;CR1, LL_ADC_IT_JEOS);</div>
<div class="line"><a id="l03793" name="l03793"></a><span class="lineno"> 3793</span>}</div>
<div class="line"><a id="l03794" name="l03794"></a><span class="lineno"> 3794</span> </div>
<div class="line"><a id="l03801" name="l03801"></a><span class="lineno"> 3801</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_EnableIT_AWD1(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03802" name="l03802"></a><span class="lineno"> 3802</span>{</div>
<div class="line"><a id="l03803" name="l03803"></a><span class="lineno"> 3803</span>  SET_BIT(ADCx-&gt;CR1, LL_ADC_IT_AWD1);</div>
<div class="line"><a id="l03804" name="l03804"></a><span class="lineno"> 3804</span>}</div>
<div class="line"><a id="l03805" name="l03805"></a><span class="lineno"> 3805</span> </div>
<div class="line"><a id="l03812" name="l03812"></a><span class="lineno"> 3812</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_DisableIT_EOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03813" name="l03813"></a><span class="lineno"> 3813</span>{</div>
<div class="line"><a id="l03814" name="l03814"></a><span class="lineno"> 3814</span>  <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group regular           */</span></div>
<div class="line"><a id="l03815" name="l03815"></a><span class="lineno"> 3815</span>  <span class="comment">/*       end of unitary conversion.                                         */</span></div>
<div class="line"><a id="l03816" name="l03816"></a><span class="lineno"> 3816</span>  <span class="comment">/*       Flag noted as &quot;EOC&quot; is corresponding to flag &quot;EOS&quot;                 */</span></div>
<div class="line"><a id="l03817" name="l03817"></a><span class="lineno"> 3817</span>  <span class="comment">/*       in other STM32 families).                                          */</span></div>
<div class="line"><a id="l03818" name="l03818"></a><span class="lineno"> 3818</span>  CLEAR_BIT(ADCx-&gt;CR1, ADC_CR1_EOCIE);</div>
<div class="line"><a id="l03819" name="l03819"></a><span class="lineno"> 3819</span>}</div>
<div class="line"><a id="l03820" name="l03820"></a><span class="lineno"> 3820</span> </div>
<div class="line"><a id="l03821" name="l03821"></a><span class="lineno"> 3821</span> </div>
<div class="line"><a id="l03828" name="l03828"></a><span class="lineno"> 3828</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_DisableIT_JEOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03829" name="l03829"></a><span class="lineno"> 3829</span>{</div>
<div class="line"><a id="l03830" name="l03830"></a><span class="lineno"> 3830</span>  <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group injected          */</span></div>
<div class="line"><a id="l03831" name="l03831"></a><span class="lineno"> 3831</span>  <span class="comment">/*       end of unitary conversion.                                         */</span></div>
<div class="line"><a id="l03832" name="l03832"></a><span class="lineno"> 3832</span>  <span class="comment">/*       Flag noted as &quot;JEOC&quot; is corresponding to flag &quot;JEOS&quot;               */</span></div>
<div class="line"><a id="l03833" name="l03833"></a><span class="lineno"> 3833</span>  <span class="comment">/*       in other STM32 families).                                          */</span></div>
<div class="line"><a id="l03834" name="l03834"></a><span class="lineno"> 3834</span>  CLEAR_BIT(ADCx-&gt;CR1, LL_ADC_IT_JEOS);</div>
<div class="line"><a id="l03835" name="l03835"></a><span class="lineno"> 3835</span>}</div>
<div class="line"><a id="l03836" name="l03836"></a><span class="lineno"> 3836</span> </div>
<div class="line"><a id="l03843" name="l03843"></a><span class="lineno"> 3843</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_DisableIT_AWD1(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03844" name="l03844"></a><span class="lineno"> 3844</span>{</div>
<div class="line"><a id="l03845" name="l03845"></a><span class="lineno"> 3845</span>  CLEAR_BIT(ADCx-&gt;CR1, LL_ADC_IT_AWD1);</div>
<div class="line"><a id="l03846" name="l03846"></a><span class="lineno"> 3846</span>}</div>
<div class="line"><a id="l03847" name="l03847"></a><span class="lineno"> 3847</span> </div>
<div class="line"><a id="l03855" name="l03855"></a><span class="lineno"> 3855</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_IsEnabledIT_EOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03856" name="l03856"></a><span class="lineno"> 3856</span>{</div>
<div class="line"><a id="l03857" name="l03857"></a><span class="lineno"> 3857</span>  <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group regular           */</span></div>
<div class="line"><a id="l03858" name="l03858"></a><span class="lineno"> 3858</span>  <span class="comment">/*       end of unitary conversion.                                         */</span></div>
<div class="line"><a id="l03859" name="l03859"></a><span class="lineno"> 3859</span>  <span class="comment">/*       Flag noted as &quot;EOC&quot; is corresponding to flag &quot;EOS&quot;                 */</span></div>
<div class="line"><a id="l03860" name="l03860"></a><span class="lineno"> 3860</span>  <span class="comment">/*       in other STM32 families).                                          */</span></div>
<div class="line"><a id="l03861" name="l03861"></a><span class="lineno"> 3861</span>  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;CR1, LL_ADC_IT_EOS) == (LL_ADC_IT_EOS));</div>
<div class="line"><a id="l03862" name="l03862"></a><span class="lineno"> 3862</span>}</div>
<div class="line"><a id="l03863" name="l03863"></a><span class="lineno"> 3863</span> </div>
<div class="line"><a id="l03864" name="l03864"></a><span class="lineno"> 3864</span> </div>
<div class="line"><a id="l03872" name="l03872"></a><span class="lineno"> 3872</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_IsEnabledIT_JEOS(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03873" name="l03873"></a><span class="lineno"> 3873</span>{</div>
<div class="line"><a id="l03874" name="l03874"></a><span class="lineno"> 3874</span>  <span class="comment">/* Note: on this STM32 serie, there is no flag ADC group injected          */</span></div>
<div class="line"><a id="l03875" name="l03875"></a><span class="lineno"> 3875</span>  <span class="comment">/*       end of unitary conversion.                                         */</span></div>
<div class="line"><a id="l03876" name="l03876"></a><span class="lineno"> 3876</span>  <span class="comment">/*       Flag noted as &quot;JEOC&quot; is corresponding to flag &quot;JEOS&quot;               */</span></div>
<div class="line"><a id="l03877" name="l03877"></a><span class="lineno"> 3877</span>  <span class="comment">/*       in other STM32 families).                                          */</span></div>
<div class="line"><a id="l03878" name="l03878"></a><span class="lineno"> 3878</span>  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;CR1, LL_ADC_IT_JEOS) == (LL_ADC_IT_JEOS));</div>
<div class="line"><a id="l03879" name="l03879"></a><span class="lineno"> 3879</span>}</div>
<div class="line"><a id="l03880" name="l03880"></a><span class="lineno"> 3880</span> </div>
<div class="line"><a id="l03888" name="l03888"></a><span class="lineno"> 3888</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_ADC_IsEnabledIT_AWD1(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div>
<div class="line"><a id="l03889" name="l03889"></a><span class="lineno"> 3889</span>{</div>
<div class="line"><a id="l03890" name="l03890"></a><span class="lineno"> 3890</span>  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;CR1, LL_ADC_IT_AWD1) == (LL_ADC_IT_AWD1));</div>
<div class="line"><a id="l03891" name="l03891"></a><span class="lineno"> 3891</span>}</div>
<div class="line"><a id="l03892" name="l03892"></a><span class="lineno"> 3892</span> </div>
<div class="line"><a id="l03897" name="l03897"></a><span class="lineno"> 3897</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l03902" name="l03902"></a><span class="lineno"> 3902</span><span class="comment">/* Initialization of some features of ADC common parameters and multimode */</span></div>
<div class="line"><a id="l03903" name="l03903"></a><span class="lineno"> 3903</span>ErrorStatus LL_ADC_CommonDeInit(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON);</div>
<div class="line"><a id="l03904" name="l03904"></a><span class="lineno"> 3904</span>ErrorStatus LL_ADC_CommonInit(<a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct);</div>
<div class="line"><a id="l03905" name="l03905"></a><span class="lineno"> 3905</span><span class="keywordtype">void</span>        LL_ADC_CommonStructInit(LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct);</div>
<div class="line"><a id="l03906" name="l03906"></a><span class="lineno"> 3906</span> </div>
<div class="line"><a id="l03907" name="l03907"></a><span class="lineno"> 3907</span><span class="comment">/* De-initialization of ADC instance, ADC group regular and ADC group injected */</span></div>
<div class="line"><a id="l03908" name="l03908"></a><span class="lineno"> 3908</span><span class="comment">/* (availability of ADC group injected depends on STM32 families) */</span></div>
<div class="line"><a id="l03909" name="l03909"></a><span class="lineno"> 3909</span>ErrorStatus LL_ADC_DeInit(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx);</div>
<div class="line"><a id="l03910" name="l03910"></a><span class="lineno"> 3910</span> </div>
<div class="line"><a id="l03911" name="l03911"></a><span class="lineno"> 3911</span><span class="comment">/* Initialization of some features of ADC instance */</span></div>
<div class="line"><a id="l03912" name="l03912"></a><span class="lineno"> 3912</span>ErrorStatus LL_ADC_Init(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct);</div>
<div class="line"><a id="l03913" name="l03913"></a><span class="lineno"> 3913</span><span class="keywordtype">void</span>        LL_ADC_StructInit(LL_ADC_InitTypeDef *ADC_InitStruct);</div>
<div class="line"><a id="l03914" name="l03914"></a><span class="lineno"> 3914</span> </div>
<div class="line"><a id="l03915" name="l03915"></a><span class="lineno"> 3915</span><span class="comment">/* Initialization of some features of ADC instance and ADC group regular */</span></div>
<div class="line"><a id="l03916" name="l03916"></a><span class="lineno"> 3916</span>ErrorStatus LL_ADC_REG_Init(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct);</div>
<div class="line"><a id="l03917" name="l03917"></a><span class="lineno"> 3917</span><span class="keywordtype">void</span>        LL_ADC_REG_StructInit(LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct);</div>
<div class="line"><a id="l03918" name="l03918"></a><span class="lineno"> 3918</span> </div>
<div class="line"><a id="l03919" name="l03919"></a><span class="lineno"> 3919</span><span class="comment">/* Initialization of some features of ADC instance and ADC group injected */</span></div>
<div class="line"><a id="l03920" name="l03920"></a><span class="lineno"> 3920</span>ErrorStatus LL_ADC_INJ_Init(<a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, LL_ADC_INJ_InitTypeDef *ADC_INJ_InitStruct);</div>
<div class="line"><a id="l03921" name="l03921"></a><span class="lineno"> 3921</span><span class="keywordtype">void</span>        LL_ADC_INJ_StructInit(LL_ADC_INJ_InitTypeDef *ADC_INJ_InitStruct);</div>
<div class="line"><a id="l03922" name="l03922"></a><span class="lineno"> 3922</span> </div>
<div class="line"><a id="l03926" name="l03926"></a><span class="lineno"> 3926</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03927" name="l03927"></a><span class="lineno"> 3927</span> </div>
<div class="line"><a id="l03936" name="l03936"></a><span class="lineno"> 3936</span><span class="preprocessor">#endif </span><span class="comment">/* ADC1 || ADC2 || ADC3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03937" name="l03937"></a><span class="lineno"> 3937</span> </div>
<div class="line"><a id="l03942" name="l03942"></a><span class="lineno"> 3942</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l03943" name="l03943"></a><span class="lineno"> 3943</span>}</div>
<div class="line"><a id="l03944" name="l03944"></a><span class="lineno"> 3944</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l03945" name="l03945"></a><span class="lineno"> 3945</span> </div>
<div class="line"><a id="l03946" name="l03946"></a><span class="lineno"> 3946</span><span class="preprocessor">#endif </span><span class="comment">/* __STM32F1xx_LL_ADC_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03947" name="l03947"></a><span class="lineno"> 3947</span> </div>
<div class="line"><a id="l03948" name="l03948"></a><span class="lineno"> 3948</span><span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga017309ac4b532bc8c607388f4e2cbbec"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga017309ac4b532bc8c607388f4e2cbbec">ADC_CR2_DMA</a></div><div class="ttdeci">#define ADC_CR2_DMA</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3378</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1c0cfed2e6b3dfe7a8794b29822e314c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1c0cfed2e6b3dfe7a8794b29822e314c">ADC_CR2_EXTTRIG</a></div><div class="ttdeci">#define ADC_CR2_EXTTRIG</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3403</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2932a0004cf17558c1445f79baac54a1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2932a0004cf17558c1445f79baac54a1">ADC_CR2_CAL</a></div><div class="ttdeci">#define ADC_CR2_CAL</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3372</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4886de74bcd3a1e545094089f76fd0b3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a></div><div class="ttdeci">#define ADC_CR1_JAWDEN</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3354</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga49bb71a868c9d88a0f7bbe48918b2140"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga49bb71a868c9d88a0f7bbe48918b2140">ADC_CR2_CONT</a></div><div class="ttdeci">#define ADC_CR2_CONT</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3369</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5a13b3c652e5759e2d8bc7e38889bc5e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5a13b3c652e5759e2d8bc7e38889bc5e">ADC_SMPR2_SMP0</a></div><div class="ttdeci">#define ADC_SMPR2_SMP0</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3474</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5c9fc31f19c04033dfa98e982519c451"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a></div><div class="ttdeci">#define ADC_CR1_AWDSGL</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3326</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5eae65bad1a6c975e1911eb5ba117468"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5eae65bad1a6c975e1911eb5ba117468">ADC_CR2_SWSTART</a></div><div class="ttdeci">#define ADC_CR2_SWSTART</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3409</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6353cb0d564410358b3a086dd0241f8c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6353cb0d564410358b3a086dd0241f8c">ADC_CR1_JAUTO</a></div><div class="ttdeci">#define ADC_CR1_JAUTO</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3329</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga67c396288ac97bfab2d37017bd536b98"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga67c396288ac97bfab2d37017bd536b98">ADC_DR_ADC2DATA</a></div><div class="ttdeci">#define ADC_DR_ADC2DATA</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3796</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6d1054d6cd017e305cf6e8a864ce96c8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8">ADC_CR2_EXTSEL</a></div><div class="ttdeci">#define ADC_CR2_EXTSEL</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3396</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6e006d43fcb9fe1306745c95a1bdd651"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a></div><div class="ttdeci">#define ADC_CR1_AWDEN</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3357</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga89b646f092b052d8488d2016f6290f0e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e">ADC_CR2_ADON</a></div><div class="ttdeci">#define ADC_CR2_ADON</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3366</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa17af96980f14bc008357812c13bc4b3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa17af96980f14bc008357812c13bc4b3">ADC_CR2_JEXTTRIG</a></div><div class="ttdeci">#define ADC_CR2_JEXTTRIG</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3392</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa5a1a3b2c42e51fcd50a46f82d0b0843"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa5a1a3b2c42e51fcd50a46f82d0b0843">ADC_CR1_DUALMOD</a></div><div class="ttdeci">#define ADC_CR1_DUALMOD</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3346</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa624d1fe34014b88873e2dfa91f79232"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a></div><div class="ttdeci">#define ADC_JSQR_JL</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3766</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaab3aa5d0e2a4b77960ec8f3b425a3eac"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac">ADC_CR2_JEXTSEL</a></div><div class="ttdeci">#define ADC_CR2_JEXTSEL</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3385</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaeab75ece0c73dd97e8f21911ed22d06"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaeab75ece0c73dd97e8f21911ed22d06">ADC_CR1_SCAN</a></div><div class="ttdeci">#define ADC_CR1_SCAN</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3323</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabd690297fc73fca40d797f4c90800b9a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a></div><div class="ttdeci">#define ADC_CR1_DISCEN</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3332</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac12fe8a6cc24eef2ed2e1f1525855678"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac12fe8a6cc24eef2ed2e1f1525855678">ADC_CR2_JSWSTART</a></div><div class="ttdeci">#define ADC_CR2_JSWSTART</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3406</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacd06a2840346bf45ff335707db0b6e30"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacd06a2840346bf45ff335707db0b6e30">ADC_CR1_JDISCEN</a></div><div class="ttdeci">#define ADC_CR1_JDISCEN</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3335</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad02fcd8fd97b2f7d70a5a04fed60b558"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a></div><div class="ttdeci">#define ADC_JDR1_JDATA</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3773</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad685f031174465e636ef75a5bd7b637d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad685f031174465e636ef75a5bd7b637d">ADC_HTR_HT</a></div><div class="ttdeci">#define ADC_HTR_HT</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3565</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad76f97130b391455094605a6c803026c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad76f97130b391455094605a6c803026c">ADC_JOFR1_JOFFSET1</a></div><div class="ttdeci">#define ADC_JOFR1_JOFFSET1</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3545</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad8bb755c7059bb2d4f5e2e999d2a2677"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad8bb755c7059bb2d4f5e2e999d2a2677">ADC_CR1_AWDCH</a></div><div class="ttdeci">#define ADC_CR1_AWDCH</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3305</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gada596183c4087696c486546e88176038"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a></div><div class="ttdeci">#define ADC_DR_DATA</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3793</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae68a19a18d72f6d87c6f2b8cc8bfc6dc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</a></div><div class="ttdeci">#define ADC_SQR1_L</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3611</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae97d1f61aa9d8c2279557f18e7303308"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae97d1f61aa9d8c2279557f18e7303308">ADC_CR2_TSVREFE</a></div><div class="ttdeci">#define ADC_CR2_TSVREFE</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3412</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaeaa416a291023449ae82e7ef39844075"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaeaa416a291023449ae82e7ef39844075">ADC_CR1_DISCNUM</a></div><div class="ttdeci">#define ADC_CR1_DISCNUM</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3339</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf5950b5a7438a447584f6dd86c343362"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf5950b5a7438a447584f6dd86c343362">ADC_CR2_ALIGN</a></div><div class="ttdeci">#define ADC_CR2_ALIGN</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3381</div></div>
<div class="ttc" id="astm32f1xx_8h_html"><div class="ttname"><a href="stm32f1xx_8h.html">stm32f1xx.h</a></div><div class="ttdoc">CMSIS STM32F1xx Device Peripheral Access Layer Header File.</div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html"><div class="ttname"><a href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></div><div class="ttdef"><b>Definition</b> stm32f103xb.h:169</div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_a_d_c___common___type_def.html#ab0ec7102960640751d44e92ddac994f0">ADC_Common_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:171</div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_a_d_c___common___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">ADC_Common_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:170</div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_a_d_c___common___type_def.html#afdfa307571967afb1d97943e982b6586">ADC_Common_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:172</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html"><div class="ttname"><a href="struct_a_d_c___type_def.html">ADC_TypeDef</a></div><div class="ttdoc">Analog to Digital Converter</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:145</div></div>
<div class="ttc" id="avl53l0x__types_8h_html_a273cf69d639a59973b6019625df33e30"><div class="ttname"><a href="vl53l0x__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a></div><div class="ttdeci">unsigned short uint16_t</div><div class="ttdoc">Typedef defining 16 bit unsigned short type. The developer should modify this to suit the platform be...</div><div class="ttdef"><b>Definition</b> vl53l0x_types.h:85</div></div>
<div class="ttc" id="avl53l0x__types_8h_html_a435d1572bf3f880d55459d9805097f62"><div class="ttname"><a href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></div><div class="ttdeci">unsigned int uint32_t</div><div class="ttdoc">Typedef defining 32 bit unsigned int type. The developer should modify this to suit the platform bein...</div><div class="ttdef"><b>Definition</b> vl53l0x_types.h:75</div></div>
<div class="ttc" id="avl53l0x__types_8h_html_aba7bc1797add20fe3efdf37ced1182c5"><div class="ttname"><a href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a></div><div class="ttdeci">unsigned char uint8_t</div><div class="ttdoc">Typedef defining 8 bit unsigned char type. The developer should modify this to suit the platform bein...</div><div class="ttdef"><b>Definition</b> vl53l0x_types.h:95</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
