#-----------------------------------------------------------
# Vivado v2018.2.2 (64-bit)
# SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
# IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
# Start of session at: Fri Dec  7 23:49:01 2018
# Process ID: 4688
# Current directory: C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.runs/synth_1/top.vds
# Journal file: C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13980 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 390.906 ; gain = 102.715
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.runs/synth_1/.Xil/Vivado-4688-DESKTOP-QA2Q75J/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.runs/synth_1/.Xil/Vivado-4688-DESKTOP-QA2Q75J/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/new/display.v:1]
	Parameter LAUNCHING bound to: 2'b00 
	Parameter PLAYING bound to: 2'b01 
	Parameter DIE_FLASHING bound to: 2'b10 
	Parameter INITIALIZING bound to: 2'b11 
	Parameter UP bound to: 2'b00 
	Parameter RIGHT bound to: 2'b01 
	Parameter DOWN bound to: 2'b10 
	Parameter LEFT bound to: 2'b11 
	Parameter h_active_pixels bound to: 1920 - type: integer 
	Parameter v_active_pixels bound to: 1080 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'vga_sync_generator' [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/new/vga_sync_generator.v:3]
	Parameter h_active_pixels bound to: 1920 - type: integer 
	Parameter h_front_porch bound to: 88 - type: integer 
	Parameter h_sync_width bound to: 44 - type: integer 
	Parameter h_back_porch bound to: 148 - type: integer 
	Parameter h_total_piexls bound to: 2200 - type: integer 
	Parameter v_active_pixels bound to: 1080 - type: integer 
	Parameter v_front_porch bound to: 4 - type: integer 
	Parameter v_sync_width bound to: 5 - type: integer 
	Parameter v_back_porch bound to: 36 - type: integer 
	Parameter v_total_piexls bound to: 1125 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync_generator' (2#1) [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/new/vga_sync_generator.v:3]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.runs/synth_1/.Xil/Vivado-4688-DESKTOP-QA2Q75J/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (3#1) [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.runs/synth_1/.Xil/Vivado-4688-DESKTOP-QA2Q75J/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display' (4#1) [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/new/display.v:1]
INFO: [Synth 8-6157] synthesizing module 'snake' [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/new/snake.v:3]
	Parameter LAUNCHING bound to: 2'b00 
	Parameter PLAYING bound to: 2'b01 
	Parameter DIE_FLASHING bound to: 2'b10 
	Parameter INITIALIZING bound to: 2'b11 
	Parameter UP bound to: 2'b00 
	Parameter RIGHT bound to: 2'b01 
	Parameter DOWN bound to: 2'b10 
	Parameter LEFT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/new/snake.v:136]
INFO: [Synth 8-6155] done synthesizing module 'snake' (5#1) [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/new/snake.v:3]
INFO: [Synth 8-6157] synthesizing module 'fsm' [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/new/fsm.v:3]
	Parameter LAUNCHING bound to: 2'b00 
	Parameter PLAYING bound to: 2'b01 
	Parameter DIE_FLASHING bound to: 2'b10 
	Parameter INITIALIZING bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'fsm' (6#1) [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/new/fsm.v:3]
INFO: [Synth 8-6157] synthesizing module 'turn' [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/new/turn.v:3]
	Parameter UP bound to: 2'b00 
	Parameter RIGHT bound to: 2'b01 
	Parameter DOWN bound to: 2'b10 
	Parameter LEFT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/new/turn.v:18]
INFO: [Synth 8-6155] done synthesizing module 'turn' (7#1) [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/new/turn.v:3]
INFO: [Synth 8-6157] synthesizing module 'apple' [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/new/apple.v:3]
	Parameter LAUNCHING bound to: 2'b00 
	Parameter PLAYING bound to: 2'b01 
	Parameter DIE_FLASHING bound to: 2'b10 
	Parameter INITIALIZING bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'apple' (8#1) [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/new/apple.v:3]
INFO: [Synth 8-6157] synthesizing module 'score' [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/new/score.v:3]
	Parameter LAUNCHING bound to: 2'b00 
	Parameter PLAYING bound to: 2'b01 
	Parameter DIE_FLASHING bound to: 2'b10 
	Parameter INITIALIZING bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'c_counter_binary_0' [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.runs/synth_1/.Xil/Vivado-4688-DESKTOP-QA2Q75J/realtime/c_counter_binary_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_counter_binary_0' (9#1) [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.runs/synth_1/.Xil/Vivado-4688-DESKTOP-QA2Q75J/realtime/c_counter_binary_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'c_counter_binary_1' [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.runs/synth_1/.Xil/Vivado-4688-DESKTOP-QA2Q75J/realtime/c_counter_binary_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_counter_binary_1' (10#1) [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.runs/synth_1/.Xil/Vivado-4688-DESKTOP-QA2Q75J/realtime/c_counter_binary_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'c_counter_binary_2' [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.runs/synth_1/.Xil/Vivado-4688-DESKTOP-QA2Q75J/realtime/c_counter_binary_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_counter_binary_2' (11#1) [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.runs/synth_1/.Xil/Vivado-4688-DESKTOP-QA2Q75J/realtime/c_counter_binary_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'c_counter_binary_3' [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.runs/synth_1/.Xil/Vivado-4688-DESKTOP-QA2Q75J/realtime/c_counter_binary_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_counter_binary_3' (12#1) [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.runs/synth_1/.Xil/Vivado-4688-DESKTOP-QA2Q75J/realtime/c_counter_binary_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'seg' [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/new/seg.v:3]
INFO: [Synth 8-6157] synthesizing module 'bcdto8segment_dataflow' [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/new/bcdto8segment_dataflow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bcdto8segment_dataflow' (13#1) [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/new/bcdto8segment_dataflow.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg' (14#1) [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/new/seg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'score' (15#1) [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/new/score.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top' (16#1) [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/new/top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 449.141 ; gain = 160.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 449.141 ; gain = 160.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 449.141 ; gain = 160.949
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3/c_counter_binary_0_in_context.xdc] for cell 'nolabel_line112/nolabel_line30'
Finished Parsing XDC File [c:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3/c_counter_binary_0_in_context.xdc] for cell 'nolabel_line112/nolabel_line30'
Parsing XDC File [c:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2/c_counter_binary_0_in_context.xdc] for cell 'nolabel_line112/nolabel_line29'
Finished Parsing XDC File [c:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2/c_counter_binary_0_in_context.xdc] for cell 'nolabel_line112/nolabel_line29'
Parsing XDC File [c:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/ip/c_counter_binary_1/c_counter_binary_1/c_counter_binary_0_in_context.xdc] for cell 'nolabel_line112/nolabel_line28'
Finished Parsing XDC File [c:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/ip/c_counter_binary_1/c_counter_binary_1/c_counter_binary_0_in_context.xdc] for cell 'nolabel_line112/nolabel_line28'
Parsing XDC File [c:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'nolabel_line50'
Finished Parsing XDC File [c:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'nolabel_line50'
Parsing XDC File [c:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0/c_counter_binary_0_in_context.xdc] for cell 'nolabel_line112/nolabel_line27'
Finished Parsing XDC File [c:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0/c_counter_binary_0_in_context.xdc] for cell 'nolabel_line112/nolabel_line27'
Parsing XDC File [c:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'nolabel_line52/nolabel_line75'
Finished Parsing XDC File [c:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'nolabel_line52/nolabel_line75'
Parsing XDC File [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/constrs_1/imports/Digital_Circuit/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-180] No cells matched '<cellname>'. [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/constrs_1/imports/Digital_Circuit/Nexys4DDR_Master.xdc:10]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells <cellname>]'. [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/constrs_1/imports/Digital_Circuit/Nexys4DDR_Master.xdc:10]
Finished Parsing XDC File [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/constrs_1/imports/Digital_Circuit/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/constrs_1/imports/Digital_Circuit/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/constrs_1/imports/Digital_Circuit/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 810.352 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'nolabel_line112/nolabel_line27' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'nolabel_line112/nolabel_line28' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'nolabel_line112/nolabel_line29' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'nolabel_line112/nolabel_line30' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'nolabel_line52/nolabel_line75' at clock pin 'clka' is different from the actual clock period '6.734', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 810.352 ; gain = 522.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 810.352 ; gain = 522.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  c:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  c:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for nolabel_line112/nolabel_line30. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line112/nolabel_line29. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line112/nolabel_line28. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line50. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line112/nolabel_line27. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line52/nolabel_line75. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 810.352 ; gain = 522.160
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/new/snake.v:136]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/new/snake.v:136]
INFO: [Synth 8-5545] ROM "snake_piece_is_display" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_piece_is_display" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "snake_piece_is_display" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "current_direction" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "random_for_x" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 810.352 ; gain = 522.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 66    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   5 Input     19 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_sync_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module snake 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 64    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module turn 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
Module apple 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---Muxes : 
	   5 Input     19 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.srcs/sources_1/new/display.v:76]
DSP Report: Generating DSP address1, operation Mode is: (A:0x780)*B2.
DSP Report: register B is absorbed into DSP address1.
DSP Report: operator address1 is absorbed into DSP address1.
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'nolabel_line52/vga_reg[0]' (FDR) to 'nolabel_line52/vga_reg[9]'
INFO: [Synth 8-3886] merging instance 'nolabel_line52/vga_reg[2]' (FDR) to 'nolabel_line52/vga_reg[10]'
INFO: [Synth 8-3886] merging instance 'nolabel_line52/vga_reg[3]' (FDR) to 'nolabel_line52/vga_reg[9]'
INFO: [Synth 8-3886] merging instance 'nolabel_line52/vga_reg[4]' (FDR) to 'nolabel_line52/vga_reg[5]'
INFO: [Synth 8-3886] merging instance 'nolabel_line52/vga_reg[6]' (FDR) to 'nolabel_line52/vga_reg[11]'
INFO: [Synth 8-3886] merging instance 'nolabel_line52/vga_reg[8]' (FDR) to 'nolabel_line52/vga_reg[9]'
INFO: [Synth 8-3886] merging instance 'nolabel_line112/nolabel_line32/an_reg[4]' (FDPE) to 'nolabel_line112/nolabel_line32/an_reg[7]'
INFO: [Synth 8-3886] merging instance 'nolabel_line112/nolabel_line32/an_reg[5]' (FDPE) to 'nolabel_line112/nolabel_line32/an_reg[7]'
INFO: [Synth 8-3886] merging instance 'nolabel_line112/nolabel_line32/an_reg[6]' (FDPE) to 'nolabel_line112/nolabel_line32/an_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\nolabel_line112/nolabel_line32/an_reg[7] )
WARNING: [Synth 8-3332] Sequential element (nolabel_line104/random_for_y_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (nolabel_line104/random_for_y_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (nolabel_line104/random_for_y_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (nolabel_line104/random_for_y_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (nolabel_line104/random_for_y_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (nolabel_line104/random_for_y_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (nolabel_line104/random_for_y_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (nolabel_line112/nolabel_line32/an_reg[7]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 810.352 ; gain = 522.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|display     | (A:0x780)*B2 | 10     | 11     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'nolabel_line50/clk_out1' to pin 'nolabel_line50/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 837.086 ; gain = 548.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 962.074 ; gain = 673.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line104/apple_y_reg[5] )
WARNING: [Synth 8-3332] Sequential element (nolabel_line104/apple_y_reg[5]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 962.980 ; gain = 674.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop nolabel_line52/nolabel_line44/in_display_area_reg is being inverted and renamed to nolabel_line52/nolabel_line44/in_display_area_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 962.980 ; gain = 674.789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 962.980 ; gain = 674.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 962.980 ; gain = 674.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 962.980 ; gain = 674.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 962.980 ; gain = 674.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 962.980 ; gain = 674.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |clk_wiz_0          |         1|
|2     |c_counter_binary_0 |         1|
|3     |c_counter_binary_1 |         1|
|4     |c_counter_binary_2 |         1|
|5     |c_counter_binary_3 |         1|
|6     |blk_mem_gen_0      |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_gen_0      |     1|
|2     |c_counter_binary_0 |     1|
|3     |c_counter_binary_1 |     1|
|4     |c_counter_binary_2 |     1|
|5     |c_counter_binary_3 |     1|
|6     |clk_wiz_0          |     1|
|7     |CARRY4             |    67|
|8     |DSP48E1            |     1|
|9     |LUT1               |    16|
|10    |LUT2               |    96|
|11    |LUT3               |    46|
|12    |LUT4               |   127|
|13    |LUT5               |   131|
|14    |LUT6               |   392|
|15    |MUXF7              |     1|
|16    |FDCE               |    30|
|17    |FDPE               |     1|
|18    |FDRE               |   594|
|19    |FDSE               |    27|
|20    |IBUF               |     7|
|21    |OBUF               |    30|
+------+-------------------+------+

Report Instance Areas: 
+------+-------------------+-------------------+------+
|      |Instance           |Module             |Cells |
+------+-------------------+-------------------+------+
|1     |top                |                   |  1588|
|2     |  nolabel_line104  |apple              |    49|
|3     |  nolabel_line112  |score              |   148|
|4     |    nolabel_line32 |seg                |   126|
|5     |  nolabel_line52   |display            |   248|
|6     |    nolabel_line44 |vga_sync_generator |   199|
|7     |  nolabel_line65   |snake              |   949|
|8     |  nolabel_line82   |fsm                |   154|
|9     |  nolabel_line94   |turn               |     2|
+------+-------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 962.980 ; gain = 674.789
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 962.980 ; gain = 313.578
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 962.980 ; gain = 674.789
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 962.980 ; gain = 686.258
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Yu/Documents/GitHub/Digital_Circuit/lab11/GreedySnakeGame/GreedySnakeGame.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 962.980 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec  7 23:50:04 2018...
