<stg><name>tpgPatternCrossHatch</name>


<trans_list>

<trans id="138" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:0 %color_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %color

]]></Node>
<StgValue><ssdm name="color_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:1 %height_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %height

]]></Node>
<StgValue><ssdm name="height_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:2 %width_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %width

]]></Node>
<StgValue><ssdm name="width_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:3 %x_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:4 %y_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %y

]]></Node>
<StgValue><ssdm name="y_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="17" op_0_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:5 %zext_ln1435 = zext i16 %width_read

]]></Node>
<StgValue><ssdm name="zext_ln1435"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="14" op_0_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:6 %trunc_ln1435 = trunc i16 %width_read

]]></Node>
<StgValue><ssdm name="trunc_ln1435"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:7 %add_ln1435 = add i14 %trunc_ln1435, i14 15

]]></Node>
<StgValue><ssdm name="add_ln1435"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:8 %trunc_ln = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add_ln1435, i32 4, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="17" op_0_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:11 %zext_ln1437 = zext i16 %height_read

]]></Node>
<StgValue><ssdm name="zext_ln1437"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:12 %trunc_ln1437 = trunc i16 %height_read

]]></Node>
<StgValue><ssdm name="trunc_ln1437"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="17" op_0_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:14 %zext_ln1443 = zext i16 %y_read

]]></Node>
<StgValue><ssdm name="zext_ln1443"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:15 %icmp_ln1443 = icmp_eq  i16 %y_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1443"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:16 %trunc_ln1443 = trunc i16 %x_read

]]></Node>
<StgValue><ssdm name="trunc_ln1443"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:17 %zext_ln1443_1 = zext i16 %x_read

]]></Node>
<StgValue><ssdm name="zext_ln1443_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:18 %icmp_ln1443_1 = icmp_eq  i16 %x_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1443_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:19 %br_ln1443 = br i1 %icmp_ln1443, void, void

]]></Node>
<StgValue><ssdm name="br_ln1443"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:0 %add_ln1443 = add i17 %zext_ln1437, i17 131071

]]></Node>
<StgValue><ssdm name="add_ln1443"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:1 %icmp_ln1443_2 = icmp_eq  i17 %zext_ln1443, i17 %add_ln1443

]]></Node>
<StgValue><ssdm name="icmp_ln1443_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln1443 = br i1 %icmp_ln1443_1, void %._crit_edge4, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1443"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:1 %sub29 = add i17 %zext_ln1435, i17 131071

]]></Node>
<StgValue><ssdm name="sub29"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %cmp57 = icmp_eq  i8 %color_read, i8 0

]]></Node>
<StgValue><ssdm name="cmp57"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %cmp59 = icmp_eq  i8 %color_read, i8 1

]]></Node>
<StgValue><ssdm name="cmp59"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln1462 = br i1 %icmp_ln1443_1, void, void

]]></Node>
<StgValue><ssdm name="br_ln1462"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:0 %icmp_ln1467 = icmp_eq  i17 %zext_ln1443_1, i17 %sub29

]]></Node>
<StgValue><ssdm name="icmp_ln1467"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln1467 = br i1 %icmp_ln1467, void, void

]]></Node>
<StgValue><ssdm name="br_ln1467"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:9 %barWidthMinSamples_V = add i10 %trunc_ln, i10 1023

]]></Node>
<StgValue><ssdm name="barWidthMinSamples_V"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:10 %barWidthMinSamples_delayed_V = call i10 @reg<ap_uint<10> >, i10 %barWidthMinSamples_V

]]></Node>
<StgValue><ssdm name="barWidthMinSamples_delayed_V"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:13 %add_ln1437 = add i14 %trunc_ln1437, i14 15

]]></Node>
<StgValue><ssdm name="add_ln1437"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %and_ln1443 = and i1 %icmp_ln1443_2, i1 %icmp_ln1443_1

]]></Node>
<StgValue><ssdm name="and_ln1443"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln1443 = br i1 %and_ln1443, void %._crit_edge4, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1443"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443" val="1"/>
<literal name="icmp_ln1443_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1443" val="0"/>
<literal name="and_ln1443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="10" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge4:0 %tmp = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add_ln1437, i32 4, i32 13

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443" val="1"/>
<literal name="icmp_ln1443_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1443" val="0"/>
<literal name="and_ln1443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="10">
<![CDATA[
._crit_edge4:1 %zext_ln1347 = zext i10 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln1347"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443" val="1"/>
<literal name="icmp_ln1443_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1443" val="0"/>
<literal name="and_ln1443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge4:2 %ret = add i11 %zext_ln1347, i11 2047

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443" val="1"/>
<literal name="icmp_ln1443_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1443" val="0"/>
<literal name="and_ln1443" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge:0 %store_ln1445 = store i10 0, i10 %yCount_V_2

]]></Node>
<StgValue><ssdm name="store_ln1445"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443" val="1"/>
<literal name="icmp_ln1443_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1443" val="0"/>
<literal name="and_ln1443" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:1 %store_ln1446 = store i1 1, i1 %vHatch

]]></Node>
<StgValue><ssdm name="store_ln1446"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443" val="1"/>
<literal name="icmp_ln1443_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1443" val="0"/>
<literal name="and_ln1443" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:2 %br_ln1447 = br void

]]></Node>
<StgValue><ssdm name="br_ln1447"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
<literal name="icmp_ln1467" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0 %store_ln1470 = store i10 0, i10 %xCount_V_2

]]></Node>
<StgValue><ssdm name="store_ln1470"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
<literal name="icmp_ln1467" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln1471 = br void %.thread

]]></Node>
<StgValue><ssdm name="br_ln1471"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0 %store_ln1465 = store i10 0, i10 %xCount_V_2

]]></Node>
<StgValue><ssdm name="store_ln1465"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln1466 = br void %.thread

]]></Node>
<StgValue><ssdm name="br_ln1466"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:10 %barWidthMinSamples_delayed_V = call i10 @reg<ap_uint<10> >, i10 %barWidthMinSamples_V

]]></Node>
<StgValue><ssdm name="barWidthMinSamples_delayed_V"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443" val="1"/>
<literal name="icmp_ln1443_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1443" val="0"/>
<literal name="and_ln1443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="10">
<![CDATA[
._crit_edge4:3 %yCount_V_2_load = load i10 %yCount_V_2

]]></Node>
<StgValue><ssdm name="yCount_V_2_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443" val="1"/>
<literal name="icmp_ln1443_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1443" val="0"/>
<literal name="and_ln1443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="10">
<![CDATA[
._crit_edge4:4 %zext_ln870 = zext i10 %yCount_V_2_load

]]></Node>
<StgValue><ssdm name="zext_ln870"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443" val="1"/>
<literal name="icmp_ln1443_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1443" val="0"/>
<literal name="and_ln1443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge4:5 %icmp_ln870 = icmp_eq  i11 %zext_ln870, i11 %ret

]]></Node>
<StgValue><ssdm name="icmp_ln870"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443" val="1"/>
<literal name="icmp_ln1443_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1443" val="0"/>
<literal name="and_ln1443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge4:6 %and_ln1448 = and i1 %icmp_ln870, i1 %icmp_ln1443_1

]]></Node>
<StgValue><ssdm name="and_ln1448"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443" val="1"/>
<literal name="icmp_ln1443_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1443" val="0"/>
<literal name="and_ln1443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4:7 %br_ln1448 = br i1 %and_ln1448, void, void

]]></Node>
<StgValue><ssdm name="br_ln1448"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443" val="1"/>
<literal name="icmp_ln1443_1" val="0"/>
<literal name="and_ln1448" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1443" val="0"/>
<literal name="and_ln1443" val="0"/>
<literal name="and_ln1448" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln1453 = br i1 %icmp_ln1443_1, void %thread-pre-split, void

]]></Node>
<StgValue><ssdm name="br_ln1453"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1443" val="0"/>
<literal name="icmp_ln1443_1" val="0"/>
<literal name="and_ln1448" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1443" val="1"/>
<literal name="icmp_ln1443_1" val="0"/>
<literal name="and_ln1448" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1">
<![CDATA[
thread-pre-split:0 %vHatch_load = load i1 %vHatch

]]></Node>
<StgValue><ssdm name="vHatch_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1443" val="0"/>
<literal name="icmp_ln1443_1" val="0"/>
<literal name="and_ln1448" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1443" val="1"/>
<literal name="icmp_ln1443_1" val="0"/>
<literal name="and_ln1448" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
thread-pre-split:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443" val="0"/>
<literal name="and_ln1443" val="0"/>
<literal name="icmp_ln1443_1" val="1"/>
<literal name="and_ln1448" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0 %add_ln691 = add i10 %yCount_V_2_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443" val="0"/>
<literal name="and_ln1443" val="0"/>
<literal name="icmp_ln1443_1" val="1"/>
<literal name="and_ln1448" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
:1 %store_ln691 = store i10 %add_ln691, i10 %yCount_V_2

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443" val="0"/>
<literal name="and_ln1443" val="0"/>
<literal name="icmp_ln1443_1" val="1"/>
<literal name="and_ln1448" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %store_ln1456 = store i1 0, i1 %vHatch

]]></Node>
<StgValue><ssdm name="store_ln1456"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443" val="0"/>
<literal name="and_ln1443" val="0"/>
<literal name="icmp_ln1443_1" val="1"/>
<literal name="and_ln1448" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln1457 = br void

]]></Node>
<StgValue><ssdm name="br_ln1457"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443" val="1"/>
<literal name="icmp_ln1443_1" val="0"/>
<literal name="and_ln1448" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1443" val="0"/>
<literal name="and_ln1443" val="0"/>
<literal name="and_ln1448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
:0 %store_ln1450 = store i10 0, i10 %yCount_V_2

]]></Node>
<StgValue><ssdm name="store_ln1450"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443" val="1"/>
<literal name="icmp_ln1443_1" val="0"/>
<literal name="and_ln1448" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1443" val="0"/>
<literal name="and_ln1443" val="0"/>
<literal name="and_ln1448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %store_ln1451 = store i1 1, i1 %vHatch

]]></Node>
<StgValue><ssdm name="store_ln1451"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443" val="1"/>
<literal name="icmp_ln1443_1" val="0"/>
<literal name="and_ln1448" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1443" val="0"/>
<literal name="and_ln1443" val="0"/>
<literal name="and_ln1448" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln1452 = br void

]]></Node>
<StgValue><ssdm name="br_ln1452"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
:0 %empty = phi i1 %vHatch_load, void %thread-pre-split, i1 1, void %._crit_edge, i1 1, void, i1 0, void

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
<literal name="icmp_ln1467" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10">
<![CDATA[
:0 %xCount_V_2_load = load i10 %xCount_V_2

]]></Node>
<StgValue><ssdm name="xCount_V_2_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
<literal name="icmp_ln1467" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1 %icmp_ln878 = icmp_ult  i10 %xCount_V_2_load, i10 %barWidthMinSamples_delayed_V

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
<literal name="icmp_ln1467" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln1472 = br i1 %icmp_ln878, void, void

]]></Node>
<StgValue><ssdm name="br_ln1472"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
<literal name="icmp_ln1467" val="0"/>
<literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0 %icmp_ln870_1 = icmp_eq  i10 %xCount_V_2_load, i10 %barWidthMinSamples_delayed_V

]]></Node>
<StgValue><ssdm name="icmp_ln870_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
<literal name="icmp_ln1467" val="0"/>
<literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln1477 = br i1 %icmp_ln870_1, void, void

]]></Node>
<StgValue><ssdm name="br_ln1477"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
<literal name="icmp_ln1467" val="0"/>
<literal name="icmp_ln878" val="0"/>
<literal name="icmp_ln870_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0 %sub_ln692 = sub i10 %xCount_V_2_load, i10 %barWidthMinSamples_delayed_V

]]></Node>
<StgValue><ssdm name="sub_ln692"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
<literal name="icmp_ln1467" val="0"/>
<literal name="icmp_ln878" val="0"/>
<literal name="icmp_ln870_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
<literal name="icmp_ln1467" val="0"/>
<literal name="icmp_ln878" val="0"/>
<literal name="icmp_ln870_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
:0 %store_ln1479 = store i10 0, i10 %xCount_V_2

]]></Node>
<StgValue><ssdm name="store_ln1479"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
<literal name="icmp_ln1467" val="0"/>
<literal name="icmp_ln878" val="0"/>
<literal name="icmp_ln870_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln1481 = br void %.thread

]]></Node>
<StgValue><ssdm name="br_ln1481"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
<literal name="icmp_ln1467" val="0"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0 %add_ln691_2 = add i10 %xCount_V_2_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln691_2"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
<literal name="icmp_ln1467" val="0"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln1476 = br void

]]></Node>
<StgValue><ssdm name="br_ln1476"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
<literal name="icmp_ln1467" val="0"/>
<literal name="icmp_ln870_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
<literal name="icmp_ln1467" val="0"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0 %storemerge = phi i10 %sub_ln692, void, i10 %add_ln691_2, void

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
<literal name="icmp_ln1467" val="0"/>
<literal name="icmp_ln870_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
<literal name="icmp_ln1467" val="0"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
:1 %store_ln691 = store i10 %storemerge, i10 %xCount_V_2

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
<literal name="icmp_ln1467" val="0"/>
<literal name="icmp_ln870_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
<literal name="icmp_ln1467" val="0"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln1488 = br i1 %empty, void, void %.thread

]]></Node>
<StgValue><ssdm name="br_ln1488"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
<literal name="icmp_ln1467" val="0"/>
<literal name="icmp_ln870_1" val="0"/>
<literal name="empty" val="0"/>
<literal name="cmp57" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
<literal name="icmp_ln1467" val="0"/>
<literal name="icmp_ln878" val="1"/>
<literal name="empty" val="0"/>
<literal name="cmp57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0 %select_ln1503_1 = select i1 %cmp59, i2 1, i2 2

]]></Node>
<StgValue><ssdm name="select_ln1503_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
<literal name="icmp_ln1467" val="0"/>
<literal name="icmp_ln870_1" val="0"/>
<literal name="empty" val="0"/>
<literal name="cmp57" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
<literal name="icmp_ln1467" val="0"/>
<literal name="icmp_ln878" val="1"/>
<literal name="empty" val="0"/>
<literal name="cmp57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %or_ln1503 = or i1 %cmp59, i1 %trunc_ln1443

]]></Node>
<StgValue><ssdm name="or_ln1503"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
<literal name="icmp_ln1467" val="0"/>
<literal name="icmp_ln870_1" val="0"/>
<literal name="empty" val="0"/>
<literal name="cmp57" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
<literal name="icmp_ln1467" val="0"/>
<literal name="icmp_ln878" val="1"/>
<literal name="empty" val="0"/>
<literal name="cmp57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:2 %select_ln1503 = select i1 %or_ln1503, i2 %select_ln1503_1, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1503"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
<literal name="icmp_ln1467" val="0"/>
<literal name="icmp_ln870_1" val="0"/>
<literal name="empty" val="0"/>
<literal name="cmp57" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
<literal name="icmp_ln1467" val="0"/>
<literal name="icmp_ln878" val="1"/>
<literal name="empty" val="0"/>
<literal name="cmp57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="2">
<![CDATA[
:3 %zext_ln1503 = zext i2 %select_ln1503

]]></Node>
<StgValue><ssdm name="zext_ln1503"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
<literal name="icmp_ln1467" val="0"/>
<literal name="icmp_ln870_1" val="0"/>
<literal name="empty" val="0"/>
<literal name="cmp57" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
<literal name="icmp_ln1467" val="0"/>
<literal name="icmp_ln878" val="1"/>
<literal name="empty" val="0"/>
<literal name="cmp57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %blkYuv_1_addr = getelementptr i8 %blkYuv_1, i64 0, i64 %zext_ln1503

]]></Node>
<StgValue><ssdm name="blkYuv_1_addr"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
<literal name="icmp_ln1467" val="0"/>
<literal name="icmp_ln870_1" val="0"/>
<literal name="empty" val="0"/>
<literal name="cmp57" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
<literal name="icmp_ln1467" val="0"/>
<literal name="icmp_ln878" val="1"/>
<literal name="empty" val="0"/>
<literal name="cmp57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="2">
<![CDATA[
:5 %blkYuv_1_load = load i2 %blkYuv_1_addr

]]></Node>
<StgValue><ssdm name="blkYuv_1_load"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="cmp57" val="0"/>
</and_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="icmp_ln870_1" val="1"/>
<literal name="cmp57" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1467" val="1"/>
<literal name="cmp57" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1443_1" val="1"/>
<literal name="cmp57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0 %select_ln1494_1 = select i1 %cmp59, i2 1, i2 2

]]></Node>
<StgValue><ssdm name="select_ln1494_1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="cmp57" val="0"/>
</and_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="icmp_ln870_1" val="1"/>
<literal name="cmp57" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1467" val="1"/>
<literal name="cmp57" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1443_1" val="1"/>
<literal name="cmp57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %or_ln1494 = or i1 %cmp59, i1 %trunc_ln1443

]]></Node>
<StgValue><ssdm name="or_ln1494"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="cmp57" val="0"/>
</and_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="icmp_ln870_1" val="1"/>
<literal name="cmp57" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1467" val="1"/>
<literal name="cmp57" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1443_1" val="1"/>
<literal name="cmp57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:2 %select_ln1494 = select i1 %or_ln1494, i2 %select_ln1494_1, i2 1

]]></Node>
<StgValue><ssdm name="select_ln1494"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="cmp57" val="0"/>
</and_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="icmp_ln870_1" val="1"/>
<literal name="cmp57" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1467" val="1"/>
<literal name="cmp57" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1443_1" val="1"/>
<literal name="cmp57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="2">
<![CDATA[
:3 %zext_ln1494 = zext i2 %select_ln1494

]]></Node>
<StgValue><ssdm name="zext_ln1494"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="cmp57" val="0"/>
</and_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="icmp_ln870_1" val="1"/>
<literal name="cmp57" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1467" val="1"/>
<literal name="cmp57" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1443_1" val="1"/>
<literal name="cmp57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %whiYuv_1_addr = getelementptr i8 %whiYuv_1, i64 0, i64 %zext_ln1494

]]></Node>
<StgValue><ssdm name="whiYuv_1_addr"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="cmp57" val="0"/>
</and_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="icmp_ln870_1" val="1"/>
<literal name="cmp57" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1467" val="1"/>
<literal name="cmp57" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1443_1" val="1"/>
<literal name="cmp57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="2">
<![CDATA[
:5 %whiYuv_1_load = load i2 %whiYuv_1_addr

]]></Node>
<StgValue><ssdm name="whiYuv_1_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="90" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:3 %conv_i10 = select i1 %cmp57, i8 255, i8 128

]]></Node>
<StgValue><ssdm name="conv_i10"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:5 %conv_i = select i1 %cmp57, i8 0, i8 128

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
<literal name="icmp_ln1467" val="0"/>
<literal name="icmp_ln870_1" val="0"/>
<literal name="empty" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
<literal name="icmp_ln1467" val="0"/>
<literal name="icmp_ln878" val="1"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln1503 = br i1 %cmp57, void, void %.thread._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1503"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
<literal name="icmp_ln1467" val="0"/>
<literal name="icmp_ln870_1" val="0"/>
<literal name="empty" val="0"/>
<literal name="cmp57" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
<literal name="icmp_ln1467" val="0"/>
<literal name="icmp_ln878" val="1"/>
<literal name="empty" val="0"/>
<literal name="cmp57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="2">
<![CDATA[
:5 %blkYuv_1_load = load i2 %blkYuv_1_addr

]]></Node>
<StgValue><ssdm name="blkYuv_1_load"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
<literal name="icmp_ln1467" val="0"/>
<literal name="icmp_ln870_1" val="0"/>
<literal name="empty" val="0"/>
<literal name="cmp57" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1443_1" val="0"/>
<literal name="icmp_ln1467" val="0"/>
<literal name="icmp_ln878" val="1"/>
<literal name="empty" val="0"/>
<literal name="cmp57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln1503 = br void %.thread._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1503"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="icmp_ln870_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1467" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1443_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.thread:0 %br_ln1494 = br i1 %cmp57, void, void %.thread._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1494"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="cmp57" val="0"/>
</and_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="icmp_ln870_1" val="1"/>
<literal name="cmp57" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1467" val="1"/>
<literal name="cmp57" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1443_1" val="1"/>
<literal name="cmp57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="2">
<![CDATA[
:5 %whiYuv_1_load = load i2 %whiYuv_1_addr

]]></Node>
<StgValue><ssdm name="whiYuv_1_load"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
<literal name="cmp57" val="0"/>
</and_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="icmp_ln870_1" val="1"/>
<literal name="cmp57" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1467" val="1"/>
<literal name="cmp57" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1443_1" val="1"/>
<literal name="cmp57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln1494 = br void %.thread._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1494"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
.thread._crit_edge:0 %agg_result_0 = phi i1 1, void %.thread, i1 1, void, i1 0, void, i1 0, void

]]></Node>
<StgValue><ssdm name="agg_result_0"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
.thread._crit_edge:1 %pix_val_V_1 = phi i8 255, void %.thread, i8 %whiYuv_1_load, void, i8 0, void, i8 %blkYuv_1_load, void

]]></Node>
<StgValue><ssdm name="pix_val_V_1"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0">
<![CDATA[
.thread._crit_edge:2 %pix_val_V_2 = phi i8 %conv_i10, void %.thread, i8 %conv_i10, void, i8 %conv_i, void, i8 %conv_i, void

]]></Node>
<StgValue><ssdm name="pix_val_V_2"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.thread._crit_edge:3 %select_ln1494_2 = select i1 %agg_result_0, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln1494_2"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="24" op_1_bw="8">
<![CDATA[
.thread._crit_edge:4 %mrv = insertvalue i24 <undef>, i8 %select_ln1494_2

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="24" op_1_bw="8">
<![CDATA[
.thread._crit_edge:5 %mrv_1 = insertvalue i24 %mrv, i8 %pix_val_V_1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="24" op_1_bw="8">
<![CDATA[
.thread._crit_edge:6 %mrv_2 = insertvalue i24 %mrv_1, i8 %pix_val_V_2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="24">
<![CDATA[
.thread._crit_edge:7 %ret_ln1507 = ret i24 %mrv_2

]]></Node>
<StgValue><ssdm name="ret_ln1507"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
