{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 17:07:26 2019 " "Info: Processing started: Tue Oct 15 17:07:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shift_fpga -c shift_fpga " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off shift_fpga -c shift_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_fpga.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shift_fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_fpga-Behavioral " "Info: Found design unit 1: shift_fpga-Behavioral" {  } { { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift_fpga " "Info: Found entity 1: shift_fpga" {  } { { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "shift_fpga " "Info: Elaborating entity \"shift_fpga\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Info: Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Info: Implemented 37 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "218 " "Info: Peak virtual memory: 218 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 17:07:28 2019 " "Info: Processing ended: Tue Oct 15 17:07:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 17:07:29 2019 " "Info: Processing started: Tue Oct 15 17:07:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off shift_fpga -c shift_fpga " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off shift_fpga -c shift_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "shift_fpga EP3C16F484C6 " "Info: Selected device EP3C16F484C6 for design \"shift_fpga\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info: Device EP3C40F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info: Device EP3C55F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info: Device EP3C80F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/9.0/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/9.0/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/9.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/9.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/9.0/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 14 " "Warning: No exact pin location assignment(s) for 14 pins of 14 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[0\] " "Info: Pin q\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/9.0/quartus/bin/pin_planner.ppl" { q[0] } } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 46 -1 0 } } { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[1\] " "Info: Pin q\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/9.0/quartus/bin/pin_planner.ppl" { q[1] } } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 46 -1 0 } } { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[2\] " "Info: Pin q\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/9.0/quartus/bin/pin_planner.ppl" { q[2] } } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 46 -1 0 } } { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[3\] " "Info: Pin q\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/9.0/quartus/bin/pin_planner.ppl" { q[3] } } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 46 -1 0 } } { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sil " "Info: Pin sil not assigned to an exact location on the device" {  } { { "c:/altera/9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/9.0/quartus/bin/pin_planner.ppl" { sil } } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 11 -1 0 } } { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sil } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[0\] " "Info: Pin d\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/9.0/quartus/bin/pin_planner.ppl" { d[0] } } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 12 -1 0 } } { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[1\] " "Info: Pin s\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/9.0/quartus/bin/pin_planner.ppl" { s[1] } } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 14 -1 0 } } { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[0\] " "Info: Pin s\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/9.0/quartus/bin/pin_planner.ppl" { s[0] } } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 14 -1 0 } } { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/9.0/quartus/bin/pin_planner.ppl" { clk } } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 8 -1 0 } } { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Info: Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/9.0/quartus/bin/pin_planner.ppl" { rst } } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 9 -1 0 } } { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[1\] " "Info: Pin d\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/9.0/quartus/bin/pin_planner.ppl" { d[1] } } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 12 -1 0 } } { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[2\] " "Info: Pin d\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/9.0/quartus/bin/pin_planner.ppl" { d[2] } } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 12 -1 0 } } { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[3\] " "Info: Pin d\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/9.0/quartus/bin/pin_planner.ppl" { d[3] } } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 12 -1 0 } } { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sir " "Info: Pin sir not assigned to an exact location on the device" {  } { { "c:/altera/9.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/9.0/quartus/bin/pin_planner.ppl" { sir } } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 10 -1 0 } } { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sir } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "shift_fpga.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'shift_fpga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sclk (Rise) sclk (Rise) setup and hold " "Critical Warning: From sclk (Rise) to sclk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) sclk (Rise) setup and hold " "Critical Warning: From clk (Rise) to sclk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) sclk (Fall) setup and hold " "Critical Warning: From clk (Rise) to sclk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Critical Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 8 -1 0 } } { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sclk  " "Info: Automatically promoted node sclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 19 -1 0 } } { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "13 unused 2.5V 9 4 0 " "Info: Number of I/O pins in group: 13 (unused VREF, 2.5V VCCIO, 9 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 28 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  28 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.764 " "Info: Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.764" { { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 1 " "Info: -npaths 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.764 (VIOLATED) " "Info: Path #1: Setup slack is -1.764 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : temp1\[0\] " "Info: From Node    : temp1\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : temp1\[25\] " "Info: To Node      : temp1\[25\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Info: Launch Clock : clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Info: Latch Clock  : clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.269      2.269  R        clock network delay " "Info:      2.269      2.269  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.468      0.199     uTco  temp1\[0\] " "Info:      2.468      0.199     uTco  temp1\[0\]" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[0] } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.468      0.000 RR  CELL  temp1\[0\]\|q " "Info:      2.468      0.000 RR  CELL  temp1\[0\]\|q" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[0] } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.684      0.216 RR    IC  temp1\[0\]~52\|dataa " "Info:      2.684      0.216 RR    IC  temp1\[0\]~52\|dataa" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[0]~52 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.089      0.405 RR  CELL  temp1\[0\]~52\|cout " "Info:      3.089      0.405 RR  CELL  temp1\[0\]~52\|cout" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[0]~53 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.089      0.000 RR    IC  temp1\[1\]~54\|cin " "Info:      3.089      0.000 RR    IC  temp1\[1\]~54\|cin" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[1]~54 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.147      0.058 RF  CELL  temp1\[1\]~54\|cout " "Info:      3.147      0.058 RF  CELL  temp1\[1\]~54\|cout" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[1]~55 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.147      0.000 FF    IC  temp1\[2\]~56\|cin " "Info:      3.147      0.000 FF    IC  temp1\[2\]~56\|cin" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[2]~56 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.205      0.058 FR  CELL  temp1\[2\]~56\|cout " "Info:      3.205      0.058 FR  CELL  temp1\[2\]~56\|cout" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[2]~57 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.205      0.000 RR    IC  temp1\[3\]~58\|cin " "Info:      3.205      0.000 RR    IC  temp1\[3\]~58\|cin" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[3]~58 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.263      0.058 RF  CELL  temp1\[3\]~58\|cout " "Info:      3.263      0.058 RF  CELL  temp1\[3\]~58\|cout" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[3]~59 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.263      0.000 FF    IC  temp1\[4\]~60\|cin " "Info:      3.263      0.000 FF    IC  temp1\[4\]~60\|cin" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[4]~60 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.321      0.058 FR  CELL  temp1\[4\]~60\|cout " "Info:      3.321      0.058 FR  CELL  temp1\[4\]~60\|cout" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[4]~61 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.321      0.000 RR    IC  temp1\[5\]~62\|cin " "Info:      3.321      0.000 RR    IC  temp1\[5\]~62\|cin" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[5]~62 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.379      0.058 RF  CELL  temp1\[5\]~62\|cout " "Info:      3.379      0.058 RF  CELL  temp1\[5\]~62\|cout" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[5]~63 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.379      0.000 FF    IC  temp1\[6\]~64\|cin " "Info:      3.379      0.000 FF    IC  temp1\[6\]~64\|cin" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[6]~64 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.437      0.058 FR  CELL  temp1\[6\]~64\|cout " "Info:      3.437      0.058 FR  CELL  temp1\[6\]~64\|cout" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[6]~65 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.437      0.000 RR    IC  temp1\[7\]~66\|cin " "Info:      3.437      0.000 RR    IC  temp1\[7\]~66\|cin" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[7]~66 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.495      0.058 RF  CELL  temp1\[7\]~66\|cout " "Info:      3.495      0.058 RF  CELL  temp1\[7\]~66\|cout" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[7]~67 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.495      0.000 FF    IC  temp1\[8\]~68\|cin " "Info:      3.495      0.000 FF    IC  temp1\[8\]~68\|cin" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[8]~68 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.553      0.058 FR  CELL  temp1\[8\]~68\|cout " "Info:      3.553      0.058 FR  CELL  temp1\[8\]~68\|cout" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[8]~69 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.553      0.000 RR    IC  temp1\[9\]~70\|cin " "Info:      3.553      0.000 RR    IC  temp1\[9\]~70\|cin" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[9]~70 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.611      0.058 RF  CELL  temp1\[9\]~70\|cout " "Info:      3.611      0.058 RF  CELL  temp1\[9\]~70\|cout" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[9]~71 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.611      0.000 FF    IC  temp1\[10\]~72\|cin " "Info:      3.611      0.000 FF    IC  temp1\[10\]~72\|cin" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[10]~72 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.669      0.058 FR  CELL  temp1\[10\]~72\|cout " "Info:      3.669      0.058 FR  CELL  temp1\[10\]~72\|cout" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[10]~73 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.669      0.000 RR    IC  temp1\[11\]~74\|cin " "Info:      3.669      0.000 RR    IC  temp1\[11\]~74\|cin" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[11]~74 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.727      0.058 RF  CELL  temp1\[11\]~74\|cout " "Info:      3.727      0.058 RF  CELL  temp1\[11\]~74\|cout" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[11]~75 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.727      0.000 FF    IC  temp1\[12\]~76\|cin " "Info:      3.727      0.000 FF    IC  temp1\[12\]~76\|cin" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[12]~76 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.785      0.058 FR  CELL  temp1\[12\]~76\|cout " "Info:      3.785      0.058 FR  CELL  temp1\[12\]~76\|cout" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[12]~77 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.785      0.000 RR    IC  temp1\[13\]~78\|cin " "Info:      3.785      0.000 RR    IC  temp1\[13\]~78\|cin" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[13]~78 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.843      0.058 RF  CELL  temp1\[13\]~78\|cout " "Info:      3.843      0.058 RF  CELL  temp1\[13\]~78\|cout" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[13]~79 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.843      0.000 FF    IC  temp1\[14\]~80\|cin " "Info:      3.843      0.000 FF    IC  temp1\[14\]~80\|cin" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[14]~80 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.901      0.058 FR  CELL  temp1\[14\]~80\|cout " "Info:      3.901      0.058 FR  CELL  temp1\[14\]~80\|cout" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[14]~81 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.901      0.000 RR    IC  temp1\[15\]~82\|cin " "Info:      3.901      0.000 RR    IC  temp1\[15\]~82\|cin" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[15]~82 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.959      0.058 RF  CELL  temp1\[15\]~82\|cout " "Info:      3.959      0.058 RF  CELL  temp1\[15\]~82\|cout" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[15]~83 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.959      0.000 FF    IC  temp1\[16\]~84\|cin " "Info:      3.959      0.000 FF    IC  temp1\[16\]~84\|cin" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[16]~84 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.017      0.058 FR  CELL  temp1\[16\]~84\|cout " "Info:      4.017      0.058 FR  CELL  temp1\[16\]~84\|cout" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[16]~85 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.017      0.000 RR    IC  temp1\[17\]~86\|cin " "Info:      4.017      0.000 RR    IC  temp1\[17\]~86\|cin" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[17]~86 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.075      0.058 RF  CELL  temp1\[17\]~86\|cout " "Info:      4.075      0.058 RF  CELL  temp1\[17\]~86\|cout" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[17]~87 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.075      0.000 FF    IC  temp1\[18\]~88\|cin " "Info:      4.075      0.000 FF    IC  temp1\[18\]~88\|cin" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[18]~88 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.133      0.058 FR  CELL  temp1\[18\]~88\|cout " "Info:      4.133      0.058 FR  CELL  temp1\[18\]~88\|cout" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[18]~89 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.133      0.000 RR    IC  temp1\[19\]~90\|cin " "Info:      4.133      0.000 RR    IC  temp1\[19\]~90\|cin" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[19]~90 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.191      0.058 RF  CELL  temp1\[19\]~90\|cout " "Info:      4.191      0.058 RF  CELL  temp1\[19\]~90\|cout" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[19]~91 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.191      0.000 FF    IC  temp1\[20\]~92\|cin " "Info:      4.191      0.000 FF    IC  temp1\[20\]~92\|cin" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[20]~92 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.249      0.058 FR  CELL  temp1\[20\]~92\|cout " "Info:      4.249      0.058 FR  CELL  temp1\[20\]~92\|cout" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[20]~93 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.249      0.000 RR    IC  temp1\[21\]~94\|cin " "Info:      4.249      0.000 RR    IC  temp1\[21\]~94\|cin" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[21]~94 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.307      0.058 RF  CELL  temp1\[21\]~94\|cout " "Info:      4.307      0.058 RF  CELL  temp1\[21\]~94\|cout" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[21]~95 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.307      0.000 FF    IC  temp1\[22\]~96\|cin " "Info:      4.307      0.000 FF    IC  temp1\[22\]~96\|cin" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[22]~96 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.365      0.058 FR  CELL  temp1\[22\]~96\|cout " "Info:      4.365      0.058 FR  CELL  temp1\[22\]~96\|cout" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[22]~97 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.365      0.000 RR    IC  temp1\[23\]~98\|cin " "Info:      4.365      0.000 RR    IC  temp1\[23\]~98\|cin" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[23]~98 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.423      0.058 RF  CELL  temp1\[23\]~98\|cout " "Info:      4.423      0.058 RF  CELL  temp1\[23\]~98\|cout" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[23]~99 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.423      0.000 FF    IC  temp1\[24\]~100\|cin " "Info:      4.423      0.000 FF    IC  temp1\[24\]~100\|cin" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[24]~100 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.481      0.058 FR  CELL  temp1\[24\]~100\|cout " "Info:      4.481      0.058 FR  CELL  temp1\[24\]~100\|cout" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[24]~101 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.481      0.000 RR    IC  temp1\[25\]~102\|cin " "Info:      4.481      0.000 RR    IC  temp1\[25\]~102\|cin" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[25]~102 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.936      0.455 RR  CELL  temp1\[25\]~102\|combout " "Info:      4.936      0.455 RR  CELL  temp1\[25\]~102\|combout" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[25]~102 } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.936      0.000 RR    IC  temp1\[25\]\|d " "Info:      4.936      0.000 RR    IC  temp1\[25\]\|d" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[25] } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.010      0.074 RR  CELL  temp1\[25\] " "Info:      5.010      0.074 RR  CELL  temp1\[25\]" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[25] } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "Info:      1.000      1.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.231      2.231  R        clock network delay " "Info:      3.231      2.231  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.246      0.015     uTsu  temp1\[25\] " "Info:      3.246      0.015     uTsu  temp1\[25\]" {  } { { "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[25] } "NODE_NAME" } } { "shift_fpga.vhd" "" { Text "C:/Users/admin/Desktop/66_67/exp_7/shift_fpga/shift_fpga.vhd" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.010 " "Info: Data Arrival Time  :     5.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.246 " "Info: Data Required Time :     3.246" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.764 (VIOLATED) " "Info: Slack              :    -1.764 (VIOLATED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y20 X9_Y29 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "269 " "Info: Peak virtual memory: 269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 17:07:35 2019 " "Info: Processing ended: Tue Oct 15 17:07:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 17:07:36 2019 " "Info: Processing started: Tue Oct 15 17:07:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off shift_fpga -c shift_fpga " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off shift_fpga -c shift_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 17:07:39 2019 " "Info: Processing ended: Tue Oct 15 17:07:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 17:07:40 2019 " "Info: Processing started: Tue Oct 15 17:07:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta shift_fpga -c shift_fpga " "Info: Command: quartus_sta shift_fpga -c shift_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "shift_fpga.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'shift_fpga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sclk sclk " "Info: create_clock -period 1.000 -name sclk sclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sclk (Rise) sclk (Rise) setup and hold " "Critical Warning: From sclk (Rise) to sclk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) sclk (Rise) setup and hold " "Critical Warning: From clk (Rise) to sclk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) sclk (Fall) setup and hold " "Critical Warning: From clk (Rise) to sclk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Critical Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.822 " "Info: Worst-case setup slack is -1.822" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.822       -28.790 clk  " "Info:    -1.822       -28.790 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086         0.000 sclk  " "Info:     0.086         0.000 sclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Info: Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 clk  " "Info:     0.358         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383         0.000 sclk  " "Info:     0.383         0.000 sclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.050 " "Info: Worst-case recovery slack is -0.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.050        -0.400 sclk  " "Info:    -0.050        -0.400 sclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.545 " "Info: Worst-case removal slack is 0.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.545         0.000 sclk  " "Info:     0.545         0.000 sclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sclk (Rise) sclk (Rise) setup and hold " "Critical Warning: From sclk (Rise) to sclk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) sclk (Rise) setup and hold " "Critical Warning: From clk (Rise) to sclk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) sclk (Fall) setup and hold " "Critical Warning: From clk (Rise) to sclk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Critical Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.469 " "Info: Worst-case setup slack is -1.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469       -22.273 clk  " "Info:    -1.469       -22.273 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182         0.000 sclk  " "Info:     0.182         0.000 sclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.313 " "Info: Worst-case hold slack is 0.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313         0.000 clk  " "Info:     0.313         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349         0.000 sclk  " "Info:     0.349         0.000 sclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.024 " "Info: Worst-case recovery slack is 0.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024         0.000 sclk  " "Info:     0.024         0.000 sclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.537 " "Info: Worst-case removal slack is 0.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.537         0.000 sclk  " "Info:     0.537         0.000 sclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sclk (Rise) sclk (Rise) setup and hold " "Critical Warning: From sclk (Rise) to sclk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) sclk (Rise) setup and hold " "Critical Warning: From clk (Rise) to sclk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) sclk (Fall) setup and hold " "Critical Warning: From clk (Rise) to sclk (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Critical Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.604 " "Info: Worst-case setup slack is -0.604" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.604        -5.930 clk  " "Info:    -0.604        -5.930 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.505         0.000 sclk  " "Info:     0.505         0.000 sclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Info: Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188         0.000 clk  " "Info:     0.188         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201         0.000 sclk  " "Info:     0.201         0.000 sclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.406 " "Info: Worst-case recovery slack is 0.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406         0.000 sclk  " "Info:     0.406         0.000 sclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.272 " "Info: Worst-case removal slack is 0.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272         0.000 sclk  " "Info:     0.272         0.000 sclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 22 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Info: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 17:07:43 2019 " "Info: Processing ended: Tue Oct 15 17:07:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 31 s " "Info: Quartus II Full Compilation was successful. 0 errors, 31 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
