

================================================================
== Vitis HLS Report for 'feedforward_Pipeline_VITIS_LOOP_171_6'
================================================================
* Date:           Fri Jun 13 23:25:11 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bnn_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       12|       12|  0.120 us|  0.120 us|   11|   11|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_171_6  |       10|       10|         2|          1|          1|    10|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [bnn.cpp:171]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln171 = store i4 0, i4 %i" [bnn.cpp:171]   --->   Operation 6 'store' 'store_ln171' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body73"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [bnn.cpp:171]   --->   Operation 8 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.73ns)   --->   "%icmp_ln171 = icmp_eq  i4 %i_2, i4 10" [bnn.cpp:171]   --->   Operation 9 'icmp' 'icmp_ln171' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.73ns)   --->   "%add_ln171 = add i4 %i_2, i4 1" [bnn.cpp:171]   --->   Operation 10 'add' 'add_ln171' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %icmp_ln171, void %for.body73.split, void %for.body88.preheader.exitStub" [bnn.cpp:171]   --->   Operation 11 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i4 %i_2" [bnn.cpp:171]   --->   Operation 12 'zext' 'zext_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%layer3_activations_addr = getelementptr i32 %layer3_activations, i64 0, i64 %zext_ln171" [bnn.cpp:174]   --->   Operation 13 'getelementptr' 'layer3_activations_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (2.32ns)   --->   "%layer3_activations_load = load i4 %layer3_activations_addr" [bnn.cpp:174]   --->   Operation 14 'load' 'layer3_activations_load' <Predicate = (!icmp_ln171)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln171 = store i4 %add_ln171, i4 %i" [bnn.cpp:171]   --->   Operation 15 'store' 'store_ln171' <Predicate = (!icmp_ln171)> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 24 'ret' 'ret_ln0' <Predicate = (icmp_ln171)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.19>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln173 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [bnn.cpp:173]   --->   Operation 16 'specpipeline' 'specpipeline_ln173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln171 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [bnn.cpp:171]   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln171 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [bnn.cpp:171]   --->   Operation 18 'specloopname' 'specloopname_ln171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/2] ( I:2.32ns O:2.32ns )   --->   "%layer3_activations_load = load i4 %layer3_activations_addr" [bnn.cpp:174]   --->   Operation 19 'load' 'layer3_activations_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node add_ln174)   --->   "%shl_ln174 = shl i32 %layer3_activations_load, i32 1" [bnn.cpp:174]   --->   Operation 20 'shl' 'shl_ln174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln174 = add i32 %shl_ln174, i32 4294950912" [bnn.cpp:174]   --->   Operation 21 'add' 'add_ln174' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln174 = store i32 %add_ln174, i4 %layer3_activations_addr" [bnn.cpp:174]   --->   Operation 22 'store' 'store_ln174' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln171 = br void %for.body73" [bnn.cpp:171]   --->   Operation 23 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.911ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln171', bnn.cpp:171) of constant 0 on local variable 'i', bnn.cpp:171 [3]  (1.588 ns)
	'load' operation 4 bit ('i', bnn.cpp:171) on local variable 'i', bnn.cpp:171 [6]  (0.000 ns)
	'add' operation 4 bit ('add_ln171', bnn.cpp:171) [8]  (1.735 ns)
	'store' operation 0 bit ('store_ln171', bnn.cpp:171) of variable 'add_ln171', bnn.cpp:171 on local variable 'i', bnn.cpp:171 [20]  (1.588 ns)

 <State 2>: 7.196ns
The critical path consists of the following:
	'load' operation 32 bit ('layer3_activations_load', bnn.cpp:174) on array 'layer3_activations' [16]  (2.322 ns)
	'shl' operation 32 bit ('shl_ln174', bnn.cpp:174) [17]  (0.000 ns)
	'add' operation 32 bit ('add_ln174', bnn.cpp:174) [18]  (2.552 ns)
	'store' operation 0 bit ('store_ln174', bnn.cpp:174) of variable 'add_ln174', bnn.cpp:174 on array 'layer3_activations' [19]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
