// Seed: 329263664
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  logic id_4;
  always @(posedge {id_1,
    id_2
  } or id_4)
  begin
    id_3 = 1'b0;
  end
endmodule
