// Seed: 2160782710
module module_0 ();
endmodule
module module_1 (
    id_1,
    id_2
);
  inout tri id_2;
  module_0 modCall_1 ();
  input wire id_1;
  assign id_2 = 1;
  logic id_3;
  parameter id_4 = 1;
  wire id_5;
  ;
endmodule
module module_2 (
    input wand id_0,
    input tri1 id_1,
    input tri1 id_2
);
  union packed {logic id_4;} id_5;
  uwire id_6;
  module_0 modCall_1 ();
  assign id_6 = id_5.id_4 <-> -1'b0;
endmodule
module module_3 (
    id_1,
    id_2
);
  inout wire id_2;
  module_0 modCall_1 ();
  inout wire id_1;
  logic id_3;
  ;
endmodule
