

================================================================
== Vitis HLS Report for 'spmv_Pipeline_spmv_2'
================================================================
* Date:           Wed May  7 15:34:01 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        2|     6674|  10.000 ns|  33.370 us|    2|  6674|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+----------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+----------+----------+
        |- spmv_2  |        0|     6672|        13|          4|          1|  0 ~ 1666|       yes|
        +----------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      102|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    11|      769|      807|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      107|    -|
|Register             |        -|     -|      397|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    11|     1166|     1016|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dadd_64ns_64ns_64_5_full_dsp_1_U1  |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  698|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U2   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|   8|  312|  109|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|  11|  769|  807|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_158_p2   |         +|   0|  0|  71|          64|           1|
    |icmp_ln17_fu_143_p2  |      icmp|   0|  0|  29|          64|          64|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 102|         129|          67|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  26|          5|    1|          5|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_sum_load         |   9|          2|   64|        128|
    |j_fu_52                           |   9|          2|   64|        128|
    |sum_fu_48                         |   9|          2|   64|        128|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 107|         23|  199|        401|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |Si_reg_254                        |  64|   0|   64|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln17_reg_215                 |   1|   0|    1|          0|
    |icmp_ln17_reg_215_pp0_iter1_reg   |   1|   0|    1|          0|
    |j_fu_52                           |  64|   0|   64|          0|
    |sext_ln17_1_cast_reg_210          |  64|   0|   64|          0|
    |sum_fu_48                         |  64|   0|   64|          0|
    |val_r_load_reg_229                |  64|   0|   64|          0|
    |vec_load_reg_239                  |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 397|   0|  397|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------+-----+-----+------------+----------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  spmv_Pipeline_spmv_2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  spmv_Pipeline_spmv_2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  spmv_Pipeline_spmv_2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  spmv_Pipeline_spmv_2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  spmv_Pipeline_spmv_2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  spmv_Pipeline_spmv_2|  return value|
|sext_ln17       |   in|   32|     ap_none|             sext_ln17|        scalar|
|sext_ln17_1     |   in|   32|     ap_none|           sext_ln17_1|        scalar|
|val_r_address0  |  out|   11|   ap_memory|                 val_r|         array|
|val_r_ce0       |  out|    1|   ap_memory|                 val_r|         array|
|val_r_q0        |   in|   64|   ap_memory|                 val_r|         array|
|cols_address0   |  out|   11|   ap_memory|                  cols|         array|
|cols_ce0        |  out|    1|   ap_memory|                  cols|         array|
|cols_q0         |   in|   32|   ap_memory|                  cols|         array|
|vec_address0    |  out|    9|   ap_memory|                   vec|         array|
|vec_ce0         |  out|    1|   ap_memory|                   vec|         array|
|vec_q0          |   in|   64|   ap_memory|                   vec|         array|
|sum_out         |  out|   64|      ap_vld|               sum_out|       pointer|
|sum_out_ap_vld  |  out|    1|      ap_vld|               sum_out|       pointer|
+----------------+-----+-----+------------+----------------------+--------------+

