// Seed: 2724989437
module module_0;
  assign id_1 = 1;
  assign module_1.id_0 = 0;
  logic [7:0] id_2;
  always begin : LABEL_0
    @(posedge id_2[-1]) id_1 = 1;
    begin : LABEL_0
    end
  end
  assign module_2.id_11 = 0;
endmodule
module module_1 (
    input uwire id_0,
    id_8,
    output supply1 id_1,
    output supply1 id_2,
    input tri1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input tri1 id_6
);
  wire id_9;
  module_0 modCall_1 ();
  id_10(
      -1
  );
endmodule
module module_2 (
    input  tri1  id_0,
    output tri1  id_1,
    input  wire  id_2,
    input  tri0  id_3,
    input  wor   id_4,
    input  tri   id_5,
    input  tri   id_6,
    output uwire id_7,
    output tri   id_8,
    output wor   id_9
);
  wor id_11, id_12;
  module_0 modCall_1 ();
  assign id_9 = id_12;
  nor primCall (id_1, id_11, id_12, id_2, id_3, id_4, id_5, id_6);
endmodule
