Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu May 16 16:41:42 2019
| Host         : CSE-P07-2165-06 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cycle_basic_control_sets_placed.rpt
| Design       : cycle_basic
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               7 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------+------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-----------------------+------------------+------------------+----------------+
|  clock/CLK     | light_walk_i_1_n_0    |                  |                1 |              1 |
|  clock/CLK     | light_main[2]_i_1_n_0 |                  |                2 |              6 |
|  clock/CLK     |                       |                  |                4 |              9 |
|  clk_IBUF_BUFG |                       |                  |               14 |             33 |
+----------------+-----------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 6      |                     1 |
| 9      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


