<dec f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='270' type='bool llvm::ARM::isBitFieldInvertedMask(unsigned int v)'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='11015' u='c' c='_ZL21PerformORCombineToBFIPN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='11036' u='c' c='_ZL21PerformORCombineToBFIPN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='11053' u='c' c='_ZL21PerformORCombineToBFIPN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='11075' u='c' c='_ZL21PerformORCombineToBFIPN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoEPKNS_12ARMSubtargetE'/>
<def f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='14474' ll='14481' type='bool llvm::ARM::isBitFieldInvertedMask(unsigned int v)'/>
