$date
	Thu Jun 20 15:25:42 2024
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb_top $end
$var wire 7 ! fnd_on [6:0] $end
$var reg 1 " clk $end
$var reg 1 # n_rst $end
$scope module u_top $end
$var wire 1 " clk $end
$var wire 1 # n_rst $end
$var wire 4 $ num_w [3:0] $end
$var wire 7 % fnd_on [6:0] $end
$scope module u_fnd_decoder $end
$var wire 4 & num [3:0] $end
$var reg 7 ' fnd_on [6:0] $end
$upscope $end
$scope module u_num_seq $end
$var wire 1 " clk $end
$var wire 1 # n_rst $end
$var wire 4 ( num [3:0] $end
$var reg 3 ) cnt [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b10 (
b1101101 '
b10 &
b1101101 %
b10 $
0#
1"
b1101101 !
$end
#100
0"
#200
b1111110 !
b1111110 %
b1111110 '
b0 $
b0 &
b0 (
b1 )
1"
1#
#300
0"
#400
b110000 !
b110000 %
b110000 '
b1 $
b1 &
b1 (
b10 )
1"
#500
0"
#600
b1110010 !
b1110010 %
b1110010 '
b111 $
b111 &
b111 (
b11 )
1"
#700
0"
#800
b1111110 !
b1111110 %
b1111110 '
b0 $
b0 &
b0 (
b100 )
1"
#900
0"
#1000
b1111001 !
b1111001 %
b1111001 '
b11 $
b11 &
b11 (
b101 )
1"
#1100
0"
#1200
b1111110 !
b1111110 %
b1111110 '
b0 $
b0 &
b0 (
b110 )
1"
#1300
0"
#1400
b110000 !
b110000 %
b110000 '
b1 $
b1 &
b1 (
b111 )
1"
#1500
0"
#1600
b1101101 !
b1101101 %
b1101101 '
b10 $
b10 &
b10 (
b0 )
1"
#1700
0"
#1800
b1111110 !
b1111110 %
b1111110 '
b0 $
b0 &
b0 (
b1 )
1"
#1900
0"
#2000
b110000 !
b110000 %
b110000 '
b1 $
b1 &
b1 (
b10 )
1"
#2100
0"
#2200
b1110010 !
b1110010 %
b1110010 '
b111 $
b111 &
b111 (
b11 )
1"
#2300
0"
#2400
b1111110 !
b1111110 %
b1111110 '
b0 $
b0 &
b0 (
b100 )
1"
#2500
0"
#2600
b1111001 !
b1111001 %
b1111001 '
b11 $
b11 &
b11 (
b101 )
1"
#2700
0"
#2800
b1111110 !
b1111110 %
b1111110 '
b0 $
b0 &
b0 (
b110 )
1"
#2900
0"
#3000
b110000 !
b110000 %
b110000 '
b1 $
b1 &
b1 (
b111 )
1"
#3100
0"
#3200
b1101101 !
b1101101 %
b1101101 '
b10 $
b10 &
b10 (
b0 )
1"
#3300
0"
#3400
b1111110 !
b1111110 %
b1111110 '
b0 $
b0 &
b0 (
b1 )
1"
#3500
0"
#3600
b110000 !
b110000 %
b110000 '
b1 $
b1 &
b1 (
b10 )
1"
#3700
0"
#3800
b1110010 !
b1110010 %
b1110010 '
b111 $
b111 &
b111 (
b11 )
1"
#3900
0"
#4000
b1111110 !
b1111110 %
b1111110 '
b0 $
b0 &
b0 (
b100 )
1"
#4100
0"
#4200
b1111001 !
b1111001 %
b1111001 '
b11 $
b11 &
b11 (
b101 )
1"
