<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p323" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_323{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_323{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_323{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_323{left:70px;bottom:676px;letter-spacing:0.13px;}
#t5_323{left:152px;bottom:676px;letter-spacing:0.15px;word-spacing:-0.59px;}
#t6_323{left:152px;bottom:655px;letter-spacing:0.15px;}
#t7_323{left:70px;bottom:631px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t8_323{left:70px;bottom:614px;letter-spacing:-0.17px;word-spacing:-0.66px;}
#t9_323{left:70px;bottom:597px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#ta_323{left:190px;bottom:979px;letter-spacing:-0.14px;}
#tb_323{left:535px;bottom:979px;letter-spacing:-0.14px;}
#tc_323{left:190px;bottom:955px;letter-spacing:-0.16px;}
#td_323{left:535px;bottom:955px;letter-spacing:-0.12px;word-spacing:0.01px;}
#te_323{left:190px;bottom:930px;letter-spacing:-0.16px;}
#tf_323{left:535px;bottom:930px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tg_323{left:190px;bottom:906px;letter-spacing:-0.21px;}
#th_323{left:535px;bottom:906px;letter-spacing:-0.12px;}
#ti_323{left:190px;bottom:881px;letter-spacing:-0.14px;}
#tj_323{left:535px;bottom:881px;letter-spacing:-0.14px;}
#tk_323{left:83px;bottom:857px;letter-spacing:-0.16px;}
#tl_323{left:139px;bottom:857px;letter-spacing:-0.16px;}
#tm_323{left:190px;bottom:857px;letter-spacing:-0.15px;}
#tn_323{left:442px;bottom:857px;letter-spacing:-0.13px;}
#to_323{left:535px;bottom:857px;letter-spacing:-0.12px;}
#tp_323{left:190px;bottom:833px;}
#tq_323{left:535px;bottom:833px;letter-spacing:-0.12px;}
#tr_323{left:190px;bottom:808px;}
#ts_323{left:535px;bottom:808px;letter-spacing:-0.12px;}
#tt_323{left:190px;bottom:784px;}
#tu_323{left:535px;bottom:784px;letter-spacing:-0.14px;}
#tv_323{left:190px;bottom:759px;}
#tw_323{left:535px;bottom:759px;letter-spacing:-0.11px;}
#tx_323{left:190px;bottom:735px;letter-spacing:-0.14px;}
#ty_323{left:535px;bottom:735px;letter-spacing:-0.14px;}
#tz_323{left:74px;bottom:553px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t10_323{left:160px;bottom:553px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t11_323{left:229px;bottom:534px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t12_323{left:101px;bottom:512px;letter-spacing:-0.12px;}
#t13_323{left:102px;bottom:495px;letter-spacing:-0.14px;}
#t14_323{left:228px;bottom:495px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t15_323{left:462px;bottom:495px;letter-spacing:-0.14px;}
#t16_323{left:644px;bottom:495px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t17_323{left:88px;bottom:470px;letter-spacing:-0.17px;}
#t18_323{left:144px;bottom:470px;letter-spacing:-0.16px;}
#t19_323{left:86px;bottom:446px;letter-spacing:-0.17px;}
#t1a_323{left:143px;bottom:446px;letter-spacing:-0.17px;}
#t1b_323{left:190px;bottom:446px;letter-spacing:-0.15px;}
#t1c_323{left:440px;bottom:446px;letter-spacing:-0.13px;}
#t1d_323{left:533px;bottom:446px;letter-spacing:-0.13px;}
#t1e_323{left:190px;bottom:422px;}
#t1f_323{left:533px;bottom:422px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1g_323{left:533px;bottom:400px;letter-spacing:-0.11px;word-spacing:-0.79px;}
#t1h_323{left:533px;bottom:383px;letter-spacing:-0.11px;}
#t1i_323{left:533px;bottom:367px;letter-spacing:-0.11px;}
#t1j_323{left:190px;bottom:342px;letter-spacing:-0.14px;}
#t1k_323{left:533px;bottom:342px;letter-spacing:-0.14px;}
#t1l_323{left:190px;bottom:318px;letter-spacing:-0.14px;}
#t1m_323{left:533px;bottom:318px;letter-spacing:-0.14px;}
#t1n_323{left:533px;bottom:296px;letter-spacing:-0.12px;}
#t1o_323{left:83px;bottom:272px;letter-spacing:-0.16px;}
#t1p_323{left:143px;bottom:272px;letter-spacing:-0.17px;}
#t1q_323{left:190px;bottom:272px;letter-spacing:-0.15px;}
#t1r_323{left:440px;bottom:272px;letter-spacing:-0.13px;}
#t1s_323{left:533px;bottom:272px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1t_323{left:533px;bottom:255px;letter-spacing:-0.12px;}
#t1u_323{left:190px;bottom:231px;letter-spacing:-0.1px;}
#t1v_323{left:533px;bottom:231px;letter-spacing:-0.16px;}
#t1w_323{left:533px;bottom:209px;letter-spacing:-0.14px;}
#t1x_323{left:190px;bottom:185px;letter-spacing:-0.14px;}
#t1y_323{left:533px;bottom:185px;letter-spacing:-0.14px;}
#t1z_323{left:190px;bottom:160px;letter-spacing:-0.14px;}
#t20_323{left:533px;bottom:160px;letter-spacing:-0.13px;}
#t21_323{left:533px;bottom:139px;letter-spacing:-0.13px;}
#t22_323{left:190px;bottom:114px;letter-spacing:-0.14px;}
#t23_323{left:533px;bottom:114px;letter-spacing:-0.14px;}
#t24_323{left:86px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t25_323{left:172px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t26_323{left:265px;bottom:1068px;letter-spacing:0.12px;word-spacing:0.03px;}
#t27_323{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t28_323{left:102px;bottom:1028px;letter-spacing:-0.14px;}
#t29_323{left:229px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2a_323{left:464px;bottom:1028px;letter-spacing:-0.14px;}
#t2b_323{left:646px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2c_323{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#t2d_323{left:144px;bottom:1004px;letter-spacing:-0.16px;}

.s1_323{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_323{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_323{font-size:18px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s4_323{font-size:14px;font-family:Verdana_156;color:#000;}
.s5_323{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s6_323{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s7_323{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts323" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg323Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg323" style="-webkit-user-select: none;"><object width="935" height="1210" data="323/323.svg" type="image/svg+xml" id="pdf323" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_323" class="t s1_323">Vol. 4 </span><span id="t2_323" class="t s1_323">2-307 </span>
<span id="t3_323" class="t s2_323">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_323" class="t s3_323">2.17.1 </span><span id="t5_323" class="t s3_323">MSRs Introduced in 7th Generation and 8th Generation Intel® Core™ Processors Based </span>
<span id="t6_323" class="t s3_323">on Kaby Lake Microarchitecture and Coffee Lake Microarchitecture </span>
<span id="t7_323" class="t s4_323">Table 2-41 lists additional MSRs for 7th generation and 8th generation Intel Core processors with a CPUID Signa- </span>
<span id="t8_323" class="t s4_323">ture DisplayFamily_DisplayModel value of 06_8EH or 06_9EH. For an MSR listed in Table 2-41 that also appears in </span>
<span id="t9_323" class="t s4_323">the model-specific tables of prior generations, Table 2-41 supersedes prior generation tables. </span>
<span id="ta_323" class="t s5_323">18:5 </span><span id="tb_323" class="t s5_323">Reserved </span>
<span id="tc_323" class="t s5_323">29 </span><span id="td_323" class="t s5_323">Enable all uncore counters. </span>
<span id="te_323" class="t s5_323">30 </span><span id="tf_323" class="t s5_323">Enable wake on PMI. </span>
<span id="tg_323" class="t s5_323">31 </span><span id="th_323" class="t s5_323">Enable Freezing counter when overflow. </span>
<span id="ti_323" class="t s5_323">63:32 </span><span id="tj_323" class="t s5_323">Reserved </span>
<span id="tk_323" class="t s5_323">E02H </span><span id="tl_323" class="t s5_323">3586 </span><span id="tm_323" class="t s5_323">MSR_UNC_PERF_GLOBAL_STATUS </span><span id="tn_323" class="t s5_323">Package </span><span id="to_323" class="t s5_323">Uncore PMU Main Status </span>
<span id="tp_323" class="t s5_323">0 </span><span id="tq_323" class="t s5_323">Fixed counter overflowed. </span>
<span id="tr_323" class="t s5_323">1 </span><span id="ts_323" class="t s5_323">An ARB counter overflowed. </span>
<span id="tt_323" class="t s5_323">2 </span><span id="tu_323" class="t s5_323">Reserved </span>
<span id="tv_323" class="t s5_323">3 </span><span id="tw_323" class="t s5_323">A CBox counter overflowed (on any slice). </span>
<span id="tx_323" class="t s5_323">63:4 </span><span id="ty_323" class="t s5_323">Reserved </span>
<span id="tz_323" class="t s6_323">Table 2-41. </span><span id="t10_323" class="t s6_323">Additional MSRs Supported by the 7th Generation and 8th Generation Intel® Core™ Processors Based </span>
<span id="t11_323" class="t s6_323">on Kaby Lake Microarchitecture and Coffee Lake Microarchitecture </span>
<span id="t12_323" class="t s7_323">Register </span>
<span id="t13_323" class="t s7_323">Address </span><span id="t14_323" class="t s7_323">Register Name / Bit Fields </span><span id="t15_323" class="t s7_323">Scope </span><span id="t16_323" class="t s7_323">Bit Description </span>
<span id="t17_323" class="t s7_323">Hex </span><span id="t18_323" class="t s7_323">Dec </span>
<span id="t19_323" class="t s5_323">80H </span><span id="t1a_323" class="t s5_323">128 </span><span id="t1b_323" class="t s5_323">MSR_TRACE_HUB_STH_ACPIBAR_BASE </span><span id="t1c_323" class="t s5_323">Package </span><span id="t1d_323" class="t s5_323">NPK Address Used by AET Messages (R/W) </span>
<span id="t1e_323" class="t s5_323">0 </span><span id="t1f_323" class="t s5_323">Lock Bit </span>
<span id="t1g_323" class="t s5_323">If set, this MSR cannot be re-written anymore. Lock bit </span>
<span id="t1h_323" class="t s5_323">has to be set in order for the AET packets to be </span>
<span id="t1i_323" class="t s5_323">directed to NPK MMIO. </span>
<span id="t1j_323" class="t s5_323">17:1 </span><span id="t1k_323" class="t s5_323">Reserved </span>
<span id="t1l_323" class="t s5_323">63:18 </span><span id="t1m_323" class="t s5_323">ACPIBAR_BASE_ADDRESS </span>
<span id="t1n_323" class="t s5_323">AET target address in NPK MMIO space. </span>
<span id="t1o_323" class="t s5_323">1F4H </span><span id="t1p_323" class="t s5_323">500 </span><span id="t1q_323" class="t s5_323">MSR_PRMRR_PHYS_BASE </span><span id="t1r_323" class="t s5_323">Core </span><span id="t1s_323" class="t s5_323">Processor Reserved Memory Range Register - </span>
<span id="t1t_323" class="t s5_323">Physical Base Control Register (R/W) </span>
<span id="t1u_323" class="t s5_323">2:0 </span><span id="t1v_323" class="t s5_323">MemType </span>
<span id="t1w_323" class="t s5_323">PRMRR BASE MemType. </span>
<span id="t1x_323" class="t s5_323">11:3 </span><span id="t1y_323" class="t s5_323">Reserved </span>
<span id="t1z_323" class="t s5_323">45:12 </span><span id="t20_323" class="t s5_323">Base </span>
<span id="t21_323" class="t s5_323">PRMRR Base Address. </span>
<span id="t22_323" class="t s5_323">63:46 </span><span id="t23_323" class="t s5_323">Reserved </span>
<span id="t24_323" class="t s6_323">Table 2-40. </span><span id="t25_323" class="t s6_323">Uncore PMU MSRs Supported by 6th Generation, 7th Generation, and 8th Generation Intel® Core™ </span>
<span id="t26_323" class="t s6_323">Processors, and 8th generation Intel® Core™ i3 Processors </span>
<span id="t27_323" class="t s7_323">Register </span>
<span id="t28_323" class="t s7_323">Address </span><span id="t29_323" class="t s7_323">Register Name / Bit Fields </span><span id="t2a_323" class="t s7_323">Scope </span><span id="t2b_323" class="t s7_323">Bit Description </span>
<span id="t2c_323" class="t s7_323">Hex </span><span id="t2d_323" class="t s7_323">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
