vendor_name = ModelSim
source_file = 1, c:/PDP8L/Top.vhd
source_file = 1, c:/PDP8L/New-Test.vhd
source_file = 1, c:/PDP8L/Mem.vhd
source_file = 1, c:/PDP8L/MegaRam.vhd
source_file = 1, c:/PDP8L/io_utils.vhd
source_file = 1, c:/PDP8L/Divider.vhd
source_file = 1, c:/PDP8L/DF32.vhd
source_file = 1, c:/PDP8L/Cpu.vhd
source_file = 1, c:/PDP8L/uart.vhd
source_file = 1, c:/PDP8L/db/PDP8L.cbx.xml
source_file = 1, c:/altera/11.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/11.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/11.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/11.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/aglobal110.inc
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, c:/PDP8L/db/altsyncram_spk1.tdf
source_file = 1, c:/PDP8L/db/altsyncram_q3b2.tdf
source_file = 1, c:/PDP8L/mif/osboot.mif
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, c:/PDP8L/db/altsyncram_6gk1.tdf
source_file = 1, c:/PDP8L/db/altsyncram_7sa2.tdf
source_file = 1, c:/PDP8L/mif/df32.mif
source_file = 1, c:/PDP8L/db/decode_dra.tdf
source_file = 1, c:/PDP8L/db/decode_67a.tdf
source_file = 1, c:/PDP8L/db/mux_8nb.tdf
source_file = 1, c:/altera/11.0/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, c:/PDP8L/PDP8L.sdc
design_name = PDP8L
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], PDP8L, 1
instance = comp, \DIVIDER1|Add1~10\, DIVIDER1|Add1~10, PDP8L, 1
instance = comp, \DIVIDER1|Add1~20\, DIVIDER1|Add1~20, PDP8L, 1
instance = comp, \DIVIDER1|Add1~30\, DIVIDER1|Add1~30, PDP8L, 1
instance = comp, \DIVIDER1|Add1~40\, DIVIDER1|Add1~40, PDP8L, 1
instance = comp, \DIVIDER1|Add1~42\, DIVIDER1|Add1~42, PDP8L, 1
instance = comp, \DIVIDER1|Add1~44\, DIVIDER1|Add1~44, PDP8L, 1
instance = comp, \DIVIDER1|Add1~54\, DIVIDER1|Add1~54, PDP8L, 1
instance = comp, \DIVIDER1|Add1~58\, DIVIDER1|Add1~58, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7\, Mem1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9\, Mem1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11\, Mem1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13\, Mem1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15\, Mem1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~8\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~8, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~8\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~8, PDP8L, 1
instance = comp, \DIVIDER1|Add0~14\, DIVIDER1|Add0~14, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2\, Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4\, Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4, PDP8L, 1
instance = comp, \CPU1|Add3~2\, CPU1|Add3~2, PDP8L, 1
instance = comp, \CPU1|Add6~0\, CPU1|Add6~0, PDP8L, 1
instance = comp, \CPU1|Add4~4\, CPU1|Add4~4, PDP8L, 1
instance = comp, \CPU1|Add6~2\, CPU1|Add6~2, PDP8L, 1
instance = comp, \CPU1|Add6~4\, CPU1|Add6~4, PDP8L, 1
instance = comp, \CPU1|Add4~8\, CPU1|Add4~8, PDP8L, 1
instance = comp, \CPU1|Add6~6\, CPU1|Add6~6, PDP8L, 1
instance = comp, \CPU1|Add3~10\, CPU1|Add3~10, PDP8L, 1
instance = comp, \CPU1|Add6~8\, CPU1|Add6~8, PDP8L, 1
instance = comp, \CPU1|Add3~12\, CPU1|Add3~12, PDP8L, 1
instance = comp, \CPU1|Add6~10\, CPU1|Add6~10, PDP8L, 1
instance = comp, \CPU1|Add2~14\, CPU1|Add2~14, PDP8L, 1
instance = comp, \CPU1|Add3~14\, CPU1|Add3~14, PDP8L, 1
instance = comp, \CPU1|Add3~18\, CPU1|Add3~18, PDP8L, 1
instance = comp, \CPU1|Add6~16\, CPU1|Add6~16, PDP8L, 1
instance = comp, \CPU1|Add3~20\, CPU1|Add3~20, PDP8L, 1
instance = comp, \CPU1|Add6~18\, CPU1|Add6~18, PDP8L, 1
instance = comp, \CPU1|Add3~22\, CPU1|Add3~22, PDP8L, 1
instance = comp, \CPU1|Add6~20\, CPU1|Add6~20, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2, PDP8L, 1
instance = comp, \CPU1|Add5~2\, CPU1|Add5~2, PDP8L, 1
instance = comp, \CPU1|Add5~14\, CPU1|Add5~14, PDP8L, 1
instance = comp, \CPU1|Add5~16\, CPU1|Add5~16, PDP8L, 1
instance = comp, \CPU1|Add1~6\, CPU1|Add1~6, PDP8L, 1
instance = comp, \CPU1|Add1~12\, CPU1|Add1~12, PDP8L, 1
instance = comp, \CPU1|Add1~22\, CPU1|Add1~22, PDP8L, 1
instance = comp, \CPU1|Add1~24\, CPU1|Add1~24, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9, PDP8L, 1
instance = comp, \DIVIDER1|Add2~0\, DIVIDER1|Add2~0, PDP8L, 1
instance = comp, \DIVIDER1|Add2~2\, DIVIDER1|Add2~2, PDP8L, 1
instance = comp, \DIVIDER1|Add2~4\, DIVIDER1|Add2~4, PDP8L, 1
instance = comp, \DIVIDER1|Add2~6\, DIVIDER1|Add2~6, PDP8L, 1
instance = comp, \DIVIDER1|Add2~8\, DIVIDER1|Add2~8, PDP8L, 1
instance = comp, \DIVIDER1|Add2~10\, DIVIDER1|Add2~10, PDP8L, 1
instance = comp, \DIVIDER1|Add2~12\, DIVIDER1|Add2~12, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out\, Mem1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|tdo~0\, Mem1|altsyncram_component|auto_generated|mgl_prim2|tdo~0, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|tdo~1\, Mem1|altsyncram_component|auto_generated|mgl_prim2|tdo~1, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], PDP8L, 1
instance = comp, \UART1|tx_reg[2]\, UART1|tx_reg[2], PDP8L, 1
instance = comp, \UART1|tx_reg[1]\, UART1|tx_reg[1], PDP8L, 1
instance = comp, \UART1|tx_cnt[1]\, UART1|tx_cnt[1], PDP8L, 1
instance = comp, \UART1|tx_reg[3]\, UART1|tx_reg[3], PDP8L, 1
instance = comp, \UART1|tx_reg[0]\, UART1|tx_reg[0], PDP8L, 1
instance = comp, \UART1|Mux0~0\, UART1|Mux0~0, PDP8L, 1
instance = comp, \UART1|Mux0~1\, UART1|Mux0~1, PDP8L, 1
instance = comp, \UART1|tx_reg[5]\, UART1|tx_reg[5], PDP8L, 1
instance = comp, \UART1|tx_reg[6]\, UART1|tx_reg[6], PDP8L, 1
instance = comp, \UART1|tx_reg[4]\, UART1|tx_reg[4], PDP8L, 1
instance = comp, \UART1|tx_out~1\, UART1|tx_out~1, PDP8L, 1
instance = comp, \UART1|tx_out~2\, UART1|tx_out~2, PDP8L, 1
instance = comp, \DIVIDER1|leddiv[5]\, DIVIDER1|leddiv[5], PDP8L, 1
instance = comp, \DIVIDER1|leddiv[10]\, DIVIDER1|leddiv[10], PDP8L, 1
instance = comp, \DIVIDER1|leddiv[15]\, DIVIDER1|leddiv[15], PDP8L, 1
instance = comp, \DIVIDER1|Equal2~3\, DIVIDER1|Equal2~3, PDP8L, 1
instance = comp, \DIVIDER1|leddiv[22]\, DIVIDER1|leddiv[22], PDP8L, 1
instance = comp, \DIVIDER1|Equal2~6\, DIVIDER1|Equal2~6, PDP8L, 1
instance = comp, \DIVIDER1|leddiv[27]\, DIVIDER1|leddiv[27], PDP8L, 1
instance = comp, \DIVIDER1|Equal2~8\, DIVIDER1|Equal2~8, PDP8L, 1
instance = comp, \DIVIDER1|leddiv[29]\, DIVIDER1|leddiv[29], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0\, Mem1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1\, Mem1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal\, Mem1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2\, Mem1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3\, Mem1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0\, Mem1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], PDP8L, 1
instance = comp, \CPU1|Tty[2]\, CPU1|Tty[2], PDP8L, 1
instance = comp, \UART1|tx_reg[6]~0\, UART1|tx_reg[6]~0, PDP8L, 1
instance = comp, \CPU1|Tty[1]\, CPU1|Tty[1], PDP8L, 1
instance = comp, \UART1|tx_cnt~0\, UART1|tx_cnt~0, PDP8L, 1
instance = comp, \CPU1|Tty[3]\, CPU1|Tty[3], PDP8L, 1
instance = comp, \CPU1|Tty[0]\, CPU1|Tty[0], PDP8L, 1
instance = comp, \CPU1|Tty[5]\, CPU1|Tty[5], PDP8L, 1
instance = comp, \CPU1|Tty[6]\, CPU1|Tty[6], PDP8L, 1
instance = comp, \CPU1|Tty[4]\, CPU1|Tty[4], PDP8L, 1
instance = comp, \DIVIDER1|txdiv[7]\, DIVIDER1|txdiv[7], PDP8L, 1
instance = comp, \DIVIDER1|leddiv~2\, DIVIDER1|leddiv~2, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4\, Mem1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5\, Mem1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6\, Mem1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~17\, Mem1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~17, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~18\, Mem1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~18, PDP8L, 1
instance = comp, \CPU1|Mrd~0\, CPU1|Mrd~0, PDP8L, 1
instance = comp, \CPU1|Mrd\, CPU1|Mrd, PDP8L, 1
instance = comp, \CPU1|Tmp[0]\, CPU1|Tmp[0], PDP8L, 1
instance = comp, \CPU1|Tmp[1]\, CPU1|Tmp[1], PDP8L, 1
instance = comp, \CPU1|MA[1]~3\, CPU1|MA[1]~3, PDP8L, 1
instance = comp, \CPU1|Tmp[2]\, CPU1|Tmp[2], PDP8L, 1
instance = comp, \CPU1|MA[2]~6\, CPU1|MA[2]~6, PDP8L, 1
instance = comp, \CPU1|Tmp[5]\, CPU1|Tmp[5], PDP8L, 1
instance = comp, \CPU1|MA[5]~12\, CPU1|MA[5]~12, PDP8L, 1
instance = comp, \CPU1|Tmp[7]\, CPU1|Tmp[7], PDP8L, 1
instance = comp, \CPU1|MA[7]~16\, CPU1|MA[7]~16, PDP8L, 1
instance = comp, \CPU1|Tmp[9]\, CPU1|Tmp[9], PDP8L, 1
instance = comp, \CPU1|MA[9]~20\, CPU1|MA[9]~20, PDP8L, 1
instance = comp, \CPU1|Tmp[11]\, CPU1|Tmp[11], PDP8L, 1
instance = comp, \CPU1|MA[11]~24\, CPU1|MA[11]~24, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5\, Mem2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~15\, Mem2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~15, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode658w[2]~0\, Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode658w[2]~0, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode666w[2]~0\, Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode666w[2]~0, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode645w[2]~0\, Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode645w[2]~0, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode674w[2]~0\, Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode674w[2]~0, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2, PDP8L, 1
instance = comp, \CPU1|ir[6]\, CPU1|ir[6], PDP8L, 1
instance = comp, \CPU1|Equal1~1\, CPU1|Equal1~1, PDP8L, 1
instance = comp, \CPU1|Tty[6]~1\, CPU1|Tty[6]~1, PDP8L, 1
instance = comp, \DIVIDER1|txdiv~4\, DIVIDER1|txdiv~4, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7\, Mem1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8\, Mem1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9\, Mem1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10\, Mem1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10, PDP8L, 1
instance = comp, \CPU1|Equal14~0\, CPU1|Equal14~0, PDP8L, 1
instance = comp, \CPU1|Equal1~3\, CPU1|Equal1~3, PDP8L, 1
instance = comp, \CPU1|Equal5~3\, CPU1|Equal5~3, PDP8L, 1
instance = comp, \CPU1|WideOr2~0\, CPU1|WideOr2~0, PDP8L, 1
instance = comp, \CPU1|Equal21~1\, CPU1|Equal21~1, PDP8L, 1
instance = comp, \CPU1|Mux52~4\, CPU1|Mux52~4, PDP8L, 1
instance = comp, \CPU1|Mux45~2\, CPU1|Mux45~2, PDP8L, 1
instance = comp, \CPU1|Mux52~5\, CPU1|Mux52~5, PDP8L, 1
instance = comp, \CPU1|Mux52~6\, CPU1|Mux52~6, PDP8L, 1
instance = comp, \CPU1|Mux52~7\, CPU1|Mux52~7, PDP8L, 1
instance = comp, \CPU1|Mux45~3\, CPU1|Mux45~3, PDP8L, 1
instance = comp, \CPU1|Mux52~8\, CPU1|Mux52~8, PDP8L, 1
instance = comp, \CPU1|Mux52~9\, CPU1|Mux52~9, PDP8L, 1
instance = comp, \CPU1|Mux52~10\, CPU1|Mux52~10, PDP8L, 1
instance = comp, \CPU1|pc[5]~2\, CPU1|pc[5]~2, PDP8L, 1
instance = comp, \CPU1|pc[5]~3\, CPU1|pc[5]~3, PDP8L, 1
instance = comp, \CPU1|pc[5]~4\, CPU1|pc[5]~4, PDP8L, 1
instance = comp, \CPU1|Selector86~0\, CPU1|Selector86~0, PDP8L, 1
instance = comp, \CPU1|Selector85~0\, CPU1|Selector85~0, PDP8L, 1
instance = comp, \CPU1|Selector83~0\, CPU1|Selector83~0, PDP8L, 1
instance = comp, \CPU1|Selector82~0\, CPU1|Selector82~0, PDP8L, 1
instance = comp, \CPU1|Selector82~1\, CPU1|Selector82~1, PDP8L, 1
instance = comp, \CPU1|Mux45~5\, CPU1|Mux45~5, PDP8L, 1
instance = comp, \CPU1|Mux45~6\, CPU1|Mux45~6, PDP8L, 1
instance = comp, \CPU1|Mux45~8\, CPU1|Mux45~8, PDP8L, 1
instance = comp, \CPU1|Selector78~0\, CPU1|Selector78~0, PDP8L, 1
instance = comp, \CPU1|Selector78~1\, CPU1|Selector78~1, PDP8L, 1
instance = comp, \CPU1|Selector76~0\, CPU1|Selector76~0, PDP8L, 1
instance = comp, \CPU1|Selector76~1\, CPU1|Selector76~1, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6\, Mem2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7\, Mem2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8\, Mem2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4, PDP8L, 1
instance = comp, \CPU1|Mux23~0\, CPU1|Mux23~0, PDP8L, 1
instance = comp, \UART1|rx_data[2]\, UART1|rx_data[2], PDP8L, 1
instance = comp, \CPU1|DskReg[2]\, CPU1|DskReg[2], PDP8L, 1
instance = comp, \CPU1|Mux23~2\, CPU1|Mux23~2, PDP8L, 1
instance = comp, \CPU1|Mux23~3\, CPU1|Mux23~3, PDP8L, 1
instance = comp, \CPU1|Selector54~1\, CPU1|Selector54~1, PDP8L, 1
instance = comp, \CPU1|ir~6\, CPU1|ir~6, PDP8L, 1
instance = comp, \CPU1|acc~15\, CPU1|acc~15, PDP8L, 1
instance = comp, \CPU1|Mux4~4\, CPU1|Mux4~4, PDP8L, 1
instance = comp, \UART1|rx_data[1]\, UART1|rx_data[1], PDP8L, 1
instance = comp, \CPU1|DskReg[1]\, CPU1|DskReg[1], PDP8L, 1
instance = comp, \CPU1|Mux24~3\, CPU1|Mux24~3, PDP8L, 1
instance = comp, \CPU1|Mux4~6\, CPU1|Mux4~6, PDP8L, 1
instance = comp, \CPU1|acc~17\, CPU1|acc~17, PDP8L, 1
instance = comp, \UART1|rx_data[0]\, UART1|rx_data[0], PDP8L, 1
instance = comp, \CPU1|DskReg[0]\, CPU1|DskReg[0], PDP8L, 1
instance = comp, \CPU1|Mux25~1\, CPU1|Mux25~1, PDP8L, 1
instance = comp, \CPU1|acc~18\, CPU1|acc~18, PDP8L, 1
instance = comp, \UART1|rx_data[5]\, UART1|rx_data[5], PDP8L, 1
instance = comp, \CPU1|DskReg[5]\, CPU1|DskReg[5], PDP8L, 1
instance = comp, \CPU1|Mux20~2\, CPU1|Mux20~2, PDP8L, 1
instance = comp, \CPU1|Mux4~13\, CPU1|Mux4~13, PDP8L, 1
instance = comp, \UART1|rx_data[6]\, UART1|rx_data[6], PDP8L, 1
instance = comp, \CPU1|Mux19~2\, CPU1|Mux19~2, PDP8L, 1
instance = comp, \CPU1|acc~20\, CPU1|acc~20, PDP8L, 1
instance = comp, \UART1|rx_data[4]\, UART1|rx_data[4], PDP8L, 1
instance = comp, \CPU1|DskReg[4]\, CPU1|DskReg[4], PDP8L, 1
instance = comp, \CPU1|Mux21~2\, CPU1|Mux21~2, PDP8L, 1
instance = comp, \CPU1|Mux21~3\, CPU1|Mux21~3, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11\, Mem1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12\, Mem1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13\, Mem1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14\, Mem1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14, PDP8L, 1
instance = comp, \CPU1|Selector119~2\, CPU1|Selector119~2, PDP8L, 1
instance = comp, \CPU1|Mux4~15\, CPU1|Mux4~15, PDP8L, 1
instance = comp, \CPU1|Mux14~6\, CPU1|Mux14~6, PDP8L, 1
instance = comp, \CPU1|DskReg[10]\, CPU1|DskReg[10], PDP8L, 1
instance = comp, \CPU1|Mux4~18\, CPU1|Mux4~18, PDP8L, 1
instance = comp, \CPU1|Mux15~6\, CPU1|Mux15~6, PDP8L, 1
instance = comp, \CPU1|Mux16~8\, CPU1|Mux16~8, PDP8L, 1
instance = comp, \CPU1|Mux4~20\, CPU1|Mux4~20, PDP8L, 1
instance = comp, \CPU1|Mux16~12\, CPU1|Mux16~12, PDP8L, 1
instance = comp, \CPU1|Mux4~21\, CPU1|Mux4~21, PDP8L, 1
instance = comp, \CPU1|Mux17~2\, CPU1|Mux17~2, PDP8L, 1
instance = comp, \CPU1|Mux17~3\, CPU1|Mux17~3, PDP8L, 1
instance = comp, \CPU1|Mux5~0\, CPU1|Mux5~0, PDP8L, 1
instance = comp, \CPU1|Mux45~15\, CPU1|Mux45~15, PDP8L, 1
instance = comp, \CPU1|acc[12]~26\, CPU1|acc[12]~26, PDP8L, 1
instance = comp, \CPU1|acc[12]~27\, CPU1|acc[12]~27, PDP8L, 1
instance = comp, \CPU1|acc[12]~31\, CPU1|acc[12]~31, PDP8L, 1
instance = comp, \CPU1|acc[12]~32\, CPU1|acc[12]~32, PDP8L, 1
instance = comp, \CPU1|acc[12]~34\, CPU1|acc[12]~34, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9\, Mem2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9, PDP8L, 1
instance = comp, \UART1|rx_reg[2]\, UART1|rx_reg[2], PDP8L, 1
instance = comp, \DIVIDER1|drxclk\, DIVIDER1|drxclk, PDP8L, 1
instance = comp, \CPU1|Selector50~0\, CPU1|Selector50~0, PDP8L, 1
instance = comp, \CPU1|inten~0\, CPU1|inten~0, PDP8L, 1
instance = comp, \UART1|rx_reg[1]\, UART1|rx_reg[1], PDP8L, 1
instance = comp, \CPU1|Selector51~0\, CPU1|Selector51~0, PDP8L, 1
instance = comp, \UART1|rx_reg[0]\, UART1|rx_reg[0], PDP8L, 1
instance = comp, \CPU1|Selector52~0\, CPU1|Selector52~0, PDP8L, 1
instance = comp, \UART1|rx_reg[5]\, UART1|rx_reg[5], PDP8L, 1
instance = comp, \CPU1|Selector47~0\, CPU1|Selector47~0, PDP8L, 1
instance = comp, \UART1|rx_reg[6]\, UART1|rx_reg[6], PDP8L, 1
instance = comp, \UART1|rx_reg[4]\, UART1|rx_reg[4], PDP8L, 1
instance = comp, \CPU1|Selector48~0\, CPU1|Selector48~0, PDP8L, 1
instance = comp, \UART1|rx_sample_cnt[0]\, UART1|rx_sample_cnt[0], PDP8L, 1
instance = comp, \UART1|Decoder0~0\, UART1|Decoder0~0, PDP8L, 1
instance = comp, \CPU1|Selector42~0\, CPU1|Selector42~0, PDP8L, 1
instance = comp, \UART1|rx_reg[2]~2\, UART1|rx_reg[2]~2, PDP8L, 1
instance = comp, \UART1|rx_reg[2]~3\, UART1|rx_reg[2]~3, PDP8L, 1
instance = comp, \DIVIDER1|rxbit\, DIVIDER1|rxbit, PDP8L, 1
instance = comp, \DIVIDER1|rxdiv[2]\, DIVIDER1|rxdiv[2], PDP8L, 1
instance = comp, \DIVIDER1|rxdiv[3]\, DIVIDER1|rxdiv[3], PDP8L, 1
instance = comp, \DIVIDER1|rxdiv[1]\, DIVIDER1|rxdiv[1], PDP8L, 1
instance = comp, \DIVIDER1|rxdiv[4]\, DIVIDER1|rxdiv[4], PDP8L, 1
instance = comp, \DIVIDER1|Equal1~0\, DIVIDER1|Equal1~0, PDP8L, 1
instance = comp, \DIVIDER1|rxdiv[5]\, DIVIDER1|rxdiv[5], PDP8L, 1
instance = comp, \DIVIDER1|rxdiv[6]\, DIVIDER1|rxdiv[6], PDP8L, 1
instance = comp, \DIVIDER1|rxdiv[7]\, DIVIDER1|rxdiv[7], PDP8L, 1
instance = comp, \DIVIDER1|Equal1~1\, DIVIDER1|Equal1~1, PDP8L, 1
instance = comp, \DIVIDER1|Equal1~2\, DIVIDER1|Equal1~2, PDP8L, 1
instance = comp, \UART1|rx_reg[5]~4\, UART1|rx_reg[5]~4, PDP8L, 1
instance = comp, \UART1|Add2~0\, UART1|Add2~0, PDP8L, 1
instance = comp, \UART1|rx_reg[1]~5\, UART1|rx_reg[1]~5, PDP8L, 1
instance = comp, \UART1|rx_reg[1]~6\, UART1|rx_reg[1]~6, PDP8L, 1
instance = comp, \UART1|rx_reg[4]~9\, UART1|rx_reg[4]~9, PDP8L, 1
instance = comp, \UART1|rx_reg[0]~10\, UART1|rx_reg[0]~10, PDP8L, 1
instance = comp, \UART1|rx_reg[5]~11\, UART1|rx_reg[5]~11, PDP8L, 1
instance = comp, \UART1|rx_reg[6]~12\, UART1|rx_reg[6]~12, PDP8L, 1
instance = comp, \UART1|rx_reg[6]~13\, UART1|rx_reg[6]~13, PDP8L, 1
instance = comp, \UART1|rx_reg[4]~14\, UART1|rx_reg[4]~14, PDP8L, 1
instance = comp, \UART1|rx_sample_cnt~3\, UART1|rx_sample_cnt~3, PDP8L, 1
instance = comp, \DIVIDER1|rxdiv~0\, DIVIDER1|rxdiv~0, PDP8L, 1
instance = comp, \DIVIDER1|rxdiv~1\, DIVIDER1|rxdiv~1, PDP8L, 1
instance = comp, \DIVIDER1|rxdiv~2\, DIVIDER1|rxdiv~2, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~16\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~16, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~18\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~18, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~19\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~19, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~20\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~20, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19\, Mem1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19, PDP8L, 1
instance = comp, \CPU1|Equal19~2\, CPU1|Equal19~2, PDP8L, 1
instance = comp, \UART1|rx_reg[6]~15\, UART1|rx_reg[6]~15, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11\, Mem2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12\, Mem2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12, PDP8L, 1
instance = comp, \CPU1|Mux25~4\, CPU1|Mux25~4, PDP8L, 1
instance = comp, \CPU1|Mux25~5\, CPU1|Mux25~5, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13\, Mem2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14\, Mem2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14, PDP8L, 1
instance = comp, \DIVIDER1|rxbit~0\, DIVIDER1|rxbit~0, PDP8L, 1
instance = comp, \auto_hub|hub_info_reg|word_counter[1]\, auto_hub|hub_info_reg|word_counter[1], PDP8L, 1
instance = comp, \auto_hub|hub_info_reg|word_counter[0]\, auto_hub|hub_info_reg|word_counter[0], PDP8L, 1
instance = comp, \auto_hub|hub_info_reg|word_counter[2]\, auto_hub|hub_info_reg|word_counter[2], PDP8L, 1
instance = comp, \auto_hub|hub_info_reg|word_counter[3]\, auto_hub|hub_info_reg|word_counter[3], PDP8L, 1
instance = comp, \auto_hub|hub_info_reg|word_counter[0]~7\, auto_hub|hub_info_reg|word_counter[0]~7, PDP8L, 1
instance = comp, \auto_hub|hub_info_reg|word_counter[1]~9\, auto_hub|hub_info_reg|word_counter[1]~9, PDP8L, 1
instance = comp, \auto_hub|hub_info_reg|word_counter[4]\, auto_hub|hub_info_reg|word_counter[4], PDP8L, 1
instance = comp, \auto_hub|hub_info_reg|word_counter[2]~13\, auto_hub|hub_info_reg|word_counter[2]~13, PDP8L, 1
instance = comp, \auto_hub|hub_info_reg|word_counter[3]~15\, auto_hub|hub_info_reg|word_counter[3]~15, PDP8L, 1
instance = comp, \auto_hub|hub_info_reg|word_counter[4]~17\, auto_hub|hub_info_reg|word_counter[4]~17, PDP8L, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR[0]\, auto_hub|hub_info_reg|WORD_SR[0], PDP8L, 1
instance = comp, \auto_hub|tdo~3\, auto_hub|tdo~3, PDP8L, 1
instance = comp, \auto_hub|tdo~5\, auto_hub|tdo~5, PDP8L, 1
instance = comp, \auto_hub|shadow_irf_reg[1][1]\, auto_hub|shadow_irf_reg[1][1], PDP8L, 1
instance = comp, \auto_hub|node_ena~0\, auto_hub|node_ena~0, PDP8L, 1
instance = comp, \auto_hub|node_ena~4\, auto_hub|node_ena~4, PDP8L, 1
instance = comp, \auto_hub|jtag_ir_reg[0]\, auto_hub|jtag_ir_reg[0], PDP8L, 1
instance = comp, \auto_hub|irsr_reg[6]~5\, auto_hub|irsr_reg[6]~5, PDP8L, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR~2\, auto_hub|hub_info_reg|WORD_SR~2, PDP8L, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR~3\, auto_hub|hub_info_reg|WORD_SR~3, PDP8L, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR[1]\, auto_hub|hub_info_reg|WORD_SR[1], PDP8L, 1
instance = comp, \auto_hub|hub_info_reg|clear_signal\, auto_hub|hub_info_reg|clear_signal, PDP8L, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR~4\, auto_hub|hub_info_reg|WORD_SR~4, PDP8L, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR[1]~5\, auto_hub|hub_info_reg|WORD_SR[1]~5, PDP8L, 1
instance = comp, \auto_hub|hub_mode_reg[1]~0\, auto_hub|hub_mode_reg[1]~0, PDP8L, 1
instance = comp, \auto_hub|Equal3~1\, auto_hub|Equal3~1, PDP8L, 1
instance = comp, \auto_hub|shadow_irf_reg~3\, auto_hub|shadow_irf_reg~3, PDP8L, 1
instance = comp, \auto_hub|irsr_reg[4]~13\, auto_hub|irsr_reg[4]~13, PDP8L, 1
instance = comp, \auto_hub|hub_mode_reg[2]~4\, auto_hub|hub_mode_reg[2]~4, PDP8L, 1
instance = comp, \auto_hub|hub_info_reg|word_counter[2]~11\, auto_hub|hub_info_reg|word_counter[2]~11, PDP8L, 1
instance = comp, \auto_hub|hub_info_reg|word_counter[2]~12\, auto_hub|hub_info_reg|word_counter[2]~12, PDP8L, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR[2]\, auto_hub|hub_info_reg|WORD_SR[2], PDP8L, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR~6\, auto_hub|hub_info_reg|WORD_SR~6, PDP8L, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR~7\, auto_hub|hub_info_reg|WORD_SR~7, PDP8L, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR~8\, auto_hub|hub_info_reg|WORD_SR~8, PDP8L, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR[3]\, auto_hub|hub_info_reg|WORD_SR[3], PDP8L, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR~9\, auto_hub|hub_info_reg|WORD_SR~9, PDP8L, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR~10\, auto_hub|hub_info_reg|WORD_SR~10, PDP8L, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR~11\, auto_hub|hub_info_reg|WORD_SR~11, PDP8L, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR~12\, auto_hub|hub_info_reg|WORD_SR~12, PDP8L, 1
instance = comp, \auto_hub|hub_info_reg|word_counter[2]~19\, auto_hub|hub_info_reg|word_counter[2]~19, PDP8L, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR~13\, auto_hub|hub_info_reg|WORD_SR~13, PDP8L, 1
instance = comp, \DIVIDER1|drxclk~clkctrl\, DIVIDER1|drxclk~clkctrl, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder, PDP8L, 1
instance = comp, \CPU1|Tty[1]~feeder\, CPU1|Tty[1]~feeder, PDP8L, 1
instance = comp, \CPU1|Tty[3]~feeder\, CPU1|Tty[3]~feeder, PDP8L, 1
instance = comp, \CPU1|Tty[0]~feeder\, CPU1|Tty[0]~feeder, PDP8L, 1
instance = comp, \CPU1|Tty[6]~feeder\, CPU1|Tty[6]~feeder, PDP8L, 1
instance = comp, \CPU1|Tty[4]~feeder\, CPU1|Tty[4]~feeder, PDP8L, 1
instance = comp, \UART1|tx_reg[1]~feeder\, UART1|tx_reg[1]~feeder, PDP8L, 1
instance = comp, \UART1|tx_reg[3]~feeder\, UART1|tx_reg[3]~feeder, PDP8L, 1
instance = comp, \DIVIDER1|drxclk~feeder\, DIVIDER1|drxclk~feeder, PDP8L, 1
instance = comp, \auto_hub|jtag_ir_reg[0]~feeder\, auto_hub|jtag_ir_reg[0]~feeder, PDP8L, 1
instance = comp, \Tx_out~output\, Tx_out~output, PDP8L, 1
instance = comp, \Led[0]~output\, Led[0]~output, PDP8L, 1
instance = comp, \Led[1]~output\, Led[1]~output, PDP8L, 1
instance = comp, \Led[2]~output\, Led[2]~output, PDP8L, 1
instance = comp, \Led[3]~output\, Led[3]~output, PDP8L, 1
instance = comp, \altera_reserved_tdo~output\, altera_reserved_tdo~output, PDP8L, 1
instance = comp, \DIVIDER1|txbit~0\, DIVIDER1|txbit~0, PDP8L, 1
instance = comp, \DIVIDER1|Add0~0\, DIVIDER1|Add0~0, PDP8L, 1
instance = comp, \DIVIDER1|txdiv[0]\, DIVIDER1|txdiv[0], PDP8L, 1
instance = comp, \DIVIDER1|Add0~2\, DIVIDER1|Add0~2, PDP8L, 1
instance = comp, \DIVIDER1|txdiv~1\, DIVIDER1|txdiv~1, PDP8L, 1
instance = comp, \DIVIDER1|txdiv[1]\, DIVIDER1|txdiv[1], PDP8L, 1
instance = comp, \DIVIDER1|Add0~4\, DIVIDER1|Add0~4, PDP8L, 1
instance = comp, \DIVIDER1|txdiv[2]\, DIVIDER1|txdiv[2], PDP8L, 1
instance = comp, \DIVIDER1|Add0~6\, DIVIDER1|Add0~6, PDP8L, 1
instance = comp, \DIVIDER1|txdiv~0\, DIVIDER1|txdiv~0, PDP8L, 1
instance = comp, \DIVIDER1|txdiv[3]\, DIVIDER1|txdiv[3], PDP8L, 1
instance = comp, \DIVIDER1|Equal0~0\, DIVIDER1|Equal0~0, PDP8L, 1
instance = comp, \DIVIDER1|Add0~12\, DIVIDER1|Add0~12, PDP8L, 1
instance = comp, \DIVIDER1|txdiv~3\, DIVIDER1|txdiv~3, PDP8L, 1
instance = comp, \DIVIDER1|txdiv[6]\, DIVIDER1|txdiv[6], PDP8L, 1
instance = comp, \DIVIDER1|Equal0~1\, DIVIDER1|Equal0~1, PDP8L, 1
instance = comp, \DIVIDER1|Add0~8\, DIVIDER1|Add0~8, PDP8L, 1
instance = comp, \DIVIDER1|txdiv~2\, DIVIDER1|txdiv~2, PDP8L, 1
instance = comp, \DIVIDER1|txdiv[4]\, DIVIDER1|txdiv[4], PDP8L, 1
instance = comp, \DIVIDER1|Add0~10\, DIVIDER1|Add0~10, PDP8L, 1
instance = comp, \DIVIDER1|txdiv[5]\, DIVIDER1|txdiv[5], PDP8L, 1
instance = comp, \DIVIDER1|Add0~16\, DIVIDER1|Add0~16, PDP8L, 1
instance = comp, \DIVIDER1|txdiv[8]\, DIVIDER1|txdiv[8], PDP8L, 1
instance = comp, \DIVIDER1|Add0~18\, DIVIDER1|Add0~18, PDP8L, 1
instance = comp, \DIVIDER1|Add0~20\, DIVIDER1|Add0~20, PDP8L, 1
instance = comp, \DIVIDER1|txdiv[10]\, DIVIDER1|txdiv[10], PDP8L, 1
instance = comp, \DIVIDER1|Add0~22\, DIVIDER1|Add0~22, PDP8L, 1
instance = comp, \DIVIDER1|txdiv[11]\, DIVIDER1|txdiv[11], PDP8L, 1
instance = comp, \DIVIDER1|txdiv[9]\, DIVIDER1|txdiv[9], PDP8L, 1
instance = comp, \DIVIDER1|Equal0~2\, DIVIDER1|Equal0~2, PDP8L, 1
instance = comp, \DIVIDER1|Equal0~3\, DIVIDER1|Equal0~3, PDP8L, 1
instance = comp, \DIVIDER1|txbit\, DIVIDER1|txbit, PDP8L, 1
instance = comp, \DIVIDER1|dtxclk~feeder\, DIVIDER1|dtxclk~feeder, PDP8L, 1
instance = comp, \DIVIDER1|dtxclk\, DIVIDER1|dtxclk, PDP8L, 1
instance = comp, \DIVIDER1|dtxclk~clkctrl\, DIVIDER1|dtxclk~clkctrl, PDP8L, 1
instance = comp, \altera_reserved_tck~input\, altera_reserved_tck~input, PDP8L, 1
instance = comp, \altera_reserved_tdi~input\, altera_reserved_tdi~input, PDP8L, 1
instance = comp, \~QIC_CREATED_GND~I\, ~QIC_CREATED_GND~I, PDP8L, 1
instance = comp, \auto_hub|shadow_jsm|state~6\, auto_hub|shadow_jsm|state~6, PDP8L, 1
instance = comp, \auto_hub|shadow_jsm|state[6]\, auto_hub|shadow_jsm|state[6], PDP8L, 1
instance = comp, \auto_hub|shadow_jsm|state~7\, auto_hub|shadow_jsm|state~7, PDP8L, 1
instance = comp, \auto_hub|shadow_jsm|state[7]\, auto_hub|shadow_jsm|state[7], PDP8L, 1
instance = comp, \auto_hub|shadow_jsm|state~4\, auto_hub|shadow_jsm|state~4, PDP8L, 1
instance = comp, \auto_hub|shadow_jsm|state[4]\, auto_hub|shadow_jsm|state[4], PDP8L, 1
instance = comp, \auto_hub|shadow_jsm|state~5\, auto_hub|shadow_jsm|state~5, PDP8L, 1
instance = comp, \auto_hub|shadow_jsm|state[5]\, auto_hub|shadow_jsm|state[5], PDP8L, 1
instance = comp, \auto_hub|irf_proc~0\, auto_hub|irf_proc~0, PDP8L, 1
instance = comp, \auto_hub|shadow_jsm|state[8]\, auto_hub|shadow_jsm|state[8], PDP8L, 1
instance = comp, \auto_hub|node_ena_proc~0\, auto_hub|node_ena_proc~0, PDP8L, 1
instance = comp, \auto_hub|shadow_jsm|state[9]\, auto_hub|shadow_jsm|state[9], PDP8L, 1
instance = comp, \auto_hub|shadow_jsm|state~8\, auto_hub|shadow_jsm|state~8, PDP8L, 1
instance = comp, \auto_hub|shadow_jsm|state[10]\, auto_hub|shadow_jsm|state[10], PDP8L, 1
instance = comp, \auto_hub|shadow_jsm|state~9\, auto_hub|shadow_jsm|state~9, PDP8L, 1
instance = comp, \auto_hub|shadow_jsm|state[11]\, auto_hub|shadow_jsm|state[11], PDP8L, 1
instance = comp, \auto_hub|shadow_jsm|state~10\, auto_hub|shadow_jsm|state~10, PDP8L, 1
instance = comp, \auto_hub|shadow_jsm|state[12]\, auto_hub|shadow_jsm|state[12], PDP8L, 1
instance = comp, \auto_hub|shadow_jsm|state~11\, auto_hub|shadow_jsm|state~11, PDP8L, 1
instance = comp, \auto_hub|shadow_jsm|state[13]\, auto_hub|shadow_jsm|state[13], PDP8L, 1
instance = comp, \auto_hub|shadow_jsm|state~12\, auto_hub|shadow_jsm|state~12, PDP8L, 1
instance = comp, \auto_hub|shadow_jsm|state[14]\, auto_hub|shadow_jsm|state[14], PDP8L, 1
instance = comp, \auto_hub|virtual_ir_dr_scan_proc~0\, auto_hub|virtual_ir_dr_scan_proc~0, PDP8L, 1
instance = comp, \auto_hub|shadow_jsm|state[15]\, auto_hub|shadow_jsm|state[15], PDP8L, 1
instance = comp, \auto_hub|shadow_jsm|state~1\, auto_hub|shadow_jsm|state~1, PDP8L, 1
instance = comp, \auto_hub|shadow_jsm|state[1]\, auto_hub|shadow_jsm|state[1], PDP8L, 1
instance = comp, \auto_hub|shadow_jsm|state~2\, auto_hub|shadow_jsm|state~2, PDP8L, 1
instance = comp, \auto_hub|shadow_jsm|state[2]\, auto_hub|shadow_jsm|state[2], PDP8L, 1
instance = comp, \auto_hub|shadow_jsm|state~3\, auto_hub|shadow_jsm|state~3, PDP8L, 1
instance = comp, \auto_hub|shadow_jsm|state[3]\, auto_hub|shadow_jsm|state[3], PDP8L, 1
instance = comp, \auto_hub|irsr_reg[6]~4\, auto_hub|irsr_reg[6]~4, PDP8L, 1
instance = comp, \auto_hub|irsr_reg[2]~6\, auto_hub|irsr_reg[2]~6, PDP8L, 1
instance = comp, \auto_hub|irsr_reg[6]~7\, auto_hub|irsr_reg[6]~7, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~4\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~4, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0\, Mem2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg\, Mem2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, PDP8L, 1
instance = comp, \auto_hub|reset_ena_reg_proc~0\, auto_hub|reset_ena_reg_proc~0, PDP8L, 1
instance = comp, \auto_hub|irsr_reg[5]~8\, auto_hub|irsr_reg[5]~8, PDP8L, 1
instance = comp, \auto_hub|irsr_reg[5]\, auto_hub|irsr_reg[5], PDP8L, 1
instance = comp, \auto_hub|Equal9~0\, auto_hub|Equal9~0, PDP8L, 1
instance = comp, \auto_hub|hub_mode_reg[0]~6\, auto_hub|hub_mode_reg[0]~6, PDP8L, 1
instance = comp, \auto_hub|hub_mode_reg[0]\, auto_hub|hub_mode_reg[0], PDP8L, 1
instance = comp, \auto_hub|irsr_reg[2]~2\, auto_hub|irsr_reg[2]~2, PDP8L, 1
instance = comp, \auto_hub|irsr_reg[2]~3\, auto_hub|irsr_reg[2]~3, PDP8L, 1
instance = comp, \auto_hub|irsr_reg[4]~12\, auto_hub|irsr_reg[4]~12, PDP8L, 1
instance = comp, \auto_hub|irsr_reg[4]~14\, auto_hub|irsr_reg[4]~14, PDP8L, 1
instance = comp, \auto_hub|irsr_reg[4]\, auto_hub|irsr_reg[4], PDP8L, 1
instance = comp, \auto_hub|shadow_irf_reg~6\, auto_hub|shadow_irf_reg~6, PDP8L, 1
instance = comp, \auto_hub|Equal3~0\, auto_hub|Equal3~0, PDP8L, 1
instance = comp, \auto_hub|hub_mode_reg[1]~1\, auto_hub|hub_mode_reg[1]~1, PDP8L, 1
instance = comp, \auto_hub|hub_mode_reg[1]~3\, auto_hub|hub_mode_reg[1]~3, PDP8L, 1
instance = comp, \auto_hub|hub_mode_reg[1]\, auto_hub|hub_mode_reg[1], PDP8L, 1
instance = comp, \auto_hub|shadow_irf_reg[1][2]~1\, auto_hub|shadow_irf_reg[1][2]~1, PDP8L, 1
instance = comp, \auto_hub|shadow_irf_reg[1][0]~2\, auto_hub|shadow_irf_reg[1][0]~2, PDP8L, 1
instance = comp, \auto_hub|shadow_irf_reg[1][4]\, auto_hub|shadow_irf_reg[1][4], PDP8L, 1
instance = comp, \auto_hub|irf_reg~9\, auto_hub|irf_reg~9, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder, PDP8L, 1
instance = comp, \auto_hub|shadow_irf_reg~13\, auto_hub|shadow_irf_reg~13, PDP8L, 1
instance = comp, \auto_hub|irf_reg[2][0]~11\, auto_hub|irf_reg[2][0]~11, PDP8L, 1
instance = comp, \auto_hub|shadow_irf_reg[2][3]~8\, auto_hub|shadow_irf_reg[2][3]~8, PDP8L, 1
instance = comp, \auto_hub|shadow_irf_reg[2][0]~9\, auto_hub|shadow_irf_reg[2][0]~9, PDP8L, 1
instance = comp, \auto_hub|shadow_irf_reg[2][4]\, auto_hub|shadow_irf_reg[2][4], PDP8L, 1
instance = comp, \auto_hub|irf_reg~16\, auto_hub|irf_reg~16, PDP8L, 1
instance = comp, \auto_hub|irf_reg[1][0]~1\, auto_hub|irf_reg[1][0]~1, PDP8L, 1
instance = comp, \auto_hub|irf_reg[1][0]~2\, auto_hub|irf_reg[1][0]~2, PDP8L, 1
instance = comp, \auto_hub|irf_reg[2][0]~12\, auto_hub|irf_reg[2][0]~12, PDP8L, 1
instance = comp, \auto_hub|irf_reg[2][4]\, auto_hub|irf_reg[2][4], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~0\, Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~0, PDP8L, 1
instance = comp, \auto_hub|node_ena_proc~1\, auto_hub|node_ena_proc~1, PDP8L, 1
instance = comp, \auto_hub|node_ena~5\, auto_hub|node_ena~5, PDP8L, 1
instance = comp, \auto_hub|Equal0~0\, auto_hub|Equal0~0, PDP8L, 1
instance = comp, \auto_hub|Equal0~1\, auto_hub|Equal0~1, PDP8L, 1
instance = comp, \auto_hub|Equal0~2\, auto_hub|Equal0~2, PDP8L, 1
instance = comp, \auto_hub|shadow_jsm|tms_cnt~1\, auto_hub|shadow_jsm|tms_cnt~1, PDP8L, 1
instance = comp, \auto_hub|shadow_jsm|tms_cnt[0]\, auto_hub|shadow_jsm|tms_cnt[0], PDP8L, 1
instance = comp, \auto_hub|shadow_jsm|tms_cnt~2\, auto_hub|shadow_jsm|tms_cnt~2, PDP8L, 1
instance = comp, \auto_hub|shadow_jsm|tms_cnt[1]\, auto_hub|shadow_jsm|tms_cnt[1], PDP8L, 1
instance = comp, \auto_hub|shadow_jsm|tms_cnt~0\, auto_hub|shadow_jsm|tms_cnt~0, PDP8L, 1
instance = comp, \auto_hub|shadow_jsm|tms_cnt[2]\, auto_hub|shadow_jsm|tms_cnt[2], PDP8L, 1
instance = comp, \auto_hub|shadow_jsm|state~0\, auto_hub|shadow_jsm|state~0, PDP8L, 1
instance = comp, \auto_hub|shadow_jsm|state[0]\, auto_hub|shadow_jsm|state[0], PDP8L, 1
instance = comp, \auto_hub|virtual_dr_scan_reg\, auto_hub|virtual_dr_scan_reg, PDP8L, 1
instance = comp, \auto_hub|node_ena~2\, auto_hub|node_ena~2, PDP8L, 1
instance = comp, \auto_hub|node_ena~3\, auto_hub|node_ena~3, PDP8L, 1
instance = comp, \auto_hub|node_ena[2]~reg0\, auto_hub|node_ena[2]~reg0, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~1\, Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~1, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], PDP8L, 1
instance = comp, \auto_hub|irsr_reg[2]~0\, auto_hub|irsr_reg[2]~0, PDP8L, 1
instance = comp, \auto_hub|irsr_reg~9\, auto_hub|irsr_reg~9, PDP8L, 1
instance = comp, \auto_hub|irsr_reg[2]\, auto_hub|irsr_reg[2], PDP8L, 1
instance = comp, \auto_hub|irf_reg[1][0]~3\, auto_hub|irf_reg[1][0]~3, PDP8L, 1
instance = comp, \auto_hub|irf_reg[1][0]~4\, auto_hub|irf_reg[1][0]~4, PDP8L, 1
instance = comp, \auto_hub|irf_reg[1][0]~5\, auto_hub|irf_reg[1][0]~5, PDP8L, 1
instance = comp, \auto_hub|irf_reg[1][4]\, auto_hub|irf_reg[1][4], PDP8L, 1
instance = comp, \auto_hub|shadow_irf_reg~0\, auto_hub|shadow_irf_reg~0, PDP8L, 1
instance = comp, \auto_hub|shadow_irf_reg[1][0]\, auto_hub|shadow_irf_reg[1][0], PDP8L, 1
instance = comp, \auto_hub|irf_reg~0\, auto_hub|irf_reg~0, PDP8L, 1
instance = comp, \auto_hub|irf_reg[1][0]\, auto_hub|irf_reg[1][0], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0\, Mem1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg\, Mem1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, PDP8L, 1
instance = comp, \auto_hub|irsr_reg~1\, auto_hub|irsr_reg~1, PDP8L, 1
instance = comp, \auto_hub|irsr_reg[0]\, auto_hub|irsr_reg[0], PDP8L, 1
instance = comp, \auto_hub|shadow_irf_reg~7\, auto_hub|shadow_irf_reg~7, PDP8L, 1
instance = comp, \auto_hub|shadow_irf_reg[2][0]\, auto_hub|shadow_irf_reg[2][0], PDP8L, 1
instance = comp, \auto_hub|irf_reg~10\, auto_hub|irf_reg~10, PDP8L, 1
instance = comp, \auto_hub|irf_reg[2][0]\, auto_hub|irf_reg[2][0], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~4\, Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~4, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~37\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~37, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~39\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~39, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~41\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~41, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~43\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~43, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], PDP8L, 1
instance = comp, \auto_hub|shadow_irf_reg~4\, auto_hub|shadow_irf_reg~4, PDP8L, 1
instance = comp, \auto_hub|shadow_irf_reg[1][2]\, auto_hub|shadow_irf_reg[1][2], PDP8L, 1
instance = comp, \auto_hub|irf_reg~7\, auto_hub|irf_reg~7, PDP8L, 1
instance = comp, \auto_hub|irf_reg[1][2]\, auto_hub|irf_reg[1][2], PDP8L, 1
instance = comp, \auto_hub|node_ena~1\, auto_hub|node_ena~1, PDP8L, 1
instance = comp, \auto_hub|node_ena[1]~reg0\, auto_hub|node_ena[1]~reg0, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~4\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~4, PDP8L, 1
instance = comp, \auto_hub|shadow_irf_reg~5\, auto_hub|shadow_irf_reg~5, PDP8L, 1
instance = comp, \auto_hub|shadow_irf_reg[1][3]\, auto_hub|shadow_irf_reg[1][3], PDP8L, 1
instance = comp, \auto_hub|irf_reg~8\, auto_hub|irf_reg~8, PDP8L, 1
instance = comp, \auto_hub|irf_reg[1][3]\, auto_hub|irf_reg[1][3], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~6\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~6, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~10\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~10, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0\, Mem1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~4\, Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~4, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~32\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~32, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~34\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~34, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~0\, Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~0, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~1\, Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~1, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], PDP8L, 1
instance = comp, \auto_hub|irsr_reg~11\, auto_hub|irsr_reg~11, PDP8L, 1
instance = comp, \auto_hub|irsr_reg[3]\, auto_hub|irsr_reg[3], PDP8L, 1
instance = comp, \auto_hub|shadow_irf_reg~12\, auto_hub|shadow_irf_reg~12, PDP8L, 1
instance = comp, \auto_hub|shadow_irf_reg[2][3]\, auto_hub|shadow_irf_reg[2][3], PDP8L, 1
instance = comp, \auto_hub|irf_reg~15\, auto_hub|irf_reg~15, PDP8L, 1
instance = comp, \auto_hub|irf_reg[2][3]\, auto_hub|irf_reg[2][3], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~6\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~6, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~10\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~10, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|Equal1~0\, Mem2|altsyncram_component|auto_generated|mgl_prim2|Equal1~0, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], PDP8L, 1
instance = comp, \auto_hub|shadow_irf_reg~11\, auto_hub|shadow_irf_reg~11, PDP8L, 1
instance = comp, \auto_hub|shadow_irf_reg[2][2]\, auto_hub|shadow_irf_reg[2][2], PDP8L, 1
instance = comp, \auto_hub|irf_reg~14\, auto_hub|irf_reg~14, PDP8L, 1
instance = comp, \auto_hub|irf_reg[2][2]\, auto_hub|irf_reg[2][2], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], PDP8L, 1
instance = comp, \auto_hub|irsr_reg~10\, auto_hub|irsr_reg~10, PDP8L, 1
instance = comp, \auto_hub|irsr_reg[1]\, auto_hub|irsr_reg[1], PDP8L, 1
instance = comp, \auto_hub|hub_mode_reg[2]~2\, auto_hub|hub_mode_reg[2]~2, PDP8L, 1
instance = comp, \auto_hub|reset_ena_reg\, auto_hub|reset_ena_reg, PDP8L, 1
instance = comp, \auto_hub|hub_mode_reg[2]~5\, auto_hub|hub_mode_reg[2]~5, PDP8L, 1
instance = comp, \auto_hub|hub_mode_reg[2]\, auto_hub|hub_mode_reg[2], PDP8L, 1
instance = comp, \auto_hub|clr_reg_proc~0\, auto_hub|clr_reg_proc~0, PDP8L, 1
instance = comp, \auto_hub|clr_reg\, auto_hub|clr_reg, PDP8L, 1
instance = comp, \auto_hub|irsr_reg[6]\, auto_hub|irsr_reg[6], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7\, Mem2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9\, Mem2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11\, Mem2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal\, Mem2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~16\, Mem2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~16, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13\, Mem2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17\, Mem2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19\, Mem2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2\, Mem2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3\, Mem2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10\, Mem2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4\, Mem2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], PDP8L, 1
instance = comp, \auto_hub|shadow_irf_reg~10\, auto_hub|shadow_irf_reg~10, PDP8L, 1
instance = comp, \auto_hub|shadow_irf_reg[2][1]\, auto_hub|shadow_irf_reg[2][1], PDP8L, 1
instance = comp, \auto_hub|irf_reg~13\, auto_hub|irf_reg~13, PDP8L, 1
instance = comp, \auto_hub|irf_reg[2][1]\, auto_hub|irf_reg[2][1], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode674w[2]~0\, Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode674w[2]~0, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode674w[2]\, Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode674w[2], PDP8L, 1
instance = comp, \Clk~input\, Clk~input, PDP8L, 1
instance = comp, \Clk~inputclkctrl\, Clk~inputclkctrl, PDP8L, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl\, altera_internal_jtag~TCKUTAPclkctrl, PDP8L, 1
instance = comp, \CPU1|DskAdd[0]~15\, CPU1|DskAdd[0]~15, PDP8L, 1
instance = comp, \CPU1|DMBout[4]~feeder\, CPU1|DMBout[4]~feeder, PDP8L, 1
instance = comp, \Reset~input\, Reset~input, PDP8L, 1
instance = comp, \CPU1|MA[3]~4\, CPU1|MA[3]~4, PDP8L, 1
instance = comp, \CPU1|Selector74~0\, CPU1|Selector74~0, PDP8L, 1
instance = comp, \CPU1|st~26\, CPU1|st~26, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode666w[2]~0\, Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode666w[2]~0, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode666w[2]\, Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode666w[2], PDP8L, 1
instance = comp, \CPU1|DskAdd[13]~41\, CPU1|DskAdd[13]~41, PDP8L, 1
instance = comp, \CPU1|Mux45~12\, CPU1|Mux45~12, PDP8L, 1
instance = comp, \CPU1|pc[5]~feeder\, CPU1|pc[5]~feeder, PDP8L, 1
instance = comp, \CPU1|Selector73~0\, CPU1|Selector73~0, PDP8L, 1
instance = comp, \CPU1|ea[2]\, CPU1|ea[2], PDP8L, 1
instance = comp, \CPU1|Add3~0\, CPU1|Add3~0, PDP8L, 1
instance = comp, \CPU1|Add3~4\, CPU1|Add3~4, PDP8L, 1
instance = comp, \CPU1|Selector85~1\, CPU1|Selector85~1, PDP8L, 1
instance = comp, \CPU1|pc[2]~feeder\, CPU1|pc[2]~feeder, PDP8L, 1
instance = comp, \CPU1|Add0~0\, CPU1|Add0~0, PDP8L, 1
instance = comp, \CPU1|Add0~2\, CPU1|Add0~2, PDP8L, 1
instance = comp, \CPU1|Add0~4\, CPU1|Add0~4, PDP8L, 1
instance = comp, \Reset~inputclkctrl\, Reset~inputclkctrl, PDP8L, 1
instance = comp, \CPU1|Selector87~0\, CPU1|Selector87~0, PDP8L, 1
instance = comp, \CPU1|pc[2]\, CPU1|pc[2], PDP8L, 1
instance = comp, \CPU1|MA[2]~7\, CPU1|MA[2]~7, PDP8L, 1
instance = comp, \CPU1|st.D5\, CPU1|st.D5, PDP8L, 1
instance = comp, \CPU1|Add2~0\, CPU1|Add2~0, PDP8L, 1
instance = comp, \CPU1|Add2~2\, CPU1|Add2~2, PDP8L, 1
instance = comp, \CPU1|Add2~4\, CPU1|Add2~4, PDP8L, 1
instance = comp, \CPU1|Add2~6\, CPU1|Add2~6, PDP8L, 1
instance = comp, \CPU1|Tmp[0]~0\, CPU1|Tmp[0]~0, PDP8L, 1
instance = comp, \CPU1|Tmp[3]\, CPU1|Tmp[3], PDP8L, 1
instance = comp, \CPU1|MA[3]~8\, CPU1|MA[3]~8, PDP8L, 1
instance = comp, \CPU1|MA[3]~9\, CPU1|MA[3]~9, PDP8L, 1
instance = comp, \CPU1|Selector71~0\, CPU1|Selector71~0, PDP8L, 1
instance = comp, \CPU1|ea[4]\, CPU1|ea[4], PDP8L, 1
instance = comp, \CPU1|Add2~8\, CPU1|Add2~8, PDP8L, 1
instance = comp, \CPU1|Tmp[4]\, CPU1|Tmp[4], PDP8L, 1
instance = comp, \CPU1|MA[4]~10\, CPU1|MA[4]~10, PDP8L, 1
instance = comp, \CPU1|MA[4]~11\, CPU1|MA[4]~11, PDP8L, 1
instance = comp, \CPU1|MA[5]~13\, CPU1|MA[5]~13, PDP8L, 1
instance = comp, \CPU1|Selector69~0\, CPU1|Selector69~0, PDP8L, 1
instance = comp, \CPU1|ea[6]\, CPU1|ea[6], PDP8L, 1
instance = comp, \CPU1|Add2~10\, CPU1|Add2~10, PDP8L, 1
instance = comp, \CPU1|Add2~12\, CPU1|Add2~12, PDP8L, 1
instance = comp, \CPU1|Tmp[6]\, CPU1|Tmp[6], PDP8L, 1
instance = comp, \CPU1|MA[6]~14\, CPU1|MA[6]~14, PDP8L, 1
instance = comp, \CPU1|MA[6]~15\, CPU1|MA[6]~15, PDP8L, 1
instance = comp, \CPU1|Add0~10\, CPU1|Add0~10, PDP8L, 1
instance = comp, \CPU1|Add0~12\, CPU1|Add0~12, PDP8L, 1
instance = comp, \CPU1|Add0~14\, CPU1|Add0~14, PDP8L, 1
instance = comp, \CPU1|Add4~14\, CPU1|Add4~14, PDP8L, 1
instance = comp, \CPU1|Add6~12\, CPU1|Add6~12, PDP8L, 1
instance = comp, \CPU1|ea[11]~3\, CPU1|ea[11]~3, PDP8L, 1
instance = comp, \CPU1|ir[11]~1\, CPU1|ir[11]~1, PDP8L, 1
instance = comp, \CPU1|ir[7]\, CPU1|ir[7], PDP8L, 1
instance = comp, \CPU1|atm~6\, CPU1|atm~6, PDP8L, 1
instance = comp, \CPU1|acc[8]~23\, CPU1|acc[8]~23, PDP8L, 1
instance = comp, \CPU1|Mux17~0\, CPU1|Mux17~0, PDP8L, 1
instance = comp, \CPU1|Mux17~1\, CPU1|Mux17~1, PDP8L, 1
instance = comp, \CPU1|acc[8]~22\, CPU1|acc[8]~22, PDP8L, 1
instance = comp, \CPU1|Equal15~0\, CPU1|Equal15~0, PDP8L, 1
instance = comp, \CPU1|Selector41~0\, CPU1|Selector41~0, PDP8L, 1
instance = comp, \CPU1|DskReg[11]\, CPU1|DskReg[11], PDP8L, 1
instance = comp, \CPU1|Mux14~0\, CPU1|Mux14~0, PDP8L, 1
instance = comp, \CPU1|Mux14~1\, CPU1|Mux14~1, PDP8L, 1
instance = comp, \CPU1|Mux14~2\, CPU1|Mux14~2, PDP8L, 1
instance = comp, \CPU1|ir~10\, CPU1|ir~10, PDP8L, 1
instance = comp, \CPU1|ir[3]\, CPU1|ir[3], PDP8L, 1
instance = comp, \CPU1|Selector67~0\, CPU1|Selector67~0, PDP8L, 1
instance = comp, \CPU1|ea[8]\, CPU1|ea[8], PDP8L, 1
instance = comp, \CPU1|Add2~16\, CPU1|Add2~16, PDP8L, 1
instance = comp, \CPU1|Tmp[8]\, CPU1|Tmp[8], PDP8L, 1
instance = comp, \CPU1|MA[8]~18\, CPU1|MA[8]~18, PDP8L, 1
instance = comp, \CPU1|MA[8]~19\, CPU1|MA[8]~19, PDP8L, 1
instance = comp, \CPU1|pc[9]~feeder\, CPU1|pc[9]~feeder, PDP8L, 1
instance = comp, \CPU1|Add0~16\, CPU1|Add0~16, PDP8L, 1
instance = comp, \CPU1|Add0~18\, CPU1|Add0~18, PDP8L, 1
instance = comp, \CPU1|pc[9]\, CPU1|pc[9], PDP8L, 1
instance = comp, \CPU1|MA[9]~21\, CPU1|MA[9]~21, PDP8L, 1
instance = comp, \CPU1|pc[11]~feeder\, CPU1|pc[11]~feeder, PDP8L, 1
instance = comp, \CPU1|Add0~20\, CPU1|Add0~20, PDP8L, 1
instance = comp, \CPU1|Add0~22\, CPU1|Add0~22, PDP8L, 1
instance = comp, \CPU1|pc[11]\, CPU1|pc[11], PDP8L, 1
instance = comp, \CPU1|MA[11]~25\, CPU1|MA[11]~25, PDP8L, 1
instance = comp, \auto_hub|irf_reg~6\, auto_hub|irf_reg~6, PDP8L, 1
instance = comp, \auto_hub|irf_reg[1][1]\, auto_hub|irf_reg[1][1], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~2\, Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~2, PDP8L, 1
instance = comp, \CPU1|atm~9\, CPU1|atm~9, PDP8L, 1
instance = comp, \CPU1|ir~8\, CPU1|ir~8, PDP8L, 1
instance = comp, \CPU1|ir[8]\, CPU1|ir[8], PDP8L, 1
instance = comp, \CPU1|acc[8]~24\, CPU1|acc[8]~24, PDP8L, 1
instance = comp, \CPU1|ir~4\, CPU1|ir~4, PDP8L, 1
instance = comp, \CPU1|ir[0]\, CPU1|ir[0], PDP8L, 1
instance = comp, \CPU1|Tty~0\, CPU1|Tty~0, PDP8L, 1
instance = comp, \CPU1|WideOr0~0\, CPU1|WideOr0~0, PDP8L, 1
instance = comp, \CPU1|Equal5~0\, CPU1|Equal5~0, PDP8L, 1
instance = comp, \CPU1|Equal5~1\, CPU1|Equal5~1, PDP8L, 1
instance = comp, \CPU1|Equal5~2\, CPU1|Equal5~2, PDP8L, 1
instance = comp, \CPU1|Equal10~0\, CPU1|Equal10~0, PDP8L, 1
instance = comp, \CPU1|WideOr0~1\, CPU1|WideOr0~1, PDP8L, 1
instance = comp, \CPU1|WideNor0~1\, CPU1|WideNor0~1, PDP8L, 1
instance = comp, \CPU1|WideOr7~1\, CPU1|WideOr7~1, PDP8L, 1
instance = comp, \CPU1|WideOr7\, CPU1|WideOr7, PDP8L, 1
instance = comp, \CPU1|Selector44~0\, CPU1|Selector44~0, PDP8L, 1
instance = comp, \CPU1|DskReg[8]\, CPU1|DskReg[8], PDP8L, 1
instance = comp, \CPU1|Mux17~4\, CPU1|Mux17~4, PDP8L, 1
instance = comp, \CPU1|Mux17~5\, CPU1|Mux17~5, PDP8L, 1
instance = comp, \CPU1|Mux17~6\, CPU1|Mux17~6, PDP8L, 1
instance = comp, \CPU1|acc~19\, CPU1|acc~19, PDP8L, 1
instance = comp, \CPU1|acc[6]~0\, CPU1|acc[6]~0, PDP8L, 1
instance = comp, \CPU1|Add1~0\, CPU1|Add1~0, PDP8L, 1
instance = comp, \CPU1|Add1~2\, CPU1|Add1~2, PDP8L, 1
instance = comp, \CPU1|Add1~4\, CPU1|Add1~4, PDP8L, 1
instance = comp, \CPU1|Add1~8\, CPU1|Add1~8, PDP8L, 1
instance = comp, \CPU1|acc[4]~2\, CPU1|acc[4]~2, PDP8L, 1
instance = comp, \CPU1|acc[1]~10\, CPU1|acc[1]~10, PDP8L, 1
instance = comp, \CPU1|atm~4\, CPU1|atm~4, PDP8L, 1
instance = comp, \CPU1|acc[1]~3\, CPU1|acc[1]~3, PDP8L, 1
instance = comp, \CPU1|atm~2\, CPU1|atm~2, PDP8L, 1
instance = comp, \CPU1|Add5~0\, CPU1|Add5~0, PDP8L, 1
instance = comp, \CPU1|Mux4~5\, CPU1|Mux4~5, PDP8L, 1
instance = comp, \CPU1|Mux4~2\, CPU1|Mux4~2, PDP8L, 1
instance = comp, \CPU1|Mux24~1\, CPU1|Mux24~1, PDP8L, 1
instance = comp, \CPU1|acc[12]~30\, CPU1|acc[12]~30, PDP8L, 1
instance = comp, \CPU1|acc[12]~28\, CPU1|acc[12]~28, PDP8L, 1
instance = comp, \CPU1|acc[12]~29\, CPU1|acc[12]~29, PDP8L, 1
instance = comp, \CPU1|acc[12]~33\, CPU1|acc[12]~33, PDP8L, 1
instance = comp, \CPU1|acc[12]~35\, CPU1|acc[12]~35, PDP8L, 1
instance = comp, \CPU1|acc[12]~36\, CPU1|acc[12]~36, PDP8L, 1
instance = comp, \CPU1|acc[12]\, CPU1|acc[12], PDP8L, 1
instance = comp, \CPU1|atm~5\, CPU1|atm~5, PDP8L, 1
instance = comp, \CPU1|Add5~12\, CPU1|Add5~12, PDP8L, 1
instance = comp, \CPU1|Add5~18\, CPU1|Add5~18, PDP8L, 1
instance = comp, \CPU1|Add5~20\, CPU1|Add5~20, PDP8L, 1
instance = comp, \CPU1|Mux4~17\, CPU1|Mux4~17, PDP8L, 1
instance = comp, \CPU1|Mux15~0\, CPU1|Mux15~0, PDP8L, 1
instance = comp, \CPU1|Mux15~1\, CPU1|Mux15~1, PDP8L, 1
instance = comp, \CPU1|Mux15~2\, CPU1|Mux15~2, PDP8L, 1
instance = comp, \CPU1|Mux15~4\, CPU1|Mux15~4, PDP8L, 1
instance = comp, \CPU1|Mux4~16\, CPU1|Mux4~16, PDP8L, 1
instance = comp, \CPU1|Mux15~5\, CPU1|Mux15~5, PDP8L, 1
instance = comp, \CPU1|Add1~18\, CPU1|Add1~18, PDP8L, 1
instance = comp, \CPU1|Add1~20\, CPU1|Add1~20, PDP8L, 1
instance = comp, \CPU1|acc[8]~21\, CPU1|acc[8]~21, PDP8L, 1
instance = comp, \CPU1|Mux15~3\, CPU1|Mux15~3, PDP8L, 1
instance = comp, \CPU1|Mux15~7\, CPU1|Mux15~7, PDP8L, 1
instance = comp, \CPU1|Mux66~0\, CPU1|Mux66~0, PDP8L, 1
instance = comp, \CPU1|acc[8]~13\, CPU1|acc[8]~13, PDP8L, 1
instance = comp, \CPU1|WideOr1~0\, CPU1|WideOr1~0, PDP8L, 1
instance = comp, \CPU1|acc[8]~25\, CPU1|acc[8]~25, PDP8L, 1
instance = comp, \CPU1|acc[10]\, CPU1|acc[10], PDP8L, 1
instance = comp, \CPU1|atm~7\, CPU1|atm~7, PDP8L, 1
instance = comp, \CPU1|Add5~22\, CPU1|Add5~22, PDP8L, 1
instance = comp, \CPU1|Add5~24\, CPU1|Add5~24, PDP8L, 1
instance = comp, \CPU1|Mux24~0\, CPU1|Mux24~0, PDP8L, 1
instance = comp, \CPU1|Mux24~2\, CPU1|Mux24~2, PDP8L, 1
instance = comp, \CPU1|Equal11~1\, CPU1|Equal11~1, PDP8L, 1
instance = comp, \CPU1|Equal16~0\, CPU1|Equal16~0, PDP8L, 1
instance = comp, \CPU1|Equal17~0\, CPU1|Equal17~0, PDP8L, 1
instance = comp, \CPU1|Equal11~0\, CPU1|Equal11~0, PDP8L, 1
instance = comp, \CPU1|Equal17~1\, CPU1|Equal17~1, PDP8L, 1
instance = comp, \CPU1|acc[1]~7\, CPU1|acc[1]~7, PDP8L, 1
instance = comp, \CPU1|acc[1]~11\, CPU1|acc[1]~11, PDP8L, 1
instance = comp, \CPU1|Mux24~4\, CPU1|Mux24~4, PDP8L, 1
instance = comp, \CPU1|Mux24~5\, CPU1|Mux24~5, PDP8L, 1
instance = comp, \CPU1|acc[1]~12\, CPU1|acc[1]~12, PDP8L, 1
instance = comp, \CPU1|WideOr2~1\, CPU1|WideOr2~1, PDP8L, 1
instance = comp, \CPU1|WideOr2\, CPU1|WideOr2, PDP8L, 1
instance = comp, \CPU1|acc[6]~14\, CPU1|acc[6]~14, PDP8L, 1
instance = comp, \CPU1|acc[1]\, CPU1|acc[1], PDP8L, 1
instance = comp, \CPU1|atm~1\, CPU1|atm~1, PDP8L, 1
instance = comp, \CPU1|Add5~4\, CPU1|Add5~4, PDP8L, 1
instance = comp, \CPU1|atm~3\, CPU1|atm~3, PDP8L, 1
instance = comp, \CPU1|Add5~6\, CPU1|Add5~6, PDP8L, 1
instance = comp, \CPU1|Add5~8\, CPU1|Add5~8, PDP8L, 1
instance = comp, \CPU1|Mux4~3\, CPU1|Mux4~3, PDP8L, 1
instance = comp, \CPU1|Mux21~0\, CPU1|Mux21~0, PDP8L, 1
instance = comp, \CPU1|Mux4~11\, CPU1|Mux4~11, PDP8L, 1
instance = comp, \CPU1|Mux21~1\, CPU1|Mux21~1, PDP8L, 1
instance = comp, \CPU1|Mux21~4\, CPU1|Mux21~4, PDP8L, 1
instance = comp, \CPU1|acc[4]\, CPU1|acc[4], PDP8L, 1
instance = comp, \CPU1|Add1~10\, CPU1|Add1~10, PDP8L, 1
instance = comp, \CPU1|acc[5]~1\, CPU1|acc[5]~1, PDP8L, 1
instance = comp, \CPU1|Add5~10\, CPU1|Add5~10, PDP8L, 1
instance = comp, \CPU1|Mux4~9\, CPU1|Mux4~9, PDP8L, 1
instance = comp, \CPU1|Mux20~0\, CPU1|Mux20~0, PDP8L, 1
instance = comp, \CPU1|Mux4~7\, CPU1|Mux4~7, PDP8L, 1
instance = comp, \CPU1|Mux4~10\, CPU1|Mux4~10, PDP8L, 1
instance = comp, \CPU1|Mux20~1\, CPU1|Mux20~1, PDP8L, 1
instance = comp, \CPU1|Mux20~3\, CPU1|Mux20~3, PDP8L, 1
instance = comp, \CPU1|Mux20~4\, CPU1|Mux20~4, PDP8L, 1
instance = comp, \CPU1|acc[5]\, CPU1|acc[5], PDP8L, 1
instance = comp, \CPU1|atm~12\, CPU1|atm~12, PDP8L, 1
instance = comp, \CPU1|Mux4~8\, CPU1|Mux4~8, PDP8L, 1
instance = comp, \CPU1|Mux4~12\, CPU1|Mux4~12, PDP8L, 1
instance = comp, \CPU1|Mux19~0\, CPU1|Mux19~0, PDP8L, 1
instance = comp, \CPU1|Mux19~1\, CPU1|Mux19~1, PDP8L, 1
instance = comp, \CPU1|atm~11\, CPU1|atm~11, PDP8L, 1
instance = comp, \CPU1|Mux19~3\, CPU1|Mux19~3, PDP8L, 1
instance = comp, \CPU1|Mux19~4\, CPU1|Mux19~4, PDP8L, 1
instance = comp, \CPU1|acc[6]\, CPU1|acc[6], PDP8L, 1
instance = comp, \CPU1|Add1~14\, CPU1|Add1~14, PDP8L, 1
instance = comp, \CPU1|Add1~16\, CPU1|Add1~16, PDP8L, 1
instance = comp, \CPU1|Mux17~7\, CPU1|Mux17~7, PDP8L, 1
instance = comp, \CPU1|acc[8]\, CPU1|acc[8], PDP8L, 1
instance = comp, \CPU1|atm~8\, CPU1|atm~8, PDP8L, 1
instance = comp, \CPU1|Selector43~0\, CPU1|Selector43~0, PDP8L, 1
instance = comp, \CPU1|DskReg[9]\, CPU1|DskReg[9], PDP8L, 1
instance = comp, \CPU1|Mux16~10\, CPU1|Mux16~10, PDP8L, 1
instance = comp, \CPU1|Mux16~11\, CPU1|Mux16~11, PDP8L, 1
instance = comp, \CPU1|Mux16~13\, CPU1|Mux16~13, PDP8L, 1
instance = comp, \CPU1|Mux16~6\, CPU1|Mux16~6, PDP8L, 1
instance = comp, \CPU1|Mux16~17\, CPU1|Mux16~17, PDP8L, 1
instance = comp, \CPU1|Mux16~16\, CPU1|Mux16~16, PDP8L, 1
instance = comp, \CPU1|Mux16~9\, CPU1|Mux16~9, PDP8L, 1
instance = comp, \CPU1|Mux4~19\, CPU1|Mux4~19, PDP8L, 1
instance = comp, \CPU1|Mux16~7\, CPU1|Mux16~7, PDP8L, 1
instance = comp, \CPU1|Mux16~14\, CPU1|Mux16~14, PDP8L, 1
instance = comp, \CPU1|Mux16~15\, CPU1|Mux16~15, PDP8L, 1
instance = comp, \CPU1|acc[9]\, CPU1|acc[9], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]\, Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1]\, Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode658w[2]~0\, Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode658w[2]~0, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode658w[2]\, Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode658w[2], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~0\, Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~0, PDP8L, 1
instance = comp, \CPU1|DMBout[9]~feeder\, CPU1|DMBout[9]~feeder, PDP8L, 1
instance = comp, \CPU1|DMBout[9]\, CPU1|DMBout[9], PDP8L, 1
instance = comp, \CPU1|DMA[0]\, CPU1|DMA[0], PDP8L, 1
instance = comp, \CPU1|DMA[1]\, CPU1|DMA[1], PDP8L, 1
instance = comp, \CPU1|DMA[2]~feeder\, CPU1|DMA[2]~feeder, PDP8L, 1
instance = comp, \CPU1|DMA[2]\, CPU1|DMA[2], PDP8L, 1
instance = comp, \CPU1|DskAdd[3]~21\, CPU1|DskAdd[3]~21, PDP8L, 1
instance = comp, \CPU1|WideOr4~0\, CPU1|WideOr4~0, PDP8L, 1
instance = comp, \CPU1|Equal1~2\, CPU1|Equal1~2, PDP8L, 1
instance = comp, \CPU1|Equal9~0\, CPU1|Equal9~0, PDP8L, 1
instance = comp, \CPU1|WideOr7~0\, CPU1|WideOr7~0, PDP8L, 1
instance = comp, \CPU1|WideOr5\, CPU1|WideOr5, PDP8L, 1
instance = comp, \CPU1|Selector37~0\, CPU1|Selector37~0, PDP8L, 1
instance = comp, \CPU1|DskAdd[6]~43\, CPU1|DskAdd[6]~43, PDP8L, 1
instance = comp, \CPU1|DskAdd[3]\, CPU1|DskAdd[3], PDP8L, 1
instance = comp, \CPU1|DMA[3]~feeder\, CPU1|DMA[3]~feeder, PDP8L, 1
instance = comp, \CPU1|DMA[3]\, CPU1|DMA[3], PDP8L, 1
instance = comp, \CPU1|DMA[4]~feeder\, CPU1|DMA[4]~feeder, PDP8L, 1
instance = comp, \CPU1|DMA[4]\, CPU1|DMA[4], PDP8L, 1
instance = comp, \CPU1|DskAdd[5]~25\, CPU1|DskAdd[5]~25, PDP8L, 1
instance = comp, \CPU1|Selector35~0\, CPU1|Selector35~0, PDP8L, 1
instance = comp, \CPU1|DskAdd[5]\, CPU1|DskAdd[5], PDP8L, 1
instance = comp, \CPU1|DMA[5]\, CPU1|DMA[5], PDP8L, 1
instance = comp, \CPU1|DskAdd[6]~27\, CPU1|DskAdd[6]~27, PDP8L, 1
instance = comp, \CPU1|Selector34~0\, CPU1|Selector34~0, PDP8L, 1
instance = comp, \CPU1|DskAdd[6]\, CPU1|DskAdd[6], PDP8L, 1
instance = comp, \CPU1|DMA[6]\, CPU1|DMA[6], PDP8L, 1
instance = comp, \CPU1|DMA[7]\, CPU1|DMA[7], PDP8L, 1
instance = comp, \CPU1|DMA[8]~feeder\, CPU1|DMA[8]~feeder, PDP8L, 1
instance = comp, \CPU1|DMA[8]\, CPU1|DMA[8], PDP8L, 1
instance = comp, \CPU1|DMA[9]~feeder\, CPU1|DMA[9]~feeder, PDP8L, 1
instance = comp, \CPU1|DMA[9]\, CPU1|DMA[9], PDP8L, 1
instance = comp, \CPU1|DMA[10]\, CPU1|DMA[10], PDP8L, 1
instance = comp, \CPU1|DskAdd[11]~37\, CPU1|DskAdd[11]~37, PDP8L, 1
instance = comp, \CPU1|Selector29~0\, CPU1|Selector29~0, PDP8L, 1
instance = comp, \CPU1|DskAdd[11]\, CPU1|DskAdd[11], PDP8L, 1
instance = comp, \CPU1|DMA[11]~feeder\, CPU1|DMA[11]~feeder, PDP8L, 1
instance = comp, \CPU1|DMA[11]\, CPU1|DMA[11], PDP8L, 1
instance = comp, \CPU1|DMA[12]~feeder\, CPU1|DMA[12]~feeder, PDP8L, 1
instance = comp, \CPU1|DMA[12]\, CPU1|DMA[12], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]\, Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]\, Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1], PDP8L, 1
instance = comp, \CPU1|DMBout[11]~feeder\, CPU1|DMBout[11]~feeder, PDP8L, 1
instance = comp, \CPU1|DMBout[11]\, CPU1|DMBout[11], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~14\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~14, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~15\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~15, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~3\, Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~3, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~14\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~14, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode645w[2]~0\, Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode645w[2]~0, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode645w[2]\, Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode645w[2], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode645w[2]~1\, Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode645w[2]~1, PDP8L, 1
instance = comp, \CPU1|DMBout[10]~feeder\, CPU1|DMBout[10]~feeder, PDP8L, 1
instance = comp, \CPU1|DMBout[10]\, CPU1|DMBout[10], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~12\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~12, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~13\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~13, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~22\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~22, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~23\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~23, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~22\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~22, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~23\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~23, PDP8L, 1
instance = comp, \CPU1|Add2~18\, CPU1|Add2~18, PDP8L, 1
instance = comp, \CPU1|Selector93~0\, CPU1|Selector93~0, PDP8L, 1
instance = comp, \CPU1|Add4~18\, CPU1|Add4~18, PDP8L, 1
instance = comp, \CPU1|Selector93~1\, CPU1|Selector93~1, PDP8L, 1
instance = comp, \CPU1|MBout[11]~3\, CPU1|MBout[11]~3, PDP8L, 1
instance = comp, \CPU1|MBout[8]~2\, CPU1|MBout[8]~2, PDP8L, 1
instance = comp, \CPU1|WideOr18~0\, CPU1|WideOr18~0, PDP8L, 1
instance = comp, \CPU1|MBout[8]~4\, CPU1|MBout[8]~4, PDP8L, 1
instance = comp, \CPU1|MBout[9]\, CPU1|MBout[9], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8\, Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8, PDP8L, 1
instance = comp, \CPU1|Add4~20\, CPU1|Add4~20, PDP8L, 1
instance = comp, \CPU1|Add4~22\, CPU1|Add4~22, PDP8L, 1
instance = comp, \CPU1|Add2~20\, CPU1|Add2~20, PDP8L, 1
instance = comp, \CPU1|Add2~22\, CPU1|Add2~22, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~6\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~6, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~7\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~7, PDP8L, 1
instance = comp, \CPU1|Selector91~0\, CPU1|Selector91~0, PDP8L, 1
instance = comp, \CPU1|Selector91~1\, CPU1|Selector91~1, PDP8L, 1
instance = comp, \CPU1|MBout[11]\, CPU1|MBout[11], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10\, Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~3\, Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~3, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~14\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~14, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8], PDP8L, 1
instance = comp, \CPU1|Tmp[10]\, CPU1|Tmp[10], PDP8L, 1
instance = comp, \CPU1|Add6~14\, CPU1|Add6~14, PDP8L, 1
instance = comp, \CPU1|pc[5]~0\, CPU1|pc[5]~0, PDP8L, 1
instance = comp, \CPU1|Equal0~1\, CPU1|Equal0~1, PDP8L, 1
instance = comp, \CPU1|Equal0~3\, CPU1|Equal0~3, PDP8L, 1
instance = comp, \CPU1|Equal0~0\, CPU1|Equal0~0, PDP8L, 1
instance = comp, \CPU1|pc[5]~1\, CPU1|pc[5]~1, PDP8L, 1
instance = comp, \CPU1|pc[5]~6\, CPU1|pc[5]~6, PDP8L, 1
instance = comp, \CPU1|Selector68~0\, CPU1|Selector68~0, PDP8L, 1
instance = comp, \CPU1|ea[7]\, CPU1|ea[7], PDP8L, 1
instance = comp, \CPU1|Selector70~0\, CPU1|Selector70~0, PDP8L, 1
instance = comp, \CPU1|ea[5]\, CPU1|ea[5], PDP8L, 1
instance = comp, \CPU1|Add3~6\, CPU1|Add3~6, PDP8L, 1
instance = comp, \CPU1|Add3~8\, CPU1|Add3~8, PDP8L, 1
instance = comp, \CPU1|Add3~16\, CPU1|Add3~16, PDP8L, 1
instance = comp, \CPU1|Selector77~0\, CPU1|Selector77~0, PDP8L, 1
instance = comp, \CPU1|Selector77~1\, CPU1|Selector77~1, PDP8L, 1
instance = comp, \CPU1|pc[10]~feeder\, CPU1|pc[10]~feeder, PDP8L, 1
instance = comp, \CPU1|pc[10]\, CPU1|pc[10], PDP8L, 1
instance = comp, \CPU1|Selector65~0\, CPU1|Selector65~0, PDP8L, 1
instance = comp, \CPU1|ea[10]\, CPU1|ea[10], PDP8L, 1
instance = comp, \CPU1|MA[10]~22\, CPU1|MA[10]~22, PDP8L, 1
instance = comp, \CPU1|MA[10]~23\, CPU1|MA[10]~23, PDP8L, 1
instance = comp, \CPU1|DMBout[5]~feeder\, CPU1|DMBout[5]~feeder, PDP8L, 1
instance = comp, \CPU1|DMBout[5]\, CPU1|DMBout[5], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~14\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~14, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~15\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~15, PDP8L, 1
instance = comp, \CPU1|Selector97~0\, CPU1|Selector97~0, PDP8L, 1
instance = comp, \CPU1|Selector83~1\, CPU1|Selector83~1, PDP8L, 1
instance = comp, \CPU1|pc[4]~feeder\, CPU1|pc[4]~feeder, PDP8L, 1
instance = comp, \CPU1|Add0~8\, CPU1|Add0~8, PDP8L, 1
instance = comp, \CPU1|pc[4]\, CPU1|pc[4], PDP8L, 1
instance = comp, \CPU1|Add4~6\, CPU1|Add4~6, PDP8L, 1
instance = comp, \CPU1|Add4~10\, CPU1|Add4~10, PDP8L, 1
instance = comp, \CPU1|Selector97~1\, CPU1|Selector97~1, PDP8L, 1
instance = comp, \CPU1|MBout[5]\, CPU1|MBout[5], PDP8L, 1
instance = comp, \CPU1|DMBout[7]~feeder\, CPU1|DMBout[7]~feeder, PDP8L, 1
instance = comp, \CPU1|DMBout[7]\, CPU1|DMBout[7], PDP8L, 1
instance = comp, \CPU1|DMBout[8]~feeder\, CPU1|DMBout[8]~feeder, PDP8L, 1
instance = comp, \CPU1|DMBout[8]\, CPU1|DMBout[8], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~21\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~21, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~2\, Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~2, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~18\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~18, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~19\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~19, PDP8L, 1
instance = comp, \CPU1|Selector95~0\, CPU1|Selector95~0, PDP8L, 1
instance = comp, \CPU1|Selector95~1\, CPU1|Selector95~1, PDP8L, 1
instance = comp, \CPU1|MBout[7]\, CPU1|MBout[7], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6\, Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], PDP8L, 1
instance = comp, \CPU1|ir~7\, CPU1|ir~7, PDP8L, 1
instance = comp, \CPU1|ir[5]\, CPU1|ir[5], PDP8L, 1
instance = comp, \CPU1|Mux4~14\, CPU1|Mux4~14, PDP8L, 1
instance = comp, \CPU1|Mux14~4\, CPU1|Mux14~4, PDP8L, 1
instance = comp, \CPU1|Mux14~5\, CPU1|Mux14~5, PDP8L, 1
instance = comp, \CPU1|Mux14~3\, CPU1|Mux14~3, PDP8L, 1
instance = comp, \CPU1|Mux14~7\, CPU1|Mux14~7, PDP8L, 1
instance = comp, \CPU1|acc[11]\, CPU1|acc[11], PDP8L, 1
instance = comp, \CPU1|skip~0\, CPU1|skip~0, PDP8L, 1
instance = comp, \CPU1|ProcAcc~1\, CPU1|ProcAcc~1, PDP8L, 1
instance = comp, \CPU1|acc~9\, CPU1|acc~9, PDP8L, 1
instance = comp, \CPU1|acc[2]~4\, CPU1|acc[2]~4, PDP8L, 1
instance = comp, \CPU1|Mux4~0\, CPU1|Mux4~0, PDP8L, 1
instance = comp, \CPU1|Mux23~1\, CPU1|Mux23~1, PDP8L, 1
instance = comp, \CPU1|atm~0\, CPU1|atm~0, PDP8L, 1
instance = comp, \CPU1|Mux23~4\, CPU1|Mux23~4, PDP8L, 1
instance = comp, \CPU1|acc[2]\, CPU1|acc[2], PDP8L, 1
instance = comp, \CPU1|acc~16\, CPU1|acc~16, PDP8L, 1
instance = comp, \CPU1|acc[3]~5\, CPU1|acc[3]~5, PDP8L, 1
instance = comp, \Rx_in~input\, Rx_in~input, PDP8L, 1
instance = comp, \UART1|rx_d1~0\, UART1|rx_d1~0, PDP8L, 1
instance = comp, \UART1|rx_d1\, UART1|rx_d1, PDP8L, 1
instance = comp, \UART1|rx_d2\, UART1|rx_d2, PDP8L, 1
instance = comp, \UART1|rx_cnt[0]~11\, UART1|rx_cnt[0]~11, PDP8L, 1
instance = comp, \UART1|rx_cnt[1]~8\, UART1|rx_cnt[1]~8, PDP8L, 1
instance = comp, \UART1|rx_cnt[1]\, UART1|rx_cnt[1], PDP8L, 1
instance = comp, \UART1|Add1~1\, UART1|Add1~1, PDP8L, 1
instance = comp, \UART1|rx_cnt[2]~1\, UART1|rx_cnt[2]~1, PDP8L, 1
instance = comp, \UART1|rx_cnt[2]~9\, UART1|rx_cnt[2]~9, PDP8L, 1
instance = comp, \UART1|rx_cnt[2]\, UART1|rx_cnt[2], PDP8L, 1
instance = comp, \UART1|Equal2~1\, UART1|Equal2~1, PDP8L, 1
instance = comp, \UART1|process_0~0\, UART1|process_0~0, PDP8L, 1
instance = comp, \UART1|rx_cnt[2]~10\, UART1|rx_cnt[2]~10, PDP8L, 1
instance = comp, \UART1|rx_cnt[0]~6\, UART1|rx_cnt[0]~6, PDP8L, 1
instance = comp, \UART1|rx_cnt[0]\, UART1|rx_cnt[0], PDP8L, 1
instance = comp, \UART1|rx_busy~0\, UART1|rx_busy~0, PDP8L, 1
instance = comp, \UART1|rx_busy~1\, UART1|rx_busy~1, PDP8L, 1
instance = comp, \UART1|rx_busy\, UART1|rx_busy, PDP8L, 1
instance = comp, \UART1|rx_sample_cnt~2\, UART1|rx_sample_cnt~2, PDP8L, 1
instance = comp, \UART1|rx_sample_cnt~1\, UART1|rx_sample_cnt~1, PDP8L, 1
instance = comp, \UART1|rx_sample_cnt[1]\, UART1|rx_sample_cnt[1], PDP8L, 1
instance = comp, \UART1|rx_sample_cnt~0\, UART1|rx_sample_cnt~0, PDP8L, 1
instance = comp, \UART1|rx_sample_cnt[2]\, UART1|rx_sample_cnt[2], PDP8L, 1
instance = comp, \UART1|Add0~0\, UART1|Add0~0, PDP8L, 1
instance = comp, \UART1|rx_sample_cnt~4\, UART1|rx_sample_cnt~4, PDP8L, 1
instance = comp, \UART1|rx_sample_cnt[3]\, UART1|rx_sample_cnt[3], PDP8L, 1
instance = comp, \UART1|Equal0~0\, UART1|Equal0~0, PDP8L, 1
instance = comp, \UART1|Add1~0\, UART1|Add1~0, PDP8L, 1
instance = comp, \UART1|rx_cnt[3]~0\, UART1|rx_cnt[3]~0, PDP8L, 1
instance = comp, \UART1|rx_cnt[3]~7\, UART1|rx_cnt[3]~7, PDP8L, 1
instance = comp, \UART1|rx_cnt[3]\, UART1|rx_cnt[3], PDP8L, 1
instance = comp, \UART1|Decoder0~1\, UART1|Decoder0~1, PDP8L, 1
instance = comp, \UART1|rx_reg[3]~7\, UART1|rx_reg[3]~7, PDP8L, 1
instance = comp, \UART1|rx_reg[3]~8\, UART1|rx_reg[3]~8, PDP8L, 1
instance = comp, \UART1|rx_reg[3]\, UART1|rx_reg[3], PDP8L, 1
instance = comp, \UART1|Equal2~0\, UART1|Equal2~0, PDP8L, 1
instance = comp, \UART1|rx_is_empty~0\, UART1|rx_is_empty~0, PDP8L, 1
instance = comp, \UART1|rx_is_empty\, UART1|rx_is_empty, PDP8L, 1
instance = comp, \CPU1|Rload~0\, CPU1|Rload~0, PDP8L, 1
instance = comp, \CPU1|Rload~reg0\, CPU1|Rload~reg0, PDP8L, 1
instance = comp, \UART1|rx_data[3]\, UART1|rx_data[3], PDP8L, 1
instance = comp, \CPU1|Selector49~0\, CPU1|Selector49~0, PDP8L, 1
instance = comp, \CPU1|DskReg[3]\, CPU1|DskReg[3], PDP8L, 1
instance = comp, \CPU1|Mux22~2\, CPU1|Mux22~2, PDP8L, 1
instance = comp, \CPU1|Mux22~3\, CPU1|Mux22~3, PDP8L, 1
instance = comp, \CPU1|Mux22~0\, CPU1|Mux22~0, PDP8L, 1
instance = comp, \CPU1|Mux22~1\, CPU1|Mux22~1, PDP8L, 1
instance = comp, \CPU1|Mux22~4\, CPU1|Mux22~4, PDP8L, 1
instance = comp, \CPU1|acc[3]\, CPU1|acc[3], PDP8L, 1
instance = comp, \CPU1|ProcAcc~2\, CPU1|ProcAcc~2, PDP8L, 1
instance = comp, \CPU1|ProcAcc~0\, CPU1|ProcAcc~0, PDP8L, 1
instance = comp, \CPU1|ProcAcc~3\, CPU1|ProcAcc~3, PDP8L, 1
instance = comp, \CPU1|skip~1\, CPU1|skip~1, PDP8L, 1
instance = comp, \CPU1|Mux45~7\, CPU1|Mux45~7, PDP8L, 1
instance = comp, \CPU1|Selector119~4\, CPU1|Selector119~4, PDP8L, 1
instance = comp, \CPU1|DskFlg~0\, CPU1|DskFlg~0, PDP8L, 1
instance = comp, \CPU1|DskFlg\, CPU1|DskFlg, PDP8L, 1
instance = comp, \CPU1|Equal18~2\, CPU1|Equal18~2, PDP8L, 1
instance = comp, \CPU1|RFlag~6\, CPU1|RFlag~6, PDP8L, 1
instance = comp, \CPU1|RFlag~4\, CPU1|RFlag~4, PDP8L, 1
instance = comp, \CPU1|RFlag~5\, CPU1|RFlag~5, PDP8L, 1
instance = comp, \CPU1|RFlag\, CPU1|RFlag, PDP8L, 1
instance = comp, \CPU1|Mux45~9\, CPU1|Mux45~9, PDP8L, 1
instance = comp, \CPU1|Mux45~17\, CPU1|Mux45~17, PDP8L, 1
instance = comp, \CPU1|Equal12~0\, CPU1|Equal12~0, PDP8L, 1
instance = comp, \CPU1|WideNor0~2\, CPU1|WideNor0~2, PDP8L, 1
instance = comp, \CPU1|WideOr0~2\, CPU1|WideOr0~2, PDP8L, 1
instance = comp, \CPU1|WideOr0\, CPU1|WideOr0, PDP8L, 1
instance = comp, \CPU1|Mux45~10\, CPU1|Mux45~10, PDP8L, 1
instance = comp, \CPU1|Mux45~4\, CPU1|Mux45~4, PDP8L, 1
instance = comp, \CPU1|Mux45~11\, CPU1|Mux45~11, PDP8L, 1
instance = comp, \CPU1|Selector80~0\, CPU1|Selector80~0, PDP8L, 1
instance = comp, \CPU1|pc[7]\, CPU1|pc[7], PDP8L, 1
instance = comp, \CPU1|MA[7]~17\, CPU1|MA[7]~17, PDP8L, 1
instance = comp, \CPU1|Equal0~2\, CPU1|Equal0~2, PDP8L, 1
instance = comp, \CPU1|Mux52~0\, CPU1|Mux52~0, PDP8L, 1
instance = comp, \CPU1|Mux52~1\, CPU1|Mux52~1, PDP8L, 1
instance = comp, \CPU1|Mux52~2\, CPU1|Mux52~2, PDP8L, 1
instance = comp, \CPU1|Mux52~3\, CPU1|Mux52~3, PDP8L, 1
instance = comp, \CPU1|Mux52~11\, CPU1|Mux52~11, PDP8L, 1
instance = comp, \CPU1|pc[0]~feeder\, CPU1|pc[0]~feeder, PDP8L, 1
instance = comp, \CPU1|pc[0]\, CPU1|pc[0], PDP8L, 1
instance = comp, \CPU1|Add4~0\, CPU1|Add4~0, PDP8L, 1
instance = comp, \CPU1|Add4~2\, CPU1|Add4~2, PDP8L, 1
instance = comp, \CPU1|Selector84~0\, CPU1|Selector84~0, PDP8L, 1
instance = comp, \CPU1|Selector84~1\, CPU1|Selector84~1, PDP8L, 1
instance = comp, \CPU1|pc[3]~feeder\, CPU1|pc[3]~feeder, PDP8L, 1
instance = comp, \CPU1|Add0~6\, CPU1|Add0~6, PDP8L, 1
instance = comp, \CPU1|pc[3]\, CPU1|pc[3], PDP8L, 1
instance = comp, \CPU1|pc[5]\, CPU1|pc[5], PDP8L, 1
instance = comp, \CPU1|Add4~12\, CPU1|Add4~12, PDP8L, 1
instance = comp, \CPU1|DMBout[6]~feeder\, CPU1|DMBout[6]~feeder, PDP8L, 1
instance = comp, \CPU1|DMBout[6]\, CPU1|DMBout[6], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~16\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~16, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~17\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~17, PDP8L, 1
instance = comp, \CPU1|Selector96~0\, CPU1|Selector96~0, PDP8L, 1
instance = comp, \CPU1|Selector96~1\, CPU1|Selector96~1, PDP8L, 1
instance = comp, \CPU1|MBout[6]\, CPU1|MBout[6], PDP8L, 1
instance = comp, \CPU1|Mux45~13\, CPU1|Mux45~13, PDP8L, 1
instance = comp, \CPU1|Mux18~0\, CPU1|Mux18~0, PDP8L, 1
instance = comp, \CPU1|atm~10\, CPU1|atm~10, PDP8L, 1
instance = comp, \CPU1|Mux5~1\, CPU1|Mux5~1, PDP8L, 1
instance = comp, \CPU1|Mux45~14\, CPU1|Mux45~14, PDP8L, 1
instance = comp, \CPU1|Mux45~16\, CPU1|Mux45~16, PDP8L, 1
instance = comp, \CPU1|Mux18~1\, CPU1|Mux18~1, PDP8L, 1
instance = comp, \CPU1|acc[7]\, CPU1|acc[7], PDP8L, 1
instance = comp, \CPU1|Selector45~0\, CPU1|Selector45~0, PDP8L, 1
instance = comp, \CPU1|DskReg[7]\, CPU1|DskReg[7], PDP8L, 1
instance = comp, \CPU1|Selector27~0\, CPU1|Selector27~0, PDP8L, 1
instance = comp, \CPU1|DskAdd[13]\, CPU1|DskAdd[13], PDP8L, 1
instance = comp, \CPU1|DMA[13]\, CPU1|DMA[13], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~1\, Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~1, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~20\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~20, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~21\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~21, PDP8L, 1
instance = comp, \CPU1|Selector94~0\, CPU1|Selector94~0, PDP8L, 1
instance = comp, \CPU1|Selector94~1\, CPU1|Selector94~1, PDP8L, 1
instance = comp, \CPU1|MBout[8]\, CPU1|MBout[8], PDP8L, 1
instance = comp, \CPU1|st~27\, CPU1|st~27, PDP8L, 1
instance = comp, \CPU1|st.S3\, CPU1|st.S3, PDP8L, 1
instance = comp, \CPU1|ea[11]~0\, CPU1|ea[11]~0, PDP8L, 1
instance = comp, \CPU1|ea[11]~1\, CPU1|ea[11]~1, PDP8L, 1
instance = comp, \CPU1|ea[11]~2\, CPU1|ea[11]~2, PDP8L, 1
instance = comp, \CPU1|ea[1]\, CPU1|ea[1], PDP8L, 1
instance = comp, \CPU1|Selector86~1\, CPU1|Selector86~1, PDP8L, 1
instance = comp, \CPU1|pc[1]~feeder\, CPU1|pc[1]~feeder, PDP8L, 1
instance = comp, \CPU1|pc[1]\, CPU1|pc[1], PDP8L, 1
instance = comp, \CPU1|MA[1]~5\, CPU1|MA[1]~5, PDP8L, 1
instance = comp, \CPU1|ir~2\, CPU1|ir~2, PDP8L, 1
instance = comp, \CPU1|ir[10]\, CPU1|ir[10], PDP8L, 1
instance = comp, \CPU1|pc[5]~5\, CPU1|pc[5]~5, PDP8L, 1
instance = comp, \CPU1|Selector81~0\, CPU1|Selector81~0, PDP8L, 1
instance = comp, \CPU1|Selector81~1\, CPU1|Selector81~1, PDP8L, 1
instance = comp, \CPU1|pc[6]~feeder\, CPU1|pc[6]~feeder, PDP8L, 1
instance = comp, \CPU1|pc[6]\, CPU1|pc[6], PDP8L, 1
instance = comp, \CPU1|Add4~16\, CPU1|Add4~16, PDP8L, 1
instance = comp, \CPU1|Selector79~0\, CPU1|Selector79~0, PDP8L, 1
instance = comp, \CPU1|Selector79~1\, CPU1|Selector79~1, PDP8L, 1
instance = comp, \CPU1|pc[8]~feeder\, CPU1|pc[8]~feeder, PDP8L, 1
instance = comp, \CPU1|pc[8]\, CPU1|pc[8], PDP8L, 1
instance = comp, \CPU1|Selector92~0\, CPU1|Selector92~0, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~4\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~4, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~5\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~5, PDP8L, 1
instance = comp, \CPU1|Selector92~1\, CPU1|Selector92~1, PDP8L, 1
instance = comp, \CPU1|MBout[10]\, CPU1|MBout[10], PDP8L, 1
instance = comp, \CPU1|ir~0\, CPU1|ir~0, PDP8L, 1
instance = comp, \CPU1|ir[11]\, CPU1|ir[11], PDP8L, 1
instance = comp, \CPU1|MBout[11]~1\, CPU1|MBout[11]~1, PDP8L, 1
instance = comp, \CPU1|Selector100~0\, CPU1|Selector100~0, PDP8L, 1
instance = comp, \CPU1|DMBout[2]~feeder\, CPU1|DMBout[2]~feeder, PDP8L, 1
instance = comp, \CPU1|DMBout[2]\, CPU1|DMBout[2], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~8\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~8, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~9\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~9, PDP8L, 1
instance = comp, \CPU1|Selector100~1\, CPU1|Selector100~1, PDP8L, 1
instance = comp, \CPU1|MBout[2]\, CPU1|MBout[2], PDP8L, 1
instance = comp, \CPU1|DMBout[3]~feeder\, CPU1|DMBout[3]~feeder, PDP8L, 1
instance = comp, \CPU1|DMBout[3]\, CPU1|DMBout[3], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~10\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~10, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11, PDP8L, 1
instance = comp, \CPU1|Selector99~0\, CPU1|Selector99~0, PDP8L, 1
instance = comp, \CPU1|Selector99~1\, CPU1|Selector99~1, PDP8L, 1
instance = comp, \CPU1|MBout[3]\, CPU1|MBout[3], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], PDP8L, 1
instance = comp, \CPU1|ir~5\, CPU1|ir~5, PDP8L, 1
instance = comp, \CPU1|ir[2]\, CPU1|ir[2], PDP8L, 1
instance = comp, \CPU1|acc~8\, CPU1|acc~8, PDP8L, 1
instance = comp, \CPU1|Mux28~0\, CPU1|Mux28~0, PDP8L, 1
instance = comp, \CPU1|Selector53~0\, CPU1|Selector53~0, PDP8L, 1
instance = comp, \CPU1|Selector53~1\, CPU1|Selector53~1, PDP8L, 1
instance = comp, \CPU1|st.S0\, CPU1|st.S0, PDP8L, 1
instance = comp, \CPU1|Selector75~0\, CPU1|Selector75~0, PDP8L, 1
instance = comp, \CPU1|ea[0]\, CPU1|ea[0], PDP8L, 1
instance = comp, \CPU1|MA[0]~0\, CPU1|MA[0]~0, PDP8L, 1
instance = comp, \CPU1|MA[0]~1\, CPU1|MA[0]~1, PDP8L, 1
instance = comp, \CPU1|MA[0]~2\, CPU1|MA[0]~2, PDP8L, 1
instance = comp, \CPU1|DMBout[1]~feeder\, CPU1|DMBout[1]~feeder, PDP8L, 1
instance = comp, \CPU1|DMBout[1]\, CPU1|DMBout[1], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~2\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~2, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~3\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~3, PDP8L, 1
instance = comp, \CPU1|Selector101~0\, CPU1|Selector101~0, PDP8L, 1
instance = comp, \CPU1|Selector101~1\, CPU1|Selector101~1, PDP8L, 1
instance = comp, \CPU1|MBout[1]\, CPU1|MBout[1], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0\, Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]\, Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], PDP8L, 1
instance = comp, \CPU1|Selector119~0\, CPU1|Selector119~0, PDP8L, 1
instance = comp, \CPU1|Selector119~1\, CPU1|Selector119~1, PDP8L, 1
instance = comp, \CPU1|Selector119~3\, CPU1|Selector119~3, PDP8L, 1
instance = comp, \CPU1|Selector103~0\, CPU1|Selector103~0, PDP8L, 1
instance = comp, \CPU1|DmaRq~0\, CPU1|DmaRq~0, PDP8L, 1
instance = comp, \CPU1|DmaRq\, CPU1|DmaRq, PDP8L, 1
instance = comp, \CPU1|Mux27~0\, CPU1|Mux27~0, PDP8L, 1
instance = comp, \CPU1|st.S2\, CPU1|st.S2, PDP8L, 1
instance = comp, \CPU1|Selector57~0\, CPU1|Selector57~0, PDP8L, 1
instance = comp, \CPU1|st.D0\, CPU1|st.D0, PDP8L, 1
instance = comp, \CPU1|st.D1\, CPU1|st.D1, PDP8L, 1
instance = comp, \CPU1|st.D2\, CPU1|st.D2, PDP8L, 1
instance = comp, \CPU1|st.D3~feeder\, CPU1|st.D3~feeder, PDP8L, 1
instance = comp, \CPU1|st.D3\, CPU1|st.D3, PDP8L, 1
instance = comp, \CPU1|st.D4\, CPU1|st.D4, PDP8L, 1
instance = comp, \CPU1|MBout[11]~0\, CPU1|MBout[11]~0, PDP8L, 1
instance = comp, \CPU1|Selector102~0\, CPU1|Selector102~0, PDP8L, 1
instance = comp, \CPU1|DMBout[0]~feeder\, CPU1|DMBout[0]~feeder, PDP8L, 1
instance = comp, \CPU1|DMBout[0]\, CPU1|DMBout[0], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~0\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~0, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1, PDP8L, 1
instance = comp, \CPU1|Selector102~1\, CPU1|Selector102~1, PDP8L, 1
instance = comp, \CPU1|MBout[0]\, CPU1|MBout[0], PDP8L, 1
instance = comp, \CPU1|ir~11\, CPU1|ir~11, PDP8L, 1
instance = comp, \CPU1|ir[1]\, CPU1|ir[1], PDP8L, 1
instance = comp, \CPU1|Equal13~0\, CPU1|Equal13~0, PDP8L, 1
instance = comp, \CPU1|WideNor0~0\, CPU1|WideNor0~0, PDP8L, 1
instance = comp, \CPU1|Equal11~2\, CPU1|Equal11~2, PDP8L, 1
instance = comp, \CPU1|Selector25~0\, CPU1|Selector25~0, PDP8L, 1
instance = comp, \CPU1|Dir\, CPU1|Dir, PDP8L, 1
instance = comp, \CPU1|DMBout[0]~0\, CPU1|DMBout[0]~0, PDP8L, 1
instance = comp, \CPU1|DMBout[4]\, CPU1|DMBout[4], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4\, Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~12\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~12, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~13\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~13, PDP8L, 1
instance = comp, \CPU1|Selector98~0\, CPU1|Selector98~0, PDP8L, 1
instance = comp, \CPU1|Selector98~1\, CPU1|Selector98~1, PDP8L, 1
instance = comp, \CPU1|MBout[4]\, CPU1|MBout[4], PDP8L, 1
instance = comp, \CPU1|ir~9\, CPU1|ir~9, PDP8L, 1
instance = comp, \CPU1|ir[4]\, CPU1|ir[4], PDP8L, 1
instance = comp, \CPU1|Equal1~0\, CPU1|Equal1~0, PDP8L, 1
instance = comp, \CPU1|TFlag~6\, CPU1|TFlag~6, PDP8L, 1
instance = comp, \CPU1|TFlag~4\, CPU1|TFlag~4, PDP8L, 1
instance = comp, \CPU1|Tnxt~0\, CPU1|Tnxt~0, PDP8L, 1
instance = comp, \CPU1|Tnxt\, CPU1|Tnxt, PDP8L, 1
instance = comp, \CPU1|TFlag~5\, CPU1|TFlag~5, PDP8L, 1
instance = comp, \CPU1|TFlag\, CPU1|TFlag, PDP8L, 1
instance = comp, \CPU1|inten~1\, CPU1|inten~1, PDP8L, 1
instance = comp, \CPU1|inten~2\, CPU1|inten~2, PDP8L, 1
instance = comp, \CPU1|inten\, CPU1|inten, PDP8L, 1
instance = comp, \CPU1|process_0~0\, CPU1|process_0~0, PDP8L, 1
instance = comp, \CPU1|process_0~1\, CPU1|process_0~1, PDP8L, 1
instance = comp, \CPU1|Selector63~0\, CPU1|Selector63~0, PDP8L, 1
instance = comp, \CPU1|irq\, CPU1|irq, PDP8L, 1
instance = comp, \CPU1|ir~3\, CPU1|ir~3, PDP8L, 1
instance = comp, \CPU1|ir[9]\, CPU1|ir[9], PDP8L, 1
instance = comp, \CPU1|acc[0]~6\, CPU1|acc[0]~6, PDP8L, 1
instance = comp, \CPU1|atm~13\, CPU1|atm~13, PDP8L, 1
instance = comp, \CPU1|Mux4~1\, CPU1|Mux4~1, PDP8L, 1
instance = comp, \CPU1|Mux25~0\, CPU1|Mux25~0, PDP8L, 1
instance = comp, \CPU1|Mux25~2\, CPU1|Mux25~2, PDP8L, 1
instance = comp, \CPU1|Mux25~3\, CPU1|Mux25~3, PDP8L, 1
instance = comp, \CPU1|acc[0]\, CPU1|acc[0], PDP8L, 1
instance = comp, \CPU1|Selector40~0\, CPU1|Selector40~0, PDP8L, 1
instance = comp, \CPU1|DskAdd[0]\, CPU1|DskAdd[0], PDP8L, 1
instance = comp, \CPU1|DskAdd[1]~17\, CPU1|DskAdd[1]~17, PDP8L, 1
instance = comp, \CPU1|Selector39~0\, CPU1|Selector39~0, PDP8L, 1
instance = comp, \CPU1|DskAdd[1]\, CPU1|DskAdd[1], PDP8L, 1
instance = comp, \CPU1|DskAdd[2]~19\, CPU1|DskAdd[2]~19, PDP8L, 1
instance = comp, \CPU1|Selector38~0\, CPU1|Selector38~0, PDP8L, 1
instance = comp, \CPU1|DskAdd[2]\, CPU1|DskAdd[2], PDP8L, 1
instance = comp, \CPU1|DskAdd[4]~23\, CPU1|DskAdd[4]~23, PDP8L, 1
instance = comp, \CPU1|Selector36~0\, CPU1|Selector36~0, PDP8L, 1
instance = comp, \CPU1|DskAdd[4]\, CPU1|DskAdd[4], PDP8L, 1
instance = comp, \CPU1|DskAdd[7]~29\, CPU1|DskAdd[7]~29, PDP8L, 1
instance = comp, \CPU1|Selector33~0\, CPU1|Selector33~0, PDP8L, 1
instance = comp, \CPU1|DskAdd[7]\, CPU1|DskAdd[7], PDP8L, 1
instance = comp, \CPU1|DskAdd[8]~31\, CPU1|DskAdd[8]~31, PDP8L, 1
instance = comp, \CPU1|Selector32~0\, CPU1|Selector32~0, PDP8L, 1
instance = comp, \CPU1|DskAdd[8]\, CPU1|DskAdd[8], PDP8L, 1
instance = comp, \CPU1|DskAdd[9]~33\, CPU1|DskAdd[9]~33, PDP8L, 1
instance = comp, \CPU1|Selector31~0\, CPU1|Selector31~0, PDP8L, 1
instance = comp, \CPU1|DskAdd[9]\, CPU1|DskAdd[9], PDP8L, 1
instance = comp, \CPU1|DskAdd[10]~35\, CPU1|DskAdd[10]~35, PDP8L, 1
instance = comp, \CPU1|Selector30~0\, CPU1|Selector30~0, PDP8L, 1
instance = comp, \CPU1|DskAdd[10]\, CPU1|DskAdd[10], PDP8L, 1
instance = comp, \CPU1|DskAdd[12]~39\, CPU1|DskAdd[12]~39, PDP8L, 1
instance = comp, \CPU1|Selector46~0\, CPU1|Selector46~0, PDP8L, 1
instance = comp, \CPU1|DskReg[6]\, CPU1|DskReg[6], PDP8L, 1
instance = comp, \CPU1|Selector28~0\, CPU1|Selector28~0, PDP8L, 1
instance = comp, \CPU1|DskAdd[12]\, CPU1|DskAdd[12], PDP8L, 1
instance = comp, \CPU1|DskAdd[14]~44\, CPU1|DskAdd[14]~44, PDP8L, 1
instance = comp, \CPU1|Selector26~0\, CPU1|Selector26~0, PDP8L, 1
instance = comp, \CPU1|DskAdd[14]\, CPU1|DskAdd[14], PDP8L, 1
instance = comp, \CPU1|DMA[14]\, CPU1|DMA[14], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~2\, Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~2, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~17\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~17, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~11\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~11, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~9\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~9, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1\, Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]\, Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0\, Mem2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out\, Mem2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|tdo~0\, Mem2|altsyncram_component|auto_generated|mgl_prim2|tdo~0, PDP8L, 1
instance = comp, \Mem2|altsyncram_component|auto_generated|mgl_prim2|tdo~1\, Mem2|altsyncram_component|auto_generated|mgl_prim2|tdo~1, PDP8L, 1
instance = comp, \auto_hub|tdo~4\, auto_hub|tdo~4, PDP8L, 1
instance = comp, \auto_hub|tdo_bypass_reg~0\, auto_hub|tdo_bypass_reg~0, PDP8L, 1
instance = comp, \auto_hub|tdo_bypass_reg\, auto_hub|tdo_bypass_reg, PDP8L, 1
instance = comp, \auto_hub|tdo~7\, auto_hub|tdo~7, PDP8L, 1
instance = comp, \auto_hub|tdo~2\, auto_hub|tdo~2, PDP8L, 1
instance = comp, \auto_hub|tdo~6\, auto_hub|tdo~6, PDP8L, 1
instance = comp, \auto_hub|tdo\, auto_hub|tdo, PDP8L, 1
instance = comp, \auto_hub|tdo~_wirecell\, auto_hub|tdo~_wirecell, PDP8L, 1
instance = comp, \auto_hub|jtag_ir_reg[9]\, auto_hub|jtag_ir_reg[9], PDP8L, 1
instance = comp, \auto_hub|jtag_ir_reg[8]~feeder\, auto_hub|jtag_ir_reg[8]~feeder, PDP8L, 1
instance = comp, \auto_hub|jtag_ir_reg[8]\, auto_hub|jtag_ir_reg[8], PDP8L, 1
instance = comp, \auto_hub|jtag_ir_reg[7]~feeder\, auto_hub|jtag_ir_reg[7]~feeder, PDP8L, 1
instance = comp, \auto_hub|jtag_ir_reg[7]\, auto_hub|jtag_ir_reg[7], PDP8L, 1
instance = comp, \auto_hub|jtag_ir_reg[6]~feeder\, auto_hub|jtag_ir_reg[6]~feeder, PDP8L, 1
instance = comp, \auto_hub|jtag_ir_reg[6]\, auto_hub|jtag_ir_reg[6], PDP8L, 1
instance = comp, \auto_hub|jtag_ir_reg[5]~feeder\, auto_hub|jtag_ir_reg[5]~feeder, PDP8L, 1
instance = comp, \auto_hub|jtag_ir_reg[5]\, auto_hub|jtag_ir_reg[5], PDP8L, 1
instance = comp, \auto_hub|jtag_ir_reg[4]~feeder\, auto_hub|jtag_ir_reg[4]~feeder, PDP8L, 1
instance = comp, \auto_hub|jtag_ir_reg[4]\, auto_hub|jtag_ir_reg[4], PDP8L, 1
instance = comp, \auto_hub|jtag_ir_reg[3]\, auto_hub|jtag_ir_reg[3], PDP8L, 1
instance = comp, \auto_hub|jtag_ir_reg[2]\, auto_hub|jtag_ir_reg[2], PDP8L, 1
instance = comp, \auto_hub|jtag_ir_reg[1]~feeder\, auto_hub|jtag_ir_reg[1]~feeder, PDP8L, 1
instance = comp, \auto_hub|jtag_ir_reg[1]\, auto_hub|jtag_ir_reg[1], PDP8L, 1
instance = comp, \auto_hub|Equal1~0\, auto_hub|Equal1~0, PDP8L, 1
instance = comp, \auto_hub|virtual_ir_scan_reg\, auto_hub|virtual_ir_scan_reg, PDP8L, 1
instance = comp, \Mem1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0\, Mem1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0, PDP8L, 1
instance = comp, \CPU1|Selector72~0\, CPU1|Selector72~0, PDP8L, 1
instance = comp, \CPU1|ea[3]\, CPU1|ea[3], PDP8L, 1
instance = comp, \CPU1|Selector66~0\, CPU1|Selector66~0, PDP8L, 1
instance = comp, \CPU1|ea[9]\, CPU1|ea[9], PDP8L, 1
instance = comp, \CPU1|Selector64~0\, CPU1|Selector64~0, PDP8L, 1
instance = comp, \CPU1|ea[11]\, CPU1|ea[11], PDP8L, 1
instance = comp, \CPU1|Equal21~0\, CPU1|Equal21~0, PDP8L, 1
instance = comp, \CPU1|Selector56~0\, CPU1|Selector56~0, PDP8L, 1
instance = comp, \CPU1|st.S4\, CPU1|st.S4, PDP8L, 1
instance = comp, \CPU1|Selector54~0\, CPU1|Selector54~0, PDP8L, 1
instance = comp, \CPU1|Selector54~2\, CPU1|Selector54~2, PDP8L, 1
instance = comp, \CPU1|st.S1\, CPU1|st.S1, PDP8L, 1
instance = comp, \CPU1|Dir~0\, CPU1|Dir~0, PDP8L, 1
instance = comp, \CPU1|Selector88~0\, CPU1|Selector88~0, PDP8L, 1
instance = comp, \CPU1|Selector88~1\, CPU1|Selector88~1, PDP8L, 1
instance = comp, \CPU1|TLoad~reg0\, CPU1|TLoad~reg0, PDP8L, 1
instance = comp, \UART1|tx_is_empty~0\, UART1|tx_is_empty~0, PDP8L, 1
instance = comp, \UART1|tx_is_empty\, UART1|tx_is_empty, PDP8L, 1
instance = comp, \UART1|tx_cnt[0]~3\, UART1|tx_cnt[0]~3, PDP8L, 1
instance = comp, \UART1|tx_cnt[0]\, UART1|tx_cnt[0], PDP8L, 1
instance = comp, \UART1|tx_cnt[2]~2\, UART1|tx_cnt[2]~2, PDP8L, 1
instance = comp, \UART1|tx_cnt[2]\, UART1|tx_cnt[2], PDP8L, 1
instance = comp, \UART1|tx_cnt~1\, UART1|tx_cnt~1, PDP8L, 1
instance = comp, \UART1|tx_cnt[3]\, UART1|tx_cnt[3], PDP8L, 1
instance = comp, \UART1|tx_out~0\, UART1|tx_out~0, PDP8L, 1
instance = comp, \UART1|tx_out~3\, UART1|tx_out~3, PDP8L, 1
instance = comp, \UART1|tx_out~4\, UART1|tx_out~4, PDP8L, 1
instance = comp, \UART1|Equal4~0\, UART1|Equal4~0, PDP8L, 1
instance = comp, \UART1|tx_out~5\, UART1|tx_out~5, PDP8L, 1
instance = comp, \UART1|tx_out\, UART1|tx_out, PDP8L, 1
instance = comp, \DIVIDER1|ledval~0\, DIVIDER1|ledval~0, PDP8L, 1
instance = comp, \DIVIDER1|Add1~0\, DIVIDER1|Add1~0, PDP8L, 1
instance = comp, \DIVIDER1|leddiv~0\, DIVIDER1|leddiv~0, PDP8L, 1
instance = comp, \DIVIDER1|leddiv[0]\, DIVIDER1|leddiv[0], PDP8L, 1
instance = comp, \DIVIDER1|Add1~2\, DIVIDER1|Add1~2, PDP8L, 1
instance = comp, \DIVIDER1|leddiv[1]\, DIVIDER1|leddiv[1], PDP8L, 1
instance = comp, \DIVIDER1|Add1~4\, DIVIDER1|Add1~4, PDP8L, 1
instance = comp, \DIVIDER1|leddiv[2]\, DIVIDER1|leddiv[2], PDP8L, 1
instance = comp, \DIVIDER1|Add1~6\, DIVIDER1|Add1~6, PDP8L, 1
instance = comp, \DIVIDER1|Add1~8\, DIVIDER1|Add1~8, PDP8L, 1
instance = comp, \DIVIDER1|leddiv[4]\, DIVIDER1|leddiv[4], PDP8L, 1
instance = comp, \DIVIDER1|Add1~12\, DIVIDER1|Add1~12, PDP8L, 1
instance = comp, \DIVIDER1|Add1~14\, DIVIDER1|Add1~14, PDP8L, 1
instance = comp, \DIVIDER1|leddiv[7]\, DIVIDER1|leddiv[7], PDP8L, 1
instance = comp, \DIVIDER1|Add1~16\, DIVIDER1|Add1~16, PDP8L, 1
instance = comp, \DIVIDER1|leddiv~1\, DIVIDER1|leddiv~1, PDP8L, 1
instance = comp, \DIVIDER1|leddiv[8]\, DIVIDER1|leddiv[8], PDP8L, 1
instance = comp, \DIVIDER1|Add1~18\, DIVIDER1|Add1~18, PDP8L, 1
instance = comp, \DIVIDER1|leddiv[9]\, DIVIDER1|leddiv[9], PDP8L, 1
instance = comp, \DIVIDER1|Add1~22\, DIVIDER1|Add1~22, PDP8L, 1
instance = comp, \DIVIDER1|leddiv~3\, DIVIDER1|leddiv~3, PDP8L, 1
instance = comp, \DIVIDER1|leddiv[11]\, DIVIDER1|leddiv[11], PDP8L, 1
instance = comp, \DIVIDER1|Equal2~2\, DIVIDER1|Equal2~2, PDP8L, 1
instance = comp, \DIVIDER1|leddiv[6]\, DIVIDER1|leddiv[6], PDP8L, 1
instance = comp, \DIVIDER1|Equal2~1\, DIVIDER1|Equal2~1, PDP8L, 1
instance = comp, \DIVIDER1|leddiv[3]\, DIVIDER1|leddiv[3], PDP8L, 1
instance = comp, \DIVIDER1|Equal2~0\, DIVIDER1|Equal2~0, PDP8L, 1
instance = comp, \DIVIDER1|Equal2~4\, DIVIDER1|Equal2~4, PDP8L, 1
instance = comp, \DIVIDER1|leddiv~7\, DIVIDER1|leddiv~7, PDP8L, 1
instance = comp, \DIVIDER1|leddiv[21]\, DIVIDER1|leddiv[21], PDP8L, 1
instance = comp, \DIVIDER1|Add1~24\, DIVIDER1|Add1~24, PDP8L, 1
instance = comp, \DIVIDER1|leddiv[12]\, DIVIDER1|leddiv[12], PDP8L, 1
instance = comp, \DIVIDER1|Add1~26\, DIVIDER1|Add1~26, PDP8L, 1
instance = comp, \DIVIDER1|leddiv~4\, DIVIDER1|leddiv~4, PDP8L, 1
instance = comp, \DIVIDER1|leddiv[13]\, DIVIDER1|leddiv[13], PDP8L, 1
instance = comp, \DIVIDER1|Add1~28\, DIVIDER1|Add1~28, PDP8L, 1
instance = comp, \DIVIDER1|leddiv[14]\, DIVIDER1|leddiv[14], PDP8L, 1
instance = comp, \DIVIDER1|Add1~32\, DIVIDER1|Add1~32, PDP8L, 1
instance = comp, \DIVIDER1|leddiv~5\, DIVIDER1|leddiv~5, PDP8L, 1
instance = comp, \DIVIDER1|leddiv[16]\, DIVIDER1|leddiv[16], PDP8L, 1
instance = comp, \DIVIDER1|Add1~34\, DIVIDER1|Add1~34, PDP8L, 1
instance = comp, \DIVIDER1|leddiv[17]\, DIVIDER1|leddiv[17], PDP8L, 1
instance = comp, \DIVIDER1|Add1~36\, DIVIDER1|Add1~36, PDP8L, 1
instance = comp, \DIVIDER1|leddiv[18]\, DIVIDER1|leddiv[18], PDP8L, 1
instance = comp, \DIVIDER1|Add1~38\, DIVIDER1|Add1~38, PDP8L, 1
instance = comp, \DIVIDER1|leddiv[19]\, DIVIDER1|leddiv[19], PDP8L, 1
instance = comp, \DIVIDER1|Equal2~5\, DIVIDER1|Equal2~5, PDP8L, 1
instance = comp, \DIVIDER1|leddiv~6\, DIVIDER1|leddiv~6, PDP8L, 1
instance = comp, \DIVIDER1|leddiv[20]\, DIVIDER1|leddiv[20], PDP8L, 1
instance = comp, \DIVIDER1|Equal2~7\, DIVIDER1|Equal2~7, PDP8L, 1
instance = comp, \DIVIDER1|Add1~46\, DIVIDER1|Add1~46, PDP8L, 1
instance = comp, \DIVIDER1|leddiv[23]\, DIVIDER1|leddiv[23], PDP8L, 1
instance = comp, \DIVIDER1|Add1~48\, DIVIDER1|Add1~48, PDP8L, 1
instance = comp, \DIVIDER1|leddiv~8\, DIVIDER1|leddiv~8, PDP8L, 1
instance = comp, \DIVIDER1|leddiv[24]\, DIVIDER1|leddiv[24], PDP8L, 1
instance = comp, \DIVIDER1|Add1~50\, DIVIDER1|Add1~50, PDP8L, 1
instance = comp, \DIVIDER1|leddiv[25]\, DIVIDER1|leddiv[25], PDP8L, 1
instance = comp, \DIVIDER1|Add1~52\, DIVIDER1|Add1~52, PDP8L, 1
instance = comp, \DIVIDER1|leddiv[26]\, DIVIDER1|leddiv[26], PDP8L, 1
instance = comp, \DIVIDER1|Add1~56\, DIVIDER1|Add1~56, PDP8L, 1
instance = comp, \DIVIDER1|leddiv[28]\, DIVIDER1|leddiv[28], PDP8L, 1
instance = comp, \DIVIDER1|Add1~60\, DIVIDER1|Add1~60, PDP8L, 1
instance = comp, \DIVIDER1|leddiv[30]\, DIVIDER1|leddiv[30], PDP8L, 1
instance = comp, \DIVIDER1|Add1~62\, DIVIDER1|Add1~62, PDP8L, 1
instance = comp, \DIVIDER1|leddiv[31]\, DIVIDER1|leddiv[31], PDP8L, 1
instance = comp, \DIVIDER1|Equal2~9\, DIVIDER1|Equal2~9, PDP8L, 1
instance = comp, \DIVIDER1|Equal2~10\, DIVIDER1|Equal2~10, PDP8L, 1
instance = comp, \DIVIDER1|ledval\, DIVIDER1|ledval, PDP8L, 1
instance = comp, \DIVIDER1|hbt[0]~feeder\, DIVIDER1|hbt[0]~feeder, PDP8L, 1
instance = comp, \DIVIDER1|hbt[0]\, DIVIDER1|hbt[0], PDP8L, 1
instance = comp, \altera_reserved_tms~input\, altera_reserved_tms~input, PDP8L, 1
instance = comp, \auto_hub|clr_reg~_wirecell\, auto_hub|clr_reg~_wirecell, PDP8L, 1
instance = comp, \auto_hub|shadow_jsm|state[0]~_wirecell\, auto_hub|shadow_jsm|state[0]~_wirecell, PDP8L, 1
