
EDU010-STM32F4-spi-polling-master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000091f8  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08009380  08009380  00019380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800939c  0800939c  00020094  2**0
                  CONTENTS
  4 .ARM          00000008  0800939c  0800939c  0001939c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080093a4  080093a4  00020094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080093a4  080093a4  000193a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080093a8  080093a8  000193a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  080093ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020094  2**0
                  CONTENTS
 10 .bss          000008ac  20000094  20000094  00020094  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000940  20000940  00020094  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a10a  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003c80  00000000  00000000  0003a1ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013c8  00000000  00000000  0003de50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001268  00000000  00000000  0003f218  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023e41  00000000  00000000  00040480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001aefb  00000000  00000000  000642c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cddc8  00000000  00000000  0007f1bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0014cf84  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000054e0  00000000  00000000  0014cfd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000094 	.word	0x20000094
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08009368 	.word	0x08009368

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000098 	.word	0x20000098
 80001c4:	08009368 	.word	0x08009368

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b974 	b.w	80004c8 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468e      	mov	lr, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14d      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000206:	428a      	cmp	r2, r1
 8000208:	4694      	mov	ip, r2
 800020a:	d969      	bls.n	80002e0 <__udivmoddi4+0xe8>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b152      	cbz	r2, 8000228 <__udivmoddi4+0x30>
 8000212:	fa01 f302 	lsl.w	r3, r1, r2
 8000216:	f1c2 0120 	rsb	r1, r2, #32
 800021a:	fa20 f101 	lsr.w	r1, r0, r1
 800021e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000222:	ea41 0e03 	orr.w	lr, r1, r3
 8000226:	4094      	lsls	r4, r2
 8000228:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800022c:	0c21      	lsrs	r1, r4, #16
 800022e:	fbbe f6f8 	udiv	r6, lr, r8
 8000232:	fa1f f78c 	uxth.w	r7, ip
 8000236:	fb08 e316 	mls	r3, r8, r6, lr
 800023a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800023e:	fb06 f107 	mul.w	r1, r6, r7
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f106 30ff 	add.w	r0, r6, #4294967295
 800024e:	f080 811f 	bcs.w	8000490 <__udivmoddi4+0x298>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 811c 	bls.w	8000490 <__udivmoddi4+0x298>
 8000258:	3e02      	subs	r6, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a5b      	subs	r3, r3, r1
 800025e:	b2a4      	uxth	r4, r4
 8000260:	fbb3 f0f8 	udiv	r0, r3, r8
 8000264:	fb08 3310 	mls	r3, r8, r0, r3
 8000268:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800026c:	fb00 f707 	mul.w	r7, r0, r7
 8000270:	42a7      	cmp	r7, r4
 8000272:	d90a      	bls.n	800028a <__udivmoddi4+0x92>
 8000274:	eb1c 0404 	adds.w	r4, ip, r4
 8000278:	f100 33ff 	add.w	r3, r0, #4294967295
 800027c:	f080 810a 	bcs.w	8000494 <__udivmoddi4+0x29c>
 8000280:	42a7      	cmp	r7, r4
 8000282:	f240 8107 	bls.w	8000494 <__udivmoddi4+0x29c>
 8000286:	4464      	add	r4, ip
 8000288:	3802      	subs	r0, #2
 800028a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800028e:	1be4      	subs	r4, r4, r7
 8000290:	2600      	movs	r6, #0
 8000292:	b11d      	cbz	r5, 800029c <__udivmoddi4+0xa4>
 8000294:	40d4      	lsrs	r4, r2
 8000296:	2300      	movs	r3, #0
 8000298:	e9c5 4300 	strd	r4, r3, [r5]
 800029c:	4631      	mov	r1, r6
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d909      	bls.n	80002ba <__udivmoddi4+0xc2>
 80002a6:	2d00      	cmp	r5, #0
 80002a8:	f000 80ef 	beq.w	800048a <__udivmoddi4+0x292>
 80002ac:	2600      	movs	r6, #0
 80002ae:	e9c5 0100 	strd	r0, r1, [r5]
 80002b2:	4630      	mov	r0, r6
 80002b4:	4631      	mov	r1, r6
 80002b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ba:	fab3 f683 	clz	r6, r3
 80002be:	2e00      	cmp	r6, #0
 80002c0:	d14a      	bne.n	8000358 <__udivmoddi4+0x160>
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xd4>
 80002c6:	4282      	cmp	r2, r0
 80002c8:	f200 80f9 	bhi.w	80004be <__udivmoddi4+0x2c6>
 80002cc:	1a84      	subs	r4, r0, r2
 80002ce:	eb61 0303 	sbc.w	r3, r1, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	469e      	mov	lr, r3
 80002d6:	2d00      	cmp	r5, #0
 80002d8:	d0e0      	beq.n	800029c <__udivmoddi4+0xa4>
 80002da:	e9c5 4e00 	strd	r4, lr, [r5]
 80002de:	e7dd      	b.n	800029c <__udivmoddi4+0xa4>
 80002e0:	b902      	cbnz	r2, 80002e4 <__udivmoddi4+0xec>
 80002e2:	deff      	udf	#255	; 0xff
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	2a00      	cmp	r2, #0
 80002ea:	f040 8092 	bne.w	8000412 <__udivmoddi4+0x21a>
 80002ee:	eba1 010c 	sub.w	r1, r1, ip
 80002f2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f6:	fa1f fe8c 	uxth.w	lr, ip
 80002fa:	2601      	movs	r6, #1
 80002fc:	0c20      	lsrs	r0, r4, #16
 80002fe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000302:	fb07 1113 	mls	r1, r7, r3, r1
 8000306:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800030a:	fb0e f003 	mul.w	r0, lr, r3
 800030e:	4288      	cmp	r0, r1
 8000310:	d908      	bls.n	8000324 <__udivmoddi4+0x12c>
 8000312:	eb1c 0101 	adds.w	r1, ip, r1
 8000316:	f103 38ff 	add.w	r8, r3, #4294967295
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0x12a>
 800031c:	4288      	cmp	r0, r1
 800031e:	f200 80cb 	bhi.w	80004b8 <__udivmoddi4+0x2c0>
 8000322:	4643      	mov	r3, r8
 8000324:	1a09      	subs	r1, r1, r0
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb1 f0f7 	udiv	r0, r1, r7
 800032c:	fb07 1110 	mls	r1, r7, r0, r1
 8000330:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000334:	fb0e fe00 	mul.w	lr, lr, r0
 8000338:	45a6      	cmp	lr, r4
 800033a:	d908      	bls.n	800034e <__udivmoddi4+0x156>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 31ff 	add.w	r1, r0, #4294967295
 8000344:	d202      	bcs.n	800034c <__udivmoddi4+0x154>
 8000346:	45a6      	cmp	lr, r4
 8000348:	f200 80bb 	bhi.w	80004c2 <__udivmoddi4+0x2ca>
 800034c:	4608      	mov	r0, r1
 800034e:	eba4 040e 	sub.w	r4, r4, lr
 8000352:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000356:	e79c      	b.n	8000292 <__udivmoddi4+0x9a>
 8000358:	f1c6 0720 	rsb	r7, r6, #32
 800035c:	40b3      	lsls	r3, r6
 800035e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000362:	ea4c 0c03 	orr.w	ip, ip, r3
 8000366:	fa20 f407 	lsr.w	r4, r0, r7
 800036a:	fa01 f306 	lsl.w	r3, r1, r6
 800036e:	431c      	orrs	r4, r3
 8000370:	40f9      	lsrs	r1, r7
 8000372:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000376:	fa00 f306 	lsl.w	r3, r0, r6
 800037a:	fbb1 f8f9 	udiv	r8, r1, r9
 800037e:	0c20      	lsrs	r0, r4, #16
 8000380:	fa1f fe8c 	uxth.w	lr, ip
 8000384:	fb09 1118 	mls	r1, r9, r8, r1
 8000388:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800038c:	fb08 f00e 	mul.w	r0, r8, lr
 8000390:	4288      	cmp	r0, r1
 8000392:	fa02 f206 	lsl.w	r2, r2, r6
 8000396:	d90b      	bls.n	80003b0 <__udivmoddi4+0x1b8>
 8000398:	eb1c 0101 	adds.w	r1, ip, r1
 800039c:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a0:	f080 8088 	bcs.w	80004b4 <__udivmoddi4+0x2bc>
 80003a4:	4288      	cmp	r0, r1
 80003a6:	f240 8085 	bls.w	80004b4 <__udivmoddi4+0x2bc>
 80003aa:	f1a8 0802 	sub.w	r8, r8, #2
 80003ae:	4461      	add	r1, ip
 80003b0:	1a09      	subs	r1, r1, r0
 80003b2:	b2a4      	uxth	r4, r4
 80003b4:	fbb1 f0f9 	udiv	r0, r1, r9
 80003b8:	fb09 1110 	mls	r1, r9, r0, r1
 80003bc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003c0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003c4:	458e      	cmp	lr, r1
 80003c6:	d908      	bls.n	80003da <__udivmoddi4+0x1e2>
 80003c8:	eb1c 0101 	adds.w	r1, ip, r1
 80003cc:	f100 34ff 	add.w	r4, r0, #4294967295
 80003d0:	d26c      	bcs.n	80004ac <__udivmoddi4+0x2b4>
 80003d2:	458e      	cmp	lr, r1
 80003d4:	d96a      	bls.n	80004ac <__udivmoddi4+0x2b4>
 80003d6:	3802      	subs	r0, #2
 80003d8:	4461      	add	r1, ip
 80003da:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003de:	fba0 9402 	umull	r9, r4, r0, r2
 80003e2:	eba1 010e 	sub.w	r1, r1, lr
 80003e6:	42a1      	cmp	r1, r4
 80003e8:	46c8      	mov	r8, r9
 80003ea:	46a6      	mov	lr, r4
 80003ec:	d356      	bcc.n	800049c <__udivmoddi4+0x2a4>
 80003ee:	d053      	beq.n	8000498 <__udivmoddi4+0x2a0>
 80003f0:	b15d      	cbz	r5, 800040a <__udivmoddi4+0x212>
 80003f2:	ebb3 0208 	subs.w	r2, r3, r8
 80003f6:	eb61 010e 	sbc.w	r1, r1, lr
 80003fa:	fa01 f707 	lsl.w	r7, r1, r7
 80003fe:	fa22 f306 	lsr.w	r3, r2, r6
 8000402:	40f1      	lsrs	r1, r6
 8000404:	431f      	orrs	r7, r3
 8000406:	e9c5 7100 	strd	r7, r1, [r5]
 800040a:	2600      	movs	r6, #0
 800040c:	4631      	mov	r1, r6
 800040e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000412:	f1c2 0320 	rsb	r3, r2, #32
 8000416:	40d8      	lsrs	r0, r3
 8000418:	fa0c fc02 	lsl.w	ip, ip, r2
 800041c:	fa21 f303 	lsr.w	r3, r1, r3
 8000420:	4091      	lsls	r1, r2
 8000422:	4301      	orrs	r1, r0
 8000424:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000430:	fb07 3610 	mls	r6, r7, r0, r3
 8000434:	0c0b      	lsrs	r3, r1, #16
 8000436:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800043a:	fb00 f60e 	mul.w	r6, r0, lr
 800043e:	429e      	cmp	r6, r3
 8000440:	fa04 f402 	lsl.w	r4, r4, r2
 8000444:	d908      	bls.n	8000458 <__udivmoddi4+0x260>
 8000446:	eb1c 0303 	adds.w	r3, ip, r3
 800044a:	f100 38ff 	add.w	r8, r0, #4294967295
 800044e:	d22f      	bcs.n	80004b0 <__udivmoddi4+0x2b8>
 8000450:	429e      	cmp	r6, r3
 8000452:	d92d      	bls.n	80004b0 <__udivmoddi4+0x2b8>
 8000454:	3802      	subs	r0, #2
 8000456:	4463      	add	r3, ip
 8000458:	1b9b      	subs	r3, r3, r6
 800045a:	b289      	uxth	r1, r1
 800045c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000460:	fb07 3316 	mls	r3, r7, r6, r3
 8000464:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000468:	fb06 f30e 	mul.w	r3, r6, lr
 800046c:	428b      	cmp	r3, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x28a>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f106 38ff 	add.w	r8, r6, #4294967295
 8000478:	d216      	bcs.n	80004a8 <__udivmoddi4+0x2b0>
 800047a:	428b      	cmp	r3, r1
 800047c:	d914      	bls.n	80004a8 <__udivmoddi4+0x2b0>
 800047e:	3e02      	subs	r6, #2
 8000480:	4461      	add	r1, ip
 8000482:	1ac9      	subs	r1, r1, r3
 8000484:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000488:	e738      	b.n	80002fc <__udivmoddi4+0x104>
 800048a:	462e      	mov	r6, r5
 800048c:	4628      	mov	r0, r5
 800048e:	e705      	b.n	800029c <__udivmoddi4+0xa4>
 8000490:	4606      	mov	r6, r0
 8000492:	e6e3      	b.n	800025c <__udivmoddi4+0x64>
 8000494:	4618      	mov	r0, r3
 8000496:	e6f8      	b.n	800028a <__udivmoddi4+0x92>
 8000498:	454b      	cmp	r3, r9
 800049a:	d2a9      	bcs.n	80003f0 <__udivmoddi4+0x1f8>
 800049c:	ebb9 0802 	subs.w	r8, r9, r2
 80004a0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004a4:	3801      	subs	r0, #1
 80004a6:	e7a3      	b.n	80003f0 <__udivmoddi4+0x1f8>
 80004a8:	4646      	mov	r6, r8
 80004aa:	e7ea      	b.n	8000482 <__udivmoddi4+0x28a>
 80004ac:	4620      	mov	r0, r4
 80004ae:	e794      	b.n	80003da <__udivmoddi4+0x1e2>
 80004b0:	4640      	mov	r0, r8
 80004b2:	e7d1      	b.n	8000458 <__udivmoddi4+0x260>
 80004b4:	46d0      	mov	r8, sl
 80004b6:	e77b      	b.n	80003b0 <__udivmoddi4+0x1b8>
 80004b8:	3b02      	subs	r3, #2
 80004ba:	4461      	add	r1, ip
 80004bc:	e732      	b.n	8000324 <__udivmoddi4+0x12c>
 80004be:	4630      	mov	r0, r6
 80004c0:	e709      	b.n	80002d6 <__udivmoddi4+0xde>
 80004c2:	4464      	add	r4, ip
 80004c4:	3802      	subs	r0, #2
 80004c6:	e742      	b.n	800034e <__udivmoddi4+0x156>

080004c8 <__aeabi_idiv0>:
 80004c8:	4770      	bx	lr
 80004ca:	bf00      	nop

080004cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b082      	sub	sp, #8
 80004d0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004d2:	f000 fd6d 	bl	8000fb0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004d6:	f000 f85f 	bl	8000598 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004da:	f000 f9bb 	bl	8000854 <MX_GPIO_Init>
  MX_I2C1_Init();
 80004de:	f000 f8c5 	bl	800066c <MX_I2C1_Init>
  MX_I2S3_Init();
 80004e2:	f000 f8f1 	bl	80006c8 <MX_I2S3_Init>
  MX_SPI1_Init();
 80004e6:	f000 f91f 	bl	8000728 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 80004ea:	f008 faf5 	bl	8008ad8 <MX_USB_HOST_Init>
  MX_USART2_UART_Init();
 80004ee:	f000 f987 	bl	8000800 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 80004f2:	f000 f94f 	bl	8000794 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  __HAL_SPI_ENABLE(&hspi2);
 80004f6:	4b21      	ldr	r3, [pc, #132]	; (800057c <main+0xb0>)
 80004f8:	681b      	ldr	r3, [r3, #0]
 80004fa:	681a      	ldr	r2, [r3, #0]
 80004fc:	4b1f      	ldr	r3, [pc, #124]	; (800057c <main+0xb0>)
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000504:	601a      	str	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000506:	f008 fb0d 	bl	8008b24 <MX_USB_HOST_Process>
     {
      HAL_GPIO_WritePin(LD6_GPIO_Port,LD6_Pin, GPIO_PIN_RESET);
     }
     */

    switch(HAL_SPI_TransmitReceive(&hspi2, txdata, rxdata, 4, 100)){
 800050a:	2364      	movs	r3, #100	; 0x64
 800050c:	9300      	str	r3, [sp, #0]
 800050e:	2304      	movs	r3, #4
 8000510:	4a1b      	ldr	r2, [pc, #108]	; (8000580 <main+0xb4>)
 8000512:	491c      	ldr	r1, [pc, #112]	; (8000584 <main+0xb8>)
 8000514:	4819      	ldr	r0, [pc, #100]	; (800057c <main+0xb0>)
 8000516:	f004 f98a 	bl	800482e <HAL_SPI_TransmitReceive>
 800051a:	4603      	mov	r3, r0
 800051c:	2b03      	cmp	r3, #3
 800051e:	d827      	bhi.n	8000570 <main+0xa4>
 8000520:	a201      	add	r2, pc, #4	; (adr r2, 8000528 <main+0x5c>)
 8000522:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000526:	bf00      	nop
 8000528:	08000539 	.word	0x08000539
 800052c:	08000555 	.word	0x08000555
 8000530:	08000547 	.word	0x08000547
 8000534:	08000563 	.word	0x08000563
		   case HAL_OK:
				hal_ok_countertx++;
 8000538:	4b13      	ldr	r3, [pc, #76]	; (8000588 <main+0xbc>)
 800053a:	781b      	ldrb	r3, [r3, #0]
 800053c:	3301      	adds	r3, #1
 800053e:	b2da      	uxtb	r2, r3
 8000540:	4b11      	ldr	r3, [pc, #68]	; (8000588 <main+0xbc>)
 8000542:	701a      	strb	r2, [r3, #0]

				break;
 8000544:	e015      	b.n	8000572 <main+0xa6>
			case HAL_BUSY :
				hal_busy_countertx++;
 8000546:	4b11      	ldr	r3, [pc, #68]	; (800058c <main+0xc0>)
 8000548:	781b      	ldrb	r3, [r3, #0]
 800054a:	3301      	adds	r3, #1
 800054c:	b2da      	uxtb	r2, r3
 800054e:	4b0f      	ldr	r3, [pc, #60]	; (800058c <main+0xc0>)
 8000550:	701a      	strb	r2, [r3, #0]
				break;
 8000552:	e00e      	b.n	8000572 <main+0xa6>
			case HAL_ERROR :
				hal_error_countertx++;
 8000554:	4b0e      	ldr	r3, [pc, #56]	; (8000590 <main+0xc4>)
 8000556:	781b      	ldrb	r3, [r3, #0]
 8000558:	3301      	adds	r3, #1
 800055a:	b2da      	uxtb	r2, r3
 800055c:	4b0c      	ldr	r3, [pc, #48]	; (8000590 <main+0xc4>)
 800055e:	701a      	strb	r2, [r3, #0]
				break;
 8000560:	e007      	b.n	8000572 <main+0xa6>
			case HAL_TIMEOUT :
				hal_timeout_countertx++;
 8000562:	4b0c      	ldr	r3, [pc, #48]	; (8000594 <main+0xc8>)
 8000564:	781b      	ldrb	r3, [r3, #0]
 8000566:	3301      	adds	r3, #1
 8000568:	b2da      	uxtb	r2, r3
 800056a:	4b0a      	ldr	r3, [pc, #40]	; (8000594 <main+0xc8>)
 800056c:	701a      	strb	r2, [r3, #0]
				break;
 800056e:	e000      	b.n	8000572 <main+0xa6>

			default:
				break;
 8000570:	bf00      	nop
	   }
    HAL_Delay(500);
 8000572:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000576:	f000 fd8d 	bl	8001094 <HAL_Delay>
    MX_USB_HOST_Process();
 800057a:	e7c4      	b.n	8000506 <main+0x3a>
 800057c:	200001a4 	.word	0x200001a4
 8000580:	20000240 	.word	0x20000240
 8000584:	20000000 	.word	0x20000000
 8000588:	20000244 	.word	0x20000244
 800058c:	20000245 	.word	0x20000245
 8000590:	20000246 	.word	0x20000246
 8000594:	20000247 	.word	0x20000247

08000598 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b094      	sub	sp, #80	; 0x50
 800059c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800059e:	f107 0320 	add.w	r3, r7, #32
 80005a2:	2230      	movs	r2, #48	; 0x30
 80005a4:	2100      	movs	r1, #0
 80005a6:	4618      	mov	r0, r3
 80005a8:	f008 fdd8 	bl	800915c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005ac:	f107 030c 	add.w	r3, r7, #12
 80005b0:	2200      	movs	r2, #0
 80005b2:	601a      	str	r2, [r3, #0]
 80005b4:	605a      	str	r2, [r3, #4]
 80005b6:	609a      	str	r2, [r3, #8]
 80005b8:	60da      	str	r2, [r3, #12]
 80005ba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005bc:	2300      	movs	r3, #0
 80005be:	60bb      	str	r3, [r7, #8]
 80005c0:	4b28      	ldr	r3, [pc, #160]	; (8000664 <SystemClock_Config+0xcc>)
 80005c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005c4:	4a27      	ldr	r2, [pc, #156]	; (8000664 <SystemClock_Config+0xcc>)
 80005c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005ca:	6413      	str	r3, [r2, #64]	; 0x40
 80005cc:	4b25      	ldr	r3, [pc, #148]	; (8000664 <SystemClock_Config+0xcc>)
 80005ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005d4:	60bb      	str	r3, [r7, #8]
 80005d6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005d8:	2300      	movs	r3, #0
 80005da:	607b      	str	r3, [r7, #4]
 80005dc:	4b22      	ldr	r3, [pc, #136]	; (8000668 <SystemClock_Config+0xd0>)
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	4a21      	ldr	r2, [pc, #132]	; (8000668 <SystemClock_Config+0xd0>)
 80005e2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005e6:	6013      	str	r3, [r2, #0]
 80005e8:	4b1f      	ldr	r3, [pc, #124]	; (8000668 <SystemClock_Config+0xd0>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80005f0:	607b      	str	r3, [r7, #4]
 80005f2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005f4:	2301      	movs	r3, #1
 80005f6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005f8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80005fc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005fe:	2302      	movs	r3, #2
 8000600:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000602:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000606:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000608:	2308      	movs	r3, #8
 800060a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800060c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000610:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000612:	2302      	movs	r3, #2
 8000614:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000616:	2307      	movs	r3, #7
 8000618:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800061a:	f107 0320 	add.w	r3, r7, #32
 800061e:	4618      	mov	r0, r3
 8000620:	f003 faa4 	bl	8003b6c <HAL_RCC_OscConfig>
 8000624:	4603      	mov	r3, r0
 8000626:	2b00      	cmp	r3, #0
 8000628:	d001      	beq.n	800062e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800062a:	f000 fa2d 	bl	8000a88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800062e:	230f      	movs	r3, #15
 8000630:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000632:	2302      	movs	r3, #2
 8000634:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000636:	2300      	movs	r3, #0
 8000638:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800063a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800063e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000640:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000644:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000646:	f107 030c 	add.w	r3, r7, #12
 800064a:	2105      	movs	r1, #5
 800064c:	4618      	mov	r0, r3
 800064e:	f003 fd05 	bl	800405c <HAL_RCC_ClockConfig>
 8000652:	4603      	mov	r3, r0
 8000654:	2b00      	cmp	r3, #0
 8000656:	d001      	beq.n	800065c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000658:	f000 fa16 	bl	8000a88 <Error_Handler>
  }
}
 800065c:	bf00      	nop
 800065e:	3750      	adds	r7, #80	; 0x50
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}
 8000664:	40023800 	.word	0x40023800
 8000668:	40007000 	.word	0x40007000

0800066c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000670:	4b12      	ldr	r3, [pc, #72]	; (80006bc <MX_I2C1_Init+0x50>)
 8000672:	4a13      	ldr	r2, [pc, #76]	; (80006c0 <MX_I2C1_Init+0x54>)
 8000674:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000676:	4b11      	ldr	r3, [pc, #68]	; (80006bc <MX_I2C1_Init+0x50>)
 8000678:	4a12      	ldr	r2, [pc, #72]	; (80006c4 <MX_I2C1_Init+0x58>)
 800067a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800067c:	4b0f      	ldr	r3, [pc, #60]	; (80006bc <MX_I2C1_Init+0x50>)
 800067e:	2200      	movs	r2, #0
 8000680:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000682:	4b0e      	ldr	r3, [pc, #56]	; (80006bc <MX_I2C1_Init+0x50>)
 8000684:	2200      	movs	r2, #0
 8000686:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000688:	4b0c      	ldr	r3, [pc, #48]	; (80006bc <MX_I2C1_Init+0x50>)
 800068a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800068e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000690:	4b0a      	ldr	r3, [pc, #40]	; (80006bc <MX_I2C1_Init+0x50>)
 8000692:	2200      	movs	r2, #0
 8000694:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000696:	4b09      	ldr	r3, [pc, #36]	; (80006bc <MX_I2C1_Init+0x50>)
 8000698:	2200      	movs	r2, #0
 800069a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800069c:	4b07      	ldr	r3, [pc, #28]	; (80006bc <MX_I2C1_Init+0x50>)
 800069e:	2200      	movs	r2, #0
 80006a0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006a2:	4b06      	ldr	r3, [pc, #24]	; (80006bc <MX_I2C1_Init+0x50>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006a8:	4804      	ldr	r0, [pc, #16]	; (80006bc <MX_I2C1_Init+0x50>)
 80006aa:	f002 fc7b 	bl	8002fa4 <HAL_I2C_Init>
 80006ae:	4603      	mov	r3, r0
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d001      	beq.n	80006b8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80006b4:	f000 f9e8 	bl	8000a88 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80006b8:	bf00      	nop
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	200000b0 	.word	0x200000b0
 80006c0:	40005400 	.word	0x40005400
 80006c4:	000186a0 	.word	0x000186a0

080006c8 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80006cc:	4b13      	ldr	r3, [pc, #76]	; (800071c <MX_I2S3_Init+0x54>)
 80006ce:	4a14      	ldr	r2, [pc, #80]	; (8000720 <MX_I2S3_Init+0x58>)
 80006d0:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80006d2:	4b12      	ldr	r3, [pc, #72]	; (800071c <MX_I2S3_Init+0x54>)
 80006d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006d8:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80006da:	4b10      	ldr	r3, [pc, #64]	; (800071c <MX_I2S3_Init+0x54>)
 80006dc:	2200      	movs	r2, #0
 80006de:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80006e0:	4b0e      	ldr	r3, [pc, #56]	; (800071c <MX_I2S3_Init+0x54>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80006e6:	4b0d      	ldr	r3, [pc, #52]	; (800071c <MX_I2S3_Init+0x54>)
 80006e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006ec:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80006ee:	4b0b      	ldr	r3, [pc, #44]	; (800071c <MX_I2S3_Init+0x54>)
 80006f0:	4a0c      	ldr	r2, [pc, #48]	; (8000724 <MX_I2S3_Init+0x5c>)
 80006f2:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80006f4:	4b09      	ldr	r3, [pc, #36]	; (800071c <MX_I2S3_Init+0x54>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80006fa:	4b08      	ldr	r3, [pc, #32]	; (800071c <MX_I2S3_Init+0x54>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000700:	4b06      	ldr	r3, [pc, #24]	; (800071c <MX_I2S3_Init+0x54>)
 8000702:	2200      	movs	r2, #0
 8000704:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000706:	4805      	ldr	r0, [pc, #20]	; (800071c <MX_I2S3_Init+0x54>)
 8000708:	f002 fd90 	bl	800322c <HAL_I2S_Init>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8000712:	f000 f9b9 	bl	8000a88 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000716:	bf00      	nop
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	20000104 	.word	0x20000104
 8000720:	40003c00 	.word	0x40003c00
 8000724:	00017700 	.word	0x00017700

08000728 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800072c:	4b17      	ldr	r3, [pc, #92]	; (800078c <MX_SPI1_Init+0x64>)
 800072e:	4a18      	ldr	r2, [pc, #96]	; (8000790 <MX_SPI1_Init+0x68>)
 8000730:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000732:	4b16      	ldr	r3, [pc, #88]	; (800078c <MX_SPI1_Init+0x64>)
 8000734:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000738:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800073a:	4b14      	ldr	r3, [pc, #80]	; (800078c <MX_SPI1_Init+0x64>)
 800073c:	2200      	movs	r2, #0
 800073e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000740:	4b12      	ldr	r3, [pc, #72]	; (800078c <MX_SPI1_Init+0x64>)
 8000742:	2200      	movs	r2, #0
 8000744:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000746:	4b11      	ldr	r3, [pc, #68]	; (800078c <MX_SPI1_Init+0x64>)
 8000748:	2200      	movs	r2, #0
 800074a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800074c:	4b0f      	ldr	r3, [pc, #60]	; (800078c <MX_SPI1_Init+0x64>)
 800074e:	2200      	movs	r2, #0
 8000750:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000752:	4b0e      	ldr	r3, [pc, #56]	; (800078c <MX_SPI1_Init+0x64>)
 8000754:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000758:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800075a:	4b0c      	ldr	r3, [pc, #48]	; (800078c <MX_SPI1_Init+0x64>)
 800075c:	2200      	movs	r2, #0
 800075e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000760:	4b0a      	ldr	r3, [pc, #40]	; (800078c <MX_SPI1_Init+0x64>)
 8000762:	2200      	movs	r2, #0
 8000764:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000766:	4b09      	ldr	r3, [pc, #36]	; (800078c <MX_SPI1_Init+0x64>)
 8000768:	2200      	movs	r2, #0
 800076a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800076c:	4b07      	ldr	r3, [pc, #28]	; (800078c <MX_SPI1_Init+0x64>)
 800076e:	2200      	movs	r2, #0
 8000770:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000772:	4b06      	ldr	r3, [pc, #24]	; (800078c <MX_SPI1_Init+0x64>)
 8000774:	220a      	movs	r2, #10
 8000776:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000778:	4804      	ldr	r0, [pc, #16]	; (800078c <MX_SPI1_Init+0x64>)
 800077a:	f003 ffcf 	bl	800471c <HAL_SPI_Init>
 800077e:	4603      	mov	r3, r0
 8000780:	2b00      	cmp	r3, #0
 8000782:	d001      	beq.n	8000788 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000784:	f000 f980 	bl	8000a88 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000788:	bf00      	nop
 800078a:	bd80      	pop	{r7, pc}
 800078c:	2000014c 	.word	0x2000014c
 8000790:	40013000 	.word	0x40013000

08000794 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000798:	4b17      	ldr	r3, [pc, #92]	; (80007f8 <MX_SPI2_Init+0x64>)
 800079a:	4a18      	ldr	r2, [pc, #96]	; (80007fc <MX_SPI2_Init+0x68>)
 800079c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800079e:	4b16      	ldr	r3, [pc, #88]	; (80007f8 <MX_SPI2_Init+0x64>)
 80007a0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80007a4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80007a6:	4b14      	ldr	r3, [pc, #80]	; (80007f8 <MX_SPI2_Init+0x64>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80007ac:	4b12      	ldr	r3, [pc, #72]	; (80007f8 <MX_SPI2_Init+0x64>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80007b2:	4b11      	ldr	r3, [pc, #68]	; (80007f8 <MX_SPI2_Init+0x64>)
 80007b4:	2202      	movs	r2, #2
 80007b6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80007b8:	4b0f      	ldr	r3, [pc, #60]	; (80007f8 <MX_SPI2_Init+0x64>)
 80007ba:	2201      	movs	r2, #1
 80007bc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80007be:	4b0e      	ldr	r3, [pc, #56]	; (80007f8 <MX_SPI2_Init+0x64>)
 80007c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80007c4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80007c6:	4b0c      	ldr	r3, [pc, #48]	; (80007f8 <MX_SPI2_Init+0x64>)
 80007c8:	2238      	movs	r2, #56	; 0x38
 80007ca:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007cc:	4b0a      	ldr	r3, [pc, #40]	; (80007f8 <MX_SPI2_Init+0x64>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80007d2:	4b09      	ldr	r3, [pc, #36]	; (80007f8 <MX_SPI2_Init+0x64>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007d8:	4b07      	ldr	r3, [pc, #28]	; (80007f8 <MX_SPI2_Init+0x64>)
 80007da:	2200      	movs	r2, #0
 80007dc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80007de:	4b06      	ldr	r3, [pc, #24]	; (80007f8 <MX_SPI2_Init+0x64>)
 80007e0:	220a      	movs	r2, #10
 80007e2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80007e4:	4804      	ldr	r0, [pc, #16]	; (80007f8 <MX_SPI2_Init+0x64>)
 80007e6:	f003 ff99 	bl	800471c <HAL_SPI_Init>
 80007ea:	4603      	mov	r3, r0
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d001      	beq.n	80007f4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80007f0:	f000 f94a 	bl	8000a88 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80007f4:	bf00      	nop
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	200001a4 	.word	0x200001a4
 80007fc:	40003800 	.word	0x40003800

08000800 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000804:	4b11      	ldr	r3, [pc, #68]	; (800084c <MX_USART2_UART_Init+0x4c>)
 8000806:	4a12      	ldr	r2, [pc, #72]	; (8000850 <MX_USART2_UART_Init+0x50>)
 8000808:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800080a:	4b10      	ldr	r3, [pc, #64]	; (800084c <MX_USART2_UART_Init+0x4c>)
 800080c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000810:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000812:	4b0e      	ldr	r3, [pc, #56]	; (800084c <MX_USART2_UART_Init+0x4c>)
 8000814:	2200      	movs	r2, #0
 8000816:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000818:	4b0c      	ldr	r3, [pc, #48]	; (800084c <MX_USART2_UART_Init+0x4c>)
 800081a:	2200      	movs	r2, #0
 800081c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800081e:	4b0b      	ldr	r3, [pc, #44]	; (800084c <MX_USART2_UART_Init+0x4c>)
 8000820:	2200      	movs	r2, #0
 8000822:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000824:	4b09      	ldr	r3, [pc, #36]	; (800084c <MX_USART2_UART_Init+0x4c>)
 8000826:	220c      	movs	r2, #12
 8000828:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800082a:	4b08      	ldr	r3, [pc, #32]	; (800084c <MX_USART2_UART_Init+0x4c>)
 800082c:	2200      	movs	r2, #0
 800082e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000830:	4b06      	ldr	r3, [pc, #24]	; (800084c <MX_USART2_UART_Init+0x4c>)
 8000832:	2200      	movs	r2, #0
 8000834:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000836:	4805      	ldr	r0, [pc, #20]	; (800084c <MX_USART2_UART_Init+0x4c>)
 8000838:	f004 fa66 	bl	8004d08 <HAL_UART_Init>
 800083c:	4603      	mov	r3, r0
 800083e:	2b00      	cmp	r3, #0
 8000840:	d001      	beq.n	8000846 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000842:	f000 f921 	bl	8000a88 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000846:	bf00      	nop
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	200001fc 	.word	0x200001fc
 8000850:	40004400 	.word	0x40004400

08000854 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b08c      	sub	sp, #48	; 0x30
 8000858:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800085a:	f107 031c 	add.w	r3, r7, #28
 800085e:	2200      	movs	r2, #0
 8000860:	601a      	str	r2, [r3, #0]
 8000862:	605a      	str	r2, [r3, #4]
 8000864:	609a      	str	r2, [r3, #8]
 8000866:	60da      	str	r2, [r3, #12]
 8000868:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800086a:	2300      	movs	r3, #0
 800086c:	61bb      	str	r3, [r7, #24]
 800086e:	4b80      	ldr	r3, [pc, #512]	; (8000a70 <MX_GPIO_Init+0x21c>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000872:	4a7f      	ldr	r2, [pc, #508]	; (8000a70 <MX_GPIO_Init+0x21c>)
 8000874:	f043 0310 	orr.w	r3, r3, #16
 8000878:	6313      	str	r3, [r2, #48]	; 0x30
 800087a:	4b7d      	ldr	r3, [pc, #500]	; (8000a70 <MX_GPIO_Init+0x21c>)
 800087c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087e:	f003 0310 	and.w	r3, r3, #16
 8000882:	61bb      	str	r3, [r7, #24]
 8000884:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000886:	2300      	movs	r3, #0
 8000888:	617b      	str	r3, [r7, #20]
 800088a:	4b79      	ldr	r3, [pc, #484]	; (8000a70 <MX_GPIO_Init+0x21c>)
 800088c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088e:	4a78      	ldr	r2, [pc, #480]	; (8000a70 <MX_GPIO_Init+0x21c>)
 8000890:	f043 0304 	orr.w	r3, r3, #4
 8000894:	6313      	str	r3, [r2, #48]	; 0x30
 8000896:	4b76      	ldr	r3, [pc, #472]	; (8000a70 <MX_GPIO_Init+0x21c>)
 8000898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800089a:	f003 0304 	and.w	r3, r3, #4
 800089e:	617b      	str	r3, [r7, #20]
 80008a0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008a2:	2300      	movs	r3, #0
 80008a4:	613b      	str	r3, [r7, #16]
 80008a6:	4b72      	ldr	r3, [pc, #456]	; (8000a70 <MX_GPIO_Init+0x21c>)
 80008a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008aa:	4a71      	ldr	r2, [pc, #452]	; (8000a70 <MX_GPIO_Init+0x21c>)
 80008ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008b0:	6313      	str	r3, [r2, #48]	; 0x30
 80008b2:	4b6f      	ldr	r3, [pc, #444]	; (8000a70 <MX_GPIO_Init+0x21c>)
 80008b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008ba:	613b      	str	r3, [r7, #16]
 80008bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008be:	2300      	movs	r3, #0
 80008c0:	60fb      	str	r3, [r7, #12]
 80008c2:	4b6b      	ldr	r3, [pc, #428]	; (8000a70 <MX_GPIO_Init+0x21c>)
 80008c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c6:	4a6a      	ldr	r2, [pc, #424]	; (8000a70 <MX_GPIO_Init+0x21c>)
 80008c8:	f043 0301 	orr.w	r3, r3, #1
 80008cc:	6313      	str	r3, [r2, #48]	; 0x30
 80008ce:	4b68      	ldr	r3, [pc, #416]	; (8000a70 <MX_GPIO_Init+0x21c>)
 80008d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d2:	f003 0301 	and.w	r3, r3, #1
 80008d6:	60fb      	str	r3, [r7, #12]
 80008d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008da:	2300      	movs	r3, #0
 80008dc:	60bb      	str	r3, [r7, #8]
 80008de:	4b64      	ldr	r3, [pc, #400]	; (8000a70 <MX_GPIO_Init+0x21c>)
 80008e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008e2:	4a63      	ldr	r2, [pc, #396]	; (8000a70 <MX_GPIO_Init+0x21c>)
 80008e4:	f043 0302 	orr.w	r3, r3, #2
 80008e8:	6313      	str	r3, [r2, #48]	; 0x30
 80008ea:	4b61      	ldr	r3, [pc, #388]	; (8000a70 <MX_GPIO_Init+0x21c>)
 80008ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ee:	f003 0302 	and.w	r3, r3, #2
 80008f2:	60bb      	str	r3, [r7, #8]
 80008f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008f6:	2300      	movs	r3, #0
 80008f8:	607b      	str	r3, [r7, #4]
 80008fa:	4b5d      	ldr	r3, [pc, #372]	; (8000a70 <MX_GPIO_Init+0x21c>)
 80008fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008fe:	4a5c      	ldr	r2, [pc, #368]	; (8000a70 <MX_GPIO_Init+0x21c>)
 8000900:	f043 0308 	orr.w	r3, r3, #8
 8000904:	6313      	str	r3, [r2, #48]	; 0x30
 8000906:	4b5a      	ldr	r3, [pc, #360]	; (8000a70 <MX_GPIO_Init+0x21c>)
 8000908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800090a:	f003 0308 	and.w	r3, r3, #8
 800090e:	607b      	str	r3, [r7, #4]
 8000910:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000912:	2200      	movs	r2, #0
 8000914:	2108      	movs	r1, #8
 8000916:	4857      	ldr	r0, [pc, #348]	; (8000a74 <MX_GPIO_Init+0x220>)
 8000918:	f000 ff20 	bl	800175c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800091c:	2200      	movs	r2, #0
 800091e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000922:	4855      	ldr	r0, [pc, #340]	; (8000a78 <MX_GPIO_Init+0x224>)
 8000924:	f000 ff1a 	bl	800175c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000928:	2201      	movs	r2, #1
 800092a:	2101      	movs	r1, #1
 800092c:	4852      	ldr	r0, [pc, #328]	; (8000a78 <MX_GPIO_Init+0x224>)
 800092e:	f000 ff15 	bl	800175c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_8, GPIO_PIN_RESET);
 8000932:	2200      	movs	r2, #0
 8000934:	f240 1101 	movw	r1, #257	; 0x101
 8000938:	4850      	ldr	r0, [pc, #320]	; (8000a7c <MX_GPIO_Init+0x228>)
 800093a:	f000 ff0f 	bl	800175c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800093e:	2200      	movs	r2, #0
 8000940:	f24f 0110 	movw	r1, #61456	; 0xf010
 8000944:	484e      	ldr	r0, [pc, #312]	; (8000a80 <MX_GPIO_Init+0x22c>)
 8000946:	f000 ff09 	bl	800175c <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800094a:	2308      	movs	r3, #8
 800094c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800094e:	2301      	movs	r3, #1
 8000950:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000952:	2300      	movs	r3, #0
 8000954:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000956:	2300      	movs	r3, #0
 8000958:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800095a:	f107 031c 	add.w	r3, r7, #28
 800095e:	4619      	mov	r1, r3
 8000960:	4844      	ldr	r0, [pc, #272]	; (8000a74 <MX_GPIO_Init+0x220>)
 8000962:	f000 fd5f 	bl	8001424 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_13|OTG_FS_PowerSwitchOn_Pin;
 8000966:	f242 0301 	movw	r3, #8193	; 0x2001
 800096a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800096c:	2301      	movs	r3, #1
 800096e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000970:	2300      	movs	r3, #0
 8000972:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000974:	2300      	movs	r3, #0
 8000976:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000978:	f107 031c 	add.w	r3, r7, #28
 800097c:	4619      	mov	r1, r3
 800097e:	483e      	ldr	r0, [pc, #248]	; (8000a78 <MX_GPIO_Init+0x224>)
 8000980:	f000 fd50 	bl	8001424 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000984:	2308      	movs	r3, #8
 8000986:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000988:	2302      	movs	r3, #2
 800098a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098c:	2300      	movs	r3, #0
 800098e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000990:	2300      	movs	r3, #0
 8000992:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000994:	2305      	movs	r3, #5
 8000996:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000998:	f107 031c 	add.w	r3, r7, #28
 800099c:	4619      	mov	r1, r3
 800099e:	4836      	ldr	r0, [pc, #216]	; (8000a78 <MX_GPIO_Init+0x224>)
 80009a0:	f000 fd40 	bl	8001424 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009a4:	2301      	movs	r3, #1
 80009a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009a8:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80009ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ae:	2300      	movs	r3, #0
 80009b0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009b2:	f107 031c 	add.w	r3, r7, #28
 80009b6:	4619      	mov	r1, r3
 80009b8:	4832      	ldr	r0, [pc, #200]	; (8000a84 <MX_GPIO_Init+0x230>)
 80009ba:	f000 fd33 	bl	8001424 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_8;
 80009be:	f240 1301 	movw	r3, #257	; 0x101
 80009c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009c4:	2301      	movs	r3, #1
 80009c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c8:	2300      	movs	r3, #0
 80009ca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009cc:	2300      	movs	r3, #0
 80009ce:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009d0:	f107 031c 	add.w	r3, r7, #28
 80009d4:	4619      	mov	r1, r3
 80009d6:	4829      	ldr	r0, [pc, #164]	; (8000a7c <MX_GPIO_Init+0x228>)
 80009d8:	f000 fd24 	bl	8001424 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80009dc:	2304      	movs	r3, #4
 80009de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009e0:	2300      	movs	r3, #0
 80009e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e4:	2300      	movs	r3, #0
 80009e6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80009e8:	f107 031c 	add.w	r3, r7, #28
 80009ec:	4619      	mov	r1, r3
 80009ee:	4823      	ldr	r0, [pc, #140]	; (8000a7c <MX_GPIO_Init+0x228>)
 80009f0:	f000 fd18 	bl	8001424 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80009f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80009f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009fa:	2302      	movs	r3, #2
 80009fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fe:	2300      	movs	r3, #0
 8000a00:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a02:	2300      	movs	r3, #0
 8000a04:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000a06:	2305      	movs	r3, #5
 8000a08:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000a0a:	f107 031c 	add.w	r3, r7, #28
 8000a0e:	4619      	mov	r1, r3
 8000a10:	481a      	ldr	r0, [pc, #104]	; (8000a7c <MX_GPIO_Init+0x228>)
 8000a12:	f000 fd07 	bl	8001424 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000a16:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000a1a:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a1c:	2301      	movs	r3, #1
 8000a1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a20:	2300      	movs	r3, #0
 8000a22:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a24:	2300      	movs	r3, #0
 8000a26:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a28:	f107 031c 	add.w	r3, r7, #28
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	4814      	ldr	r0, [pc, #80]	; (8000a80 <MX_GPIO_Init+0x22c>)
 8000a30:	f000 fcf8 	bl	8001424 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000a34:	2320      	movs	r3, #32
 8000a36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000a40:	f107 031c 	add.w	r3, r7, #28
 8000a44:	4619      	mov	r1, r3
 8000a46:	480e      	ldr	r0, [pc, #56]	; (8000a80 <MX_GPIO_Init+0x22c>)
 8000a48:	f000 fcec 	bl	8001424 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000a4c:	2302      	movs	r3, #2
 8000a4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a50:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000a54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a56:	2300      	movs	r3, #0
 8000a58:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000a5a:	f107 031c 	add.w	r3, r7, #28
 8000a5e:	4619      	mov	r1, r3
 8000a60:	4804      	ldr	r0, [pc, #16]	; (8000a74 <MX_GPIO_Init+0x220>)
 8000a62:	f000 fcdf 	bl	8001424 <HAL_GPIO_Init>

}
 8000a66:	bf00      	nop
 8000a68:	3730      	adds	r7, #48	; 0x30
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	40023800 	.word	0x40023800
 8000a74:	40021000 	.word	0x40021000
 8000a78:	40020800 	.word	0x40020800
 8000a7c:	40020400 	.word	0x40020400
 8000a80:	40020c00 	.word	0x40020c00
 8000a84:	40020000 	.word	0x40020000

08000a88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a8c:	b672      	cpsid	i
}
 8000a8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a90:	e7fe      	b.n	8000a90 <Error_Handler+0x8>
	...

08000a94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b082      	sub	sp, #8
 8000a98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	607b      	str	r3, [r7, #4]
 8000a9e:	4b10      	ldr	r3, [pc, #64]	; (8000ae0 <HAL_MspInit+0x4c>)
 8000aa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aa2:	4a0f      	ldr	r2, [pc, #60]	; (8000ae0 <HAL_MspInit+0x4c>)
 8000aa4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000aa8:	6453      	str	r3, [r2, #68]	; 0x44
 8000aaa:	4b0d      	ldr	r3, [pc, #52]	; (8000ae0 <HAL_MspInit+0x4c>)
 8000aac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ab2:	607b      	str	r3, [r7, #4]
 8000ab4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	603b      	str	r3, [r7, #0]
 8000aba:	4b09      	ldr	r3, [pc, #36]	; (8000ae0 <HAL_MspInit+0x4c>)
 8000abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000abe:	4a08      	ldr	r2, [pc, #32]	; (8000ae0 <HAL_MspInit+0x4c>)
 8000ac0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ac4:	6413      	str	r3, [r2, #64]	; 0x40
 8000ac6:	4b06      	ldr	r3, [pc, #24]	; (8000ae0 <HAL_MspInit+0x4c>)
 8000ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ace:	603b      	str	r3, [r7, #0]
 8000ad0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000ad2:	2007      	movs	r0, #7
 8000ad4:	f000 fbd2 	bl	800127c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ad8:	bf00      	nop
 8000ada:	3708      	adds	r7, #8
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	40023800 	.word	0x40023800

08000ae4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b08a      	sub	sp, #40	; 0x28
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aec:	f107 0314 	add.w	r3, r7, #20
 8000af0:	2200      	movs	r2, #0
 8000af2:	601a      	str	r2, [r3, #0]
 8000af4:	605a      	str	r2, [r3, #4]
 8000af6:	609a      	str	r2, [r3, #8]
 8000af8:	60da      	str	r2, [r3, #12]
 8000afa:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	4a19      	ldr	r2, [pc, #100]	; (8000b68 <HAL_I2C_MspInit+0x84>)
 8000b02:	4293      	cmp	r3, r2
 8000b04:	d12c      	bne.n	8000b60 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b06:	2300      	movs	r3, #0
 8000b08:	613b      	str	r3, [r7, #16]
 8000b0a:	4b18      	ldr	r3, [pc, #96]	; (8000b6c <HAL_I2C_MspInit+0x88>)
 8000b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b0e:	4a17      	ldr	r2, [pc, #92]	; (8000b6c <HAL_I2C_MspInit+0x88>)
 8000b10:	f043 0302 	orr.w	r3, r3, #2
 8000b14:	6313      	str	r3, [r2, #48]	; 0x30
 8000b16:	4b15      	ldr	r3, [pc, #84]	; (8000b6c <HAL_I2C_MspInit+0x88>)
 8000b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b1a:	f003 0302 	and.w	r3, r3, #2
 8000b1e:	613b      	str	r3, [r7, #16]
 8000b20:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000b22:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000b26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b28:	2312      	movs	r3, #18
 8000b2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b2c:	2301      	movs	r3, #1
 8000b2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b30:	2300      	movs	r3, #0
 8000b32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000b34:	2304      	movs	r3, #4
 8000b36:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b38:	f107 0314 	add.w	r3, r7, #20
 8000b3c:	4619      	mov	r1, r3
 8000b3e:	480c      	ldr	r0, [pc, #48]	; (8000b70 <HAL_I2C_MspInit+0x8c>)
 8000b40:	f000 fc70 	bl	8001424 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b44:	2300      	movs	r3, #0
 8000b46:	60fb      	str	r3, [r7, #12]
 8000b48:	4b08      	ldr	r3, [pc, #32]	; (8000b6c <HAL_I2C_MspInit+0x88>)
 8000b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b4c:	4a07      	ldr	r2, [pc, #28]	; (8000b6c <HAL_I2C_MspInit+0x88>)
 8000b4e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000b52:	6413      	str	r3, [r2, #64]	; 0x40
 8000b54:	4b05      	ldr	r3, [pc, #20]	; (8000b6c <HAL_I2C_MspInit+0x88>)
 8000b56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b58:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b5c:	60fb      	str	r3, [r7, #12]
 8000b5e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000b60:	bf00      	nop
 8000b62:	3728      	adds	r7, #40	; 0x28
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bd80      	pop	{r7, pc}
 8000b68:	40005400 	.word	0x40005400
 8000b6c:	40023800 	.word	0x40023800
 8000b70:	40020400 	.word	0x40020400

08000b74 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b08e      	sub	sp, #56	; 0x38
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b7c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b80:	2200      	movs	r2, #0
 8000b82:	601a      	str	r2, [r3, #0]
 8000b84:	605a      	str	r2, [r3, #4]
 8000b86:	609a      	str	r2, [r3, #8]
 8000b88:	60da      	str	r2, [r3, #12]
 8000b8a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b8c:	f107 0314 	add.w	r3, r7, #20
 8000b90:	2200      	movs	r2, #0
 8000b92:	601a      	str	r2, [r3, #0]
 8000b94:	605a      	str	r2, [r3, #4]
 8000b96:	609a      	str	r2, [r3, #8]
 8000b98:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	4a31      	ldr	r2, [pc, #196]	; (8000c64 <HAL_I2S_MspInit+0xf0>)
 8000ba0:	4293      	cmp	r3, r2
 8000ba2:	d15a      	bne.n	8000c5a <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000ba4:	2301      	movs	r3, #1
 8000ba6:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000ba8:	23c0      	movs	r3, #192	; 0xc0
 8000baa:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000bac:	2302      	movs	r3, #2
 8000bae:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bb0:	f107 0314 	add.w	r3, r7, #20
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	f003 fc71 	bl	800449c <HAL_RCCEx_PeriphCLKConfig>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d001      	beq.n	8000bc4 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000bc0:	f7ff ff62 	bl	8000a88 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	613b      	str	r3, [r7, #16]
 8000bc8:	4b27      	ldr	r3, [pc, #156]	; (8000c68 <HAL_I2S_MspInit+0xf4>)
 8000bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bcc:	4a26      	ldr	r2, [pc, #152]	; (8000c68 <HAL_I2S_MspInit+0xf4>)
 8000bce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000bd2:	6413      	str	r3, [r2, #64]	; 0x40
 8000bd4:	4b24      	ldr	r3, [pc, #144]	; (8000c68 <HAL_I2S_MspInit+0xf4>)
 8000bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bd8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000bdc:	613b      	str	r3, [r7, #16]
 8000bde:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000be0:	2300      	movs	r3, #0
 8000be2:	60fb      	str	r3, [r7, #12]
 8000be4:	4b20      	ldr	r3, [pc, #128]	; (8000c68 <HAL_I2S_MspInit+0xf4>)
 8000be6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000be8:	4a1f      	ldr	r2, [pc, #124]	; (8000c68 <HAL_I2S_MspInit+0xf4>)
 8000bea:	f043 0301 	orr.w	r3, r3, #1
 8000bee:	6313      	str	r3, [r2, #48]	; 0x30
 8000bf0:	4b1d      	ldr	r3, [pc, #116]	; (8000c68 <HAL_I2S_MspInit+0xf4>)
 8000bf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bf4:	f003 0301 	and.w	r3, r3, #1
 8000bf8:	60fb      	str	r3, [r7, #12]
 8000bfa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	60bb      	str	r3, [r7, #8]
 8000c00:	4b19      	ldr	r3, [pc, #100]	; (8000c68 <HAL_I2S_MspInit+0xf4>)
 8000c02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c04:	4a18      	ldr	r2, [pc, #96]	; (8000c68 <HAL_I2S_MspInit+0xf4>)
 8000c06:	f043 0304 	orr.w	r3, r3, #4
 8000c0a:	6313      	str	r3, [r2, #48]	; 0x30
 8000c0c:	4b16      	ldr	r3, [pc, #88]	; (8000c68 <HAL_I2S_MspInit+0xf4>)
 8000c0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c10:	f003 0304 	and.w	r3, r3, #4
 8000c14:	60bb      	str	r3, [r7, #8]
 8000c16:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000c18:	2310      	movs	r3, #16
 8000c1a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c1c:	2302      	movs	r3, #2
 8000c1e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c20:	2300      	movs	r3, #0
 8000c22:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c24:	2300      	movs	r3, #0
 8000c26:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000c28:	2306      	movs	r3, #6
 8000c2a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000c2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c30:	4619      	mov	r1, r3
 8000c32:	480e      	ldr	r0, [pc, #56]	; (8000c6c <HAL_I2S_MspInit+0xf8>)
 8000c34:	f000 fbf6 	bl	8001424 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000c38:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000c3c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c3e:	2302      	movs	r3, #2
 8000c40:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c42:	2300      	movs	r3, #0
 8000c44:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c46:	2300      	movs	r3, #0
 8000c48:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000c4a:	2306      	movs	r3, #6
 8000c4c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c52:	4619      	mov	r1, r3
 8000c54:	4806      	ldr	r0, [pc, #24]	; (8000c70 <HAL_I2S_MspInit+0xfc>)
 8000c56:	f000 fbe5 	bl	8001424 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000c5a:	bf00      	nop
 8000c5c:	3738      	adds	r7, #56	; 0x38
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	40003c00 	.word	0x40003c00
 8000c68:	40023800 	.word	0x40023800
 8000c6c:	40020000 	.word	0x40020000
 8000c70:	40020800 	.word	0x40020800

08000c74 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b08c      	sub	sp, #48	; 0x30
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c7c:	f107 031c 	add.w	r3, r7, #28
 8000c80:	2200      	movs	r2, #0
 8000c82:	601a      	str	r2, [r3, #0]
 8000c84:	605a      	str	r2, [r3, #4]
 8000c86:	609a      	str	r2, [r3, #8]
 8000c88:	60da      	str	r2, [r3, #12]
 8000c8a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4a41      	ldr	r2, [pc, #260]	; (8000d98 <HAL_SPI_MspInit+0x124>)
 8000c92:	4293      	cmp	r3, r2
 8000c94:	d12c      	bne.n	8000cf0 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c96:	2300      	movs	r3, #0
 8000c98:	61bb      	str	r3, [r7, #24]
 8000c9a:	4b40      	ldr	r3, [pc, #256]	; (8000d9c <HAL_SPI_MspInit+0x128>)
 8000c9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c9e:	4a3f      	ldr	r2, [pc, #252]	; (8000d9c <HAL_SPI_MspInit+0x128>)
 8000ca0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000ca4:	6453      	str	r3, [r2, #68]	; 0x44
 8000ca6:	4b3d      	ldr	r3, [pc, #244]	; (8000d9c <HAL_SPI_MspInit+0x128>)
 8000ca8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000caa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000cae:	61bb      	str	r3, [r7, #24]
 8000cb0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	617b      	str	r3, [r7, #20]
 8000cb6:	4b39      	ldr	r3, [pc, #228]	; (8000d9c <HAL_SPI_MspInit+0x128>)
 8000cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cba:	4a38      	ldr	r2, [pc, #224]	; (8000d9c <HAL_SPI_MspInit+0x128>)
 8000cbc:	f043 0301 	orr.w	r3, r3, #1
 8000cc0:	6313      	str	r3, [r2, #48]	; 0x30
 8000cc2:	4b36      	ldr	r3, [pc, #216]	; (8000d9c <HAL_SPI_MspInit+0x128>)
 8000cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc6:	f003 0301 	and.w	r3, r3, #1
 8000cca:	617b      	str	r3, [r7, #20]
 8000ccc:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000cce:	23e0      	movs	r3, #224	; 0xe0
 8000cd0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cd2:	2302      	movs	r3, #2
 8000cd4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000cde:	2305      	movs	r3, #5
 8000ce0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ce2:	f107 031c 	add.w	r3, r7, #28
 8000ce6:	4619      	mov	r1, r3
 8000ce8:	482d      	ldr	r0, [pc, #180]	; (8000da0 <HAL_SPI_MspInit+0x12c>)
 8000cea:	f000 fb9b 	bl	8001424 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000cee:	e04f      	b.n	8000d90 <HAL_SPI_MspInit+0x11c>
  else if(hspi->Instance==SPI2)
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	4a2b      	ldr	r2, [pc, #172]	; (8000da4 <HAL_SPI_MspInit+0x130>)
 8000cf6:	4293      	cmp	r3, r2
 8000cf8:	d14a      	bne.n	8000d90 <HAL_SPI_MspInit+0x11c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	613b      	str	r3, [r7, #16]
 8000cfe:	4b27      	ldr	r3, [pc, #156]	; (8000d9c <HAL_SPI_MspInit+0x128>)
 8000d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d02:	4a26      	ldr	r2, [pc, #152]	; (8000d9c <HAL_SPI_MspInit+0x128>)
 8000d04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d08:	6413      	str	r3, [r2, #64]	; 0x40
 8000d0a:	4b24      	ldr	r3, [pc, #144]	; (8000d9c <HAL_SPI_MspInit+0x128>)
 8000d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d12:	613b      	str	r3, [r7, #16]
 8000d14:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d16:	2300      	movs	r3, #0
 8000d18:	60fb      	str	r3, [r7, #12]
 8000d1a:	4b20      	ldr	r3, [pc, #128]	; (8000d9c <HAL_SPI_MspInit+0x128>)
 8000d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d1e:	4a1f      	ldr	r2, [pc, #124]	; (8000d9c <HAL_SPI_MspInit+0x128>)
 8000d20:	f043 0304 	orr.w	r3, r3, #4
 8000d24:	6313      	str	r3, [r2, #48]	; 0x30
 8000d26:	4b1d      	ldr	r3, [pc, #116]	; (8000d9c <HAL_SPI_MspInit+0x128>)
 8000d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d2a:	f003 0304 	and.w	r3, r3, #4
 8000d2e:	60fb      	str	r3, [r7, #12]
 8000d30:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d32:	2300      	movs	r3, #0
 8000d34:	60bb      	str	r3, [r7, #8]
 8000d36:	4b19      	ldr	r3, [pc, #100]	; (8000d9c <HAL_SPI_MspInit+0x128>)
 8000d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d3a:	4a18      	ldr	r2, [pc, #96]	; (8000d9c <HAL_SPI_MspInit+0x128>)
 8000d3c:	f043 0302 	orr.w	r3, r3, #2
 8000d40:	6313      	str	r3, [r2, #48]	; 0x30
 8000d42:	4b16      	ldr	r3, [pc, #88]	; (8000d9c <HAL_SPI_MspInit+0x128>)
 8000d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d46:	f003 0302 	and.w	r3, r3, #2
 8000d4a:	60bb      	str	r3, [r7, #8]
 8000d4c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000d4e:	2304      	movs	r3, #4
 8000d50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d52:	2302      	movs	r3, #2
 8000d54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d56:	2300      	movs	r3, #0
 8000d58:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d5a:	2303      	movs	r3, #3
 8000d5c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000d5e:	2305      	movs	r3, #5
 8000d60:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d62:	f107 031c 	add.w	r3, r7, #28
 8000d66:	4619      	mov	r1, r3
 8000d68:	480f      	ldr	r0, [pc, #60]	; (8000da8 <HAL_SPI_MspInit+0x134>)
 8000d6a:	f000 fb5b 	bl	8001424 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8000d6e:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8000d72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d74:	2302      	movs	r3, #2
 8000d76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d7c:	2303      	movs	r3, #3
 8000d7e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000d80:	2305      	movs	r3, #5
 8000d82:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d84:	f107 031c 	add.w	r3, r7, #28
 8000d88:	4619      	mov	r1, r3
 8000d8a:	4808      	ldr	r0, [pc, #32]	; (8000dac <HAL_SPI_MspInit+0x138>)
 8000d8c:	f000 fb4a 	bl	8001424 <HAL_GPIO_Init>
}
 8000d90:	bf00      	nop
 8000d92:	3730      	adds	r7, #48	; 0x30
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}
 8000d98:	40013000 	.word	0x40013000
 8000d9c:	40023800 	.word	0x40023800
 8000da0:	40020000 	.word	0x40020000
 8000da4:	40003800 	.word	0x40003800
 8000da8:	40020800 	.word	0x40020800
 8000dac:	40020400 	.word	0x40020400

08000db0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b08a      	sub	sp, #40	; 0x28
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000db8:	f107 0314 	add.w	r3, r7, #20
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	601a      	str	r2, [r3, #0]
 8000dc0:	605a      	str	r2, [r3, #4]
 8000dc2:	609a      	str	r2, [r3, #8]
 8000dc4:	60da      	str	r2, [r3, #12]
 8000dc6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	4a1d      	ldr	r2, [pc, #116]	; (8000e44 <HAL_UART_MspInit+0x94>)
 8000dce:	4293      	cmp	r3, r2
 8000dd0:	d133      	bne.n	8000e3a <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	613b      	str	r3, [r7, #16]
 8000dd6:	4b1c      	ldr	r3, [pc, #112]	; (8000e48 <HAL_UART_MspInit+0x98>)
 8000dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dda:	4a1b      	ldr	r2, [pc, #108]	; (8000e48 <HAL_UART_MspInit+0x98>)
 8000ddc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000de0:	6413      	str	r3, [r2, #64]	; 0x40
 8000de2:	4b19      	ldr	r3, [pc, #100]	; (8000e48 <HAL_UART_MspInit+0x98>)
 8000de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000de6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dea:	613b      	str	r3, [r7, #16]
 8000dec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dee:	2300      	movs	r3, #0
 8000df0:	60fb      	str	r3, [r7, #12]
 8000df2:	4b15      	ldr	r3, [pc, #84]	; (8000e48 <HAL_UART_MspInit+0x98>)
 8000df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000df6:	4a14      	ldr	r2, [pc, #80]	; (8000e48 <HAL_UART_MspInit+0x98>)
 8000df8:	f043 0301 	orr.w	r3, r3, #1
 8000dfc:	6313      	str	r3, [r2, #48]	; 0x30
 8000dfe:	4b12      	ldr	r3, [pc, #72]	; (8000e48 <HAL_UART_MspInit+0x98>)
 8000e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e02:	f003 0301 	and.w	r3, r3, #1
 8000e06:	60fb      	str	r3, [r7, #12]
 8000e08:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000e0a:	230c      	movs	r3, #12
 8000e0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e0e:	2302      	movs	r3, #2
 8000e10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e12:	2300      	movs	r3, #0
 8000e14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e16:	2303      	movs	r3, #3
 8000e18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e1a:	2307      	movs	r3, #7
 8000e1c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e1e:	f107 0314 	add.w	r3, r7, #20
 8000e22:	4619      	mov	r1, r3
 8000e24:	4809      	ldr	r0, [pc, #36]	; (8000e4c <HAL_UART_MspInit+0x9c>)
 8000e26:	f000 fafd 	bl	8001424 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	2100      	movs	r1, #0
 8000e2e:	2026      	movs	r0, #38	; 0x26
 8000e30:	f000 fa2f 	bl	8001292 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000e34:	2026      	movs	r0, #38	; 0x26
 8000e36:	f000 fa48 	bl	80012ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000e3a:	bf00      	nop
 8000e3c:	3728      	adds	r7, #40	; 0x28
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	40004400 	.word	0x40004400
 8000e48:	40023800 	.word	0x40023800
 8000e4c:	40020000 	.word	0x40020000

08000e50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e54:	e7fe      	b.n	8000e54 <NMI_Handler+0x4>

08000e56 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e56:	b480      	push	{r7}
 8000e58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e5a:	e7fe      	b.n	8000e5a <HardFault_Handler+0x4>

08000e5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e60:	e7fe      	b.n	8000e60 <MemManage_Handler+0x4>

08000e62 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e62:	b480      	push	{r7}
 8000e64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e66:	e7fe      	b.n	8000e66 <BusFault_Handler+0x4>

08000e68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e6c:	e7fe      	b.n	8000e6c <UsageFault_Handler+0x4>

08000e6e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e6e:	b480      	push	{r7}
 8000e70:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e72:	bf00      	nop
 8000e74:	46bd      	mov	sp, r7
 8000e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7a:	4770      	bx	lr

08000e7c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e80:	bf00      	nop
 8000e82:	46bd      	mov	sp, r7
 8000e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e88:	4770      	bx	lr

08000e8a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e8a:	b480      	push	{r7}
 8000e8c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e8e:	bf00      	nop
 8000e90:	46bd      	mov	sp, r7
 8000e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e96:	4770      	bx	lr

08000e98 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e9c:	f000 f8da 	bl	8001054 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ea0:	bf00      	nop
 8000ea2:	bd80      	pop	{r7, pc}

08000ea4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000ea8:	4802      	ldr	r0, [pc, #8]	; (8000eb4 <USART2_IRQHandler+0x10>)
 8000eaa:	f003 ff7b 	bl	8004da4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000eae:	bf00      	nop
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	200001fc 	.word	0x200001fc

08000eb8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000ebc:	4802      	ldr	r0, [pc, #8]	; (8000ec8 <OTG_FS_IRQHandler+0x10>)
 8000ebe:	f000 fed1 	bl	8001c64 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000ec2:	bf00      	nop
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	2000062c 	.word	0x2000062c

08000ecc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b086      	sub	sp, #24
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ed4:	4a14      	ldr	r2, [pc, #80]	; (8000f28 <_sbrk+0x5c>)
 8000ed6:	4b15      	ldr	r3, [pc, #84]	; (8000f2c <_sbrk+0x60>)
 8000ed8:	1ad3      	subs	r3, r2, r3
 8000eda:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000edc:	697b      	ldr	r3, [r7, #20]
 8000ede:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ee0:	4b13      	ldr	r3, [pc, #76]	; (8000f30 <_sbrk+0x64>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d102      	bne.n	8000eee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ee8:	4b11      	ldr	r3, [pc, #68]	; (8000f30 <_sbrk+0x64>)
 8000eea:	4a12      	ldr	r2, [pc, #72]	; (8000f34 <_sbrk+0x68>)
 8000eec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000eee:	4b10      	ldr	r3, [pc, #64]	; (8000f30 <_sbrk+0x64>)
 8000ef0:	681a      	ldr	r2, [r3, #0]
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	4413      	add	r3, r2
 8000ef6:	693a      	ldr	r2, [r7, #16]
 8000ef8:	429a      	cmp	r2, r3
 8000efa:	d207      	bcs.n	8000f0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000efc:	f008 f8f4 	bl	80090e8 <__errno>
 8000f00:	4603      	mov	r3, r0
 8000f02:	220c      	movs	r2, #12
 8000f04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f06:	f04f 33ff 	mov.w	r3, #4294967295
 8000f0a:	e009      	b.n	8000f20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f0c:	4b08      	ldr	r3, [pc, #32]	; (8000f30 <_sbrk+0x64>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f12:	4b07      	ldr	r3, [pc, #28]	; (8000f30 <_sbrk+0x64>)
 8000f14:	681a      	ldr	r2, [r3, #0]
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	4413      	add	r3, r2
 8000f1a:	4a05      	ldr	r2, [pc, #20]	; (8000f30 <_sbrk+0x64>)
 8000f1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f1e:	68fb      	ldr	r3, [r7, #12]
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	3718      	adds	r7, #24
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	20020000 	.word	0x20020000
 8000f2c:	00000400 	.word	0x00000400
 8000f30:	20000248 	.word	0x20000248
 8000f34:	20000940 	.word	0x20000940

08000f38 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f3c:	4b06      	ldr	r3, [pc, #24]	; (8000f58 <SystemInit+0x20>)
 8000f3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f42:	4a05      	ldr	r2, [pc, #20]	; (8000f58 <SystemInit+0x20>)
 8000f44:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f48:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f4c:	bf00      	nop
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop
 8000f58:	e000ed00 	.word	0xe000ed00

08000f5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000f5c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f94 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f60:	480d      	ldr	r0, [pc, #52]	; (8000f98 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000f62:	490e      	ldr	r1, [pc, #56]	; (8000f9c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000f64:	4a0e      	ldr	r2, [pc, #56]	; (8000fa0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000f66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f68:	e002      	b.n	8000f70 <LoopCopyDataInit>

08000f6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f6e:	3304      	adds	r3, #4

08000f70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f74:	d3f9      	bcc.n	8000f6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f76:	4a0b      	ldr	r2, [pc, #44]	; (8000fa4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000f78:	4c0b      	ldr	r4, [pc, #44]	; (8000fa8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000f7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f7c:	e001      	b.n	8000f82 <LoopFillZerobss>

08000f7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f80:	3204      	adds	r2, #4

08000f82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f84:	d3fb      	bcc.n	8000f7e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000f86:	f7ff ffd7 	bl	8000f38 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f8a:	f008 f8b3 	bl	80090f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f8e:	f7ff fa9d 	bl	80004cc <main>
  bx  lr    
 8000f92:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000f94:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f9c:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 8000fa0:	080093ac 	.word	0x080093ac
  ldr r2, =_sbss
 8000fa4:	20000094 	.word	0x20000094
  ldr r4, =_ebss
 8000fa8:	20000940 	.word	0x20000940

08000fac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000fac:	e7fe      	b.n	8000fac <ADC_IRQHandler>
	...

08000fb0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000fb4:	4b0e      	ldr	r3, [pc, #56]	; (8000ff0 <HAL_Init+0x40>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	4a0d      	ldr	r2, [pc, #52]	; (8000ff0 <HAL_Init+0x40>)
 8000fba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000fbe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fc0:	4b0b      	ldr	r3, [pc, #44]	; (8000ff0 <HAL_Init+0x40>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	4a0a      	ldr	r2, [pc, #40]	; (8000ff0 <HAL_Init+0x40>)
 8000fc6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000fca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fcc:	4b08      	ldr	r3, [pc, #32]	; (8000ff0 <HAL_Init+0x40>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4a07      	ldr	r2, [pc, #28]	; (8000ff0 <HAL_Init+0x40>)
 8000fd2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fd6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fd8:	2003      	movs	r0, #3
 8000fda:	f000 f94f 	bl	800127c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fde:	2000      	movs	r0, #0
 8000fe0:	f000 f808 	bl	8000ff4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fe4:	f7ff fd56 	bl	8000a94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fe8:	2300      	movs	r3, #0
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	40023c00 	.word	0x40023c00

08000ff4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b082      	sub	sp, #8
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ffc:	4b12      	ldr	r3, [pc, #72]	; (8001048 <HAL_InitTick+0x54>)
 8000ffe:	681a      	ldr	r2, [r3, #0]
 8001000:	4b12      	ldr	r3, [pc, #72]	; (800104c <HAL_InitTick+0x58>)
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	4619      	mov	r1, r3
 8001006:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800100a:	fbb3 f3f1 	udiv	r3, r3, r1
 800100e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001012:	4618      	mov	r0, r3
 8001014:	f000 f967 	bl	80012e6 <HAL_SYSTICK_Config>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800101e:	2301      	movs	r3, #1
 8001020:	e00e      	b.n	8001040 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	2b0f      	cmp	r3, #15
 8001026:	d80a      	bhi.n	800103e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001028:	2200      	movs	r2, #0
 800102a:	6879      	ldr	r1, [r7, #4]
 800102c:	f04f 30ff 	mov.w	r0, #4294967295
 8001030:	f000 f92f 	bl	8001292 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001034:	4a06      	ldr	r2, [pc, #24]	; (8001050 <HAL_InitTick+0x5c>)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800103a:	2300      	movs	r3, #0
 800103c:	e000      	b.n	8001040 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800103e:	2301      	movs	r3, #1
}
 8001040:	4618      	mov	r0, r3
 8001042:	3708      	adds	r7, #8
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}
 8001048:	20000004 	.word	0x20000004
 800104c:	2000000c 	.word	0x2000000c
 8001050:	20000008 	.word	0x20000008

08001054 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001054:	b480      	push	{r7}
 8001056:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001058:	4b06      	ldr	r3, [pc, #24]	; (8001074 <HAL_IncTick+0x20>)
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	461a      	mov	r2, r3
 800105e:	4b06      	ldr	r3, [pc, #24]	; (8001078 <HAL_IncTick+0x24>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	4413      	add	r3, r2
 8001064:	4a04      	ldr	r2, [pc, #16]	; (8001078 <HAL_IncTick+0x24>)
 8001066:	6013      	str	r3, [r2, #0]
}
 8001068:	bf00      	nop
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr
 8001072:	bf00      	nop
 8001074:	2000000c 	.word	0x2000000c
 8001078:	2000024c 	.word	0x2000024c

0800107c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0
  return uwTick;
 8001080:	4b03      	ldr	r3, [pc, #12]	; (8001090 <HAL_GetTick+0x14>)
 8001082:	681b      	ldr	r3, [r3, #0]
}
 8001084:	4618      	mov	r0, r3
 8001086:	46bd      	mov	sp, r7
 8001088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop
 8001090:	2000024c 	.word	0x2000024c

08001094 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b084      	sub	sp, #16
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800109c:	f7ff ffee 	bl	800107c <HAL_GetTick>
 80010a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010ac:	d005      	beq.n	80010ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010ae:	4b0a      	ldr	r3, [pc, #40]	; (80010d8 <HAL_Delay+0x44>)
 80010b0:	781b      	ldrb	r3, [r3, #0]
 80010b2:	461a      	mov	r2, r3
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	4413      	add	r3, r2
 80010b8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80010ba:	bf00      	nop
 80010bc:	f7ff ffde 	bl	800107c <HAL_GetTick>
 80010c0:	4602      	mov	r2, r0
 80010c2:	68bb      	ldr	r3, [r7, #8]
 80010c4:	1ad3      	subs	r3, r2, r3
 80010c6:	68fa      	ldr	r2, [r7, #12]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	d8f7      	bhi.n	80010bc <HAL_Delay+0x28>
  {
  }
}
 80010cc:	bf00      	nop
 80010ce:	bf00      	nop
 80010d0:	3710      	adds	r7, #16
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	2000000c 	.word	0x2000000c

080010dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010dc:	b480      	push	{r7}
 80010de:	b085      	sub	sp, #20
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	f003 0307 	and.w	r3, r3, #7
 80010ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010ec:	4b0c      	ldr	r3, [pc, #48]	; (8001120 <__NVIC_SetPriorityGrouping+0x44>)
 80010ee:	68db      	ldr	r3, [r3, #12]
 80010f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010f2:	68ba      	ldr	r2, [r7, #8]
 80010f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80010f8:	4013      	ands	r3, r2
 80010fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001100:	68bb      	ldr	r3, [r7, #8]
 8001102:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001104:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001108:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800110c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800110e:	4a04      	ldr	r2, [pc, #16]	; (8001120 <__NVIC_SetPriorityGrouping+0x44>)
 8001110:	68bb      	ldr	r3, [r7, #8]
 8001112:	60d3      	str	r3, [r2, #12]
}
 8001114:	bf00      	nop
 8001116:	3714      	adds	r7, #20
 8001118:	46bd      	mov	sp, r7
 800111a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111e:	4770      	bx	lr
 8001120:	e000ed00 	.word	0xe000ed00

08001124 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001128:	4b04      	ldr	r3, [pc, #16]	; (800113c <__NVIC_GetPriorityGrouping+0x18>)
 800112a:	68db      	ldr	r3, [r3, #12]
 800112c:	0a1b      	lsrs	r3, r3, #8
 800112e:	f003 0307 	and.w	r3, r3, #7
}
 8001132:	4618      	mov	r0, r3
 8001134:	46bd      	mov	sp, r7
 8001136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113a:	4770      	bx	lr
 800113c:	e000ed00 	.word	0xe000ed00

08001140 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001140:	b480      	push	{r7}
 8001142:	b083      	sub	sp, #12
 8001144:	af00      	add	r7, sp, #0
 8001146:	4603      	mov	r3, r0
 8001148:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800114a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800114e:	2b00      	cmp	r3, #0
 8001150:	db0b      	blt.n	800116a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001152:	79fb      	ldrb	r3, [r7, #7]
 8001154:	f003 021f 	and.w	r2, r3, #31
 8001158:	4907      	ldr	r1, [pc, #28]	; (8001178 <__NVIC_EnableIRQ+0x38>)
 800115a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800115e:	095b      	lsrs	r3, r3, #5
 8001160:	2001      	movs	r0, #1
 8001162:	fa00 f202 	lsl.w	r2, r0, r2
 8001166:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800116a:	bf00      	nop
 800116c:	370c      	adds	r7, #12
 800116e:	46bd      	mov	sp, r7
 8001170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001174:	4770      	bx	lr
 8001176:	bf00      	nop
 8001178:	e000e100 	.word	0xe000e100

0800117c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800117c:	b480      	push	{r7}
 800117e:	b083      	sub	sp, #12
 8001180:	af00      	add	r7, sp, #0
 8001182:	4603      	mov	r3, r0
 8001184:	6039      	str	r1, [r7, #0]
 8001186:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001188:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800118c:	2b00      	cmp	r3, #0
 800118e:	db0a      	blt.n	80011a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	b2da      	uxtb	r2, r3
 8001194:	490c      	ldr	r1, [pc, #48]	; (80011c8 <__NVIC_SetPriority+0x4c>)
 8001196:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800119a:	0112      	lsls	r2, r2, #4
 800119c:	b2d2      	uxtb	r2, r2
 800119e:	440b      	add	r3, r1
 80011a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011a4:	e00a      	b.n	80011bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	b2da      	uxtb	r2, r3
 80011aa:	4908      	ldr	r1, [pc, #32]	; (80011cc <__NVIC_SetPriority+0x50>)
 80011ac:	79fb      	ldrb	r3, [r7, #7]
 80011ae:	f003 030f 	and.w	r3, r3, #15
 80011b2:	3b04      	subs	r3, #4
 80011b4:	0112      	lsls	r2, r2, #4
 80011b6:	b2d2      	uxtb	r2, r2
 80011b8:	440b      	add	r3, r1
 80011ba:	761a      	strb	r2, [r3, #24]
}
 80011bc:	bf00      	nop
 80011be:	370c      	adds	r7, #12
 80011c0:	46bd      	mov	sp, r7
 80011c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c6:	4770      	bx	lr
 80011c8:	e000e100 	.word	0xe000e100
 80011cc:	e000ed00 	.word	0xe000ed00

080011d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b089      	sub	sp, #36	; 0x24
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	60f8      	str	r0, [r7, #12]
 80011d8:	60b9      	str	r1, [r7, #8]
 80011da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	f003 0307 	and.w	r3, r3, #7
 80011e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011e4:	69fb      	ldr	r3, [r7, #28]
 80011e6:	f1c3 0307 	rsb	r3, r3, #7
 80011ea:	2b04      	cmp	r3, #4
 80011ec:	bf28      	it	cs
 80011ee:	2304      	movcs	r3, #4
 80011f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011f2:	69fb      	ldr	r3, [r7, #28]
 80011f4:	3304      	adds	r3, #4
 80011f6:	2b06      	cmp	r3, #6
 80011f8:	d902      	bls.n	8001200 <NVIC_EncodePriority+0x30>
 80011fa:	69fb      	ldr	r3, [r7, #28]
 80011fc:	3b03      	subs	r3, #3
 80011fe:	e000      	b.n	8001202 <NVIC_EncodePriority+0x32>
 8001200:	2300      	movs	r3, #0
 8001202:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001204:	f04f 32ff 	mov.w	r2, #4294967295
 8001208:	69bb      	ldr	r3, [r7, #24]
 800120a:	fa02 f303 	lsl.w	r3, r2, r3
 800120e:	43da      	mvns	r2, r3
 8001210:	68bb      	ldr	r3, [r7, #8]
 8001212:	401a      	ands	r2, r3
 8001214:	697b      	ldr	r3, [r7, #20]
 8001216:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001218:	f04f 31ff 	mov.w	r1, #4294967295
 800121c:	697b      	ldr	r3, [r7, #20]
 800121e:	fa01 f303 	lsl.w	r3, r1, r3
 8001222:	43d9      	mvns	r1, r3
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001228:	4313      	orrs	r3, r2
         );
}
 800122a:	4618      	mov	r0, r3
 800122c:	3724      	adds	r7, #36	; 0x24
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr
	...

08001238 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	3b01      	subs	r3, #1
 8001244:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001248:	d301      	bcc.n	800124e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800124a:	2301      	movs	r3, #1
 800124c:	e00f      	b.n	800126e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800124e:	4a0a      	ldr	r2, [pc, #40]	; (8001278 <SysTick_Config+0x40>)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	3b01      	subs	r3, #1
 8001254:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001256:	210f      	movs	r1, #15
 8001258:	f04f 30ff 	mov.w	r0, #4294967295
 800125c:	f7ff ff8e 	bl	800117c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001260:	4b05      	ldr	r3, [pc, #20]	; (8001278 <SysTick_Config+0x40>)
 8001262:	2200      	movs	r2, #0
 8001264:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001266:	4b04      	ldr	r3, [pc, #16]	; (8001278 <SysTick_Config+0x40>)
 8001268:	2207      	movs	r2, #7
 800126a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800126c:	2300      	movs	r3, #0
}
 800126e:	4618      	mov	r0, r3
 8001270:	3708      	adds	r7, #8
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	e000e010 	.word	0xe000e010

0800127c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b082      	sub	sp, #8
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001284:	6878      	ldr	r0, [r7, #4]
 8001286:	f7ff ff29 	bl	80010dc <__NVIC_SetPriorityGrouping>
}
 800128a:	bf00      	nop
 800128c:	3708      	adds	r7, #8
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}

08001292 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001292:	b580      	push	{r7, lr}
 8001294:	b086      	sub	sp, #24
 8001296:	af00      	add	r7, sp, #0
 8001298:	4603      	mov	r3, r0
 800129a:	60b9      	str	r1, [r7, #8]
 800129c:	607a      	str	r2, [r7, #4]
 800129e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80012a0:	2300      	movs	r3, #0
 80012a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012a4:	f7ff ff3e 	bl	8001124 <__NVIC_GetPriorityGrouping>
 80012a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012aa:	687a      	ldr	r2, [r7, #4]
 80012ac:	68b9      	ldr	r1, [r7, #8]
 80012ae:	6978      	ldr	r0, [r7, #20]
 80012b0:	f7ff ff8e 	bl	80011d0 <NVIC_EncodePriority>
 80012b4:	4602      	mov	r2, r0
 80012b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012ba:	4611      	mov	r1, r2
 80012bc:	4618      	mov	r0, r3
 80012be:	f7ff ff5d 	bl	800117c <__NVIC_SetPriority>
}
 80012c2:	bf00      	nop
 80012c4:	3718      	adds	r7, #24
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}

080012ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012ca:	b580      	push	{r7, lr}
 80012cc:	b082      	sub	sp, #8
 80012ce:	af00      	add	r7, sp, #0
 80012d0:	4603      	mov	r3, r0
 80012d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012d8:	4618      	mov	r0, r3
 80012da:	f7ff ff31 	bl	8001140 <__NVIC_EnableIRQ>
}
 80012de:	bf00      	nop
 80012e0:	3708      	adds	r7, #8
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}

080012e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012e6:	b580      	push	{r7, lr}
 80012e8:	b082      	sub	sp, #8
 80012ea:	af00      	add	r7, sp, #0
 80012ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012ee:	6878      	ldr	r0, [r7, #4]
 80012f0:	f7ff ffa2 	bl	8001238 <SysTick_Config>
 80012f4:	4603      	mov	r3, r0
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3708      	adds	r7, #8
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}

080012fe <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80012fe:	b580      	push	{r7, lr}
 8001300:	b084      	sub	sp, #16
 8001302:	af00      	add	r7, sp, #0
 8001304:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800130a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800130c:	f7ff feb6 	bl	800107c <HAL_GetTick>
 8001310:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001318:	b2db      	uxtb	r3, r3
 800131a:	2b02      	cmp	r3, #2
 800131c:	d008      	beq.n	8001330 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	2280      	movs	r2, #128	; 0x80
 8001322:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2200      	movs	r2, #0
 8001328:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800132c:	2301      	movs	r3, #1
 800132e:	e052      	b.n	80013d6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	681a      	ldr	r2, [r3, #0]
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f022 0216 	bic.w	r2, r2, #22
 800133e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	695a      	ldr	r2, [r3, #20]
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800134e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001354:	2b00      	cmp	r3, #0
 8001356:	d103      	bne.n	8001360 <HAL_DMA_Abort+0x62>
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800135c:	2b00      	cmp	r3, #0
 800135e:	d007      	beq.n	8001370 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	681a      	ldr	r2, [r3, #0]
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f022 0208 	bic.w	r2, r2, #8
 800136e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	681a      	ldr	r2, [r3, #0]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f022 0201 	bic.w	r2, r2, #1
 800137e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001380:	e013      	b.n	80013aa <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001382:	f7ff fe7b 	bl	800107c <HAL_GetTick>
 8001386:	4602      	mov	r2, r0
 8001388:	68bb      	ldr	r3, [r7, #8]
 800138a:	1ad3      	subs	r3, r2, r3
 800138c:	2b05      	cmp	r3, #5
 800138e:	d90c      	bls.n	80013aa <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	2220      	movs	r2, #32
 8001394:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	2203      	movs	r2, #3
 800139a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	2200      	movs	r2, #0
 80013a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80013a6:	2303      	movs	r3, #3
 80013a8:	e015      	b.n	80013d6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f003 0301 	and.w	r3, r3, #1
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d1e4      	bne.n	8001382 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013bc:	223f      	movs	r2, #63	; 0x3f
 80013be:	409a      	lsls	r2, r3
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2201      	movs	r2, #1
 80013c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	2200      	movs	r2, #0
 80013d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80013d4:	2300      	movs	r3, #0
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	3710      	adds	r7, #16
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}

080013de <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80013de:	b480      	push	{r7}
 80013e0:	b083      	sub	sp, #12
 80013e2:	af00      	add	r7, sp, #0
 80013e4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80013ec:	b2db      	uxtb	r3, r3
 80013ee:	2b02      	cmp	r3, #2
 80013f0:	d004      	beq.n	80013fc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	2280      	movs	r2, #128	; 0x80
 80013f6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80013f8:	2301      	movs	r3, #1
 80013fa:	e00c      	b.n	8001416 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	2205      	movs	r2, #5
 8001400:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	681a      	ldr	r2, [r3, #0]
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f022 0201 	bic.w	r2, r2, #1
 8001412:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001414:	2300      	movs	r3, #0
}
 8001416:	4618      	mov	r0, r3
 8001418:	370c      	adds	r7, #12
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr
	...

08001424 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001424:	b480      	push	{r7}
 8001426:	b089      	sub	sp, #36	; 0x24
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
 800142c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800142e:	2300      	movs	r3, #0
 8001430:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001432:	2300      	movs	r3, #0
 8001434:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001436:	2300      	movs	r3, #0
 8001438:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800143a:	2300      	movs	r3, #0
 800143c:	61fb      	str	r3, [r7, #28]
 800143e:	e16b      	b.n	8001718 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001440:	2201      	movs	r2, #1
 8001442:	69fb      	ldr	r3, [r7, #28]
 8001444:	fa02 f303 	lsl.w	r3, r2, r3
 8001448:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	697a      	ldr	r2, [r7, #20]
 8001450:	4013      	ands	r3, r2
 8001452:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001454:	693a      	ldr	r2, [r7, #16]
 8001456:	697b      	ldr	r3, [r7, #20]
 8001458:	429a      	cmp	r2, r3
 800145a:	f040 815a 	bne.w	8001712 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	685b      	ldr	r3, [r3, #4]
 8001462:	f003 0303 	and.w	r3, r3, #3
 8001466:	2b01      	cmp	r3, #1
 8001468:	d005      	beq.n	8001476 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	685b      	ldr	r3, [r3, #4]
 800146e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001472:	2b02      	cmp	r3, #2
 8001474:	d130      	bne.n	80014d8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	689b      	ldr	r3, [r3, #8]
 800147a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800147c:	69fb      	ldr	r3, [r7, #28]
 800147e:	005b      	lsls	r3, r3, #1
 8001480:	2203      	movs	r2, #3
 8001482:	fa02 f303 	lsl.w	r3, r2, r3
 8001486:	43db      	mvns	r3, r3
 8001488:	69ba      	ldr	r2, [r7, #24]
 800148a:	4013      	ands	r3, r2
 800148c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	68da      	ldr	r2, [r3, #12]
 8001492:	69fb      	ldr	r3, [r7, #28]
 8001494:	005b      	lsls	r3, r3, #1
 8001496:	fa02 f303 	lsl.w	r3, r2, r3
 800149a:	69ba      	ldr	r2, [r7, #24]
 800149c:	4313      	orrs	r3, r2
 800149e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	69ba      	ldr	r2, [r7, #24]
 80014a4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80014ac:	2201      	movs	r2, #1
 80014ae:	69fb      	ldr	r3, [r7, #28]
 80014b0:	fa02 f303 	lsl.w	r3, r2, r3
 80014b4:	43db      	mvns	r3, r3
 80014b6:	69ba      	ldr	r2, [r7, #24]
 80014b8:	4013      	ands	r3, r2
 80014ba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	685b      	ldr	r3, [r3, #4]
 80014c0:	091b      	lsrs	r3, r3, #4
 80014c2:	f003 0201 	and.w	r2, r3, #1
 80014c6:	69fb      	ldr	r3, [r7, #28]
 80014c8:	fa02 f303 	lsl.w	r3, r2, r3
 80014cc:	69ba      	ldr	r2, [r7, #24]
 80014ce:	4313      	orrs	r3, r2
 80014d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	69ba      	ldr	r2, [r7, #24]
 80014d6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	f003 0303 	and.w	r3, r3, #3
 80014e0:	2b03      	cmp	r3, #3
 80014e2:	d017      	beq.n	8001514 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	68db      	ldr	r3, [r3, #12]
 80014e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80014ea:	69fb      	ldr	r3, [r7, #28]
 80014ec:	005b      	lsls	r3, r3, #1
 80014ee:	2203      	movs	r2, #3
 80014f0:	fa02 f303 	lsl.w	r3, r2, r3
 80014f4:	43db      	mvns	r3, r3
 80014f6:	69ba      	ldr	r2, [r7, #24]
 80014f8:	4013      	ands	r3, r2
 80014fa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	689a      	ldr	r2, [r3, #8]
 8001500:	69fb      	ldr	r3, [r7, #28]
 8001502:	005b      	lsls	r3, r3, #1
 8001504:	fa02 f303 	lsl.w	r3, r2, r3
 8001508:	69ba      	ldr	r2, [r7, #24]
 800150a:	4313      	orrs	r3, r2
 800150c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	69ba      	ldr	r2, [r7, #24]
 8001512:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	f003 0303 	and.w	r3, r3, #3
 800151c:	2b02      	cmp	r3, #2
 800151e:	d123      	bne.n	8001568 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001520:	69fb      	ldr	r3, [r7, #28]
 8001522:	08da      	lsrs	r2, r3, #3
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	3208      	adds	r2, #8
 8001528:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800152c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800152e:	69fb      	ldr	r3, [r7, #28]
 8001530:	f003 0307 	and.w	r3, r3, #7
 8001534:	009b      	lsls	r3, r3, #2
 8001536:	220f      	movs	r2, #15
 8001538:	fa02 f303 	lsl.w	r3, r2, r3
 800153c:	43db      	mvns	r3, r3
 800153e:	69ba      	ldr	r2, [r7, #24]
 8001540:	4013      	ands	r3, r2
 8001542:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	691a      	ldr	r2, [r3, #16]
 8001548:	69fb      	ldr	r3, [r7, #28]
 800154a:	f003 0307 	and.w	r3, r3, #7
 800154e:	009b      	lsls	r3, r3, #2
 8001550:	fa02 f303 	lsl.w	r3, r2, r3
 8001554:	69ba      	ldr	r2, [r7, #24]
 8001556:	4313      	orrs	r3, r2
 8001558:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800155a:	69fb      	ldr	r3, [r7, #28]
 800155c:	08da      	lsrs	r2, r3, #3
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	3208      	adds	r2, #8
 8001562:	69b9      	ldr	r1, [r7, #24]
 8001564:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800156e:	69fb      	ldr	r3, [r7, #28]
 8001570:	005b      	lsls	r3, r3, #1
 8001572:	2203      	movs	r2, #3
 8001574:	fa02 f303 	lsl.w	r3, r2, r3
 8001578:	43db      	mvns	r3, r3
 800157a:	69ba      	ldr	r2, [r7, #24]
 800157c:	4013      	ands	r3, r2
 800157e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	f003 0203 	and.w	r2, r3, #3
 8001588:	69fb      	ldr	r3, [r7, #28]
 800158a:	005b      	lsls	r3, r3, #1
 800158c:	fa02 f303 	lsl.w	r3, r2, r3
 8001590:	69ba      	ldr	r2, [r7, #24]
 8001592:	4313      	orrs	r3, r2
 8001594:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	69ba      	ldr	r2, [r7, #24]
 800159a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	f000 80b4 	beq.w	8001712 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015aa:	2300      	movs	r3, #0
 80015ac:	60fb      	str	r3, [r7, #12]
 80015ae:	4b60      	ldr	r3, [pc, #384]	; (8001730 <HAL_GPIO_Init+0x30c>)
 80015b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015b2:	4a5f      	ldr	r2, [pc, #380]	; (8001730 <HAL_GPIO_Init+0x30c>)
 80015b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015b8:	6453      	str	r3, [r2, #68]	; 0x44
 80015ba:	4b5d      	ldr	r3, [pc, #372]	; (8001730 <HAL_GPIO_Init+0x30c>)
 80015bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015c2:	60fb      	str	r3, [r7, #12]
 80015c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80015c6:	4a5b      	ldr	r2, [pc, #364]	; (8001734 <HAL_GPIO_Init+0x310>)
 80015c8:	69fb      	ldr	r3, [r7, #28]
 80015ca:	089b      	lsrs	r3, r3, #2
 80015cc:	3302      	adds	r3, #2
 80015ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80015d4:	69fb      	ldr	r3, [r7, #28]
 80015d6:	f003 0303 	and.w	r3, r3, #3
 80015da:	009b      	lsls	r3, r3, #2
 80015dc:	220f      	movs	r2, #15
 80015de:	fa02 f303 	lsl.w	r3, r2, r3
 80015e2:	43db      	mvns	r3, r3
 80015e4:	69ba      	ldr	r2, [r7, #24]
 80015e6:	4013      	ands	r3, r2
 80015e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	4a52      	ldr	r2, [pc, #328]	; (8001738 <HAL_GPIO_Init+0x314>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d02b      	beq.n	800164a <HAL_GPIO_Init+0x226>
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	4a51      	ldr	r2, [pc, #324]	; (800173c <HAL_GPIO_Init+0x318>)
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d025      	beq.n	8001646 <HAL_GPIO_Init+0x222>
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	4a50      	ldr	r2, [pc, #320]	; (8001740 <HAL_GPIO_Init+0x31c>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d01f      	beq.n	8001642 <HAL_GPIO_Init+0x21e>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4a4f      	ldr	r2, [pc, #316]	; (8001744 <HAL_GPIO_Init+0x320>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d019      	beq.n	800163e <HAL_GPIO_Init+0x21a>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	4a4e      	ldr	r2, [pc, #312]	; (8001748 <HAL_GPIO_Init+0x324>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d013      	beq.n	800163a <HAL_GPIO_Init+0x216>
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	4a4d      	ldr	r2, [pc, #308]	; (800174c <HAL_GPIO_Init+0x328>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d00d      	beq.n	8001636 <HAL_GPIO_Init+0x212>
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	4a4c      	ldr	r2, [pc, #304]	; (8001750 <HAL_GPIO_Init+0x32c>)
 800161e:	4293      	cmp	r3, r2
 8001620:	d007      	beq.n	8001632 <HAL_GPIO_Init+0x20e>
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	4a4b      	ldr	r2, [pc, #300]	; (8001754 <HAL_GPIO_Init+0x330>)
 8001626:	4293      	cmp	r3, r2
 8001628:	d101      	bne.n	800162e <HAL_GPIO_Init+0x20a>
 800162a:	2307      	movs	r3, #7
 800162c:	e00e      	b.n	800164c <HAL_GPIO_Init+0x228>
 800162e:	2308      	movs	r3, #8
 8001630:	e00c      	b.n	800164c <HAL_GPIO_Init+0x228>
 8001632:	2306      	movs	r3, #6
 8001634:	e00a      	b.n	800164c <HAL_GPIO_Init+0x228>
 8001636:	2305      	movs	r3, #5
 8001638:	e008      	b.n	800164c <HAL_GPIO_Init+0x228>
 800163a:	2304      	movs	r3, #4
 800163c:	e006      	b.n	800164c <HAL_GPIO_Init+0x228>
 800163e:	2303      	movs	r3, #3
 8001640:	e004      	b.n	800164c <HAL_GPIO_Init+0x228>
 8001642:	2302      	movs	r3, #2
 8001644:	e002      	b.n	800164c <HAL_GPIO_Init+0x228>
 8001646:	2301      	movs	r3, #1
 8001648:	e000      	b.n	800164c <HAL_GPIO_Init+0x228>
 800164a:	2300      	movs	r3, #0
 800164c:	69fa      	ldr	r2, [r7, #28]
 800164e:	f002 0203 	and.w	r2, r2, #3
 8001652:	0092      	lsls	r2, r2, #2
 8001654:	4093      	lsls	r3, r2
 8001656:	69ba      	ldr	r2, [r7, #24]
 8001658:	4313      	orrs	r3, r2
 800165a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800165c:	4935      	ldr	r1, [pc, #212]	; (8001734 <HAL_GPIO_Init+0x310>)
 800165e:	69fb      	ldr	r3, [r7, #28]
 8001660:	089b      	lsrs	r3, r3, #2
 8001662:	3302      	adds	r3, #2
 8001664:	69ba      	ldr	r2, [r7, #24]
 8001666:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800166a:	4b3b      	ldr	r3, [pc, #236]	; (8001758 <HAL_GPIO_Init+0x334>)
 800166c:	689b      	ldr	r3, [r3, #8]
 800166e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	43db      	mvns	r3, r3
 8001674:	69ba      	ldr	r2, [r7, #24]
 8001676:	4013      	ands	r3, r2
 8001678:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001682:	2b00      	cmp	r3, #0
 8001684:	d003      	beq.n	800168e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001686:	69ba      	ldr	r2, [r7, #24]
 8001688:	693b      	ldr	r3, [r7, #16]
 800168a:	4313      	orrs	r3, r2
 800168c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800168e:	4a32      	ldr	r2, [pc, #200]	; (8001758 <HAL_GPIO_Init+0x334>)
 8001690:	69bb      	ldr	r3, [r7, #24]
 8001692:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001694:	4b30      	ldr	r3, [pc, #192]	; (8001758 <HAL_GPIO_Init+0x334>)
 8001696:	68db      	ldr	r3, [r3, #12]
 8001698:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800169a:	693b      	ldr	r3, [r7, #16]
 800169c:	43db      	mvns	r3, r3
 800169e:	69ba      	ldr	r2, [r7, #24]
 80016a0:	4013      	ands	r3, r2
 80016a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d003      	beq.n	80016b8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80016b0:	69ba      	ldr	r2, [r7, #24]
 80016b2:	693b      	ldr	r3, [r7, #16]
 80016b4:	4313      	orrs	r3, r2
 80016b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80016b8:	4a27      	ldr	r2, [pc, #156]	; (8001758 <HAL_GPIO_Init+0x334>)
 80016ba:	69bb      	ldr	r3, [r7, #24]
 80016bc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80016be:	4b26      	ldr	r3, [pc, #152]	; (8001758 <HAL_GPIO_Init+0x334>)
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016c4:	693b      	ldr	r3, [r7, #16]
 80016c6:	43db      	mvns	r3, r3
 80016c8:	69ba      	ldr	r2, [r7, #24]
 80016ca:	4013      	ands	r3, r2
 80016cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d003      	beq.n	80016e2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80016da:	69ba      	ldr	r2, [r7, #24]
 80016dc:	693b      	ldr	r3, [r7, #16]
 80016de:	4313      	orrs	r3, r2
 80016e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80016e2:	4a1d      	ldr	r2, [pc, #116]	; (8001758 <HAL_GPIO_Init+0x334>)
 80016e4:	69bb      	ldr	r3, [r7, #24]
 80016e6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80016e8:	4b1b      	ldr	r3, [pc, #108]	; (8001758 <HAL_GPIO_Init+0x334>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016ee:	693b      	ldr	r3, [r7, #16]
 80016f0:	43db      	mvns	r3, r3
 80016f2:	69ba      	ldr	r2, [r7, #24]
 80016f4:	4013      	ands	r3, r2
 80016f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001700:	2b00      	cmp	r3, #0
 8001702:	d003      	beq.n	800170c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001704:	69ba      	ldr	r2, [r7, #24]
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	4313      	orrs	r3, r2
 800170a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800170c:	4a12      	ldr	r2, [pc, #72]	; (8001758 <HAL_GPIO_Init+0x334>)
 800170e:	69bb      	ldr	r3, [r7, #24]
 8001710:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001712:	69fb      	ldr	r3, [r7, #28]
 8001714:	3301      	adds	r3, #1
 8001716:	61fb      	str	r3, [r7, #28]
 8001718:	69fb      	ldr	r3, [r7, #28]
 800171a:	2b0f      	cmp	r3, #15
 800171c:	f67f ae90 	bls.w	8001440 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001720:	bf00      	nop
 8001722:	bf00      	nop
 8001724:	3724      	adds	r7, #36	; 0x24
 8001726:	46bd      	mov	sp, r7
 8001728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172c:	4770      	bx	lr
 800172e:	bf00      	nop
 8001730:	40023800 	.word	0x40023800
 8001734:	40013800 	.word	0x40013800
 8001738:	40020000 	.word	0x40020000
 800173c:	40020400 	.word	0x40020400
 8001740:	40020800 	.word	0x40020800
 8001744:	40020c00 	.word	0x40020c00
 8001748:	40021000 	.word	0x40021000
 800174c:	40021400 	.word	0x40021400
 8001750:	40021800 	.word	0x40021800
 8001754:	40021c00 	.word	0x40021c00
 8001758:	40013c00 	.word	0x40013c00

0800175c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800175c:	b480      	push	{r7}
 800175e:	b083      	sub	sp, #12
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
 8001764:	460b      	mov	r3, r1
 8001766:	807b      	strh	r3, [r7, #2]
 8001768:	4613      	mov	r3, r2
 800176a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800176c:	787b      	ldrb	r3, [r7, #1]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d003      	beq.n	800177a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001772:	887a      	ldrh	r2, [r7, #2]
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001778:	e003      	b.n	8001782 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800177a:	887b      	ldrh	r3, [r7, #2]
 800177c:	041a      	lsls	r2, r3, #16
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	619a      	str	r2, [r3, #24]
}
 8001782:	bf00      	nop
 8001784:	370c      	adds	r7, #12
 8001786:	46bd      	mov	sp, r7
 8001788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178c:	4770      	bx	lr

0800178e <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800178e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001790:	b08f      	sub	sp, #60	; 0x3c
 8001792:	af0a      	add	r7, sp, #40	; 0x28
 8001794:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d101      	bne.n	80017a0 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 800179c:	2301      	movs	r3, #1
 800179e:	e054      	b.n	800184a <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 80017ac:	b2db      	uxtb	r3, r3
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d106      	bne.n	80017c0 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2200      	movs	r2, #0
 80017b6:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80017ba:	6878      	ldr	r0, [r7, #4]
 80017bc:	f007 f9ea 	bl	8008b94 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	2203      	movs	r2, #3
 80017c4:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d102      	bne.n	80017da <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2200      	movs	r2, #0
 80017d8:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	4618      	mov	r0, r3
 80017e0:	f004 fa18 	bl	8005c14 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	603b      	str	r3, [r7, #0]
 80017ea:	687e      	ldr	r6, [r7, #4]
 80017ec:	466d      	mov	r5, sp
 80017ee:	f106 0410 	add.w	r4, r6, #16
 80017f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017f4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80017f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017f8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80017fa:	e894 0003 	ldmia.w	r4, {r0, r1}
 80017fe:	e885 0003 	stmia.w	r5, {r0, r1}
 8001802:	1d33      	adds	r3, r6, #4
 8001804:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001806:	6838      	ldr	r0, [r7, #0]
 8001808:	f004 f992 	bl	8005b30 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	2101      	movs	r1, #1
 8001812:	4618      	mov	r0, r3
 8001814:	f004 fa0f 	bl	8005c36 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	603b      	str	r3, [r7, #0]
 800181e:	687e      	ldr	r6, [r7, #4]
 8001820:	466d      	mov	r5, sp
 8001822:	f106 0410 	add.w	r4, r6, #16
 8001826:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001828:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800182a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800182c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800182e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001832:	e885 0003 	stmia.w	r5, {r0, r1}
 8001836:	1d33      	adds	r3, r6, #4
 8001838:	cb0e      	ldmia	r3, {r1, r2, r3}
 800183a:	6838      	ldr	r0, [r7, #0]
 800183c:	f004 fb98 	bl	8005f70 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	2201      	movs	r2, #1
 8001844:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8001848:	2300      	movs	r3, #0
}
 800184a:	4618      	mov	r0, r3
 800184c:	3714      	adds	r7, #20
 800184e:	46bd      	mov	sp, r7
 8001850:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001852 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8001852:	b590      	push	{r4, r7, lr}
 8001854:	b089      	sub	sp, #36	; 0x24
 8001856:	af04      	add	r7, sp, #16
 8001858:	6078      	str	r0, [r7, #4]
 800185a:	4608      	mov	r0, r1
 800185c:	4611      	mov	r1, r2
 800185e:	461a      	mov	r2, r3
 8001860:	4603      	mov	r3, r0
 8001862:	70fb      	strb	r3, [r7, #3]
 8001864:	460b      	mov	r3, r1
 8001866:	70bb      	strb	r3, [r7, #2]
 8001868:	4613      	mov	r3, r2
 800186a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001872:	2b01      	cmp	r3, #1
 8001874:	d101      	bne.n	800187a <HAL_HCD_HC_Init+0x28>
 8001876:	2302      	movs	r3, #2
 8001878:	e076      	b.n	8001968 <HAL_HCD_HC_Init+0x116>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2201      	movs	r2, #1
 800187e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8001882:	78fb      	ldrb	r3, [r7, #3]
 8001884:	687a      	ldr	r2, [r7, #4]
 8001886:	212c      	movs	r1, #44	; 0x2c
 8001888:	fb01 f303 	mul.w	r3, r1, r3
 800188c:	4413      	add	r3, r2
 800188e:	333d      	adds	r3, #61	; 0x3d
 8001890:	2200      	movs	r2, #0
 8001892:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001894:	78fb      	ldrb	r3, [r7, #3]
 8001896:	687a      	ldr	r2, [r7, #4]
 8001898:	212c      	movs	r1, #44	; 0x2c
 800189a:	fb01 f303 	mul.w	r3, r1, r3
 800189e:	4413      	add	r3, r2
 80018a0:	3338      	adds	r3, #56	; 0x38
 80018a2:	787a      	ldrb	r2, [r7, #1]
 80018a4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 80018a6:	78fb      	ldrb	r3, [r7, #3]
 80018a8:	687a      	ldr	r2, [r7, #4]
 80018aa:	212c      	movs	r1, #44	; 0x2c
 80018ac:	fb01 f303 	mul.w	r3, r1, r3
 80018b0:	4413      	add	r3, r2
 80018b2:	3340      	adds	r3, #64	; 0x40
 80018b4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80018b6:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80018b8:	78fb      	ldrb	r3, [r7, #3]
 80018ba:	687a      	ldr	r2, [r7, #4]
 80018bc:	212c      	movs	r1, #44	; 0x2c
 80018be:	fb01 f303 	mul.w	r3, r1, r3
 80018c2:	4413      	add	r3, r2
 80018c4:	3339      	adds	r3, #57	; 0x39
 80018c6:	78fa      	ldrb	r2, [r7, #3]
 80018c8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80018ca:	78fb      	ldrb	r3, [r7, #3]
 80018cc:	687a      	ldr	r2, [r7, #4]
 80018ce:	212c      	movs	r1, #44	; 0x2c
 80018d0:	fb01 f303 	mul.w	r3, r1, r3
 80018d4:	4413      	add	r3, r2
 80018d6:	333f      	adds	r3, #63	; 0x3f
 80018d8:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80018dc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80018de:	78fb      	ldrb	r3, [r7, #3]
 80018e0:	78ba      	ldrb	r2, [r7, #2]
 80018e2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80018e6:	b2d0      	uxtb	r0, r2
 80018e8:	687a      	ldr	r2, [r7, #4]
 80018ea:	212c      	movs	r1, #44	; 0x2c
 80018ec:	fb01 f303 	mul.w	r3, r1, r3
 80018f0:	4413      	add	r3, r2
 80018f2:	333a      	adds	r3, #58	; 0x3a
 80018f4:	4602      	mov	r2, r0
 80018f6:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 80018f8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	da09      	bge.n	8001914 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001900:	78fb      	ldrb	r3, [r7, #3]
 8001902:	687a      	ldr	r2, [r7, #4]
 8001904:	212c      	movs	r1, #44	; 0x2c
 8001906:	fb01 f303 	mul.w	r3, r1, r3
 800190a:	4413      	add	r3, r2
 800190c:	333b      	adds	r3, #59	; 0x3b
 800190e:	2201      	movs	r2, #1
 8001910:	701a      	strb	r2, [r3, #0]
 8001912:	e008      	b.n	8001926 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8001914:	78fb      	ldrb	r3, [r7, #3]
 8001916:	687a      	ldr	r2, [r7, #4]
 8001918:	212c      	movs	r1, #44	; 0x2c
 800191a:	fb01 f303 	mul.w	r3, r1, r3
 800191e:	4413      	add	r3, r2
 8001920:	333b      	adds	r3, #59	; 0x3b
 8001922:	2200      	movs	r2, #0
 8001924:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8001926:	78fb      	ldrb	r3, [r7, #3]
 8001928:	687a      	ldr	r2, [r7, #4]
 800192a:	212c      	movs	r1, #44	; 0x2c
 800192c:	fb01 f303 	mul.w	r3, r1, r3
 8001930:	4413      	add	r3, r2
 8001932:	333c      	adds	r3, #60	; 0x3c
 8001934:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001938:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6818      	ldr	r0, [r3, #0]
 800193e:	787c      	ldrb	r4, [r7, #1]
 8001940:	78ba      	ldrb	r2, [r7, #2]
 8001942:	78f9      	ldrb	r1, [r7, #3]
 8001944:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001946:	9302      	str	r3, [sp, #8]
 8001948:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800194c:	9301      	str	r3, [sp, #4]
 800194e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001952:	9300      	str	r3, [sp, #0]
 8001954:	4623      	mov	r3, r4
 8001956:	f004 fc91 	bl	800627c <USB_HC_Init>
 800195a:	4603      	mov	r3, r0
 800195c:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2200      	movs	r2, #0
 8001962:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8001966:	7bfb      	ldrb	r3, [r7, #15]
}
 8001968:	4618      	mov	r0, r3
 800196a:	3714      	adds	r7, #20
 800196c:	46bd      	mov	sp, r7
 800196e:	bd90      	pop	{r4, r7, pc}

08001970 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b084      	sub	sp, #16
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
 8001978:	460b      	mov	r3, r1
 800197a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800197c:	2300      	movs	r3, #0
 800197e:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001986:	2b01      	cmp	r3, #1
 8001988:	d101      	bne.n	800198e <HAL_HCD_HC_Halt+0x1e>
 800198a:	2302      	movs	r3, #2
 800198c:	e00f      	b.n	80019ae <HAL_HCD_HC_Halt+0x3e>
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2201      	movs	r2, #1
 8001992:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	78fa      	ldrb	r2, [r7, #3]
 800199c:	4611      	mov	r1, r2
 800199e:	4618      	mov	r0, r3
 80019a0:	f004 fee1 	bl	8006766 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2200      	movs	r2, #0
 80019a8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 80019ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	3710      	adds	r7, #16
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
	...

080019b8 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
 80019c0:	4608      	mov	r0, r1
 80019c2:	4611      	mov	r1, r2
 80019c4:	461a      	mov	r2, r3
 80019c6:	4603      	mov	r3, r0
 80019c8:	70fb      	strb	r3, [r7, #3]
 80019ca:	460b      	mov	r3, r1
 80019cc:	70bb      	strb	r3, [r7, #2]
 80019ce:	4613      	mov	r3, r2
 80019d0:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80019d2:	78fb      	ldrb	r3, [r7, #3]
 80019d4:	687a      	ldr	r2, [r7, #4]
 80019d6:	212c      	movs	r1, #44	; 0x2c
 80019d8:	fb01 f303 	mul.w	r3, r1, r3
 80019dc:	4413      	add	r3, r2
 80019de:	333b      	adds	r3, #59	; 0x3b
 80019e0:	78ba      	ldrb	r2, [r7, #2]
 80019e2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80019e4:	78fb      	ldrb	r3, [r7, #3]
 80019e6:	687a      	ldr	r2, [r7, #4]
 80019e8:	212c      	movs	r1, #44	; 0x2c
 80019ea:	fb01 f303 	mul.w	r3, r1, r3
 80019ee:	4413      	add	r3, r2
 80019f0:	333f      	adds	r3, #63	; 0x3f
 80019f2:	787a      	ldrb	r2, [r7, #1]
 80019f4:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80019f6:	7c3b      	ldrb	r3, [r7, #16]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d112      	bne.n	8001a22 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80019fc:	78fb      	ldrb	r3, [r7, #3]
 80019fe:	687a      	ldr	r2, [r7, #4]
 8001a00:	212c      	movs	r1, #44	; 0x2c
 8001a02:	fb01 f303 	mul.w	r3, r1, r3
 8001a06:	4413      	add	r3, r2
 8001a08:	3342      	adds	r3, #66	; 0x42
 8001a0a:	2203      	movs	r2, #3
 8001a0c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8001a0e:	78fb      	ldrb	r3, [r7, #3]
 8001a10:	687a      	ldr	r2, [r7, #4]
 8001a12:	212c      	movs	r1, #44	; 0x2c
 8001a14:	fb01 f303 	mul.w	r3, r1, r3
 8001a18:	4413      	add	r3, r2
 8001a1a:	333d      	adds	r3, #61	; 0x3d
 8001a1c:	7f3a      	ldrb	r2, [r7, #28]
 8001a1e:	701a      	strb	r2, [r3, #0]
 8001a20:	e008      	b.n	8001a34 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001a22:	78fb      	ldrb	r3, [r7, #3]
 8001a24:	687a      	ldr	r2, [r7, #4]
 8001a26:	212c      	movs	r1, #44	; 0x2c
 8001a28:	fb01 f303 	mul.w	r3, r1, r3
 8001a2c:	4413      	add	r3, r2
 8001a2e:	3342      	adds	r3, #66	; 0x42
 8001a30:	2202      	movs	r2, #2
 8001a32:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001a34:	787b      	ldrb	r3, [r7, #1]
 8001a36:	2b03      	cmp	r3, #3
 8001a38:	f200 80c6 	bhi.w	8001bc8 <HAL_HCD_HC_SubmitRequest+0x210>
 8001a3c:	a201      	add	r2, pc, #4	; (adr r2, 8001a44 <HAL_HCD_HC_SubmitRequest+0x8c>)
 8001a3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a42:	bf00      	nop
 8001a44:	08001a55 	.word	0x08001a55
 8001a48:	08001bb5 	.word	0x08001bb5
 8001a4c:	08001ab9 	.word	0x08001ab9
 8001a50:	08001b37 	.word	0x08001b37
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8001a54:	7c3b      	ldrb	r3, [r7, #16]
 8001a56:	2b01      	cmp	r3, #1
 8001a58:	f040 80b8 	bne.w	8001bcc <HAL_HCD_HC_SubmitRequest+0x214>
 8001a5c:	78bb      	ldrb	r3, [r7, #2]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	f040 80b4 	bne.w	8001bcc <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8001a64:	8b3b      	ldrh	r3, [r7, #24]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d108      	bne.n	8001a7c <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8001a6a:	78fb      	ldrb	r3, [r7, #3]
 8001a6c:	687a      	ldr	r2, [r7, #4]
 8001a6e:	212c      	movs	r1, #44	; 0x2c
 8001a70:	fb01 f303 	mul.w	r3, r1, r3
 8001a74:	4413      	add	r3, r2
 8001a76:	3355      	adds	r3, #85	; 0x55
 8001a78:	2201      	movs	r2, #1
 8001a7a:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001a7c:	78fb      	ldrb	r3, [r7, #3]
 8001a7e:	687a      	ldr	r2, [r7, #4]
 8001a80:	212c      	movs	r1, #44	; 0x2c
 8001a82:	fb01 f303 	mul.w	r3, r1, r3
 8001a86:	4413      	add	r3, r2
 8001a88:	3355      	adds	r3, #85	; 0x55
 8001a8a:	781b      	ldrb	r3, [r3, #0]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d109      	bne.n	8001aa4 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001a90:	78fb      	ldrb	r3, [r7, #3]
 8001a92:	687a      	ldr	r2, [r7, #4]
 8001a94:	212c      	movs	r1, #44	; 0x2c
 8001a96:	fb01 f303 	mul.w	r3, r1, r3
 8001a9a:	4413      	add	r3, r2
 8001a9c:	3342      	adds	r3, #66	; 0x42
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001aa2:	e093      	b.n	8001bcc <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001aa4:	78fb      	ldrb	r3, [r7, #3]
 8001aa6:	687a      	ldr	r2, [r7, #4]
 8001aa8:	212c      	movs	r1, #44	; 0x2c
 8001aaa:	fb01 f303 	mul.w	r3, r1, r3
 8001aae:	4413      	add	r3, r2
 8001ab0:	3342      	adds	r3, #66	; 0x42
 8001ab2:	2202      	movs	r2, #2
 8001ab4:	701a      	strb	r2, [r3, #0]
      break;
 8001ab6:	e089      	b.n	8001bcc <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001ab8:	78bb      	ldrb	r3, [r7, #2]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d11d      	bne.n	8001afa <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001abe:	78fb      	ldrb	r3, [r7, #3]
 8001ac0:	687a      	ldr	r2, [r7, #4]
 8001ac2:	212c      	movs	r1, #44	; 0x2c
 8001ac4:	fb01 f303 	mul.w	r3, r1, r3
 8001ac8:	4413      	add	r3, r2
 8001aca:	3355      	adds	r3, #85	; 0x55
 8001acc:	781b      	ldrb	r3, [r3, #0]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d109      	bne.n	8001ae6 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001ad2:	78fb      	ldrb	r3, [r7, #3]
 8001ad4:	687a      	ldr	r2, [r7, #4]
 8001ad6:	212c      	movs	r1, #44	; 0x2c
 8001ad8:	fb01 f303 	mul.w	r3, r1, r3
 8001adc:	4413      	add	r3, r2
 8001ade:	3342      	adds	r3, #66	; 0x42
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001ae4:	e073      	b.n	8001bce <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001ae6:	78fb      	ldrb	r3, [r7, #3]
 8001ae8:	687a      	ldr	r2, [r7, #4]
 8001aea:	212c      	movs	r1, #44	; 0x2c
 8001aec:	fb01 f303 	mul.w	r3, r1, r3
 8001af0:	4413      	add	r3, r2
 8001af2:	3342      	adds	r3, #66	; 0x42
 8001af4:	2202      	movs	r2, #2
 8001af6:	701a      	strb	r2, [r3, #0]
      break;
 8001af8:	e069      	b.n	8001bce <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001afa:	78fb      	ldrb	r3, [r7, #3]
 8001afc:	687a      	ldr	r2, [r7, #4]
 8001afe:	212c      	movs	r1, #44	; 0x2c
 8001b00:	fb01 f303 	mul.w	r3, r1, r3
 8001b04:	4413      	add	r3, r2
 8001b06:	3354      	adds	r3, #84	; 0x54
 8001b08:	781b      	ldrb	r3, [r3, #0]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d109      	bne.n	8001b22 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001b0e:	78fb      	ldrb	r3, [r7, #3]
 8001b10:	687a      	ldr	r2, [r7, #4]
 8001b12:	212c      	movs	r1, #44	; 0x2c
 8001b14:	fb01 f303 	mul.w	r3, r1, r3
 8001b18:	4413      	add	r3, r2
 8001b1a:	3342      	adds	r3, #66	; 0x42
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	701a      	strb	r2, [r3, #0]
      break;
 8001b20:	e055      	b.n	8001bce <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001b22:	78fb      	ldrb	r3, [r7, #3]
 8001b24:	687a      	ldr	r2, [r7, #4]
 8001b26:	212c      	movs	r1, #44	; 0x2c
 8001b28:	fb01 f303 	mul.w	r3, r1, r3
 8001b2c:	4413      	add	r3, r2
 8001b2e:	3342      	adds	r3, #66	; 0x42
 8001b30:	2202      	movs	r2, #2
 8001b32:	701a      	strb	r2, [r3, #0]
      break;
 8001b34:	e04b      	b.n	8001bce <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001b36:	78bb      	ldrb	r3, [r7, #2]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d11d      	bne.n	8001b78 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001b3c:	78fb      	ldrb	r3, [r7, #3]
 8001b3e:	687a      	ldr	r2, [r7, #4]
 8001b40:	212c      	movs	r1, #44	; 0x2c
 8001b42:	fb01 f303 	mul.w	r3, r1, r3
 8001b46:	4413      	add	r3, r2
 8001b48:	3355      	adds	r3, #85	; 0x55
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d109      	bne.n	8001b64 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001b50:	78fb      	ldrb	r3, [r7, #3]
 8001b52:	687a      	ldr	r2, [r7, #4]
 8001b54:	212c      	movs	r1, #44	; 0x2c
 8001b56:	fb01 f303 	mul.w	r3, r1, r3
 8001b5a:	4413      	add	r3, r2
 8001b5c:	3342      	adds	r3, #66	; 0x42
 8001b5e:	2200      	movs	r2, #0
 8001b60:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001b62:	e034      	b.n	8001bce <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001b64:	78fb      	ldrb	r3, [r7, #3]
 8001b66:	687a      	ldr	r2, [r7, #4]
 8001b68:	212c      	movs	r1, #44	; 0x2c
 8001b6a:	fb01 f303 	mul.w	r3, r1, r3
 8001b6e:	4413      	add	r3, r2
 8001b70:	3342      	adds	r3, #66	; 0x42
 8001b72:	2202      	movs	r2, #2
 8001b74:	701a      	strb	r2, [r3, #0]
      break;
 8001b76:	e02a      	b.n	8001bce <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001b78:	78fb      	ldrb	r3, [r7, #3]
 8001b7a:	687a      	ldr	r2, [r7, #4]
 8001b7c:	212c      	movs	r1, #44	; 0x2c
 8001b7e:	fb01 f303 	mul.w	r3, r1, r3
 8001b82:	4413      	add	r3, r2
 8001b84:	3354      	adds	r3, #84	; 0x54
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d109      	bne.n	8001ba0 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001b8c:	78fb      	ldrb	r3, [r7, #3]
 8001b8e:	687a      	ldr	r2, [r7, #4]
 8001b90:	212c      	movs	r1, #44	; 0x2c
 8001b92:	fb01 f303 	mul.w	r3, r1, r3
 8001b96:	4413      	add	r3, r2
 8001b98:	3342      	adds	r3, #66	; 0x42
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	701a      	strb	r2, [r3, #0]
      break;
 8001b9e:	e016      	b.n	8001bce <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001ba0:	78fb      	ldrb	r3, [r7, #3]
 8001ba2:	687a      	ldr	r2, [r7, #4]
 8001ba4:	212c      	movs	r1, #44	; 0x2c
 8001ba6:	fb01 f303 	mul.w	r3, r1, r3
 8001baa:	4413      	add	r3, r2
 8001bac:	3342      	adds	r3, #66	; 0x42
 8001bae:	2202      	movs	r2, #2
 8001bb0:	701a      	strb	r2, [r3, #0]
      break;
 8001bb2:	e00c      	b.n	8001bce <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001bb4:	78fb      	ldrb	r3, [r7, #3]
 8001bb6:	687a      	ldr	r2, [r7, #4]
 8001bb8:	212c      	movs	r1, #44	; 0x2c
 8001bba:	fb01 f303 	mul.w	r3, r1, r3
 8001bbe:	4413      	add	r3, r2
 8001bc0:	3342      	adds	r3, #66	; 0x42
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	701a      	strb	r2, [r3, #0]
      break;
 8001bc6:	e002      	b.n	8001bce <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8001bc8:	bf00      	nop
 8001bca:	e000      	b.n	8001bce <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8001bcc:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001bce:	78fb      	ldrb	r3, [r7, #3]
 8001bd0:	687a      	ldr	r2, [r7, #4]
 8001bd2:	212c      	movs	r1, #44	; 0x2c
 8001bd4:	fb01 f303 	mul.w	r3, r1, r3
 8001bd8:	4413      	add	r3, r2
 8001bda:	3344      	adds	r3, #68	; 0x44
 8001bdc:	697a      	ldr	r2, [r7, #20]
 8001bde:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001be0:	78fb      	ldrb	r3, [r7, #3]
 8001be2:	8b3a      	ldrh	r2, [r7, #24]
 8001be4:	6879      	ldr	r1, [r7, #4]
 8001be6:	202c      	movs	r0, #44	; 0x2c
 8001be8:	fb00 f303 	mul.w	r3, r0, r3
 8001bec:	440b      	add	r3, r1
 8001bee:	334c      	adds	r3, #76	; 0x4c
 8001bf0:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001bf2:	78fb      	ldrb	r3, [r7, #3]
 8001bf4:	687a      	ldr	r2, [r7, #4]
 8001bf6:	212c      	movs	r1, #44	; 0x2c
 8001bf8:	fb01 f303 	mul.w	r3, r1, r3
 8001bfc:	4413      	add	r3, r2
 8001bfe:	3360      	adds	r3, #96	; 0x60
 8001c00:	2200      	movs	r2, #0
 8001c02:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001c04:	78fb      	ldrb	r3, [r7, #3]
 8001c06:	687a      	ldr	r2, [r7, #4]
 8001c08:	212c      	movs	r1, #44	; 0x2c
 8001c0a:	fb01 f303 	mul.w	r3, r1, r3
 8001c0e:	4413      	add	r3, r2
 8001c10:	3350      	adds	r3, #80	; 0x50
 8001c12:	2200      	movs	r2, #0
 8001c14:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001c16:	78fb      	ldrb	r3, [r7, #3]
 8001c18:	687a      	ldr	r2, [r7, #4]
 8001c1a:	212c      	movs	r1, #44	; 0x2c
 8001c1c:	fb01 f303 	mul.w	r3, r1, r3
 8001c20:	4413      	add	r3, r2
 8001c22:	3339      	adds	r3, #57	; 0x39
 8001c24:	78fa      	ldrb	r2, [r7, #3]
 8001c26:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001c28:	78fb      	ldrb	r3, [r7, #3]
 8001c2a:	687a      	ldr	r2, [r7, #4]
 8001c2c:	212c      	movs	r1, #44	; 0x2c
 8001c2e:	fb01 f303 	mul.w	r3, r1, r3
 8001c32:	4413      	add	r3, r2
 8001c34:	3361      	adds	r3, #97	; 0x61
 8001c36:	2200      	movs	r2, #0
 8001c38:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6818      	ldr	r0, [r3, #0]
 8001c3e:	78fb      	ldrb	r3, [r7, #3]
 8001c40:	222c      	movs	r2, #44	; 0x2c
 8001c42:	fb02 f303 	mul.w	r3, r2, r3
 8001c46:	3338      	adds	r3, #56	; 0x38
 8001c48:	687a      	ldr	r2, [r7, #4]
 8001c4a:	18d1      	adds	r1, r2, r3
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	691b      	ldr	r3, [r3, #16]
 8001c50:	b2db      	uxtb	r3, r3
 8001c52:	461a      	mov	r2, r3
 8001c54:	f004 fc34 	bl	80064c0 <USB_HC_StartXfer>
 8001c58:	4603      	mov	r3, r0
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	3708      	adds	r7, #8
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop

08001c64 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b086      	sub	sp, #24
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001c72:	693b      	ldr	r3, [r7, #16]
 8001c74:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f004 f935 	bl	8005eea <USB_GetMode>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b01      	cmp	r3, #1
 8001c84:	f040 80f6 	bne.w	8001e74 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f004 f919 	bl	8005ec4 <USB_ReadInterrupts>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	f000 80ec 	beq.w	8001e72 <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f004 f910 	bl	8005ec4 <USB_ReadInterrupts>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001caa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001cae:	d104      	bne.n	8001cba <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001cb8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f004 f900 	bl	8005ec4 <USB_ReadInterrupts>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001cca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001cce:	d104      	bne.n	8001cda <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001cd8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f004 f8f0 	bl	8005ec4 <USB_ReadInterrupts>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001cea:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001cee:	d104      	bne.n	8001cfa <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001cf8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f004 f8e0 	bl	8005ec4 <USB_ReadInterrupts>
 8001d04:	4603      	mov	r3, r0
 8001d06:	f003 0302 	and.w	r3, r3, #2
 8001d0a:	2b02      	cmp	r3, #2
 8001d0c:	d103      	bne.n	8001d16 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	2202      	movs	r2, #2
 8001d14:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f004 f8d2 	bl	8005ec4 <USB_ReadInterrupts>
 8001d20:	4603      	mov	r3, r0
 8001d22:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001d26:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001d2a:	d11c      	bne.n	8001d66 <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001d34:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f003 0301 	and.w	r3, r3, #1
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d10f      	bne.n	8001d66 <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001d46:	2110      	movs	r1, #16
 8001d48:	6938      	ldr	r0, [r7, #16]
 8001d4a:	f003 ffc1 	bl	8005cd0 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001d4e:	6938      	ldr	r0, [r7, #16]
 8001d50:	f003 fff2 	bl	8005d38 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	2101      	movs	r1, #1
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f004 f9c8 	bl	80060f0 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001d60:	6878      	ldr	r0, [r7, #4]
 8001d62:	f006 ff95 	bl	8008c90 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f004 f8aa 	bl	8005ec4 <USB_ReadInterrupts>
 8001d70:	4603      	mov	r3, r0
 8001d72:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001d76:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d7a:	d102      	bne.n	8001d82 <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8001d7c:	6878      	ldr	r0, [r7, #4]
 8001d7e:	f001 f89e 	bl	8002ebe <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4618      	mov	r0, r3
 8001d88:	f004 f89c 	bl	8005ec4 <USB_ReadInterrupts>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	f003 0308 	and.w	r3, r3, #8
 8001d92:	2b08      	cmp	r3, #8
 8001d94:	d106      	bne.n	8001da4 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001d96:	6878      	ldr	r0, [r7, #4]
 8001d98:	f006 ff5e 	bl	8008c58 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	2208      	movs	r2, #8
 8001da2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4618      	mov	r0, r3
 8001daa:	f004 f88b 	bl	8005ec4 <USB_ReadInterrupts>
 8001dae:	4603      	mov	r3, r0
 8001db0:	f003 0310 	and.w	r3, r3, #16
 8001db4:	2b10      	cmp	r3, #16
 8001db6:	d101      	bne.n	8001dbc <HAL_HCD_IRQHandler+0x158>
 8001db8:	2301      	movs	r3, #1
 8001dba:	e000      	b.n	8001dbe <HAL_HCD_IRQHandler+0x15a>
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d012      	beq.n	8001de8 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	699a      	ldr	r2, [r3, #24]
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f022 0210 	bic.w	r2, r2, #16
 8001dd0:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001dd2:	6878      	ldr	r0, [r7, #4]
 8001dd4:	f000 ffa1 	bl	8002d1a <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	699a      	ldr	r2, [r3, #24]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f042 0210 	orr.w	r2, r2, #16
 8001de6:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4618      	mov	r0, r3
 8001dee:	f004 f869 	bl	8005ec4 <USB_ReadInterrupts>
 8001df2:	4603      	mov	r3, r0
 8001df4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001df8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001dfc:	d13a      	bne.n	8001e74 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4618      	mov	r0, r3
 8001e04:	f004 fc9e 	bl	8006744 <USB_HC_ReadInterrupt>
 8001e08:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	617b      	str	r3, [r7, #20]
 8001e0e:	e025      	b.n	8001e5c <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	f003 030f 	and.w	r3, r3, #15
 8001e16:	68ba      	ldr	r2, [r7, #8]
 8001e18:	fa22 f303 	lsr.w	r3, r2, r3
 8001e1c:	f003 0301 	and.w	r3, r3, #1
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d018      	beq.n	8001e56 <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	015a      	lsls	r2, r3, #5
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	4413      	add	r3, r2
 8001e2c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001e36:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001e3a:	d106      	bne.n	8001e4a <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	b2db      	uxtb	r3, r3
 8001e40:	4619      	mov	r1, r3
 8001e42:	6878      	ldr	r0, [r7, #4]
 8001e44:	f000 f8ab 	bl	8001f9e <HCD_HC_IN_IRQHandler>
 8001e48:	e005      	b.n	8001e56 <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001e4a:	697b      	ldr	r3, [r7, #20]
 8001e4c:	b2db      	uxtb	r3, r3
 8001e4e:	4619      	mov	r1, r3
 8001e50:	6878      	ldr	r0, [r7, #4]
 8001e52:	f000 fbf9 	bl	8002648 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001e56:	697b      	ldr	r3, [r7, #20]
 8001e58:	3301      	adds	r3, #1
 8001e5a:	617b      	str	r3, [r7, #20]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	689b      	ldr	r3, [r3, #8]
 8001e60:	697a      	ldr	r2, [r7, #20]
 8001e62:	429a      	cmp	r2, r3
 8001e64:	d3d4      	bcc.n	8001e10 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001e6e:	615a      	str	r2, [r3, #20]
 8001e70:	e000      	b.n	8001e74 <HAL_HCD_IRQHandler+0x210>
      return;
 8001e72:	bf00      	nop
    }
  }
}
 8001e74:	3718      	adds	r7, #24
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}

08001e7a <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001e7a:	b580      	push	{r7, lr}
 8001e7c:	b082      	sub	sp, #8
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001e88:	2b01      	cmp	r3, #1
 8001e8a:	d101      	bne.n	8001e90 <HAL_HCD_Start+0x16>
 8001e8c:	2302      	movs	r3, #2
 8001e8e:	e013      	b.n	8001eb8 <HAL_HCD_Start+0x3e>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2201      	movs	r2, #1
 8001e94:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	2101      	movs	r1, #1
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f004 f98a 	bl	80061b8 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f003 fea2 	bl	8005bf2 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001eb6:	2300      	movs	r3, #0
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	3708      	adds	r7, #8
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}

08001ec0 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b082      	sub	sp, #8
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001ece:	2b01      	cmp	r3, #1
 8001ed0:	d101      	bne.n	8001ed6 <HAL_HCD_Stop+0x16>
 8001ed2:	2302      	movs	r3, #2
 8001ed4:	e00d      	b.n	8001ef2 <HAL_HCD_Stop+0x32>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2201      	movs	r2, #1
 8001eda:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f004 fd78 	bl	80069d8 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2200      	movs	r2, #0
 8001eec:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001ef0:	2300      	movs	r3, #0
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	3708      	adds	r7, #8
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}

08001efa <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001efa:	b580      	push	{r7, lr}
 8001efc:	b082      	sub	sp, #8
 8001efe:	af00      	add	r7, sp, #0
 8001f00:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4618      	mov	r0, r3
 8001f08:	f004 f92c 	bl	8006164 <USB_ResetPort>
 8001f0c:	4603      	mov	r3, r0
}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	3708      	adds	r7, #8
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}

08001f16 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001f16:	b480      	push	{r7}
 8001f18:	b083      	sub	sp, #12
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	6078      	str	r0, [r7, #4]
 8001f1e:	460b      	mov	r3, r1
 8001f20:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001f22:	78fb      	ldrb	r3, [r7, #3]
 8001f24:	687a      	ldr	r2, [r7, #4]
 8001f26:	212c      	movs	r1, #44	; 0x2c
 8001f28:	fb01 f303 	mul.w	r3, r1, r3
 8001f2c:	4413      	add	r3, r2
 8001f2e:	3360      	adds	r3, #96	; 0x60
 8001f30:	781b      	ldrb	r3, [r3, #0]
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	370c      	adds	r7, #12
 8001f36:	46bd      	mov	sp, r7
 8001f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3c:	4770      	bx	lr

08001f3e <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001f3e:	b480      	push	{r7}
 8001f40:	b083      	sub	sp, #12
 8001f42:	af00      	add	r7, sp, #0
 8001f44:	6078      	str	r0, [r7, #4]
 8001f46:	460b      	mov	r3, r1
 8001f48:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001f4a:	78fb      	ldrb	r3, [r7, #3]
 8001f4c:	687a      	ldr	r2, [r7, #4]
 8001f4e:	212c      	movs	r1, #44	; 0x2c
 8001f50:	fb01 f303 	mul.w	r3, r1, r3
 8001f54:	4413      	add	r3, r2
 8001f56:	3350      	adds	r3, #80	; 0x50
 8001f58:	681b      	ldr	r3, [r3, #0]
}
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	370c      	adds	r7, #12
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f64:	4770      	bx	lr

08001f66 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001f66:	b580      	push	{r7, lr}
 8001f68:	b082      	sub	sp, #8
 8001f6a:	af00      	add	r7, sp, #0
 8001f6c:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4618      	mov	r0, r3
 8001f74:	f004 f970 	bl	8006258 <USB_GetCurrentFrame>
 8001f78:	4603      	mov	r3, r0
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	3708      	adds	r7, #8
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}

08001f82 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001f82:	b580      	push	{r7, lr}
 8001f84:	b082      	sub	sp, #8
 8001f86:	af00      	add	r7, sp, #0
 8001f88:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f004 f94b 	bl	800622a <USB_GetHostSpeed>
 8001f94:	4603      	mov	r3, r0
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	3708      	adds	r7, #8
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}

08001f9e <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001f9e:	b580      	push	{r7, lr}
 8001fa0:	b086      	sub	sp, #24
 8001fa2:	af00      	add	r7, sp, #0
 8001fa4:	6078      	str	r0, [r7, #4]
 8001fa6:	460b      	mov	r3, r1
 8001fa8:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001fb0:	697b      	ldr	r3, [r7, #20]
 8001fb2:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8001fb4:	78fb      	ldrb	r3, [r7, #3]
 8001fb6:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	015a      	lsls	r2, r3, #5
 8001fbc:	693b      	ldr	r3, [r7, #16]
 8001fbe:	4413      	add	r3, r2
 8001fc0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fc4:	689b      	ldr	r3, [r3, #8]
 8001fc6:	f003 0304 	and.w	r3, r3, #4
 8001fca:	2b04      	cmp	r3, #4
 8001fcc:	d11a      	bne.n	8002004 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	015a      	lsls	r2, r3, #5
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	4413      	add	r3, r2
 8001fd6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fda:	461a      	mov	r2, r3
 8001fdc:	2304      	movs	r3, #4
 8001fde:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001fe0:	687a      	ldr	r2, [r7, #4]
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	212c      	movs	r1, #44	; 0x2c
 8001fe6:	fb01 f303 	mul.w	r3, r1, r3
 8001fea:	4413      	add	r3, r2
 8001fec:	3361      	adds	r3, #97	; 0x61
 8001fee:	2206      	movs	r2, #6
 8001ff0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	68fa      	ldr	r2, [r7, #12]
 8001ff8:	b2d2      	uxtb	r2, r2
 8001ffa:	4611      	mov	r1, r2
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f004 fbb2 	bl	8006766 <USB_HC_Halt>
 8002002:	e0af      	b.n	8002164 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	015a      	lsls	r2, r3, #5
 8002008:	693b      	ldr	r3, [r7, #16]
 800200a:	4413      	add	r3, r2
 800200c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002010:	689b      	ldr	r3, [r3, #8]
 8002012:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002016:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800201a:	d11b      	bne.n	8002054 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	015a      	lsls	r2, r3, #5
 8002020:	693b      	ldr	r3, [r7, #16]
 8002022:	4413      	add	r3, r2
 8002024:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002028:	461a      	mov	r2, r3
 800202a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800202e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8002030:	687a      	ldr	r2, [r7, #4]
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	212c      	movs	r1, #44	; 0x2c
 8002036:	fb01 f303 	mul.w	r3, r1, r3
 800203a:	4413      	add	r3, r2
 800203c:	3361      	adds	r3, #97	; 0x61
 800203e:	2207      	movs	r2, #7
 8002040:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	68fa      	ldr	r2, [r7, #12]
 8002048:	b2d2      	uxtb	r2, r2
 800204a:	4611      	mov	r1, r2
 800204c:	4618      	mov	r0, r3
 800204e:	f004 fb8a 	bl	8006766 <USB_HC_Halt>
 8002052:	e087      	b.n	8002164 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	015a      	lsls	r2, r3, #5
 8002058:	693b      	ldr	r3, [r7, #16]
 800205a:	4413      	add	r3, r2
 800205c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002060:	689b      	ldr	r3, [r3, #8]
 8002062:	f003 0320 	and.w	r3, r3, #32
 8002066:	2b20      	cmp	r3, #32
 8002068:	d109      	bne.n	800207e <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	015a      	lsls	r2, r3, #5
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	4413      	add	r3, r2
 8002072:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002076:	461a      	mov	r2, r3
 8002078:	2320      	movs	r3, #32
 800207a:	6093      	str	r3, [r2, #8]
 800207c:	e072      	b.n	8002164 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	015a      	lsls	r2, r3, #5
 8002082:	693b      	ldr	r3, [r7, #16]
 8002084:	4413      	add	r3, r2
 8002086:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800208a:	689b      	ldr	r3, [r3, #8]
 800208c:	f003 0308 	and.w	r3, r3, #8
 8002090:	2b08      	cmp	r3, #8
 8002092:	d11a      	bne.n	80020ca <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	015a      	lsls	r2, r3, #5
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	4413      	add	r3, r2
 800209c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020a0:	461a      	mov	r2, r3
 80020a2:	2308      	movs	r3, #8
 80020a4:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 80020a6:	687a      	ldr	r2, [r7, #4]
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	212c      	movs	r1, #44	; 0x2c
 80020ac:	fb01 f303 	mul.w	r3, r1, r3
 80020b0:	4413      	add	r3, r2
 80020b2:	3361      	adds	r3, #97	; 0x61
 80020b4:	2205      	movs	r2, #5
 80020b6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	68fa      	ldr	r2, [r7, #12]
 80020be:	b2d2      	uxtb	r2, r2
 80020c0:	4611      	mov	r1, r2
 80020c2:	4618      	mov	r0, r3
 80020c4:	f004 fb4f 	bl	8006766 <USB_HC_Halt>
 80020c8:	e04c      	b.n	8002164 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	015a      	lsls	r2, r3, #5
 80020ce:	693b      	ldr	r3, [r7, #16]
 80020d0:	4413      	add	r3, r2
 80020d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020d6:	689b      	ldr	r3, [r3, #8]
 80020d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020e0:	d11b      	bne.n	800211a <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	015a      	lsls	r2, r3, #5
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	4413      	add	r3, r2
 80020ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020ee:	461a      	mov	r2, r3
 80020f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80020f4:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80020f6:	687a      	ldr	r2, [r7, #4]
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	212c      	movs	r1, #44	; 0x2c
 80020fc:	fb01 f303 	mul.w	r3, r1, r3
 8002100:	4413      	add	r3, r2
 8002102:	3361      	adds	r3, #97	; 0x61
 8002104:	2208      	movs	r2, #8
 8002106:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	68fa      	ldr	r2, [r7, #12]
 800210e:	b2d2      	uxtb	r2, r2
 8002110:	4611      	mov	r1, r2
 8002112:	4618      	mov	r0, r3
 8002114:	f004 fb27 	bl	8006766 <USB_HC_Halt>
 8002118:	e024      	b.n	8002164 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	015a      	lsls	r2, r3, #5
 800211e:	693b      	ldr	r3, [r7, #16]
 8002120:	4413      	add	r3, r2
 8002122:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800212c:	2b80      	cmp	r3, #128	; 0x80
 800212e:	d119      	bne.n	8002164 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	015a      	lsls	r2, r3, #5
 8002134:	693b      	ldr	r3, [r7, #16]
 8002136:	4413      	add	r3, r2
 8002138:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800213c:	461a      	mov	r2, r3
 800213e:	2380      	movs	r3, #128	; 0x80
 8002140:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002142:	687a      	ldr	r2, [r7, #4]
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	212c      	movs	r1, #44	; 0x2c
 8002148:	fb01 f303 	mul.w	r3, r1, r3
 800214c:	4413      	add	r3, r2
 800214e:	3361      	adds	r3, #97	; 0x61
 8002150:	2206      	movs	r2, #6
 8002152:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	68fa      	ldr	r2, [r7, #12]
 800215a:	b2d2      	uxtb	r2, r2
 800215c:	4611      	mov	r1, r2
 800215e:	4618      	mov	r0, r3
 8002160:	f004 fb01 	bl	8006766 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	015a      	lsls	r2, r3, #5
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	4413      	add	r3, r2
 800216c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002170:	689b      	ldr	r3, [r3, #8]
 8002172:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002176:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800217a:	d112      	bne.n	80021a2 <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	68fa      	ldr	r2, [r7, #12]
 8002182:	b2d2      	uxtb	r2, r2
 8002184:	4611      	mov	r1, r2
 8002186:	4618      	mov	r0, r3
 8002188:	f004 faed 	bl	8006766 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	015a      	lsls	r2, r3, #5
 8002190:	693b      	ldr	r3, [r7, #16]
 8002192:	4413      	add	r3, r2
 8002194:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002198:	461a      	mov	r2, r3
 800219a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800219e:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80021a0:	e24e      	b.n	8002640 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	015a      	lsls	r2, r3, #5
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	4413      	add	r3, r2
 80021aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021ae:	689b      	ldr	r3, [r3, #8]
 80021b0:	f003 0301 	and.w	r3, r3, #1
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	f040 80df 	bne.w	8002378 <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	691b      	ldr	r3, [r3, #16]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d019      	beq.n	80021f6 <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 80021c2:	687a      	ldr	r2, [r7, #4]
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	212c      	movs	r1, #44	; 0x2c
 80021c8:	fb01 f303 	mul.w	r3, r1, r3
 80021cc:	4413      	add	r3, r2
 80021ce:	3348      	adds	r3, #72	; 0x48
 80021d0:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	0159      	lsls	r1, r3, #5
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	440b      	add	r3, r1
 80021da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021de:	691b      	ldr	r3, [r3, #16]
 80021e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 80021e4:	1ad2      	subs	r2, r2, r3
 80021e6:	6879      	ldr	r1, [r7, #4]
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	202c      	movs	r0, #44	; 0x2c
 80021ec:	fb00 f303 	mul.w	r3, r0, r3
 80021f0:	440b      	add	r3, r1
 80021f2:	3350      	adds	r3, #80	; 0x50
 80021f4:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 80021f6:	687a      	ldr	r2, [r7, #4]
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	212c      	movs	r1, #44	; 0x2c
 80021fc:	fb01 f303 	mul.w	r3, r1, r3
 8002200:	4413      	add	r3, r2
 8002202:	3361      	adds	r3, #97	; 0x61
 8002204:	2201      	movs	r2, #1
 8002206:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002208:	687a      	ldr	r2, [r7, #4]
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	212c      	movs	r1, #44	; 0x2c
 800220e:	fb01 f303 	mul.w	r3, r1, r3
 8002212:	4413      	add	r3, r2
 8002214:	335c      	adds	r3, #92	; 0x5c
 8002216:	2200      	movs	r2, #0
 8002218:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	015a      	lsls	r2, r3, #5
 800221e:	693b      	ldr	r3, [r7, #16]
 8002220:	4413      	add	r3, r2
 8002222:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002226:	461a      	mov	r2, r3
 8002228:	2301      	movs	r3, #1
 800222a:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800222c:	687a      	ldr	r2, [r7, #4]
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	212c      	movs	r1, #44	; 0x2c
 8002232:	fb01 f303 	mul.w	r3, r1, r3
 8002236:	4413      	add	r3, r2
 8002238:	333f      	adds	r3, #63	; 0x3f
 800223a:	781b      	ldrb	r3, [r3, #0]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d009      	beq.n	8002254 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8002240:	687a      	ldr	r2, [r7, #4]
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	212c      	movs	r1, #44	; 0x2c
 8002246:	fb01 f303 	mul.w	r3, r1, r3
 800224a:	4413      	add	r3, r2
 800224c:	333f      	adds	r3, #63	; 0x3f
 800224e:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002250:	2b02      	cmp	r3, #2
 8002252:	d111      	bne.n	8002278 <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	68fa      	ldr	r2, [r7, #12]
 800225a:	b2d2      	uxtb	r2, r2
 800225c:	4611      	mov	r1, r2
 800225e:	4618      	mov	r0, r3
 8002260:	f004 fa81 	bl	8006766 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	015a      	lsls	r2, r3, #5
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	4413      	add	r3, r2
 800226c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002270:	461a      	mov	r2, r3
 8002272:	2310      	movs	r3, #16
 8002274:	6093      	str	r3, [r2, #8]
 8002276:	e03a      	b.n	80022ee <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8002278:	687a      	ldr	r2, [r7, #4]
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	212c      	movs	r1, #44	; 0x2c
 800227e:	fb01 f303 	mul.w	r3, r1, r3
 8002282:	4413      	add	r3, r2
 8002284:	333f      	adds	r3, #63	; 0x3f
 8002286:	781b      	ldrb	r3, [r3, #0]
 8002288:	2b03      	cmp	r3, #3
 800228a:	d009      	beq.n	80022a0 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 800228c:	687a      	ldr	r2, [r7, #4]
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	212c      	movs	r1, #44	; 0x2c
 8002292:	fb01 f303 	mul.w	r3, r1, r3
 8002296:	4413      	add	r3, r2
 8002298:	333f      	adds	r3, #63	; 0x3f
 800229a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 800229c:	2b01      	cmp	r3, #1
 800229e:	d126      	bne.n	80022ee <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	015a      	lsls	r2, r3, #5
 80022a4:	693b      	ldr	r3, [r7, #16]
 80022a6:	4413      	add	r3, r2
 80022a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	68fa      	ldr	r2, [r7, #12]
 80022b0:	0151      	lsls	r1, r2, #5
 80022b2:	693a      	ldr	r2, [r7, #16]
 80022b4:	440a      	add	r2, r1
 80022b6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80022ba:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80022be:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80022c0:	687a      	ldr	r2, [r7, #4]
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	212c      	movs	r1, #44	; 0x2c
 80022c6:	fb01 f303 	mul.w	r3, r1, r3
 80022ca:	4413      	add	r3, r2
 80022cc:	3360      	adds	r3, #96	; 0x60
 80022ce:	2201      	movs	r2, #1
 80022d0:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	b2d9      	uxtb	r1, r3
 80022d6:	687a      	ldr	r2, [r7, #4]
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	202c      	movs	r0, #44	; 0x2c
 80022dc:	fb00 f303 	mul.w	r3, r0, r3
 80022e0:	4413      	add	r3, r2
 80022e2:	3360      	adds	r3, #96	; 0x60
 80022e4:	781b      	ldrb	r3, [r3, #0]
 80022e6:	461a      	mov	r2, r3
 80022e8:	6878      	ldr	r0, [r7, #4]
 80022ea:	f006 fcdf 	bl	8008cac <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	691b      	ldr	r3, [r3, #16]
 80022f2:	2b01      	cmp	r3, #1
 80022f4:	d12b      	bne.n	800234e <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 80022f6:	687a      	ldr	r2, [r7, #4]
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	212c      	movs	r1, #44	; 0x2c
 80022fc:	fb01 f303 	mul.w	r3, r1, r3
 8002300:	4413      	add	r3, r2
 8002302:	3348      	adds	r3, #72	; 0x48
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	6879      	ldr	r1, [r7, #4]
 8002308:	68fa      	ldr	r2, [r7, #12]
 800230a:	202c      	movs	r0, #44	; 0x2c
 800230c:	fb00 f202 	mul.w	r2, r0, r2
 8002310:	440a      	add	r2, r1
 8002312:	3240      	adds	r2, #64	; 0x40
 8002314:	8812      	ldrh	r2, [r2, #0]
 8002316:	fbb3 f3f2 	udiv	r3, r3, r2
 800231a:	f003 0301 	and.w	r3, r3, #1
 800231e:	2b00      	cmp	r3, #0
 8002320:	f000 818e 	beq.w	8002640 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8002324:	687a      	ldr	r2, [r7, #4]
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	212c      	movs	r1, #44	; 0x2c
 800232a:	fb01 f303 	mul.w	r3, r1, r3
 800232e:	4413      	add	r3, r2
 8002330:	3354      	adds	r3, #84	; 0x54
 8002332:	781b      	ldrb	r3, [r3, #0]
 8002334:	f083 0301 	eor.w	r3, r3, #1
 8002338:	b2d8      	uxtb	r0, r3
 800233a:	687a      	ldr	r2, [r7, #4]
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	212c      	movs	r1, #44	; 0x2c
 8002340:	fb01 f303 	mul.w	r3, r1, r3
 8002344:	4413      	add	r3, r2
 8002346:	3354      	adds	r3, #84	; 0x54
 8002348:	4602      	mov	r2, r0
 800234a:	701a      	strb	r2, [r3, #0]
}
 800234c:	e178      	b.n	8002640 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 800234e:	687a      	ldr	r2, [r7, #4]
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	212c      	movs	r1, #44	; 0x2c
 8002354:	fb01 f303 	mul.w	r3, r1, r3
 8002358:	4413      	add	r3, r2
 800235a:	3354      	adds	r3, #84	; 0x54
 800235c:	781b      	ldrb	r3, [r3, #0]
 800235e:	f083 0301 	eor.w	r3, r3, #1
 8002362:	b2d8      	uxtb	r0, r3
 8002364:	687a      	ldr	r2, [r7, #4]
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	212c      	movs	r1, #44	; 0x2c
 800236a:	fb01 f303 	mul.w	r3, r1, r3
 800236e:	4413      	add	r3, r2
 8002370:	3354      	adds	r3, #84	; 0x54
 8002372:	4602      	mov	r2, r0
 8002374:	701a      	strb	r2, [r3, #0]
}
 8002376:	e163      	b.n	8002640 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	015a      	lsls	r2, r3, #5
 800237c:	693b      	ldr	r3, [r7, #16]
 800237e:	4413      	add	r3, r2
 8002380:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	f003 0302 	and.w	r3, r3, #2
 800238a:	2b02      	cmp	r3, #2
 800238c:	f040 80f6 	bne.w	800257c <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002390:	687a      	ldr	r2, [r7, #4]
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	212c      	movs	r1, #44	; 0x2c
 8002396:	fb01 f303 	mul.w	r3, r1, r3
 800239a:	4413      	add	r3, r2
 800239c:	3361      	adds	r3, #97	; 0x61
 800239e:	781b      	ldrb	r3, [r3, #0]
 80023a0:	2b01      	cmp	r3, #1
 80023a2:	d109      	bne.n	80023b8 <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80023a4:	687a      	ldr	r2, [r7, #4]
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	212c      	movs	r1, #44	; 0x2c
 80023aa:	fb01 f303 	mul.w	r3, r1, r3
 80023ae:	4413      	add	r3, r2
 80023b0:	3360      	adds	r3, #96	; 0x60
 80023b2:	2201      	movs	r2, #1
 80023b4:	701a      	strb	r2, [r3, #0]
 80023b6:	e0c9      	b.n	800254c <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80023b8:	687a      	ldr	r2, [r7, #4]
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	212c      	movs	r1, #44	; 0x2c
 80023be:	fb01 f303 	mul.w	r3, r1, r3
 80023c2:	4413      	add	r3, r2
 80023c4:	3361      	adds	r3, #97	; 0x61
 80023c6:	781b      	ldrb	r3, [r3, #0]
 80023c8:	2b05      	cmp	r3, #5
 80023ca:	d109      	bne.n	80023e0 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 80023cc:	687a      	ldr	r2, [r7, #4]
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	212c      	movs	r1, #44	; 0x2c
 80023d2:	fb01 f303 	mul.w	r3, r1, r3
 80023d6:	4413      	add	r3, r2
 80023d8:	3360      	adds	r3, #96	; 0x60
 80023da:	2205      	movs	r2, #5
 80023dc:	701a      	strb	r2, [r3, #0]
 80023de:	e0b5      	b.n	800254c <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80023e0:	687a      	ldr	r2, [r7, #4]
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	212c      	movs	r1, #44	; 0x2c
 80023e6:	fb01 f303 	mul.w	r3, r1, r3
 80023ea:	4413      	add	r3, r2
 80023ec:	3361      	adds	r3, #97	; 0x61
 80023ee:	781b      	ldrb	r3, [r3, #0]
 80023f0:	2b06      	cmp	r3, #6
 80023f2:	d009      	beq.n	8002408 <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80023f4:	687a      	ldr	r2, [r7, #4]
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	212c      	movs	r1, #44	; 0x2c
 80023fa:	fb01 f303 	mul.w	r3, r1, r3
 80023fe:	4413      	add	r3, r2
 8002400:	3361      	adds	r3, #97	; 0x61
 8002402:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002404:	2b08      	cmp	r3, #8
 8002406:	d150      	bne.n	80024aa <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 8002408:	687a      	ldr	r2, [r7, #4]
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	212c      	movs	r1, #44	; 0x2c
 800240e:	fb01 f303 	mul.w	r3, r1, r3
 8002412:	4413      	add	r3, r2
 8002414:	335c      	adds	r3, #92	; 0x5c
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	1c5a      	adds	r2, r3, #1
 800241a:	6879      	ldr	r1, [r7, #4]
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	202c      	movs	r0, #44	; 0x2c
 8002420:	fb00 f303 	mul.w	r3, r0, r3
 8002424:	440b      	add	r3, r1
 8002426:	335c      	adds	r3, #92	; 0x5c
 8002428:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800242a:	687a      	ldr	r2, [r7, #4]
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	212c      	movs	r1, #44	; 0x2c
 8002430:	fb01 f303 	mul.w	r3, r1, r3
 8002434:	4413      	add	r3, r2
 8002436:	335c      	adds	r3, #92	; 0x5c
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	2b02      	cmp	r3, #2
 800243c:	d912      	bls.n	8002464 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800243e:	687a      	ldr	r2, [r7, #4]
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	212c      	movs	r1, #44	; 0x2c
 8002444:	fb01 f303 	mul.w	r3, r1, r3
 8002448:	4413      	add	r3, r2
 800244a:	335c      	adds	r3, #92	; 0x5c
 800244c:	2200      	movs	r2, #0
 800244e:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002450:	687a      	ldr	r2, [r7, #4]
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	212c      	movs	r1, #44	; 0x2c
 8002456:	fb01 f303 	mul.w	r3, r1, r3
 800245a:	4413      	add	r3, r2
 800245c:	3360      	adds	r3, #96	; 0x60
 800245e:	2204      	movs	r2, #4
 8002460:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002462:	e073      	b.n	800254c <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002464:	687a      	ldr	r2, [r7, #4]
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	212c      	movs	r1, #44	; 0x2c
 800246a:	fb01 f303 	mul.w	r3, r1, r3
 800246e:	4413      	add	r3, r2
 8002470:	3360      	adds	r3, #96	; 0x60
 8002472:	2202      	movs	r2, #2
 8002474:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	015a      	lsls	r2, r3, #5
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	4413      	add	r3, r2
 800247e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002486:	68bb      	ldr	r3, [r7, #8]
 8002488:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800248c:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002494:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	015a      	lsls	r2, r3, #5
 800249a:	693b      	ldr	r3, [r7, #16]
 800249c:	4413      	add	r3, r2
 800249e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024a2:	461a      	mov	r2, r3
 80024a4:	68bb      	ldr	r3, [r7, #8]
 80024a6:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80024a8:	e050      	b.n	800254c <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80024aa:	687a      	ldr	r2, [r7, #4]
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	212c      	movs	r1, #44	; 0x2c
 80024b0:	fb01 f303 	mul.w	r3, r1, r3
 80024b4:	4413      	add	r3, r2
 80024b6:	3361      	adds	r3, #97	; 0x61
 80024b8:	781b      	ldrb	r3, [r3, #0]
 80024ba:	2b03      	cmp	r3, #3
 80024bc:	d122      	bne.n	8002504 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80024be:	687a      	ldr	r2, [r7, #4]
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	212c      	movs	r1, #44	; 0x2c
 80024c4:	fb01 f303 	mul.w	r3, r1, r3
 80024c8:	4413      	add	r3, r2
 80024ca:	3360      	adds	r3, #96	; 0x60
 80024cc:	2202      	movs	r2, #2
 80024ce:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	015a      	lsls	r2, r3, #5
 80024d4:	693b      	ldr	r3, [r7, #16]
 80024d6:	4413      	add	r3, r2
 80024d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80024e0:	68bb      	ldr	r3, [r7, #8]
 80024e2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80024e6:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80024ee:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	015a      	lsls	r2, r3, #5
 80024f4:	693b      	ldr	r3, [r7, #16]
 80024f6:	4413      	add	r3, r2
 80024f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024fc:	461a      	mov	r2, r3
 80024fe:	68bb      	ldr	r3, [r7, #8]
 8002500:	6013      	str	r3, [r2, #0]
 8002502:	e023      	b.n	800254c <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8002504:	687a      	ldr	r2, [r7, #4]
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	212c      	movs	r1, #44	; 0x2c
 800250a:	fb01 f303 	mul.w	r3, r1, r3
 800250e:	4413      	add	r3, r2
 8002510:	3361      	adds	r3, #97	; 0x61
 8002512:	781b      	ldrb	r3, [r3, #0]
 8002514:	2b07      	cmp	r3, #7
 8002516:	d119      	bne.n	800254c <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 8002518:	687a      	ldr	r2, [r7, #4]
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	212c      	movs	r1, #44	; 0x2c
 800251e:	fb01 f303 	mul.w	r3, r1, r3
 8002522:	4413      	add	r3, r2
 8002524:	335c      	adds	r3, #92	; 0x5c
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	1c5a      	adds	r2, r3, #1
 800252a:	6879      	ldr	r1, [r7, #4]
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	202c      	movs	r0, #44	; 0x2c
 8002530:	fb00 f303 	mul.w	r3, r0, r3
 8002534:	440b      	add	r3, r1
 8002536:	335c      	adds	r3, #92	; 0x5c
 8002538:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 800253a:	687a      	ldr	r2, [r7, #4]
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	212c      	movs	r1, #44	; 0x2c
 8002540:	fb01 f303 	mul.w	r3, r1, r3
 8002544:	4413      	add	r3, r2
 8002546:	3360      	adds	r3, #96	; 0x60
 8002548:	2204      	movs	r2, #4
 800254a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	015a      	lsls	r2, r3, #5
 8002550:	693b      	ldr	r3, [r7, #16]
 8002552:	4413      	add	r3, r2
 8002554:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002558:	461a      	mov	r2, r3
 800255a:	2302      	movs	r3, #2
 800255c:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	b2d9      	uxtb	r1, r3
 8002562:	687a      	ldr	r2, [r7, #4]
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	202c      	movs	r0, #44	; 0x2c
 8002568:	fb00 f303 	mul.w	r3, r0, r3
 800256c:	4413      	add	r3, r2
 800256e:	3360      	adds	r3, #96	; 0x60
 8002570:	781b      	ldrb	r3, [r3, #0]
 8002572:	461a      	mov	r2, r3
 8002574:	6878      	ldr	r0, [r7, #4]
 8002576:	f006 fb99 	bl	8008cac <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800257a:	e061      	b.n	8002640 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	015a      	lsls	r2, r3, #5
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	4413      	add	r3, r2
 8002584:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002588:	689b      	ldr	r3, [r3, #8]
 800258a:	f003 0310 	and.w	r3, r3, #16
 800258e:	2b10      	cmp	r3, #16
 8002590:	d156      	bne.n	8002640 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8002592:	687a      	ldr	r2, [r7, #4]
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	212c      	movs	r1, #44	; 0x2c
 8002598:	fb01 f303 	mul.w	r3, r1, r3
 800259c:	4413      	add	r3, r2
 800259e:	333f      	adds	r3, #63	; 0x3f
 80025a0:	781b      	ldrb	r3, [r3, #0]
 80025a2:	2b03      	cmp	r3, #3
 80025a4:	d111      	bne.n	80025ca <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80025a6:	687a      	ldr	r2, [r7, #4]
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	212c      	movs	r1, #44	; 0x2c
 80025ac:	fb01 f303 	mul.w	r3, r1, r3
 80025b0:	4413      	add	r3, r2
 80025b2:	335c      	adds	r3, #92	; 0x5c
 80025b4:	2200      	movs	r2, #0
 80025b6:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	68fa      	ldr	r2, [r7, #12]
 80025be:	b2d2      	uxtb	r2, r2
 80025c0:	4611      	mov	r1, r2
 80025c2:	4618      	mov	r0, r3
 80025c4:	f004 f8cf 	bl	8006766 <USB_HC_Halt>
 80025c8:	e031      	b.n	800262e <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80025ca:	687a      	ldr	r2, [r7, #4]
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	212c      	movs	r1, #44	; 0x2c
 80025d0:	fb01 f303 	mul.w	r3, r1, r3
 80025d4:	4413      	add	r3, r2
 80025d6:	333f      	adds	r3, #63	; 0x3f
 80025d8:	781b      	ldrb	r3, [r3, #0]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d009      	beq.n	80025f2 <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80025de:	687a      	ldr	r2, [r7, #4]
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	212c      	movs	r1, #44	; 0x2c
 80025e4:	fb01 f303 	mul.w	r3, r1, r3
 80025e8:	4413      	add	r3, r2
 80025ea:	333f      	adds	r3, #63	; 0x3f
 80025ec:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80025ee:	2b02      	cmp	r3, #2
 80025f0:	d11d      	bne.n	800262e <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80025f2:	687a      	ldr	r2, [r7, #4]
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	212c      	movs	r1, #44	; 0x2c
 80025f8:	fb01 f303 	mul.w	r3, r1, r3
 80025fc:	4413      	add	r3, r2
 80025fe:	335c      	adds	r3, #92	; 0x5c
 8002600:	2200      	movs	r2, #0
 8002602:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	691b      	ldr	r3, [r3, #16]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d110      	bne.n	800262e <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 800260c:	687a      	ldr	r2, [r7, #4]
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	212c      	movs	r1, #44	; 0x2c
 8002612:	fb01 f303 	mul.w	r3, r1, r3
 8002616:	4413      	add	r3, r2
 8002618:	3361      	adds	r3, #97	; 0x61
 800261a:	2203      	movs	r2, #3
 800261c:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	68fa      	ldr	r2, [r7, #12]
 8002624:	b2d2      	uxtb	r2, r2
 8002626:	4611      	mov	r1, r2
 8002628:	4618      	mov	r0, r3
 800262a:	f004 f89c 	bl	8006766 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	015a      	lsls	r2, r3, #5
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	4413      	add	r3, r2
 8002636:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800263a:	461a      	mov	r2, r3
 800263c:	2310      	movs	r3, #16
 800263e:	6093      	str	r3, [r2, #8]
}
 8002640:	bf00      	nop
 8002642:	3718      	adds	r7, #24
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}

08002648 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b088      	sub	sp, #32
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
 8002650:	460b      	mov	r3, r1
 8002652:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800265a:	69fb      	ldr	r3, [r7, #28]
 800265c:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 800265e:	78fb      	ldrb	r3, [r7, #3]
 8002660:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8002662:	697b      	ldr	r3, [r7, #20]
 8002664:	015a      	lsls	r2, r3, #5
 8002666:	69bb      	ldr	r3, [r7, #24]
 8002668:	4413      	add	r3, r2
 800266a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800266e:	689b      	ldr	r3, [r3, #8]
 8002670:	f003 0304 	and.w	r3, r3, #4
 8002674:	2b04      	cmp	r3, #4
 8002676:	d11a      	bne.n	80026ae <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	015a      	lsls	r2, r3, #5
 800267c:	69bb      	ldr	r3, [r7, #24]
 800267e:	4413      	add	r3, r2
 8002680:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002684:	461a      	mov	r2, r3
 8002686:	2304      	movs	r3, #4
 8002688:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 800268a:	687a      	ldr	r2, [r7, #4]
 800268c:	697b      	ldr	r3, [r7, #20]
 800268e:	212c      	movs	r1, #44	; 0x2c
 8002690:	fb01 f303 	mul.w	r3, r1, r3
 8002694:	4413      	add	r3, r2
 8002696:	3361      	adds	r3, #97	; 0x61
 8002698:	2206      	movs	r2, #6
 800269a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	697a      	ldr	r2, [r7, #20]
 80026a2:	b2d2      	uxtb	r2, r2
 80026a4:	4611      	mov	r1, r2
 80026a6:	4618      	mov	r0, r3
 80026a8:	f004 f85d 	bl	8006766 <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 80026ac:	e331      	b.n	8002d12 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80026ae:	697b      	ldr	r3, [r7, #20]
 80026b0:	015a      	lsls	r2, r3, #5
 80026b2:	69bb      	ldr	r3, [r7, #24]
 80026b4:	4413      	add	r3, r2
 80026b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026ba:	689b      	ldr	r3, [r3, #8]
 80026bc:	f003 0320 	and.w	r3, r3, #32
 80026c0:	2b20      	cmp	r3, #32
 80026c2:	d12e      	bne.n	8002722 <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	015a      	lsls	r2, r3, #5
 80026c8:	69bb      	ldr	r3, [r7, #24]
 80026ca:	4413      	add	r3, r2
 80026cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026d0:	461a      	mov	r2, r3
 80026d2:	2320      	movs	r3, #32
 80026d4:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80026d6:	687a      	ldr	r2, [r7, #4]
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	212c      	movs	r1, #44	; 0x2c
 80026dc:	fb01 f303 	mul.w	r3, r1, r3
 80026e0:	4413      	add	r3, r2
 80026e2:	333d      	adds	r3, #61	; 0x3d
 80026e4:	781b      	ldrb	r3, [r3, #0]
 80026e6:	2b01      	cmp	r3, #1
 80026e8:	f040 8313 	bne.w	8002d12 <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 80026ec:	687a      	ldr	r2, [r7, #4]
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	212c      	movs	r1, #44	; 0x2c
 80026f2:	fb01 f303 	mul.w	r3, r1, r3
 80026f6:	4413      	add	r3, r2
 80026f8:	333d      	adds	r3, #61	; 0x3d
 80026fa:	2200      	movs	r2, #0
 80026fc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80026fe:	687a      	ldr	r2, [r7, #4]
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	212c      	movs	r1, #44	; 0x2c
 8002704:	fb01 f303 	mul.w	r3, r1, r3
 8002708:	4413      	add	r3, r2
 800270a:	3360      	adds	r3, #96	; 0x60
 800270c:	2202      	movs	r2, #2
 800270e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	697a      	ldr	r2, [r7, #20]
 8002716:	b2d2      	uxtb	r2, r2
 8002718:	4611      	mov	r1, r2
 800271a:	4618      	mov	r0, r3
 800271c:	f004 f823 	bl	8006766 <USB_HC_Halt>
}
 8002720:	e2f7      	b.n	8002d12 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	015a      	lsls	r2, r3, #5
 8002726:	69bb      	ldr	r3, [r7, #24]
 8002728:	4413      	add	r3, r2
 800272a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002734:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002738:	d112      	bne.n	8002760 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	015a      	lsls	r2, r3, #5
 800273e:	69bb      	ldr	r3, [r7, #24]
 8002740:	4413      	add	r3, r2
 8002742:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002746:	461a      	mov	r2, r3
 8002748:	f44f 7300 	mov.w	r3, #512	; 0x200
 800274c:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	697a      	ldr	r2, [r7, #20]
 8002754:	b2d2      	uxtb	r2, r2
 8002756:	4611      	mov	r1, r2
 8002758:	4618      	mov	r0, r3
 800275a:	f004 f804 	bl	8006766 <USB_HC_Halt>
}
 800275e:	e2d8      	b.n	8002d12 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	015a      	lsls	r2, r3, #5
 8002764:	69bb      	ldr	r3, [r7, #24]
 8002766:	4413      	add	r3, r2
 8002768:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800276c:	689b      	ldr	r3, [r3, #8]
 800276e:	f003 0301 	and.w	r3, r3, #1
 8002772:	2b01      	cmp	r3, #1
 8002774:	d140      	bne.n	80027f8 <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002776:	687a      	ldr	r2, [r7, #4]
 8002778:	697b      	ldr	r3, [r7, #20]
 800277a:	212c      	movs	r1, #44	; 0x2c
 800277c:	fb01 f303 	mul.w	r3, r1, r3
 8002780:	4413      	add	r3, r2
 8002782:	335c      	adds	r3, #92	; 0x5c
 8002784:	2200      	movs	r2, #0
 8002786:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8002788:	697b      	ldr	r3, [r7, #20]
 800278a:	015a      	lsls	r2, r3, #5
 800278c:	69bb      	ldr	r3, [r7, #24]
 800278e:	4413      	add	r3, r2
 8002790:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002794:	689b      	ldr	r3, [r3, #8]
 8002796:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800279a:	2b40      	cmp	r3, #64	; 0x40
 800279c:	d111      	bne.n	80027c2 <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 800279e:	687a      	ldr	r2, [r7, #4]
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	212c      	movs	r1, #44	; 0x2c
 80027a4:	fb01 f303 	mul.w	r3, r1, r3
 80027a8:	4413      	add	r3, r2
 80027aa:	333d      	adds	r3, #61	; 0x3d
 80027ac:	2201      	movs	r2, #1
 80027ae:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	015a      	lsls	r2, r3, #5
 80027b4:	69bb      	ldr	r3, [r7, #24]
 80027b6:	4413      	add	r3, r2
 80027b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027bc:	461a      	mov	r2, r3
 80027be:	2340      	movs	r3, #64	; 0x40
 80027c0:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80027c2:	697b      	ldr	r3, [r7, #20]
 80027c4:	015a      	lsls	r2, r3, #5
 80027c6:	69bb      	ldr	r3, [r7, #24]
 80027c8:	4413      	add	r3, r2
 80027ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027ce:	461a      	mov	r2, r3
 80027d0:	2301      	movs	r3, #1
 80027d2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80027d4:	687a      	ldr	r2, [r7, #4]
 80027d6:	697b      	ldr	r3, [r7, #20]
 80027d8:	212c      	movs	r1, #44	; 0x2c
 80027da:	fb01 f303 	mul.w	r3, r1, r3
 80027de:	4413      	add	r3, r2
 80027e0:	3361      	adds	r3, #97	; 0x61
 80027e2:	2201      	movs	r2, #1
 80027e4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	697a      	ldr	r2, [r7, #20]
 80027ec:	b2d2      	uxtb	r2, r2
 80027ee:	4611      	mov	r1, r2
 80027f0:	4618      	mov	r0, r3
 80027f2:	f003 ffb8 	bl	8006766 <USB_HC_Halt>
}
 80027f6:	e28c      	b.n	8002d12 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80027f8:	697b      	ldr	r3, [r7, #20]
 80027fa:	015a      	lsls	r2, r3, #5
 80027fc:	69bb      	ldr	r3, [r7, #24]
 80027fe:	4413      	add	r3, r2
 8002800:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800280a:	2b40      	cmp	r3, #64	; 0x40
 800280c:	d12c      	bne.n	8002868 <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 800280e:	687a      	ldr	r2, [r7, #4]
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	212c      	movs	r1, #44	; 0x2c
 8002814:	fb01 f303 	mul.w	r3, r1, r3
 8002818:	4413      	add	r3, r2
 800281a:	3361      	adds	r3, #97	; 0x61
 800281c:	2204      	movs	r2, #4
 800281e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8002820:	687a      	ldr	r2, [r7, #4]
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	212c      	movs	r1, #44	; 0x2c
 8002826:	fb01 f303 	mul.w	r3, r1, r3
 800282a:	4413      	add	r3, r2
 800282c:	333d      	adds	r3, #61	; 0x3d
 800282e:	2201      	movs	r2, #1
 8002830:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002832:	687a      	ldr	r2, [r7, #4]
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	212c      	movs	r1, #44	; 0x2c
 8002838:	fb01 f303 	mul.w	r3, r1, r3
 800283c:	4413      	add	r3, r2
 800283e:	335c      	adds	r3, #92	; 0x5c
 8002840:	2200      	movs	r2, #0
 8002842:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	697a      	ldr	r2, [r7, #20]
 800284a:	b2d2      	uxtb	r2, r2
 800284c:	4611      	mov	r1, r2
 800284e:	4618      	mov	r0, r3
 8002850:	f003 ff89 	bl	8006766 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	015a      	lsls	r2, r3, #5
 8002858:	69bb      	ldr	r3, [r7, #24]
 800285a:	4413      	add	r3, r2
 800285c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002860:	461a      	mov	r2, r3
 8002862:	2340      	movs	r3, #64	; 0x40
 8002864:	6093      	str	r3, [r2, #8]
}
 8002866:	e254      	b.n	8002d12 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002868:	697b      	ldr	r3, [r7, #20]
 800286a:	015a      	lsls	r2, r3, #5
 800286c:	69bb      	ldr	r3, [r7, #24]
 800286e:	4413      	add	r3, r2
 8002870:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	f003 0308 	and.w	r3, r3, #8
 800287a:	2b08      	cmp	r3, #8
 800287c:	d11a      	bne.n	80028b4 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 800287e:	697b      	ldr	r3, [r7, #20]
 8002880:	015a      	lsls	r2, r3, #5
 8002882:	69bb      	ldr	r3, [r7, #24]
 8002884:	4413      	add	r3, r2
 8002886:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800288a:	461a      	mov	r2, r3
 800288c:	2308      	movs	r3, #8
 800288e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8002890:	687a      	ldr	r2, [r7, #4]
 8002892:	697b      	ldr	r3, [r7, #20]
 8002894:	212c      	movs	r1, #44	; 0x2c
 8002896:	fb01 f303 	mul.w	r3, r1, r3
 800289a:	4413      	add	r3, r2
 800289c:	3361      	adds	r3, #97	; 0x61
 800289e:	2205      	movs	r2, #5
 80028a0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	697a      	ldr	r2, [r7, #20]
 80028a8:	b2d2      	uxtb	r2, r2
 80028aa:	4611      	mov	r1, r2
 80028ac:	4618      	mov	r0, r3
 80028ae:	f003 ff5a 	bl	8006766 <USB_HC_Halt>
}
 80028b2:	e22e      	b.n	8002d12 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	015a      	lsls	r2, r3, #5
 80028b8:	69bb      	ldr	r3, [r7, #24]
 80028ba:	4413      	add	r3, r2
 80028bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	f003 0310 	and.w	r3, r3, #16
 80028c6:	2b10      	cmp	r3, #16
 80028c8:	d140      	bne.n	800294c <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80028ca:	687a      	ldr	r2, [r7, #4]
 80028cc:	697b      	ldr	r3, [r7, #20]
 80028ce:	212c      	movs	r1, #44	; 0x2c
 80028d0:	fb01 f303 	mul.w	r3, r1, r3
 80028d4:	4413      	add	r3, r2
 80028d6:	335c      	adds	r3, #92	; 0x5c
 80028d8:	2200      	movs	r2, #0
 80028da:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 80028dc:	687a      	ldr	r2, [r7, #4]
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	212c      	movs	r1, #44	; 0x2c
 80028e2:	fb01 f303 	mul.w	r3, r1, r3
 80028e6:	4413      	add	r3, r2
 80028e8:	3361      	adds	r3, #97	; 0x61
 80028ea:	2203      	movs	r2, #3
 80028ec:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 80028ee:	687a      	ldr	r2, [r7, #4]
 80028f0:	697b      	ldr	r3, [r7, #20]
 80028f2:	212c      	movs	r1, #44	; 0x2c
 80028f4:	fb01 f303 	mul.w	r3, r1, r3
 80028f8:	4413      	add	r3, r2
 80028fa:	333d      	adds	r3, #61	; 0x3d
 80028fc:	781b      	ldrb	r3, [r3, #0]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d112      	bne.n	8002928 <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8002902:	687a      	ldr	r2, [r7, #4]
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	212c      	movs	r1, #44	; 0x2c
 8002908:	fb01 f303 	mul.w	r3, r1, r3
 800290c:	4413      	add	r3, r2
 800290e:	333c      	adds	r3, #60	; 0x3c
 8002910:	781b      	ldrb	r3, [r3, #0]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d108      	bne.n	8002928 <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 8002916:	687a      	ldr	r2, [r7, #4]
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	212c      	movs	r1, #44	; 0x2c
 800291c:	fb01 f303 	mul.w	r3, r1, r3
 8002920:	4413      	add	r3, r2
 8002922:	333d      	adds	r3, #61	; 0x3d
 8002924:	2201      	movs	r2, #1
 8002926:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	697a      	ldr	r2, [r7, #20]
 800292e:	b2d2      	uxtb	r2, r2
 8002930:	4611      	mov	r1, r2
 8002932:	4618      	mov	r0, r3
 8002934:	f003 ff17 	bl	8006766 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	015a      	lsls	r2, r3, #5
 800293c:	69bb      	ldr	r3, [r7, #24]
 800293e:	4413      	add	r3, r2
 8002940:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002944:	461a      	mov	r2, r3
 8002946:	2310      	movs	r3, #16
 8002948:	6093      	str	r3, [r2, #8]
}
 800294a:	e1e2      	b.n	8002d12 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	015a      	lsls	r2, r3, #5
 8002950:	69bb      	ldr	r3, [r7, #24]
 8002952:	4413      	add	r3, r2
 8002954:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800295e:	2b80      	cmp	r3, #128	; 0x80
 8002960:	d164      	bne.n	8002a2c <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	691b      	ldr	r3, [r3, #16]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d111      	bne.n	800298e <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 800296a:	687a      	ldr	r2, [r7, #4]
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	212c      	movs	r1, #44	; 0x2c
 8002970:	fb01 f303 	mul.w	r3, r1, r3
 8002974:	4413      	add	r3, r2
 8002976:	3361      	adds	r3, #97	; 0x61
 8002978:	2206      	movs	r2, #6
 800297a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	697a      	ldr	r2, [r7, #20]
 8002982:	b2d2      	uxtb	r2, r2
 8002984:	4611      	mov	r1, r2
 8002986:	4618      	mov	r0, r3
 8002988:	f003 feed 	bl	8006766 <USB_HC_Halt>
 800298c:	e044      	b.n	8002a18 <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 800298e:	687a      	ldr	r2, [r7, #4]
 8002990:	697b      	ldr	r3, [r7, #20]
 8002992:	212c      	movs	r1, #44	; 0x2c
 8002994:	fb01 f303 	mul.w	r3, r1, r3
 8002998:	4413      	add	r3, r2
 800299a:	335c      	adds	r3, #92	; 0x5c
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	1c5a      	adds	r2, r3, #1
 80029a0:	6879      	ldr	r1, [r7, #4]
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	202c      	movs	r0, #44	; 0x2c
 80029a6:	fb00 f303 	mul.w	r3, r0, r3
 80029aa:	440b      	add	r3, r1
 80029ac:	335c      	adds	r3, #92	; 0x5c
 80029ae:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80029b0:	687a      	ldr	r2, [r7, #4]
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	212c      	movs	r1, #44	; 0x2c
 80029b6:	fb01 f303 	mul.w	r3, r1, r3
 80029ba:	4413      	add	r3, r2
 80029bc:	335c      	adds	r3, #92	; 0x5c
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	2b02      	cmp	r3, #2
 80029c2:	d920      	bls.n	8002a06 <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80029c4:	687a      	ldr	r2, [r7, #4]
 80029c6:	697b      	ldr	r3, [r7, #20]
 80029c8:	212c      	movs	r1, #44	; 0x2c
 80029ca:	fb01 f303 	mul.w	r3, r1, r3
 80029ce:	4413      	add	r3, r2
 80029d0:	335c      	adds	r3, #92	; 0x5c
 80029d2:	2200      	movs	r2, #0
 80029d4:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80029d6:	687a      	ldr	r2, [r7, #4]
 80029d8:	697b      	ldr	r3, [r7, #20]
 80029da:	212c      	movs	r1, #44	; 0x2c
 80029dc:	fb01 f303 	mul.w	r3, r1, r3
 80029e0:	4413      	add	r3, r2
 80029e2:	3360      	adds	r3, #96	; 0x60
 80029e4:	2204      	movs	r2, #4
 80029e6:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	b2d9      	uxtb	r1, r3
 80029ec:	687a      	ldr	r2, [r7, #4]
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	202c      	movs	r0, #44	; 0x2c
 80029f2:	fb00 f303 	mul.w	r3, r0, r3
 80029f6:	4413      	add	r3, r2
 80029f8:	3360      	adds	r3, #96	; 0x60
 80029fa:	781b      	ldrb	r3, [r3, #0]
 80029fc:	461a      	mov	r2, r3
 80029fe:	6878      	ldr	r0, [r7, #4]
 8002a00:	f006 f954 	bl	8008cac <HAL_HCD_HC_NotifyURBChange_Callback>
 8002a04:	e008      	b.n	8002a18 <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002a06:	687a      	ldr	r2, [r7, #4]
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	212c      	movs	r1, #44	; 0x2c
 8002a0c:	fb01 f303 	mul.w	r3, r1, r3
 8002a10:	4413      	add	r3, r2
 8002a12:	3360      	adds	r3, #96	; 0x60
 8002a14:	2202      	movs	r2, #2
 8002a16:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	015a      	lsls	r2, r3, #5
 8002a1c:	69bb      	ldr	r3, [r7, #24]
 8002a1e:	4413      	add	r3, r2
 8002a20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a24:	461a      	mov	r2, r3
 8002a26:	2380      	movs	r3, #128	; 0x80
 8002a28:	6093      	str	r3, [r2, #8]
}
 8002a2a:	e172      	b.n	8002d12 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	015a      	lsls	r2, r3, #5
 8002a30:	69bb      	ldr	r3, [r7, #24]
 8002a32:	4413      	add	r3, r2
 8002a34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a38:	689b      	ldr	r3, [r3, #8]
 8002a3a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a42:	d11b      	bne.n	8002a7c <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8002a44:	687a      	ldr	r2, [r7, #4]
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	212c      	movs	r1, #44	; 0x2c
 8002a4a:	fb01 f303 	mul.w	r3, r1, r3
 8002a4e:	4413      	add	r3, r2
 8002a50:	3361      	adds	r3, #97	; 0x61
 8002a52:	2208      	movs	r2, #8
 8002a54:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	697a      	ldr	r2, [r7, #20]
 8002a5c:	b2d2      	uxtb	r2, r2
 8002a5e:	4611      	mov	r1, r2
 8002a60:	4618      	mov	r0, r3
 8002a62:	f003 fe80 	bl	8006766 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	015a      	lsls	r2, r3, #5
 8002a6a:	69bb      	ldr	r3, [r7, #24]
 8002a6c:	4413      	add	r3, r2
 8002a6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a72:	461a      	mov	r2, r3
 8002a74:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a78:	6093      	str	r3, [r2, #8]
}
 8002a7a:	e14a      	b.n	8002d12 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	015a      	lsls	r2, r3, #5
 8002a80:	69bb      	ldr	r3, [r7, #24]
 8002a82:	4413      	add	r3, r2
 8002a84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	f003 0302 	and.w	r3, r3, #2
 8002a8e:	2b02      	cmp	r3, #2
 8002a90:	f040 813f 	bne.w	8002d12 <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002a94:	687a      	ldr	r2, [r7, #4]
 8002a96:	697b      	ldr	r3, [r7, #20]
 8002a98:	212c      	movs	r1, #44	; 0x2c
 8002a9a:	fb01 f303 	mul.w	r3, r1, r3
 8002a9e:	4413      	add	r3, r2
 8002aa0:	3361      	adds	r3, #97	; 0x61
 8002aa2:	781b      	ldrb	r3, [r3, #0]
 8002aa4:	2b01      	cmp	r3, #1
 8002aa6:	d17d      	bne.n	8002ba4 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8002aa8:	687a      	ldr	r2, [r7, #4]
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	212c      	movs	r1, #44	; 0x2c
 8002aae:	fb01 f303 	mul.w	r3, r1, r3
 8002ab2:	4413      	add	r3, r2
 8002ab4:	3360      	adds	r3, #96	; 0x60
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002aba:	687a      	ldr	r2, [r7, #4]
 8002abc:	697b      	ldr	r3, [r7, #20]
 8002abe:	212c      	movs	r1, #44	; 0x2c
 8002ac0:	fb01 f303 	mul.w	r3, r1, r3
 8002ac4:	4413      	add	r3, r2
 8002ac6:	333f      	adds	r3, #63	; 0x3f
 8002ac8:	781b      	ldrb	r3, [r3, #0]
 8002aca:	2b02      	cmp	r3, #2
 8002acc:	d00a      	beq.n	8002ae4 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8002ace:	687a      	ldr	r2, [r7, #4]
 8002ad0:	697b      	ldr	r3, [r7, #20]
 8002ad2:	212c      	movs	r1, #44	; 0x2c
 8002ad4:	fb01 f303 	mul.w	r3, r1, r3
 8002ad8:	4413      	add	r3, r2
 8002ada:	333f      	adds	r3, #63	; 0x3f
 8002adc:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002ade:	2b03      	cmp	r3, #3
 8002ae0:	f040 8100 	bne.w	8002ce4 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	691b      	ldr	r3, [r3, #16]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d113      	bne.n	8002b14 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8002aec:	687a      	ldr	r2, [r7, #4]
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	212c      	movs	r1, #44	; 0x2c
 8002af2:	fb01 f303 	mul.w	r3, r1, r3
 8002af6:	4413      	add	r3, r2
 8002af8:	3355      	adds	r3, #85	; 0x55
 8002afa:	781b      	ldrb	r3, [r3, #0]
 8002afc:	f083 0301 	eor.w	r3, r3, #1
 8002b00:	b2d8      	uxtb	r0, r3
 8002b02:	687a      	ldr	r2, [r7, #4]
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	212c      	movs	r1, #44	; 0x2c
 8002b08:	fb01 f303 	mul.w	r3, r1, r3
 8002b0c:	4413      	add	r3, r2
 8002b0e:	3355      	adds	r3, #85	; 0x55
 8002b10:	4602      	mov	r2, r0
 8002b12:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	691b      	ldr	r3, [r3, #16]
 8002b18:	2b01      	cmp	r3, #1
 8002b1a:	f040 80e3 	bne.w	8002ce4 <HCD_HC_OUT_IRQHandler+0x69c>
 8002b1e:	687a      	ldr	r2, [r7, #4]
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	212c      	movs	r1, #44	; 0x2c
 8002b24:	fb01 f303 	mul.w	r3, r1, r3
 8002b28:	4413      	add	r3, r2
 8002b2a:	334c      	adds	r3, #76	; 0x4c
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	f000 80d8 	beq.w	8002ce4 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8002b34:	687a      	ldr	r2, [r7, #4]
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	212c      	movs	r1, #44	; 0x2c
 8002b3a:	fb01 f303 	mul.w	r3, r1, r3
 8002b3e:	4413      	add	r3, r2
 8002b40:	334c      	adds	r3, #76	; 0x4c
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	6879      	ldr	r1, [r7, #4]
 8002b46:	697a      	ldr	r2, [r7, #20]
 8002b48:	202c      	movs	r0, #44	; 0x2c
 8002b4a:	fb00 f202 	mul.w	r2, r0, r2
 8002b4e:	440a      	add	r2, r1
 8002b50:	3240      	adds	r2, #64	; 0x40
 8002b52:	8812      	ldrh	r2, [r2, #0]
 8002b54:	4413      	add	r3, r2
 8002b56:	3b01      	subs	r3, #1
 8002b58:	6879      	ldr	r1, [r7, #4]
 8002b5a:	697a      	ldr	r2, [r7, #20]
 8002b5c:	202c      	movs	r0, #44	; 0x2c
 8002b5e:	fb00 f202 	mul.w	r2, r0, r2
 8002b62:	440a      	add	r2, r1
 8002b64:	3240      	adds	r2, #64	; 0x40
 8002b66:	8812      	ldrh	r2, [r2, #0]
 8002b68:	fbb3 f3f2 	udiv	r3, r3, r2
 8002b6c:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	f003 0301 	and.w	r3, r3, #1
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	f000 80b5 	beq.w	8002ce4 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8002b7a:	687a      	ldr	r2, [r7, #4]
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	212c      	movs	r1, #44	; 0x2c
 8002b80:	fb01 f303 	mul.w	r3, r1, r3
 8002b84:	4413      	add	r3, r2
 8002b86:	3355      	adds	r3, #85	; 0x55
 8002b88:	781b      	ldrb	r3, [r3, #0]
 8002b8a:	f083 0301 	eor.w	r3, r3, #1
 8002b8e:	b2d8      	uxtb	r0, r3
 8002b90:	687a      	ldr	r2, [r7, #4]
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	212c      	movs	r1, #44	; 0x2c
 8002b96:	fb01 f303 	mul.w	r3, r1, r3
 8002b9a:	4413      	add	r3, r2
 8002b9c:	3355      	adds	r3, #85	; 0x55
 8002b9e:	4602      	mov	r2, r0
 8002ba0:	701a      	strb	r2, [r3, #0]
 8002ba2:	e09f      	b.n	8002ce4 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8002ba4:	687a      	ldr	r2, [r7, #4]
 8002ba6:	697b      	ldr	r3, [r7, #20]
 8002ba8:	212c      	movs	r1, #44	; 0x2c
 8002baa:	fb01 f303 	mul.w	r3, r1, r3
 8002bae:	4413      	add	r3, r2
 8002bb0:	3361      	adds	r3, #97	; 0x61
 8002bb2:	781b      	ldrb	r3, [r3, #0]
 8002bb4:	2b03      	cmp	r3, #3
 8002bb6:	d109      	bne.n	8002bcc <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002bb8:	687a      	ldr	r2, [r7, #4]
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	212c      	movs	r1, #44	; 0x2c
 8002bbe:	fb01 f303 	mul.w	r3, r1, r3
 8002bc2:	4413      	add	r3, r2
 8002bc4:	3360      	adds	r3, #96	; 0x60
 8002bc6:	2202      	movs	r2, #2
 8002bc8:	701a      	strb	r2, [r3, #0]
 8002bca:	e08b      	b.n	8002ce4 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8002bcc:	687a      	ldr	r2, [r7, #4]
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	212c      	movs	r1, #44	; 0x2c
 8002bd2:	fb01 f303 	mul.w	r3, r1, r3
 8002bd6:	4413      	add	r3, r2
 8002bd8:	3361      	adds	r3, #97	; 0x61
 8002bda:	781b      	ldrb	r3, [r3, #0]
 8002bdc:	2b04      	cmp	r3, #4
 8002bde:	d109      	bne.n	8002bf4 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002be0:	687a      	ldr	r2, [r7, #4]
 8002be2:	697b      	ldr	r3, [r7, #20]
 8002be4:	212c      	movs	r1, #44	; 0x2c
 8002be6:	fb01 f303 	mul.w	r3, r1, r3
 8002bea:	4413      	add	r3, r2
 8002bec:	3360      	adds	r3, #96	; 0x60
 8002bee:	2202      	movs	r2, #2
 8002bf0:	701a      	strb	r2, [r3, #0]
 8002bf2:	e077      	b.n	8002ce4 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002bf4:	687a      	ldr	r2, [r7, #4]
 8002bf6:	697b      	ldr	r3, [r7, #20]
 8002bf8:	212c      	movs	r1, #44	; 0x2c
 8002bfa:	fb01 f303 	mul.w	r3, r1, r3
 8002bfe:	4413      	add	r3, r2
 8002c00:	3361      	adds	r3, #97	; 0x61
 8002c02:	781b      	ldrb	r3, [r3, #0]
 8002c04:	2b05      	cmp	r3, #5
 8002c06:	d109      	bne.n	8002c1c <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8002c08:	687a      	ldr	r2, [r7, #4]
 8002c0a:	697b      	ldr	r3, [r7, #20]
 8002c0c:	212c      	movs	r1, #44	; 0x2c
 8002c0e:	fb01 f303 	mul.w	r3, r1, r3
 8002c12:	4413      	add	r3, r2
 8002c14:	3360      	adds	r3, #96	; 0x60
 8002c16:	2205      	movs	r2, #5
 8002c18:	701a      	strb	r2, [r3, #0]
 8002c1a:	e063      	b.n	8002ce4 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002c1c:	687a      	ldr	r2, [r7, #4]
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	212c      	movs	r1, #44	; 0x2c
 8002c22:	fb01 f303 	mul.w	r3, r1, r3
 8002c26:	4413      	add	r3, r2
 8002c28:	3361      	adds	r3, #97	; 0x61
 8002c2a:	781b      	ldrb	r3, [r3, #0]
 8002c2c:	2b06      	cmp	r3, #6
 8002c2e:	d009      	beq.n	8002c44 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002c30:	687a      	ldr	r2, [r7, #4]
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	212c      	movs	r1, #44	; 0x2c
 8002c36:	fb01 f303 	mul.w	r3, r1, r3
 8002c3a:	4413      	add	r3, r2
 8002c3c:	3361      	adds	r3, #97	; 0x61
 8002c3e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002c40:	2b08      	cmp	r3, #8
 8002c42:	d14f      	bne.n	8002ce4 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 8002c44:	687a      	ldr	r2, [r7, #4]
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	212c      	movs	r1, #44	; 0x2c
 8002c4a:	fb01 f303 	mul.w	r3, r1, r3
 8002c4e:	4413      	add	r3, r2
 8002c50:	335c      	adds	r3, #92	; 0x5c
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	1c5a      	adds	r2, r3, #1
 8002c56:	6879      	ldr	r1, [r7, #4]
 8002c58:	697b      	ldr	r3, [r7, #20]
 8002c5a:	202c      	movs	r0, #44	; 0x2c
 8002c5c:	fb00 f303 	mul.w	r3, r0, r3
 8002c60:	440b      	add	r3, r1
 8002c62:	335c      	adds	r3, #92	; 0x5c
 8002c64:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002c66:	687a      	ldr	r2, [r7, #4]
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	212c      	movs	r1, #44	; 0x2c
 8002c6c:	fb01 f303 	mul.w	r3, r1, r3
 8002c70:	4413      	add	r3, r2
 8002c72:	335c      	adds	r3, #92	; 0x5c
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	2b02      	cmp	r3, #2
 8002c78:	d912      	bls.n	8002ca0 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002c7a:	687a      	ldr	r2, [r7, #4]
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	212c      	movs	r1, #44	; 0x2c
 8002c80:	fb01 f303 	mul.w	r3, r1, r3
 8002c84:	4413      	add	r3, r2
 8002c86:	335c      	adds	r3, #92	; 0x5c
 8002c88:	2200      	movs	r2, #0
 8002c8a:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002c8c:	687a      	ldr	r2, [r7, #4]
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	212c      	movs	r1, #44	; 0x2c
 8002c92:	fb01 f303 	mul.w	r3, r1, r3
 8002c96:	4413      	add	r3, r2
 8002c98:	3360      	adds	r3, #96	; 0x60
 8002c9a:	2204      	movs	r2, #4
 8002c9c:	701a      	strb	r2, [r3, #0]
 8002c9e:	e021      	b.n	8002ce4 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002ca0:	687a      	ldr	r2, [r7, #4]
 8002ca2:	697b      	ldr	r3, [r7, #20]
 8002ca4:	212c      	movs	r1, #44	; 0x2c
 8002ca6:	fb01 f303 	mul.w	r3, r1, r3
 8002caa:	4413      	add	r3, r2
 8002cac:	3360      	adds	r3, #96	; 0x60
 8002cae:	2202      	movs	r2, #2
 8002cb0:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	015a      	lsls	r2, r3, #5
 8002cb6:	69bb      	ldr	r3, [r7, #24]
 8002cb8:	4413      	add	r3, r2
 8002cba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002cc8:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002cd0:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	015a      	lsls	r2, r3, #5
 8002cd6:	69bb      	ldr	r3, [r7, #24]
 8002cd8:	4413      	add	r3, r2
 8002cda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002cde:	461a      	mov	r2, r3
 8002ce0:	693b      	ldr	r3, [r7, #16]
 8002ce2:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002ce4:	697b      	ldr	r3, [r7, #20]
 8002ce6:	015a      	lsls	r2, r3, #5
 8002ce8:	69bb      	ldr	r3, [r7, #24]
 8002cea:	4413      	add	r3, r2
 8002cec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002cf0:	461a      	mov	r2, r3
 8002cf2:	2302      	movs	r3, #2
 8002cf4:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	b2d9      	uxtb	r1, r3
 8002cfa:	687a      	ldr	r2, [r7, #4]
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	202c      	movs	r0, #44	; 0x2c
 8002d00:	fb00 f303 	mul.w	r3, r0, r3
 8002d04:	4413      	add	r3, r2
 8002d06:	3360      	adds	r3, #96	; 0x60
 8002d08:	781b      	ldrb	r3, [r3, #0]
 8002d0a:	461a      	mov	r2, r3
 8002d0c:	6878      	ldr	r0, [r7, #4]
 8002d0e:	f005 ffcd 	bl	8008cac <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002d12:	bf00      	nop
 8002d14:	3720      	adds	r7, #32
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}

08002d1a <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002d1a:	b580      	push	{r7, lr}
 8002d1c:	b08a      	sub	sp, #40	; 0x28
 8002d1e:	af00      	add	r7, sp, #0
 8002d20:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d2a:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	6a1b      	ldr	r3, [r3, #32]
 8002d32:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8002d34:	69fb      	ldr	r3, [r7, #28]
 8002d36:	f003 030f 	and.w	r3, r3, #15
 8002d3a:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8002d3c:	69fb      	ldr	r3, [r7, #28]
 8002d3e:	0c5b      	lsrs	r3, r3, #17
 8002d40:	f003 030f 	and.w	r3, r3, #15
 8002d44:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002d46:	69fb      	ldr	r3, [r7, #28]
 8002d48:	091b      	lsrs	r3, r3, #4
 8002d4a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002d4e:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8002d50:	697b      	ldr	r3, [r7, #20]
 8002d52:	2b02      	cmp	r3, #2
 8002d54:	d004      	beq.n	8002d60 <HCD_RXQLVL_IRQHandler+0x46>
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	2b05      	cmp	r3, #5
 8002d5a:	f000 80a9 	beq.w	8002eb0 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8002d5e:	e0aa      	b.n	8002eb6 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8002d60:	693b      	ldr	r3, [r7, #16]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	f000 80a6 	beq.w	8002eb4 <HCD_RXQLVL_IRQHandler+0x19a>
 8002d68:	687a      	ldr	r2, [r7, #4]
 8002d6a:	69bb      	ldr	r3, [r7, #24]
 8002d6c:	212c      	movs	r1, #44	; 0x2c
 8002d6e:	fb01 f303 	mul.w	r3, r1, r3
 8002d72:	4413      	add	r3, r2
 8002d74:	3344      	adds	r3, #68	; 0x44
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	f000 809b 	beq.w	8002eb4 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8002d7e:	687a      	ldr	r2, [r7, #4]
 8002d80:	69bb      	ldr	r3, [r7, #24]
 8002d82:	212c      	movs	r1, #44	; 0x2c
 8002d84:	fb01 f303 	mul.w	r3, r1, r3
 8002d88:	4413      	add	r3, r2
 8002d8a:	3350      	adds	r3, #80	; 0x50
 8002d8c:	681a      	ldr	r2, [r3, #0]
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	441a      	add	r2, r3
 8002d92:	6879      	ldr	r1, [r7, #4]
 8002d94:	69bb      	ldr	r3, [r7, #24]
 8002d96:	202c      	movs	r0, #44	; 0x2c
 8002d98:	fb00 f303 	mul.w	r3, r0, r3
 8002d9c:	440b      	add	r3, r1
 8002d9e:	334c      	adds	r3, #76	; 0x4c
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	429a      	cmp	r2, r3
 8002da4:	d87a      	bhi.n	8002e9c <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6818      	ldr	r0, [r3, #0]
 8002daa:	687a      	ldr	r2, [r7, #4]
 8002dac:	69bb      	ldr	r3, [r7, #24]
 8002dae:	212c      	movs	r1, #44	; 0x2c
 8002db0:	fb01 f303 	mul.w	r3, r1, r3
 8002db4:	4413      	add	r3, r2
 8002db6:	3344      	adds	r3, #68	; 0x44
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	693a      	ldr	r2, [r7, #16]
 8002dbc:	b292      	uxth	r2, r2
 8002dbe:	4619      	mov	r1, r3
 8002dc0:	f003 f828 	bl	8005e14 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8002dc4:	687a      	ldr	r2, [r7, #4]
 8002dc6:	69bb      	ldr	r3, [r7, #24]
 8002dc8:	212c      	movs	r1, #44	; 0x2c
 8002dca:	fb01 f303 	mul.w	r3, r1, r3
 8002dce:	4413      	add	r3, r2
 8002dd0:	3344      	adds	r3, #68	; 0x44
 8002dd2:	681a      	ldr	r2, [r3, #0]
 8002dd4:	693b      	ldr	r3, [r7, #16]
 8002dd6:	441a      	add	r2, r3
 8002dd8:	6879      	ldr	r1, [r7, #4]
 8002dda:	69bb      	ldr	r3, [r7, #24]
 8002ddc:	202c      	movs	r0, #44	; 0x2c
 8002dde:	fb00 f303 	mul.w	r3, r0, r3
 8002de2:	440b      	add	r3, r1
 8002de4:	3344      	adds	r3, #68	; 0x44
 8002de6:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8002de8:	687a      	ldr	r2, [r7, #4]
 8002dea:	69bb      	ldr	r3, [r7, #24]
 8002dec:	212c      	movs	r1, #44	; 0x2c
 8002dee:	fb01 f303 	mul.w	r3, r1, r3
 8002df2:	4413      	add	r3, r2
 8002df4:	3350      	adds	r3, #80	; 0x50
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	693b      	ldr	r3, [r7, #16]
 8002dfa:	441a      	add	r2, r3
 8002dfc:	6879      	ldr	r1, [r7, #4]
 8002dfe:	69bb      	ldr	r3, [r7, #24]
 8002e00:	202c      	movs	r0, #44	; 0x2c
 8002e02:	fb00 f303 	mul.w	r3, r0, r3
 8002e06:	440b      	add	r3, r1
 8002e08:	3350      	adds	r3, #80	; 0x50
 8002e0a:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8002e0c:	69bb      	ldr	r3, [r7, #24]
 8002e0e:	015a      	lsls	r2, r3, #5
 8002e10:	6a3b      	ldr	r3, [r7, #32]
 8002e12:	4413      	add	r3, r2
 8002e14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e18:	691b      	ldr	r3, [r3, #16]
 8002e1a:	0cdb      	lsrs	r3, r3, #19
 8002e1c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002e20:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8002e22:	687a      	ldr	r2, [r7, #4]
 8002e24:	69bb      	ldr	r3, [r7, #24]
 8002e26:	212c      	movs	r1, #44	; 0x2c
 8002e28:	fb01 f303 	mul.w	r3, r1, r3
 8002e2c:	4413      	add	r3, r2
 8002e2e:	3340      	adds	r3, #64	; 0x40
 8002e30:	881b      	ldrh	r3, [r3, #0]
 8002e32:	461a      	mov	r2, r3
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d13c      	bne.n	8002eb4 <HCD_RXQLVL_IRQHandler+0x19a>
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d039      	beq.n	8002eb4 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002e40:	69bb      	ldr	r3, [r7, #24]
 8002e42:	015a      	lsls	r2, r3, #5
 8002e44:	6a3b      	ldr	r3, [r7, #32]
 8002e46:	4413      	add	r3, r2
 8002e48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002e56:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002e5e:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002e60:	69bb      	ldr	r3, [r7, #24]
 8002e62:	015a      	lsls	r2, r3, #5
 8002e64:	6a3b      	ldr	r3, [r7, #32]
 8002e66:	4413      	add	r3, r2
 8002e68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e6c:	461a      	mov	r2, r3
 8002e6e:	68bb      	ldr	r3, [r7, #8]
 8002e70:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8002e72:	687a      	ldr	r2, [r7, #4]
 8002e74:	69bb      	ldr	r3, [r7, #24]
 8002e76:	212c      	movs	r1, #44	; 0x2c
 8002e78:	fb01 f303 	mul.w	r3, r1, r3
 8002e7c:	4413      	add	r3, r2
 8002e7e:	3354      	adds	r3, #84	; 0x54
 8002e80:	781b      	ldrb	r3, [r3, #0]
 8002e82:	f083 0301 	eor.w	r3, r3, #1
 8002e86:	b2d8      	uxtb	r0, r3
 8002e88:	687a      	ldr	r2, [r7, #4]
 8002e8a:	69bb      	ldr	r3, [r7, #24]
 8002e8c:	212c      	movs	r1, #44	; 0x2c
 8002e8e:	fb01 f303 	mul.w	r3, r1, r3
 8002e92:	4413      	add	r3, r2
 8002e94:	3354      	adds	r3, #84	; 0x54
 8002e96:	4602      	mov	r2, r0
 8002e98:	701a      	strb	r2, [r3, #0]
      break;
 8002e9a:	e00b      	b.n	8002eb4 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002e9c:	687a      	ldr	r2, [r7, #4]
 8002e9e:	69bb      	ldr	r3, [r7, #24]
 8002ea0:	212c      	movs	r1, #44	; 0x2c
 8002ea2:	fb01 f303 	mul.w	r3, r1, r3
 8002ea6:	4413      	add	r3, r2
 8002ea8:	3360      	adds	r3, #96	; 0x60
 8002eaa:	2204      	movs	r2, #4
 8002eac:	701a      	strb	r2, [r3, #0]
      break;
 8002eae:	e001      	b.n	8002eb4 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8002eb0:	bf00      	nop
 8002eb2:	e000      	b.n	8002eb6 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8002eb4:	bf00      	nop
  }
}
 8002eb6:	bf00      	nop
 8002eb8:	3728      	adds	r7, #40	; 0x28
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}

08002ebe <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002ebe:	b580      	push	{r7, lr}
 8002ec0:	b086      	sub	sp, #24
 8002ec2:	af00      	add	r7, sp, #0
 8002ec4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002ecc:	697b      	ldr	r3, [r7, #20]
 8002ece:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8002ed0:	693b      	ldr	r3, [r7, #16]
 8002ed2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8002ee4:	68bb      	ldr	r3, [r7, #8]
 8002ee6:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002eea:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	f003 0302 	and.w	r3, r3, #2
 8002ef2:	2b02      	cmp	r3, #2
 8002ef4:	d10b      	bne.n	8002f0e <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	f003 0301 	and.w	r3, r3, #1
 8002efc:	2b01      	cmp	r3, #1
 8002efe:	d102      	bne.n	8002f06 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8002f00:	6878      	ldr	r0, [r7, #4]
 8002f02:	f005 feb7 	bl	8008c74 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	f043 0302 	orr.w	r3, r3, #2
 8002f0c:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	f003 0308 	and.w	r3, r3, #8
 8002f14:	2b08      	cmp	r3, #8
 8002f16:	d132      	bne.n	8002f7e <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8002f18:	68bb      	ldr	r3, [r7, #8]
 8002f1a:	f043 0308 	orr.w	r3, r3, #8
 8002f1e:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	f003 0304 	and.w	r3, r3, #4
 8002f26:	2b04      	cmp	r3, #4
 8002f28:	d126      	bne.n	8002f78 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	699b      	ldr	r3, [r3, #24]
 8002f2e:	2b02      	cmp	r3, #2
 8002f30:	d113      	bne.n	8002f5a <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8002f38:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002f3c:	d106      	bne.n	8002f4c <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	2102      	movs	r1, #2
 8002f44:	4618      	mov	r0, r3
 8002f46:	f003 f8d3 	bl	80060f0 <USB_InitFSLSPClkSel>
 8002f4a:	e011      	b.n	8002f70 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	2101      	movs	r1, #1
 8002f52:	4618      	mov	r0, r3
 8002f54:	f003 f8cc 	bl	80060f0 <USB_InitFSLSPClkSel>
 8002f58:	e00a      	b.n	8002f70 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	68db      	ldr	r3, [r3, #12]
 8002f5e:	2b01      	cmp	r3, #1
 8002f60:	d106      	bne.n	8002f70 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8002f62:	693b      	ldr	r3, [r7, #16]
 8002f64:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002f68:	461a      	mov	r2, r3
 8002f6a:	f64e 2360 	movw	r3, #60000	; 0xea60
 8002f6e:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8002f70:	6878      	ldr	r0, [r7, #4]
 8002f72:	f005 fea9 	bl	8008cc8 <HAL_HCD_PortEnabled_Callback>
 8002f76:	e002      	b.n	8002f7e <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8002f78:	6878      	ldr	r0, [r7, #4]
 8002f7a:	f005 feb3 	bl	8008ce4 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	f003 0320 	and.w	r3, r3, #32
 8002f84:	2b20      	cmp	r3, #32
 8002f86:	d103      	bne.n	8002f90 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8002f88:	68bb      	ldr	r3, [r7, #8]
 8002f8a:	f043 0320 	orr.w	r3, r3, #32
 8002f8e:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8002f90:	693b      	ldr	r3, [r7, #16]
 8002f92:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002f96:	461a      	mov	r2, r3
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	6013      	str	r3, [r2, #0]
}
 8002f9c:	bf00      	nop
 8002f9e:	3718      	adds	r7, #24
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}

08002fa4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b084      	sub	sp, #16
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d101      	bne.n	8002fb6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e12b      	b.n	800320e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d106      	bne.n	8002fd0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002fca:	6878      	ldr	r0, [r7, #4]
 8002fcc:	f7fd fd8a 	bl	8000ae4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2224      	movs	r2, #36	; 0x24
 8002fd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	681a      	ldr	r2, [r3, #0]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f022 0201 	bic.w	r2, r2, #1
 8002fe6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	681a      	ldr	r2, [r3, #0]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002ff6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	681a      	ldr	r2, [r3, #0]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003006:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003008:	f001 fa20 	bl	800444c <HAL_RCC_GetPCLK1Freq>
 800300c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	4a81      	ldr	r2, [pc, #516]	; (8003218 <HAL_I2C_Init+0x274>)
 8003014:	4293      	cmp	r3, r2
 8003016:	d807      	bhi.n	8003028 <HAL_I2C_Init+0x84>
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	4a80      	ldr	r2, [pc, #512]	; (800321c <HAL_I2C_Init+0x278>)
 800301c:	4293      	cmp	r3, r2
 800301e:	bf94      	ite	ls
 8003020:	2301      	movls	r3, #1
 8003022:	2300      	movhi	r3, #0
 8003024:	b2db      	uxtb	r3, r3
 8003026:	e006      	b.n	8003036 <HAL_I2C_Init+0x92>
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	4a7d      	ldr	r2, [pc, #500]	; (8003220 <HAL_I2C_Init+0x27c>)
 800302c:	4293      	cmp	r3, r2
 800302e:	bf94      	ite	ls
 8003030:	2301      	movls	r3, #1
 8003032:	2300      	movhi	r3, #0
 8003034:	b2db      	uxtb	r3, r3
 8003036:	2b00      	cmp	r3, #0
 8003038:	d001      	beq.n	800303e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	e0e7      	b.n	800320e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	4a78      	ldr	r2, [pc, #480]	; (8003224 <HAL_I2C_Init+0x280>)
 8003042:	fba2 2303 	umull	r2, r3, r2, r3
 8003046:	0c9b      	lsrs	r3, r3, #18
 8003048:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	68ba      	ldr	r2, [r7, #8]
 800305a:	430a      	orrs	r2, r1
 800305c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	6a1b      	ldr	r3, [r3, #32]
 8003064:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	4a6a      	ldr	r2, [pc, #424]	; (8003218 <HAL_I2C_Init+0x274>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d802      	bhi.n	8003078 <HAL_I2C_Init+0xd4>
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	3301      	adds	r3, #1
 8003076:	e009      	b.n	800308c <HAL_I2C_Init+0xe8>
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800307e:	fb02 f303 	mul.w	r3, r2, r3
 8003082:	4a69      	ldr	r2, [pc, #420]	; (8003228 <HAL_I2C_Init+0x284>)
 8003084:	fba2 2303 	umull	r2, r3, r2, r3
 8003088:	099b      	lsrs	r3, r3, #6
 800308a:	3301      	adds	r3, #1
 800308c:	687a      	ldr	r2, [r7, #4]
 800308e:	6812      	ldr	r2, [r2, #0]
 8003090:	430b      	orrs	r3, r1
 8003092:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	69db      	ldr	r3, [r3, #28]
 800309a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800309e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	495c      	ldr	r1, [pc, #368]	; (8003218 <HAL_I2C_Init+0x274>)
 80030a8:	428b      	cmp	r3, r1
 80030aa:	d819      	bhi.n	80030e0 <HAL_I2C_Init+0x13c>
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	1e59      	subs	r1, r3, #1
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	005b      	lsls	r3, r3, #1
 80030b6:	fbb1 f3f3 	udiv	r3, r1, r3
 80030ba:	1c59      	adds	r1, r3, #1
 80030bc:	f640 73fc 	movw	r3, #4092	; 0xffc
 80030c0:	400b      	ands	r3, r1
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d00a      	beq.n	80030dc <HAL_I2C_Init+0x138>
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	1e59      	subs	r1, r3, #1
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	005b      	lsls	r3, r3, #1
 80030d0:	fbb1 f3f3 	udiv	r3, r1, r3
 80030d4:	3301      	adds	r3, #1
 80030d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030da:	e051      	b.n	8003180 <HAL_I2C_Init+0x1dc>
 80030dc:	2304      	movs	r3, #4
 80030de:	e04f      	b.n	8003180 <HAL_I2C_Init+0x1dc>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d111      	bne.n	800310c <HAL_I2C_Init+0x168>
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	1e58      	subs	r0, r3, #1
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6859      	ldr	r1, [r3, #4]
 80030f0:	460b      	mov	r3, r1
 80030f2:	005b      	lsls	r3, r3, #1
 80030f4:	440b      	add	r3, r1
 80030f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80030fa:	3301      	adds	r3, #1
 80030fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003100:	2b00      	cmp	r3, #0
 8003102:	bf0c      	ite	eq
 8003104:	2301      	moveq	r3, #1
 8003106:	2300      	movne	r3, #0
 8003108:	b2db      	uxtb	r3, r3
 800310a:	e012      	b.n	8003132 <HAL_I2C_Init+0x18e>
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	1e58      	subs	r0, r3, #1
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6859      	ldr	r1, [r3, #4]
 8003114:	460b      	mov	r3, r1
 8003116:	009b      	lsls	r3, r3, #2
 8003118:	440b      	add	r3, r1
 800311a:	0099      	lsls	r1, r3, #2
 800311c:	440b      	add	r3, r1
 800311e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003122:	3301      	adds	r3, #1
 8003124:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003128:	2b00      	cmp	r3, #0
 800312a:	bf0c      	ite	eq
 800312c:	2301      	moveq	r3, #1
 800312e:	2300      	movne	r3, #0
 8003130:	b2db      	uxtb	r3, r3
 8003132:	2b00      	cmp	r3, #0
 8003134:	d001      	beq.n	800313a <HAL_I2C_Init+0x196>
 8003136:	2301      	movs	r3, #1
 8003138:	e022      	b.n	8003180 <HAL_I2C_Init+0x1dc>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d10e      	bne.n	8003160 <HAL_I2C_Init+0x1bc>
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	1e58      	subs	r0, r3, #1
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6859      	ldr	r1, [r3, #4]
 800314a:	460b      	mov	r3, r1
 800314c:	005b      	lsls	r3, r3, #1
 800314e:	440b      	add	r3, r1
 8003150:	fbb0 f3f3 	udiv	r3, r0, r3
 8003154:	3301      	adds	r3, #1
 8003156:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800315a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800315e:	e00f      	b.n	8003180 <HAL_I2C_Init+0x1dc>
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	1e58      	subs	r0, r3, #1
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6859      	ldr	r1, [r3, #4]
 8003168:	460b      	mov	r3, r1
 800316a:	009b      	lsls	r3, r3, #2
 800316c:	440b      	add	r3, r1
 800316e:	0099      	lsls	r1, r3, #2
 8003170:	440b      	add	r3, r1
 8003172:	fbb0 f3f3 	udiv	r3, r0, r3
 8003176:	3301      	adds	r3, #1
 8003178:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800317c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003180:	6879      	ldr	r1, [r7, #4]
 8003182:	6809      	ldr	r1, [r1, #0]
 8003184:	4313      	orrs	r3, r2
 8003186:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	69da      	ldr	r2, [r3, #28]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6a1b      	ldr	r3, [r3, #32]
 800319a:	431a      	orrs	r2, r3
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	430a      	orrs	r2, r1
 80031a2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	689b      	ldr	r3, [r3, #8]
 80031aa:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80031ae:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80031b2:	687a      	ldr	r2, [r7, #4]
 80031b4:	6911      	ldr	r1, [r2, #16]
 80031b6:	687a      	ldr	r2, [r7, #4]
 80031b8:	68d2      	ldr	r2, [r2, #12]
 80031ba:	4311      	orrs	r1, r2
 80031bc:	687a      	ldr	r2, [r7, #4]
 80031be:	6812      	ldr	r2, [r2, #0]
 80031c0:	430b      	orrs	r3, r1
 80031c2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	68db      	ldr	r3, [r3, #12]
 80031ca:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	695a      	ldr	r2, [r3, #20]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	699b      	ldr	r3, [r3, #24]
 80031d6:	431a      	orrs	r2, r3
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	430a      	orrs	r2, r1
 80031de:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	681a      	ldr	r2, [r3, #0]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f042 0201 	orr.w	r2, r2, #1
 80031ee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2200      	movs	r2, #0
 80031f4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2220      	movs	r2, #32
 80031fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2200      	movs	r2, #0
 8003202:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2200      	movs	r2, #0
 8003208:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800320c:	2300      	movs	r3, #0
}
 800320e:	4618      	mov	r0, r3
 8003210:	3710      	adds	r7, #16
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	000186a0 	.word	0x000186a0
 800321c:	001e847f 	.word	0x001e847f
 8003220:	003d08ff 	.word	0x003d08ff
 8003224:	431bde83 	.word	0x431bde83
 8003228:	10624dd3 	.word	0x10624dd3

0800322c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b088      	sub	sp, #32
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d101      	bne.n	800323e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	e128      	b.n	8003490 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003244:	b2db      	uxtb	r3, r3
 8003246:	2b00      	cmp	r3, #0
 8003248:	d109      	bne.n	800325e <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2200      	movs	r2, #0
 800324e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	4a90      	ldr	r2, [pc, #576]	; (8003498 <HAL_I2S_Init+0x26c>)
 8003256:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003258:	6878      	ldr	r0, [r7, #4]
 800325a:	f7fd fc8b 	bl	8000b74 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2202      	movs	r2, #2
 8003262:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	69db      	ldr	r3, [r3, #28]
 800326c:	687a      	ldr	r2, [r7, #4]
 800326e:	6812      	ldr	r2, [r2, #0]
 8003270:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003274:	f023 030f 	bic.w	r3, r3, #15
 8003278:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	2202      	movs	r2, #2
 8003280:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	695b      	ldr	r3, [r3, #20]
 8003286:	2b02      	cmp	r3, #2
 8003288:	d060      	beq.n	800334c <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	68db      	ldr	r3, [r3, #12]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d102      	bne.n	8003298 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003292:	2310      	movs	r3, #16
 8003294:	617b      	str	r3, [r7, #20]
 8003296:	e001      	b.n	800329c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003298:	2320      	movs	r3, #32
 800329a:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	689b      	ldr	r3, [r3, #8]
 80032a0:	2b20      	cmp	r3, #32
 80032a2:	d802      	bhi.n	80032aa <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	005b      	lsls	r3, r3, #1
 80032a8:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80032aa:	2001      	movs	r0, #1
 80032ac:	f001 f9d8 	bl	8004660 <HAL_RCCEx_GetPeriphCLKFreq>
 80032b0:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	691b      	ldr	r3, [r3, #16]
 80032b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80032ba:	d125      	bne.n	8003308 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	68db      	ldr	r3, [r3, #12]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d010      	beq.n	80032e6 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	009b      	lsls	r3, r3, #2
 80032c8:	68fa      	ldr	r2, [r7, #12]
 80032ca:	fbb2 f2f3 	udiv	r2, r2, r3
 80032ce:	4613      	mov	r3, r2
 80032d0:	009b      	lsls	r3, r3, #2
 80032d2:	4413      	add	r3, r2
 80032d4:	005b      	lsls	r3, r3, #1
 80032d6:	461a      	mov	r2, r3
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	695b      	ldr	r3, [r3, #20]
 80032dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80032e0:	3305      	adds	r3, #5
 80032e2:	613b      	str	r3, [r7, #16]
 80032e4:	e01f      	b.n	8003326 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	00db      	lsls	r3, r3, #3
 80032ea:	68fa      	ldr	r2, [r7, #12]
 80032ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80032f0:	4613      	mov	r3, r2
 80032f2:	009b      	lsls	r3, r3, #2
 80032f4:	4413      	add	r3, r2
 80032f6:	005b      	lsls	r3, r3, #1
 80032f8:	461a      	mov	r2, r3
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	695b      	ldr	r3, [r3, #20]
 80032fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003302:	3305      	adds	r3, #5
 8003304:	613b      	str	r3, [r7, #16]
 8003306:	e00e      	b.n	8003326 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003308:	68fa      	ldr	r2, [r7, #12]
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003310:	4613      	mov	r3, r2
 8003312:	009b      	lsls	r3, r3, #2
 8003314:	4413      	add	r3, r2
 8003316:	005b      	lsls	r3, r3, #1
 8003318:	461a      	mov	r2, r3
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	695b      	ldr	r3, [r3, #20]
 800331e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003322:	3305      	adds	r3, #5
 8003324:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	4a5c      	ldr	r2, [pc, #368]	; (800349c <HAL_I2S_Init+0x270>)
 800332a:	fba2 2303 	umull	r2, r3, r2, r3
 800332e:	08db      	lsrs	r3, r3, #3
 8003330:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003332:	693b      	ldr	r3, [r7, #16]
 8003334:	f003 0301 	and.w	r3, r3, #1
 8003338:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800333a:	693a      	ldr	r2, [r7, #16]
 800333c:	69bb      	ldr	r3, [r7, #24]
 800333e:	1ad3      	subs	r3, r2, r3
 8003340:	085b      	lsrs	r3, r3, #1
 8003342:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003344:	69bb      	ldr	r3, [r7, #24]
 8003346:	021b      	lsls	r3, r3, #8
 8003348:	61bb      	str	r3, [r7, #24]
 800334a:	e003      	b.n	8003354 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800334c:	2302      	movs	r3, #2
 800334e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003350:	2300      	movs	r3, #0
 8003352:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003354:	69fb      	ldr	r3, [r7, #28]
 8003356:	2b01      	cmp	r3, #1
 8003358:	d902      	bls.n	8003360 <HAL_I2S_Init+0x134>
 800335a:	69fb      	ldr	r3, [r7, #28]
 800335c:	2bff      	cmp	r3, #255	; 0xff
 800335e:	d907      	bls.n	8003370 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003364:	f043 0210 	orr.w	r2, r3, #16
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 800336c:	2301      	movs	r3, #1
 800336e:	e08f      	b.n	8003490 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	691a      	ldr	r2, [r3, #16]
 8003374:	69bb      	ldr	r3, [r7, #24]
 8003376:	ea42 0103 	orr.w	r1, r2, r3
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	69fa      	ldr	r2, [r7, #28]
 8003380:	430a      	orrs	r2, r1
 8003382:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	69db      	ldr	r3, [r3, #28]
 800338a:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800338e:	f023 030f 	bic.w	r3, r3, #15
 8003392:	687a      	ldr	r2, [r7, #4]
 8003394:	6851      	ldr	r1, [r2, #4]
 8003396:	687a      	ldr	r2, [r7, #4]
 8003398:	6892      	ldr	r2, [r2, #8]
 800339a:	4311      	orrs	r1, r2
 800339c:	687a      	ldr	r2, [r7, #4]
 800339e:	68d2      	ldr	r2, [r2, #12]
 80033a0:	4311      	orrs	r1, r2
 80033a2:	687a      	ldr	r2, [r7, #4]
 80033a4:	6992      	ldr	r2, [r2, #24]
 80033a6:	430a      	orrs	r2, r1
 80033a8:	431a      	orrs	r2, r3
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80033b2:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6a1b      	ldr	r3, [r3, #32]
 80033b8:	2b01      	cmp	r3, #1
 80033ba:	d161      	bne.n	8003480 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	4a38      	ldr	r2, [pc, #224]	; (80034a0 <HAL_I2S_Init+0x274>)
 80033c0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4a37      	ldr	r2, [pc, #220]	; (80034a4 <HAL_I2S_Init+0x278>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d101      	bne.n	80033d0 <HAL_I2S_Init+0x1a4>
 80033cc:	4b36      	ldr	r3, [pc, #216]	; (80034a8 <HAL_I2S_Init+0x27c>)
 80033ce:	e001      	b.n	80033d4 <HAL_I2S_Init+0x1a8>
 80033d0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80033d4:	69db      	ldr	r3, [r3, #28]
 80033d6:	687a      	ldr	r2, [r7, #4]
 80033d8:	6812      	ldr	r2, [r2, #0]
 80033da:	4932      	ldr	r1, [pc, #200]	; (80034a4 <HAL_I2S_Init+0x278>)
 80033dc:	428a      	cmp	r2, r1
 80033de:	d101      	bne.n	80033e4 <HAL_I2S_Init+0x1b8>
 80033e0:	4a31      	ldr	r2, [pc, #196]	; (80034a8 <HAL_I2S_Init+0x27c>)
 80033e2:	e001      	b.n	80033e8 <HAL_I2S_Init+0x1bc>
 80033e4:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80033e8:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80033ec:	f023 030f 	bic.w	r3, r3, #15
 80033f0:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a2b      	ldr	r2, [pc, #172]	; (80034a4 <HAL_I2S_Init+0x278>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d101      	bne.n	8003400 <HAL_I2S_Init+0x1d4>
 80033fc:	4b2a      	ldr	r3, [pc, #168]	; (80034a8 <HAL_I2S_Init+0x27c>)
 80033fe:	e001      	b.n	8003404 <HAL_I2S_Init+0x1d8>
 8003400:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003404:	2202      	movs	r2, #2
 8003406:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a25      	ldr	r2, [pc, #148]	; (80034a4 <HAL_I2S_Init+0x278>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d101      	bne.n	8003416 <HAL_I2S_Init+0x1ea>
 8003412:	4b25      	ldr	r3, [pc, #148]	; (80034a8 <HAL_I2S_Init+0x27c>)
 8003414:	e001      	b.n	800341a <HAL_I2S_Init+0x1ee>
 8003416:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800341a:	69db      	ldr	r3, [r3, #28]
 800341c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003426:	d003      	beq.n	8003430 <HAL_I2S_Init+0x204>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d103      	bne.n	8003438 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003430:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003434:	613b      	str	r3, [r7, #16]
 8003436:	e001      	b.n	800343c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003438:	2300      	movs	r3, #0
 800343a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 800343c:	693b      	ldr	r3, [r7, #16]
 800343e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003446:	4313      	orrs	r3, r2
 8003448:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	68db      	ldr	r3, [r3, #12]
 800344e:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003450:	4313      	orrs	r3, r2
 8003452:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	699b      	ldr	r3, [r3, #24]
 8003458:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800345a:	4313      	orrs	r3, r2
 800345c:	b29a      	uxth	r2, r3
 800345e:	897b      	ldrh	r3, [r7, #10]
 8003460:	4313      	orrs	r3, r2
 8003462:	b29b      	uxth	r3, r3
 8003464:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003468:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a0d      	ldr	r2, [pc, #52]	; (80034a4 <HAL_I2S_Init+0x278>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d101      	bne.n	8003478 <HAL_I2S_Init+0x24c>
 8003474:	4b0c      	ldr	r3, [pc, #48]	; (80034a8 <HAL_I2S_Init+0x27c>)
 8003476:	e001      	b.n	800347c <HAL_I2S_Init+0x250>
 8003478:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800347c:	897a      	ldrh	r2, [r7, #10]
 800347e:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2200      	movs	r2, #0
 8003484:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2201      	movs	r2, #1
 800348a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 800348e:	2300      	movs	r3, #0
}
 8003490:	4618      	mov	r0, r3
 8003492:	3720      	adds	r7, #32
 8003494:	46bd      	mov	sp, r7
 8003496:	bd80      	pop	{r7, pc}
 8003498:	080035a3 	.word	0x080035a3
 800349c:	cccccccd 	.word	0xcccccccd
 80034a0:	080036b9 	.word	0x080036b9
 80034a4:	40003800 	.word	0x40003800
 80034a8:	40003400 	.word	0x40003400

080034ac <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80034ac:	b480      	push	{r7}
 80034ae:	b083      	sub	sp, #12
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80034b4:	bf00      	nop
 80034b6:	370c      	adds	r7, #12
 80034b8:	46bd      	mov	sp, r7
 80034ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034be:	4770      	bx	lr

080034c0 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b083      	sub	sp, #12
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80034c8:	bf00      	nop
 80034ca:	370c      	adds	r7, #12
 80034cc:	46bd      	mov	sp, r7
 80034ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d2:	4770      	bx	lr

080034d4 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b083      	sub	sp, #12
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80034dc:	bf00      	nop
 80034de:	370c      	adds	r7, #12
 80034e0:	46bd      	mov	sp, r7
 80034e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e6:	4770      	bx	lr

080034e8 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b082      	sub	sp, #8
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034f4:	881a      	ldrh	r2, [r3, #0]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003500:	1c9a      	adds	r2, r3, #2
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800350a:	b29b      	uxth	r3, r3
 800350c:	3b01      	subs	r3, #1
 800350e:	b29a      	uxth	r2, r3
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003518:	b29b      	uxth	r3, r3
 800351a:	2b00      	cmp	r3, #0
 800351c:	d10e      	bne.n	800353c <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	685a      	ldr	r2, [r3, #4]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800352c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2201      	movs	r2, #1
 8003532:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003536:	6878      	ldr	r0, [r7, #4]
 8003538:	f7ff ffb8 	bl	80034ac <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800353c:	bf00      	nop
 800353e:	3708      	adds	r7, #8
 8003540:	46bd      	mov	sp, r7
 8003542:	bd80      	pop	{r7, pc}

08003544 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b082      	sub	sp, #8
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	68da      	ldr	r2, [r3, #12]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003556:	b292      	uxth	r2, r2
 8003558:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800355e:	1c9a      	adds	r2, r3, #2
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003568:	b29b      	uxth	r3, r3
 800356a:	3b01      	subs	r3, #1
 800356c:	b29a      	uxth	r2, r3
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003576:	b29b      	uxth	r3, r3
 8003578:	2b00      	cmp	r3, #0
 800357a:	d10e      	bne.n	800359a <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	685a      	ldr	r2, [r3, #4]
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800358a:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2201      	movs	r2, #1
 8003590:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003594:	6878      	ldr	r0, [r7, #4]
 8003596:	f7ff ff93 	bl	80034c0 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800359a:	bf00      	nop
 800359c:	3708      	adds	r7, #8
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}

080035a2 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80035a2:	b580      	push	{r7, lr}
 80035a4:	b086      	sub	sp, #24
 80035a6:	af00      	add	r7, sp, #0
 80035a8:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80035b8:	b2db      	uxtb	r3, r3
 80035ba:	2b04      	cmp	r3, #4
 80035bc:	d13a      	bne.n	8003634 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	f003 0301 	and.w	r3, r3, #1
 80035c4:	2b01      	cmp	r3, #1
 80035c6:	d109      	bne.n	80035dc <I2S_IRQHandler+0x3a>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035d2:	2b40      	cmp	r3, #64	; 0x40
 80035d4:	d102      	bne.n	80035dc <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80035d6:	6878      	ldr	r0, [r7, #4]
 80035d8:	f7ff ffb4 	bl	8003544 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035e2:	2b40      	cmp	r3, #64	; 0x40
 80035e4:	d126      	bne.n	8003634 <I2S_IRQHandler+0x92>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	f003 0320 	and.w	r3, r3, #32
 80035f0:	2b20      	cmp	r3, #32
 80035f2:	d11f      	bne.n	8003634 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	685a      	ldr	r2, [r3, #4]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003602:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003604:	2300      	movs	r3, #0
 8003606:	613b      	str	r3, [r7, #16]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	68db      	ldr	r3, [r3, #12]
 800360e:	613b      	str	r3, [r7, #16]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	689b      	ldr	r3, [r3, #8]
 8003616:	613b      	str	r3, [r7, #16]
 8003618:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2201      	movs	r2, #1
 800361e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003626:	f043 0202 	orr.w	r2, r3, #2
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800362e:	6878      	ldr	r0, [r7, #4]
 8003630:	f7ff ff50 	bl	80034d4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800363a:	b2db      	uxtb	r3, r3
 800363c:	2b03      	cmp	r3, #3
 800363e:	d136      	bne.n	80036ae <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003640:	697b      	ldr	r3, [r7, #20]
 8003642:	f003 0302 	and.w	r3, r3, #2
 8003646:	2b02      	cmp	r3, #2
 8003648:	d109      	bne.n	800365e <I2S_IRQHandler+0xbc>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003654:	2b80      	cmp	r3, #128	; 0x80
 8003656:	d102      	bne.n	800365e <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003658:	6878      	ldr	r0, [r7, #4]
 800365a:	f7ff ff45 	bl	80034e8 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800365e:	697b      	ldr	r3, [r7, #20]
 8003660:	f003 0308 	and.w	r3, r3, #8
 8003664:	2b08      	cmp	r3, #8
 8003666:	d122      	bne.n	80036ae <I2S_IRQHandler+0x10c>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	f003 0320 	and.w	r3, r3, #32
 8003672:	2b20      	cmp	r3, #32
 8003674:	d11b      	bne.n	80036ae <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	685a      	ldr	r2, [r3, #4]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003684:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003686:	2300      	movs	r3, #0
 8003688:	60fb      	str	r3, [r7, #12]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	60fb      	str	r3, [r7, #12]
 8003692:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2201      	movs	r2, #1
 8003698:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036a0:	f043 0204 	orr.w	r2, r3, #4
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80036a8:	6878      	ldr	r0, [r7, #4]
 80036aa:	f7ff ff13 	bl	80034d4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80036ae:	bf00      	nop
 80036b0:	3718      	adds	r7, #24
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bd80      	pop	{r7, pc}
	...

080036b8 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b088      	sub	sp, #32
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	689b      	ldr	r3, [r3, #8]
 80036c6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4a92      	ldr	r2, [pc, #584]	; (8003918 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d101      	bne.n	80036d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80036d2:	4b92      	ldr	r3, [pc, #584]	; (800391c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80036d4:	e001      	b.n	80036da <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80036d6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80036da:	689b      	ldr	r3, [r3, #8]
 80036dc:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4a8b      	ldr	r2, [pc, #556]	; (8003918 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d101      	bne.n	80036f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80036f0:	4b8a      	ldr	r3, [pc, #552]	; (800391c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80036f2:	e001      	b.n	80036f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80036f4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003704:	d004      	beq.n	8003710 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	2b00      	cmp	r3, #0
 800370c:	f040 8099 	bne.w	8003842 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003710:	69fb      	ldr	r3, [r7, #28]
 8003712:	f003 0302 	and.w	r3, r3, #2
 8003716:	2b02      	cmp	r3, #2
 8003718:	d107      	bne.n	800372a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003720:	2b00      	cmp	r3, #0
 8003722:	d002      	beq.n	800372a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003724:	6878      	ldr	r0, [r7, #4]
 8003726:	f000 f925 	bl	8003974 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800372a:	69bb      	ldr	r3, [r7, #24]
 800372c:	f003 0301 	and.w	r3, r3, #1
 8003730:	2b01      	cmp	r3, #1
 8003732:	d107      	bne.n	8003744 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003734:	693b      	ldr	r3, [r7, #16]
 8003736:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800373a:	2b00      	cmp	r3, #0
 800373c:	d002      	beq.n	8003744 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800373e:	6878      	ldr	r0, [r7, #4]
 8003740:	f000 f9c8 	bl	8003ad4 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003744:	69bb      	ldr	r3, [r7, #24]
 8003746:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800374a:	2b40      	cmp	r3, #64	; 0x40
 800374c:	d13a      	bne.n	80037c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800374e:	693b      	ldr	r3, [r7, #16]
 8003750:	f003 0320 	and.w	r3, r3, #32
 8003754:	2b00      	cmp	r3, #0
 8003756:	d035      	beq.n	80037c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a6e      	ldr	r2, [pc, #440]	; (8003918 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d101      	bne.n	8003766 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003762:	4b6e      	ldr	r3, [pc, #440]	; (800391c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003764:	e001      	b.n	800376a <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003766:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800376a:	685a      	ldr	r2, [r3, #4]
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4969      	ldr	r1, [pc, #420]	; (8003918 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003772:	428b      	cmp	r3, r1
 8003774:	d101      	bne.n	800377a <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003776:	4b69      	ldr	r3, [pc, #420]	; (800391c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003778:	e001      	b.n	800377e <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800377a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800377e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003782:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	685a      	ldr	r2, [r3, #4]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003792:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003794:	2300      	movs	r3, #0
 8003796:	60fb      	str	r3, [r7, #12]
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	68db      	ldr	r3, [r3, #12]
 800379e:	60fb      	str	r3, [r7, #12]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	60fb      	str	r3, [r7, #12]
 80037a8:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2201      	movs	r2, #1
 80037ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037b6:	f043 0202 	orr.w	r2, r3, #2
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80037be:	6878      	ldr	r0, [r7, #4]
 80037c0:	f7ff fe88 	bl	80034d4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80037c4:	69fb      	ldr	r3, [r7, #28]
 80037c6:	f003 0308 	and.w	r3, r3, #8
 80037ca:	2b08      	cmp	r3, #8
 80037cc:	f040 80c3 	bne.w	8003956 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80037d0:	697b      	ldr	r3, [r7, #20]
 80037d2:	f003 0320 	and.w	r3, r3, #32
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	f000 80bd 	beq.w	8003956 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	685a      	ldr	r2, [r3, #4]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80037ea:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a49      	ldr	r2, [pc, #292]	; (8003918 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d101      	bne.n	80037fa <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80037f6:	4b49      	ldr	r3, [pc, #292]	; (800391c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80037f8:	e001      	b.n	80037fe <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80037fa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80037fe:	685a      	ldr	r2, [r3, #4]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4944      	ldr	r1, [pc, #272]	; (8003918 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003806:	428b      	cmp	r3, r1
 8003808:	d101      	bne.n	800380e <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800380a:	4b44      	ldr	r3, [pc, #272]	; (800391c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800380c:	e001      	b.n	8003812 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800380e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003812:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003816:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003818:	2300      	movs	r3, #0
 800381a:	60bb      	str	r3, [r7, #8]
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	689b      	ldr	r3, [r3, #8]
 8003822:	60bb      	str	r3, [r7, #8]
 8003824:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2201      	movs	r2, #1
 800382a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003832:	f043 0204 	orr.w	r2, r3, #4
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800383a:	6878      	ldr	r0, [r7, #4]
 800383c:	f7ff fe4a 	bl	80034d4 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003840:	e089      	b.n	8003956 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8003842:	69bb      	ldr	r3, [r7, #24]
 8003844:	f003 0302 	and.w	r3, r3, #2
 8003848:	2b02      	cmp	r3, #2
 800384a:	d107      	bne.n	800385c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003852:	2b00      	cmp	r3, #0
 8003854:	d002      	beq.n	800385c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8003856:	6878      	ldr	r0, [r7, #4]
 8003858:	f000 f8be 	bl	80039d8 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 800385c:	69fb      	ldr	r3, [r7, #28]
 800385e:	f003 0301 	and.w	r3, r3, #1
 8003862:	2b01      	cmp	r3, #1
 8003864:	d107      	bne.n	8003876 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8003866:	697b      	ldr	r3, [r7, #20]
 8003868:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800386c:	2b00      	cmp	r3, #0
 800386e:	d002      	beq.n	8003876 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8003870:	6878      	ldr	r0, [r7, #4]
 8003872:	f000 f8fd 	bl	8003a70 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003876:	69fb      	ldr	r3, [r7, #28]
 8003878:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800387c:	2b40      	cmp	r3, #64	; 0x40
 800387e:	d12f      	bne.n	80038e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003880:	697b      	ldr	r3, [r7, #20]
 8003882:	f003 0320 	and.w	r3, r3, #32
 8003886:	2b00      	cmp	r3, #0
 8003888:	d02a      	beq.n	80038e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	685a      	ldr	r2, [r3, #4]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003898:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a1e      	ldr	r2, [pc, #120]	; (8003918 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d101      	bne.n	80038a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80038a4:	4b1d      	ldr	r3, [pc, #116]	; (800391c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80038a6:	e001      	b.n	80038ac <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80038a8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80038ac:	685a      	ldr	r2, [r3, #4]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4919      	ldr	r1, [pc, #100]	; (8003918 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80038b4:	428b      	cmp	r3, r1
 80038b6:	d101      	bne.n	80038bc <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80038b8:	4b18      	ldr	r3, [pc, #96]	; (800391c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80038ba:	e001      	b.n	80038c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80038bc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80038c0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80038c4:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2201      	movs	r2, #1
 80038ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038d2:	f043 0202 	orr.w	r2, r3, #2
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	f7ff fdfa 	bl	80034d4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80038e0:	69bb      	ldr	r3, [r7, #24]
 80038e2:	f003 0308 	and.w	r3, r3, #8
 80038e6:	2b08      	cmp	r3, #8
 80038e8:	d136      	bne.n	8003958 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80038ea:	693b      	ldr	r3, [r7, #16]
 80038ec:	f003 0320 	and.w	r3, r3, #32
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d031      	beq.n	8003958 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a07      	ldr	r2, [pc, #28]	; (8003918 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d101      	bne.n	8003902 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80038fe:	4b07      	ldr	r3, [pc, #28]	; (800391c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003900:	e001      	b.n	8003906 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8003902:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003906:	685a      	ldr	r2, [r3, #4]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4902      	ldr	r1, [pc, #8]	; (8003918 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800390e:	428b      	cmp	r3, r1
 8003910:	d106      	bne.n	8003920 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8003912:	4b02      	ldr	r3, [pc, #8]	; (800391c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003914:	e006      	b.n	8003924 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8003916:	bf00      	nop
 8003918:	40003800 	.word	0x40003800
 800391c:	40003400 	.word	0x40003400
 8003920:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003924:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003928:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	685a      	ldr	r2, [r3, #4]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003938:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2201      	movs	r2, #1
 800393e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003946:	f043 0204 	orr.w	r2, r3, #4
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800394e:	6878      	ldr	r0, [r7, #4]
 8003950:	f7ff fdc0 	bl	80034d4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003954:	e000      	b.n	8003958 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003956:	bf00      	nop
}
 8003958:	bf00      	nop
 800395a:	3720      	adds	r7, #32
 800395c:	46bd      	mov	sp, r7
 800395e:	bd80      	pop	{r7, pc}

08003960 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003960:	b480      	push	{r7}
 8003962:	b083      	sub	sp, #12
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8003968:	bf00      	nop
 800396a:	370c      	adds	r7, #12
 800396c:	46bd      	mov	sp, r7
 800396e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003972:	4770      	bx	lr

08003974 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b082      	sub	sp, #8
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003980:	1c99      	adds	r1, r3, #2
 8003982:	687a      	ldr	r2, [r7, #4]
 8003984:	6251      	str	r1, [r2, #36]	; 0x24
 8003986:	881a      	ldrh	r2, [r3, #0]
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003992:	b29b      	uxth	r3, r3
 8003994:	3b01      	subs	r3, #1
 8003996:	b29a      	uxth	r2, r3
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039a0:	b29b      	uxth	r3, r3
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d113      	bne.n	80039ce <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	685a      	ldr	r2, [r3, #4]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80039b4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80039ba:	b29b      	uxth	r3, r3
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d106      	bne.n	80039ce <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2201      	movs	r2, #1
 80039c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80039c8:	6878      	ldr	r0, [r7, #4]
 80039ca:	f7ff ffc9 	bl	8003960 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80039ce:	bf00      	nop
 80039d0:	3708      	adds	r7, #8
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}
	...

080039d8 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b082      	sub	sp, #8
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039e4:	1c99      	adds	r1, r3, #2
 80039e6:	687a      	ldr	r2, [r7, #4]
 80039e8:	6251      	str	r1, [r2, #36]	; 0x24
 80039ea:	8819      	ldrh	r1, [r3, #0]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a1d      	ldr	r2, [pc, #116]	; (8003a68 <I2SEx_TxISR_I2SExt+0x90>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d101      	bne.n	80039fa <I2SEx_TxISR_I2SExt+0x22>
 80039f6:	4b1d      	ldr	r3, [pc, #116]	; (8003a6c <I2SEx_TxISR_I2SExt+0x94>)
 80039f8:	e001      	b.n	80039fe <I2SEx_TxISR_I2SExt+0x26>
 80039fa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80039fe:	460a      	mov	r2, r1
 8003a00:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a06:	b29b      	uxth	r3, r3
 8003a08:	3b01      	subs	r3, #1
 8003a0a:	b29a      	uxth	r2, r3
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a14:	b29b      	uxth	r3, r3
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d121      	bne.n	8003a5e <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a12      	ldr	r2, [pc, #72]	; (8003a68 <I2SEx_TxISR_I2SExt+0x90>)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d101      	bne.n	8003a28 <I2SEx_TxISR_I2SExt+0x50>
 8003a24:	4b11      	ldr	r3, [pc, #68]	; (8003a6c <I2SEx_TxISR_I2SExt+0x94>)
 8003a26:	e001      	b.n	8003a2c <I2SEx_TxISR_I2SExt+0x54>
 8003a28:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003a2c:	685a      	ldr	r2, [r3, #4]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	490d      	ldr	r1, [pc, #52]	; (8003a68 <I2SEx_TxISR_I2SExt+0x90>)
 8003a34:	428b      	cmp	r3, r1
 8003a36:	d101      	bne.n	8003a3c <I2SEx_TxISR_I2SExt+0x64>
 8003a38:	4b0c      	ldr	r3, [pc, #48]	; (8003a6c <I2SEx_TxISR_I2SExt+0x94>)
 8003a3a:	e001      	b.n	8003a40 <I2SEx_TxISR_I2SExt+0x68>
 8003a3c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003a40:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003a44:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003a4a:	b29b      	uxth	r3, r3
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d106      	bne.n	8003a5e <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2201      	movs	r2, #1
 8003a54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003a58:	6878      	ldr	r0, [r7, #4]
 8003a5a:	f7ff ff81 	bl	8003960 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003a5e:	bf00      	nop
 8003a60:	3708      	adds	r7, #8
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd80      	pop	{r7, pc}
 8003a66:	bf00      	nop
 8003a68:	40003800 	.word	0x40003800
 8003a6c:	40003400 	.word	0x40003400

08003a70 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b082      	sub	sp, #8
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	68d8      	ldr	r0, [r3, #12]
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a82:	1c99      	adds	r1, r3, #2
 8003a84:	687a      	ldr	r2, [r7, #4]
 8003a86:	62d1      	str	r1, [r2, #44]	; 0x2c
 8003a88:	b282      	uxth	r2, r0
 8003a8a:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003a90:	b29b      	uxth	r3, r3
 8003a92:	3b01      	subs	r3, #1
 8003a94:	b29a      	uxth	r2, r3
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003a9e:	b29b      	uxth	r3, r3
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d113      	bne.n	8003acc <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	685a      	ldr	r2, [r3, #4]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003ab2:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ab8:	b29b      	uxth	r3, r3
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d106      	bne.n	8003acc <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2201      	movs	r2, #1
 8003ac2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003ac6:	6878      	ldr	r0, [r7, #4]
 8003ac8:	f7ff ff4a 	bl	8003960 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003acc:	bf00      	nop
 8003ace:	3708      	adds	r7, #8
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bd80      	pop	{r7, pc}

08003ad4 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b082      	sub	sp, #8
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a20      	ldr	r2, [pc, #128]	; (8003b64 <I2SEx_RxISR_I2SExt+0x90>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d101      	bne.n	8003aea <I2SEx_RxISR_I2SExt+0x16>
 8003ae6:	4b20      	ldr	r3, [pc, #128]	; (8003b68 <I2SEx_RxISR_I2SExt+0x94>)
 8003ae8:	e001      	b.n	8003aee <I2SEx_RxISR_I2SExt+0x1a>
 8003aea:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003aee:	68d8      	ldr	r0, [r3, #12]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003af4:	1c99      	adds	r1, r3, #2
 8003af6:	687a      	ldr	r2, [r7, #4]
 8003af8:	62d1      	str	r1, [r2, #44]	; 0x2c
 8003afa:	b282      	uxth	r2, r0
 8003afc:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003b02:	b29b      	uxth	r3, r3
 8003b04:	3b01      	subs	r3, #1
 8003b06:	b29a      	uxth	r2, r3
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003b10:	b29b      	uxth	r3, r3
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d121      	bne.n	8003b5a <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a12      	ldr	r2, [pc, #72]	; (8003b64 <I2SEx_RxISR_I2SExt+0x90>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d101      	bne.n	8003b24 <I2SEx_RxISR_I2SExt+0x50>
 8003b20:	4b11      	ldr	r3, [pc, #68]	; (8003b68 <I2SEx_RxISR_I2SExt+0x94>)
 8003b22:	e001      	b.n	8003b28 <I2SEx_RxISR_I2SExt+0x54>
 8003b24:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003b28:	685a      	ldr	r2, [r3, #4]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	490d      	ldr	r1, [pc, #52]	; (8003b64 <I2SEx_RxISR_I2SExt+0x90>)
 8003b30:	428b      	cmp	r3, r1
 8003b32:	d101      	bne.n	8003b38 <I2SEx_RxISR_I2SExt+0x64>
 8003b34:	4b0c      	ldr	r3, [pc, #48]	; (8003b68 <I2SEx_RxISR_I2SExt+0x94>)
 8003b36:	e001      	b.n	8003b3c <I2SEx_RxISR_I2SExt+0x68>
 8003b38:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003b3c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003b40:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b46:	b29b      	uxth	r3, r3
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d106      	bne.n	8003b5a <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2201      	movs	r2, #1
 8003b50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003b54:	6878      	ldr	r0, [r7, #4]
 8003b56:	f7ff ff03 	bl	8003960 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003b5a:	bf00      	nop
 8003b5c:	3708      	adds	r7, #8
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}
 8003b62:	bf00      	nop
 8003b64:	40003800 	.word	0x40003800
 8003b68:	40003400 	.word	0x40003400

08003b6c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b086      	sub	sp, #24
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d101      	bne.n	8003b7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	e267      	b.n	800404e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f003 0301 	and.w	r3, r3, #1
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d075      	beq.n	8003c76 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003b8a:	4b88      	ldr	r3, [pc, #544]	; (8003dac <HAL_RCC_OscConfig+0x240>)
 8003b8c:	689b      	ldr	r3, [r3, #8]
 8003b8e:	f003 030c 	and.w	r3, r3, #12
 8003b92:	2b04      	cmp	r3, #4
 8003b94:	d00c      	beq.n	8003bb0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b96:	4b85      	ldr	r3, [pc, #532]	; (8003dac <HAL_RCC_OscConfig+0x240>)
 8003b98:	689b      	ldr	r3, [r3, #8]
 8003b9a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003b9e:	2b08      	cmp	r3, #8
 8003ba0:	d112      	bne.n	8003bc8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ba2:	4b82      	ldr	r3, [pc, #520]	; (8003dac <HAL_RCC_OscConfig+0x240>)
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003baa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003bae:	d10b      	bne.n	8003bc8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bb0:	4b7e      	ldr	r3, [pc, #504]	; (8003dac <HAL_RCC_OscConfig+0x240>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d05b      	beq.n	8003c74 <HAL_RCC_OscConfig+0x108>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d157      	bne.n	8003c74 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	e242      	b.n	800404e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003bd0:	d106      	bne.n	8003be0 <HAL_RCC_OscConfig+0x74>
 8003bd2:	4b76      	ldr	r3, [pc, #472]	; (8003dac <HAL_RCC_OscConfig+0x240>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a75      	ldr	r2, [pc, #468]	; (8003dac <HAL_RCC_OscConfig+0x240>)
 8003bd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bdc:	6013      	str	r3, [r2, #0]
 8003bde:	e01d      	b.n	8003c1c <HAL_RCC_OscConfig+0xb0>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003be8:	d10c      	bne.n	8003c04 <HAL_RCC_OscConfig+0x98>
 8003bea:	4b70      	ldr	r3, [pc, #448]	; (8003dac <HAL_RCC_OscConfig+0x240>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4a6f      	ldr	r2, [pc, #444]	; (8003dac <HAL_RCC_OscConfig+0x240>)
 8003bf0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003bf4:	6013      	str	r3, [r2, #0]
 8003bf6:	4b6d      	ldr	r3, [pc, #436]	; (8003dac <HAL_RCC_OscConfig+0x240>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a6c      	ldr	r2, [pc, #432]	; (8003dac <HAL_RCC_OscConfig+0x240>)
 8003bfc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c00:	6013      	str	r3, [r2, #0]
 8003c02:	e00b      	b.n	8003c1c <HAL_RCC_OscConfig+0xb0>
 8003c04:	4b69      	ldr	r3, [pc, #420]	; (8003dac <HAL_RCC_OscConfig+0x240>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a68      	ldr	r2, [pc, #416]	; (8003dac <HAL_RCC_OscConfig+0x240>)
 8003c0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c0e:	6013      	str	r3, [r2, #0]
 8003c10:	4b66      	ldr	r3, [pc, #408]	; (8003dac <HAL_RCC_OscConfig+0x240>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a65      	ldr	r2, [pc, #404]	; (8003dac <HAL_RCC_OscConfig+0x240>)
 8003c16:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c1a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d013      	beq.n	8003c4c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c24:	f7fd fa2a 	bl	800107c <HAL_GetTick>
 8003c28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c2a:	e008      	b.n	8003c3e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c2c:	f7fd fa26 	bl	800107c <HAL_GetTick>
 8003c30:	4602      	mov	r2, r0
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	1ad3      	subs	r3, r2, r3
 8003c36:	2b64      	cmp	r3, #100	; 0x64
 8003c38:	d901      	bls.n	8003c3e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003c3a:	2303      	movs	r3, #3
 8003c3c:	e207      	b.n	800404e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c3e:	4b5b      	ldr	r3, [pc, #364]	; (8003dac <HAL_RCC_OscConfig+0x240>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d0f0      	beq.n	8003c2c <HAL_RCC_OscConfig+0xc0>
 8003c4a:	e014      	b.n	8003c76 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c4c:	f7fd fa16 	bl	800107c <HAL_GetTick>
 8003c50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c52:	e008      	b.n	8003c66 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c54:	f7fd fa12 	bl	800107c <HAL_GetTick>
 8003c58:	4602      	mov	r2, r0
 8003c5a:	693b      	ldr	r3, [r7, #16]
 8003c5c:	1ad3      	subs	r3, r2, r3
 8003c5e:	2b64      	cmp	r3, #100	; 0x64
 8003c60:	d901      	bls.n	8003c66 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003c62:	2303      	movs	r3, #3
 8003c64:	e1f3      	b.n	800404e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c66:	4b51      	ldr	r3, [pc, #324]	; (8003dac <HAL_RCC_OscConfig+0x240>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d1f0      	bne.n	8003c54 <HAL_RCC_OscConfig+0xe8>
 8003c72:	e000      	b.n	8003c76 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f003 0302 	and.w	r3, r3, #2
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d063      	beq.n	8003d4a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003c82:	4b4a      	ldr	r3, [pc, #296]	; (8003dac <HAL_RCC_OscConfig+0x240>)
 8003c84:	689b      	ldr	r3, [r3, #8]
 8003c86:	f003 030c 	and.w	r3, r3, #12
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d00b      	beq.n	8003ca6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c8e:	4b47      	ldr	r3, [pc, #284]	; (8003dac <HAL_RCC_OscConfig+0x240>)
 8003c90:	689b      	ldr	r3, [r3, #8]
 8003c92:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003c96:	2b08      	cmp	r3, #8
 8003c98:	d11c      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c9a:	4b44      	ldr	r3, [pc, #272]	; (8003dac <HAL_RCC_OscConfig+0x240>)
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d116      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ca6:	4b41      	ldr	r3, [pc, #260]	; (8003dac <HAL_RCC_OscConfig+0x240>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f003 0302 	and.w	r3, r3, #2
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d005      	beq.n	8003cbe <HAL_RCC_OscConfig+0x152>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	68db      	ldr	r3, [r3, #12]
 8003cb6:	2b01      	cmp	r3, #1
 8003cb8:	d001      	beq.n	8003cbe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	e1c7      	b.n	800404e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cbe:	4b3b      	ldr	r3, [pc, #236]	; (8003dac <HAL_RCC_OscConfig+0x240>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	691b      	ldr	r3, [r3, #16]
 8003cca:	00db      	lsls	r3, r3, #3
 8003ccc:	4937      	ldr	r1, [pc, #220]	; (8003dac <HAL_RCC_OscConfig+0x240>)
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cd2:	e03a      	b.n	8003d4a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	68db      	ldr	r3, [r3, #12]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d020      	beq.n	8003d1e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003cdc:	4b34      	ldr	r3, [pc, #208]	; (8003db0 <HAL_RCC_OscConfig+0x244>)
 8003cde:	2201      	movs	r2, #1
 8003ce0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ce2:	f7fd f9cb 	bl	800107c <HAL_GetTick>
 8003ce6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ce8:	e008      	b.n	8003cfc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003cea:	f7fd f9c7 	bl	800107c <HAL_GetTick>
 8003cee:	4602      	mov	r2, r0
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	1ad3      	subs	r3, r2, r3
 8003cf4:	2b02      	cmp	r3, #2
 8003cf6:	d901      	bls.n	8003cfc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003cf8:	2303      	movs	r3, #3
 8003cfa:	e1a8      	b.n	800404e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cfc:	4b2b      	ldr	r3, [pc, #172]	; (8003dac <HAL_RCC_OscConfig+0x240>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f003 0302 	and.w	r3, r3, #2
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d0f0      	beq.n	8003cea <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d08:	4b28      	ldr	r3, [pc, #160]	; (8003dac <HAL_RCC_OscConfig+0x240>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	691b      	ldr	r3, [r3, #16]
 8003d14:	00db      	lsls	r3, r3, #3
 8003d16:	4925      	ldr	r1, [pc, #148]	; (8003dac <HAL_RCC_OscConfig+0x240>)
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	600b      	str	r3, [r1, #0]
 8003d1c:	e015      	b.n	8003d4a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d1e:	4b24      	ldr	r3, [pc, #144]	; (8003db0 <HAL_RCC_OscConfig+0x244>)
 8003d20:	2200      	movs	r2, #0
 8003d22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d24:	f7fd f9aa 	bl	800107c <HAL_GetTick>
 8003d28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d2a:	e008      	b.n	8003d3e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d2c:	f7fd f9a6 	bl	800107c <HAL_GetTick>
 8003d30:	4602      	mov	r2, r0
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	1ad3      	subs	r3, r2, r3
 8003d36:	2b02      	cmp	r3, #2
 8003d38:	d901      	bls.n	8003d3e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003d3a:	2303      	movs	r3, #3
 8003d3c:	e187      	b.n	800404e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d3e:	4b1b      	ldr	r3, [pc, #108]	; (8003dac <HAL_RCC_OscConfig+0x240>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f003 0302 	and.w	r3, r3, #2
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d1f0      	bne.n	8003d2c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f003 0308 	and.w	r3, r3, #8
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d036      	beq.n	8003dc4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	695b      	ldr	r3, [r3, #20]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d016      	beq.n	8003d8c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d5e:	4b15      	ldr	r3, [pc, #84]	; (8003db4 <HAL_RCC_OscConfig+0x248>)
 8003d60:	2201      	movs	r2, #1
 8003d62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d64:	f7fd f98a 	bl	800107c <HAL_GetTick>
 8003d68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d6a:	e008      	b.n	8003d7e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d6c:	f7fd f986 	bl	800107c <HAL_GetTick>
 8003d70:	4602      	mov	r2, r0
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	1ad3      	subs	r3, r2, r3
 8003d76:	2b02      	cmp	r3, #2
 8003d78:	d901      	bls.n	8003d7e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	e167      	b.n	800404e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d7e:	4b0b      	ldr	r3, [pc, #44]	; (8003dac <HAL_RCC_OscConfig+0x240>)
 8003d80:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d82:	f003 0302 	and.w	r3, r3, #2
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d0f0      	beq.n	8003d6c <HAL_RCC_OscConfig+0x200>
 8003d8a:	e01b      	b.n	8003dc4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d8c:	4b09      	ldr	r3, [pc, #36]	; (8003db4 <HAL_RCC_OscConfig+0x248>)
 8003d8e:	2200      	movs	r2, #0
 8003d90:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d92:	f7fd f973 	bl	800107c <HAL_GetTick>
 8003d96:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d98:	e00e      	b.n	8003db8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d9a:	f7fd f96f 	bl	800107c <HAL_GetTick>
 8003d9e:	4602      	mov	r2, r0
 8003da0:	693b      	ldr	r3, [r7, #16]
 8003da2:	1ad3      	subs	r3, r2, r3
 8003da4:	2b02      	cmp	r3, #2
 8003da6:	d907      	bls.n	8003db8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003da8:	2303      	movs	r3, #3
 8003daa:	e150      	b.n	800404e <HAL_RCC_OscConfig+0x4e2>
 8003dac:	40023800 	.word	0x40023800
 8003db0:	42470000 	.word	0x42470000
 8003db4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003db8:	4b88      	ldr	r3, [pc, #544]	; (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003dba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003dbc:	f003 0302 	and.w	r3, r3, #2
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d1ea      	bne.n	8003d9a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f003 0304 	and.w	r3, r3, #4
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	f000 8097 	beq.w	8003f00 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003dd6:	4b81      	ldr	r3, [pc, #516]	; (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d10f      	bne.n	8003e02 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003de2:	2300      	movs	r3, #0
 8003de4:	60bb      	str	r3, [r7, #8]
 8003de6:	4b7d      	ldr	r3, [pc, #500]	; (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dea:	4a7c      	ldr	r2, [pc, #496]	; (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003dec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003df0:	6413      	str	r3, [r2, #64]	; 0x40
 8003df2:	4b7a      	ldr	r3, [pc, #488]	; (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003df6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dfa:	60bb      	str	r3, [r7, #8]
 8003dfc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e02:	4b77      	ldr	r3, [pc, #476]	; (8003fe0 <HAL_RCC_OscConfig+0x474>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d118      	bne.n	8003e40 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e0e:	4b74      	ldr	r3, [pc, #464]	; (8003fe0 <HAL_RCC_OscConfig+0x474>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a73      	ldr	r2, [pc, #460]	; (8003fe0 <HAL_RCC_OscConfig+0x474>)
 8003e14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e18:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e1a:	f7fd f92f 	bl	800107c <HAL_GetTick>
 8003e1e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e20:	e008      	b.n	8003e34 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e22:	f7fd f92b 	bl	800107c <HAL_GetTick>
 8003e26:	4602      	mov	r2, r0
 8003e28:	693b      	ldr	r3, [r7, #16]
 8003e2a:	1ad3      	subs	r3, r2, r3
 8003e2c:	2b02      	cmp	r3, #2
 8003e2e:	d901      	bls.n	8003e34 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003e30:	2303      	movs	r3, #3
 8003e32:	e10c      	b.n	800404e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e34:	4b6a      	ldr	r3, [pc, #424]	; (8003fe0 <HAL_RCC_OscConfig+0x474>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d0f0      	beq.n	8003e22 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	689b      	ldr	r3, [r3, #8]
 8003e44:	2b01      	cmp	r3, #1
 8003e46:	d106      	bne.n	8003e56 <HAL_RCC_OscConfig+0x2ea>
 8003e48:	4b64      	ldr	r3, [pc, #400]	; (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003e4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e4c:	4a63      	ldr	r2, [pc, #396]	; (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003e4e:	f043 0301 	orr.w	r3, r3, #1
 8003e52:	6713      	str	r3, [r2, #112]	; 0x70
 8003e54:	e01c      	b.n	8003e90 <HAL_RCC_OscConfig+0x324>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	689b      	ldr	r3, [r3, #8]
 8003e5a:	2b05      	cmp	r3, #5
 8003e5c:	d10c      	bne.n	8003e78 <HAL_RCC_OscConfig+0x30c>
 8003e5e:	4b5f      	ldr	r3, [pc, #380]	; (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003e60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e62:	4a5e      	ldr	r2, [pc, #376]	; (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003e64:	f043 0304 	orr.w	r3, r3, #4
 8003e68:	6713      	str	r3, [r2, #112]	; 0x70
 8003e6a:	4b5c      	ldr	r3, [pc, #368]	; (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003e6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e6e:	4a5b      	ldr	r2, [pc, #364]	; (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003e70:	f043 0301 	orr.w	r3, r3, #1
 8003e74:	6713      	str	r3, [r2, #112]	; 0x70
 8003e76:	e00b      	b.n	8003e90 <HAL_RCC_OscConfig+0x324>
 8003e78:	4b58      	ldr	r3, [pc, #352]	; (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003e7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e7c:	4a57      	ldr	r2, [pc, #348]	; (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003e7e:	f023 0301 	bic.w	r3, r3, #1
 8003e82:	6713      	str	r3, [r2, #112]	; 0x70
 8003e84:	4b55      	ldr	r3, [pc, #340]	; (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003e86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e88:	4a54      	ldr	r2, [pc, #336]	; (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003e8a:	f023 0304 	bic.w	r3, r3, #4
 8003e8e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	689b      	ldr	r3, [r3, #8]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d015      	beq.n	8003ec4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e98:	f7fd f8f0 	bl	800107c <HAL_GetTick>
 8003e9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e9e:	e00a      	b.n	8003eb6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ea0:	f7fd f8ec 	bl	800107c <HAL_GetTick>
 8003ea4:	4602      	mov	r2, r0
 8003ea6:	693b      	ldr	r3, [r7, #16]
 8003ea8:	1ad3      	subs	r3, r2, r3
 8003eaa:	f241 3288 	movw	r2, #5000	; 0x1388
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d901      	bls.n	8003eb6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003eb2:	2303      	movs	r3, #3
 8003eb4:	e0cb      	b.n	800404e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003eb6:	4b49      	ldr	r3, [pc, #292]	; (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003eb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eba:	f003 0302 	and.w	r3, r3, #2
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d0ee      	beq.n	8003ea0 <HAL_RCC_OscConfig+0x334>
 8003ec2:	e014      	b.n	8003eee <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ec4:	f7fd f8da 	bl	800107c <HAL_GetTick>
 8003ec8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003eca:	e00a      	b.n	8003ee2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ecc:	f7fd f8d6 	bl	800107c <HAL_GetTick>
 8003ed0:	4602      	mov	r2, r0
 8003ed2:	693b      	ldr	r3, [r7, #16]
 8003ed4:	1ad3      	subs	r3, r2, r3
 8003ed6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d901      	bls.n	8003ee2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003ede:	2303      	movs	r3, #3
 8003ee0:	e0b5      	b.n	800404e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ee2:	4b3e      	ldr	r3, [pc, #248]	; (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003ee4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ee6:	f003 0302 	and.w	r3, r3, #2
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d1ee      	bne.n	8003ecc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003eee:	7dfb      	ldrb	r3, [r7, #23]
 8003ef0:	2b01      	cmp	r3, #1
 8003ef2:	d105      	bne.n	8003f00 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ef4:	4b39      	ldr	r3, [pc, #228]	; (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ef8:	4a38      	ldr	r2, [pc, #224]	; (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003efa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003efe:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	699b      	ldr	r3, [r3, #24]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	f000 80a1 	beq.w	800404c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003f0a:	4b34      	ldr	r3, [pc, #208]	; (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	f003 030c 	and.w	r3, r3, #12
 8003f12:	2b08      	cmp	r3, #8
 8003f14:	d05c      	beq.n	8003fd0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	699b      	ldr	r3, [r3, #24]
 8003f1a:	2b02      	cmp	r3, #2
 8003f1c:	d141      	bne.n	8003fa2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f1e:	4b31      	ldr	r3, [pc, #196]	; (8003fe4 <HAL_RCC_OscConfig+0x478>)
 8003f20:	2200      	movs	r2, #0
 8003f22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f24:	f7fd f8aa 	bl	800107c <HAL_GetTick>
 8003f28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f2a:	e008      	b.n	8003f3e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f2c:	f7fd f8a6 	bl	800107c <HAL_GetTick>
 8003f30:	4602      	mov	r2, r0
 8003f32:	693b      	ldr	r3, [r7, #16]
 8003f34:	1ad3      	subs	r3, r2, r3
 8003f36:	2b02      	cmp	r3, #2
 8003f38:	d901      	bls.n	8003f3e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003f3a:	2303      	movs	r3, #3
 8003f3c:	e087      	b.n	800404e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f3e:	4b27      	ldr	r3, [pc, #156]	; (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d1f0      	bne.n	8003f2c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	69da      	ldr	r2, [r3, #28]
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6a1b      	ldr	r3, [r3, #32]
 8003f52:	431a      	orrs	r2, r3
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f58:	019b      	lsls	r3, r3, #6
 8003f5a:	431a      	orrs	r2, r3
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f60:	085b      	lsrs	r3, r3, #1
 8003f62:	3b01      	subs	r3, #1
 8003f64:	041b      	lsls	r3, r3, #16
 8003f66:	431a      	orrs	r2, r3
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f6c:	061b      	lsls	r3, r3, #24
 8003f6e:	491b      	ldr	r1, [pc, #108]	; (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003f70:	4313      	orrs	r3, r2
 8003f72:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f74:	4b1b      	ldr	r3, [pc, #108]	; (8003fe4 <HAL_RCC_OscConfig+0x478>)
 8003f76:	2201      	movs	r2, #1
 8003f78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f7a:	f7fd f87f 	bl	800107c <HAL_GetTick>
 8003f7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f80:	e008      	b.n	8003f94 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f82:	f7fd f87b 	bl	800107c <HAL_GetTick>
 8003f86:	4602      	mov	r2, r0
 8003f88:	693b      	ldr	r3, [r7, #16]
 8003f8a:	1ad3      	subs	r3, r2, r3
 8003f8c:	2b02      	cmp	r3, #2
 8003f8e:	d901      	bls.n	8003f94 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003f90:	2303      	movs	r3, #3
 8003f92:	e05c      	b.n	800404e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f94:	4b11      	ldr	r3, [pc, #68]	; (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d0f0      	beq.n	8003f82 <HAL_RCC_OscConfig+0x416>
 8003fa0:	e054      	b.n	800404c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fa2:	4b10      	ldr	r3, [pc, #64]	; (8003fe4 <HAL_RCC_OscConfig+0x478>)
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fa8:	f7fd f868 	bl	800107c <HAL_GetTick>
 8003fac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fae:	e008      	b.n	8003fc2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003fb0:	f7fd f864 	bl	800107c <HAL_GetTick>
 8003fb4:	4602      	mov	r2, r0
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	1ad3      	subs	r3, r2, r3
 8003fba:	2b02      	cmp	r3, #2
 8003fbc:	d901      	bls.n	8003fc2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003fbe:	2303      	movs	r3, #3
 8003fc0:	e045      	b.n	800404e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fc2:	4b06      	ldr	r3, [pc, #24]	; (8003fdc <HAL_RCC_OscConfig+0x470>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d1f0      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x444>
 8003fce:	e03d      	b.n	800404c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	699b      	ldr	r3, [r3, #24]
 8003fd4:	2b01      	cmp	r3, #1
 8003fd6:	d107      	bne.n	8003fe8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	e038      	b.n	800404e <HAL_RCC_OscConfig+0x4e2>
 8003fdc:	40023800 	.word	0x40023800
 8003fe0:	40007000 	.word	0x40007000
 8003fe4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003fe8:	4b1b      	ldr	r3, [pc, #108]	; (8004058 <HAL_RCC_OscConfig+0x4ec>)
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	699b      	ldr	r3, [r3, #24]
 8003ff2:	2b01      	cmp	r3, #1
 8003ff4:	d028      	beq.n	8004048 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004000:	429a      	cmp	r2, r3
 8004002:	d121      	bne.n	8004048 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800400e:	429a      	cmp	r2, r3
 8004010:	d11a      	bne.n	8004048 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004012:	68fa      	ldr	r2, [r7, #12]
 8004014:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004018:	4013      	ands	r3, r2
 800401a:	687a      	ldr	r2, [r7, #4]
 800401c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800401e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004020:	4293      	cmp	r3, r2
 8004022:	d111      	bne.n	8004048 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800402e:	085b      	lsrs	r3, r3, #1
 8004030:	3b01      	subs	r3, #1
 8004032:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004034:	429a      	cmp	r2, r3
 8004036:	d107      	bne.n	8004048 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004042:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004044:	429a      	cmp	r2, r3
 8004046:	d001      	beq.n	800404c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004048:	2301      	movs	r3, #1
 800404a:	e000      	b.n	800404e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800404c:	2300      	movs	r3, #0
}
 800404e:	4618      	mov	r0, r3
 8004050:	3718      	adds	r7, #24
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}
 8004056:	bf00      	nop
 8004058:	40023800 	.word	0x40023800

0800405c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b084      	sub	sp, #16
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
 8004064:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d101      	bne.n	8004070 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800406c:	2301      	movs	r3, #1
 800406e:	e0cc      	b.n	800420a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004070:	4b68      	ldr	r3, [pc, #416]	; (8004214 <HAL_RCC_ClockConfig+0x1b8>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f003 0307 	and.w	r3, r3, #7
 8004078:	683a      	ldr	r2, [r7, #0]
 800407a:	429a      	cmp	r2, r3
 800407c:	d90c      	bls.n	8004098 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800407e:	4b65      	ldr	r3, [pc, #404]	; (8004214 <HAL_RCC_ClockConfig+0x1b8>)
 8004080:	683a      	ldr	r2, [r7, #0]
 8004082:	b2d2      	uxtb	r2, r2
 8004084:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004086:	4b63      	ldr	r3, [pc, #396]	; (8004214 <HAL_RCC_ClockConfig+0x1b8>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f003 0307 	and.w	r3, r3, #7
 800408e:	683a      	ldr	r2, [r7, #0]
 8004090:	429a      	cmp	r2, r3
 8004092:	d001      	beq.n	8004098 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004094:	2301      	movs	r3, #1
 8004096:	e0b8      	b.n	800420a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f003 0302 	and.w	r3, r3, #2
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d020      	beq.n	80040e6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f003 0304 	and.w	r3, r3, #4
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d005      	beq.n	80040bc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040b0:	4b59      	ldr	r3, [pc, #356]	; (8004218 <HAL_RCC_ClockConfig+0x1bc>)
 80040b2:	689b      	ldr	r3, [r3, #8]
 80040b4:	4a58      	ldr	r2, [pc, #352]	; (8004218 <HAL_RCC_ClockConfig+0x1bc>)
 80040b6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80040ba:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f003 0308 	and.w	r3, r3, #8
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d005      	beq.n	80040d4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80040c8:	4b53      	ldr	r3, [pc, #332]	; (8004218 <HAL_RCC_ClockConfig+0x1bc>)
 80040ca:	689b      	ldr	r3, [r3, #8]
 80040cc:	4a52      	ldr	r2, [pc, #328]	; (8004218 <HAL_RCC_ClockConfig+0x1bc>)
 80040ce:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80040d2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040d4:	4b50      	ldr	r3, [pc, #320]	; (8004218 <HAL_RCC_ClockConfig+0x1bc>)
 80040d6:	689b      	ldr	r3, [r3, #8]
 80040d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	689b      	ldr	r3, [r3, #8]
 80040e0:	494d      	ldr	r1, [pc, #308]	; (8004218 <HAL_RCC_ClockConfig+0x1bc>)
 80040e2:	4313      	orrs	r3, r2
 80040e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f003 0301 	and.w	r3, r3, #1
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d044      	beq.n	800417c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	2b01      	cmp	r3, #1
 80040f8:	d107      	bne.n	800410a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040fa:	4b47      	ldr	r3, [pc, #284]	; (8004218 <HAL_RCC_ClockConfig+0x1bc>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004102:	2b00      	cmp	r3, #0
 8004104:	d119      	bne.n	800413a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	e07f      	b.n	800420a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	2b02      	cmp	r3, #2
 8004110:	d003      	beq.n	800411a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004116:	2b03      	cmp	r3, #3
 8004118:	d107      	bne.n	800412a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800411a:	4b3f      	ldr	r3, [pc, #252]	; (8004218 <HAL_RCC_ClockConfig+0x1bc>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004122:	2b00      	cmp	r3, #0
 8004124:	d109      	bne.n	800413a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004126:	2301      	movs	r3, #1
 8004128:	e06f      	b.n	800420a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800412a:	4b3b      	ldr	r3, [pc, #236]	; (8004218 <HAL_RCC_ClockConfig+0x1bc>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f003 0302 	and.w	r3, r3, #2
 8004132:	2b00      	cmp	r3, #0
 8004134:	d101      	bne.n	800413a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004136:	2301      	movs	r3, #1
 8004138:	e067      	b.n	800420a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800413a:	4b37      	ldr	r3, [pc, #220]	; (8004218 <HAL_RCC_ClockConfig+0x1bc>)
 800413c:	689b      	ldr	r3, [r3, #8]
 800413e:	f023 0203 	bic.w	r2, r3, #3
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	4934      	ldr	r1, [pc, #208]	; (8004218 <HAL_RCC_ClockConfig+0x1bc>)
 8004148:	4313      	orrs	r3, r2
 800414a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800414c:	f7fc ff96 	bl	800107c <HAL_GetTick>
 8004150:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004152:	e00a      	b.n	800416a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004154:	f7fc ff92 	bl	800107c <HAL_GetTick>
 8004158:	4602      	mov	r2, r0
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	1ad3      	subs	r3, r2, r3
 800415e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004162:	4293      	cmp	r3, r2
 8004164:	d901      	bls.n	800416a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004166:	2303      	movs	r3, #3
 8004168:	e04f      	b.n	800420a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800416a:	4b2b      	ldr	r3, [pc, #172]	; (8004218 <HAL_RCC_ClockConfig+0x1bc>)
 800416c:	689b      	ldr	r3, [r3, #8]
 800416e:	f003 020c 	and.w	r2, r3, #12
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	009b      	lsls	r3, r3, #2
 8004178:	429a      	cmp	r2, r3
 800417a:	d1eb      	bne.n	8004154 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800417c:	4b25      	ldr	r3, [pc, #148]	; (8004214 <HAL_RCC_ClockConfig+0x1b8>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f003 0307 	and.w	r3, r3, #7
 8004184:	683a      	ldr	r2, [r7, #0]
 8004186:	429a      	cmp	r2, r3
 8004188:	d20c      	bcs.n	80041a4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800418a:	4b22      	ldr	r3, [pc, #136]	; (8004214 <HAL_RCC_ClockConfig+0x1b8>)
 800418c:	683a      	ldr	r2, [r7, #0]
 800418e:	b2d2      	uxtb	r2, r2
 8004190:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004192:	4b20      	ldr	r3, [pc, #128]	; (8004214 <HAL_RCC_ClockConfig+0x1b8>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f003 0307 	and.w	r3, r3, #7
 800419a:	683a      	ldr	r2, [r7, #0]
 800419c:	429a      	cmp	r2, r3
 800419e:	d001      	beq.n	80041a4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80041a0:	2301      	movs	r3, #1
 80041a2:	e032      	b.n	800420a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f003 0304 	and.w	r3, r3, #4
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d008      	beq.n	80041c2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041b0:	4b19      	ldr	r3, [pc, #100]	; (8004218 <HAL_RCC_ClockConfig+0x1bc>)
 80041b2:	689b      	ldr	r3, [r3, #8]
 80041b4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	68db      	ldr	r3, [r3, #12]
 80041bc:	4916      	ldr	r1, [pc, #88]	; (8004218 <HAL_RCC_ClockConfig+0x1bc>)
 80041be:	4313      	orrs	r3, r2
 80041c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f003 0308 	and.w	r3, r3, #8
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d009      	beq.n	80041e2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80041ce:	4b12      	ldr	r3, [pc, #72]	; (8004218 <HAL_RCC_ClockConfig+0x1bc>)
 80041d0:	689b      	ldr	r3, [r3, #8]
 80041d2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	691b      	ldr	r3, [r3, #16]
 80041da:	00db      	lsls	r3, r3, #3
 80041dc:	490e      	ldr	r1, [pc, #56]	; (8004218 <HAL_RCC_ClockConfig+0x1bc>)
 80041de:	4313      	orrs	r3, r2
 80041e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80041e2:	f000 f821 	bl	8004228 <HAL_RCC_GetSysClockFreq>
 80041e6:	4602      	mov	r2, r0
 80041e8:	4b0b      	ldr	r3, [pc, #44]	; (8004218 <HAL_RCC_ClockConfig+0x1bc>)
 80041ea:	689b      	ldr	r3, [r3, #8]
 80041ec:	091b      	lsrs	r3, r3, #4
 80041ee:	f003 030f 	and.w	r3, r3, #15
 80041f2:	490a      	ldr	r1, [pc, #40]	; (800421c <HAL_RCC_ClockConfig+0x1c0>)
 80041f4:	5ccb      	ldrb	r3, [r1, r3]
 80041f6:	fa22 f303 	lsr.w	r3, r2, r3
 80041fa:	4a09      	ldr	r2, [pc, #36]	; (8004220 <HAL_RCC_ClockConfig+0x1c4>)
 80041fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80041fe:	4b09      	ldr	r3, [pc, #36]	; (8004224 <HAL_RCC_ClockConfig+0x1c8>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4618      	mov	r0, r3
 8004204:	f7fc fef6 	bl	8000ff4 <HAL_InitTick>

  return HAL_OK;
 8004208:	2300      	movs	r3, #0
}
 800420a:	4618      	mov	r0, r3
 800420c:	3710      	adds	r7, #16
 800420e:	46bd      	mov	sp, r7
 8004210:	bd80      	pop	{r7, pc}
 8004212:	bf00      	nop
 8004214:	40023c00 	.word	0x40023c00
 8004218:	40023800 	.word	0x40023800
 800421c:	08009384 	.word	0x08009384
 8004220:	20000004 	.word	0x20000004
 8004224:	20000008 	.word	0x20000008

08004228 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004228:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800422c:	b094      	sub	sp, #80	; 0x50
 800422e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004230:	2300      	movs	r3, #0
 8004232:	647b      	str	r3, [r7, #68]	; 0x44
 8004234:	2300      	movs	r3, #0
 8004236:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004238:	2300      	movs	r3, #0
 800423a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800423c:	2300      	movs	r3, #0
 800423e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004240:	4b79      	ldr	r3, [pc, #484]	; (8004428 <HAL_RCC_GetSysClockFreq+0x200>)
 8004242:	689b      	ldr	r3, [r3, #8]
 8004244:	f003 030c 	and.w	r3, r3, #12
 8004248:	2b08      	cmp	r3, #8
 800424a:	d00d      	beq.n	8004268 <HAL_RCC_GetSysClockFreq+0x40>
 800424c:	2b08      	cmp	r3, #8
 800424e:	f200 80e1 	bhi.w	8004414 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004252:	2b00      	cmp	r3, #0
 8004254:	d002      	beq.n	800425c <HAL_RCC_GetSysClockFreq+0x34>
 8004256:	2b04      	cmp	r3, #4
 8004258:	d003      	beq.n	8004262 <HAL_RCC_GetSysClockFreq+0x3a>
 800425a:	e0db      	b.n	8004414 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800425c:	4b73      	ldr	r3, [pc, #460]	; (800442c <HAL_RCC_GetSysClockFreq+0x204>)
 800425e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004260:	e0db      	b.n	800441a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004262:	4b73      	ldr	r3, [pc, #460]	; (8004430 <HAL_RCC_GetSysClockFreq+0x208>)
 8004264:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004266:	e0d8      	b.n	800441a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004268:	4b6f      	ldr	r3, [pc, #444]	; (8004428 <HAL_RCC_GetSysClockFreq+0x200>)
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004270:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004272:	4b6d      	ldr	r3, [pc, #436]	; (8004428 <HAL_RCC_GetSysClockFreq+0x200>)
 8004274:	685b      	ldr	r3, [r3, #4]
 8004276:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800427a:	2b00      	cmp	r3, #0
 800427c:	d063      	beq.n	8004346 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800427e:	4b6a      	ldr	r3, [pc, #424]	; (8004428 <HAL_RCC_GetSysClockFreq+0x200>)
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	099b      	lsrs	r3, r3, #6
 8004284:	2200      	movs	r2, #0
 8004286:	63bb      	str	r3, [r7, #56]	; 0x38
 8004288:	63fa      	str	r2, [r7, #60]	; 0x3c
 800428a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800428c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004290:	633b      	str	r3, [r7, #48]	; 0x30
 8004292:	2300      	movs	r3, #0
 8004294:	637b      	str	r3, [r7, #52]	; 0x34
 8004296:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800429a:	4622      	mov	r2, r4
 800429c:	462b      	mov	r3, r5
 800429e:	f04f 0000 	mov.w	r0, #0
 80042a2:	f04f 0100 	mov.w	r1, #0
 80042a6:	0159      	lsls	r1, r3, #5
 80042a8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80042ac:	0150      	lsls	r0, r2, #5
 80042ae:	4602      	mov	r2, r0
 80042b0:	460b      	mov	r3, r1
 80042b2:	4621      	mov	r1, r4
 80042b4:	1a51      	subs	r1, r2, r1
 80042b6:	6139      	str	r1, [r7, #16]
 80042b8:	4629      	mov	r1, r5
 80042ba:	eb63 0301 	sbc.w	r3, r3, r1
 80042be:	617b      	str	r3, [r7, #20]
 80042c0:	f04f 0200 	mov.w	r2, #0
 80042c4:	f04f 0300 	mov.w	r3, #0
 80042c8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80042cc:	4659      	mov	r1, fp
 80042ce:	018b      	lsls	r3, r1, #6
 80042d0:	4651      	mov	r1, sl
 80042d2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80042d6:	4651      	mov	r1, sl
 80042d8:	018a      	lsls	r2, r1, #6
 80042da:	4651      	mov	r1, sl
 80042dc:	ebb2 0801 	subs.w	r8, r2, r1
 80042e0:	4659      	mov	r1, fp
 80042e2:	eb63 0901 	sbc.w	r9, r3, r1
 80042e6:	f04f 0200 	mov.w	r2, #0
 80042ea:	f04f 0300 	mov.w	r3, #0
 80042ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80042f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80042f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80042fa:	4690      	mov	r8, r2
 80042fc:	4699      	mov	r9, r3
 80042fe:	4623      	mov	r3, r4
 8004300:	eb18 0303 	adds.w	r3, r8, r3
 8004304:	60bb      	str	r3, [r7, #8]
 8004306:	462b      	mov	r3, r5
 8004308:	eb49 0303 	adc.w	r3, r9, r3
 800430c:	60fb      	str	r3, [r7, #12]
 800430e:	f04f 0200 	mov.w	r2, #0
 8004312:	f04f 0300 	mov.w	r3, #0
 8004316:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800431a:	4629      	mov	r1, r5
 800431c:	024b      	lsls	r3, r1, #9
 800431e:	4621      	mov	r1, r4
 8004320:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004324:	4621      	mov	r1, r4
 8004326:	024a      	lsls	r2, r1, #9
 8004328:	4610      	mov	r0, r2
 800432a:	4619      	mov	r1, r3
 800432c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800432e:	2200      	movs	r2, #0
 8004330:	62bb      	str	r3, [r7, #40]	; 0x28
 8004332:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004334:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004338:	f7fb ff46 	bl	80001c8 <__aeabi_uldivmod>
 800433c:	4602      	mov	r2, r0
 800433e:	460b      	mov	r3, r1
 8004340:	4613      	mov	r3, r2
 8004342:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004344:	e058      	b.n	80043f8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004346:	4b38      	ldr	r3, [pc, #224]	; (8004428 <HAL_RCC_GetSysClockFreq+0x200>)
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	099b      	lsrs	r3, r3, #6
 800434c:	2200      	movs	r2, #0
 800434e:	4618      	mov	r0, r3
 8004350:	4611      	mov	r1, r2
 8004352:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004356:	623b      	str	r3, [r7, #32]
 8004358:	2300      	movs	r3, #0
 800435a:	627b      	str	r3, [r7, #36]	; 0x24
 800435c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004360:	4642      	mov	r2, r8
 8004362:	464b      	mov	r3, r9
 8004364:	f04f 0000 	mov.w	r0, #0
 8004368:	f04f 0100 	mov.w	r1, #0
 800436c:	0159      	lsls	r1, r3, #5
 800436e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004372:	0150      	lsls	r0, r2, #5
 8004374:	4602      	mov	r2, r0
 8004376:	460b      	mov	r3, r1
 8004378:	4641      	mov	r1, r8
 800437a:	ebb2 0a01 	subs.w	sl, r2, r1
 800437e:	4649      	mov	r1, r9
 8004380:	eb63 0b01 	sbc.w	fp, r3, r1
 8004384:	f04f 0200 	mov.w	r2, #0
 8004388:	f04f 0300 	mov.w	r3, #0
 800438c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004390:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004394:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004398:	ebb2 040a 	subs.w	r4, r2, sl
 800439c:	eb63 050b 	sbc.w	r5, r3, fp
 80043a0:	f04f 0200 	mov.w	r2, #0
 80043a4:	f04f 0300 	mov.w	r3, #0
 80043a8:	00eb      	lsls	r3, r5, #3
 80043aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80043ae:	00e2      	lsls	r2, r4, #3
 80043b0:	4614      	mov	r4, r2
 80043b2:	461d      	mov	r5, r3
 80043b4:	4643      	mov	r3, r8
 80043b6:	18e3      	adds	r3, r4, r3
 80043b8:	603b      	str	r3, [r7, #0]
 80043ba:	464b      	mov	r3, r9
 80043bc:	eb45 0303 	adc.w	r3, r5, r3
 80043c0:	607b      	str	r3, [r7, #4]
 80043c2:	f04f 0200 	mov.w	r2, #0
 80043c6:	f04f 0300 	mov.w	r3, #0
 80043ca:	e9d7 4500 	ldrd	r4, r5, [r7]
 80043ce:	4629      	mov	r1, r5
 80043d0:	028b      	lsls	r3, r1, #10
 80043d2:	4621      	mov	r1, r4
 80043d4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80043d8:	4621      	mov	r1, r4
 80043da:	028a      	lsls	r2, r1, #10
 80043dc:	4610      	mov	r0, r2
 80043de:	4619      	mov	r1, r3
 80043e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80043e2:	2200      	movs	r2, #0
 80043e4:	61bb      	str	r3, [r7, #24]
 80043e6:	61fa      	str	r2, [r7, #28]
 80043e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80043ec:	f7fb feec 	bl	80001c8 <__aeabi_uldivmod>
 80043f0:	4602      	mov	r2, r0
 80043f2:	460b      	mov	r3, r1
 80043f4:	4613      	mov	r3, r2
 80043f6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80043f8:	4b0b      	ldr	r3, [pc, #44]	; (8004428 <HAL_RCC_GetSysClockFreq+0x200>)
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	0c1b      	lsrs	r3, r3, #16
 80043fe:	f003 0303 	and.w	r3, r3, #3
 8004402:	3301      	adds	r3, #1
 8004404:	005b      	lsls	r3, r3, #1
 8004406:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004408:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800440a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800440c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004410:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004412:	e002      	b.n	800441a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004414:	4b05      	ldr	r3, [pc, #20]	; (800442c <HAL_RCC_GetSysClockFreq+0x204>)
 8004416:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004418:	bf00      	nop
    }
  }
  return sysclockfreq;
 800441a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800441c:	4618      	mov	r0, r3
 800441e:	3750      	adds	r7, #80	; 0x50
 8004420:	46bd      	mov	sp, r7
 8004422:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004426:	bf00      	nop
 8004428:	40023800 	.word	0x40023800
 800442c:	00f42400 	.word	0x00f42400
 8004430:	007a1200 	.word	0x007a1200

08004434 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004434:	b480      	push	{r7}
 8004436:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004438:	4b03      	ldr	r3, [pc, #12]	; (8004448 <HAL_RCC_GetHCLKFreq+0x14>)
 800443a:	681b      	ldr	r3, [r3, #0]
}
 800443c:	4618      	mov	r0, r3
 800443e:	46bd      	mov	sp, r7
 8004440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004444:	4770      	bx	lr
 8004446:	bf00      	nop
 8004448:	20000004 	.word	0x20000004

0800444c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004450:	f7ff fff0 	bl	8004434 <HAL_RCC_GetHCLKFreq>
 8004454:	4602      	mov	r2, r0
 8004456:	4b05      	ldr	r3, [pc, #20]	; (800446c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004458:	689b      	ldr	r3, [r3, #8]
 800445a:	0a9b      	lsrs	r3, r3, #10
 800445c:	f003 0307 	and.w	r3, r3, #7
 8004460:	4903      	ldr	r1, [pc, #12]	; (8004470 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004462:	5ccb      	ldrb	r3, [r1, r3]
 8004464:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004468:	4618      	mov	r0, r3
 800446a:	bd80      	pop	{r7, pc}
 800446c:	40023800 	.word	0x40023800
 8004470:	08009394 	.word	0x08009394

08004474 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004478:	f7ff ffdc 	bl	8004434 <HAL_RCC_GetHCLKFreq>
 800447c:	4602      	mov	r2, r0
 800447e:	4b05      	ldr	r3, [pc, #20]	; (8004494 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004480:	689b      	ldr	r3, [r3, #8]
 8004482:	0b5b      	lsrs	r3, r3, #13
 8004484:	f003 0307 	and.w	r3, r3, #7
 8004488:	4903      	ldr	r1, [pc, #12]	; (8004498 <HAL_RCC_GetPCLK2Freq+0x24>)
 800448a:	5ccb      	ldrb	r3, [r1, r3]
 800448c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004490:	4618      	mov	r0, r3
 8004492:	bd80      	pop	{r7, pc}
 8004494:	40023800 	.word	0x40023800
 8004498:	08009394 	.word	0x08009394

0800449c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b086      	sub	sp, #24
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80044a4:	2300      	movs	r3, #0
 80044a6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80044a8:	2300      	movs	r3, #0
 80044aa:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f003 0301 	and.w	r3, r3, #1
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d105      	bne.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d035      	beq.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80044c4:	4b62      	ldr	r3, [pc, #392]	; (8004650 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80044c6:	2200      	movs	r2, #0
 80044c8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80044ca:	f7fc fdd7 	bl	800107c <HAL_GetTick>
 80044ce:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80044d0:	e008      	b.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80044d2:	f7fc fdd3 	bl	800107c <HAL_GetTick>
 80044d6:	4602      	mov	r2, r0
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	1ad3      	subs	r3, r2, r3
 80044dc:	2b02      	cmp	r3, #2
 80044de:	d901      	bls.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80044e0:	2303      	movs	r3, #3
 80044e2:	e0b0      	b.n	8004646 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80044e4:	4b5b      	ldr	r3, [pc, #364]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d1f0      	bne.n	80044d2 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	019a      	lsls	r2, r3, #6
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	689b      	ldr	r3, [r3, #8]
 80044fa:	071b      	lsls	r3, r3, #28
 80044fc:	4955      	ldr	r1, [pc, #340]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80044fe:	4313      	orrs	r3, r2
 8004500:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004504:	4b52      	ldr	r3, [pc, #328]	; (8004650 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004506:	2201      	movs	r2, #1
 8004508:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800450a:	f7fc fdb7 	bl	800107c <HAL_GetTick>
 800450e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004510:	e008      	b.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004512:	f7fc fdb3 	bl	800107c <HAL_GetTick>
 8004516:	4602      	mov	r2, r0
 8004518:	697b      	ldr	r3, [r7, #20]
 800451a:	1ad3      	subs	r3, r2, r3
 800451c:	2b02      	cmp	r3, #2
 800451e:	d901      	bls.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004520:	2303      	movs	r3, #3
 8004522:	e090      	b.n	8004646 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004524:	4b4b      	ldr	r3, [pc, #300]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800452c:	2b00      	cmp	r3, #0
 800452e:	d0f0      	beq.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f003 0302 	and.w	r3, r3, #2
 8004538:	2b00      	cmp	r3, #0
 800453a:	f000 8083 	beq.w	8004644 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800453e:	2300      	movs	r3, #0
 8004540:	60fb      	str	r3, [r7, #12]
 8004542:	4b44      	ldr	r3, [pc, #272]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004546:	4a43      	ldr	r2, [pc, #268]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004548:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800454c:	6413      	str	r3, [r2, #64]	; 0x40
 800454e:	4b41      	ldr	r3, [pc, #260]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004552:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004556:	60fb      	str	r3, [r7, #12]
 8004558:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800455a:	4b3f      	ldr	r3, [pc, #252]	; (8004658 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	4a3e      	ldr	r2, [pc, #248]	; (8004658 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004560:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004564:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004566:	f7fc fd89 	bl	800107c <HAL_GetTick>
 800456a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800456c:	e008      	b.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800456e:	f7fc fd85 	bl	800107c <HAL_GetTick>
 8004572:	4602      	mov	r2, r0
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	1ad3      	subs	r3, r2, r3
 8004578:	2b02      	cmp	r3, #2
 800457a:	d901      	bls.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800457c:	2303      	movs	r3, #3
 800457e:	e062      	b.n	8004646 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004580:	4b35      	ldr	r3, [pc, #212]	; (8004658 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004588:	2b00      	cmp	r3, #0
 800458a:	d0f0      	beq.n	800456e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800458c:	4b31      	ldr	r3, [pc, #196]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800458e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004590:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004594:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004596:	693b      	ldr	r3, [r7, #16]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d02f      	beq.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x160>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	68db      	ldr	r3, [r3, #12]
 80045a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80045a4:	693a      	ldr	r2, [r7, #16]
 80045a6:	429a      	cmp	r2, r3
 80045a8:	d028      	beq.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80045aa:	4b2a      	ldr	r3, [pc, #168]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80045ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045b2:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80045b4:	4b29      	ldr	r3, [pc, #164]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80045b6:	2201      	movs	r2, #1
 80045b8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80045ba:	4b28      	ldr	r3, [pc, #160]	; (800465c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80045bc:	2200      	movs	r2, #0
 80045be:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80045c0:	4a24      	ldr	r2, [pc, #144]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80045c2:	693b      	ldr	r3, [r7, #16]
 80045c4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80045c6:	4b23      	ldr	r3, [pc, #140]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80045c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045ca:	f003 0301 	and.w	r3, r3, #1
 80045ce:	2b01      	cmp	r3, #1
 80045d0:	d114      	bne.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80045d2:	f7fc fd53 	bl	800107c <HAL_GetTick>
 80045d6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045d8:	e00a      	b.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80045da:	f7fc fd4f 	bl	800107c <HAL_GetTick>
 80045de:	4602      	mov	r2, r0
 80045e0:	697b      	ldr	r3, [r7, #20]
 80045e2:	1ad3      	subs	r3, r2, r3
 80045e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d901      	bls.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80045ec:	2303      	movs	r3, #3
 80045ee:	e02a      	b.n	8004646 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045f0:	4b18      	ldr	r3, [pc, #96]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80045f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045f4:	f003 0302 	and.w	r3, r3, #2
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d0ee      	beq.n	80045da <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	68db      	ldr	r3, [r3, #12]
 8004600:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004604:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004608:	d10d      	bne.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800460a:	4b12      	ldr	r3, [pc, #72]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800460c:	689b      	ldr	r3, [r3, #8]
 800460e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	68db      	ldr	r3, [r3, #12]
 8004616:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800461a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800461e:	490d      	ldr	r1, [pc, #52]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004620:	4313      	orrs	r3, r2
 8004622:	608b      	str	r3, [r1, #8]
 8004624:	e005      	b.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004626:	4b0b      	ldr	r3, [pc, #44]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004628:	689b      	ldr	r3, [r3, #8]
 800462a:	4a0a      	ldr	r2, [pc, #40]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800462c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004630:	6093      	str	r3, [r2, #8]
 8004632:	4b08      	ldr	r3, [pc, #32]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004634:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	68db      	ldr	r3, [r3, #12]
 800463a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800463e:	4905      	ldr	r1, [pc, #20]	; (8004654 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004640:	4313      	orrs	r3, r2
 8004642:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004644:	2300      	movs	r3, #0
}
 8004646:	4618      	mov	r0, r3
 8004648:	3718      	adds	r7, #24
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}
 800464e:	bf00      	nop
 8004650:	42470068 	.word	0x42470068
 8004654:	40023800 	.word	0x40023800
 8004658:	40007000 	.word	0x40007000
 800465c:	42470e40 	.word	0x42470e40

08004660 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004660:	b480      	push	{r7}
 8004662:	b087      	sub	sp, #28
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004668:	2300      	movs	r3, #0
 800466a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800466c:	2300      	movs	r3, #0
 800466e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004670:	2300      	movs	r3, #0
 8004672:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004674:	2300      	movs	r3, #0
 8004676:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2b01      	cmp	r3, #1
 800467c:	d13e      	bne.n	80046fc <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800467e:	4b23      	ldr	r3, [pc, #140]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004680:	689b      	ldr	r3, [r3, #8]
 8004682:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004686:	60fb      	str	r3, [r7, #12]
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d005      	beq.n	800469a <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	2b01      	cmp	r3, #1
 8004692:	d12f      	bne.n	80046f4 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004694:	4b1e      	ldr	r3, [pc, #120]	; (8004710 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004696:	617b      	str	r3, [r7, #20]
          break;
 8004698:	e02f      	b.n	80046fa <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800469a:	4b1c      	ldr	r3, [pc, #112]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80046a6:	d108      	bne.n	80046ba <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80046a8:	4b18      	ldr	r3, [pc, #96]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80046b0:	4a18      	ldr	r2, [pc, #96]	; (8004714 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80046b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80046b6:	613b      	str	r3, [r7, #16]
 80046b8:	e007      	b.n	80046ca <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80046ba:	4b14      	ldr	r3, [pc, #80]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80046c2:	4a15      	ldr	r2, [pc, #84]	; (8004718 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80046c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80046c8:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80046ca:	4b10      	ldr	r3, [pc, #64]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80046cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80046d0:	099b      	lsrs	r3, r3, #6
 80046d2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80046d6:	693b      	ldr	r3, [r7, #16]
 80046d8:	fb02 f303 	mul.w	r3, r2, r3
 80046dc:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80046de:	4b0b      	ldr	r3, [pc, #44]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80046e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80046e4:	0f1b      	lsrs	r3, r3, #28
 80046e6:	f003 0307 	and.w	r3, r3, #7
 80046ea:	68ba      	ldr	r2, [r7, #8]
 80046ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80046f0:	617b      	str	r3, [r7, #20]
          break;
 80046f2:	e002      	b.n	80046fa <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 80046f4:	2300      	movs	r3, #0
 80046f6:	617b      	str	r3, [r7, #20]
          break;
 80046f8:	bf00      	nop
        }
      }
      break;
 80046fa:	bf00      	nop
    }
  }
  return frequency;
 80046fc:	697b      	ldr	r3, [r7, #20]
}
 80046fe:	4618      	mov	r0, r3
 8004700:	371c      	adds	r7, #28
 8004702:	46bd      	mov	sp, r7
 8004704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004708:	4770      	bx	lr
 800470a:	bf00      	nop
 800470c:	40023800 	.word	0x40023800
 8004710:	00bb8000 	.word	0x00bb8000
 8004714:	007a1200 	.word	0x007a1200
 8004718:	00f42400 	.word	0x00f42400

0800471c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b082      	sub	sp, #8
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d101      	bne.n	800472e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800472a:	2301      	movs	r3, #1
 800472c:	e07b      	b.n	8004826 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004732:	2b00      	cmp	r3, #0
 8004734:	d108      	bne.n	8004748 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800473e:	d009      	beq.n	8004754 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2200      	movs	r2, #0
 8004744:	61da      	str	r2, [r3, #28]
 8004746:	e005      	b.n	8004754 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2200      	movs	r2, #0
 800474c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2200      	movs	r2, #0
 8004752:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2200      	movs	r2, #0
 8004758:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004760:	b2db      	uxtb	r3, r3
 8004762:	2b00      	cmp	r3, #0
 8004764:	d106      	bne.n	8004774 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2200      	movs	r2, #0
 800476a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800476e:	6878      	ldr	r0, [r7, #4]
 8004770:	f7fc fa80 	bl	8000c74 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2202      	movs	r2, #2
 8004778:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	681a      	ldr	r2, [r3, #0]
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800478a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	689b      	ldr	r3, [r3, #8]
 8004798:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800479c:	431a      	orrs	r2, r3
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	68db      	ldr	r3, [r3, #12]
 80047a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80047a6:	431a      	orrs	r2, r3
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	691b      	ldr	r3, [r3, #16]
 80047ac:	f003 0302 	and.w	r3, r3, #2
 80047b0:	431a      	orrs	r2, r3
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	695b      	ldr	r3, [r3, #20]
 80047b6:	f003 0301 	and.w	r3, r3, #1
 80047ba:	431a      	orrs	r2, r3
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	699b      	ldr	r3, [r3, #24]
 80047c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80047c4:	431a      	orrs	r2, r3
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	69db      	ldr	r3, [r3, #28]
 80047ca:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80047ce:	431a      	orrs	r2, r3
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6a1b      	ldr	r3, [r3, #32]
 80047d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047d8:	ea42 0103 	orr.w	r1, r2, r3
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047e0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	430a      	orrs	r2, r1
 80047ea:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	699b      	ldr	r3, [r3, #24]
 80047f0:	0c1b      	lsrs	r3, r3, #16
 80047f2:	f003 0104 	and.w	r1, r3, #4
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047fa:	f003 0210 	and.w	r2, r3, #16
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	430a      	orrs	r2, r1
 8004804:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	69da      	ldr	r2, [r3, #28]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004814:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2200      	movs	r2, #0
 800481a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2201      	movs	r2, #1
 8004820:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004824:	2300      	movs	r3, #0
}
 8004826:	4618      	mov	r0, r3
 8004828:	3708      	adds	r7, #8
 800482a:	46bd      	mov	sp, r7
 800482c:	bd80      	pop	{r7, pc}

0800482e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800482e:	b580      	push	{r7, lr}
 8004830:	b08c      	sub	sp, #48	; 0x30
 8004832:	af00      	add	r7, sp, #0
 8004834:	60f8      	str	r0, [r7, #12]
 8004836:	60b9      	str	r1, [r7, #8]
 8004838:	607a      	str	r2, [r7, #4]
 800483a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800483c:	2301      	movs	r3, #1
 800483e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004840:	2300      	movs	r3, #0
 8004842:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800484c:	2b01      	cmp	r3, #1
 800484e:	d101      	bne.n	8004854 <HAL_SPI_TransmitReceive+0x26>
 8004850:	2302      	movs	r3, #2
 8004852:	e18a      	b.n	8004b6a <HAL_SPI_TransmitReceive+0x33c>
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	2201      	movs	r2, #1
 8004858:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800485c:	f7fc fc0e 	bl	800107c <HAL_GetTick>
 8004860:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004868:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004872:	887b      	ldrh	r3, [r7, #2]
 8004874:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004876:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800487a:	2b01      	cmp	r3, #1
 800487c:	d00f      	beq.n	800489e <HAL_SPI_TransmitReceive+0x70>
 800487e:	69fb      	ldr	r3, [r7, #28]
 8004880:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004884:	d107      	bne.n	8004896 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d103      	bne.n	8004896 <HAL_SPI_TransmitReceive+0x68>
 800488e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004892:	2b04      	cmp	r3, #4
 8004894:	d003      	beq.n	800489e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004896:	2302      	movs	r3, #2
 8004898:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800489c:	e15b      	b.n	8004b56 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800489e:	68bb      	ldr	r3, [r7, #8]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d005      	beq.n	80048b0 <HAL_SPI_TransmitReceive+0x82>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d002      	beq.n	80048b0 <HAL_SPI_TransmitReceive+0x82>
 80048aa:	887b      	ldrh	r3, [r7, #2]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d103      	bne.n	80048b8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80048b0:	2301      	movs	r3, #1
 80048b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80048b6:	e14e      	b.n	8004b56 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80048be:	b2db      	uxtb	r3, r3
 80048c0:	2b04      	cmp	r3, #4
 80048c2:	d003      	beq.n	80048cc <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	2205      	movs	r2, #5
 80048c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	2200      	movs	r2, #0
 80048d0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	687a      	ldr	r2, [r7, #4]
 80048d6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	887a      	ldrh	r2, [r7, #2]
 80048dc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	887a      	ldrh	r2, [r7, #2]
 80048e2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	68ba      	ldr	r2, [r7, #8]
 80048e8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	887a      	ldrh	r2, [r7, #2]
 80048ee:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	887a      	ldrh	r2, [r7, #2]
 80048f4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	2200      	movs	r2, #0
 80048fa:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	2200      	movs	r2, #0
 8004900:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800490c:	2b40      	cmp	r3, #64	; 0x40
 800490e:	d007      	beq.n	8004920 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800491e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	68db      	ldr	r3, [r3, #12]
 8004924:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004928:	d178      	bne.n	8004a1c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d002      	beq.n	8004938 <HAL_SPI_TransmitReceive+0x10a>
 8004932:	8b7b      	ldrh	r3, [r7, #26]
 8004934:	2b01      	cmp	r3, #1
 8004936:	d166      	bne.n	8004a06 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800493c:	881a      	ldrh	r2, [r3, #0]
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004948:	1c9a      	adds	r2, r3, #2
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004952:	b29b      	uxth	r3, r3
 8004954:	3b01      	subs	r3, #1
 8004956:	b29a      	uxth	r2, r3
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800495c:	e053      	b.n	8004a06 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	f003 0302 	and.w	r3, r3, #2
 8004968:	2b02      	cmp	r3, #2
 800496a:	d11b      	bne.n	80049a4 <HAL_SPI_TransmitReceive+0x176>
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004970:	b29b      	uxth	r3, r3
 8004972:	2b00      	cmp	r3, #0
 8004974:	d016      	beq.n	80049a4 <HAL_SPI_TransmitReceive+0x176>
 8004976:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004978:	2b01      	cmp	r3, #1
 800497a:	d113      	bne.n	80049a4 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004980:	881a      	ldrh	r2, [r3, #0]
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800498c:	1c9a      	adds	r2, r3, #2
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004996:	b29b      	uxth	r3, r3
 8004998:	3b01      	subs	r3, #1
 800499a:	b29a      	uxth	r2, r3
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80049a0:	2300      	movs	r3, #0
 80049a2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	689b      	ldr	r3, [r3, #8]
 80049aa:	f003 0301 	and.w	r3, r3, #1
 80049ae:	2b01      	cmp	r3, #1
 80049b0:	d119      	bne.n	80049e6 <HAL_SPI_TransmitReceive+0x1b8>
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049b6:	b29b      	uxth	r3, r3
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d014      	beq.n	80049e6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	68da      	ldr	r2, [r3, #12]
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049c6:	b292      	uxth	r2, r2
 80049c8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049ce:	1c9a      	adds	r2, r3, #2
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049d8:	b29b      	uxth	r3, r3
 80049da:	3b01      	subs	r3, #1
 80049dc:	b29a      	uxth	r2, r3
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80049e2:	2301      	movs	r3, #1
 80049e4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80049e6:	f7fc fb49 	bl	800107c <HAL_GetTick>
 80049ea:	4602      	mov	r2, r0
 80049ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ee:	1ad3      	subs	r3, r2, r3
 80049f0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80049f2:	429a      	cmp	r2, r3
 80049f4:	d807      	bhi.n	8004a06 <HAL_SPI_TransmitReceive+0x1d8>
 80049f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049fc:	d003      	beq.n	8004a06 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80049fe:	2303      	movs	r3, #3
 8004a00:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004a04:	e0a7      	b.n	8004b56 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a0a:	b29b      	uxth	r3, r3
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d1a6      	bne.n	800495e <HAL_SPI_TransmitReceive+0x130>
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a14:	b29b      	uxth	r3, r3
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d1a1      	bne.n	800495e <HAL_SPI_TransmitReceive+0x130>
 8004a1a:	e07c      	b.n	8004b16 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d002      	beq.n	8004a2a <HAL_SPI_TransmitReceive+0x1fc>
 8004a24:	8b7b      	ldrh	r3, [r7, #26]
 8004a26:	2b01      	cmp	r3, #1
 8004a28:	d16b      	bne.n	8004b02 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	330c      	adds	r3, #12
 8004a34:	7812      	ldrb	r2, [r2, #0]
 8004a36:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a3c:	1c5a      	adds	r2, r3, #1
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a46:	b29b      	uxth	r3, r3
 8004a48:	3b01      	subs	r3, #1
 8004a4a:	b29a      	uxth	r2, r3
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a50:	e057      	b.n	8004b02 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	f003 0302 	and.w	r3, r3, #2
 8004a5c:	2b02      	cmp	r3, #2
 8004a5e:	d11c      	bne.n	8004a9a <HAL_SPI_TransmitReceive+0x26c>
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a64:	b29b      	uxth	r3, r3
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d017      	beq.n	8004a9a <HAL_SPI_TransmitReceive+0x26c>
 8004a6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a6c:	2b01      	cmp	r3, #1
 8004a6e:	d114      	bne.n	8004a9a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	330c      	adds	r3, #12
 8004a7a:	7812      	ldrb	r2, [r2, #0]
 8004a7c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a82:	1c5a      	adds	r2, r3, #1
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a8c:	b29b      	uxth	r3, r3
 8004a8e:	3b01      	subs	r3, #1
 8004a90:	b29a      	uxth	r2, r3
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004a96:	2300      	movs	r3, #0
 8004a98:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	689b      	ldr	r3, [r3, #8]
 8004aa0:	f003 0301 	and.w	r3, r3, #1
 8004aa4:	2b01      	cmp	r3, #1
 8004aa6:	d119      	bne.n	8004adc <HAL_SPI_TransmitReceive+0x2ae>
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004aac:	b29b      	uxth	r3, r3
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d014      	beq.n	8004adc <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	68da      	ldr	r2, [r3, #12]
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004abc:	b2d2      	uxtb	r2, r2
 8004abe:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ac4:	1c5a      	adds	r2, r3, #1
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ace:	b29b      	uxth	r3, r3
 8004ad0:	3b01      	subs	r3, #1
 8004ad2:	b29a      	uxth	r2, r3
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004ad8:	2301      	movs	r3, #1
 8004ada:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004adc:	f7fc face 	bl	800107c <HAL_GetTick>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ae4:	1ad3      	subs	r3, r2, r3
 8004ae6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004ae8:	429a      	cmp	r2, r3
 8004aea:	d803      	bhi.n	8004af4 <HAL_SPI_TransmitReceive+0x2c6>
 8004aec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004aee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004af2:	d102      	bne.n	8004afa <HAL_SPI_TransmitReceive+0x2cc>
 8004af4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d103      	bne.n	8004b02 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004afa:	2303      	movs	r3, #3
 8004afc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004b00:	e029      	b.n	8004b56 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b06:	b29b      	uxth	r3, r3
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d1a2      	bne.n	8004a52 <HAL_SPI_TransmitReceive+0x224>
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b10:	b29b      	uxth	r3, r3
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d19d      	bne.n	8004a52 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b18:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004b1a:	68f8      	ldr	r0, [r7, #12]
 8004b1c:	f000 f8b2 	bl	8004c84 <SPI_EndRxTxTransaction>
 8004b20:	4603      	mov	r3, r0
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d006      	beq.n	8004b34 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004b26:	2301      	movs	r3, #1
 8004b28:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	2220      	movs	r2, #32
 8004b30:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004b32:	e010      	b.n	8004b56 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	689b      	ldr	r3, [r3, #8]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d10b      	bne.n	8004b54 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	617b      	str	r3, [r7, #20]
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	68db      	ldr	r3, [r3, #12]
 8004b46:	617b      	str	r3, [r7, #20]
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	689b      	ldr	r3, [r3, #8]
 8004b4e:	617b      	str	r3, [r7, #20]
 8004b50:	697b      	ldr	r3, [r7, #20]
 8004b52:	e000      	b.n	8004b56 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004b54:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	2201      	movs	r2, #1
 8004b5a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	2200      	movs	r2, #0
 8004b62:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004b66:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	3730      	adds	r7, #48	; 0x30
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}
	...

08004b74 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b088      	sub	sp, #32
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	60f8      	str	r0, [r7, #12]
 8004b7c:	60b9      	str	r1, [r7, #8]
 8004b7e:	603b      	str	r3, [r7, #0]
 8004b80:	4613      	mov	r3, r2
 8004b82:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004b84:	f7fc fa7a 	bl	800107c <HAL_GetTick>
 8004b88:	4602      	mov	r2, r0
 8004b8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b8c:	1a9b      	subs	r3, r3, r2
 8004b8e:	683a      	ldr	r2, [r7, #0]
 8004b90:	4413      	add	r3, r2
 8004b92:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004b94:	f7fc fa72 	bl	800107c <HAL_GetTick>
 8004b98:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004b9a:	4b39      	ldr	r3, [pc, #228]	; (8004c80 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	015b      	lsls	r3, r3, #5
 8004ba0:	0d1b      	lsrs	r3, r3, #20
 8004ba2:	69fa      	ldr	r2, [r7, #28]
 8004ba4:	fb02 f303 	mul.w	r3, r2, r3
 8004ba8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004baa:	e054      	b.n	8004c56 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bb2:	d050      	beq.n	8004c56 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004bb4:	f7fc fa62 	bl	800107c <HAL_GetTick>
 8004bb8:	4602      	mov	r2, r0
 8004bba:	69bb      	ldr	r3, [r7, #24]
 8004bbc:	1ad3      	subs	r3, r2, r3
 8004bbe:	69fa      	ldr	r2, [r7, #28]
 8004bc0:	429a      	cmp	r2, r3
 8004bc2:	d902      	bls.n	8004bca <SPI_WaitFlagStateUntilTimeout+0x56>
 8004bc4:	69fb      	ldr	r3, [r7, #28]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d13d      	bne.n	8004c46 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	685a      	ldr	r2, [r3, #4]
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004bd8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004be2:	d111      	bne.n	8004c08 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	689b      	ldr	r3, [r3, #8]
 8004be8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004bec:	d004      	beq.n	8004bf8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	689b      	ldr	r3, [r3, #8]
 8004bf2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004bf6:	d107      	bne.n	8004c08 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	681a      	ldr	r2, [r3, #0]
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c06:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c0c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c10:	d10f      	bne.n	8004c32 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	681a      	ldr	r2, [r3, #0]
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004c20:	601a      	str	r2, [r3, #0]
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	681a      	ldr	r2, [r3, #0]
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004c30:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	2201      	movs	r2, #1
 8004c36:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004c42:	2303      	movs	r3, #3
 8004c44:	e017      	b.n	8004c76 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004c46:	697b      	ldr	r3, [r7, #20]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d101      	bne.n	8004c50 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004c50:	697b      	ldr	r3, [r7, #20]
 8004c52:	3b01      	subs	r3, #1
 8004c54:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	689a      	ldr	r2, [r3, #8]
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	4013      	ands	r3, r2
 8004c60:	68ba      	ldr	r2, [r7, #8]
 8004c62:	429a      	cmp	r2, r3
 8004c64:	bf0c      	ite	eq
 8004c66:	2301      	moveq	r3, #1
 8004c68:	2300      	movne	r3, #0
 8004c6a:	b2db      	uxtb	r3, r3
 8004c6c:	461a      	mov	r2, r3
 8004c6e:	79fb      	ldrb	r3, [r7, #7]
 8004c70:	429a      	cmp	r2, r3
 8004c72:	d19b      	bne.n	8004bac <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004c74:	2300      	movs	r3, #0
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	3720      	adds	r7, #32
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bd80      	pop	{r7, pc}
 8004c7e:	bf00      	nop
 8004c80:	20000004 	.word	0x20000004

08004c84 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b088      	sub	sp, #32
 8004c88:	af02      	add	r7, sp, #8
 8004c8a:	60f8      	str	r0, [r7, #12]
 8004c8c:	60b9      	str	r1, [r7, #8]
 8004c8e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004c90:	4b1b      	ldr	r3, [pc, #108]	; (8004d00 <SPI_EndRxTxTransaction+0x7c>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a1b      	ldr	r2, [pc, #108]	; (8004d04 <SPI_EndRxTxTransaction+0x80>)
 8004c96:	fba2 2303 	umull	r2, r3, r2, r3
 8004c9a:	0d5b      	lsrs	r3, r3, #21
 8004c9c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004ca0:	fb02 f303 	mul.w	r3, r2, r3
 8004ca4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	685b      	ldr	r3, [r3, #4]
 8004caa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004cae:	d112      	bne.n	8004cd6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	9300      	str	r3, [sp, #0]
 8004cb4:	68bb      	ldr	r3, [r7, #8]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	2180      	movs	r1, #128	; 0x80
 8004cba:	68f8      	ldr	r0, [r7, #12]
 8004cbc:	f7ff ff5a 	bl	8004b74 <SPI_WaitFlagStateUntilTimeout>
 8004cc0:	4603      	mov	r3, r0
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d016      	beq.n	8004cf4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cca:	f043 0220 	orr.w	r2, r3, #32
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004cd2:	2303      	movs	r3, #3
 8004cd4:	e00f      	b.n	8004cf6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d00a      	beq.n	8004cf2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004cdc:	697b      	ldr	r3, [r7, #20]
 8004cde:	3b01      	subs	r3, #1
 8004ce0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	689b      	ldr	r3, [r3, #8]
 8004ce8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cec:	2b80      	cmp	r3, #128	; 0x80
 8004cee:	d0f2      	beq.n	8004cd6 <SPI_EndRxTxTransaction+0x52>
 8004cf0:	e000      	b.n	8004cf4 <SPI_EndRxTxTransaction+0x70>
        break;
 8004cf2:	bf00      	nop
  }

  return HAL_OK;
 8004cf4:	2300      	movs	r3, #0
}
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	3718      	adds	r7, #24
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bd80      	pop	{r7, pc}
 8004cfe:	bf00      	nop
 8004d00:	20000004 	.word	0x20000004
 8004d04:	165e9f81 	.word	0x165e9f81

08004d08 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b082      	sub	sp, #8
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d101      	bne.n	8004d1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d16:	2301      	movs	r3, #1
 8004d18:	e03f      	b.n	8004d9a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d20:	b2db      	uxtb	r3, r3
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d106      	bne.n	8004d34 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d2e:	6878      	ldr	r0, [r7, #4]
 8004d30:	f7fc f83e 	bl	8000db0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2224      	movs	r2, #36	; 0x24
 8004d38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	68da      	ldr	r2, [r3, #12]
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004d4a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004d4c:	6878      	ldr	r0, [r7, #4]
 8004d4e:	f000 fc7b 	bl	8005648 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	691a      	ldr	r2, [r3, #16]
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004d60:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	695a      	ldr	r2, [r3, #20]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004d70:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	68da      	ldr	r2, [r3, #12]
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004d80:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2200      	movs	r2, #0
 8004d86:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2220      	movs	r2, #32
 8004d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2220      	movs	r2, #32
 8004d94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004d98:	2300      	movs	r3, #0
}
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	3708      	adds	r7, #8
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bd80      	pop	{r7, pc}
	...

08004da4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b0ba      	sub	sp, #232	; 0xe8
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	68db      	ldr	r3, [r3, #12]
 8004dbc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	695b      	ldr	r3, [r3, #20]
 8004dc6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004dca:	2300      	movs	r3, #0
 8004dcc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004dd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004dda:	f003 030f 	and.w	r3, r3, #15
 8004dde:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004de2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d10f      	bne.n	8004e0a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004dea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004dee:	f003 0320 	and.w	r3, r3, #32
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d009      	beq.n	8004e0a <HAL_UART_IRQHandler+0x66>
 8004df6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004dfa:	f003 0320 	and.w	r3, r3, #32
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d003      	beq.n	8004e0a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004e02:	6878      	ldr	r0, [r7, #4]
 8004e04:	f000 fb65 	bl	80054d2 <UART_Receive_IT>
      return;
 8004e08:	e256      	b.n	80052b8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004e0a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	f000 80de 	beq.w	8004fd0 <HAL_UART_IRQHandler+0x22c>
 8004e14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004e18:	f003 0301 	and.w	r3, r3, #1
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d106      	bne.n	8004e2e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004e20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e24:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	f000 80d1 	beq.w	8004fd0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004e2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e32:	f003 0301 	and.w	r3, r3, #1
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d00b      	beq.n	8004e52 <HAL_UART_IRQHandler+0xae>
 8004e3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d005      	beq.n	8004e52 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e4a:	f043 0201 	orr.w	r2, r3, #1
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004e52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e56:	f003 0304 	and.w	r3, r3, #4
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d00b      	beq.n	8004e76 <HAL_UART_IRQHandler+0xd2>
 8004e5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004e62:	f003 0301 	and.w	r3, r3, #1
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d005      	beq.n	8004e76 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e6e:	f043 0202 	orr.w	r2, r3, #2
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004e76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e7a:	f003 0302 	and.w	r3, r3, #2
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d00b      	beq.n	8004e9a <HAL_UART_IRQHandler+0xf6>
 8004e82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004e86:	f003 0301 	and.w	r3, r3, #1
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d005      	beq.n	8004e9a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e92:	f043 0204 	orr.w	r2, r3, #4
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004e9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e9e:	f003 0308 	and.w	r3, r3, #8
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d011      	beq.n	8004eca <HAL_UART_IRQHandler+0x126>
 8004ea6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004eaa:	f003 0320 	and.w	r3, r3, #32
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d105      	bne.n	8004ebe <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004eb2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004eb6:	f003 0301 	and.w	r3, r3, #1
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d005      	beq.n	8004eca <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ec2:	f043 0208 	orr.w	r2, r3, #8
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	f000 81ed 	beq.w	80052ae <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004ed4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ed8:	f003 0320 	and.w	r3, r3, #32
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d008      	beq.n	8004ef2 <HAL_UART_IRQHandler+0x14e>
 8004ee0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ee4:	f003 0320 	and.w	r3, r3, #32
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d002      	beq.n	8004ef2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004eec:	6878      	ldr	r0, [r7, #4]
 8004eee:	f000 faf0 	bl	80054d2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	695b      	ldr	r3, [r3, #20]
 8004ef8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004efc:	2b40      	cmp	r3, #64	; 0x40
 8004efe:	bf0c      	ite	eq
 8004f00:	2301      	moveq	r3, #1
 8004f02:	2300      	movne	r3, #0
 8004f04:	b2db      	uxtb	r3, r3
 8004f06:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f0e:	f003 0308 	and.w	r3, r3, #8
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d103      	bne.n	8004f1e <HAL_UART_IRQHandler+0x17a>
 8004f16:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d04f      	beq.n	8004fbe <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004f1e:	6878      	ldr	r0, [r7, #4]
 8004f20:	f000 f9f8 	bl	8005314 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	695b      	ldr	r3, [r3, #20]
 8004f2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f2e:	2b40      	cmp	r3, #64	; 0x40
 8004f30:	d141      	bne.n	8004fb6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	3314      	adds	r3, #20
 8004f38:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f3c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004f40:	e853 3f00 	ldrex	r3, [r3]
 8004f44:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004f48:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004f4c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004f50:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	3314      	adds	r3, #20
 8004f5a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004f5e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004f62:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f66:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004f6a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004f6e:	e841 2300 	strex	r3, r2, [r1]
 8004f72:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004f76:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d1d9      	bne.n	8004f32 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d013      	beq.n	8004fae <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f8a:	4a7d      	ldr	r2, [pc, #500]	; (8005180 <HAL_UART_IRQHandler+0x3dc>)
 8004f8c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f92:	4618      	mov	r0, r3
 8004f94:	f7fc fa23 	bl	80013de <HAL_DMA_Abort_IT>
 8004f98:	4603      	mov	r3, r0
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d016      	beq.n	8004fcc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fa2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fa4:	687a      	ldr	r2, [r7, #4]
 8004fa6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004fa8:	4610      	mov	r0, r2
 8004faa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fac:	e00e      	b.n	8004fcc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004fae:	6878      	ldr	r0, [r7, #4]
 8004fb0:	f000 f99a 	bl	80052e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fb4:	e00a      	b.n	8004fcc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004fb6:	6878      	ldr	r0, [r7, #4]
 8004fb8:	f000 f996 	bl	80052e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fbc:	e006      	b.n	8004fcc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004fbe:	6878      	ldr	r0, [r7, #4]
 8004fc0:	f000 f992 	bl	80052e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004fca:	e170      	b.n	80052ae <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fcc:	bf00      	nop
    return;
 8004fce:	e16e      	b.n	80052ae <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fd4:	2b01      	cmp	r3, #1
 8004fd6:	f040 814a 	bne.w	800526e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004fda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004fde:	f003 0310 	and.w	r3, r3, #16
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	f000 8143 	beq.w	800526e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004fe8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004fec:	f003 0310 	and.w	r3, r3, #16
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	f000 813c 	beq.w	800526e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	60bb      	str	r3, [r7, #8]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	60bb      	str	r3, [r7, #8]
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	60bb      	str	r3, [r7, #8]
 800500a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	695b      	ldr	r3, [r3, #20]
 8005012:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005016:	2b40      	cmp	r3, #64	; 0x40
 8005018:	f040 80b4 	bne.w	8005184 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	685b      	ldr	r3, [r3, #4]
 8005024:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005028:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800502c:	2b00      	cmp	r3, #0
 800502e:	f000 8140 	beq.w	80052b2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005036:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800503a:	429a      	cmp	r2, r3
 800503c:	f080 8139 	bcs.w	80052b2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005046:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800504c:	69db      	ldr	r3, [r3, #28]
 800504e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005052:	f000 8088 	beq.w	8005166 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	330c      	adds	r3, #12
 800505c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005060:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005064:	e853 3f00 	ldrex	r3, [r3]
 8005068:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800506c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005070:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005074:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	330c      	adds	r3, #12
 800507e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005082:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005086:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800508a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800508e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005092:	e841 2300 	strex	r3, r2, [r1]
 8005096:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800509a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d1d9      	bne.n	8005056 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	3314      	adds	r3, #20
 80050a8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80050ac:	e853 3f00 	ldrex	r3, [r3]
 80050b0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80050b2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80050b4:	f023 0301 	bic.w	r3, r3, #1
 80050b8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	3314      	adds	r3, #20
 80050c2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80050c6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80050ca:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050cc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80050ce:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80050d2:	e841 2300 	strex	r3, r2, [r1]
 80050d6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80050d8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d1e1      	bne.n	80050a2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	3314      	adds	r3, #20
 80050e4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050e6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80050e8:	e853 3f00 	ldrex	r3, [r3]
 80050ec:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80050ee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80050f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80050f4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	3314      	adds	r3, #20
 80050fe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005102:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005104:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005106:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005108:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800510a:	e841 2300 	strex	r3, r2, [r1]
 800510e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005110:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005112:	2b00      	cmp	r3, #0
 8005114:	d1e3      	bne.n	80050de <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2220      	movs	r2, #32
 800511a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2200      	movs	r2, #0
 8005122:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	330c      	adds	r3, #12
 800512a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800512c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800512e:	e853 3f00 	ldrex	r3, [r3]
 8005132:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005134:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005136:	f023 0310 	bic.w	r3, r3, #16
 800513a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	330c      	adds	r3, #12
 8005144:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005148:	65ba      	str	r2, [r7, #88]	; 0x58
 800514a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800514c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800514e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005150:	e841 2300 	strex	r3, r2, [r1]
 8005154:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005156:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005158:	2b00      	cmp	r3, #0
 800515a:	d1e3      	bne.n	8005124 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005160:	4618      	mov	r0, r3
 8005162:	f7fc f8cc 	bl	80012fe <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800516e:	b29b      	uxth	r3, r3
 8005170:	1ad3      	subs	r3, r2, r3
 8005172:	b29b      	uxth	r3, r3
 8005174:	4619      	mov	r1, r3
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	f000 f8c0 	bl	80052fc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800517c:	e099      	b.n	80052b2 <HAL_UART_IRQHandler+0x50e>
 800517e:	bf00      	nop
 8005180:	080053db 	.word	0x080053db
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800518c:	b29b      	uxth	r3, r3
 800518e:	1ad3      	subs	r3, r2, r3
 8005190:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005198:	b29b      	uxth	r3, r3
 800519a:	2b00      	cmp	r3, #0
 800519c:	f000 808b 	beq.w	80052b6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80051a0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	f000 8086 	beq.w	80052b6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	330c      	adds	r3, #12
 80051b0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051b4:	e853 3f00 	ldrex	r3, [r3]
 80051b8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80051ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051bc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80051c0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	330c      	adds	r3, #12
 80051ca:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80051ce:	647a      	str	r2, [r7, #68]	; 0x44
 80051d0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051d2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80051d4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80051d6:	e841 2300 	strex	r3, r2, [r1]
 80051da:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80051dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d1e3      	bne.n	80051aa <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	3314      	adds	r3, #20
 80051e8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ec:	e853 3f00 	ldrex	r3, [r3]
 80051f0:	623b      	str	r3, [r7, #32]
   return(result);
 80051f2:	6a3b      	ldr	r3, [r7, #32]
 80051f4:	f023 0301 	bic.w	r3, r3, #1
 80051f8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	3314      	adds	r3, #20
 8005202:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005206:	633a      	str	r2, [r7, #48]	; 0x30
 8005208:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800520a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800520c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800520e:	e841 2300 	strex	r3, r2, [r1]
 8005212:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005214:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005216:	2b00      	cmp	r3, #0
 8005218:	d1e3      	bne.n	80051e2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2220      	movs	r2, #32
 800521e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2200      	movs	r2, #0
 8005226:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	330c      	adds	r3, #12
 800522e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005230:	693b      	ldr	r3, [r7, #16]
 8005232:	e853 3f00 	ldrex	r3, [r3]
 8005236:	60fb      	str	r3, [r7, #12]
   return(result);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	f023 0310 	bic.w	r3, r3, #16
 800523e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	330c      	adds	r3, #12
 8005248:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800524c:	61fa      	str	r2, [r7, #28]
 800524e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005250:	69b9      	ldr	r1, [r7, #24]
 8005252:	69fa      	ldr	r2, [r7, #28]
 8005254:	e841 2300 	strex	r3, r2, [r1]
 8005258:	617b      	str	r3, [r7, #20]
   return(result);
 800525a:	697b      	ldr	r3, [r7, #20]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d1e3      	bne.n	8005228 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005260:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005264:	4619      	mov	r1, r3
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	f000 f848 	bl	80052fc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800526c:	e023      	b.n	80052b6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800526e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005272:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005276:	2b00      	cmp	r3, #0
 8005278:	d009      	beq.n	800528e <HAL_UART_IRQHandler+0x4ea>
 800527a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800527e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005282:	2b00      	cmp	r3, #0
 8005284:	d003      	beq.n	800528e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005286:	6878      	ldr	r0, [r7, #4]
 8005288:	f000 f8bb 	bl	8005402 <UART_Transmit_IT>
    return;
 800528c:	e014      	b.n	80052b8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800528e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005292:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005296:	2b00      	cmp	r3, #0
 8005298:	d00e      	beq.n	80052b8 <HAL_UART_IRQHandler+0x514>
 800529a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800529e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d008      	beq.n	80052b8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80052a6:	6878      	ldr	r0, [r7, #4]
 80052a8:	f000 f8fb 	bl	80054a2 <UART_EndTransmit_IT>
    return;
 80052ac:	e004      	b.n	80052b8 <HAL_UART_IRQHandler+0x514>
    return;
 80052ae:	bf00      	nop
 80052b0:	e002      	b.n	80052b8 <HAL_UART_IRQHandler+0x514>
      return;
 80052b2:	bf00      	nop
 80052b4:	e000      	b.n	80052b8 <HAL_UART_IRQHandler+0x514>
      return;
 80052b6:	bf00      	nop
  }
}
 80052b8:	37e8      	adds	r7, #232	; 0xe8
 80052ba:	46bd      	mov	sp, r7
 80052bc:	bd80      	pop	{r7, pc}
 80052be:	bf00      	nop

080052c0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80052c0:	b480      	push	{r7}
 80052c2:	b083      	sub	sp, #12
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80052c8:	bf00      	nop
 80052ca:	370c      	adds	r7, #12
 80052cc:	46bd      	mov	sp, r7
 80052ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d2:	4770      	bx	lr

080052d4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b083      	sub	sp, #12
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80052dc:	bf00      	nop
 80052de:	370c      	adds	r7, #12
 80052e0:	46bd      	mov	sp, r7
 80052e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e6:	4770      	bx	lr

080052e8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80052e8:	b480      	push	{r7}
 80052ea:	b083      	sub	sp, #12
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80052f0:	bf00      	nop
 80052f2:	370c      	adds	r7, #12
 80052f4:	46bd      	mov	sp, r7
 80052f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fa:	4770      	bx	lr

080052fc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80052fc:	b480      	push	{r7}
 80052fe:	b083      	sub	sp, #12
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
 8005304:	460b      	mov	r3, r1
 8005306:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005308:	bf00      	nop
 800530a:	370c      	adds	r7, #12
 800530c:	46bd      	mov	sp, r7
 800530e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005312:	4770      	bx	lr

08005314 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005314:	b480      	push	{r7}
 8005316:	b095      	sub	sp, #84	; 0x54
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	330c      	adds	r3, #12
 8005322:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005324:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005326:	e853 3f00 	ldrex	r3, [r3]
 800532a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800532c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800532e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005332:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	330c      	adds	r3, #12
 800533a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800533c:	643a      	str	r2, [r7, #64]	; 0x40
 800533e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005340:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005342:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005344:	e841 2300 	strex	r3, r2, [r1]
 8005348:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800534a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800534c:	2b00      	cmp	r3, #0
 800534e:	d1e5      	bne.n	800531c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	3314      	adds	r3, #20
 8005356:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005358:	6a3b      	ldr	r3, [r7, #32]
 800535a:	e853 3f00 	ldrex	r3, [r3]
 800535e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005360:	69fb      	ldr	r3, [r7, #28]
 8005362:	f023 0301 	bic.w	r3, r3, #1
 8005366:	64bb      	str	r3, [r7, #72]	; 0x48
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	3314      	adds	r3, #20
 800536e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005370:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005372:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005374:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005376:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005378:	e841 2300 	strex	r3, r2, [r1]
 800537c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800537e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005380:	2b00      	cmp	r3, #0
 8005382:	d1e5      	bne.n	8005350 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005388:	2b01      	cmp	r3, #1
 800538a:	d119      	bne.n	80053c0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	330c      	adds	r3, #12
 8005392:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	e853 3f00 	ldrex	r3, [r3]
 800539a:	60bb      	str	r3, [r7, #8]
   return(result);
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	f023 0310 	bic.w	r3, r3, #16
 80053a2:	647b      	str	r3, [r7, #68]	; 0x44
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	330c      	adds	r3, #12
 80053aa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80053ac:	61ba      	str	r2, [r7, #24]
 80053ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053b0:	6979      	ldr	r1, [r7, #20]
 80053b2:	69ba      	ldr	r2, [r7, #24]
 80053b4:	e841 2300 	strex	r3, r2, [r1]
 80053b8:	613b      	str	r3, [r7, #16]
   return(result);
 80053ba:	693b      	ldr	r3, [r7, #16]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d1e5      	bne.n	800538c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2220      	movs	r2, #32
 80053c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2200      	movs	r2, #0
 80053cc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80053ce:	bf00      	nop
 80053d0:	3754      	adds	r7, #84	; 0x54
 80053d2:	46bd      	mov	sp, r7
 80053d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d8:	4770      	bx	lr

080053da <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80053da:	b580      	push	{r7, lr}
 80053dc:	b084      	sub	sp, #16
 80053de:	af00      	add	r7, sp, #0
 80053e0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053e6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	2200      	movs	r2, #0
 80053ec:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	2200      	movs	r2, #0
 80053f2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80053f4:	68f8      	ldr	r0, [r7, #12]
 80053f6:	f7ff ff77 	bl	80052e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80053fa:	bf00      	nop
 80053fc:	3710      	adds	r7, #16
 80053fe:	46bd      	mov	sp, r7
 8005400:	bd80      	pop	{r7, pc}

08005402 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005402:	b480      	push	{r7}
 8005404:	b085      	sub	sp, #20
 8005406:	af00      	add	r7, sp, #0
 8005408:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005410:	b2db      	uxtb	r3, r3
 8005412:	2b21      	cmp	r3, #33	; 0x21
 8005414:	d13e      	bne.n	8005494 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	689b      	ldr	r3, [r3, #8]
 800541a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800541e:	d114      	bne.n	800544a <UART_Transmit_IT+0x48>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	691b      	ldr	r3, [r3, #16]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d110      	bne.n	800544a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6a1b      	ldr	r3, [r3, #32]
 800542c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	881b      	ldrh	r3, [r3, #0]
 8005432:	461a      	mov	r2, r3
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800543c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6a1b      	ldr	r3, [r3, #32]
 8005442:	1c9a      	adds	r2, r3, #2
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	621a      	str	r2, [r3, #32]
 8005448:	e008      	b.n	800545c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6a1b      	ldr	r3, [r3, #32]
 800544e:	1c59      	adds	r1, r3, #1
 8005450:	687a      	ldr	r2, [r7, #4]
 8005452:	6211      	str	r1, [r2, #32]
 8005454:	781a      	ldrb	r2, [r3, #0]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005460:	b29b      	uxth	r3, r3
 8005462:	3b01      	subs	r3, #1
 8005464:	b29b      	uxth	r3, r3
 8005466:	687a      	ldr	r2, [r7, #4]
 8005468:	4619      	mov	r1, r3
 800546a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800546c:	2b00      	cmp	r3, #0
 800546e:	d10f      	bne.n	8005490 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	68da      	ldr	r2, [r3, #12]
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800547e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	68da      	ldr	r2, [r3, #12]
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800548e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005490:	2300      	movs	r3, #0
 8005492:	e000      	b.n	8005496 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005494:	2302      	movs	r3, #2
  }
}
 8005496:	4618      	mov	r0, r3
 8005498:	3714      	adds	r7, #20
 800549a:	46bd      	mov	sp, r7
 800549c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a0:	4770      	bx	lr

080054a2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80054a2:	b580      	push	{r7, lr}
 80054a4:	b082      	sub	sp, #8
 80054a6:	af00      	add	r7, sp, #0
 80054a8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	68da      	ldr	r2, [r3, #12]
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80054b8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2220      	movs	r2, #32
 80054be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80054c2:	6878      	ldr	r0, [r7, #4]
 80054c4:	f7ff fefc 	bl	80052c0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80054c8:	2300      	movs	r3, #0
}
 80054ca:	4618      	mov	r0, r3
 80054cc:	3708      	adds	r7, #8
 80054ce:	46bd      	mov	sp, r7
 80054d0:	bd80      	pop	{r7, pc}

080054d2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80054d2:	b580      	push	{r7, lr}
 80054d4:	b08c      	sub	sp, #48	; 0x30
 80054d6:	af00      	add	r7, sp, #0
 80054d8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80054e0:	b2db      	uxtb	r3, r3
 80054e2:	2b22      	cmp	r3, #34	; 0x22
 80054e4:	f040 80ab 	bne.w	800563e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	689b      	ldr	r3, [r3, #8]
 80054ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054f0:	d117      	bne.n	8005522 <UART_Receive_IT+0x50>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	691b      	ldr	r3, [r3, #16]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d113      	bne.n	8005522 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80054fa:	2300      	movs	r3, #0
 80054fc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005502:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	685b      	ldr	r3, [r3, #4]
 800550a:	b29b      	uxth	r3, r3
 800550c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005510:	b29a      	uxth	r2, r3
 8005512:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005514:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800551a:	1c9a      	adds	r2, r3, #2
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	629a      	str	r2, [r3, #40]	; 0x28
 8005520:	e026      	b.n	8005570 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005526:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005528:	2300      	movs	r3, #0
 800552a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	689b      	ldr	r3, [r3, #8]
 8005530:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005534:	d007      	beq.n	8005546 <UART_Receive_IT+0x74>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	689b      	ldr	r3, [r3, #8]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d10a      	bne.n	8005554 <UART_Receive_IT+0x82>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	691b      	ldr	r3, [r3, #16]
 8005542:	2b00      	cmp	r3, #0
 8005544:	d106      	bne.n	8005554 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	b2da      	uxtb	r2, r3
 800554e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005550:	701a      	strb	r2, [r3, #0]
 8005552:	e008      	b.n	8005566 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	685b      	ldr	r3, [r3, #4]
 800555a:	b2db      	uxtb	r3, r3
 800555c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005560:	b2da      	uxtb	r2, r3
 8005562:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005564:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800556a:	1c5a      	adds	r2, r3, #1
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005574:	b29b      	uxth	r3, r3
 8005576:	3b01      	subs	r3, #1
 8005578:	b29b      	uxth	r3, r3
 800557a:	687a      	ldr	r2, [r7, #4]
 800557c:	4619      	mov	r1, r3
 800557e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005580:	2b00      	cmp	r3, #0
 8005582:	d15a      	bne.n	800563a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	68da      	ldr	r2, [r3, #12]
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f022 0220 	bic.w	r2, r2, #32
 8005592:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	68da      	ldr	r2, [r3, #12]
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80055a2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	695a      	ldr	r2, [r3, #20]
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f022 0201 	bic.w	r2, r2, #1
 80055b2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2220      	movs	r2, #32
 80055b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055c0:	2b01      	cmp	r3, #1
 80055c2:	d135      	bne.n	8005630 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2200      	movs	r2, #0
 80055c8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	330c      	adds	r3, #12
 80055d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055d2:	697b      	ldr	r3, [r7, #20]
 80055d4:	e853 3f00 	ldrex	r3, [r3]
 80055d8:	613b      	str	r3, [r7, #16]
   return(result);
 80055da:	693b      	ldr	r3, [r7, #16]
 80055dc:	f023 0310 	bic.w	r3, r3, #16
 80055e0:	627b      	str	r3, [r7, #36]	; 0x24
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	330c      	adds	r3, #12
 80055e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055ea:	623a      	str	r2, [r7, #32]
 80055ec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ee:	69f9      	ldr	r1, [r7, #28]
 80055f0:	6a3a      	ldr	r2, [r7, #32]
 80055f2:	e841 2300 	strex	r3, r2, [r1]
 80055f6:	61bb      	str	r3, [r7, #24]
   return(result);
 80055f8:	69bb      	ldr	r3, [r7, #24]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d1e5      	bne.n	80055ca <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f003 0310 	and.w	r3, r3, #16
 8005608:	2b10      	cmp	r3, #16
 800560a:	d10a      	bne.n	8005622 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800560c:	2300      	movs	r3, #0
 800560e:	60fb      	str	r3, [r7, #12]
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	60fb      	str	r3, [r7, #12]
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	60fb      	str	r3, [r7, #12]
 8005620:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005626:	4619      	mov	r1, r3
 8005628:	6878      	ldr	r0, [r7, #4]
 800562a:	f7ff fe67 	bl	80052fc <HAL_UARTEx_RxEventCallback>
 800562e:	e002      	b.n	8005636 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005630:	6878      	ldr	r0, [r7, #4]
 8005632:	f7ff fe4f 	bl	80052d4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005636:	2300      	movs	r3, #0
 8005638:	e002      	b.n	8005640 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800563a:	2300      	movs	r3, #0
 800563c:	e000      	b.n	8005640 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800563e:	2302      	movs	r3, #2
  }
}
 8005640:	4618      	mov	r0, r3
 8005642:	3730      	adds	r7, #48	; 0x30
 8005644:	46bd      	mov	sp, r7
 8005646:	bd80      	pop	{r7, pc}

08005648 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005648:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800564c:	b0c0      	sub	sp, #256	; 0x100
 800564e:	af00      	add	r7, sp, #0
 8005650:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005654:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	691b      	ldr	r3, [r3, #16]
 800565c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005660:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005664:	68d9      	ldr	r1, [r3, #12]
 8005666:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800566a:	681a      	ldr	r2, [r3, #0]
 800566c:	ea40 0301 	orr.w	r3, r0, r1
 8005670:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005672:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005676:	689a      	ldr	r2, [r3, #8]
 8005678:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800567c:	691b      	ldr	r3, [r3, #16]
 800567e:	431a      	orrs	r2, r3
 8005680:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005684:	695b      	ldr	r3, [r3, #20]
 8005686:	431a      	orrs	r2, r3
 8005688:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800568c:	69db      	ldr	r3, [r3, #28]
 800568e:	4313      	orrs	r3, r2
 8005690:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005694:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	68db      	ldr	r3, [r3, #12]
 800569c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80056a0:	f021 010c 	bic.w	r1, r1, #12
 80056a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056a8:	681a      	ldr	r2, [r3, #0]
 80056aa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80056ae:	430b      	orrs	r3, r1
 80056b0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80056b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	695b      	ldr	r3, [r3, #20]
 80056ba:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80056be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056c2:	6999      	ldr	r1, [r3, #24]
 80056c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056c8:	681a      	ldr	r2, [r3, #0]
 80056ca:	ea40 0301 	orr.w	r3, r0, r1
 80056ce:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80056d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056d4:	681a      	ldr	r2, [r3, #0]
 80056d6:	4b8f      	ldr	r3, [pc, #572]	; (8005914 <UART_SetConfig+0x2cc>)
 80056d8:	429a      	cmp	r2, r3
 80056da:	d005      	beq.n	80056e8 <UART_SetConfig+0xa0>
 80056dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056e0:	681a      	ldr	r2, [r3, #0]
 80056e2:	4b8d      	ldr	r3, [pc, #564]	; (8005918 <UART_SetConfig+0x2d0>)
 80056e4:	429a      	cmp	r2, r3
 80056e6:	d104      	bne.n	80056f2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80056e8:	f7fe fec4 	bl	8004474 <HAL_RCC_GetPCLK2Freq>
 80056ec:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80056f0:	e003      	b.n	80056fa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80056f2:	f7fe feab 	bl	800444c <HAL_RCC_GetPCLK1Freq>
 80056f6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80056fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056fe:	69db      	ldr	r3, [r3, #28]
 8005700:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005704:	f040 810c 	bne.w	8005920 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005708:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800570c:	2200      	movs	r2, #0
 800570e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005712:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005716:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800571a:	4622      	mov	r2, r4
 800571c:	462b      	mov	r3, r5
 800571e:	1891      	adds	r1, r2, r2
 8005720:	65b9      	str	r1, [r7, #88]	; 0x58
 8005722:	415b      	adcs	r3, r3
 8005724:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005726:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800572a:	4621      	mov	r1, r4
 800572c:	eb12 0801 	adds.w	r8, r2, r1
 8005730:	4629      	mov	r1, r5
 8005732:	eb43 0901 	adc.w	r9, r3, r1
 8005736:	f04f 0200 	mov.w	r2, #0
 800573a:	f04f 0300 	mov.w	r3, #0
 800573e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005742:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005746:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800574a:	4690      	mov	r8, r2
 800574c:	4699      	mov	r9, r3
 800574e:	4623      	mov	r3, r4
 8005750:	eb18 0303 	adds.w	r3, r8, r3
 8005754:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005758:	462b      	mov	r3, r5
 800575a:	eb49 0303 	adc.w	r3, r9, r3
 800575e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005762:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005766:	685b      	ldr	r3, [r3, #4]
 8005768:	2200      	movs	r2, #0
 800576a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800576e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005772:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005776:	460b      	mov	r3, r1
 8005778:	18db      	adds	r3, r3, r3
 800577a:	653b      	str	r3, [r7, #80]	; 0x50
 800577c:	4613      	mov	r3, r2
 800577e:	eb42 0303 	adc.w	r3, r2, r3
 8005782:	657b      	str	r3, [r7, #84]	; 0x54
 8005784:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005788:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800578c:	f7fa fd1c 	bl	80001c8 <__aeabi_uldivmod>
 8005790:	4602      	mov	r2, r0
 8005792:	460b      	mov	r3, r1
 8005794:	4b61      	ldr	r3, [pc, #388]	; (800591c <UART_SetConfig+0x2d4>)
 8005796:	fba3 2302 	umull	r2, r3, r3, r2
 800579a:	095b      	lsrs	r3, r3, #5
 800579c:	011c      	lsls	r4, r3, #4
 800579e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80057a2:	2200      	movs	r2, #0
 80057a4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80057a8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80057ac:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80057b0:	4642      	mov	r2, r8
 80057b2:	464b      	mov	r3, r9
 80057b4:	1891      	adds	r1, r2, r2
 80057b6:	64b9      	str	r1, [r7, #72]	; 0x48
 80057b8:	415b      	adcs	r3, r3
 80057ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80057bc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80057c0:	4641      	mov	r1, r8
 80057c2:	eb12 0a01 	adds.w	sl, r2, r1
 80057c6:	4649      	mov	r1, r9
 80057c8:	eb43 0b01 	adc.w	fp, r3, r1
 80057cc:	f04f 0200 	mov.w	r2, #0
 80057d0:	f04f 0300 	mov.w	r3, #0
 80057d4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80057d8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80057dc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80057e0:	4692      	mov	sl, r2
 80057e2:	469b      	mov	fp, r3
 80057e4:	4643      	mov	r3, r8
 80057e6:	eb1a 0303 	adds.w	r3, sl, r3
 80057ea:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80057ee:	464b      	mov	r3, r9
 80057f0:	eb4b 0303 	adc.w	r3, fp, r3
 80057f4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80057f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057fc:	685b      	ldr	r3, [r3, #4]
 80057fe:	2200      	movs	r2, #0
 8005800:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005804:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005808:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800580c:	460b      	mov	r3, r1
 800580e:	18db      	adds	r3, r3, r3
 8005810:	643b      	str	r3, [r7, #64]	; 0x40
 8005812:	4613      	mov	r3, r2
 8005814:	eb42 0303 	adc.w	r3, r2, r3
 8005818:	647b      	str	r3, [r7, #68]	; 0x44
 800581a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800581e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005822:	f7fa fcd1 	bl	80001c8 <__aeabi_uldivmod>
 8005826:	4602      	mov	r2, r0
 8005828:	460b      	mov	r3, r1
 800582a:	4611      	mov	r1, r2
 800582c:	4b3b      	ldr	r3, [pc, #236]	; (800591c <UART_SetConfig+0x2d4>)
 800582e:	fba3 2301 	umull	r2, r3, r3, r1
 8005832:	095b      	lsrs	r3, r3, #5
 8005834:	2264      	movs	r2, #100	; 0x64
 8005836:	fb02 f303 	mul.w	r3, r2, r3
 800583a:	1acb      	subs	r3, r1, r3
 800583c:	00db      	lsls	r3, r3, #3
 800583e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005842:	4b36      	ldr	r3, [pc, #216]	; (800591c <UART_SetConfig+0x2d4>)
 8005844:	fba3 2302 	umull	r2, r3, r3, r2
 8005848:	095b      	lsrs	r3, r3, #5
 800584a:	005b      	lsls	r3, r3, #1
 800584c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005850:	441c      	add	r4, r3
 8005852:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005856:	2200      	movs	r2, #0
 8005858:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800585c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005860:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005864:	4642      	mov	r2, r8
 8005866:	464b      	mov	r3, r9
 8005868:	1891      	adds	r1, r2, r2
 800586a:	63b9      	str	r1, [r7, #56]	; 0x38
 800586c:	415b      	adcs	r3, r3
 800586e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005870:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005874:	4641      	mov	r1, r8
 8005876:	1851      	adds	r1, r2, r1
 8005878:	6339      	str	r1, [r7, #48]	; 0x30
 800587a:	4649      	mov	r1, r9
 800587c:	414b      	adcs	r3, r1
 800587e:	637b      	str	r3, [r7, #52]	; 0x34
 8005880:	f04f 0200 	mov.w	r2, #0
 8005884:	f04f 0300 	mov.w	r3, #0
 8005888:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800588c:	4659      	mov	r1, fp
 800588e:	00cb      	lsls	r3, r1, #3
 8005890:	4651      	mov	r1, sl
 8005892:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005896:	4651      	mov	r1, sl
 8005898:	00ca      	lsls	r2, r1, #3
 800589a:	4610      	mov	r0, r2
 800589c:	4619      	mov	r1, r3
 800589e:	4603      	mov	r3, r0
 80058a0:	4642      	mov	r2, r8
 80058a2:	189b      	adds	r3, r3, r2
 80058a4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80058a8:	464b      	mov	r3, r9
 80058aa:	460a      	mov	r2, r1
 80058ac:	eb42 0303 	adc.w	r3, r2, r3
 80058b0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80058b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	2200      	movs	r2, #0
 80058bc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80058c0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80058c4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80058c8:	460b      	mov	r3, r1
 80058ca:	18db      	adds	r3, r3, r3
 80058cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80058ce:	4613      	mov	r3, r2
 80058d0:	eb42 0303 	adc.w	r3, r2, r3
 80058d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80058d6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80058da:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80058de:	f7fa fc73 	bl	80001c8 <__aeabi_uldivmod>
 80058e2:	4602      	mov	r2, r0
 80058e4:	460b      	mov	r3, r1
 80058e6:	4b0d      	ldr	r3, [pc, #52]	; (800591c <UART_SetConfig+0x2d4>)
 80058e8:	fba3 1302 	umull	r1, r3, r3, r2
 80058ec:	095b      	lsrs	r3, r3, #5
 80058ee:	2164      	movs	r1, #100	; 0x64
 80058f0:	fb01 f303 	mul.w	r3, r1, r3
 80058f4:	1ad3      	subs	r3, r2, r3
 80058f6:	00db      	lsls	r3, r3, #3
 80058f8:	3332      	adds	r3, #50	; 0x32
 80058fa:	4a08      	ldr	r2, [pc, #32]	; (800591c <UART_SetConfig+0x2d4>)
 80058fc:	fba2 2303 	umull	r2, r3, r2, r3
 8005900:	095b      	lsrs	r3, r3, #5
 8005902:	f003 0207 	and.w	r2, r3, #7
 8005906:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	4422      	add	r2, r4
 800590e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005910:	e105      	b.n	8005b1e <UART_SetConfig+0x4d6>
 8005912:	bf00      	nop
 8005914:	40011000 	.word	0x40011000
 8005918:	40011400 	.word	0x40011400
 800591c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005920:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005924:	2200      	movs	r2, #0
 8005926:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800592a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800592e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005932:	4642      	mov	r2, r8
 8005934:	464b      	mov	r3, r9
 8005936:	1891      	adds	r1, r2, r2
 8005938:	6239      	str	r1, [r7, #32]
 800593a:	415b      	adcs	r3, r3
 800593c:	627b      	str	r3, [r7, #36]	; 0x24
 800593e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005942:	4641      	mov	r1, r8
 8005944:	1854      	adds	r4, r2, r1
 8005946:	4649      	mov	r1, r9
 8005948:	eb43 0501 	adc.w	r5, r3, r1
 800594c:	f04f 0200 	mov.w	r2, #0
 8005950:	f04f 0300 	mov.w	r3, #0
 8005954:	00eb      	lsls	r3, r5, #3
 8005956:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800595a:	00e2      	lsls	r2, r4, #3
 800595c:	4614      	mov	r4, r2
 800595e:	461d      	mov	r5, r3
 8005960:	4643      	mov	r3, r8
 8005962:	18e3      	adds	r3, r4, r3
 8005964:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005968:	464b      	mov	r3, r9
 800596a:	eb45 0303 	adc.w	r3, r5, r3
 800596e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005972:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005976:	685b      	ldr	r3, [r3, #4]
 8005978:	2200      	movs	r2, #0
 800597a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800597e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005982:	f04f 0200 	mov.w	r2, #0
 8005986:	f04f 0300 	mov.w	r3, #0
 800598a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800598e:	4629      	mov	r1, r5
 8005990:	008b      	lsls	r3, r1, #2
 8005992:	4621      	mov	r1, r4
 8005994:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005998:	4621      	mov	r1, r4
 800599a:	008a      	lsls	r2, r1, #2
 800599c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80059a0:	f7fa fc12 	bl	80001c8 <__aeabi_uldivmod>
 80059a4:	4602      	mov	r2, r0
 80059a6:	460b      	mov	r3, r1
 80059a8:	4b60      	ldr	r3, [pc, #384]	; (8005b2c <UART_SetConfig+0x4e4>)
 80059aa:	fba3 2302 	umull	r2, r3, r3, r2
 80059ae:	095b      	lsrs	r3, r3, #5
 80059b0:	011c      	lsls	r4, r3, #4
 80059b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80059b6:	2200      	movs	r2, #0
 80059b8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80059bc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80059c0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80059c4:	4642      	mov	r2, r8
 80059c6:	464b      	mov	r3, r9
 80059c8:	1891      	adds	r1, r2, r2
 80059ca:	61b9      	str	r1, [r7, #24]
 80059cc:	415b      	adcs	r3, r3
 80059ce:	61fb      	str	r3, [r7, #28]
 80059d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80059d4:	4641      	mov	r1, r8
 80059d6:	1851      	adds	r1, r2, r1
 80059d8:	6139      	str	r1, [r7, #16]
 80059da:	4649      	mov	r1, r9
 80059dc:	414b      	adcs	r3, r1
 80059de:	617b      	str	r3, [r7, #20]
 80059e0:	f04f 0200 	mov.w	r2, #0
 80059e4:	f04f 0300 	mov.w	r3, #0
 80059e8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80059ec:	4659      	mov	r1, fp
 80059ee:	00cb      	lsls	r3, r1, #3
 80059f0:	4651      	mov	r1, sl
 80059f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80059f6:	4651      	mov	r1, sl
 80059f8:	00ca      	lsls	r2, r1, #3
 80059fa:	4610      	mov	r0, r2
 80059fc:	4619      	mov	r1, r3
 80059fe:	4603      	mov	r3, r0
 8005a00:	4642      	mov	r2, r8
 8005a02:	189b      	adds	r3, r3, r2
 8005a04:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005a08:	464b      	mov	r3, r9
 8005a0a:	460a      	mov	r2, r1
 8005a0c:	eb42 0303 	adc.w	r3, r2, r3
 8005a10:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005a14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a18:	685b      	ldr	r3, [r3, #4]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	67bb      	str	r3, [r7, #120]	; 0x78
 8005a1e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005a20:	f04f 0200 	mov.w	r2, #0
 8005a24:	f04f 0300 	mov.w	r3, #0
 8005a28:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005a2c:	4649      	mov	r1, r9
 8005a2e:	008b      	lsls	r3, r1, #2
 8005a30:	4641      	mov	r1, r8
 8005a32:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005a36:	4641      	mov	r1, r8
 8005a38:	008a      	lsls	r2, r1, #2
 8005a3a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005a3e:	f7fa fbc3 	bl	80001c8 <__aeabi_uldivmod>
 8005a42:	4602      	mov	r2, r0
 8005a44:	460b      	mov	r3, r1
 8005a46:	4b39      	ldr	r3, [pc, #228]	; (8005b2c <UART_SetConfig+0x4e4>)
 8005a48:	fba3 1302 	umull	r1, r3, r3, r2
 8005a4c:	095b      	lsrs	r3, r3, #5
 8005a4e:	2164      	movs	r1, #100	; 0x64
 8005a50:	fb01 f303 	mul.w	r3, r1, r3
 8005a54:	1ad3      	subs	r3, r2, r3
 8005a56:	011b      	lsls	r3, r3, #4
 8005a58:	3332      	adds	r3, #50	; 0x32
 8005a5a:	4a34      	ldr	r2, [pc, #208]	; (8005b2c <UART_SetConfig+0x4e4>)
 8005a5c:	fba2 2303 	umull	r2, r3, r2, r3
 8005a60:	095b      	lsrs	r3, r3, #5
 8005a62:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005a66:	441c      	add	r4, r3
 8005a68:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	673b      	str	r3, [r7, #112]	; 0x70
 8005a70:	677a      	str	r2, [r7, #116]	; 0x74
 8005a72:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005a76:	4642      	mov	r2, r8
 8005a78:	464b      	mov	r3, r9
 8005a7a:	1891      	adds	r1, r2, r2
 8005a7c:	60b9      	str	r1, [r7, #8]
 8005a7e:	415b      	adcs	r3, r3
 8005a80:	60fb      	str	r3, [r7, #12]
 8005a82:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005a86:	4641      	mov	r1, r8
 8005a88:	1851      	adds	r1, r2, r1
 8005a8a:	6039      	str	r1, [r7, #0]
 8005a8c:	4649      	mov	r1, r9
 8005a8e:	414b      	adcs	r3, r1
 8005a90:	607b      	str	r3, [r7, #4]
 8005a92:	f04f 0200 	mov.w	r2, #0
 8005a96:	f04f 0300 	mov.w	r3, #0
 8005a9a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005a9e:	4659      	mov	r1, fp
 8005aa0:	00cb      	lsls	r3, r1, #3
 8005aa2:	4651      	mov	r1, sl
 8005aa4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005aa8:	4651      	mov	r1, sl
 8005aaa:	00ca      	lsls	r2, r1, #3
 8005aac:	4610      	mov	r0, r2
 8005aae:	4619      	mov	r1, r3
 8005ab0:	4603      	mov	r3, r0
 8005ab2:	4642      	mov	r2, r8
 8005ab4:	189b      	adds	r3, r3, r2
 8005ab6:	66bb      	str	r3, [r7, #104]	; 0x68
 8005ab8:	464b      	mov	r3, r9
 8005aba:	460a      	mov	r2, r1
 8005abc:	eb42 0303 	adc.w	r3, r2, r3
 8005ac0:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005ac2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	663b      	str	r3, [r7, #96]	; 0x60
 8005acc:	667a      	str	r2, [r7, #100]	; 0x64
 8005ace:	f04f 0200 	mov.w	r2, #0
 8005ad2:	f04f 0300 	mov.w	r3, #0
 8005ad6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005ada:	4649      	mov	r1, r9
 8005adc:	008b      	lsls	r3, r1, #2
 8005ade:	4641      	mov	r1, r8
 8005ae0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ae4:	4641      	mov	r1, r8
 8005ae6:	008a      	lsls	r2, r1, #2
 8005ae8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005aec:	f7fa fb6c 	bl	80001c8 <__aeabi_uldivmod>
 8005af0:	4602      	mov	r2, r0
 8005af2:	460b      	mov	r3, r1
 8005af4:	4b0d      	ldr	r3, [pc, #52]	; (8005b2c <UART_SetConfig+0x4e4>)
 8005af6:	fba3 1302 	umull	r1, r3, r3, r2
 8005afa:	095b      	lsrs	r3, r3, #5
 8005afc:	2164      	movs	r1, #100	; 0x64
 8005afe:	fb01 f303 	mul.w	r3, r1, r3
 8005b02:	1ad3      	subs	r3, r2, r3
 8005b04:	011b      	lsls	r3, r3, #4
 8005b06:	3332      	adds	r3, #50	; 0x32
 8005b08:	4a08      	ldr	r2, [pc, #32]	; (8005b2c <UART_SetConfig+0x4e4>)
 8005b0a:	fba2 2303 	umull	r2, r3, r2, r3
 8005b0e:	095b      	lsrs	r3, r3, #5
 8005b10:	f003 020f 	and.w	r2, r3, #15
 8005b14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4422      	add	r2, r4
 8005b1c:	609a      	str	r2, [r3, #8]
}
 8005b1e:	bf00      	nop
 8005b20:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005b24:	46bd      	mov	sp, r7
 8005b26:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b2a:	bf00      	nop
 8005b2c:	51eb851f 	.word	0x51eb851f

08005b30 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005b30:	b084      	sub	sp, #16
 8005b32:	b580      	push	{r7, lr}
 8005b34:	b084      	sub	sp, #16
 8005b36:	af00      	add	r7, sp, #0
 8005b38:	6078      	str	r0, [r7, #4]
 8005b3a:	f107 001c 	add.w	r0, r7, #28
 8005b3e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005b42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b44:	2b01      	cmp	r3, #1
 8005b46:	d122      	bne.n	8005b8e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b4c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	68db      	ldr	r3, [r3, #12]
 8005b58:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8005b5c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005b60:	687a      	ldr	r2, [r7, #4]
 8005b62:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	68db      	ldr	r3, [r3, #12]
 8005b68:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005b70:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b72:	2b01      	cmp	r3, #1
 8005b74:	d105      	bne.n	8005b82 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	68db      	ldr	r3, [r3, #12]
 8005b7a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005b82:	6878      	ldr	r0, [r7, #4]
 8005b84:	f000 f9c0 	bl	8005f08 <USB_CoreReset>
 8005b88:	4603      	mov	r3, r0
 8005b8a:	73fb      	strb	r3, [r7, #15]
 8005b8c:	e01a      	b.n	8005bc4 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	68db      	ldr	r3, [r3, #12]
 8005b92:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005b9a:	6878      	ldr	r0, [r7, #4]
 8005b9c:	f000 f9b4 	bl	8005f08 <USB_CoreReset>
 8005ba0:	4603      	mov	r3, r0
 8005ba2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005ba4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d106      	bne.n	8005bb8 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bae:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	639a      	str	r2, [r3, #56]	; 0x38
 8005bb6:	e005      	b.n	8005bc4 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bbc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005bc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bc6:	2b01      	cmp	r3, #1
 8005bc8:	d10b      	bne.n	8005be2 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	689b      	ldr	r3, [r3, #8]
 8005bce:	f043 0206 	orr.w	r2, r3, #6
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	689b      	ldr	r3, [r3, #8]
 8005bda:	f043 0220 	orr.w	r2, r3, #32
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005be2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005be4:	4618      	mov	r0, r3
 8005be6:	3710      	adds	r7, #16
 8005be8:	46bd      	mov	sp, r7
 8005bea:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005bee:	b004      	add	sp, #16
 8005bf0:	4770      	bx	lr

08005bf2 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005bf2:	b480      	push	{r7}
 8005bf4:	b083      	sub	sp, #12
 8005bf6:	af00      	add	r7, sp, #0
 8005bf8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	689b      	ldr	r3, [r3, #8]
 8005bfe:	f043 0201 	orr.w	r2, r3, #1
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005c06:	2300      	movs	r3, #0
}
 8005c08:	4618      	mov	r0, r3
 8005c0a:	370c      	adds	r7, #12
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c12:	4770      	bx	lr

08005c14 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005c14:	b480      	push	{r7}
 8005c16:	b083      	sub	sp, #12
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	689b      	ldr	r3, [r3, #8]
 8005c20:	f023 0201 	bic.w	r2, r3, #1
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005c28:	2300      	movs	r3, #0
}
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	370c      	adds	r7, #12
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c34:	4770      	bx	lr

08005c36 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005c36:	b580      	push	{r7, lr}
 8005c38:	b084      	sub	sp, #16
 8005c3a:	af00      	add	r7, sp, #0
 8005c3c:	6078      	str	r0, [r7, #4]
 8005c3e:	460b      	mov	r3, r1
 8005c40:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005c42:	2300      	movs	r3, #0
 8005c44:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	68db      	ldr	r3, [r3, #12]
 8005c4a:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005c52:	78fb      	ldrb	r3, [r7, #3]
 8005c54:	2b01      	cmp	r3, #1
 8005c56:	d115      	bne.n	8005c84 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	68db      	ldr	r3, [r3, #12]
 8005c5c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005c64:	2001      	movs	r0, #1
 8005c66:	f7fb fa15 	bl	8001094 <HAL_Delay>
      ms++;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	3301      	adds	r3, #1
 8005c6e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8005c70:	6878      	ldr	r0, [r7, #4]
 8005c72:	f000 f93a 	bl	8005eea <USB_GetMode>
 8005c76:	4603      	mov	r3, r0
 8005c78:	2b01      	cmp	r3, #1
 8005c7a:	d01e      	beq.n	8005cba <USB_SetCurrentMode+0x84>
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	2b31      	cmp	r3, #49	; 0x31
 8005c80:	d9f0      	bls.n	8005c64 <USB_SetCurrentMode+0x2e>
 8005c82:	e01a      	b.n	8005cba <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005c84:	78fb      	ldrb	r3, [r7, #3]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d115      	bne.n	8005cb6 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	68db      	ldr	r3, [r3, #12]
 8005c8e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005c96:	2001      	movs	r0, #1
 8005c98:	f7fb f9fc 	bl	8001094 <HAL_Delay>
      ms++;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	3301      	adds	r3, #1
 8005ca0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8005ca2:	6878      	ldr	r0, [r7, #4]
 8005ca4:	f000 f921 	bl	8005eea <USB_GetMode>
 8005ca8:	4603      	mov	r3, r0
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d005      	beq.n	8005cba <USB_SetCurrentMode+0x84>
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	2b31      	cmp	r3, #49	; 0x31
 8005cb2:	d9f0      	bls.n	8005c96 <USB_SetCurrentMode+0x60>
 8005cb4:	e001      	b.n	8005cba <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005cb6:	2301      	movs	r3, #1
 8005cb8:	e005      	b.n	8005cc6 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	2b32      	cmp	r3, #50	; 0x32
 8005cbe:	d101      	bne.n	8005cc4 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005cc0:	2301      	movs	r3, #1
 8005cc2:	e000      	b.n	8005cc6 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005cc4:	2300      	movs	r3, #0
}
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	3710      	adds	r7, #16
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	bd80      	pop	{r7, pc}
	...

08005cd0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	b085      	sub	sp, #20
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
 8005cd8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005cda:	2300      	movs	r3, #0
 8005cdc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	3301      	adds	r3, #1
 8005ce2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	4a13      	ldr	r2, [pc, #76]	; (8005d34 <USB_FlushTxFifo+0x64>)
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	d901      	bls.n	8005cf0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005cec:	2303      	movs	r3, #3
 8005cee:	e01b      	b.n	8005d28 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	691b      	ldr	r3, [r3, #16]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	daf2      	bge.n	8005cde <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	019b      	lsls	r3, r3, #6
 8005d00:	f043 0220 	orr.w	r2, r3, #32
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	3301      	adds	r3, #1
 8005d0c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	4a08      	ldr	r2, [pc, #32]	; (8005d34 <USB_FlushTxFifo+0x64>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d901      	bls.n	8005d1a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005d16:	2303      	movs	r3, #3
 8005d18:	e006      	b.n	8005d28 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	691b      	ldr	r3, [r3, #16]
 8005d1e:	f003 0320 	and.w	r3, r3, #32
 8005d22:	2b20      	cmp	r3, #32
 8005d24:	d0f0      	beq.n	8005d08 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005d26:	2300      	movs	r3, #0
}
 8005d28:	4618      	mov	r0, r3
 8005d2a:	3714      	adds	r7, #20
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d32:	4770      	bx	lr
 8005d34:	00030d40 	.word	0x00030d40

08005d38 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005d38:	b480      	push	{r7}
 8005d3a:	b085      	sub	sp, #20
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005d40:	2300      	movs	r3, #0
 8005d42:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	3301      	adds	r3, #1
 8005d48:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	4a11      	ldr	r2, [pc, #68]	; (8005d94 <USB_FlushRxFifo+0x5c>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d901      	bls.n	8005d56 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005d52:	2303      	movs	r3, #3
 8005d54:	e018      	b.n	8005d88 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	691b      	ldr	r3, [r3, #16]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	daf2      	bge.n	8005d44 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005d5e:	2300      	movs	r3, #0
 8005d60:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2210      	movs	r2, #16
 8005d66:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	3301      	adds	r3, #1
 8005d6c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	4a08      	ldr	r2, [pc, #32]	; (8005d94 <USB_FlushRxFifo+0x5c>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d901      	bls.n	8005d7a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005d76:	2303      	movs	r3, #3
 8005d78:	e006      	b.n	8005d88 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	691b      	ldr	r3, [r3, #16]
 8005d7e:	f003 0310 	and.w	r3, r3, #16
 8005d82:	2b10      	cmp	r3, #16
 8005d84:	d0f0      	beq.n	8005d68 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005d86:	2300      	movs	r3, #0
}
 8005d88:	4618      	mov	r0, r3
 8005d8a:	3714      	adds	r7, #20
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d92:	4770      	bx	lr
 8005d94:	00030d40 	.word	0x00030d40

08005d98 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	b089      	sub	sp, #36	; 0x24
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	60f8      	str	r0, [r7, #12]
 8005da0:	60b9      	str	r1, [r7, #8]
 8005da2:	4611      	mov	r1, r2
 8005da4:	461a      	mov	r2, r3
 8005da6:	460b      	mov	r3, r1
 8005da8:	71fb      	strb	r3, [r7, #7]
 8005daa:	4613      	mov	r3, r2
 8005dac:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005db2:	68bb      	ldr	r3, [r7, #8]
 8005db4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005db6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d123      	bne.n	8005e06 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005dbe:	88bb      	ldrh	r3, [r7, #4]
 8005dc0:	3303      	adds	r3, #3
 8005dc2:	089b      	lsrs	r3, r3, #2
 8005dc4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	61bb      	str	r3, [r7, #24]
 8005dca:	e018      	b.n	8005dfe <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005dcc:	79fb      	ldrb	r3, [r7, #7]
 8005dce:	031a      	lsls	r2, r3, #12
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	4413      	add	r3, r2
 8005dd4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005dd8:	461a      	mov	r2, r3
 8005dda:	69fb      	ldr	r3, [r7, #28]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005de0:	69fb      	ldr	r3, [r7, #28]
 8005de2:	3301      	adds	r3, #1
 8005de4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005de6:	69fb      	ldr	r3, [r7, #28]
 8005de8:	3301      	adds	r3, #1
 8005dea:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005dec:	69fb      	ldr	r3, [r7, #28]
 8005dee:	3301      	adds	r3, #1
 8005df0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005df2:	69fb      	ldr	r3, [r7, #28]
 8005df4:	3301      	adds	r3, #1
 8005df6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005df8:	69bb      	ldr	r3, [r7, #24]
 8005dfa:	3301      	adds	r3, #1
 8005dfc:	61bb      	str	r3, [r7, #24]
 8005dfe:	69ba      	ldr	r2, [r7, #24]
 8005e00:	693b      	ldr	r3, [r7, #16]
 8005e02:	429a      	cmp	r2, r3
 8005e04:	d3e2      	bcc.n	8005dcc <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005e06:	2300      	movs	r3, #0
}
 8005e08:	4618      	mov	r0, r3
 8005e0a:	3724      	adds	r7, #36	; 0x24
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e12:	4770      	bx	lr

08005e14 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005e14:	b480      	push	{r7}
 8005e16:	b08b      	sub	sp, #44	; 0x2c
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	60f8      	str	r0, [r7, #12]
 8005e1c:	60b9      	str	r1, [r7, #8]
 8005e1e:	4613      	mov	r3, r2
 8005e20:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005e26:	68bb      	ldr	r3, [r7, #8]
 8005e28:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005e2a:	88fb      	ldrh	r3, [r7, #6]
 8005e2c:	089b      	lsrs	r3, r3, #2
 8005e2e:	b29b      	uxth	r3, r3
 8005e30:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005e32:	88fb      	ldrh	r3, [r7, #6]
 8005e34:	f003 0303 	and.w	r3, r3, #3
 8005e38:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	623b      	str	r3, [r7, #32]
 8005e3e:	e014      	b.n	8005e6a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005e40:	69bb      	ldr	r3, [r7, #24]
 8005e42:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005e46:	681a      	ldr	r2, [r3, #0]
 8005e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e4a:	601a      	str	r2, [r3, #0]
    pDest++;
 8005e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e4e:	3301      	adds	r3, #1
 8005e50:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e54:	3301      	adds	r3, #1
 8005e56:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e5a:	3301      	adds	r3, #1
 8005e5c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e60:	3301      	adds	r3, #1
 8005e62:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8005e64:	6a3b      	ldr	r3, [r7, #32]
 8005e66:	3301      	adds	r3, #1
 8005e68:	623b      	str	r3, [r7, #32]
 8005e6a:	6a3a      	ldr	r2, [r7, #32]
 8005e6c:	697b      	ldr	r3, [r7, #20]
 8005e6e:	429a      	cmp	r2, r3
 8005e70:	d3e6      	bcc.n	8005e40 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005e72:	8bfb      	ldrh	r3, [r7, #30]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d01e      	beq.n	8005eb6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8005e78:	2300      	movs	r3, #0
 8005e7a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005e7c:	69bb      	ldr	r3, [r7, #24]
 8005e7e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005e82:	461a      	mov	r2, r3
 8005e84:	f107 0310 	add.w	r3, r7, #16
 8005e88:	6812      	ldr	r2, [r2, #0]
 8005e8a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005e8c:	693a      	ldr	r2, [r7, #16]
 8005e8e:	6a3b      	ldr	r3, [r7, #32]
 8005e90:	b2db      	uxtb	r3, r3
 8005e92:	00db      	lsls	r3, r3, #3
 8005e94:	fa22 f303 	lsr.w	r3, r2, r3
 8005e98:	b2da      	uxtb	r2, r3
 8005e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e9c:	701a      	strb	r2, [r3, #0]
      i++;
 8005e9e:	6a3b      	ldr	r3, [r7, #32]
 8005ea0:	3301      	adds	r3, #1
 8005ea2:	623b      	str	r3, [r7, #32]
      pDest++;
 8005ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ea6:	3301      	adds	r3, #1
 8005ea8:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8005eaa:	8bfb      	ldrh	r3, [r7, #30]
 8005eac:	3b01      	subs	r3, #1
 8005eae:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005eb0:	8bfb      	ldrh	r3, [r7, #30]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d1ea      	bne.n	8005e8c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005eb8:	4618      	mov	r0, r3
 8005eba:	372c      	adds	r7, #44	; 0x2c
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec2:	4770      	bx	lr

08005ec4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	b085      	sub	sp, #20
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	695b      	ldr	r3, [r3, #20]
 8005ed0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	699b      	ldr	r3, [r3, #24]
 8005ed6:	68fa      	ldr	r2, [r7, #12]
 8005ed8:	4013      	ands	r3, r2
 8005eda:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005edc:	68fb      	ldr	r3, [r7, #12]
}
 8005ede:	4618      	mov	r0, r3
 8005ee0:	3714      	adds	r7, #20
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee8:	4770      	bx	lr

08005eea <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8005eea:	b480      	push	{r7}
 8005eec:	b083      	sub	sp, #12
 8005eee:	af00      	add	r7, sp, #0
 8005ef0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	695b      	ldr	r3, [r3, #20]
 8005ef6:	f003 0301 	and.w	r3, r3, #1
}
 8005efa:	4618      	mov	r0, r3
 8005efc:	370c      	adds	r7, #12
 8005efe:	46bd      	mov	sp, r7
 8005f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f04:	4770      	bx	lr
	...

08005f08 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005f08:	b480      	push	{r7}
 8005f0a:	b085      	sub	sp, #20
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005f10:	2300      	movs	r3, #0
 8005f12:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	3301      	adds	r3, #1
 8005f18:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	4a13      	ldr	r2, [pc, #76]	; (8005f6c <USB_CoreReset+0x64>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d901      	bls.n	8005f26 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005f22:	2303      	movs	r3, #3
 8005f24:	e01b      	b.n	8005f5e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	691b      	ldr	r3, [r3, #16]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	daf2      	bge.n	8005f14 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005f2e:	2300      	movs	r3, #0
 8005f30:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	691b      	ldr	r3, [r3, #16]
 8005f36:	f043 0201 	orr.w	r2, r3, #1
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	3301      	adds	r3, #1
 8005f42:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	4a09      	ldr	r2, [pc, #36]	; (8005f6c <USB_CoreReset+0x64>)
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d901      	bls.n	8005f50 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005f4c:	2303      	movs	r3, #3
 8005f4e:	e006      	b.n	8005f5e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	691b      	ldr	r3, [r3, #16]
 8005f54:	f003 0301 	and.w	r3, r3, #1
 8005f58:	2b01      	cmp	r3, #1
 8005f5a:	d0f0      	beq.n	8005f3e <USB_CoreReset+0x36>

  return HAL_OK;
 8005f5c:	2300      	movs	r3, #0
}
 8005f5e:	4618      	mov	r0, r3
 8005f60:	3714      	adds	r7, #20
 8005f62:	46bd      	mov	sp, r7
 8005f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f68:	4770      	bx	lr
 8005f6a:	bf00      	nop
 8005f6c:	00030d40 	.word	0x00030d40

08005f70 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005f70:	b084      	sub	sp, #16
 8005f72:	b580      	push	{r7, lr}
 8005f74:	b086      	sub	sp, #24
 8005f76:	af00      	add	r7, sp, #0
 8005f78:	6078      	str	r0, [r7, #4]
 8005f7a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8005f7e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005f82:	2300      	movs	r3, #0
 8005f84:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005f90:	461a      	mov	r2, r3
 8005f92:	2300      	movs	r3, #0
 8005f94:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f9a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fa6:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fb2:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d018      	beq.n	8005ff8 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8005fc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fc8:	2b01      	cmp	r3, #1
 8005fca:	d10a      	bne.n	8005fe2 <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	68fa      	ldr	r2, [r7, #12]
 8005fd6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005fda:	f043 0304 	orr.w	r3, r3, #4
 8005fde:	6013      	str	r3, [r2, #0]
 8005fe0:	e014      	b.n	800600c <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	68fa      	ldr	r2, [r7, #12]
 8005fec:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005ff0:	f023 0304 	bic.w	r3, r3, #4
 8005ff4:	6013      	str	r3, [r2, #0]
 8005ff6:	e009      	b.n	800600c <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	68fa      	ldr	r2, [r7, #12]
 8006002:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006006:	f023 0304 	bic.w	r3, r3, #4
 800600a:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800600c:	2110      	movs	r1, #16
 800600e:	6878      	ldr	r0, [r7, #4]
 8006010:	f7ff fe5e 	bl	8005cd0 <USB_FlushTxFifo>
 8006014:	4603      	mov	r3, r0
 8006016:	2b00      	cmp	r3, #0
 8006018:	d001      	beq.n	800601e <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 800601a:	2301      	movs	r3, #1
 800601c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800601e:	6878      	ldr	r0, [r7, #4]
 8006020:	f7ff fe8a 	bl	8005d38 <USB_FlushRxFifo>
 8006024:	4603      	mov	r3, r0
 8006026:	2b00      	cmp	r3, #0
 8006028:	d001      	beq.n	800602e <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 800602a:	2301      	movs	r3, #1
 800602c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800602e:	2300      	movs	r3, #0
 8006030:	613b      	str	r3, [r7, #16]
 8006032:	e015      	b.n	8006060 <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8006034:	693b      	ldr	r3, [r7, #16]
 8006036:	015a      	lsls	r2, r3, #5
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	4413      	add	r3, r2
 800603c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006040:	461a      	mov	r2, r3
 8006042:	f04f 33ff 	mov.w	r3, #4294967295
 8006046:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8006048:	693b      	ldr	r3, [r7, #16]
 800604a:	015a      	lsls	r2, r3, #5
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	4413      	add	r3, r2
 8006050:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006054:	461a      	mov	r2, r3
 8006056:	2300      	movs	r3, #0
 8006058:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800605a:	693b      	ldr	r3, [r7, #16]
 800605c:	3301      	adds	r3, #1
 800605e:	613b      	str	r3, [r7, #16]
 8006060:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006062:	693a      	ldr	r2, [r7, #16]
 8006064:	429a      	cmp	r2, r3
 8006066:	d3e5      	bcc.n	8006034 <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2200      	movs	r2, #0
 800606c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	f04f 32ff 	mov.w	r2, #4294967295
 8006074:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800607a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800607e:	2b00      	cmp	r3, #0
 8006080:	d00b      	beq.n	800609a <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006088:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	4a13      	ldr	r2, [pc, #76]	; (80060dc <USB_HostInit+0x16c>)
 800608e:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	4a13      	ldr	r2, [pc, #76]	; (80060e0 <USB_HostInit+0x170>)
 8006094:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8006098:	e009      	b.n	80060ae <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2280      	movs	r2, #128	; 0x80
 800609e:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	4a10      	ldr	r2, [pc, #64]	; (80060e4 <USB_HostInit+0x174>)
 80060a4:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	4a0f      	ldr	r2, [pc, #60]	; (80060e8 <USB_HostInit+0x178>)
 80060aa:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80060ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d105      	bne.n	80060c0 <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	699b      	ldr	r3, [r3, #24]
 80060b8:	f043 0210 	orr.w	r2, r3, #16
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	699a      	ldr	r2, [r3, #24]
 80060c4:	4b09      	ldr	r3, [pc, #36]	; (80060ec <USB_HostInit+0x17c>)
 80060c6:	4313      	orrs	r3, r2
 80060c8:	687a      	ldr	r2, [r7, #4]
 80060ca:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 80060cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80060ce:	4618      	mov	r0, r3
 80060d0:	3718      	adds	r7, #24
 80060d2:	46bd      	mov	sp, r7
 80060d4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80060d8:	b004      	add	sp, #16
 80060da:	4770      	bx	lr
 80060dc:	01000200 	.word	0x01000200
 80060e0:	00e00300 	.word	0x00e00300
 80060e4:	00600080 	.word	0x00600080
 80060e8:	004000e0 	.word	0x004000e0
 80060ec:	a3200008 	.word	0xa3200008

080060f0 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80060f0:	b480      	push	{r7}
 80060f2:	b085      	sub	sp, #20
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
 80060f8:	460b      	mov	r3, r1
 80060fa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	68fa      	ldr	r2, [r7, #12]
 800610a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800610e:	f023 0303 	bic.w	r3, r3, #3
 8006112:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800611a:	681a      	ldr	r2, [r3, #0]
 800611c:	78fb      	ldrb	r3, [r7, #3]
 800611e:	f003 0303 	and.w	r3, r3, #3
 8006122:	68f9      	ldr	r1, [r7, #12]
 8006124:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8006128:	4313      	orrs	r3, r2
 800612a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800612c:	78fb      	ldrb	r3, [r7, #3]
 800612e:	2b01      	cmp	r3, #1
 8006130:	d107      	bne.n	8006142 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006138:	461a      	mov	r2, r3
 800613a:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800613e:	6053      	str	r3, [r2, #4]
 8006140:	e009      	b.n	8006156 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8006142:	78fb      	ldrb	r3, [r7, #3]
 8006144:	2b02      	cmp	r3, #2
 8006146:	d106      	bne.n	8006156 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800614e:	461a      	mov	r2, r3
 8006150:	f241 7370 	movw	r3, #6000	; 0x1770
 8006154:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8006156:	2300      	movs	r3, #0
}
 8006158:	4618      	mov	r0, r3
 800615a:	3714      	adds	r7, #20
 800615c:	46bd      	mov	sp, r7
 800615e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006162:	4770      	bx	lr

08006164 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8006164:	b580      	push	{r7, lr}
 8006166:	b084      	sub	sp, #16
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8006170:	2300      	movs	r3, #0
 8006172:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800617e:	68bb      	ldr	r3, [r7, #8]
 8006180:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006184:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8006186:	68bb      	ldr	r3, [r7, #8]
 8006188:	68fa      	ldr	r2, [r7, #12]
 800618a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800618e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006192:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8006194:	2064      	movs	r0, #100	; 0x64
 8006196:	f7fa ff7d 	bl	8001094 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800619a:	68bb      	ldr	r3, [r7, #8]
 800619c:	68fa      	ldr	r2, [r7, #12]
 800619e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80061a2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80061a6:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 80061a8:	200a      	movs	r0, #10
 80061aa:	f7fa ff73 	bl	8001094 <HAL_Delay>

  return HAL_OK;
 80061ae:	2300      	movs	r3, #0
}
 80061b0:	4618      	mov	r0, r3
 80061b2:	3710      	adds	r7, #16
 80061b4:	46bd      	mov	sp, r7
 80061b6:	bd80      	pop	{r7, pc}

080061b8 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80061b8:	b480      	push	{r7}
 80061ba:	b085      	sub	sp, #20
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
 80061c0:	460b      	mov	r3, r1
 80061c2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80061c8:	2300      	movs	r3, #0
 80061ca:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80061dc:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d109      	bne.n	80061fc <USB_DriveVbus+0x44>
 80061e8:	78fb      	ldrb	r3, [r7, #3]
 80061ea:	2b01      	cmp	r3, #1
 80061ec:	d106      	bne.n	80061fc <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80061ee:	68bb      	ldr	r3, [r7, #8]
 80061f0:	68fa      	ldr	r2, [r7, #12]
 80061f2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80061f6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80061fa:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80061fc:	68bb      	ldr	r3, [r7, #8]
 80061fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006202:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006206:	d109      	bne.n	800621c <USB_DriveVbus+0x64>
 8006208:	78fb      	ldrb	r3, [r7, #3]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d106      	bne.n	800621c <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800620e:	68bb      	ldr	r3, [r7, #8]
 8006210:	68fa      	ldr	r2, [r7, #12]
 8006212:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8006216:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800621a:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800621c:	2300      	movs	r3, #0
}
 800621e:	4618      	mov	r0, r3
 8006220:	3714      	adds	r7, #20
 8006222:	46bd      	mov	sp, r7
 8006224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006228:	4770      	bx	lr

0800622a <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800622a:	b480      	push	{r7}
 800622c:	b085      	sub	sp, #20
 800622e:	af00      	add	r7, sp, #0
 8006230:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8006236:	2300      	movs	r3, #0
 8006238:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8006244:	68bb      	ldr	r3, [r7, #8]
 8006246:	0c5b      	lsrs	r3, r3, #17
 8006248:	f003 0303 	and.w	r3, r3, #3
}
 800624c:	4618      	mov	r0, r3
 800624e:	3714      	adds	r7, #20
 8006250:	46bd      	mov	sp, r7
 8006252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006256:	4770      	bx	lr

08006258 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8006258:	b480      	push	{r7}
 800625a:	b085      	sub	sp, #20
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800626a:	689b      	ldr	r3, [r3, #8]
 800626c:	b29b      	uxth	r3, r3
}
 800626e:	4618      	mov	r0, r3
 8006270:	3714      	adds	r7, #20
 8006272:	46bd      	mov	sp, r7
 8006274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006278:	4770      	bx	lr
	...

0800627c <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800627c:	b580      	push	{r7, lr}
 800627e:	b088      	sub	sp, #32
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
 8006284:	4608      	mov	r0, r1
 8006286:	4611      	mov	r1, r2
 8006288:	461a      	mov	r2, r3
 800628a:	4603      	mov	r3, r0
 800628c:	70fb      	strb	r3, [r7, #3]
 800628e:	460b      	mov	r3, r1
 8006290:	70bb      	strb	r3, [r7, #2]
 8006292:	4613      	mov	r3, r2
 8006294:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8006296:	2300      	movs	r3, #0
 8006298:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800629e:	78fb      	ldrb	r3, [r7, #3]
 80062a0:	015a      	lsls	r2, r3, #5
 80062a2:	693b      	ldr	r3, [r7, #16]
 80062a4:	4413      	add	r3, r2
 80062a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062aa:	461a      	mov	r2, r3
 80062ac:	f04f 33ff 	mov.w	r3, #4294967295
 80062b0:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 80062b2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80062b6:	2b03      	cmp	r3, #3
 80062b8:	d87e      	bhi.n	80063b8 <USB_HC_Init+0x13c>
 80062ba:	a201      	add	r2, pc, #4	; (adr r2, 80062c0 <USB_HC_Init+0x44>)
 80062bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062c0:	080062d1 	.word	0x080062d1
 80062c4:	0800637b 	.word	0x0800637b
 80062c8:	080062d1 	.word	0x080062d1
 80062cc:	0800633d 	.word	0x0800633d
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80062d0:	78fb      	ldrb	r3, [r7, #3]
 80062d2:	015a      	lsls	r2, r3, #5
 80062d4:	693b      	ldr	r3, [r7, #16]
 80062d6:	4413      	add	r3, r2
 80062d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062dc:	461a      	mov	r2, r3
 80062de:	f240 439d 	movw	r3, #1181	; 0x49d
 80062e2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80062e4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	da10      	bge.n	800630e <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80062ec:	78fb      	ldrb	r3, [r7, #3]
 80062ee:	015a      	lsls	r2, r3, #5
 80062f0:	693b      	ldr	r3, [r7, #16]
 80062f2:	4413      	add	r3, r2
 80062f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062f8:	68db      	ldr	r3, [r3, #12]
 80062fa:	78fa      	ldrb	r2, [r7, #3]
 80062fc:	0151      	lsls	r1, r2, #5
 80062fe:	693a      	ldr	r2, [r7, #16]
 8006300:	440a      	add	r2, r1
 8006302:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006306:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800630a:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 800630c:	e057      	b.n	80063be <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006312:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006316:	2b00      	cmp	r3, #0
 8006318:	d051      	beq.n	80063be <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800631a:	78fb      	ldrb	r3, [r7, #3]
 800631c:	015a      	lsls	r2, r3, #5
 800631e:	693b      	ldr	r3, [r7, #16]
 8006320:	4413      	add	r3, r2
 8006322:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006326:	68db      	ldr	r3, [r3, #12]
 8006328:	78fa      	ldrb	r2, [r7, #3]
 800632a:	0151      	lsls	r1, r2, #5
 800632c:	693a      	ldr	r2, [r7, #16]
 800632e:	440a      	add	r2, r1
 8006330:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006334:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8006338:	60d3      	str	r3, [r2, #12]
      break;
 800633a:	e040      	b.n	80063be <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800633c:	78fb      	ldrb	r3, [r7, #3]
 800633e:	015a      	lsls	r2, r3, #5
 8006340:	693b      	ldr	r3, [r7, #16]
 8006342:	4413      	add	r3, r2
 8006344:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006348:	461a      	mov	r2, r3
 800634a:	f240 639d 	movw	r3, #1693	; 0x69d
 800634e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8006350:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006354:	2b00      	cmp	r3, #0
 8006356:	da34      	bge.n	80063c2 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8006358:	78fb      	ldrb	r3, [r7, #3]
 800635a:	015a      	lsls	r2, r3, #5
 800635c:	693b      	ldr	r3, [r7, #16]
 800635e:	4413      	add	r3, r2
 8006360:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006364:	68db      	ldr	r3, [r3, #12]
 8006366:	78fa      	ldrb	r2, [r7, #3]
 8006368:	0151      	lsls	r1, r2, #5
 800636a:	693a      	ldr	r2, [r7, #16]
 800636c:	440a      	add	r2, r1
 800636e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006372:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006376:	60d3      	str	r3, [r2, #12]
      }

      break;
 8006378:	e023      	b.n	80063c2 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800637a:	78fb      	ldrb	r3, [r7, #3]
 800637c:	015a      	lsls	r2, r3, #5
 800637e:	693b      	ldr	r3, [r7, #16]
 8006380:	4413      	add	r3, r2
 8006382:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006386:	461a      	mov	r2, r3
 8006388:	f240 2325 	movw	r3, #549	; 0x225
 800638c:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800638e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006392:	2b00      	cmp	r3, #0
 8006394:	da17      	bge.n	80063c6 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8006396:	78fb      	ldrb	r3, [r7, #3]
 8006398:	015a      	lsls	r2, r3, #5
 800639a:	693b      	ldr	r3, [r7, #16]
 800639c:	4413      	add	r3, r2
 800639e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063a2:	68db      	ldr	r3, [r3, #12]
 80063a4:	78fa      	ldrb	r2, [r7, #3]
 80063a6:	0151      	lsls	r1, r2, #5
 80063a8:	693a      	ldr	r2, [r7, #16]
 80063aa:	440a      	add	r2, r1
 80063ac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80063b0:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 80063b4:	60d3      	str	r3, [r2, #12]
      }
      break;
 80063b6:	e006      	b.n	80063c6 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 80063b8:	2301      	movs	r3, #1
 80063ba:	77fb      	strb	r3, [r7, #31]
      break;
 80063bc:	e004      	b.n	80063c8 <USB_HC_Init+0x14c>
      break;
 80063be:	bf00      	nop
 80063c0:	e002      	b.n	80063c8 <USB_HC_Init+0x14c>
      break;
 80063c2:	bf00      	nop
 80063c4:	e000      	b.n	80063c8 <USB_HC_Init+0x14c>
      break;
 80063c6:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 80063c8:	78fb      	ldrb	r3, [r7, #3]
 80063ca:	015a      	lsls	r2, r3, #5
 80063cc:	693b      	ldr	r3, [r7, #16]
 80063ce:	4413      	add	r3, r2
 80063d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063d4:	68db      	ldr	r3, [r3, #12]
 80063d6:	78fa      	ldrb	r2, [r7, #3]
 80063d8:	0151      	lsls	r1, r2, #5
 80063da:	693a      	ldr	r2, [r7, #16]
 80063dc:	440a      	add	r2, r1
 80063de:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80063e2:	f043 0302 	orr.w	r3, r3, #2
 80063e6:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80063e8:	693b      	ldr	r3, [r7, #16]
 80063ea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80063ee:	699a      	ldr	r2, [r3, #24]
 80063f0:	78fb      	ldrb	r3, [r7, #3]
 80063f2:	f003 030f 	and.w	r3, r3, #15
 80063f6:	2101      	movs	r1, #1
 80063f8:	fa01 f303 	lsl.w	r3, r1, r3
 80063fc:	6939      	ldr	r1, [r7, #16]
 80063fe:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8006402:	4313      	orrs	r3, r2
 8006404:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	699b      	ldr	r3, [r3, #24]
 800640a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8006412:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006416:	2b00      	cmp	r3, #0
 8006418:	da03      	bge.n	8006422 <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800641a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800641e:	61bb      	str	r3, [r7, #24]
 8006420:	e001      	b.n	8006426 <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 8006422:	2300      	movs	r3, #0
 8006424:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8006426:	6878      	ldr	r0, [r7, #4]
 8006428:	f7ff feff 	bl	800622a <USB_GetHostSpeed>
 800642c:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800642e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006432:	2b02      	cmp	r3, #2
 8006434:	d106      	bne.n	8006444 <USB_HC_Init+0x1c8>
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	2b02      	cmp	r3, #2
 800643a:	d003      	beq.n	8006444 <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800643c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006440:	617b      	str	r3, [r7, #20]
 8006442:	e001      	b.n	8006448 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8006444:	2300      	movs	r3, #0
 8006446:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006448:	787b      	ldrb	r3, [r7, #1]
 800644a:	059b      	lsls	r3, r3, #22
 800644c:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006450:	78bb      	ldrb	r3, [r7, #2]
 8006452:	02db      	lsls	r3, r3, #11
 8006454:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006458:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800645a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800645e:	049b      	lsls	r3, r3, #18
 8006460:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006464:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8006466:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8006468:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800646c:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800646e:	69bb      	ldr	r3, [r7, #24]
 8006470:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006472:	78fb      	ldrb	r3, [r7, #3]
 8006474:	0159      	lsls	r1, r3, #5
 8006476:	693b      	ldr	r3, [r7, #16]
 8006478:	440b      	add	r3, r1
 800647a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800647e:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8006480:	697b      	ldr	r3, [r7, #20]
 8006482:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006484:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8006486:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800648a:	2b03      	cmp	r3, #3
 800648c:	d003      	beq.n	8006496 <USB_HC_Init+0x21a>
 800648e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8006492:	2b01      	cmp	r3, #1
 8006494:	d10f      	bne.n	80064b6 <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8006496:	78fb      	ldrb	r3, [r7, #3]
 8006498:	015a      	lsls	r2, r3, #5
 800649a:	693b      	ldr	r3, [r7, #16]
 800649c:	4413      	add	r3, r2
 800649e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	78fa      	ldrb	r2, [r7, #3]
 80064a6:	0151      	lsls	r1, r2, #5
 80064a8:	693a      	ldr	r2, [r7, #16]
 80064aa:	440a      	add	r2, r1
 80064ac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80064b0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80064b4:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80064b6:	7ffb      	ldrb	r3, [r7, #31]
}
 80064b8:	4618      	mov	r0, r3
 80064ba:	3720      	adds	r7, #32
 80064bc:	46bd      	mov	sp, r7
 80064be:	bd80      	pop	{r7, pc}

080064c0 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b08c      	sub	sp, #48	; 0x30
 80064c4:	af02      	add	r7, sp, #8
 80064c6:	60f8      	str	r0, [r7, #12]
 80064c8:	60b9      	str	r1, [r7, #8]
 80064ca:	4613      	mov	r3, r2
 80064cc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80064d2:	68bb      	ldr	r3, [r7, #8]
 80064d4:	785b      	ldrb	r3, [r3, #1]
 80064d6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 80064d8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80064dc:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d02d      	beq.n	8006546 <USB_HC_StartXfer+0x86>
 80064ea:	68bb      	ldr	r3, [r7, #8]
 80064ec:	791b      	ldrb	r3, [r3, #4]
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d129      	bne.n	8006546 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 80064f2:	79fb      	ldrb	r3, [r7, #7]
 80064f4:	2b01      	cmp	r3, #1
 80064f6:	d117      	bne.n	8006528 <USB_HC_StartXfer+0x68>
 80064f8:	68bb      	ldr	r3, [r7, #8]
 80064fa:	79db      	ldrb	r3, [r3, #7]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d003      	beq.n	8006508 <USB_HC_StartXfer+0x48>
 8006500:	68bb      	ldr	r3, [r7, #8]
 8006502:	79db      	ldrb	r3, [r3, #7]
 8006504:	2b02      	cmp	r3, #2
 8006506:	d10f      	bne.n	8006528 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8006508:	69fb      	ldr	r3, [r7, #28]
 800650a:	015a      	lsls	r2, r3, #5
 800650c:	6a3b      	ldr	r3, [r7, #32]
 800650e:	4413      	add	r3, r2
 8006510:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006514:	68db      	ldr	r3, [r3, #12]
 8006516:	69fa      	ldr	r2, [r7, #28]
 8006518:	0151      	lsls	r1, r2, #5
 800651a:	6a3a      	ldr	r2, [r7, #32]
 800651c:	440a      	add	r2, r1
 800651e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006522:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006526:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 8006528:	79fb      	ldrb	r3, [r7, #7]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d10b      	bne.n	8006546 <USB_HC_StartXfer+0x86>
 800652e:	68bb      	ldr	r3, [r7, #8]
 8006530:	795b      	ldrb	r3, [r3, #5]
 8006532:	2b01      	cmp	r3, #1
 8006534:	d107      	bne.n	8006546 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8006536:	68bb      	ldr	r3, [r7, #8]
 8006538:	785b      	ldrb	r3, [r3, #1]
 800653a:	4619      	mov	r1, r3
 800653c:	68f8      	ldr	r0, [r7, #12]
 800653e:	f000 fa0f 	bl	8006960 <USB_DoPing>
      return HAL_OK;
 8006542:	2300      	movs	r3, #0
 8006544:	e0f8      	b.n	8006738 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8006546:	68bb      	ldr	r3, [r7, #8]
 8006548:	695b      	ldr	r3, [r3, #20]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d018      	beq.n	8006580 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800654e:	68bb      	ldr	r3, [r7, #8]
 8006550:	695b      	ldr	r3, [r3, #20]
 8006552:	68ba      	ldr	r2, [r7, #8]
 8006554:	8912      	ldrh	r2, [r2, #8]
 8006556:	4413      	add	r3, r2
 8006558:	3b01      	subs	r3, #1
 800655a:	68ba      	ldr	r2, [r7, #8]
 800655c:	8912      	ldrh	r2, [r2, #8]
 800655e:	fbb3 f3f2 	udiv	r3, r3, r2
 8006562:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8006564:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8006566:	8b7b      	ldrh	r3, [r7, #26]
 8006568:	429a      	cmp	r2, r3
 800656a:	d90b      	bls.n	8006584 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 800656c:	8b7b      	ldrh	r3, [r7, #26]
 800656e:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006570:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006572:	68ba      	ldr	r2, [r7, #8]
 8006574:	8912      	ldrh	r2, [r2, #8]
 8006576:	fb03 f202 	mul.w	r2, r3, r2
 800657a:	68bb      	ldr	r3, [r7, #8]
 800657c:	611a      	str	r2, [r3, #16]
 800657e:	e001      	b.n	8006584 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8006580:	2301      	movs	r3, #1
 8006582:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8006584:	68bb      	ldr	r3, [r7, #8]
 8006586:	78db      	ldrb	r3, [r3, #3]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d007      	beq.n	800659c <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800658c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800658e:	68ba      	ldr	r2, [r7, #8]
 8006590:	8912      	ldrh	r2, [r2, #8]
 8006592:	fb03 f202 	mul.w	r2, r3, r2
 8006596:	68bb      	ldr	r3, [r7, #8]
 8006598:	611a      	str	r2, [r3, #16]
 800659a:	e003      	b.n	80065a4 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 800659c:	68bb      	ldr	r3, [r7, #8]
 800659e:	695a      	ldr	r2, [r3, #20]
 80065a0:	68bb      	ldr	r3, [r7, #8]
 80065a2:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	691b      	ldr	r3, [r3, #16]
 80065a8:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80065ac:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80065ae:	04d9      	lsls	r1, r3, #19
 80065b0:	4b63      	ldr	r3, [pc, #396]	; (8006740 <USB_HC_StartXfer+0x280>)
 80065b2:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80065b4:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80065b6:	68bb      	ldr	r3, [r7, #8]
 80065b8:	7a9b      	ldrb	r3, [r3, #10]
 80065ba:	075b      	lsls	r3, r3, #29
 80065bc:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80065c0:	69f9      	ldr	r1, [r7, #28]
 80065c2:	0148      	lsls	r0, r1, #5
 80065c4:	6a39      	ldr	r1, [r7, #32]
 80065c6:	4401      	add	r1, r0
 80065c8:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80065cc:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80065ce:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 80065d0:	79fb      	ldrb	r3, [r7, #7]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d009      	beq.n	80065ea <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80065d6:	68bb      	ldr	r3, [r7, #8]
 80065d8:	68d9      	ldr	r1, [r3, #12]
 80065da:	69fb      	ldr	r3, [r7, #28]
 80065dc:	015a      	lsls	r2, r3, #5
 80065de:	6a3b      	ldr	r3, [r7, #32]
 80065e0:	4413      	add	r3, r2
 80065e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065e6:	460a      	mov	r2, r1
 80065e8:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80065ea:	6a3b      	ldr	r3, [r7, #32]
 80065ec:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80065f0:	689b      	ldr	r3, [r3, #8]
 80065f2:	f003 0301 	and.w	r3, r3, #1
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	bf0c      	ite	eq
 80065fa:	2301      	moveq	r3, #1
 80065fc:	2300      	movne	r3, #0
 80065fe:	b2db      	uxtb	r3, r3
 8006600:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8006602:	69fb      	ldr	r3, [r7, #28]
 8006604:	015a      	lsls	r2, r3, #5
 8006606:	6a3b      	ldr	r3, [r7, #32]
 8006608:	4413      	add	r3, r2
 800660a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	69fa      	ldr	r2, [r7, #28]
 8006612:	0151      	lsls	r1, r2, #5
 8006614:	6a3a      	ldr	r2, [r7, #32]
 8006616:	440a      	add	r2, r1
 8006618:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800661c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006620:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8006622:	69fb      	ldr	r3, [r7, #28]
 8006624:	015a      	lsls	r2, r3, #5
 8006626:	6a3b      	ldr	r3, [r7, #32]
 8006628:	4413      	add	r3, r2
 800662a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800662e:	681a      	ldr	r2, [r3, #0]
 8006630:	7e7b      	ldrb	r3, [r7, #25]
 8006632:	075b      	lsls	r3, r3, #29
 8006634:	69f9      	ldr	r1, [r7, #28]
 8006636:	0148      	lsls	r0, r1, #5
 8006638:	6a39      	ldr	r1, [r7, #32]
 800663a:	4401      	add	r1, r0
 800663c:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8006640:	4313      	orrs	r3, r2
 8006642:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006644:	69fb      	ldr	r3, [r7, #28]
 8006646:	015a      	lsls	r2, r3, #5
 8006648:	6a3b      	ldr	r3, [r7, #32]
 800664a:	4413      	add	r3, r2
 800664c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006654:	693b      	ldr	r3, [r7, #16]
 8006656:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800665a:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	78db      	ldrb	r3, [r3, #3]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d004      	beq.n	800666e <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8006664:	693b      	ldr	r3, [r7, #16]
 8006666:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800666a:	613b      	str	r3, [r7, #16]
 800666c:	e003      	b.n	8006676 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800666e:	693b      	ldr	r3, [r7, #16]
 8006670:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006674:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006676:	693b      	ldr	r3, [r7, #16]
 8006678:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800667c:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800667e:	69fb      	ldr	r3, [r7, #28]
 8006680:	015a      	lsls	r2, r3, #5
 8006682:	6a3b      	ldr	r3, [r7, #32]
 8006684:	4413      	add	r3, r2
 8006686:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800668a:	461a      	mov	r2, r3
 800668c:	693b      	ldr	r3, [r7, #16]
 800668e:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8006690:	79fb      	ldrb	r3, [r7, #7]
 8006692:	2b00      	cmp	r3, #0
 8006694:	d001      	beq.n	800669a <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8006696:	2300      	movs	r3, #0
 8006698:	e04e      	b.n	8006738 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	78db      	ldrb	r3, [r3, #3]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d149      	bne.n	8006736 <USB_HC_StartXfer+0x276>
 80066a2:	68bb      	ldr	r3, [r7, #8]
 80066a4:	695b      	ldr	r3, [r3, #20]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d045      	beq.n	8006736 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 80066aa:	68bb      	ldr	r3, [r7, #8]
 80066ac:	79db      	ldrb	r3, [r3, #7]
 80066ae:	2b03      	cmp	r3, #3
 80066b0:	d830      	bhi.n	8006714 <USB_HC_StartXfer+0x254>
 80066b2:	a201      	add	r2, pc, #4	; (adr r2, 80066b8 <USB_HC_StartXfer+0x1f8>)
 80066b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066b8:	080066c9 	.word	0x080066c9
 80066bc:	080066ed 	.word	0x080066ed
 80066c0:	080066c9 	.word	0x080066c9
 80066c4:	080066ed 	.word	0x080066ed
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80066c8:	68bb      	ldr	r3, [r7, #8]
 80066ca:	695b      	ldr	r3, [r3, #20]
 80066cc:	3303      	adds	r3, #3
 80066ce:	089b      	lsrs	r3, r3, #2
 80066d0:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80066d2:	8afa      	ldrh	r2, [r7, #22]
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066d8:	b29b      	uxth	r3, r3
 80066da:	429a      	cmp	r2, r3
 80066dc:	d91c      	bls.n	8006718 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	699b      	ldr	r3, [r3, #24]
 80066e2:	f043 0220 	orr.w	r2, r3, #32
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	619a      	str	r2, [r3, #24]
        }
        break;
 80066ea:	e015      	b.n	8006718 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80066ec:	68bb      	ldr	r3, [r7, #8]
 80066ee:	695b      	ldr	r3, [r3, #20]
 80066f0:	3303      	adds	r3, #3
 80066f2:	089b      	lsrs	r3, r3, #2
 80066f4:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80066f6:	8afa      	ldrh	r2, [r7, #22]
 80066f8:	6a3b      	ldr	r3, [r7, #32]
 80066fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80066fe:	691b      	ldr	r3, [r3, #16]
 8006700:	b29b      	uxth	r3, r3
 8006702:	429a      	cmp	r2, r3
 8006704:	d90a      	bls.n	800671c <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	699b      	ldr	r3, [r3, #24]
 800670a:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	619a      	str	r2, [r3, #24]
        }
        break;
 8006712:	e003      	b.n	800671c <USB_HC_StartXfer+0x25c>

      default:
        break;
 8006714:	bf00      	nop
 8006716:	e002      	b.n	800671e <USB_HC_StartXfer+0x25e>
        break;
 8006718:	bf00      	nop
 800671a:	e000      	b.n	800671e <USB_HC_StartXfer+0x25e>
        break;
 800671c:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	68d9      	ldr	r1, [r3, #12]
 8006722:	68bb      	ldr	r3, [r7, #8]
 8006724:	785a      	ldrb	r2, [r3, #1]
 8006726:	68bb      	ldr	r3, [r7, #8]
 8006728:	695b      	ldr	r3, [r3, #20]
 800672a:	b29b      	uxth	r3, r3
 800672c:	2000      	movs	r0, #0
 800672e:	9000      	str	r0, [sp, #0]
 8006730:	68f8      	ldr	r0, [r7, #12]
 8006732:	f7ff fb31 	bl	8005d98 <USB_WritePacket>
  }

  return HAL_OK;
 8006736:	2300      	movs	r3, #0
}
 8006738:	4618      	mov	r0, r3
 800673a:	3728      	adds	r7, #40	; 0x28
 800673c:	46bd      	mov	sp, r7
 800673e:	bd80      	pop	{r7, pc}
 8006740:	1ff80000 	.word	0x1ff80000

08006744 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8006744:	b480      	push	{r7}
 8006746:	b085      	sub	sp, #20
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006756:	695b      	ldr	r3, [r3, #20]
 8006758:	b29b      	uxth	r3, r3
}
 800675a:	4618      	mov	r0, r3
 800675c:	3714      	adds	r7, #20
 800675e:	46bd      	mov	sp, r7
 8006760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006764:	4770      	bx	lr

08006766 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8006766:	b480      	push	{r7}
 8006768:	b089      	sub	sp, #36	; 0x24
 800676a:	af00      	add	r7, sp, #0
 800676c:	6078      	str	r0, [r7, #4]
 800676e:	460b      	mov	r3, r1
 8006770:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8006776:	78fb      	ldrb	r3, [r7, #3]
 8006778:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800677a:	2300      	movs	r3, #0
 800677c:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800677e:	69bb      	ldr	r3, [r7, #24]
 8006780:	015a      	lsls	r2, r3, #5
 8006782:	69fb      	ldr	r3, [r7, #28]
 8006784:	4413      	add	r3, r2
 8006786:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	0c9b      	lsrs	r3, r3, #18
 800678e:	f003 0303 	and.w	r3, r3, #3
 8006792:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8006794:	69bb      	ldr	r3, [r7, #24]
 8006796:	015a      	lsls	r2, r3, #5
 8006798:	69fb      	ldr	r3, [r7, #28]
 800679a:	4413      	add	r3, r2
 800679c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	0fdb      	lsrs	r3, r3, #31
 80067a4:	f003 0301 	and.w	r3, r3, #1
 80067a8:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	689b      	ldr	r3, [r3, #8]
 80067ae:	f003 0320 	and.w	r3, r3, #32
 80067b2:	2b20      	cmp	r3, #32
 80067b4:	d104      	bne.n	80067c0 <USB_HC_Halt+0x5a>
 80067b6:	693b      	ldr	r3, [r7, #16]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d101      	bne.n	80067c0 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 80067bc:	2300      	movs	r3, #0
 80067be:	e0c8      	b.n	8006952 <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80067c0:	697b      	ldr	r3, [r7, #20]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d002      	beq.n	80067cc <USB_HC_Halt+0x66>
 80067c6:	697b      	ldr	r3, [r7, #20]
 80067c8:	2b02      	cmp	r3, #2
 80067ca:	d163      	bne.n	8006894 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80067cc:	69bb      	ldr	r3, [r7, #24]
 80067ce:	015a      	lsls	r2, r3, #5
 80067d0:	69fb      	ldr	r3, [r7, #28]
 80067d2:	4413      	add	r3, r2
 80067d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	69ba      	ldr	r2, [r7, #24]
 80067dc:	0151      	lsls	r1, r2, #5
 80067de:	69fa      	ldr	r2, [r7, #28]
 80067e0:	440a      	add	r2, r1
 80067e2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80067e6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80067ea:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	689b      	ldr	r3, [r3, #8]
 80067f0:	f003 0320 	and.w	r3, r3, #32
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	f040 80ab 	bne.w	8006950 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067fe:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006802:	2b00      	cmp	r3, #0
 8006804:	d133      	bne.n	800686e <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006806:	69bb      	ldr	r3, [r7, #24]
 8006808:	015a      	lsls	r2, r3, #5
 800680a:	69fb      	ldr	r3, [r7, #28]
 800680c:	4413      	add	r3, r2
 800680e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	69ba      	ldr	r2, [r7, #24]
 8006816:	0151      	lsls	r1, r2, #5
 8006818:	69fa      	ldr	r2, [r7, #28]
 800681a:	440a      	add	r2, r1
 800681c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006820:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006824:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006826:	69bb      	ldr	r3, [r7, #24]
 8006828:	015a      	lsls	r2, r3, #5
 800682a:	69fb      	ldr	r3, [r7, #28]
 800682c:	4413      	add	r3, r2
 800682e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	69ba      	ldr	r2, [r7, #24]
 8006836:	0151      	lsls	r1, r2, #5
 8006838:	69fa      	ldr	r2, [r7, #28]
 800683a:	440a      	add	r2, r1
 800683c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006840:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006844:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	3301      	adds	r3, #1
 800684a:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006852:	d81d      	bhi.n	8006890 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006854:	69bb      	ldr	r3, [r7, #24]
 8006856:	015a      	lsls	r2, r3, #5
 8006858:	69fb      	ldr	r3, [r7, #28]
 800685a:	4413      	add	r3, r2
 800685c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006866:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800686a:	d0ec      	beq.n	8006846 <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800686c:	e070      	b.n	8006950 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800686e:	69bb      	ldr	r3, [r7, #24]
 8006870:	015a      	lsls	r2, r3, #5
 8006872:	69fb      	ldr	r3, [r7, #28]
 8006874:	4413      	add	r3, r2
 8006876:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	69ba      	ldr	r2, [r7, #24]
 800687e:	0151      	lsls	r1, r2, #5
 8006880:	69fa      	ldr	r2, [r7, #28]
 8006882:	440a      	add	r2, r1
 8006884:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006888:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800688c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800688e:	e05f      	b.n	8006950 <USB_HC_Halt+0x1ea>
            break;
 8006890:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006892:	e05d      	b.n	8006950 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006894:	69bb      	ldr	r3, [r7, #24]
 8006896:	015a      	lsls	r2, r3, #5
 8006898:	69fb      	ldr	r3, [r7, #28]
 800689a:	4413      	add	r3, r2
 800689c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	69ba      	ldr	r2, [r7, #24]
 80068a4:	0151      	lsls	r1, r2, #5
 80068a6:	69fa      	ldr	r2, [r7, #28]
 80068a8:	440a      	add	r2, r1
 80068aa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80068ae:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80068b2:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80068b4:	69fb      	ldr	r3, [r7, #28]
 80068b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80068ba:	691b      	ldr	r3, [r3, #16]
 80068bc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d133      	bne.n	800692c <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80068c4:	69bb      	ldr	r3, [r7, #24]
 80068c6:	015a      	lsls	r2, r3, #5
 80068c8:	69fb      	ldr	r3, [r7, #28]
 80068ca:	4413      	add	r3, r2
 80068cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	69ba      	ldr	r2, [r7, #24]
 80068d4:	0151      	lsls	r1, r2, #5
 80068d6:	69fa      	ldr	r2, [r7, #28]
 80068d8:	440a      	add	r2, r1
 80068da:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80068de:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80068e2:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80068e4:	69bb      	ldr	r3, [r7, #24]
 80068e6:	015a      	lsls	r2, r3, #5
 80068e8:	69fb      	ldr	r3, [r7, #28]
 80068ea:	4413      	add	r3, r2
 80068ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	69ba      	ldr	r2, [r7, #24]
 80068f4:	0151      	lsls	r1, r2, #5
 80068f6:	69fa      	ldr	r2, [r7, #28]
 80068f8:	440a      	add	r2, r1
 80068fa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80068fe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006902:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	3301      	adds	r3, #1
 8006908:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006910:	d81d      	bhi.n	800694e <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006912:	69bb      	ldr	r3, [r7, #24]
 8006914:	015a      	lsls	r2, r3, #5
 8006916:	69fb      	ldr	r3, [r7, #28]
 8006918:	4413      	add	r3, r2
 800691a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006924:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006928:	d0ec      	beq.n	8006904 <USB_HC_Halt+0x19e>
 800692a:	e011      	b.n	8006950 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800692c:	69bb      	ldr	r3, [r7, #24]
 800692e:	015a      	lsls	r2, r3, #5
 8006930:	69fb      	ldr	r3, [r7, #28]
 8006932:	4413      	add	r3, r2
 8006934:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	69ba      	ldr	r2, [r7, #24]
 800693c:	0151      	lsls	r1, r2, #5
 800693e:	69fa      	ldr	r2, [r7, #28]
 8006940:	440a      	add	r2, r1
 8006942:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006946:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800694a:	6013      	str	r3, [r2, #0]
 800694c:	e000      	b.n	8006950 <USB_HC_Halt+0x1ea>
          break;
 800694e:	bf00      	nop
    }
  }

  return HAL_OK;
 8006950:	2300      	movs	r3, #0
}
 8006952:	4618      	mov	r0, r3
 8006954:	3724      	adds	r7, #36	; 0x24
 8006956:	46bd      	mov	sp, r7
 8006958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695c:	4770      	bx	lr
	...

08006960 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8006960:	b480      	push	{r7}
 8006962:	b087      	sub	sp, #28
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
 8006968:	460b      	mov	r3, r1
 800696a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8006970:	78fb      	ldrb	r3, [r7, #3]
 8006972:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8006974:	2301      	movs	r3, #1
 8006976:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	04da      	lsls	r2, r3, #19
 800697c:	4b15      	ldr	r3, [pc, #84]	; (80069d4 <USB_DoPing+0x74>)
 800697e:	4013      	ands	r3, r2
 8006980:	693a      	ldr	r2, [r7, #16]
 8006982:	0151      	lsls	r1, r2, #5
 8006984:	697a      	ldr	r2, [r7, #20]
 8006986:	440a      	add	r2, r1
 8006988:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800698c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006990:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8006992:	693b      	ldr	r3, [r7, #16]
 8006994:	015a      	lsls	r2, r3, #5
 8006996:	697b      	ldr	r3, [r7, #20]
 8006998:	4413      	add	r3, r2
 800699a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80069a2:	68bb      	ldr	r3, [r7, #8]
 80069a4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80069a8:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80069aa:	68bb      	ldr	r3, [r7, #8]
 80069ac:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80069b0:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 80069b2:	693b      	ldr	r3, [r7, #16]
 80069b4:	015a      	lsls	r2, r3, #5
 80069b6:	697b      	ldr	r3, [r7, #20]
 80069b8:	4413      	add	r3, r2
 80069ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80069be:	461a      	mov	r2, r3
 80069c0:	68bb      	ldr	r3, [r7, #8]
 80069c2:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80069c4:	2300      	movs	r3, #0
}
 80069c6:	4618      	mov	r0, r3
 80069c8:	371c      	adds	r7, #28
 80069ca:	46bd      	mov	sp, r7
 80069cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d0:	4770      	bx	lr
 80069d2:	bf00      	nop
 80069d4:	1ff80000 	.word	0x1ff80000

080069d8 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80069d8:	b580      	push	{r7, lr}
 80069da:	b088      	sub	sp, #32
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80069e0:	2300      	movs	r3, #0
 80069e2:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 80069e8:	2300      	movs	r3, #0
 80069ea:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80069ec:	6878      	ldr	r0, [r7, #4]
 80069ee:	f7ff f911 	bl	8005c14 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80069f2:	2110      	movs	r1, #16
 80069f4:	6878      	ldr	r0, [r7, #4]
 80069f6:	f7ff f96b 	bl	8005cd0 <USB_FlushTxFifo>
 80069fa:	4603      	mov	r3, r0
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d001      	beq.n	8006a04 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8006a00:	2301      	movs	r3, #1
 8006a02:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006a04:	6878      	ldr	r0, [r7, #4]
 8006a06:	f7ff f997 	bl	8005d38 <USB_FlushRxFifo>
 8006a0a:	4603      	mov	r3, r0
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d001      	beq.n	8006a14 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8006a10:	2301      	movs	r3, #1
 8006a12:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8006a14:	2300      	movs	r3, #0
 8006a16:	61bb      	str	r3, [r7, #24]
 8006a18:	e01f      	b.n	8006a5a <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8006a1a:	69bb      	ldr	r3, [r7, #24]
 8006a1c:	015a      	lsls	r2, r3, #5
 8006a1e:	697b      	ldr	r3, [r7, #20]
 8006a20:	4413      	add	r3, r2
 8006a22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8006a2a:	693b      	ldr	r3, [r7, #16]
 8006a2c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006a30:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006a38:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8006a3a:	693b      	ldr	r3, [r7, #16]
 8006a3c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006a40:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8006a42:	69bb      	ldr	r3, [r7, #24]
 8006a44:	015a      	lsls	r2, r3, #5
 8006a46:	697b      	ldr	r3, [r7, #20]
 8006a48:	4413      	add	r3, r2
 8006a4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a4e:	461a      	mov	r2, r3
 8006a50:	693b      	ldr	r3, [r7, #16]
 8006a52:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8006a54:	69bb      	ldr	r3, [r7, #24]
 8006a56:	3301      	adds	r3, #1
 8006a58:	61bb      	str	r3, [r7, #24]
 8006a5a:	69bb      	ldr	r3, [r7, #24]
 8006a5c:	2b0f      	cmp	r3, #15
 8006a5e:	d9dc      	bls.n	8006a1a <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8006a60:	2300      	movs	r3, #0
 8006a62:	61bb      	str	r3, [r7, #24]
 8006a64:	e034      	b.n	8006ad0 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8006a66:	69bb      	ldr	r3, [r7, #24]
 8006a68:	015a      	lsls	r2, r3, #5
 8006a6a:	697b      	ldr	r3, [r7, #20]
 8006a6c:	4413      	add	r3, r2
 8006a6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8006a76:	693b      	ldr	r3, [r7, #16]
 8006a78:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006a7c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8006a7e:	693b      	ldr	r3, [r7, #16]
 8006a80:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006a84:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8006a86:	693b      	ldr	r3, [r7, #16]
 8006a88:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006a8c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8006a8e:	69bb      	ldr	r3, [r7, #24]
 8006a90:	015a      	lsls	r2, r3, #5
 8006a92:	697b      	ldr	r3, [r7, #20]
 8006a94:	4413      	add	r3, r2
 8006a96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a9a:	461a      	mov	r2, r3
 8006a9c:	693b      	ldr	r3, [r7, #16]
 8006a9e:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	3301      	adds	r3, #1
 8006aa4:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006aac:	d80c      	bhi.n	8006ac8 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006aae:	69bb      	ldr	r3, [r7, #24]
 8006ab0:	015a      	lsls	r2, r3, #5
 8006ab2:	697b      	ldr	r3, [r7, #20]
 8006ab4:	4413      	add	r3, r2
 8006ab6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006ac0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006ac4:	d0ec      	beq.n	8006aa0 <USB_StopHost+0xc8>
 8006ac6:	e000      	b.n	8006aca <USB_StopHost+0xf2>
        break;
 8006ac8:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8006aca:	69bb      	ldr	r3, [r7, #24]
 8006acc:	3301      	adds	r3, #1
 8006ace:	61bb      	str	r3, [r7, #24]
 8006ad0:	69bb      	ldr	r3, [r7, #24]
 8006ad2:	2b0f      	cmp	r3, #15
 8006ad4:	d9c7      	bls.n	8006a66 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8006ad6:	697b      	ldr	r3, [r7, #20]
 8006ad8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006adc:	461a      	mov	r2, r3
 8006ade:	f04f 33ff 	mov.w	r3, #4294967295
 8006ae2:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	f04f 32ff 	mov.w	r2, #4294967295
 8006aea:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8006aec:	6878      	ldr	r0, [r7, #4]
 8006aee:	f7ff f880 	bl	8005bf2 <USB_EnableGlobalInt>

  return ret;
 8006af2:	7ffb      	ldrb	r3, [r7, #31]
}
 8006af4:	4618      	mov	r0, r3
 8006af6:	3720      	adds	r7, #32
 8006af8:	46bd      	mov	sp, r7
 8006afa:	bd80      	pop	{r7, pc}

08006afc <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8006afc:	b590      	push	{r4, r7, lr}
 8006afe:	b089      	sub	sp, #36	; 0x24
 8006b00:	af04      	add	r7, sp, #16
 8006b02:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8006b04:	2301      	movs	r3, #1
 8006b06:	2202      	movs	r2, #2
 8006b08:	2102      	movs	r1, #2
 8006b0a:	6878      	ldr	r0, [r7, #4]
 8006b0c:	f000 fc66 	bl	80073dc <USBH_FindInterface>
 8006b10:	4603      	mov	r3, r0
 8006b12:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8006b14:	7bfb      	ldrb	r3, [r7, #15]
 8006b16:	2bff      	cmp	r3, #255	; 0xff
 8006b18:	d002      	beq.n	8006b20 <USBH_CDC_InterfaceInit+0x24>
 8006b1a:	7bfb      	ldrb	r3, [r7, #15]
 8006b1c:	2b01      	cmp	r3, #1
 8006b1e:	d901      	bls.n	8006b24 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8006b20:	2302      	movs	r3, #2
 8006b22:	e13d      	b.n	8006da0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8006b24:	7bfb      	ldrb	r3, [r7, #15]
 8006b26:	4619      	mov	r1, r3
 8006b28:	6878      	ldr	r0, [r7, #4]
 8006b2a:	f000 fc3b 	bl	80073a4 <USBH_SelectInterface>
 8006b2e:	4603      	mov	r3, r0
 8006b30:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8006b32:	7bbb      	ldrb	r3, [r7, #14]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d001      	beq.n	8006b3c <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8006b38:	2302      	movs	r3, #2
 8006b3a:	e131      	b.n	8006da0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8006b42:	2050      	movs	r0, #80	; 0x50
 8006b44:	f002 fafa 	bl	800913c <malloc>
 8006b48:	4603      	mov	r3, r0
 8006b4a:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006b52:	69db      	ldr	r3, [r3, #28]
 8006b54:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8006b56:	68bb      	ldr	r3, [r7, #8]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d101      	bne.n	8006b60 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8006b5c:	2302      	movs	r3, #2
 8006b5e:	e11f      	b.n	8006da0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8006b60:	2250      	movs	r2, #80	; 0x50
 8006b62:	2100      	movs	r1, #0
 8006b64:	68b8      	ldr	r0, [r7, #8]
 8006b66:	f002 faf9 	bl	800915c <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8006b6a:	7bfb      	ldrb	r3, [r7, #15]
 8006b6c:	687a      	ldr	r2, [r7, #4]
 8006b6e:	211a      	movs	r1, #26
 8006b70:	fb01 f303 	mul.w	r3, r1, r3
 8006b74:	4413      	add	r3, r2
 8006b76:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006b7a:	781b      	ldrb	r3, [r3, #0]
 8006b7c:	b25b      	sxtb	r3, r3
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	da15      	bge.n	8006bae <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006b82:	7bfb      	ldrb	r3, [r7, #15]
 8006b84:	687a      	ldr	r2, [r7, #4]
 8006b86:	211a      	movs	r1, #26
 8006b88:	fb01 f303 	mul.w	r3, r1, r3
 8006b8c:	4413      	add	r3, r2
 8006b8e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006b92:	781a      	ldrb	r2, [r3, #0]
 8006b94:	68bb      	ldr	r3, [r7, #8]
 8006b96:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006b98:	7bfb      	ldrb	r3, [r7, #15]
 8006b9a:	687a      	ldr	r2, [r7, #4]
 8006b9c:	211a      	movs	r1, #26
 8006b9e:	fb01 f303 	mul.w	r3, r1, r3
 8006ba2:	4413      	add	r3, r2
 8006ba4:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006ba8:	881a      	ldrh	r2, [r3, #0]
 8006baa:	68bb      	ldr	r3, [r7, #8]
 8006bac:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8006bae:	68bb      	ldr	r3, [r7, #8]
 8006bb0:	785b      	ldrb	r3, [r3, #1]
 8006bb2:	4619      	mov	r1, r3
 8006bb4:	6878      	ldr	r0, [r7, #4]
 8006bb6:	f001 ff2c 	bl	8008a12 <USBH_AllocPipe>
 8006bba:	4603      	mov	r3, r0
 8006bbc:	461a      	mov	r2, r3
 8006bbe:	68bb      	ldr	r3, [r7, #8]
 8006bc0:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8006bc2:	68bb      	ldr	r3, [r7, #8]
 8006bc4:	7819      	ldrb	r1, [r3, #0]
 8006bc6:	68bb      	ldr	r3, [r7, #8]
 8006bc8:	7858      	ldrb	r0, [r3, #1]
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006bd6:	68ba      	ldr	r2, [r7, #8]
 8006bd8:	8952      	ldrh	r2, [r2, #10]
 8006bda:	9202      	str	r2, [sp, #8]
 8006bdc:	2203      	movs	r2, #3
 8006bde:	9201      	str	r2, [sp, #4]
 8006be0:	9300      	str	r3, [sp, #0]
 8006be2:	4623      	mov	r3, r4
 8006be4:	4602      	mov	r2, r0
 8006be6:	6878      	ldr	r0, [r7, #4]
 8006be8:	f001 fee4 	bl	80089b4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8006bec:	68bb      	ldr	r3, [r7, #8]
 8006bee:	781b      	ldrb	r3, [r3, #0]
 8006bf0:	2200      	movs	r2, #0
 8006bf2:	4619      	mov	r1, r3
 8006bf4:	6878      	ldr	r0, [r7, #4]
 8006bf6:	f002 f9f3 	bl	8008fe0 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	210a      	movs	r1, #10
 8006c00:	6878      	ldr	r0, [r7, #4]
 8006c02:	f000 fbeb 	bl	80073dc <USBH_FindInterface>
 8006c06:	4603      	mov	r3, r0
 8006c08:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8006c0a:	7bfb      	ldrb	r3, [r7, #15]
 8006c0c:	2bff      	cmp	r3, #255	; 0xff
 8006c0e:	d002      	beq.n	8006c16 <USBH_CDC_InterfaceInit+0x11a>
 8006c10:	7bfb      	ldrb	r3, [r7, #15]
 8006c12:	2b01      	cmp	r3, #1
 8006c14:	d901      	bls.n	8006c1a <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8006c16:	2302      	movs	r3, #2
 8006c18:	e0c2      	b.n	8006da0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8006c1a:	7bfb      	ldrb	r3, [r7, #15]
 8006c1c:	687a      	ldr	r2, [r7, #4]
 8006c1e:	211a      	movs	r1, #26
 8006c20:	fb01 f303 	mul.w	r3, r1, r3
 8006c24:	4413      	add	r3, r2
 8006c26:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006c2a:	781b      	ldrb	r3, [r3, #0]
 8006c2c:	b25b      	sxtb	r3, r3
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	da16      	bge.n	8006c60 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006c32:	7bfb      	ldrb	r3, [r7, #15]
 8006c34:	687a      	ldr	r2, [r7, #4]
 8006c36:	211a      	movs	r1, #26
 8006c38:	fb01 f303 	mul.w	r3, r1, r3
 8006c3c:	4413      	add	r3, r2
 8006c3e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006c42:	781a      	ldrb	r2, [r3, #0]
 8006c44:	68bb      	ldr	r3, [r7, #8]
 8006c46:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006c48:	7bfb      	ldrb	r3, [r7, #15]
 8006c4a:	687a      	ldr	r2, [r7, #4]
 8006c4c:	211a      	movs	r1, #26
 8006c4e:	fb01 f303 	mul.w	r3, r1, r3
 8006c52:	4413      	add	r3, r2
 8006c54:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006c58:	881a      	ldrh	r2, [r3, #0]
 8006c5a:	68bb      	ldr	r3, [r7, #8]
 8006c5c:	835a      	strh	r2, [r3, #26]
 8006c5e:	e015      	b.n	8006c8c <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006c60:	7bfb      	ldrb	r3, [r7, #15]
 8006c62:	687a      	ldr	r2, [r7, #4]
 8006c64:	211a      	movs	r1, #26
 8006c66:	fb01 f303 	mul.w	r3, r1, r3
 8006c6a:	4413      	add	r3, r2
 8006c6c:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006c70:	781a      	ldrb	r2, [r3, #0]
 8006c72:	68bb      	ldr	r3, [r7, #8]
 8006c74:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006c76:	7bfb      	ldrb	r3, [r7, #15]
 8006c78:	687a      	ldr	r2, [r7, #4]
 8006c7a:	211a      	movs	r1, #26
 8006c7c:	fb01 f303 	mul.w	r3, r1, r3
 8006c80:	4413      	add	r3, r2
 8006c82:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006c86:	881a      	ldrh	r2, [r3, #0]
 8006c88:	68bb      	ldr	r3, [r7, #8]
 8006c8a:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8006c8c:	7bfb      	ldrb	r3, [r7, #15]
 8006c8e:	687a      	ldr	r2, [r7, #4]
 8006c90:	211a      	movs	r1, #26
 8006c92:	fb01 f303 	mul.w	r3, r1, r3
 8006c96:	4413      	add	r3, r2
 8006c98:	f203 3356 	addw	r3, r3, #854	; 0x356
 8006c9c:	781b      	ldrb	r3, [r3, #0]
 8006c9e:	b25b      	sxtb	r3, r3
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	da16      	bge.n	8006cd2 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8006ca4:	7bfb      	ldrb	r3, [r7, #15]
 8006ca6:	687a      	ldr	r2, [r7, #4]
 8006ca8:	211a      	movs	r1, #26
 8006caa:	fb01 f303 	mul.w	r3, r1, r3
 8006cae:	4413      	add	r3, r2
 8006cb0:	f203 3356 	addw	r3, r3, #854	; 0x356
 8006cb4:	781a      	ldrb	r2, [r3, #0]
 8006cb6:	68bb      	ldr	r3, [r7, #8]
 8006cb8:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006cba:	7bfb      	ldrb	r3, [r7, #15]
 8006cbc:	687a      	ldr	r2, [r7, #4]
 8006cbe:	211a      	movs	r1, #26
 8006cc0:	fb01 f303 	mul.w	r3, r1, r3
 8006cc4:	4413      	add	r3, r2
 8006cc6:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8006cca:	881a      	ldrh	r2, [r3, #0]
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	835a      	strh	r2, [r3, #26]
 8006cd0:	e015      	b.n	8006cfe <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8006cd2:	7bfb      	ldrb	r3, [r7, #15]
 8006cd4:	687a      	ldr	r2, [r7, #4]
 8006cd6:	211a      	movs	r1, #26
 8006cd8:	fb01 f303 	mul.w	r3, r1, r3
 8006cdc:	4413      	add	r3, r2
 8006cde:	f203 3356 	addw	r3, r3, #854	; 0x356
 8006ce2:	781a      	ldrb	r2, [r3, #0]
 8006ce4:	68bb      	ldr	r3, [r7, #8]
 8006ce6:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006ce8:	7bfb      	ldrb	r3, [r7, #15]
 8006cea:	687a      	ldr	r2, [r7, #4]
 8006cec:	211a      	movs	r1, #26
 8006cee:	fb01 f303 	mul.w	r3, r1, r3
 8006cf2:	4413      	add	r3, r2
 8006cf4:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8006cf8:	881a      	ldrh	r2, [r3, #0]
 8006cfa:	68bb      	ldr	r3, [r7, #8]
 8006cfc:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8006cfe:	68bb      	ldr	r3, [r7, #8]
 8006d00:	7b9b      	ldrb	r3, [r3, #14]
 8006d02:	4619      	mov	r1, r3
 8006d04:	6878      	ldr	r0, [r7, #4]
 8006d06:	f001 fe84 	bl	8008a12 <USBH_AllocPipe>
 8006d0a:	4603      	mov	r3, r0
 8006d0c:	461a      	mov	r2, r3
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8006d12:	68bb      	ldr	r3, [r7, #8]
 8006d14:	7bdb      	ldrb	r3, [r3, #15]
 8006d16:	4619      	mov	r1, r3
 8006d18:	6878      	ldr	r0, [r7, #4]
 8006d1a:	f001 fe7a 	bl	8008a12 <USBH_AllocPipe>
 8006d1e:	4603      	mov	r3, r0
 8006d20:	461a      	mov	r2, r3
 8006d22:	68bb      	ldr	r3, [r7, #8]
 8006d24:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8006d26:	68bb      	ldr	r3, [r7, #8]
 8006d28:	7b59      	ldrb	r1, [r3, #13]
 8006d2a:	68bb      	ldr	r3, [r7, #8]
 8006d2c:	7b98      	ldrb	r0, [r3, #14]
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006d3a:	68ba      	ldr	r2, [r7, #8]
 8006d3c:	8b12      	ldrh	r2, [r2, #24]
 8006d3e:	9202      	str	r2, [sp, #8]
 8006d40:	2202      	movs	r2, #2
 8006d42:	9201      	str	r2, [sp, #4]
 8006d44:	9300      	str	r3, [sp, #0]
 8006d46:	4623      	mov	r3, r4
 8006d48:	4602      	mov	r2, r0
 8006d4a:	6878      	ldr	r0, [r7, #4]
 8006d4c:	f001 fe32 	bl	80089b4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8006d50:	68bb      	ldr	r3, [r7, #8]
 8006d52:	7b19      	ldrb	r1, [r3, #12]
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	7bd8      	ldrb	r0, [r3, #15]
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006d64:	68ba      	ldr	r2, [r7, #8]
 8006d66:	8b52      	ldrh	r2, [r2, #26]
 8006d68:	9202      	str	r2, [sp, #8]
 8006d6a:	2202      	movs	r2, #2
 8006d6c:	9201      	str	r2, [sp, #4]
 8006d6e:	9300      	str	r3, [sp, #0]
 8006d70:	4623      	mov	r3, r4
 8006d72:	4602      	mov	r2, r0
 8006d74:	6878      	ldr	r0, [r7, #4]
 8006d76:	f001 fe1d 	bl	80089b4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8006d7a:	68bb      	ldr	r3, [r7, #8]
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8006d82:	68bb      	ldr	r3, [r7, #8]
 8006d84:	7b5b      	ldrb	r3, [r3, #13]
 8006d86:	2200      	movs	r2, #0
 8006d88:	4619      	mov	r1, r3
 8006d8a:	6878      	ldr	r0, [r7, #4]
 8006d8c:	f002 f928 	bl	8008fe0 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8006d90:	68bb      	ldr	r3, [r7, #8]
 8006d92:	7b1b      	ldrb	r3, [r3, #12]
 8006d94:	2200      	movs	r2, #0
 8006d96:	4619      	mov	r1, r3
 8006d98:	6878      	ldr	r0, [r7, #4]
 8006d9a:	f002 f921 	bl	8008fe0 <USBH_LL_SetToggle>

  return USBH_OK;
 8006d9e:	2300      	movs	r3, #0
}
 8006da0:	4618      	mov	r0, r3
 8006da2:	3714      	adds	r7, #20
 8006da4:	46bd      	mov	sp, r7
 8006da6:	bd90      	pop	{r4, r7, pc}

08006da8 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b084      	sub	sp, #16
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006db6:	69db      	ldr	r3, [r3, #28]
 8006db8:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	781b      	ldrb	r3, [r3, #0]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d00e      	beq.n	8006de0 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	781b      	ldrb	r3, [r3, #0]
 8006dc6:	4619      	mov	r1, r3
 8006dc8:	6878      	ldr	r0, [r7, #4]
 8006dca:	f001 fe12 	bl	80089f2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	781b      	ldrb	r3, [r3, #0]
 8006dd2:	4619      	mov	r1, r3
 8006dd4:	6878      	ldr	r0, [r7, #4]
 8006dd6:	f001 fe3d 	bl	8008a54 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	2200      	movs	r2, #0
 8006dde:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	7b1b      	ldrb	r3, [r3, #12]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d00e      	beq.n	8006e06 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	7b1b      	ldrb	r3, [r3, #12]
 8006dec:	4619      	mov	r1, r3
 8006dee:	6878      	ldr	r0, [r7, #4]
 8006df0:	f001 fdff 	bl	80089f2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	7b1b      	ldrb	r3, [r3, #12]
 8006df8:	4619      	mov	r1, r3
 8006dfa:	6878      	ldr	r0, [r7, #4]
 8006dfc:	f001 fe2a 	bl	8008a54 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	2200      	movs	r2, #0
 8006e04:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	7b5b      	ldrb	r3, [r3, #13]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d00e      	beq.n	8006e2c <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	7b5b      	ldrb	r3, [r3, #13]
 8006e12:	4619      	mov	r1, r3
 8006e14:	6878      	ldr	r0, [r7, #4]
 8006e16:	f001 fdec 	bl	80089f2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	7b5b      	ldrb	r3, [r3, #13]
 8006e1e:	4619      	mov	r1, r3
 8006e20:	6878      	ldr	r0, [r7, #4]
 8006e22:	f001 fe17 	bl	8008a54 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	2200      	movs	r2, #0
 8006e2a:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006e32:	69db      	ldr	r3, [r3, #28]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d00b      	beq.n	8006e50 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006e3e:	69db      	ldr	r3, [r3, #28]
 8006e40:	4618      	mov	r0, r3
 8006e42:	f002 f983 	bl	800914c <free>
    phost->pActiveClass->pData = 0U;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8006e50:	2300      	movs	r3, #0
}
 8006e52:	4618      	mov	r0, r3
 8006e54:	3710      	adds	r7, #16
 8006e56:	46bd      	mov	sp, r7
 8006e58:	bd80      	pop	{r7, pc}

08006e5a <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8006e5a:	b580      	push	{r7, lr}
 8006e5c:	b084      	sub	sp, #16
 8006e5e:	af00      	add	r7, sp, #0
 8006e60:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006e68:	69db      	ldr	r3, [r3, #28]
 8006e6a:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	3340      	adds	r3, #64	; 0x40
 8006e70:	4619      	mov	r1, r3
 8006e72:	6878      	ldr	r0, [r7, #4]
 8006e74:	f000 f8b1 	bl	8006fda <GetLineCoding>
 8006e78:	4603      	mov	r3, r0
 8006e7a:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8006e7c:	7afb      	ldrb	r3, [r7, #11]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d105      	bne.n	8006e8e <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006e88:	2102      	movs	r1, #2
 8006e8a:	6878      	ldr	r0, [r7, #4]
 8006e8c:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8006e8e:	7afb      	ldrb	r3, [r7, #11]
}
 8006e90:	4618      	mov	r0, r3
 8006e92:	3710      	adds	r7, #16
 8006e94:	46bd      	mov	sp, r7
 8006e96:	bd80      	pop	{r7, pc}

08006e98 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b084      	sub	sp, #16
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8006ea0:	2301      	movs	r3, #1
 8006ea2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006eae:	69db      	ldr	r3, [r3, #28]
 8006eb0:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8006eb2:	68bb      	ldr	r3, [r7, #8]
 8006eb4:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8006eb8:	2b04      	cmp	r3, #4
 8006eba:	d877      	bhi.n	8006fac <USBH_CDC_Process+0x114>
 8006ebc:	a201      	add	r2, pc, #4	; (adr r2, 8006ec4 <USBH_CDC_Process+0x2c>)
 8006ebe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ec2:	bf00      	nop
 8006ec4:	08006ed9 	.word	0x08006ed9
 8006ec8:	08006edf 	.word	0x08006edf
 8006ecc:	08006f0f 	.word	0x08006f0f
 8006ed0:	08006f83 	.word	0x08006f83
 8006ed4:	08006f91 	.word	0x08006f91
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8006ed8:	2300      	movs	r3, #0
 8006eda:	73fb      	strb	r3, [r7, #15]
      break;
 8006edc:	e06d      	b.n	8006fba <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8006ede:	68bb      	ldr	r3, [r7, #8]
 8006ee0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ee2:	4619      	mov	r1, r3
 8006ee4:	6878      	ldr	r0, [r7, #4]
 8006ee6:	f000 f897 	bl	8007018 <SetLineCoding>
 8006eea:	4603      	mov	r3, r0
 8006eec:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006eee:	7bbb      	ldrb	r3, [r7, #14]
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d104      	bne.n	8006efe <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8006ef4:	68bb      	ldr	r3, [r7, #8]
 8006ef6:	2202      	movs	r2, #2
 8006ef8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8006efc:	e058      	b.n	8006fb0 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8006efe:	7bbb      	ldrb	r3, [r7, #14]
 8006f00:	2b01      	cmp	r3, #1
 8006f02:	d055      	beq.n	8006fb0 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006f04:	68bb      	ldr	r3, [r7, #8]
 8006f06:	2204      	movs	r2, #4
 8006f08:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8006f0c:	e050      	b.n	8006fb0 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8006f0e:	68bb      	ldr	r3, [r7, #8]
 8006f10:	3340      	adds	r3, #64	; 0x40
 8006f12:	4619      	mov	r1, r3
 8006f14:	6878      	ldr	r0, [r7, #4]
 8006f16:	f000 f860 	bl	8006fda <GetLineCoding>
 8006f1a:	4603      	mov	r3, r0
 8006f1c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006f1e:	7bbb      	ldrb	r3, [r7, #14]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d126      	bne.n	8006f72 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	2200      	movs	r2, #0
 8006f28:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006f2c:	68bb      	ldr	r3, [r7, #8]
 8006f2e:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8006f32:	68bb      	ldr	r3, [r7, #8]
 8006f34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f36:	791b      	ldrb	r3, [r3, #4]
 8006f38:	429a      	cmp	r2, r3
 8006f3a:	d13b      	bne.n	8006fb4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006f3c:	68bb      	ldr	r3, [r7, #8]
 8006f3e:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8006f42:	68bb      	ldr	r3, [r7, #8]
 8006f44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f46:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006f48:	429a      	cmp	r2, r3
 8006f4a:	d133      	bne.n	8006fb4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006f4c:	68bb      	ldr	r3, [r7, #8]
 8006f4e:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8006f52:	68bb      	ldr	r3, [r7, #8]
 8006f54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f56:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006f58:	429a      	cmp	r2, r3
 8006f5a:	d12b      	bne.n	8006fb4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8006f5c:	68bb      	ldr	r3, [r7, #8]
 8006f5e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006f60:	68bb      	ldr	r3, [r7, #8]
 8006f62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f64:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006f66:	429a      	cmp	r2, r3
 8006f68:	d124      	bne.n	8006fb4 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8006f6a:	6878      	ldr	r0, [r7, #4]
 8006f6c:	f000 f958 	bl	8007220 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8006f70:	e020      	b.n	8006fb4 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8006f72:	7bbb      	ldrb	r3, [r7, #14]
 8006f74:	2b01      	cmp	r3, #1
 8006f76:	d01d      	beq.n	8006fb4 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006f78:	68bb      	ldr	r3, [r7, #8]
 8006f7a:	2204      	movs	r2, #4
 8006f7c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8006f80:	e018      	b.n	8006fb4 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8006f82:	6878      	ldr	r0, [r7, #4]
 8006f84:	f000 f867 	bl	8007056 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8006f88:	6878      	ldr	r0, [r7, #4]
 8006f8a:	f000 f8da 	bl	8007142 <CDC_ProcessReception>
      break;
 8006f8e:	e014      	b.n	8006fba <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8006f90:	2100      	movs	r1, #0
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	f000 ffef 	bl	8007f76 <USBH_ClrFeature>
 8006f98:	4603      	mov	r3, r0
 8006f9a:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006f9c:	7bbb      	ldrb	r3, [r7, #14]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d10a      	bne.n	8006fb8 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8006fa2:	68bb      	ldr	r3, [r7, #8]
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 8006faa:	e005      	b.n	8006fb8 <USBH_CDC_Process+0x120>

    default:
      break;
 8006fac:	bf00      	nop
 8006fae:	e004      	b.n	8006fba <USBH_CDC_Process+0x122>
      break;
 8006fb0:	bf00      	nop
 8006fb2:	e002      	b.n	8006fba <USBH_CDC_Process+0x122>
      break;
 8006fb4:	bf00      	nop
 8006fb6:	e000      	b.n	8006fba <USBH_CDC_Process+0x122>
      break;
 8006fb8:	bf00      	nop

  }

  return status;
 8006fba:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	3710      	adds	r7, #16
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	bd80      	pop	{r7, pc}

08006fc4 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b083      	sub	sp, #12
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8006fcc:	2300      	movs	r3, #0
}
 8006fce:	4618      	mov	r0, r3
 8006fd0:	370c      	adds	r7, #12
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd8:	4770      	bx	lr

08006fda <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8006fda:	b580      	push	{r7, lr}
 8006fdc:	b082      	sub	sp, #8
 8006fde:	af00      	add	r7, sp, #0
 8006fe0:	6078      	str	r0, [r7, #4]
 8006fe2:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	22a1      	movs	r2, #161	; 0xa1
 8006fe8:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	2221      	movs	r2, #33	; 0x21
 8006fee:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	2200      	movs	r2, #0
 8006ffa:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2207      	movs	r2, #7
 8007000:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8007002:	683b      	ldr	r3, [r7, #0]
 8007004:	2207      	movs	r2, #7
 8007006:	4619      	mov	r1, r3
 8007008:	6878      	ldr	r0, [r7, #4]
 800700a:	f001 fa81 	bl	8008510 <USBH_CtlReq>
 800700e:	4603      	mov	r3, r0
}
 8007010:	4618      	mov	r0, r3
 8007012:	3708      	adds	r7, #8
 8007014:	46bd      	mov	sp, r7
 8007016:	bd80      	pop	{r7, pc}

08007018 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8007018:	b580      	push	{r7, lr}
 800701a:	b082      	sub	sp, #8
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
 8007020:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	2221      	movs	r2, #33	; 0x21
 8007026:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2220      	movs	r2, #32
 800702c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	2200      	movs	r2, #0
 8007032:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2200      	movs	r2, #0
 8007038:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	2207      	movs	r2, #7
 800703e:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	2207      	movs	r2, #7
 8007044:	4619      	mov	r1, r3
 8007046:	6878      	ldr	r0, [r7, #4]
 8007048:	f001 fa62 	bl	8008510 <USBH_CtlReq>
 800704c:	4603      	mov	r3, r0
}
 800704e:	4618      	mov	r0, r3
 8007050:	3708      	adds	r7, #8
 8007052:	46bd      	mov	sp, r7
 8007054:	bd80      	pop	{r7, pc}

08007056 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8007056:	b580      	push	{r7, lr}
 8007058:	b086      	sub	sp, #24
 800705a:	af02      	add	r7, sp, #8
 800705c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007064:	69db      	ldr	r3, [r3, #28]
 8007066:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007068:	2300      	movs	r3, #0
 800706a:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8007072:	2b01      	cmp	r3, #1
 8007074:	d002      	beq.n	800707c <CDC_ProcessTransmission+0x26>
 8007076:	2b02      	cmp	r3, #2
 8007078:	d023      	beq.n	80070c2 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800707a:	e05e      	b.n	800713a <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007080:	68fa      	ldr	r2, [r7, #12]
 8007082:	8b12      	ldrh	r2, [r2, #24]
 8007084:	4293      	cmp	r3, r2
 8007086:	d90b      	bls.n	80070a0 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	69d9      	ldr	r1, [r3, #28]
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	8b1a      	ldrh	r2, [r3, #24]
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	7b5b      	ldrb	r3, [r3, #13]
 8007094:	2001      	movs	r0, #1
 8007096:	9000      	str	r0, [sp, #0]
 8007098:	6878      	ldr	r0, [r7, #4]
 800709a:	f001 fc48 	bl	800892e <USBH_BulkSendData>
 800709e:	e00b      	b.n	80070b8 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        (void)USBH_BulkSendData(phost,
 80070a8:	b29a      	uxth	r2, r3
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	7b5b      	ldrb	r3, [r3, #13]
 80070ae:	2001      	movs	r0, #1
 80070b0:	9000      	str	r0, [sp, #0]
 80070b2:	6878      	ldr	r0, [r7, #4]
 80070b4:	f001 fc3b 	bl	800892e <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	2202      	movs	r2, #2
 80070bc:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80070c0:	e03b      	b.n	800713a <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	7b5b      	ldrb	r3, [r3, #13]
 80070c6:	4619      	mov	r1, r3
 80070c8:	6878      	ldr	r0, [r7, #4]
 80070ca:	f001 ff5f 	bl	8008f8c <USBH_LL_GetURBState>
 80070ce:	4603      	mov	r3, r0
 80070d0:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 80070d2:	7afb      	ldrb	r3, [r7, #11]
 80070d4:	2b01      	cmp	r3, #1
 80070d6:	d128      	bne.n	800712a <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070dc:	68fa      	ldr	r2, [r7, #12]
 80070de:	8b12      	ldrh	r2, [r2, #24]
 80070e0:	4293      	cmp	r3, r2
 80070e2:	d90e      	bls.n	8007102 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070e8:	68fa      	ldr	r2, [r7, #12]
 80070ea:	8b12      	ldrh	r2, [r2, #24]
 80070ec:	1a9a      	subs	r2, r3, r2
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	69db      	ldr	r3, [r3, #28]
 80070f6:	68fa      	ldr	r2, [r7, #12]
 80070f8:	8b12      	ldrh	r2, [r2, #24]
 80070fa:	441a      	add	r2, r3
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	61da      	str	r2, [r3, #28]
 8007100:	e002      	b.n	8007108 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	2200      	movs	r2, #0
 8007106:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800710c:	2b00      	cmp	r3, #0
 800710e:	d004      	beq.n	800711a <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	2201      	movs	r2, #1
 8007114:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8007118:	e00e      	b.n	8007138 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	2200      	movs	r2, #0
 800711e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 8007122:	6878      	ldr	r0, [r7, #4]
 8007124:	f000 f868 	bl	80071f8 <USBH_CDC_TransmitCallback>
      break;
 8007128:	e006      	b.n	8007138 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800712a:	7afb      	ldrb	r3, [r7, #11]
 800712c:	2b02      	cmp	r3, #2
 800712e:	d103      	bne.n	8007138 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	2201      	movs	r2, #1
 8007134:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8007138:	bf00      	nop
  }
}
 800713a:	bf00      	nop
 800713c:	3710      	adds	r7, #16
 800713e:	46bd      	mov	sp, r7
 8007140:	bd80      	pop	{r7, pc}

08007142 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8007142:	b580      	push	{r7, lr}
 8007144:	b086      	sub	sp, #24
 8007146:	af00      	add	r7, sp, #0
 8007148:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007150:	69db      	ldr	r3, [r3, #28]
 8007152:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007154:	2300      	movs	r3, #0
 8007156:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8007158:	697b      	ldr	r3, [r7, #20]
 800715a:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 800715e:	2b03      	cmp	r3, #3
 8007160:	d002      	beq.n	8007168 <CDC_ProcessReception+0x26>
 8007162:	2b04      	cmp	r3, #4
 8007164:	d00e      	beq.n	8007184 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8007166:	e043      	b.n	80071f0 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8007168:	697b      	ldr	r3, [r7, #20]
 800716a:	6a19      	ldr	r1, [r3, #32]
 800716c:	697b      	ldr	r3, [r7, #20]
 800716e:	8b5a      	ldrh	r2, [r3, #26]
 8007170:	697b      	ldr	r3, [r7, #20]
 8007172:	7b1b      	ldrb	r3, [r3, #12]
 8007174:	6878      	ldr	r0, [r7, #4]
 8007176:	f001 fbff 	bl	8008978 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800717a:	697b      	ldr	r3, [r7, #20]
 800717c:	2204      	movs	r2, #4
 800717e:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8007182:	e035      	b.n	80071f0 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8007184:	697b      	ldr	r3, [r7, #20]
 8007186:	7b1b      	ldrb	r3, [r3, #12]
 8007188:	4619      	mov	r1, r3
 800718a:	6878      	ldr	r0, [r7, #4]
 800718c:	f001 fefe 	bl	8008f8c <USBH_LL_GetURBState>
 8007190:	4603      	mov	r3, r0
 8007192:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8007194:	7cfb      	ldrb	r3, [r7, #19]
 8007196:	2b01      	cmp	r3, #1
 8007198:	d129      	bne.n	80071ee <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800719a:	697b      	ldr	r3, [r7, #20]
 800719c:	7b1b      	ldrb	r3, [r3, #12]
 800719e:	4619      	mov	r1, r3
 80071a0:	6878      	ldr	r0, [r7, #4]
 80071a2:	f001 fe61 	bl	8008e68 <USBH_LL_GetLastXferSize>
 80071a6:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 80071a8:	697b      	ldr	r3, [r7, #20]
 80071aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071ac:	68fa      	ldr	r2, [r7, #12]
 80071ae:	429a      	cmp	r2, r3
 80071b0:	d016      	beq.n	80071e0 <CDC_ProcessReception+0x9e>
 80071b2:	697b      	ldr	r3, [r7, #20]
 80071b4:	8b5b      	ldrh	r3, [r3, #26]
 80071b6:	461a      	mov	r2, r3
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	4293      	cmp	r3, r2
 80071bc:	d910      	bls.n	80071e0 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 80071be:	697b      	ldr	r3, [r7, #20]
 80071c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	1ad2      	subs	r2, r2, r3
 80071c6:	697b      	ldr	r3, [r7, #20]
 80071c8:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 80071ca:	697b      	ldr	r3, [r7, #20]
 80071cc:	6a1a      	ldr	r2, [r3, #32]
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	441a      	add	r2, r3
 80071d2:	697b      	ldr	r3, [r7, #20]
 80071d4:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 80071d6:	697b      	ldr	r3, [r7, #20]
 80071d8:	2203      	movs	r2, #3
 80071da:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 80071de:	e006      	b.n	80071ee <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 80071e0:	697b      	ldr	r3, [r7, #20]
 80071e2:	2200      	movs	r2, #0
 80071e4:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 80071e8:	6878      	ldr	r0, [r7, #4]
 80071ea:	f000 f80f 	bl	800720c <USBH_CDC_ReceiveCallback>
      break;
 80071ee:	bf00      	nop
  }
}
 80071f0:	bf00      	nop
 80071f2:	3718      	adds	r7, #24
 80071f4:	46bd      	mov	sp, r7
 80071f6:	bd80      	pop	{r7, pc}

080071f8 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 80071f8:	b480      	push	{r7}
 80071fa:	b083      	sub	sp, #12
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007200:	bf00      	nop
 8007202:	370c      	adds	r7, #12
 8007204:	46bd      	mov	sp, r7
 8007206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720a:	4770      	bx	lr

0800720c <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800720c:	b480      	push	{r7}
 800720e:	b083      	sub	sp, #12
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007214:	bf00      	nop
 8007216:	370c      	adds	r7, #12
 8007218:	46bd      	mov	sp, r7
 800721a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721e:	4770      	bx	lr

08007220 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8007220:	b480      	push	{r7}
 8007222:	b083      	sub	sp, #12
 8007224:	af00      	add	r7, sp, #0
 8007226:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007228:	bf00      	nop
 800722a:	370c      	adds	r7, #12
 800722c:	46bd      	mov	sp, r7
 800722e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007232:	4770      	bx	lr

08007234 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 8007234:	b580      	push	{r7, lr}
 8007236:	b084      	sub	sp, #16
 8007238:	af00      	add	r7, sp, #0
 800723a:	60f8      	str	r0, [r7, #12]
 800723c:	60b9      	str	r1, [r7, #8]
 800723e:	4613      	mov	r3, r2
 8007240:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	2b00      	cmp	r3, #0
 8007246:	d101      	bne.n	800724c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8007248:	2302      	movs	r3, #2
 800724a:	e029      	b.n	80072a0 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	79fa      	ldrb	r2, [r7, #7]
 8007250:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	2200      	movs	r2, #0
 8007258:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	2200      	movs	r2, #0
 8007260:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8007264:	68f8      	ldr	r0, [r7, #12]
 8007266:	f000 f81f 	bl	80072a8 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	2200      	movs	r2, #0
 800726e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	2200      	movs	r2, #0
 8007276:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	2200      	movs	r2, #0
 800727e:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	2200      	movs	r2, #0
 8007286:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800728a:	68bb      	ldr	r3, [r7, #8]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d003      	beq.n	8007298 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	68ba      	ldr	r2, [r7, #8]
 8007294:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8007298:	68f8      	ldr	r0, [r7, #12]
 800729a:	f001 fd31 	bl	8008d00 <USBH_LL_Init>

  return USBH_OK;
 800729e:	2300      	movs	r3, #0
}
 80072a0:	4618      	mov	r0, r3
 80072a2:	3710      	adds	r7, #16
 80072a4:	46bd      	mov	sp, r7
 80072a6:	bd80      	pop	{r7, pc}

080072a8 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80072a8:	b480      	push	{r7}
 80072aa:	b085      	sub	sp, #20
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 80072b0:	2300      	movs	r3, #0
 80072b2:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80072b4:	2300      	movs	r3, #0
 80072b6:	60fb      	str	r3, [r7, #12]
 80072b8:	e009      	b.n	80072ce <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 80072ba:	687a      	ldr	r2, [r7, #4]
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	33e0      	adds	r3, #224	; 0xe0
 80072c0:	009b      	lsls	r3, r3, #2
 80072c2:	4413      	add	r3, r2
 80072c4:	2200      	movs	r2, #0
 80072c6:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	3301      	adds	r3, #1
 80072cc:	60fb      	str	r3, [r7, #12]
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	2b0f      	cmp	r3, #15
 80072d2:	d9f2      	bls.n	80072ba <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80072d4:	2300      	movs	r3, #0
 80072d6:	60fb      	str	r3, [r7, #12]
 80072d8:	e009      	b.n	80072ee <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 80072da:	687a      	ldr	r2, [r7, #4]
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	4413      	add	r3, r2
 80072e0:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80072e4:	2200      	movs	r2, #0
 80072e6:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	3301      	adds	r3, #1
 80072ec:	60fb      	str	r3, [r7, #12]
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80072f4:	d3f1      	bcc.n	80072da <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	2200      	movs	r2, #0
 80072fa:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2200      	movs	r2, #0
 8007300:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2201      	movs	r2, #1
 8007306:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2200      	movs	r2, #0
 800730c:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2201      	movs	r2, #1
 8007314:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	2240      	movs	r2, #64	; 0x40
 800731a:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2200      	movs	r2, #0
 8007320:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	2200      	movs	r2, #0
 8007326:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2201      	movs	r2, #1
 800732e:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2200      	movs	r2, #0
 8007336:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	2200      	movs	r2, #0
 800733e:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 8007342:	2300      	movs	r3, #0
}
 8007344:	4618      	mov	r0, r3
 8007346:	3714      	adds	r7, #20
 8007348:	46bd      	mov	sp, r7
 800734a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734e:	4770      	bx	lr

08007350 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8007350:	b480      	push	{r7}
 8007352:	b085      	sub	sp, #20
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
 8007358:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800735a:	2300      	movs	r3, #0
 800735c:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800735e:	683b      	ldr	r3, [r7, #0]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d016      	beq.n	8007392 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800736a:	2b00      	cmp	r3, #0
 800736c:	d10e      	bne.n	800738c <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8007374:	1c59      	adds	r1, r3, #1
 8007376:	687a      	ldr	r2, [r7, #4]
 8007378:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 800737c:	687a      	ldr	r2, [r7, #4]
 800737e:	33de      	adds	r3, #222	; 0xde
 8007380:	6839      	ldr	r1, [r7, #0]
 8007382:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8007386:	2300      	movs	r3, #0
 8007388:	73fb      	strb	r3, [r7, #15]
 800738a:	e004      	b.n	8007396 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800738c:	2302      	movs	r3, #2
 800738e:	73fb      	strb	r3, [r7, #15]
 8007390:	e001      	b.n	8007396 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8007392:	2302      	movs	r3, #2
 8007394:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007396:	7bfb      	ldrb	r3, [r7, #15]
}
 8007398:	4618      	mov	r0, r3
 800739a:	3714      	adds	r7, #20
 800739c:	46bd      	mov	sp, r7
 800739e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a2:	4770      	bx	lr

080073a4 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 80073a4:	b480      	push	{r7}
 80073a6:	b085      	sub	sp, #20
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
 80073ac:	460b      	mov	r3, r1
 80073ae:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 80073b0:	2300      	movs	r3, #0
 80073b2:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 80073ba:	78fa      	ldrb	r2, [r7, #3]
 80073bc:	429a      	cmp	r2, r3
 80073be:	d204      	bcs.n	80073ca <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	78fa      	ldrb	r2, [r7, #3]
 80073c4:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 80073c8:	e001      	b.n	80073ce <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 80073ca:	2302      	movs	r3, #2
 80073cc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80073ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80073d0:	4618      	mov	r0, r3
 80073d2:	3714      	adds	r7, #20
 80073d4:	46bd      	mov	sp, r7
 80073d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073da:	4770      	bx	lr

080073dc <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 80073dc:	b480      	push	{r7}
 80073de:	b087      	sub	sp, #28
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
 80073e4:	4608      	mov	r0, r1
 80073e6:	4611      	mov	r1, r2
 80073e8:	461a      	mov	r2, r3
 80073ea:	4603      	mov	r3, r0
 80073ec:	70fb      	strb	r3, [r7, #3]
 80073ee:	460b      	mov	r3, r1
 80073f0:	70bb      	strb	r3, [r7, #2]
 80073f2:	4613      	mov	r3, r2
 80073f4:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 80073f6:	2300      	movs	r3, #0
 80073f8:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 80073fa:	2300      	movs	r3, #0
 80073fc:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8007404:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007406:	e025      	b.n	8007454 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8007408:	7dfb      	ldrb	r3, [r7, #23]
 800740a:	221a      	movs	r2, #26
 800740c:	fb02 f303 	mul.w	r3, r2, r3
 8007410:	3308      	adds	r3, #8
 8007412:	68fa      	ldr	r2, [r7, #12]
 8007414:	4413      	add	r3, r2
 8007416:	3302      	adds	r3, #2
 8007418:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800741a:	693b      	ldr	r3, [r7, #16]
 800741c:	795b      	ldrb	r3, [r3, #5]
 800741e:	78fa      	ldrb	r2, [r7, #3]
 8007420:	429a      	cmp	r2, r3
 8007422:	d002      	beq.n	800742a <USBH_FindInterface+0x4e>
 8007424:	78fb      	ldrb	r3, [r7, #3]
 8007426:	2bff      	cmp	r3, #255	; 0xff
 8007428:	d111      	bne.n	800744e <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800742a:	693b      	ldr	r3, [r7, #16]
 800742c:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800742e:	78ba      	ldrb	r2, [r7, #2]
 8007430:	429a      	cmp	r2, r3
 8007432:	d002      	beq.n	800743a <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007434:	78bb      	ldrb	r3, [r7, #2]
 8007436:	2bff      	cmp	r3, #255	; 0xff
 8007438:	d109      	bne.n	800744e <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800743a:	693b      	ldr	r3, [r7, #16]
 800743c:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800743e:	787a      	ldrb	r2, [r7, #1]
 8007440:	429a      	cmp	r2, r3
 8007442:	d002      	beq.n	800744a <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8007444:	787b      	ldrb	r3, [r7, #1]
 8007446:	2bff      	cmp	r3, #255	; 0xff
 8007448:	d101      	bne.n	800744e <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800744a:	7dfb      	ldrb	r3, [r7, #23]
 800744c:	e006      	b.n	800745c <USBH_FindInterface+0x80>
    }
    if_ix++;
 800744e:	7dfb      	ldrb	r3, [r7, #23]
 8007450:	3301      	adds	r3, #1
 8007452:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007454:	7dfb      	ldrb	r3, [r7, #23]
 8007456:	2b01      	cmp	r3, #1
 8007458:	d9d6      	bls.n	8007408 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800745a:	23ff      	movs	r3, #255	; 0xff
}
 800745c:	4618      	mov	r0, r3
 800745e:	371c      	adds	r7, #28
 8007460:	46bd      	mov	sp, r7
 8007462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007466:	4770      	bx	lr

08007468 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 8007468:	b580      	push	{r7, lr}
 800746a:	b082      	sub	sp, #8
 800746c:	af00      	add	r7, sp, #0
 800746e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8007470:	6878      	ldr	r0, [r7, #4]
 8007472:	f001 fc81 	bl	8008d78 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8007476:	2101      	movs	r1, #1
 8007478:	6878      	ldr	r0, [r7, #4]
 800747a:	f001 fd9a 	bl	8008fb2 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800747e:	2300      	movs	r3, #0
}
 8007480:	4618      	mov	r0, r3
 8007482:	3708      	adds	r7, #8
 8007484:	46bd      	mov	sp, r7
 8007486:	bd80      	pop	{r7, pc}

08007488 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8007488:	b580      	push	{r7, lr}
 800748a:	b088      	sub	sp, #32
 800748c:	af04      	add	r7, sp, #16
 800748e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8007490:	2302      	movs	r3, #2
 8007492:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8007494:	2300      	movs	r3, #0
 8007496:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800749e:	b2db      	uxtb	r3, r3
 80074a0:	2b01      	cmp	r3, #1
 80074a2:	d102      	bne.n	80074aa <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2203      	movs	r2, #3
 80074a8:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	781b      	ldrb	r3, [r3, #0]
 80074ae:	b2db      	uxtb	r3, r3
 80074b0:	2b0b      	cmp	r3, #11
 80074b2:	f200 81be 	bhi.w	8007832 <USBH_Process+0x3aa>
 80074b6:	a201      	add	r2, pc, #4	; (adr r2, 80074bc <USBH_Process+0x34>)
 80074b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074bc:	080074ed 	.word	0x080074ed
 80074c0:	0800751f 	.word	0x0800751f
 80074c4:	08007587 	.word	0x08007587
 80074c8:	080077cd 	.word	0x080077cd
 80074cc:	08007833 	.word	0x08007833
 80074d0:	0800762b 	.word	0x0800762b
 80074d4:	08007773 	.word	0x08007773
 80074d8:	08007661 	.word	0x08007661
 80074dc:	08007681 	.word	0x08007681
 80074e0:	080076a1 	.word	0x080076a1
 80074e4:	080076e5 	.word	0x080076e5
 80074e8:	080077b5 	.word	0x080077b5
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 80074f2:	b2db      	uxtb	r3, r3
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	f000 819e 	beq.w	8007836 <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2201      	movs	r2, #1
 80074fe:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8007500:	20c8      	movs	r0, #200	; 0xc8
 8007502:	f001 fd9d 	bl	8009040 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8007506:	6878      	ldr	r0, [r7, #4]
 8007508:	f001 fc93 	bl	8008e32 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	2200      	movs	r2, #0
 8007510:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2200      	movs	r2, #0
 8007518:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800751c:	e18b      	b.n	8007836 <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8007524:	2b01      	cmp	r3, #1
 8007526:	d107      	bne.n	8007538 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2200      	movs	r2, #0
 800752c:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2202      	movs	r2, #2
 8007534:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007536:	e18d      	b.n	8007854 <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800753e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007542:	d914      	bls.n	800756e <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800754a:	3301      	adds	r3, #1
 800754c:	b2da      	uxtb	r2, r3
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800755a:	2b03      	cmp	r3, #3
 800755c:	d903      	bls.n	8007566 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	220d      	movs	r2, #13
 8007562:	701a      	strb	r2, [r3, #0]
      break;
 8007564:	e176      	b.n	8007854 <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2200      	movs	r2, #0
 800756a:	701a      	strb	r2, [r3, #0]
      break;
 800756c:	e172      	b.n	8007854 <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8007574:	f103 020a 	add.w	r2, r3, #10
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800757e:	200a      	movs	r0, #10
 8007580:	f001 fd5e 	bl	8009040 <USBH_Delay>
      break;
 8007584:	e166      	b.n	8007854 <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800758c:	2b00      	cmp	r3, #0
 800758e:	d005      	beq.n	800759c <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007596:	2104      	movs	r1, #4
 8007598:	6878      	ldr	r0, [r7, #4]
 800759a:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800759c:	2064      	movs	r0, #100	; 0x64
 800759e:	f001 fd4f 	bl	8009040 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 80075a2:	6878      	ldr	r0, [r7, #4]
 80075a4:	f001 fc1e 	bl	8008de4 <USBH_LL_GetSpeed>
 80075a8:	4603      	mov	r3, r0
 80075aa:	461a      	mov	r2, r3
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2205      	movs	r2, #5
 80075b6:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 80075b8:	2100      	movs	r1, #0
 80075ba:	6878      	ldr	r0, [r7, #4]
 80075bc:	f001 fa29 	bl	8008a12 <USBH_AllocPipe>
 80075c0:	4603      	mov	r3, r0
 80075c2:	461a      	mov	r2, r3
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 80075c8:	2180      	movs	r1, #128	; 0x80
 80075ca:	6878      	ldr	r0, [r7, #4]
 80075cc:	f001 fa21 	bl	8008a12 <USBH_AllocPipe>
 80075d0:	4603      	mov	r3, r0
 80075d2:	461a      	mov	r2, r3
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	7919      	ldrb	r1, [r3, #4]
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80075e8:	687a      	ldr	r2, [r7, #4]
 80075ea:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80075ec:	b292      	uxth	r2, r2
 80075ee:	9202      	str	r2, [sp, #8]
 80075f0:	2200      	movs	r2, #0
 80075f2:	9201      	str	r2, [sp, #4]
 80075f4:	9300      	str	r3, [sp, #0]
 80075f6:	4603      	mov	r3, r0
 80075f8:	2280      	movs	r2, #128	; 0x80
 80075fa:	6878      	ldr	r0, [r7, #4]
 80075fc:	f001 f9da 	bl	80089b4 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	7959      	ldrb	r1, [r3, #5]
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007610:	687a      	ldr	r2, [r7, #4]
 8007612:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007614:	b292      	uxth	r2, r2
 8007616:	9202      	str	r2, [sp, #8]
 8007618:	2200      	movs	r2, #0
 800761a:	9201      	str	r2, [sp, #4]
 800761c:	9300      	str	r3, [sp, #0]
 800761e:	4603      	mov	r3, r0
 8007620:	2200      	movs	r2, #0
 8007622:	6878      	ldr	r0, [r7, #4]
 8007624:	f001 f9c6 	bl	80089b4 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007628:	e114      	b.n	8007854 <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800762a:	6878      	ldr	r0, [r7, #4]
 800762c:	f000 f918 	bl	8007860 <USBH_HandleEnum>
 8007630:	4603      	mov	r3, r0
 8007632:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8007634:	7bbb      	ldrb	r3, [r7, #14]
 8007636:	b2db      	uxtb	r3, r3
 8007638:	2b00      	cmp	r3, #0
 800763a:	f040 80fe 	bne.w	800783a <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	2200      	movs	r2, #0
 8007642:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800764c:	2b01      	cmp	r3, #1
 800764e:	d103      	bne.n	8007658 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2208      	movs	r2, #8
 8007654:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8007656:	e0f0      	b.n	800783a <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	2207      	movs	r2, #7
 800765c:	701a      	strb	r2, [r3, #0]
      break;
 800765e:	e0ec      	b.n	800783a <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007666:	2b00      	cmp	r3, #0
 8007668:	f000 80e9 	beq.w	800783e <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007672:	2101      	movs	r1, #1
 8007674:	6878      	ldr	r0, [r7, #4]
 8007676:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2208      	movs	r2, #8
 800767c:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 800767e:	e0de      	b.n	800783e <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 8007686:	b29b      	uxth	r3, r3
 8007688:	4619      	mov	r1, r3
 800768a:	6878      	ldr	r0, [r7, #4]
 800768c:	f000 fc2c 	bl	8007ee8 <USBH_SetCfg>
 8007690:	4603      	mov	r3, r0
 8007692:	2b00      	cmp	r3, #0
 8007694:	f040 80d5 	bne.w	8007842 <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2209      	movs	r2, #9
 800769c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800769e:	e0d0      	b.n	8007842 <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 80076a6:	f003 0320 	and.w	r3, r3, #32
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d016      	beq.n	80076dc <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 80076ae:	2101      	movs	r1, #1
 80076b0:	6878      	ldr	r0, [r7, #4]
 80076b2:	f000 fc3c 	bl	8007f2e <USBH_SetFeature>
 80076b6:	4603      	mov	r3, r0
 80076b8:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80076ba:	7bbb      	ldrb	r3, [r7, #14]
 80076bc:	b2db      	uxtb	r3, r3
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d103      	bne.n	80076ca <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	220a      	movs	r2, #10
 80076c6:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80076c8:	e0bd      	b.n	8007846 <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 80076ca:	7bbb      	ldrb	r3, [r7, #14]
 80076cc:	b2db      	uxtb	r3, r3
 80076ce:	2b03      	cmp	r3, #3
 80076d0:	f040 80b9 	bne.w	8007846 <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	220a      	movs	r2, #10
 80076d8:	701a      	strb	r2, [r3, #0]
      break;
 80076da:	e0b4      	b.n	8007846 <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	220a      	movs	r2, #10
 80076e0:	701a      	strb	r2, [r3, #0]
      break;
 80076e2:	e0b0      	b.n	8007846 <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	f000 80ad 	beq.w	800784a <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2200      	movs	r2, #0
 80076f4:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80076f8:	2300      	movs	r3, #0
 80076fa:	73fb      	strb	r3, [r7, #15]
 80076fc:	e016      	b.n	800772c <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 80076fe:	7bfa      	ldrb	r2, [r7, #15]
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	32de      	adds	r2, #222	; 0xde
 8007704:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007708:	791a      	ldrb	r2, [r3, #4]
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 8007710:	429a      	cmp	r2, r3
 8007712:	d108      	bne.n	8007726 <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 8007714:	7bfa      	ldrb	r2, [r7, #15]
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	32de      	adds	r2, #222	; 0xde
 800771a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8007724:	e005      	b.n	8007732 <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007726:	7bfb      	ldrb	r3, [r7, #15]
 8007728:	3301      	adds	r3, #1
 800772a:	73fb      	strb	r3, [r7, #15]
 800772c:	7bfb      	ldrb	r3, [r7, #15]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d0e5      	beq.n	80076fe <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007738:	2b00      	cmp	r3, #0
 800773a:	d016      	beq.n	800776a <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007742:	689b      	ldr	r3, [r3, #8]
 8007744:	6878      	ldr	r0, [r7, #4]
 8007746:	4798      	blx	r3
 8007748:	4603      	mov	r3, r0
 800774a:	2b00      	cmp	r3, #0
 800774c:	d109      	bne.n	8007762 <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	2206      	movs	r2, #6
 8007752:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800775a:	2103      	movs	r1, #3
 800775c:	6878      	ldr	r0, [r7, #4]
 800775e:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007760:	e073      	b.n	800784a <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	220d      	movs	r2, #13
 8007766:	701a      	strb	r2, [r3, #0]
      break;
 8007768:	e06f      	b.n	800784a <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	220d      	movs	r2, #13
 800776e:	701a      	strb	r2, [r3, #0]
      break;
 8007770:	e06b      	b.n	800784a <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007778:	2b00      	cmp	r3, #0
 800777a:	d017      	beq.n	80077ac <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007782:	691b      	ldr	r3, [r3, #16]
 8007784:	6878      	ldr	r0, [r7, #4]
 8007786:	4798      	blx	r3
 8007788:	4603      	mov	r3, r0
 800778a:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800778c:	7bbb      	ldrb	r3, [r7, #14]
 800778e:	b2db      	uxtb	r3, r3
 8007790:	2b00      	cmp	r3, #0
 8007792:	d103      	bne.n	800779c <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	220b      	movs	r2, #11
 8007798:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800779a:	e058      	b.n	800784e <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 800779c:	7bbb      	ldrb	r3, [r7, #14]
 800779e:	b2db      	uxtb	r3, r3
 80077a0:	2b02      	cmp	r3, #2
 80077a2:	d154      	bne.n	800784e <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	220d      	movs	r2, #13
 80077a8:	701a      	strb	r2, [r3, #0]
      break;
 80077aa:	e050      	b.n	800784e <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	220d      	movs	r2, #13
 80077b0:	701a      	strb	r2, [r3, #0]
      break;
 80077b2:	e04c      	b.n	800784e <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d049      	beq.n	8007852 <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80077c4:	695b      	ldr	r3, [r3, #20]
 80077c6:	6878      	ldr	r0, [r7, #4]
 80077c8:	4798      	blx	r3
      }
      break;
 80077ca:	e042      	b.n	8007852 <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2200      	movs	r2, #0
 80077d0:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 80077d4:	6878      	ldr	r0, [r7, #4]
 80077d6:	f7ff fd67 	bl	80072a8 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d009      	beq.n	80077f8 <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80077ea:	68db      	ldr	r3, [r3, #12]
 80077ec:	6878      	ldr	r0, [r7, #4]
 80077ee:	4798      	blx	r3
        phost->pActiveClass = NULL;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	2200      	movs	r2, #0
 80077f4:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d005      	beq.n	800780e <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007808:	2105      	movs	r1, #5
 800780a:	6878      	ldr	r0, [r7, #4]
 800780c:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8007814:	b2db      	uxtb	r3, r3
 8007816:	2b01      	cmp	r3, #1
 8007818:	d107      	bne.n	800782a <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	2200      	movs	r2, #0
 800781e:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8007822:	6878      	ldr	r0, [r7, #4]
 8007824:	f7ff fe20 	bl	8007468 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007828:	e014      	b.n	8007854 <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 800782a:	6878      	ldr	r0, [r7, #4]
 800782c:	f001 faa4 	bl	8008d78 <USBH_LL_Start>
      break;
 8007830:	e010      	b.n	8007854 <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 8007832:	bf00      	nop
 8007834:	e00e      	b.n	8007854 <USBH_Process+0x3cc>
      break;
 8007836:	bf00      	nop
 8007838:	e00c      	b.n	8007854 <USBH_Process+0x3cc>
      break;
 800783a:	bf00      	nop
 800783c:	e00a      	b.n	8007854 <USBH_Process+0x3cc>
    break;
 800783e:	bf00      	nop
 8007840:	e008      	b.n	8007854 <USBH_Process+0x3cc>
      break;
 8007842:	bf00      	nop
 8007844:	e006      	b.n	8007854 <USBH_Process+0x3cc>
      break;
 8007846:	bf00      	nop
 8007848:	e004      	b.n	8007854 <USBH_Process+0x3cc>
      break;
 800784a:	bf00      	nop
 800784c:	e002      	b.n	8007854 <USBH_Process+0x3cc>
      break;
 800784e:	bf00      	nop
 8007850:	e000      	b.n	8007854 <USBH_Process+0x3cc>
      break;
 8007852:	bf00      	nop
  }
  return USBH_OK;
 8007854:	2300      	movs	r3, #0
}
 8007856:	4618      	mov	r0, r3
 8007858:	3710      	adds	r7, #16
 800785a:	46bd      	mov	sp, r7
 800785c:	bd80      	pop	{r7, pc}
 800785e:	bf00      	nop

08007860 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8007860:	b580      	push	{r7, lr}
 8007862:	b088      	sub	sp, #32
 8007864:	af04      	add	r7, sp, #16
 8007866:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8007868:	2301      	movs	r3, #1
 800786a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800786c:	2301      	movs	r3, #1
 800786e:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	785b      	ldrb	r3, [r3, #1]
 8007874:	2b07      	cmp	r3, #7
 8007876:	f200 81c1 	bhi.w	8007bfc <USBH_HandleEnum+0x39c>
 800787a:	a201      	add	r2, pc, #4	; (adr r2, 8007880 <USBH_HandleEnum+0x20>)
 800787c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007880:	080078a1 	.word	0x080078a1
 8007884:	0800795f 	.word	0x0800795f
 8007888:	080079c9 	.word	0x080079c9
 800788c:	08007a57 	.word	0x08007a57
 8007890:	08007ac1 	.word	0x08007ac1
 8007894:	08007b31 	.word	0x08007b31
 8007898:	08007b77 	.word	0x08007b77
 800789c:	08007bbd 	.word	0x08007bbd
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80078a0:	2108      	movs	r1, #8
 80078a2:	6878      	ldr	r0, [r7, #4]
 80078a4:	f000 fa50 	bl	8007d48 <USBH_Get_DevDesc>
 80078a8:	4603      	mov	r3, r0
 80078aa:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80078ac:	7bbb      	ldrb	r3, [r7, #14]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d130      	bne.n	8007914 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	2201      	movs	r2, #1
 80078c0:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	7919      	ldrb	r1, [r3, #4]
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80078d2:	687a      	ldr	r2, [r7, #4]
 80078d4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80078d6:	b292      	uxth	r2, r2
 80078d8:	9202      	str	r2, [sp, #8]
 80078da:	2200      	movs	r2, #0
 80078dc:	9201      	str	r2, [sp, #4]
 80078de:	9300      	str	r3, [sp, #0]
 80078e0:	4603      	mov	r3, r0
 80078e2:	2280      	movs	r2, #128	; 0x80
 80078e4:	6878      	ldr	r0, [r7, #4]
 80078e6:	f001 f865 	bl	80089b4 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	7959      	ldrb	r1, [r3, #5]
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80078fa:	687a      	ldr	r2, [r7, #4]
 80078fc:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80078fe:	b292      	uxth	r2, r2
 8007900:	9202      	str	r2, [sp, #8]
 8007902:	2200      	movs	r2, #0
 8007904:	9201      	str	r2, [sp, #4]
 8007906:	9300      	str	r3, [sp, #0]
 8007908:	4603      	mov	r3, r0
 800790a:	2200      	movs	r2, #0
 800790c:	6878      	ldr	r0, [r7, #4]
 800790e:	f001 f851 	bl	80089b4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8007912:	e175      	b.n	8007c00 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007914:	7bbb      	ldrb	r3, [r7, #14]
 8007916:	2b03      	cmp	r3, #3
 8007918:	f040 8172 	bne.w	8007c00 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007922:	3301      	adds	r3, #1
 8007924:	b2da      	uxtb	r2, r3
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007932:	2b03      	cmp	r3, #3
 8007934:	d903      	bls.n	800793e <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	220d      	movs	r2, #13
 800793a:	701a      	strb	r2, [r3, #0]
      break;
 800793c:	e160      	b.n	8007c00 <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	795b      	ldrb	r3, [r3, #5]
 8007942:	4619      	mov	r1, r3
 8007944:	6878      	ldr	r0, [r7, #4]
 8007946:	f001 f885 	bl	8008a54 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	791b      	ldrb	r3, [r3, #4]
 800794e:	4619      	mov	r1, r3
 8007950:	6878      	ldr	r0, [r7, #4]
 8007952:	f001 f87f 	bl	8008a54 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	2200      	movs	r2, #0
 800795a:	701a      	strb	r2, [r3, #0]
      break;
 800795c:	e150      	b.n	8007c00 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800795e:	2112      	movs	r1, #18
 8007960:	6878      	ldr	r0, [r7, #4]
 8007962:	f000 f9f1 	bl	8007d48 <USBH_Get_DevDesc>
 8007966:	4603      	mov	r3, r0
 8007968:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800796a:	7bbb      	ldrb	r3, [r7, #14]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d103      	bne.n	8007978 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	2202      	movs	r2, #2
 8007974:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007976:	e145      	b.n	8007c04 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007978:	7bbb      	ldrb	r3, [r7, #14]
 800797a:	2b03      	cmp	r3, #3
 800797c:	f040 8142 	bne.w	8007c04 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007986:	3301      	adds	r3, #1
 8007988:	b2da      	uxtb	r2, r3
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007996:	2b03      	cmp	r3, #3
 8007998:	d903      	bls.n	80079a2 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	220d      	movs	r2, #13
 800799e:	701a      	strb	r2, [r3, #0]
      break;
 80079a0:	e130      	b.n	8007c04 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	795b      	ldrb	r3, [r3, #5]
 80079a6:	4619      	mov	r1, r3
 80079a8:	6878      	ldr	r0, [r7, #4]
 80079aa:	f001 f853 	bl	8008a54 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	791b      	ldrb	r3, [r3, #4]
 80079b2:	4619      	mov	r1, r3
 80079b4:	6878      	ldr	r0, [r7, #4]
 80079b6:	f001 f84d 	bl	8008a54 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	2200      	movs	r2, #0
 80079be:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	2200      	movs	r2, #0
 80079c4:	701a      	strb	r2, [r3, #0]
      break;
 80079c6:	e11d      	b.n	8007c04 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80079c8:	2101      	movs	r1, #1
 80079ca:	6878      	ldr	r0, [r7, #4]
 80079cc:	f000 fa68 	bl	8007ea0 <USBH_SetAddress>
 80079d0:	4603      	mov	r3, r0
 80079d2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80079d4:	7bbb      	ldrb	r3, [r7, #14]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d132      	bne.n	8007a40 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 80079da:	2002      	movs	r0, #2
 80079dc:	f001 fb30 	bl	8009040 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2201      	movs	r2, #1
 80079e4:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	2203      	movs	r2, #3
 80079ec:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	7919      	ldrb	r1, [r3, #4]
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80079fe:	687a      	ldr	r2, [r7, #4]
 8007a00:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8007a02:	b292      	uxth	r2, r2
 8007a04:	9202      	str	r2, [sp, #8]
 8007a06:	2200      	movs	r2, #0
 8007a08:	9201      	str	r2, [sp, #4]
 8007a0a:	9300      	str	r3, [sp, #0]
 8007a0c:	4603      	mov	r3, r0
 8007a0e:	2280      	movs	r2, #128	; 0x80
 8007a10:	6878      	ldr	r0, [r7, #4]
 8007a12:	f000 ffcf 	bl	80089b4 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	7959      	ldrb	r1, [r3, #5]
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007a26:	687a      	ldr	r2, [r7, #4]
 8007a28:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007a2a:	b292      	uxth	r2, r2
 8007a2c:	9202      	str	r2, [sp, #8]
 8007a2e:	2200      	movs	r2, #0
 8007a30:	9201      	str	r2, [sp, #4]
 8007a32:	9300      	str	r3, [sp, #0]
 8007a34:	4603      	mov	r3, r0
 8007a36:	2200      	movs	r2, #0
 8007a38:	6878      	ldr	r0, [r7, #4]
 8007a3a:	f000 ffbb 	bl	80089b4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8007a3e:	e0e3      	b.n	8007c08 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007a40:	7bbb      	ldrb	r3, [r7, #14]
 8007a42:	2b03      	cmp	r3, #3
 8007a44:	f040 80e0 	bne.w	8007c08 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	220d      	movs	r2, #13
 8007a4c:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2200      	movs	r2, #0
 8007a52:	705a      	strb	r2, [r3, #1]
      break;
 8007a54:	e0d8      	b.n	8007c08 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8007a56:	2109      	movs	r1, #9
 8007a58:	6878      	ldr	r0, [r7, #4]
 8007a5a:	f000 f99d 	bl	8007d98 <USBH_Get_CfgDesc>
 8007a5e:	4603      	mov	r3, r0
 8007a60:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007a62:	7bbb      	ldrb	r3, [r7, #14]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d103      	bne.n	8007a70 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	2204      	movs	r2, #4
 8007a6c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007a6e:	e0cd      	b.n	8007c0c <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007a70:	7bbb      	ldrb	r3, [r7, #14]
 8007a72:	2b03      	cmp	r3, #3
 8007a74:	f040 80ca 	bne.w	8007c0c <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007a7e:	3301      	adds	r3, #1
 8007a80:	b2da      	uxtb	r2, r3
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007a8e:	2b03      	cmp	r3, #3
 8007a90:	d903      	bls.n	8007a9a <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	220d      	movs	r2, #13
 8007a96:	701a      	strb	r2, [r3, #0]
      break;
 8007a98:	e0b8      	b.n	8007c0c <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	795b      	ldrb	r3, [r3, #5]
 8007a9e:	4619      	mov	r1, r3
 8007aa0:	6878      	ldr	r0, [r7, #4]
 8007aa2:	f000 ffd7 	bl	8008a54 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	791b      	ldrb	r3, [r3, #4]
 8007aaa:	4619      	mov	r1, r3
 8007aac:	6878      	ldr	r0, [r7, #4]
 8007aae:	f000 ffd1 	bl	8008a54 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2200      	movs	r2, #0
 8007abc:	701a      	strb	r2, [r3, #0]
      break;
 8007abe:	e0a5      	b.n	8007c0c <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 8007ac6:	4619      	mov	r1, r3
 8007ac8:	6878      	ldr	r0, [r7, #4]
 8007aca:	f000 f965 	bl	8007d98 <USBH_Get_CfgDesc>
 8007ace:	4603      	mov	r3, r0
 8007ad0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007ad2:	7bbb      	ldrb	r3, [r7, #14]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d103      	bne.n	8007ae0 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	2205      	movs	r2, #5
 8007adc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007ade:	e097      	b.n	8007c10 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007ae0:	7bbb      	ldrb	r3, [r7, #14]
 8007ae2:	2b03      	cmp	r3, #3
 8007ae4:	f040 8094 	bne.w	8007c10 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007aee:	3301      	adds	r3, #1
 8007af0:	b2da      	uxtb	r2, r3
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007afe:	2b03      	cmp	r3, #3
 8007b00:	d903      	bls.n	8007b0a <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	220d      	movs	r2, #13
 8007b06:	701a      	strb	r2, [r3, #0]
      break;
 8007b08:	e082      	b.n	8007c10 <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	795b      	ldrb	r3, [r3, #5]
 8007b0e:	4619      	mov	r1, r3
 8007b10:	6878      	ldr	r0, [r7, #4]
 8007b12:	f000 ff9f 	bl	8008a54 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	791b      	ldrb	r3, [r3, #4]
 8007b1a:	4619      	mov	r1, r3
 8007b1c:	6878      	ldr	r0, [r7, #4]
 8007b1e:	f000 ff99 	bl	8008a54 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	2200      	movs	r2, #0
 8007b26:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	701a      	strb	r2, [r3, #0]
      break;
 8007b2e:	e06f      	b.n	8007c10 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d019      	beq.n	8007b6e <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8007b46:	23ff      	movs	r3, #255	; 0xff
 8007b48:	6878      	ldr	r0, [r7, #4]
 8007b4a:	f000 f949 	bl	8007de0 <USBH_Get_StringDesc>
 8007b4e:	4603      	mov	r3, r0
 8007b50:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007b52:	7bbb      	ldrb	r3, [r7, #14]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d103      	bne.n	8007b60 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	2206      	movs	r2, #6
 8007b5c:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8007b5e:	e059      	b.n	8007c14 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007b60:	7bbb      	ldrb	r3, [r7, #14]
 8007b62:	2b03      	cmp	r3, #3
 8007b64:	d156      	bne.n	8007c14 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	2206      	movs	r2, #6
 8007b6a:	705a      	strb	r2, [r3, #1]
      break;
 8007b6c:	e052      	b.n	8007c14 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2206      	movs	r2, #6
 8007b72:	705a      	strb	r2, [r3, #1]
      break;
 8007b74:	e04e      	b.n	8007c14 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d019      	beq.n	8007bb4 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8007b8c:	23ff      	movs	r3, #255	; 0xff
 8007b8e:	6878      	ldr	r0, [r7, #4]
 8007b90:	f000 f926 	bl	8007de0 <USBH_Get_StringDesc>
 8007b94:	4603      	mov	r3, r0
 8007b96:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007b98:	7bbb      	ldrb	r3, [r7, #14]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d103      	bne.n	8007ba6 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	2207      	movs	r2, #7
 8007ba2:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8007ba4:	e038      	b.n	8007c18 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007ba6:	7bbb      	ldrb	r3, [r7, #14]
 8007ba8:	2b03      	cmp	r3, #3
 8007baa:	d135      	bne.n	8007c18 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	2207      	movs	r2, #7
 8007bb0:	705a      	strb	r2, [r3, #1]
      break;
 8007bb2:	e031      	b.n	8007c18 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2207      	movs	r2, #7
 8007bb8:	705a      	strb	r2, [r3, #1]
      break;
 8007bba:	e02d      	b.n	8007c18 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d017      	beq.n	8007bf6 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8007bd2:	23ff      	movs	r3, #255	; 0xff
 8007bd4:	6878      	ldr	r0, [r7, #4]
 8007bd6:	f000 f903 	bl	8007de0 <USBH_Get_StringDesc>
 8007bda:	4603      	mov	r3, r0
 8007bdc:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007bde:	7bbb      	ldrb	r3, [r7, #14]
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d102      	bne.n	8007bea <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8007be4:	2300      	movs	r3, #0
 8007be6:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8007be8:	e018      	b.n	8007c1c <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007bea:	7bbb      	ldrb	r3, [r7, #14]
 8007bec:	2b03      	cmp	r3, #3
 8007bee:	d115      	bne.n	8007c1c <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	73fb      	strb	r3, [r7, #15]
      break;
 8007bf4:	e012      	b.n	8007c1c <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	73fb      	strb	r3, [r7, #15]
      break;
 8007bfa:	e00f      	b.n	8007c1c <USBH_HandleEnum+0x3bc>

    default:
      break;
 8007bfc:	bf00      	nop
 8007bfe:	e00e      	b.n	8007c1e <USBH_HandleEnum+0x3be>
      break;
 8007c00:	bf00      	nop
 8007c02:	e00c      	b.n	8007c1e <USBH_HandleEnum+0x3be>
      break;
 8007c04:	bf00      	nop
 8007c06:	e00a      	b.n	8007c1e <USBH_HandleEnum+0x3be>
      break;
 8007c08:	bf00      	nop
 8007c0a:	e008      	b.n	8007c1e <USBH_HandleEnum+0x3be>
      break;
 8007c0c:	bf00      	nop
 8007c0e:	e006      	b.n	8007c1e <USBH_HandleEnum+0x3be>
      break;
 8007c10:	bf00      	nop
 8007c12:	e004      	b.n	8007c1e <USBH_HandleEnum+0x3be>
      break;
 8007c14:	bf00      	nop
 8007c16:	e002      	b.n	8007c1e <USBH_HandleEnum+0x3be>
      break;
 8007c18:	bf00      	nop
 8007c1a:	e000      	b.n	8007c1e <USBH_HandleEnum+0x3be>
      break;
 8007c1c:	bf00      	nop
  }
  return Status;
 8007c1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c20:	4618      	mov	r0, r3
 8007c22:	3710      	adds	r7, #16
 8007c24:	46bd      	mov	sp, r7
 8007c26:	bd80      	pop	{r7, pc}

08007c28 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8007c28:	b480      	push	{r7}
 8007c2a:	b083      	sub	sp, #12
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
 8007c30:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	683a      	ldr	r2, [r7, #0]
 8007c36:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 8007c3a:	bf00      	nop
 8007c3c:	370c      	adds	r7, #12
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c44:	4770      	bx	lr

08007c46 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8007c46:	b580      	push	{r7, lr}
 8007c48:	b082      	sub	sp, #8
 8007c4a:	af00      	add	r7, sp, #0
 8007c4c:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007c54:	1c5a      	adds	r2, r3, #1
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8007c5c:	6878      	ldr	r0, [r7, #4]
 8007c5e:	f000 f804 	bl	8007c6a <USBH_HandleSof>
}
 8007c62:	bf00      	nop
 8007c64:	3708      	adds	r7, #8
 8007c66:	46bd      	mov	sp, r7
 8007c68:	bd80      	pop	{r7, pc}

08007c6a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8007c6a:	b580      	push	{r7, lr}
 8007c6c:	b082      	sub	sp, #8
 8007c6e:	af00      	add	r7, sp, #0
 8007c70:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	781b      	ldrb	r3, [r3, #0]
 8007c76:	b2db      	uxtb	r3, r3
 8007c78:	2b0b      	cmp	r3, #11
 8007c7a:	d10a      	bne.n	8007c92 <USBH_HandleSof+0x28>
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d005      	beq.n	8007c92 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007c8c:	699b      	ldr	r3, [r3, #24]
 8007c8e:	6878      	ldr	r0, [r7, #4]
 8007c90:	4798      	blx	r3
  }
}
 8007c92:	bf00      	nop
 8007c94:	3708      	adds	r7, #8
 8007c96:	46bd      	mov	sp, r7
 8007c98:	bd80      	pop	{r7, pc}

08007c9a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8007c9a:	b480      	push	{r7}
 8007c9c:	b083      	sub	sp, #12
 8007c9e:	af00      	add	r7, sp, #0
 8007ca0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	2201      	movs	r2, #1
 8007ca6:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8007caa:	bf00      	nop
}
 8007cac:	370c      	adds	r7, #12
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb4:	4770      	bx	lr

08007cb6 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8007cb6:	b480      	push	{r7}
 8007cb8:	b083      	sub	sp, #12
 8007cba:	af00      	add	r7, sp, #0
 8007cbc:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 8007cc6:	bf00      	nop
}
 8007cc8:	370c      	adds	r7, #12
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd0:	4770      	bx	lr

08007cd2 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8007cd2:	b480      	push	{r7}
 8007cd4:	b083      	sub	sp, #12
 8007cd6:	af00      	add	r7, sp, #0
 8007cd8:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	2201      	movs	r2, #1
 8007cde:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	2200      	movs	r2, #0
 8007cee:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8007cf2:	2300      	movs	r3, #0
}
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	370c      	adds	r7, #12
 8007cf8:	46bd      	mov	sp, r7
 8007cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfe:	4770      	bx	lr

08007d00 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8007d00:	b580      	push	{r7, lr}
 8007d02:	b082      	sub	sp, #8
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	2201      	movs	r2, #1
 8007d0c:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2200      	movs	r2, #0
 8007d14:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8007d20:	6878      	ldr	r0, [r7, #4]
 8007d22:	f001 f844 	bl	8008dae <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	791b      	ldrb	r3, [r3, #4]
 8007d2a:	4619      	mov	r1, r3
 8007d2c:	6878      	ldr	r0, [r7, #4]
 8007d2e:	f000 fe91 	bl	8008a54 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	795b      	ldrb	r3, [r3, #5]
 8007d36:	4619      	mov	r1, r3
 8007d38:	6878      	ldr	r0, [r7, #4]
 8007d3a:	f000 fe8b 	bl	8008a54 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8007d3e:	2300      	movs	r3, #0
}
 8007d40:	4618      	mov	r0, r3
 8007d42:	3708      	adds	r7, #8
 8007d44:	46bd      	mov	sp, r7
 8007d46:	bd80      	pop	{r7, pc}

08007d48 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8007d48:	b580      	push	{r7, lr}
 8007d4a:	b086      	sub	sp, #24
 8007d4c:	af02      	add	r7, sp, #8
 8007d4e:	6078      	str	r0, [r7, #4]
 8007d50:	460b      	mov	r3, r1
 8007d52:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8007d5a:	78fb      	ldrb	r3, [r7, #3]
 8007d5c:	b29b      	uxth	r3, r3
 8007d5e:	9300      	str	r3, [sp, #0]
 8007d60:	4613      	mov	r3, r2
 8007d62:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007d66:	2100      	movs	r1, #0
 8007d68:	6878      	ldr	r0, [r7, #4]
 8007d6a:	f000 f864 	bl	8007e36 <USBH_GetDescriptor>
 8007d6e:	4603      	mov	r3, r0
 8007d70:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 8007d72:	7bfb      	ldrb	r3, [r7, #15]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d10a      	bne.n	8007d8e <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	f203 3026 	addw	r0, r3, #806	; 0x326
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8007d84:	78fa      	ldrb	r2, [r7, #3]
 8007d86:	b292      	uxth	r2, r2
 8007d88:	4619      	mov	r1, r3
 8007d8a:	f000 f918 	bl	8007fbe <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 8007d8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d90:	4618      	mov	r0, r3
 8007d92:	3710      	adds	r7, #16
 8007d94:	46bd      	mov	sp, r7
 8007d96:	bd80      	pop	{r7, pc}

08007d98 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 8007d98:	b580      	push	{r7, lr}
 8007d9a:	b086      	sub	sp, #24
 8007d9c:	af02      	add	r7, sp, #8
 8007d9e:	6078      	str	r0, [r7, #4]
 8007da0:	460b      	mov	r3, r1
 8007da2:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	331c      	adds	r3, #28
 8007da8:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8007daa:	887b      	ldrh	r3, [r7, #2]
 8007dac:	9300      	str	r3, [sp, #0]
 8007dae:	68bb      	ldr	r3, [r7, #8]
 8007db0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007db4:	2100      	movs	r1, #0
 8007db6:	6878      	ldr	r0, [r7, #4]
 8007db8:	f000 f83d 	bl	8007e36 <USBH_GetDescriptor>
 8007dbc:	4603      	mov	r3, r0
 8007dbe:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8007dc0:	7bfb      	ldrb	r3, [r7, #15]
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d107      	bne.n	8007dd6 <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8007dc6:	887b      	ldrh	r3, [r7, #2]
 8007dc8:	461a      	mov	r2, r3
 8007dca:	68b9      	ldr	r1, [r7, #8]
 8007dcc:	6878      	ldr	r0, [r7, #4]
 8007dce:	f000 f987 	bl	80080e0 <USBH_ParseCfgDesc>
 8007dd2:	4603      	mov	r3, r0
 8007dd4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007dd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dd8:	4618      	mov	r0, r3
 8007dda:	3710      	adds	r7, #16
 8007ddc:	46bd      	mov	sp, r7
 8007dde:	bd80      	pop	{r7, pc}

08007de0 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 8007de0:	b580      	push	{r7, lr}
 8007de2:	b088      	sub	sp, #32
 8007de4:	af02      	add	r7, sp, #8
 8007de6:	60f8      	str	r0, [r7, #12]
 8007de8:	607a      	str	r2, [r7, #4]
 8007dea:	461a      	mov	r2, r3
 8007dec:	460b      	mov	r3, r1
 8007dee:	72fb      	strb	r3, [r7, #11]
 8007df0:	4613      	mov	r3, r2
 8007df2:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 8007df4:	7afb      	ldrb	r3, [r7, #11]
 8007df6:	b29b      	uxth	r3, r3
 8007df8:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8007dfc:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8007e04:	893b      	ldrh	r3, [r7, #8]
 8007e06:	9300      	str	r3, [sp, #0]
 8007e08:	460b      	mov	r3, r1
 8007e0a:	2100      	movs	r1, #0
 8007e0c:	68f8      	ldr	r0, [r7, #12]
 8007e0e:	f000 f812 	bl	8007e36 <USBH_GetDescriptor>
 8007e12:	4603      	mov	r3, r0
 8007e14:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8007e16:	7dfb      	ldrb	r3, [r7, #23]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d107      	bne.n	8007e2c <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8007e22:	893a      	ldrh	r2, [r7, #8]
 8007e24:	6879      	ldr	r1, [r7, #4]
 8007e26:	4618      	mov	r0, r3
 8007e28:	f000 fb24 	bl	8008474 <USBH_ParseStringDesc>
  }

  return status;
 8007e2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e2e:	4618      	mov	r0, r3
 8007e30:	3718      	adds	r7, #24
 8007e32:	46bd      	mov	sp, r7
 8007e34:	bd80      	pop	{r7, pc}

08007e36 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 8007e36:	b580      	push	{r7, lr}
 8007e38:	b084      	sub	sp, #16
 8007e3a:	af00      	add	r7, sp, #0
 8007e3c:	60f8      	str	r0, [r7, #12]
 8007e3e:	607b      	str	r3, [r7, #4]
 8007e40:	460b      	mov	r3, r1
 8007e42:	72fb      	strb	r3, [r7, #11]
 8007e44:	4613      	mov	r3, r2
 8007e46:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	789b      	ldrb	r3, [r3, #2]
 8007e4c:	2b01      	cmp	r3, #1
 8007e4e:	d11c      	bne.n	8007e8a <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8007e50:	7afb      	ldrb	r3, [r7, #11]
 8007e52:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007e56:	b2da      	uxtb	r2, r3
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	2206      	movs	r2, #6
 8007e60:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	893a      	ldrh	r2, [r7, #8]
 8007e66:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8007e68:	893b      	ldrh	r3, [r7, #8]
 8007e6a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8007e6e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007e72:	d104      	bne.n	8007e7e <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	f240 4209 	movw	r2, #1033	; 0x409
 8007e7a:	829a      	strh	r2, [r3, #20]
 8007e7c:	e002      	b.n	8007e84 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	2200      	movs	r2, #0
 8007e82:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	8b3a      	ldrh	r2, [r7, #24]
 8007e88:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8007e8a:	8b3b      	ldrh	r3, [r7, #24]
 8007e8c:	461a      	mov	r2, r3
 8007e8e:	6879      	ldr	r1, [r7, #4]
 8007e90:	68f8      	ldr	r0, [r7, #12]
 8007e92:	f000 fb3d 	bl	8008510 <USBH_CtlReq>
 8007e96:	4603      	mov	r3, r0
}
 8007e98:	4618      	mov	r0, r3
 8007e9a:	3710      	adds	r7, #16
 8007e9c:	46bd      	mov	sp, r7
 8007e9e:	bd80      	pop	{r7, pc}

08007ea0 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8007ea0:	b580      	push	{r7, lr}
 8007ea2:	b082      	sub	sp, #8
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	6078      	str	r0, [r7, #4]
 8007ea8:	460b      	mov	r3, r1
 8007eaa:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	789b      	ldrb	r3, [r3, #2]
 8007eb0:	2b01      	cmp	r3, #1
 8007eb2:	d10f      	bne.n	8007ed4 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2200      	movs	r2, #0
 8007eb8:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	2205      	movs	r2, #5
 8007ebe:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8007ec0:	78fb      	ldrb	r3, [r7, #3]
 8007ec2:	b29a      	uxth	r2, r3
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2200      	movs	r2, #0
 8007ecc:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	2200      	movs	r2, #0
 8007ed2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	2100      	movs	r1, #0
 8007ed8:	6878      	ldr	r0, [r7, #4]
 8007eda:	f000 fb19 	bl	8008510 <USBH_CtlReq>
 8007ede:	4603      	mov	r3, r0
}
 8007ee0:	4618      	mov	r0, r3
 8007ee2:	3708      	adds	r7, #8
 8007ee4:	46bd      	mov	sp, r7
 8007ee6:	bd80      	pop	{r7, pc}

08007ee8 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8007ee8:	b580      	push	{r7, lr}
 8007eea:	b082      	sub	sp, #8
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	6078      	str	r0, [r7, #4]
 8007ef0:	460b      	mov	r3, r1
 8007ef2:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	789b      	ldrb	r3, [r3, #2]
 8007ef8:	2b01      	cmp	r3, #1
 8007efa:	d10e      	bne.n	8007f1a <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2200      	movs	r2, #0
 8007f00:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	2209      	movs	r2, #9
 8007f06:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	887a      	ldrh	r2, [r7, #2]
 8007f0c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	2200      	movs	r2, #0
 8007f12:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	2200      	movs	r2, #0
 8007f18:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	2100      	movs	r1, #0
 8007f1e:	6878      	ldr	r0, [r7, #4]
 8007f20:	f000 faf6 	bl	8008510 <USBH_CtlReq>
 8007f24:	4603      	mov	r3, r0
}
 8007f26:	4618      	mov	r0, r3
 8007f28:	3708      	adds	r7, #8
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	bd80      	pop	{r7, pc}

08007f2e <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8007f2e:	b580      	push	{r7, lr}
 8007f30:	b082      	sub	sp, #8
 8007f32:	af00      	add	r7, sp, #0
 8007f34:	6078      	str	r0, [r7, #4]
 8007f36:	460b      	mov	r3, r1
 8007f38:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	789b      	ldrb	r3, [r3, #2]
 8007f3e:	2b01      	cmp	r3, #1
 8007f40:	d10f      	bne.n	8007f62 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	2200      	movs	r2, #0
 8007f46:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2203      	movs	r2, #3
 8007f4c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8007f4e:	78fb      	ldrb	r3, [r7, #3]
 8007f50:	b29a      	uxth	r2, r3
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	2200      	movs	r2, #0
 8007f5a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	2200      	movs	r2, #0
 8007f60:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007f62:	2200      	movs	r2, #0
 8007f64:	2100      	movs	r1, #0
 8007f66:	6878      	ldr	r0, [r7, #4]
 8007f68:	f000 fad2 	bl	8008510 <USBH_CtlReq>
 8007f6c:	4603      	mov	r3, r0
}
 8007f6e:	4618      	mov	r0, r3
 8007f70:	3708      	adds	r7, #8
 8007f72:	46bd      	mov	sp, r7
 8007f74:	bd80      	pop	{r7, pc}

08007f76 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8007f76:	b580      	push	{r7, lr}
 8007f78:	b082      	sub	sp, #8
 8007f7a:	af00      	add	r7, sp, #0
 8007f7c:	6078      	str	r0, [r7, #4]
 8007f7e:	460b      	mov	r3, r1
 8007f80:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	789b      	ldrb	r3, [r3, #2]
 8007f86:	2b01      	cmp	r3, #1
 8007f88:	d10f      	bne.n	8007faa <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	2202      	movs	r2, #2
 8007f8e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2201      	movs	r2, #1
 8007f94:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	2200      	movs	r2, #0
 8007f9a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8007f9c:	78fb      	ldrb	r3, [r7, #3]
 8007f9e:	b29a      	uxth	r2, r3
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 8007faa:	2200      	movs	r2, #0
 8007fac:	2100      	movs	r1, #0
 8007fae:	6878      	ldr	r0, [r7, #4]
 8007fb0:	f000 faae 	bl	8008510 <USBH_CtlReq>
 8007fb4:	4603      	mov	r3, r0
}
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	3708      	adds	r7, #8
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	bd80      	pop	{r7, pc}

08007fbe <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 8007fbe:	b480      	push	{r7}
 8007fc0:	b085      	sub	sp, #20
 8007fc2:	af00      	add	r7, sp, #0
 8007fc4:	60f8      	str	r0, [r7, #12]
 8007fc6:	60b9      	str	r1, [r7, #8]
 8007fc8:	4613      	mov	r3, r2
 8007fca:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 8007fcc:	68bb      	ldr	r3, [r7, #8]
 8007fce:	781a      	ldrb	r2, [r3, #0]
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 8007fd4:	68bb      	ldr	r3, [r7, #8]
 8007fd6:	785a      	ldrb	r2, [r3, #1]
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 8007fdc:	68bb      	ldr	r3, [r7, #8]
 8007fde:	3302      	adds	r3, #2
 8007fe0:	781b      	ldrb	r3, [r3, #0]
 8007fe2:	b29a      	uxth	r2, r3
 8007fe4:	68bb      	ldr	r3, [r7, #8]
 8007fe6:	3303      	adds	r3, #3
 8007fe8:	781b      	ldrb	r3, [r3, #0]
 8007fea:	b29b      	uxth	r3, r3
 8007fec:	021b      	lsls	r3, r3, #8
 8007fee:	b29b      	uxth	r3, r3
 8007ff0:	4313      	orrs	r3, r2
 8007ff2:	b29a      	uxth	r2, r3
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8007ff8:	68bb      	ldr	r3, [r7, #8]
 8007ffa:	791a      	ldrb	r2, [r3, #4]
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8008000:	68bb      	ldr	r3, [r7, #8]
 8008002:	795a      	ldrb	r2, [r3, #5]
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8008008:	68bb      	ldr	r3, [r7, #8]
 800800a:	799a      	ldrb	r2, [r3, #6]
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8008010:	68bb      	ldr	r3, [r7, #8]
 8008012:	79da      	ldrb	r2, [r3, #7]
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	79db      	ldrb	r3, [r3, #7]
 800801c:	2b20      	cmp	r3, #32
 800801e:	dc11      	bgt.n	8008044 <USBH_ParseDevDesc+0x86>
 8008020:	2b08      	cmp	r3, #8
 8008022:	db16      	blt.n	8008052 <USBH_ParseDevDesc+0x94>
 8008024:	3b08      	subs	r3, #8
 8008026:	2201      	movs	r2, #1
 8008028:	fa02 f303 	lsl.w	r3, r2, r3
 800802c:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 8008030:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008034:	2b00      	cmp	r3, #0
 8008036:	bf14      	ite	ne
 8008038:	2301      	movne	r3, #1
 800803a:	2300      	moveq	r3, #0
 800803c:	b2db      	uxtb	r3, r3
 800803e:	2b00      	cmp	r3, #0
 8008040:	d102      	bne.n	8008048 <USBH_ParseDevDesc+0x8a>
 8008042:	e006      	b.n	8008052 <USBH_ParseDevDesc+0x94>
 8008044:	2b40      	cmp	r3, #64	; 0x40
 8008046:	d104      	bne.n	8008052 <USBH_ParseDevDesc+0x94>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	79da      	ldrb	r2, [r3, #7]
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	71da      	strb	r2, [r3, #7]
      break;
 8008050:	e003      	b.n	800805a <USBH_ParseDevDesc+0x9c>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	2240      	movs	r2, #64	; 0x40
 8008056:	71da      	strb	r2, [r3, #7]
      break;
 8008058:	bf00      	nop
  }

  if (length > 8U)
 800805a:	88fb      	ldrh	r3, [r7, #6]
 800805c:	2b08      	cmp	r3, #8
 800805e:	d939      	bls.n	80080d4 <USBH_ParseDevDesc+0x116>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 8008060:	68bb      	ldr	r3, [r7, #8]
 8008062:	3308      	adds	r3, #8
 8008064:	781b      	ldrb	r3, [r3, #0]
 8008066:	b29a      	uxth	r2, r3
 8008068:	68bb      	ldr	r3, [r7, #8]
 800806a:	3309      	adds	r3, #9
 800806c:	781b      	ldrb	r3, [r3, #0]
 800806e:	b29b      	uxth	r3, r3
 8008070:	021b      	lsls	r3, r3, #8
 8008072:	b29b      	uxth	r3, r3
 8008074:	4313      	orrs	r3, r2
 8008076:	b29a      	uxth	r2, r3
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	330a      	adds	r3, #10
 8008080:	781b      	ldrb	r3, [r3, #0]
 8008082:	b29a      	uxth	r2, r3
 8008084:	68bb      	ldr	r3, [r7, #8]
 8008086:	330b      	adds	r3, #11
 8008088:	781b      	ldrb	r3, [r3, #0]
 800808a:	b29b      	uxth	r3, r3
 800808c:	021b      	lsls	r3, r3, #8
 800808e:	b29b      	uxth	r3, r3
 8008090:	4313      	orrs	r3, r2
 8008092:	b29a      	uxth	r2, r3
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 8008098:	68bb      	ldr	r3, [r7, #8]
 800809a:	330c      	adds	r3, #12
 800809c:	781b      	ldrb	r3, [r3, #0]
 800809e:	b29a      	uxth	r2, r3
 80080a0:	68bb      	ldr	r3, [r7, #8]
 80080a2:	330d      	adds	r3, #13
 80080a4:	781b      	ldrb	r3, [r3, #0]
 80080a6:	b29b      	uxth	r3, r3
 80080a8:	021b      	lsls	r3, r3, #8
 80080aa:	b29b      	uxth	r3, r3
 80080ac:	4313      	orrs	r3, r2
 80080ae:	b29a      	uxth	r2, r3
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 80080b4:	68bb      	ldr	r3, [r7, #8]
 80080b6:	7b9a      	ldrb	r2, [r3, #14]
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 80080bc:	68bb      	ldr	r3, [r7, #8]
 80080be:	7bda      	ldrb	r2, [r3, #15]
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 80080c4:	68bb      	ldr	r3, [r7, #8]
 80080c6:	7c1a      	ldrb	r2, [r3, #16]
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 80080cc:	68bb      	ldr	r3, [r7, #8]
 80080ce:	7c5a      	ldrb	r2, [r3, #17]
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	745a      	strb	r2, [r3, #17]
  }
}
 80080d4:	bf00      	nop
 80080d6:	3714      	adds	r7, #20
 80080d8:	46bd      	mov	sp, r7
 80080da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080de:	4770      	bx	lr

080080e0 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	b08c      	sub	sp, #48	; 0x30
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	60f8      	str	r0, [r7, #12]
 80080e8:	60b9      	str	r1, [r7, #8]
 80080ea:	4613      	mov	r3, r2
 80080ec:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	f503 734e 	add.w	r3, r3, #824	; 0x338
 80080f4:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 80080f6:	2300      	movs	r3, #0
 80080f8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 80080fc:	68bb      	ldr	r3, [r7, #8]
 80080fe:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8008100:	2300      	movs	r3, #0
 8008102:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 8008106:	2300      	movs	r3, #0
 8008108:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800810c:	68bb      	ldr	r3, [r7, #8]
 800810e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 8008110:	68bb      	ldr	r3, [r7, #8]
 8008112:	781a      	ldrb	r2, [r3, #0]
 8008114:	6a3b      	ldr	r3, [r7, #32]
 8008116:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 8008118:	68bb      	ldr	r3, [r7, #8]
 800811a:	785a      	ldrb	r2, [r3, #1]
 800811c:	6a3b      	ldr	r3, [r7, #32]
 800811e:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	3302      	adds	r3, #2
 8008124:	781b      	ldrb	r3, [r3, #0]
 8008126:	b29a      	uxth	r2, r3
 8008128:	68bb      	ldr	r3, [r7, #8]
 800812a:	3303      	adds	r3, #3
 800812c:	781b      	ldrb	r3, [r3, #0]
 800812e:	b29b      	uxth	r3, r3
 8008130:	021b      	lsls	r3, r3, #8
 8008132:	b29b      	uxth	r3, r3
 8008134:	4313      	orrs	r3, r2
 8008136:	b29b      	uxth	r3, r3
 8008138:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800813c:	bf28      	it	cs
 800813e:	f44f 7380 	movcs.w	r3, #256	; 0x100
 8008142:	b29a      	uxth	r2, r3
 8008144:	6a3b      	ldr	r3, [r7, #32]
 8008146:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 8008148:	68bb      	ldr	r3, [r7, #8]
 800814a:	791a      	ldrb	r2, [r3, #4]
 800814c:	6a3b      	ldr	r3, [r7, #32]
 800814e:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8008150:	68bb      	ldr	r3, [r7, #8]
 8008152:	795a      	ldrb	r2, [r3, #5]
 8008154:	6a3b      	ldr	r3, [r7, #32]
 8008156:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 8008158:	68bb      	ldr	r3, [r7, #8]
 800815a:	799a      	ldrb	r2, [r3, #6]
 800815c:	6a3b      	ldr	r3, [r7, #32]
 800815e:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8008160:	68bb      	ldr	r3, [r7, #8]
 8008162:	79da      	ldrb	r2, [r3, #7]
 8008164:	6a3b      	ldr	r3, [r7, #32]
 8008166:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 8008168:	68bb      	ldr	r3, [r7, #8]
 800816a:	7a1a      	ldrb	r2, [r3, #8]
 800816c:	6a3b      	ldr	r3, [r7, #32]
 800816e:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 8008170:	6a3b      	ldr	r3, [r7, #32]
 8008172:	781b      	ldrb	r3, [r3, #0]
 8008174:	2b09      	cmp	r3, #9
 8008176:	d002      	beq.n	800817e <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8008178:	6a3b      	ldr	r3, [r7, #32]
 800817a:	2209      	movs	r2, #9
 800817c:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800817e:	88fb      	ldrh	r3, [r7, #6]
 8008180:	2b09      	cmp	r3, #9
 8008182:	f240 809d 	bls.w	80082c0 <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 8008186:	2309      	movs	r3, #9
 8008188:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800818a:	2300      	movs	r3, #0
 800818c:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800818e:	e081      	b.n	8008294 <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8008190:	f107 0316 	add.w	r3, r7, #22
 8008194:	4619      	mov	r1, r3
 8008196:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008198:	f000 f99f 	bl	80084da <USBH_GetNextDesc>
 800819c:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800819e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081a0:	785b      	ldrb	r3, [r3, #1]
 80081a2:	2b04      	cmp	r3, #4
 80081a4:	d176      	bne.n	8008294 <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 80081a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081a8:	781b      	ldrb	r3, [r3, #0]
 80081aa:	2b09      	cmp	r3, #9
 80081ac:	d002      	beq.n	80081b4 <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 80081ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081b0:	2209      	movs	r2, #9
 80081b2:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 80081b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80081b8:	221a      	movs	r2, #26
 80081ba:	fb02 f303 	mul.w	r3, r2, r3
 80081be:	3308      	adds	r3, #8
 80081c0:	6a3a      	ldr	r2, [r7, #32]
 80081c2:	4413      	add	r3, r2
 80081c4:	3302      	adds	r3, #2
 80081c6:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 80081c8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80081ca:	69f8      	ldr	r0, [r7, #28]
 80081cc:	f000 f87e 	bl	80082cc <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 80081d0:	2300      	movs	r3, #0
 80081d2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 80081d6:	2300      	movs	r3, #0
 80081d8:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80081da:	e043      	b.n	8008264 <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80081dc:	f107 0316 	add.w	r3, r7, #22
 80081e0:	4619      	mov	r1, r3
 80081e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80081e4:	f000 f979 	bl	80084da <USBH_GetNextDesc>
 80081e8:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80081ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081ec:	785b      	ldrb	r3, [r3, #1]
 80081ee:	2b05      	cmp	r3, #5
 80081f0:	d138      	bne.n	8008264 <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 80081f2:	69fb      	ldr	r3, [r7, #28]
 80081f4:	795b      	ldrb	r3, [r3, #5]
 80081f6:	2b01      	cmp	r3, #1
 80081f8:	d10f      	bne.n	800821a <USBH_ParseCfgDesc+0x13a>
 80081fa:	69fb      	ldr	r3, [r7, #28]
 80081fc:	799b      	ldrb	r3, [r3, #6]
 80081fe:	2b02      	cmp	r3, #2
 8008200:	d10b      	bne.n	800821a <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8008202:	69fb      	ldr	r3, [r7, #28]
 8008204:	79db      	ldrb	r3, [r3, #7]
 8008206:	2b00      	cmp	r3, #0
 8008208:	d10f      	bne.n	800822a <USBH_ParseCfgDesc+0x14a>
 800820a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800820c:	781b      	ldrb	r3, [r3, #0]
 800820e:	2b09      	cmp	r3, #9
 8008210:	d00b      	beq.n	800822a <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 8008212:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008214:	2209      	movs	r2, #9
 8008216:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8008218:	e007      	b.n	800822a <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 800821a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800821c:	781b      	ldrb	r3, [r3, #0]
 800821e:	2b07      	cmp	r3, #7
 8008220:	d004      	beq.n	800822c <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8008222:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008224:	2207      	movs	r2, #7
 8008226:	701a      	strb	r2, [r3, #0]
 8008228:	e000      	b.n	800822c <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800822a:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800822c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008230:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8008234:	3201      	adds	r2, #1
 8008236:	00d2      	lsls	r2, r2, #3
 8008238:	211a      	movs	r1, #26
 800823a:	fb01 f303 	mul.w	r3, r1, r3
 800823e:	4413      	add	r3, r2
 8008240:	3308      	adds	r3, #8
 8008242:	6a3a      	ldr	r2, [r7, #32]
 8008244:	4413      	add	r3, r2
 8008246:	3304      	adds	r3, #4
 8008248:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800824a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800824c:	69b9      	ldr	r1, [r7, #24]
 800824e:	68f8      	ldr	r0, [r7, #12]
 8008250:	f000 f86b 	bl	800832a <USBH_ParseEPDesc>
 8008254:	4603      	mov	r3, r0
 8008256:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 800825a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800825e:	3301      	adds	r3, #1
 8008260:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8008264:	69fb      	ldr	r3, [r7, #28]
 8008266:	791b      	ldrb	r3, [r3, #4]
 8008268:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800826c:	429a      	cmp	r2, r3
 800826e:	d204      	bcs.n	800827a <USBH_ParseCfgDesc+0x19a>
 8008270:	6a3b      	ldr	r3, [r7, #32]
 8008272:	885a      	ldrh	r2, [r3, #2]
 8008274:	8afb      	ldrh	r3, [r7, #22]
 8008276:	429a      	cmp	r2, r3
 8008278:	d8b0      	bhi.n	80081dc <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800827a:	69fb      	ldr	r3, [r7, #28]
 800827c:	791b      	ldrb	r3, [r3, #4]
 800827e:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8008282:	429a      	cmp	r2, r3
 8008284:	d201      	bcs.n	800828a <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 8008286:	2303      	movs	r3, #3
 8008288:	e01c      	b.n	80082c4 <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 800828a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800828e:	3301      	adds	r3, #1
 8008290:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008294:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008298:	2b01      	cmp	r3, #1
 800829a:	d805      	bhi.n	80082a8 <USBH_ParseCfgDesc+0x1c8>
 800829c:	6a3b      	ldr	r3, [r7, #32]
 800829e:	885a      	ldrh	r2, [r3, #2]
 80082a0:	8afb      	ldrh	r3, [r7, #22]
 80082a2:	429a      	cmp	r2, r3
 80082a4:	f63f af74 	bhi.w	8008190 <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 80082a8:	6a3b      	ldr	r3, [r7, #32]
 80082aa:	791b      	ldrb	r3, [r3, #4]
 80082ac:	2b02      	cmp	r3, #2
 80082ae:	bf28      	it	cs
 80082b0:	2302      	movcs	r3, #2
 80082b2:	b2db      	uxtb	r3, r3
 80082b4:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80082b8:	429a      	cmp	r2, r3
 80082ba:	d201      	bcs.n	80082c0 <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 80082bc:	2303      	movs	r3, #3
 80082be:	e001      	b.n	80082c4 <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 80082c0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80082c4:	4618      	mov	r0, r3
 80082c6:	3730      	adds	r7, #48	; 0x30
 80082c8:	46bd      	mov	sp, r7
 80082ca:	bd80      	pop	{r7, pc}

080082cc <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 80082cc:	b480      	push	{r7}
 80082ce:	b083      	sub	sp, #12
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
 80082d4:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 80082d6:	683b      	ldr	r3, [r7, #0]
 80082d8:	781a      	ldrb	r2, [r3, #0]
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 80082de:	683b      	ldr	r3, [r7, #0]
 80082e0:	785a      	ldrb	r2, [r3, #1]
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	789a      	ldrb	r2, [r3, #2]
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 80082ee:	683b      	ldr	r3, [r7, #0]
 80082f0:	78da      	ldrb	r2, [r3, #3]
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 80082f6:	683b      	ldr	r3, [r7, #0]
 80082f8:	791a      	ldrb	r2, [r3, #4]
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 80082fe:	683b      	ldr	r3, [r7, #0]
 8008300:	795a      	ldrb	r2, [r3, #5]
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 8008306:	683b      	ldr	r3, [r7, #0]
 8008308:	799a      	ldrb	r2, [r3, #6]
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800830e:	683b      	ldr	r3, [r7, #0]
 8008310:	79da      	ldrb	r2, [r3, #7]
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 8008316:	683b      	ldr	r3, [r7, #0]
 8008318:	7a1a      	ldrb	r2, [r3, #8]
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	721a      	strb	r2, [r3, #8]
}
 800831e:	bf00      	nop
 8008320:	370c      	adds	r7, #12
 8008322:	46bd      	mov	sp, r7
 8008324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008328:	4770      	bx	lr

0800832a <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 800832a:	b480      	push	{r7}
 800832c:	b087      	sub	sp, #28
 800832e:	af00      	add	r7, sp, #0
 8008330:	60f8      	str	r0, [r7, #12]
 8008332:	60b9      	str	r1, [r7, #8]
 8008334:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8008336:	2300      	movs	r3, #0
 8008338:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	781a      	ldrb	r2, [r3, #0]
 800833e:	68bb      	ldr	r3, [r7, #8]
 8008340:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	785a      	ldrb	r2, [r3, #1]
 8008346:	68bb      	ldr	r3, [r7, #8]
 8008348:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	789a      	ldrb	r2, [r3, #2]
 800834e:	68bb      	ldr	r3, [r7, #8]
 8008350:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	78da      	ldrb	r2, [r3, #3]
 8008356:	68bb      	ldr	r3, [r7, #8]
 8008358:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	3304      	adds	r3, #4
 800835e:	781b      	ldrb	r3, [r3, #0]
 8008360:	b29a      	uxth	r2, r3
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	3305      	adds	r3, #5
 8008366:	781b      	ldrb	r3, [r3, #0]
 8008368:	b29b      	uxth	r3, r3
 800836a:	021b      	lsls	r3, r3, #8
 800836c:	b29b      	uxth	r3, r3
 800836e:	4313      	orrs	r3, r2
 8008370:	b29a      	uxth	r2, r3
 8008372:	68bb      	ldr	r3, [r7, #8]
 8008374:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	799a      	ldrb	r2, [r3, #6]
 800837a:	68bb      	ldr	r3, [r7, #8]
 800837c:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 800837e:	68bb      	ldr	r3, [r7, #8]
 8008380:	889b      	ldrh	r3, [r3, #4]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d102      	bne.n	800838c <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 8008386:	2303      	movs	r3, #3
 8008388:	75fb      	strb	r3, [r7, #23]
 800838a:	e033      	b.n	80083f4 <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 800838c:	68bb      	ldr	r3, [r7, #8]
 800838e:	889b      	ldrh	r3, [r3, #4]
 8008390:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8008394:	f023 0307 	bic.w	r3, r3, #7
 8008398:	b29a      	uxth	r2, r3
 800839a:	68bb      	ldr	r3, [r7, #8]
 800839c:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 800839e:	68bb      	ldr	r3, [r7, #8]
 80083a0:	889b      	ldrh	r3, [r3, #4]
 80083a2:	b21a      	sxth	r2, r3
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	3304      	adds	r3, #4
 80083a8:	781b      	ldrb	r3, [r3, #0]
 80083aa:	b299      	uxth	r1, r3
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	3305      	adds	r3, #5
 80083b0:	781b      	ldrb	r3, [r3, #0]
 80083b2:	b29b      	uxth	r3, r3
 80083b4:	021b      	lsls	r3, r3, #8
 80083b6:	b29b      	uxth	r3, r3
 80083b8:	430b      	orrs	r3, r1
 80083ba:	b29b      	uxth	r3, r3
 80083bc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d110      	bne.n	80083e6 <USBH_ParseEPDesc+0xbc>
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	3304      	adds	r3, #4
 80083c8:	781b      	ldrb	r3, [r3, #0]
 80083ca:	b299      	uxth	r1, r3
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	3305      	adds	r3, #5
 80083d0:	781b      	ldrb	r3, [r3, #0]
 80083d2:	b29b      	uxth	r3, r3
 80083d4:	021b      	lsls	r3, r3, #8
 80083d6:	b29b      	uxth	r3, r3
 80083d8:	430b      	orrs	r3, r1
 80083da:	b29b      	uxth	r3, r3
 80083dc:	b21b      	sxth	r3, r3
 80083de:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80083e2:	b21b      	sxth	r3, r3
 80083e4:	e001      	b.n	80083ea <USBH_ParseEPDesc+0xc0>
 80083e6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80083ea:	4313      	orrs	r3, r2
 80083ec:	b21b      	sxth	r3, r3
 80083ee:	b29a      	uxth	r2, r3
 80083f0:	68bb      	ldr	r3, [r7, #8]
 80083f2:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d116      	bne.n	800842c <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80083fe:	68bb      	ldr	r3, [r7, #8]
 8008400:	78db      	ldrb	r3, [r3, #3]
 8008402:	f003 0303 	and.w	r3, r3, #3
 8008406:	2b01      	cmp	r3, #1
 8008408:	d005      	beq.n	8008416 <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800840a:	68bb      	ldr	r3, [r7, #8]
 800840c:	78db      	ldrb	r3, [r3, #3]
 800840e:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8008412:	2b03      	cmp	r3, #3
 8008414:	d127      	bne.n	8008466 <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008416:	68bb      	ldr	r3, [r7, #8]
 8008418:	799b      	ldrb	r3, [r3, #6]
 800841a:	2b00      	cmp	r3, #0
 800841c:	d003      	beq.n	8008426 <USBH_ParseEPDesc+0xfc>
 800841e:	68bb      	ldr	r3, [r7, #8]
 8008420:	799b      	ldrb	r3, [r3, #6]
 8008422:	2b10      	cmp	r3, #16
 8008424:	d91f      	bls.n	8008466 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 8008426:	2303      	movs	r3, #3
 8008428:	75fb      	strb	r3, [r7, #23]
 800842a:	e01c      	b.n	8008466 <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800842c:	68bb      	ldr	r3, [r7, #8]
 800842e:	78db      	ldrb	r3, [r3, #3]
 8008430:	f003 0303 	and.w	r3, r3, #3
 8008434:	2b01      	cmp	r3, #1
 8008436:	d10a      	bne.n	800844e <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008438:	68bb      	ldr	r3, [r7, #8]
 800843a:	799b      	ldrb	r3, [r3, #6]
 800843c:	2b00      	cmp	r3, #0
 800843e:	d003      	beq.n	8008448 <USBH_ParseEPDesc+0x11e>
 8008440:	68bb      	ldr	r3, [r7, #8]
 8008442:	799b      	ldrb	r3, [r3, #6]
 8008444:	2b10      	cmp	r3, #16
 8008446:	d90e      	bls.n	8008466 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 8008448:	2303      	movs	r3, #3
 800844a:	75fb      	strb	r3, [r7, #23]
 800844c:	e00b      	b.n	8008466 <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800844e:	68bb      	ldr	r3, [r7, #8]
 8008450:	78db      	ldrb	r3, [r3, #3]
 8008452:	f003 0303 	and.w	r3, r3, #3
 8008456:	2b03      	cmp	r3, #3
 8008458:	d105      	bne.n	8008466 <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 800845a:	68bb      	ldr	r3, [r7, #8]
 800845c:	799b      	ldrb	r3, [r3, #6]
 800845e:	2b00      	cmp	r3, #0
 8008460:	d101      	bne.n	8008466 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 8008462:	2303      	movs	r3, #3
 8008464:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 8008466:	7dfb      	ldrb	r3, [r7, #23]
}
 8008468:	4618      	mov	r0, r3
 800846a:	371c      	adds	r7, #28
 800846c:	46bd      	mov	sp, r7
 800846e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008472:	4770      	bx	lr

08008474 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8008474:	b480      	push	{r7}
 8008476:	b087      	sub	sp, #28
 8008478:	af00      	add	r7, sp, #0
 800847a:	60f8      	str	r0, [r7, #12]
 800847c:	60b9      	str	r1, [r7, #8]
 800847e:	4613      	mov	r3, r2
 8008480:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	3301      	adds	r3, #1
 8008486:	781b      	ldrb	r3, [r3, #0]
 8008488:	2b03      	cmp	r3, #3
 800848a:	d120      	bne.n	80084ce <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	781b      	ldrb	r3, [r3, #0]
 8008490:	1e9a      	subs	r2, r3, #2
 8008492:	88fb      	ldrh	r3, [r7, #6]
 8008494:	4293      	cmp	r3, r2
 8008496:	bf28      	it	cs
 8008498:	4613      	movcs	r3, r2
 800849a:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	3302      	adds	r3, #2
 80084a0:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 80084a2:	2300      	movs	r3, #0
 80084a4:	82fb      	strh	r3, [r7, #22]
 80084a6:	e00b      	b.n	80084c0 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 80084a8:	8afb      	ldrh	r3, [r7, #22]
 80084aa:	68fa      	ldr	r2, [r7, #12]
 80084ac:	4413      	add	r3, r2
 80084ae:	781a      	ldrb	r2, [r3, #0]
 80084b0:	68bb      	ldr	r3, [r7, #8]
 80084b2:	701a      	strb	r2, [r3, #0]
      pdest++;
 80084b4:	68bb      	ldr	r3, [r7, #8]
 80084b6:	3301      	adds	r3, #1
 80084b8:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 80084ba:	8afb      	ldrh	r3, [r7, #22]
 80084bc:	3302      	adds	r3, #2
 80084be:	82fb      	strh	r3, [r7, #22]
 80084c0:	8afa      	ldrh	r2, [r7, #22]
 80084c2:	8abb      	ldrh	r3, [r7, #20]
 80084c4:	429a      	cmp	r2, r3
 80084c6:	d3ef      	bcc.n	80084a8 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 80084c8:	68bb      	ldr	r3, [r7, #8]
 80084ca:	2200      	movs	r2, #0
 80084cc:	701a      	strb	r2, [r3, #0]
  }
}
 80084ce:	bf00      	nop
 80084d0:	371c      	adds	r7, #28
 80084d2:	46bd      	mov	sp, r7
 80084d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d8:	4770      	bx	lr

080084da <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 80084da:	b480      	push	{r7}
 80084dc:	b085      	sub	sp, #20
 80084de:	af00      	add	r7, sp, #0
 80084e0:	6078      	str	r0, [r7, #4]
 80084e2:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 80084e4:	683b      	ldr	r3, [r7, #0]
 80084e6:	881a      	ldrh	r2, [r3, #0]
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	781b      	ldrb	r3, [r3, #0]
 80084ec:	b29b      	uxth	r3, r3
 80084ee:	4413      	add	r3, r2
 80084f0:	b29a      	uxth	r2, r3
 80084f2:	683b      	ldr	r3, [r7, #0]
 80084f4:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	781b      	ldrb	r3, [r3, #0]
 80084fa:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	4413      	add	r3, r2
 8008500:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008502:	68fb      	ldr	r3, [r7, #12]
}
 8008504:	4618      	mov	r0, r3
 8008506:	3714      	adds	r7, #20
 8008508:	46bd      	mov	sp, r7
 800850a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850e:	4770      	bx	lr

08008510 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8008510:	b580      	push	{r7, lr}
 8008512:	b086      	sub	sp, #24
 8008514:	af00      	add	r7, sp, #0
 8008516:	60f8      	str	r0, [r7, #12]
 8008518:	60b9      	str	r1, [r7, #8]
 800851a:	4613      	mov	r3, r2
 800851c:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800851e:	2301      	movs	r3, #1
 8008520:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	789b      	ldrb	r3, [r3, #2]
 8008526:	2b01      	cmp	r3, #1
 8008528:	d002      	beq.n	8008530 <USBH_CtlReq+0x20>
 800852a:	2b02      	cmp	r3, #2
 800852c:	d00f      	beq.n	800854e <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800852e:	e027      	b.n	8008580 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	68ba      	ldr	r2, [r7, #8]
 8008534:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	88fa      	ldrh	r2, [r7, #6]
 800853a:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	2201      	movs	r2, #1
 8008540:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	2202      	movs	r2, #2
 8008546:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8008548:	2301      	movs	r3, #1
 800854a:	75fb      	strb	r3, [r7, #23]
      break;
 800854c:	e018      	b.n	8008580 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800854e:	68f8      	ldr	r0, [r7, #12]
 8008550:	f000 f81c 	bl	800858c <USBH_HandleControl>
 8008554:	4603      	mov	r3, r0
 8008556:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8008558:	7dfb      	ldrb	r3, [r7, #23]
 800855a:	2b00      	cmp	r3, #0
 800855c:	d002      	beq.n	8008564 <USBH_CtlReq+0x54>
 800855e:	7dfb      	ldrb	r3, [r7, #23]
 8008560:	2b03      	cmp	r3, #3
 8008562:	d106      	bne.n	8008572 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	2201      	movs	r2, #1
 8008568:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	2200      	movs	r2, #0
 800856e:	761a      	strb	r2, [r3, #24]
      break;
 8008570:	e005      	b.n	800857e <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8008572:	7dfb      	ldrb	r3, [r7, #23]
 8008574:	2b02      	cmp	r3, #2
 8008576:	d102      	bne.n	800857e <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	2201      	movs	r2, #1
 800857c:	709a      	strb	r2, [r3, #2]
      break;
 800857e:	bf00      	nop
  }
  return status;
 8008580:	7dfb      	ldrb	r3, [r7, #23]
}
 8008582:	4618      	mov	r0, r3
 8008584:	3718      	adds	r7, #24
 8008586:	46bd      	mov	sp, r7
 8008588:	bd80      	pop	{r7, pc}
	...

0800858c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800858c:	b580      	push	{r7, lr}
 800858e:	b086      	sub	sp, #24
 8008590:	af02      	add	r7, sp, #8
 8008592:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8008594:	2301      	movs	r3, #1
 8008596:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008598:	2300      	movs	r3, #0
 800859a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	7e1b      	ldrb	r3, [r3, #24]
 80085a0:	3b01      	subs	r3, #1
 80085a2:	2b0a      	cmp	r3, #10
 80085a4:	f200 8156 	bhi.w	8008854 <USBH_HandleControl+0x2c8>
 80085a8:	a201      	add	r2, pc, #4	; (adr r2, 80085b0 <USBH_HandleControl+0x24>)
 80085aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085ae:	bf00      	nop
 80085b0:	080085dd 	.word	0x080085dd
 80085b4:	080085f7 	.word	0x080085f7
 80085b8:	08008661 	.word	0x08008661
 80085bc:	08008687 	.word	0x08008687
 80085c0:	080086bf 	.word	0x080086bf
 80085c4:	080086e9 	.word	0x080086e9
 80085c8:	0800873b 	.word	0x0800873b
 80085cc:	0800875d 	.word	0x0800875d
 80085d0:	08008799 	.word	0x08008799
 80085d4:	080087bf 	.word	0x080087bf
 80085d8:	080087fd 	.word	0x080087fd
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	f103 0110 	add.w	r1, r3, #16
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	795b      	ldrb	r3, [r3, #5]
 80085e6:	461a      	mov	r2, r3
 80085e8:	6878      	ldr	r0, [r7, #4]
 80085ea:	f000 f943 	bl	8008874 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	2202      	movs	r2, #2
 80085f2:	761a      	strb	r2, [r3, #24]
      break;
 80085f4:	e139      	b.n	800886a <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	795b      	ldrb	r3, [r3, #5]
 80085fa:	4619      	mov	r1, r3
 80085fc:	6878      	ldr	r0, [r7, #4]
 80085fe:	f000 fcc5 	bl	8008f8c <USBH_LL_GetURBState>
 8008602:	4603      	mov	r3, r0
 8008604:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8008606:	7bbb      	ldrb	r3, [r7, #14]
 8008608:	2b01      	cmp	r3, #1
 800860a:	d11e      	bne.n	800864a <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	7c1b      	ldrb	r3, [r3, #16]
 8008610:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008614:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	8adb      	ldrh	r3, [r3, #22]
 800861a:	2b00      	cmp	r3, #0
 800861c:	d00a      	beq.n	8008634 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800861e:	7b7b      	ldrb	r3, [r7, #13]
 8008620:	2b80      	cmp	r3, #128	; 0x80
 8008622:	d103      	bne.n	800862c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	2203      	movs	r2, #3
 8008628:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800862a:	e115      	b.n	8008858 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2205      	movs	r2, #5
 8008630:	761a      	strb	r2, [r3, #24]
      break;
 8008632:	e111      	b.n	8008858 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8008634:	7b7b      	ldrb	r3, [r7, #13]
 8008636:	2b80      	cmp	r3, #128	; 0x80
 8008638:	d103      	bne.n	8008642 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	2209      	movs	r2, #9
 800863e:	761a      	strb	r2, [r3, #24]
      break;
 8008640:	e10a      	b.n	8008858 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	2207      	movs	r2, #7
 8008646:	761a      	strb	r2, [r3, #24]
      break;
 8008648:	e106      	b.n	8008858 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800864a:	7bbb      	ldrb	r3, [r7, #14]
 800864c:	2b04      	cmp	r3, #4
 800864e:	d003      	beq.n	8008658 <USBH_HandleControl+0xcc>
 8008650:	7bbb      	ldrb	r3, [r7, #14]
 8008652:	2b02      	cmp	r3, #2
 8008654:	f040 8100 	bne.w	8008858 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	220b      	movs	r2, #11
 800865c:	761a      	strb	r2, [r3, #24]
      break;
 800865e:	e0fb      	b.n	8008858 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008666:	b29a      	uxth	r2, r3
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	6899      	ldr	r1, [r3, #8]
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	899a      	ldrh	r2, [r3, #12]
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	791b      	ldrb	r3, [r3, #4]
 8008678:	6878      	ldr	r0, [r7, #4]
 800867a:	f000 f93a 	bl	80088f2 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	2204      	movs	r2, #4
 8008682:	761a      	strb	r2, [r3, #24]
      break;
 8008684:	e0f1      	b.n	800886a <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	791b      	ldrb	r3, [r3, #4]
 800868a:	4619      	mov	r1, r3
 800868c:	6878      	ldr	r0, [r7, #4]
 800868e:	f000 fc7d 	bl	8008f8c <USBH_LL_GetURBState>
 8008692:	4603      	mov	r3, r0
 8008694:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8008696:	7bbb      	ldrb	r3, [r7, #14]
 8008698:	2b01      	cmp	r3, #1
 800869a:	d102      	bne.n	80086a2 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	2209      	movs	r2, #9
 80086a0:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 80086a2:	7bbb      	ldrb	r3, [r7, #14]
 80086a4:	2b05      	cmp	r3, #5
 80086a6:	d102      	bne.n	80086ae <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 80086a8:	2303      	movs	r3, #3
 80086aa:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80086ac:	e0d6      	b.n	800885c <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 80086ae:	7bbb      	ldrb	r3, [r7, #14]
 80086b0:	2b04      	cmp	r3, #4
 80086b2:	f040 80d3 	bne.w	800885c <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	220b      	movs	r2, #11
 80086ba:	761a      	strb	r2, [r3, #24]
      break;
 80086bc:	e0ce      	b.n	800885c <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	6899      	ldr	r1, [r3, #8]
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	899a      	ldrh	r2, [r3, #12]
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	795b      	ldrb	r3, [r3, #5]
 80086ca:	2001      	movs	r0, #1
 80086cc:	9000      	str	r0, [sp, #0]
 80086ce:	6878      	ldr	r0, [r7, #4]
 80086d0:	f000 f8ea 	bl	80088a8 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80086da:	b29a      	uxth	r2, r3
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	2206      	movs	r2, #6
 80086e4:	761a      	strb	r2, [r3, #24]
      break;
 80086e6:	e0c0      	b.n	800886a <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	795b      	ldrb	r3, [r3, #5]
 80086ec:	4619      	mov	r1, r3
 80086ee:	6878      	ldr	r0, [r7, #4]
 80086f0:	f000 fc4c 	bl	8008f8c <USBH_LL_GetURBState>
 80086f4:	4603      	mov	r3, r0
 80086f6:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80086f8:	7bbb      	ldrb	r3, [r7, #14]
 80086fa:	2b01      	cmp	r3, #1
 80086fc:	d103      	bne.n	8008706 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	2207      	movs	r2, #7
 8008702:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8008704:	e0ac      	b.n	8008860 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 8008706:	7bbb      	ldrb	r3, [r7, #14]
 8008708:	2b05      	cmp	r3, #5
 800870a:	d105      	bne.n	8008718 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	220c      	movs	r2, #12
 8008710:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8008712:	2303      	movs	r3, #3
 8008714:	73fb      	strb	r3, [r7, #15]
      break;
 8008716:	e0a3      	b.n	8008860 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8008718:	7bbb      	ldrb	r3, [r7, #14]
 800871a:	2b02      	cmp	r3, #2
 800871c:	d103      	bne.n	8008726 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	2205      	movs	r2, #5
 8008722:	761a      	strb	r2, [r3, #24]
      break;
 8008724:	e09c      	b.n	8008860 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8008726:	7bbb      	ldrb	r3, [r7, #14]
 8008728:	2b04      	cmp	r3, #4
 800872a:	f040 8099 	bne.w	8008860 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	220b      	movs	r2, #11
 8008732:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8008734:	2302      	movs	r3, #2
 8008736:	73fb      	strb	r3, [r7, #15]
      break;
 8008738:	e092      	b.n	8008860 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	791b      	ldrb	r3, [r3, #4]
 800873e:	2200      	movs	r2, #0
 8008740:	2100      	movs	r1, #0
 8008742:	6878      	ldr	r0, [r7, #4]
 8008744:	f000 f8d5 	bl	80088f2 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800874e:	b29a      	uxth	r2, r3
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	2208      	movs	r2, #8
 8008758:	761a      	strb	r2, [r3, #24]

      break;
 800875a:	e086      	b.n	800886a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	791b      	ldrb	r3, [r3, #4]
 8008760:	4619      	mov	r1, r3
 8008762:	6878      	ldr	r0, [r7, #4]
 8008764:	f000 fc12 	bl	8008f8c <USBH_LL_GetURBState>
 8008768:	4603      	mov	r3, r0
 800876a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800876c:	7bbb      	ldrb	r3, [r7, #14]
 800876e:	2b01      	cmp	r3, #1
 8008770:	d105      	bne.n	800877e <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	220d      	movs	r2, #13
 8008776:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8008778:	2300      	movs	r3, #0
 800877a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800877c:	e072      	b.n	8008864 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800877e:	7bbb      	ldrb	r3, [r7, #14]
 8008780:	2b04      	cmp	r3, #4
 8008782:	d103      	bne.n	800878c <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	220b      	movs	r2, #11
 8008788:	761a      	strb	r2, [r3, #24]
      break;
 800878a:	e06b      	b.n	8008864 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800878c:	7bbb      	ldrb	r3, [r7, #14]
 800878e:	2b05      	cmp	r3, #5
 8008790:	d168      	bne.n	8008864 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 8008792:	2303      	movs	r3, #3
 8008794:	73fb      	strb	r3, [r7, #15]
      break;
 8008796:	e065      	b.n	8008864 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	795b      	ldrb	r3, [r3, #5]
 800879c:	2201      	movs	r2, #1
 800879e:	9200      	str	r2, [sp, #0]
 80087a0:	2200      	movs	r2, #0
 80087a2:	2100      	movs	r1, #0
 80087a4:	6878      	ldr	r0, [r7, #4]
 80087a6:	f000 f87f 	bl	80088a8 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80087b0:	b29a      	uxth	r2, r3
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	220a      	movs	r2, #10
 80087ba:	761a      	strb	r2, [r3, #24]
      break;
 80087bc:	e055      	b.n	800886a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	795b      	ldrb	r3, [r3, #5]
 80087c2:	4619      	mov	r1, r3
 80087c4:	6878      	ldr	r0, [r7, #4]
 80087c6:	f000 fbe1 	bl	8008f8c <USBH_LL_GetURBState>
 80087ca:	4603      	mov	r3, r0
 80087cc:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 80087ce:	7bbb      	ldrb	r3, [r7, #14]
 80087d0:	2b01      	cmp	r3, #1
 80087d2:	d105      	bne.n	80087e0 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 80087d4:	2300      	movs	r3, #0
 80087d6:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	220d      	movs	r2, #13
 80087dc:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80087de:	e043      	b.n	8008868 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 80087e0:	7bbb      	ldrb	r3, [r7, #14]
 80087e2:	2b02      	cmp	r3, #2
 80087e4:	d103      	bne.n	80087ee <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	2209      	movs	r2, #9
 80087ea:	761a      	strb	r2, [r3, #24]
      break;
 80087ec:	e03c      	b.n	8008868 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 80087ee:	7bbb      	ldrb	r3, [r7, #14]
 80087f0:	2b04      	cmp	r3, #4
 80087f2:	d139      	bne.n	8008868 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	220b      	movs	r2, #11
 80087f8:	761a      	strb	r2, [r3, #24]
      break;
 80087fa:	e035      	b.n	8008868 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	7e5b      	ldrb	r3, [r3, #25]
 8008800:	3301      	adds	r3, #1
 8008802:	b2da      	uxtb	r2, r3
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	765a      	strb	r2, [r3, #25]
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	7e5b      	ldrb	r3, [r3, #25]
 800880c:	2b02      	cmp	r3, #2
 800880e:	d806      	bhi.n	800881e <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	2201      	movs	r2, #1
 8008814:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	2201      	movs	r2, #1
 800881a:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800881c:	e025      	b.n	800886a <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008824:	2106      	movs	r1, #6
 8008826:	6878      	ldr	r0, [r7, #4]
 8008828:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	2200      	movs	r2, #0
 800882e:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	795b      	ldrb	r3, [r3, #5]
 8008834:	4619      	mov	r1, r3
 8008836:	6878      	ldr	r0, [r7, #4]
 8008838:	f000 f90c 	bl	8008a54 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	791b      	ldrb	r3, [r3, #4]
 8008840:	4619      	mov	r1, r3
 8008842:	6878      	ldr	r0, [r7, #4]
 8008844:	f000 f906 	bl	8008a54 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	2200      	movs	r2, #0
 800884c:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800884e:	2302      	movs	r3, #2
 8008850:	73fb      	strb	r3, [r7, #15]
      break;
 8008852:	e00a      	b.n	800886a <USBH_HandleControl+0x2de>

    default:
      break;
 8008854:	bf00      	nop
 8008856:	e008      	b.n	800886a <USBH_HandleControl+0x2de>
      break;
 8008858:	bf00      	nop
 800885a:	e006      	b.n	800886a <USBH_HandleControl+0x2de>
      break;
 800885c:	bf00      	nop
 800885e:	e004      	b.n	800886a <USBH_HandleControl+0x2de>
      break;
 8008860:	bf00      	nop
 8008862:	e002      	b.n	800886a <USBH_HandleControl+0x2de>
      break;
 8008864:	bf00      	nop
 8008866:	e000      	b.n	800886a <USBH_HandleControl+0x2de>
      break;
 8008868:	bf00      	nop
  }

  return status;
 800886a:	7bfb      	ldrb	r3, [r7, #15]
}
 800886c:	4618      	mov	r0, r3
 800886e:	3710      	adds	r7, #16
 8008870:	46bd      	mov	sp, r7
 8008872:	bd80      	pop	{r7, pc}

08008874 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8008874:	b580      	push	{r7, lr}
 8008876:	b088      	sub	sp, #32
 8008878:	af04      	add	r7, sp, #16
 800887a:	60f8      	str	r0, [r7, #12]
 800887c:	60b9      	str	r1, [r7, #8]
 800887e:	4613      	mov	r3, r2
 8008880:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008882:	79f9      	ldrb	r1, [r7, #7]
 8008884:	2300      	movs	r3, #0
 8008886:	9303      	str	r3, [sp, #12]
 8008888:	2308      	movs	r3, #8
 800888a:	9302      	str	r3, [sp, #8]
 800888c:	68bb      	ldr	r3, [r7, #8]
 800888e:	9301      	str	r3, [sp, #4]
 8008890:	2300      	movs	r3, #0
 8008892:	9300      	str	r3, [sp, #0]
 8008894:	2300      	movs	r3, #0
 8008896:	2200      	movs	r2, #0
 8008898:	68f8      	ldr	r0, [r7, #12]
 800889a:	f000 fb46 	bl	8008f2a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800889e:	2300      	movs	r3, #0
}
 80088a0:	4618      	mov	r0, r3
 80088a2:	3710      	adds	r7, #16
 80088a4:	46bd      	mov	sp, r7
 80088a6:	bd80      	pop	{r7, pc}

080088a8 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	b088      	sub	sp, #32
 80088ac:	af04      	add	r7, sp, #16
 80088ae:	60f8      	str	r0, [r7, #12]
 80088b0:	60b9      	str	r1, [r7, #8]
 80088b2:	4611      	mov	r1, r2
 80088b4:	461a      	mov	r2, r3
 80088b6:	460b      	mov	r3, r1
 80088b8:	80fb      	strh	r3, [r7, #6]
 80088ba:	4613      	mov	r3, r2
 80088bc:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d001      	beq.n	80088cc <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 80088c8:	2300      	movs	r3, #0
 80088ca:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80088cc:	7979      	ldrb	r1, [r7, #5]
 80088ce:	7e3b      	ldrb	r3, [r7, #24]
 80088d0:	9303      	str	r3, [sp, #12]
 80088d2:	88fb      	ldrh	r3, [r7, #6]
 80088d4:	9302      	str	r3, [sp, #8]
 80088d6:	68bb      	ldr	r3, [r7, #8]
 80088d8:	9301      	str	r3, [sp, #4]
 80088da:	2301      	movs	r3, #1
 80088dc:	9300      	str	r3, [sp, #0]
 80088de:	2300      	movs	r3, #0
 80088e0:	2200      	movs	r2, #0
 80088e2:	68f8      	ldr	r0, [r7, #12]
 80088e4:	f000 fb21 	bl	8008f2a <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 80088e8:	2300      	movs	r3, #0
}
 80088ea:	4618      	mov	r0, r3
 80088ec:	3710      	adds	r7, #16
 80088ee:	46bd      	mov	sp, r7
 80088f0:	bd80      	pop	{r7, pc}

080088f2 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 80088f2:	b580      	push	{r7, lr}
 80088f4:	b088      	sub	sp, #32
 80088f6:	af04      	add	r7, sp, #16
 80088f8:	60f8      	str	r0, [r7, #12]
 80088fa:	60b9      	str	r1, [r7, #8]
 80088fc:	4611      	mov	r1, r2
 80088fe:	461a      	mov	r2, r3
 8008900:	460b      	mov	r3, r1
 8008902:	80fb      	strh	r3, [r7, #6]
 8008904:	4613      	mov	r3, r2
 8008906:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008908:	7979      	ldrb	r1, [r7, #5]
 800890a:	2300      	movs	r3, #0
 800890c:	9303      	str	r3, [sp, #12]
 800890e:	88fb      	ldrh	r3, [r7, #6]
 8008910:	9302      	str	r3, [sp, #8]
 8008912:	68bb      	ldr	r3, [r7, #8]
 8008914:	9301      	str	r3, [sp, #4]
 8008916:	2301      	movs	r3, #1
 8008918:	9300      	str	r3, [sp, #0]
 800891a:	2300      	movs	r3, #0
 800891c:	2201      	movs	r2, #1
 800891e:	68f8      	ldr	r0, [r7, #12]
 8008920:	f000 fb03 	bl	8008f2a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8008924:	2300      	movs	r3, #0

}
 8008926:	4618      	mov	r0, r3
 8008928:	3710      	adds	r7, #16
 800892a:	46bd      	mov	sp, r7
 800892c:	bd80      	pop	{r7, pc}

0800892e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800892e:	b580      	push	{r7, lr}
 8008930:	b088      	sub	sp, #32
 8008932:	af04      	add	r7, sp, #16
 8008934:	60f8      	str	r0, [r7, #12]
 8008936:	60b9      	str	r1, [r7, #8]
 8008938:	4611      	mov	r1, r2
 800893a:	461a      	mov	r2, r3
 800893c:	460b      	mov	r3, r1
 800893e:	80fb      	strh	r3, [r7, #6]
 8008940:	4613      	mov	r3, r2
 8008942:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800894a:	2b00      	cmp	r3, #0
 800894c:	d001      	beq.n	8008952 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800894e:	2300      	movs	r3, #0
 8008950:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008952:	7979      	ldrb	r1, [r7, #5]
 8008954:	7e3b      	ldrb	r3, [r7, #24]
 8008956:	9303      	str	r3, [sp, #12]
 8008958:	88fb      	ldrh	r3, [r7, #6]
 800895a:	9302      	str	r3, [sp, #8]
 800895c:	68bb      	ldr	r3, [r7, #8]
 800895e:	9301      	str	r3, [sp, #4]
 8008960:	2301      	movs	r3, #1
 8008962:	9300      	str	r3, [sp, #0]
 8008964:	2302      	movs	r3, #2
 8008966:	2200      	movs	r2, #0
 8008968:	68f8      	ldr	r0, [r7, #12]
 800896a:	f000 fade 	bl	8008f2a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800896e:	2300      	movs	r3, #0
}
 8008970:	4618      	mov	r0, r3
 8008972:	3710      	adds	r7, #16
 8008974:	46bd      	mov	sp, r7
 8008976:	bd80      	pop	{r7, pc}

08008978 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8008978:	b580      	push	{r7, lr}
 800897a:	b088      	sub	sp, #32
 800897c:	af04      	add	r7, sp, #16
 800897e:	60f8      	str	r0, [r7, #12]
 8008980:	60b9      	str	r1, [r7, #8]
 8008982:	4611      	mov	r1, r2
 8008984:	461a      	mov	r2, r3
 8008986:	460b      	mov	r3, r1
 8008988:	80fb      	strh	r3, [r7, #6]
 800898a:	4613      	mov	r3, r2
 800898c:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800898e:	7979      	ldrb	r1, [r7, #5]
 8008990:	2300      	movs	r3, #0
 8008992:	9303      	str	r3, [sp, #12]
 8008994:	88fb      	ldrh	r3, [r7, #6]
 8008996:	9302      	str	r3, [sp, #8]
 8008998:	68bb      	ldr	r3, [r7, #8]
 800899a:	9301      	str	r3, [sp, #4]
 800899c:	2301      	movs	r3, #1
 800899e:	9300      	str	r3, [sp, #0]
 80089a0:	2302      	movs	r3, #2
 80089a2:	2201      	movs	r2, #1
 80089a4:	68f8      	ldr	r0, [r7, #12]
 80089a6:	f000 fac0 	bl	8008f2a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80089aa:	2300      	movs	r3, #0
}
 80089ac:	4618      	mov	r0, r3
 80089ae:	3710      	adds	r7, #16
 80089b0:	46bd      	mov	sp, r7
 80089b2:	bd80      	pop	{r7, pc}

080089b4 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80089b4:	b580      	push	{r7, lr}
 80089b6:	b086      	sub	sp, #24
 80089b8:	af04      	add	r7, sp, #16
 80089ba:	6078      	str	r0, [r7, #4]
 80089bc:	4608      	mov	r0, r1
 80089be:	4611      	mov	r1, r2
 80089c0:	461a      	mov	r2, r3
 80089c2:	4603      	mov	r3, r0
 80089c4:	70fb      	strb	r3, [r7, #3]
 80089c6:	460b      	mov	r3, r1
 80089c8:	70bb      	strb	r3, [r7, #2]
 80089ca:	4613      	mov	r3, r2
 80089cc:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 80089ce:	7878      	ldrb	r0, [r7, #1]
 80089d0:	78ba      	ldrb	r2, [r7, #2]
 80089d2:	78f9      	ldrb	r1, [r7, #3]
 80089d4:	8b3b      	ldrh	r3, [r7, #24]
 80089d6:	9302      	str	r3, [sp, #8]
 80089d8:	7d3b      	ldrb	r3, [r7, #20]
 80089da:	9301      	str	r3, [sp, #4]
 80089dc:	7c3b      	ldrb	r3, [r7, #16]
 80089de:	9300      	str	r3, [sp, #0]
 80089e0:	4603      	mov	r3, r0
 80089e2:	6878      	ldr	r0, [r7, #4]
 80089e4:	f000 fa53 	bl	8008e8e <USBH_LL_OpenPipe>

  return USBH_OK;
 80089e8:	2300      	movs	r3, #0
}
 80089ea:	4618      	mov	r0, r3
 80089ec:	3708      	adds	r7, #8
 80089ee:	46bd      	mov	sp, r7
 80089f0:	bd80      	pop	{r7, pc}

080089f2 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 80089f2:	b580      	push	{r7, lr}
 80089f4:	b082      	sub	sp, #8
 80089f6:	af00      	add	r7, sp, #0
 80089f8:	6078      	str	r0, [r7, #4]
 80089fa:	460b      	mov	r3, r1
 80089fc:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 80089fe:	78fb      	ldrb	r3, [r7, #3]
 8008a00:	4619      	mov	r1, r3
 8008a02:	6878      	ldr	r0, [r7, #4]
 8008a04:	f000 fa72 	bl	8008eec <USBH_LL_ClosePipe>

  return USBH_OK;
 8008a08:	2300      	movs	r3, #0
}
 8008a0a:	4618      	mov	r0, r3
 8008a0c:	3708      	adds	r7, #8
 8008a0e:	46bd      	mov	sp, r7
 8008a10:	bd80      	pop	{r7, pc}

08008a12 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8008a12:	b580      	push	{r7, lr}
 8008a14:	b084      	sub	sp, #16
 8008a16:	af00      	add	r7, sp, #0
 8008a18:	6078      	str	r0, [r7, #4]
 8008a1a:	460b      	mov	r3, r1
 8008a1c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8008a1e:	6878      	ldr	r0, [r7, #4]
 8008a20:	f000 f836 	bl	8008a90 <USBH_GetFreePipe>
 8008a24:	4603      	mov	r3, r0
 8008a26:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8008a28:	89fb      	ldrh	r3, [r7, #14]
 8008a2a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008a2e:	4293      	cmp	r3, r2
 8008a30:	d00a      	beq.n	8008a48 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8008a32:	78fa      	ldrb	r2, [r7, #3]
 8008a34:	89fb      	ldrh	r3, [r7, #14]
 8008a36:	f003 030f 	and.w	r3, r3, #15
 8008a3a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008a3e:	6879      	ldr	r1, [r7, #4]
 8008a40:	33e0      	adds	r3, #224	; 0xe0
 8008a42:	009b      	lsls	r3, r3, #2
 8008a44:	440b      	add	r3, r1
 8008a46:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8008a48:	89fb      	ldrh	r3, [r7, #14]
 8008a4a:	b2db      	uxtb	r3, r3
}
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	3710      	adds	r7, #16
 8008a50:	46bd      	mov	sp, r7
 8008a52:	bd80      	pop	{r7, pc}

08008a54 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8008a54:	b480      	push	{r7}
 8008a56:	b083      	sub	sp, #12
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	6078      	str	r0, [r7, #4]
 8008a5c:	460b      	mov	r3, r1
 8008a5e:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8008a60:	78fb      	ldrb	r3, [r7, #3]
 8008a62:	2b0f      	cmp	r3, #15
 8008a64:	d80d      	bhi.n	8008a82 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8008a66:	78fb      	ldrb	r3, [r7, #3]
 8008a68:	687a      	ldr	r2, [r7, #4]
 8008a6a:	33e0      	adds	r3, #224	; 0xe0
 8008a6c:	009b      	lsls	r3, r3, #2
 8008a6e:	4413      	add	r3, r2
 8008a70:	685a      	ldr	r2, [r3, #4]
 8008a72:	78fb      	ldrb	r3, [r7, #3]
 8008a74:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8008a78:	6879      	ldr	r1, [r7, #4]
 8008a7a:	33e0      	adds	r3, #224	; 0xe0
 8008a7c:	009b      	lsls	r3, r3, #2
 8008a7e:	440b      	add	r3, r1
 8008a80:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8008a82:	2300      	movs	r3, #0
}
 8008a84:	4618      	mov	r0, r3
 8008a86:	370c      	adds	r7, #12
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a8e:	4770      	bx	lr

08008a90 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8008a90:	b480      	push	{r7}
 8008a92:	b085      	sub	sp, #20
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8008a98:	2300      	movs	r3, #0
 8008a9a:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 8008a9c:	2300      	movs	r3, #0
 8008a9e:	73fb      	strb	r3, [r7, #15]
 8008aa0:	e00f      	b.n	8008ac2 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8008aa2:	7bfb      	ldrb	r3, [r7, #15]
 8008aa4:	687a      	ldr	r2, [r7, #4]
 8008aa6:	33e0      	adds	r3, #224	; 0xe0
 8008aa8:	009b      	lsls	r3, r3, #2
 8008aaa:	4413      	add	r3, r2
 8008aac:	685b      	ldr	r3, [r3, #4]
 8008aae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d102      	bne.n	8008abc <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8008ab6:	7bfb      	ldrb	r3, [r7, #15]
 8008ab8:	b29b      	uxth	r3, r3
 8008aba:	e007      	b.n	8008acc <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 8008abc:	7bfb      	ldrb	r3, [r7, #15]
 8008abe:	3301      	adds	r3, #1
 8008ac0:	73fb      	strb	r3, [r7, #15]
 8008ac2:	7bfb      	ldrb	r3, [r7, #15]
 8008ac4:	2b0f      	cmp	r3, #15
 8008ac6:	d9ec      	bls.n	8008aa2 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8008ac8:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8008acc:	4618      	mov	r0, r3
 8008ace:	3714      	adds	r7, #20
 8008ad0:	46bd      	mov	sp, r7
 8008ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad6:	4770      	bx	lr

08008ad8 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8008ad8:	b580      	push	{r7, lr}
 8008ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8008adc:	2201      	movs	r2, #1
 8008ade:	490e      	ldr	r1, [pc, #56]	; (8008b18 <MX_USB_HOST_Init+0x40>)
 8008ae0:	480e      	ldr	r0, [pc, #56]	; (8008b1c <MX_USB_HOST_Init+0x44>)
 8008ae2:	f7fe fba7 	bl	8007234 <USBH_Init>
 8008ae6:	4603      	mov	r3, r0
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d001      	beq.n	8008af0 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8008aec:	f7f7 ffcc 	bl	8000a88 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8008af0:	490b      	ldr	r1, [pc, #44]	; (8008b20 <MX_USB_HOST_Init+0x48>)
 8008af2:	480a      	ldr	r0, [pc, #40]	; (8008b1c <MX_USB_HOST_Init+0x44>)
 8008af4:	f7fe fc2c 	bl	8007350 <USBH_RegisterClass>
 8008af8:	4603      	mov	r3, r0
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d001      	beq.n	8008b02 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8008afe:	f7f7 ffc3 	bl	8000a88 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8008b02:	4806      	ldr	r0, [pc, #24]	; (8008b1c <MX_USB_HOST_Init+0x44>)
 8008b04:	f7fe fcb0 	bl	8007468 <USBH_Start>
 8008b08:	4603      	mov	r3, r0
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d001      	beq.n	8008b12 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8008b0e:	f7f7 ffbb 	bl	8000a88 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8008b12:	bf00      	nop
 8008b14:	bd80      	pop	{r7, pc}
 8008b16:	bf00      	nop
 8008b18:	08008b39 	.word	0x08008b39
 8008b1c:	20000250 	.word	0x20000250
 8008b20:	20000010 	.word	0x20000010

08008b24 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8008b24:	b580      	push	{r7, lr}
 8008b26:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8008b28:	4802      	ldr	r0, [pc, #8]	; (8008b34 <MX_USB_HOST_Process+0x10>)
 8008b2a:	f7fe fcad 	bl	8007488 <USBH_Process>
}
 8008b2e:	bf00      	nop
 8008b30:	bd80      	pop	{r7, pc}
 8008b32:	bf00      	nop
 8008b34:	20000250 	.word	0x20000250

08008b38 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8008b38:	b480      	push	{r7}
 8008b3a:	b083      	sub	sp, #12
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	6078      	str	r0, [r7, #4]
 8008b40:	460b      	mov	r3, r1
 8008b42:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8008b44:	78fb      	ldrb	r3, [r7, #3]
 8008b46:	3b01      	subs	r3, #1
 8008b48:	2b04      	cmp	r3, #4
 8008b4a:	d819      	bhi.n	8008b80 <USBH_UserProcess+0x48>
 8008b4c:	a201      	add	r2, pc, #4	; (adr r2, 8008b54 <USBH_UserProcess+0x1c>)
 8008b4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b52:	bf00      	nop
 8008b54:	08008b81 	.word	0x08008b81
 8008b58:	08008b71 	.word	0x08008b71
 8008b5c:	08008b81 	.word	0x08008b81
 8008b60:	08008b79 	.word	0x08008b79
 8008b64:	08008b69 	.word	0x08008b69
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8008b68:	4b09      	ldr	r3, [pc, #36]	; (8008b90 <USBH_UserProcess+0x58>)
 8008b6a:	2203      	movs	r2, #3
 8008b6c:	701a      	strb	r2, [r3, #0]
  break;
 8008b6e:	e008      	b.n	8008b82 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8008b70:	4b07      	ldr	r3, [pc, #28]	; (8008b90 <USBH_UserProcess+0x58>)
 8008b72:	2202      	movs	r2, #2
 8008b74:	701a      	strb	r2, [r3, #0]
  break;
 8008b76:	e004      	b.n	8008b82 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8008b78:	4b05      	ldr	r3, [pc, #20]	; (8008b90 <USBH_UserProcess+0x58>)
 8008b7a:	2201      	movs	r2, #1
 8008b7c:	701a      	strb	r2, [r3, #0]
  break;
 8008b7e:	e000      	b.n	8008b82 <USBH_UserProcess+0x4a>

  default:
  break;
 8008b80:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8008b82:	bf00      	nop
 8008b84:	370c      	adds	r7, #12
 8008b86:	46bd      	mov	sp, r7
 8008b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8c:	4770      	bx	lr
 8008b8e:	bf00      	nop
 8008b90:	20000628 	.word	0x20000628

08008b94 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8008b94:	b580      	push	{r7, lr}
 8008b96:	b08a      	sub	sp, #40	; 0x28
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008b9c:	f107 0314 	add.w	r3, r7, #20
 8008ba0:	2200      	movs	r2, #0
 8008ba2:	601a      	str	r2, [r3, #0]
 8008ba4:	605a      	str	r2, [r3, #4]
 8008ba6:	609a      	str	r2, [r3, #8]
 8008ba8:	60da      	str	r2, [r3, #12]
 8008baa:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008bb4:	d147      	bne.n	8008c46 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	613b      	str	r3, [r7, #16]
 8008bba:	4b25      	ldr	r3, [pc, #148]	; (8008c50 <HAL_HCD_MspInit+0xbc>)
 8008bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bbe:	4a24      	ldr	r2, [pc, #144]	; (8008c50 <HAL_HCD_MspInit+0xbc>)
 8008bc0:	f043 0301 	orr.w	r3, r3, #1
 8008bc4:	6313      	str	r3, [r2, #48]	; 0x30
 8008bc6:	4b22      	ldr	r3, [pc, #136]	; (8008c50 <HAL_HCD_MspInit+0xbc>)
 8008bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bca:	f003 0301 	and.w	r3, r3, #1
 8008bce:	613b      	str	r3, [r7, #16]
 8008bd0:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8008bd2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008bd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008bd8:	2300      	movs	r3, #0
 8008bda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008bdc:	2300      	movs	r3, #0
 8008bde:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8008be0:	f107 0314 	add.w	r3, r7, #20
 8008be4:	4619      	mov	r1, r3
 8008be6:	481b      	ldr	r0, [pc, #108]	; (8008c54 <HAL_HCD_MspInit+0xc0>)
 8008be8:	f7f8 fc1c 	bl	8001424 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8008bec:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8008bf0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008bf2:	2302      	movs	r3, #2
 8008bf4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008bf6:	2300      	movs	r3, #0
 8008bf8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008bfe:	230a      	movs	r3, #10
 8008c00:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008c02:	f107 0314 	add.w	r3, r7, #20
 8008c06:	4619      	mov	r1, r3
 8008c08:	4812      	ldr	r0, [pc, #72]	; (8008c54 <HAL_HCD_MspInit+0xc0>)
 8008c0a:	f7f8 fc0b 	bl	8001424 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008c0e:	4b10      	ldr	r3, [pc, #64]	; (8008c50 <HAL_HCD_MspInit+0xbc>)
 8008c10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c12:	4a0f      	ldr	r2, [pc, #60]	; (8008c50 <HAL_HCD_MspInit+0xbc>)
 8008c14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c18:	6353      	str	r3, [r2, #52]	; 0x34
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	60fb      	str	r3, [r7, #12]
 8008c1e:	4b0c      	ldr	r3, [pc, #48]	; (8008c50 <HAL_HCD_MspInit+0xbc>)
 8008c20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c22:	4a0b      	ldr	r2, [pc, #44]	; (8008c50 <HAL_HCD_MspInit+0xbc>)
 8008c24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008c28:	6453      	str	r3, [r2, #68]	; 0x44
 8008c2a:	4b09      	ldr	r3, [pc, #36]	; (8008c50 <HAL_HCD_MspInit+0xbc>)
 8008c2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008c32:	60fb      	str	r3, [r7, #12]
 8008c34:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008c36:	2200      	movs	r2, #0
 8008c38:	2100      	movs	r1, #0
 8008c3a:	2043      	movs	r0, #67	; 0x43
 8008c3c:	f7f8 fb29 	bl	8001292 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008c40:	2043      	movs	r0, #67	; 0x43
 8008c42:	f7f8 fb42 	bl	80012ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008c46:	bf00      	nop
 8008c48:	3728      	adds	r7, #40	; 0x28
 8008c4a:	46bd      	mov	sp, r7
 8008c4c:	bd80      	pop	{r7, pc}
 8008c4e:	bf00      	nop
 8008c50:	40023800 	.word	0x40023800
 8008c54:	40020000 	.word	0x40020000

08008c58 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8008c58:	b580      	push	{r7, lr}
 8008c5a:	b082      	sub	sp, #8
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8008c66:	4618      	mov	r0, r3
 8008c68:	f7fe ffed 	bl	8007c46 <USBH_LL_IncTimer>
}
 8008c6c:	bf00      	nop
 8008c6e:	3708      	adds	r7, #8
 8008c70:	46bd      	mov	sp, r7
 8008c72:	bd80      	pop	{r7, pc}

08008c74 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8008c74:	b580      	push	{r7, lr}
 8008c76:	b082      	sub	sp, #8
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8008c82:	4618      	mov	r0, r3
 8008c84:	f7ff f825 	bl	8007cd2 <USBH_LL_Connect>
}
 8008c88:	bf00      	nop
 8008c8a:	3708      	adds	r7, #8
 8008c8c:	46bd      	mov	sp, r7
 8008c8e:	bd80      	pop	{r7, pc}

08008c90 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8008c90:	b580      	push	{r7, lr}
 8008c92:	b082      	sub	sp, #8
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8008c9e:	4618      	mov	r0, r3
 8008ca0:	f7ff f82e 	bl	8007d00 <USBH_LL_Disconnect>
}
 8008ca4:	bf00      	nop
 8008ca6:	3708      	adds	r7, #8
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	bd80      	pop	{r7, pc}

08008cac <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8008cac:	b480      	push	{r7}
 8008cae:	b083      	sub	sp, #12
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	6078      	str	r0, [r7, #4]
 8008cb4:	460b      	mov	r3, r1
 8008cb6:	70fb      	strb	r3, [r7, #3]
 8008cb8:	4613      	mov	r3, r2
 8008cba:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8008cbc:	bf00      	nop
 8008cbe:	370c      	adds	r7, #12
 8008cc0:	46bd      	mov	sp, r7
 8008cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc6:	4770      	bx	lr

08008cc8 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8008cc8:	b580      	push	{r7, lr}
 8008cca:	b082      	sub	sp, #8
 8008ccc:	af00      	add	r7, sp, #0
 8008cce:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	f7fe ffdf 	bl	8007c9a <USBH_LL_PortEnabled>
}
 8008cdc:	bf00      	nop
 8008cde:	3708      	adds	r7, #8
 8008ce0:	46bd      	mov	sp, r7
 8008ce2:	bd80      	pop	{r7, pc}

08008ce4 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8008ce4:	b580      	push	{r7, lr}
 8008ce6:	b082      	sub	sp, #8
 8008ce8:	af00      	add	r7, sp, #0
 8008cea:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	f7fe ffdf 	bl	8007cb6 <USBH_LL_PortDisabled>
}
 8008cf8:	bf00      	nop
 8008cfa:	3708      	adds	r7, #8
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	bd80      	pop	{r7, pc}

08008d00 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8008d00:	b580      	push	{r7, lr}
 8008d02:	b082      	sub	sp, #8
 8008d04:	af00      	add	r7, sp, #0
 8008d06:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8008d0e:	2b01      	cmp	r3, #1
 8008d10:	d12a      	bne.n	8008d68 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8008d12:	4a18      	ldr	r2, [pc, #96]	; (8008d74 <USBH_LL_Init+0x74>)
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	4a15      	ldr	r2, [pc, #84]	; (8008d74 <USBH_LL_Init+0x74>)
 8008d1e:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008d22:	4b14      	ldr	r3, [pc, #80]	; (8008d74 <USBH_LL_Init+0x74>)
 8008d24:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8008d28:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8008d2a:	4b12      	ldr	r3, [pc, #72]	; (8008d74 <USBH_LL_Init+0x74>)
 8008d2c:	2208      	movs	r2, #8
 8008d2e:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8008d30:	4b10      	ldr	r3, [pc, #64]	; (8008d74 <USBH_LL_Init+0x74>)
 8008d32:	2201      	movs	r2, #1
 8008d34:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008d36:	4b0f      	ldr	r3, [pc, #60]	; (8008d74 <USBH_LL_Init+0x74>)
 8008d38:	2200      	movs	r2, #0
 8008d3a:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8008d3c:	4b0d      	ldr	r3, [pc, #52]	; (8008d74 <USBH_LL_Init+0x74>)
 8008d3e:	2202      	movs	r2, #2
 8008d40:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008d42:	4b0c      	ldr	r3, [pc, #48]	; (8008d74 <USBH_LL_Init+0x74>)
 8008d44:	2200      	movs	r2, #0
 8008d46:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8008d48:	480a      	ldr	r0, [pc, #40]	; (8008d74 <USBH_LL_Init+0x74>)
 8008d4a:	f7f8 fd20 	bl	800178e <HAL_HCD_Init>
 8008d4e:	4603      	mov	r3, r0
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d001      	beq.n	8008d58 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8008d54:	f7f7 fe98 	bl	8000a88 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8008d58:	4806      	ldr	r0, [pc, #24]	; (8008d74 <USBH_LL_Init+0x74>)
 8008d5a:	f7f9 f904 	bl	8001f66 <HAL_HCD_GetCurrentFrame>
 8008d5e:	4603      	mov	r3, r0
 8008d60:	4619      	mov	r1, r3
 8008d62:	6878      	ldr	r0, [r7, #4]
 8008d64:	f7fe ff60 	bl	8007c28 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8008d68:	2300      	movs	r3, #0
}
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	3708      	adds	r7, #8
 8008d6e:	46bd      	mov	sp, r7
 8008d70:	bd80      	pop	{r7, pc}
 8008d72:	bf00      	nop
 8008d74:	2000062c 	.word	0x2000062c

08008d78 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b084      	sub	sp, #16
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d80:	2300      	movs	r3, #0
 8008d82:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008d84:	2300      	movs	r3, #0
 8008d86:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008d8e:	4618      	mov	r0, r3
 8008d90:	f7f9 f873 	bl	8001e7a <HAL_HCD_Start>
 8008d94:	4603      	mov	r3, r0
 8008d96:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008d98:	7bfb      	ldrb	r3, [r7, #15]
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	f000 f95c 	bl	8009058 <USBH_Get_USB_Status>
 8008da0:	4603      	mov	r3, r0
 8008da2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008da4:	7bbb      	ldrb	r3, [r7, #14]
}
 8008da6:	4618      	mov	r0, r3
 8008da8:	3710      	adds	r7, #16
 8008daa:	46bd      	mov	sp, r7
 8008dac:	bd80      	pop	{r7, pc}

08008dae <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8008dae:	b580      	push	{r7, lr}
 8008db0:	b084      	sub	sp, #16
 8008db2:	af00      	add	r7, sp, #0
 8008db4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008db6:	2300      	movs	r3, #0
 8008db8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008dba:	2300      	movs	r3, #0
 8008dbc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008dc4:	4618      	mov	r0, r3
 8008dc6:	f7f9 f87b 	bl	8001ec0 <HAL_HCD_Stop>
 8008dca:	4603      	mov	r3, r0
 8008dcc:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008dce:	7bfb      	ldrb	r3, [r7, #15]
 8008dd0:	4618      	mov	r0, r3
 8008dd2:	f000 f941 	bl	8009058 <USBH_Get_USB_Status>
 8008dd6:	4603      	mov	r3, r0
 8008dd8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008dda:	7bbb      	ldrb	r3, [r7, #14]
}
 8008ddc:	4618      	mov	r0, r3
 8008dde:	3710      	adds	r7, #16
 8008de0:	46bd      	mov	sp, r7
 8008de2:	bd80      	pop	{r7, pc}

08008de4 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8008de4:	b580      	push	{r7, lr}
 8008de6:	b084      	sub	sp, #16
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8008dec:	2301      	movs	r3, #1
 8008dee:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008df6:	4618      	mov	r0, r3
 8008df8:	f7f9 f8c3 	bl	8001f82 <HAL_HCD_GetCurrentSpeed>
 8008dfc:	4603      	mov	r3, r0
 8008dfe:	2b02      	cmp	r3, #2
 8008e00:	d00c      	beq.n	8008e1c <USBH_LL_GetSpeed+0x38>
 8008e02:	2b02      	cmp	r3, #2
 8008e04:	d80d      	bhi.n	8008e22 <USBH_LL_GetSpeed+0x3e>
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d002      	beq.n	8008e10 <USBH_LL_GetSpeed+0x2c>
 8008e0a:	2b01      	cmp	r3, #1
 8008e0c:	d003      	beq.n	8008e16 <USBH_LL_GetSpeed+0x32>
 8008e0e:	e008      	b.n	8008e22 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8008e10:	2300      	movs	r3, #0
 8008e12:	73fb      	strb	r3, [r7, #15]
    break;
 8008e14:	e008      	b.n	8008e28 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8008e16:	2301      	movs	r3, #1
 8008e18:	73fb      	strb	r3, [r7, #15]
    break;
 8008e1a:	e005      	b.n	8008e28 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8008e1c:	2302      	movs	r3, #2
 8008e1e:	73fb      	strb	r3, [r7, #15]
    break;
 8008e20:	e002      	b.n	8008e28 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8008e22:	2301      	movs	r3, #1
 8008e24:	73fb      	strb	r3, [r7, #15]
    break;
 8008e26:	bf00      	nop
  }
  return  speed;
 8008e28:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e2a:	4618      	mov	r0, r3
 8008e2c:	3710      	adds	r7, #16
 8008e2e:	46bd      	mov	sp, r7
 8008e30:	bd80      	pop	{r7, pc}

08008e32 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8008e32:	b580      	push	{r7, lr}
 8008e34:	b084      	sub	sp, #16
 8008e36:	af00      	add	r7, sp, #0
 8008e38:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008e3e:	2300      	movs	r3, #0
 8008e40:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008e48:	4618      	mov	r0, r3
 8008e4a:	f7f9 f856 	bl	8001efa <HAL_HCD_ResetPort>
 8008e4e:	4603      	mov	r3, r0
 8008e50:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008e52:	7bfb      	ldrb	r3, [r7, #15]
 8008e54:	4618      	mov	r0, r3
 8008e56:	f000 f8ff 	bl	8009058 <USBH_Get_USB_Status>
 8008e5a:	4603      	mov	r3, r0
 8008e5c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008e5e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008e60:	4618      	mov	r0, r3
 8008e62:	3710      	adds	r7, #16
 8008e64:	46bd      	mov	sp, r7
 8008e66:	bd80      	pop	{r7, pc}

08008e68 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b082      	sub	sp, #8
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
 8008e70:	460b      	mov	r3, r1
 8008e72:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008e7a:	78fa      	ldrb	r2, [r7, #3]
 8008e7c:	4611      	mov	r1, r2
 8008e7e:	4618      	mov	r0, r3
 8008e80:	f7f9 f85d 	bl	8001f3e <HAL_HCD_HC_GetXferCount>
 8008e84:	4603      	mov	r3, r0
}
 8008e86:	4618      	mov	r0, r3
 8008e88:	3708      	adds	r7, #8
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	bd80      	pop	{r7, pc}

08008e8e <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8008e8e:	b590      	push	{r4, r7, lr}
 8008e90:	b089      	sub	sp, #36	; 0x24
 8008e92:	af04      	add	r7, sp, #16
 8008e94:	6078      	str	r0, [r7, #4]
 8008e96:	4608      	mov	r0, r1
 8008e98:	4611      	mov	r1, r2
 8008e9a:	461a      	mov	r2, r3
 8008e9c:	4603      	mov	r3, r0
 8008e9e:	70fb      	strb	r3, [r7, #3]
 8008ea0:	460b      	mov	r3, r1
 8008ea2:	70bb      	strb	r3, [r7, #2]
 8008ea4:	4613      	mov	r3, r2
 8008ea6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008eac:	2300      	movs	r3, #0
 8008eae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8008eb6:	787c      	ldrb	r4, [r7, #1]
 8008eb8:	78ba      	ldrb	r2, [r7, #2]
 8008eba:	78f9      	ldrb	r1, [r7, #3]
 8008ebc:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008ebe:	9302      	str	r3, [sp, #8]
 8008ec0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8008ec4:	9301      	str	r3, [sp, #4]
 8008ec6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008eca:	9300      	str	r3, [sp, #0]
 8008ecc:	4623      	mov	r3, r4
 8008ece:	f7f8 fcc0 	bl	8001852 <HAL_HCD_HC_Init>
 8008ed2:	4603      	mov	r3, r0
 8008ed4:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8008ed6:	7bfb      	ldrb	r3, [r7, #15]
 8008ed8:	4618      	mov	r0, r3
 8008eda:	f000 f8bd 	bl	8009058 <USBH_Get_USB_Status>
 8008ede:	4603      	mov	r3, r0
 8008ee0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008ee2:	7bbb      	ldrb	r3, [r7, #14]
}
 8008ee4:	4618      	mov	r0, r3
 8008ee6:	3714      	adds	r7, #20
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	bd90      	pop	{r4, r7, pc}

08008eec <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008eec:	b580      	push	{r7, lr}
 8008eee:	b084      	sub	sp, #16
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	6078      	str	r0, [r7, #4]
 8008ef4:	460b      	mov	r3, r1
 8008ef6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008ef8:	2300      	movs	r3, #0
 8008efa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008efc:	2300      	movs	r3, #0
 8008efe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008f06:	78fa      	ldrb	r2, [r7, #3]
 8008f08:	4611      	mov	r1, r2
 8008f0a:	4618      	mov	r0, r3
 8008f0c:	f7f8 fd30 	bl	8001970 <HAL_HCD_HC_Halt>
 8008f10:	4603      	mov	r3, r0
 8008f12:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008f14:	7bfb      	ldrb	r3, [r7, #15]
 8008f16:	4618      	mov	r0, r3
 8008f18:	f000 f89e 	bl	8009058 <USBH_Get_USB_Status>
 8008f1c:	4603      	mov	r3, r0
 8008f1e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008f20:	7bbb      	ldrb	r3, [r7, #14]
}
 8008f22:	4618      	mov	r0, r3
 8008f24:	3710      	adds	r7, #16
 8008f26:	46bd      	mov	sp, r7
 8008f28:	bd80      	pop	{r7, pc}

08008f2a <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8008f2a:	b590      	push	{r4, r7, lr}
 8008f2c:	b089      	sub	sp, #36	; 0x24
 8008f2e:	af04      	add	r7, sp, #16
 8008f30:	6078      	str	r0, [r7, #4]
 8008f32:	4608      	mov	r0, r1
 8008f34:	4611      	mov	r1, r2
 8008f36:	461a      	mov	r2, r3
 8008f38:	4603      	mov	r3, r0
 8008f3a:	70fb      	strb	r3, [r7, #3]
 8008f3c:	460b      	mov	r3, r1
 8008f3e:	70bb      	strb	r3, [r7, #2]
 8008f40:	4613      	mov	r3, r2
 8008f42:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008f44:	2300      	movs	r3, #0
 8008f46:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008f48:	2300      	movs	r3, #0
 8008f4a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8008f52:	787c      	ldrb	r4, [r7, #1]
 8008f54:	78ba      	ldrb	r2, [r7, #2]
 8008f56:	78f9      	ldrb	r1, [r7, #3]
 8008f58:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8008f5c:	9303      	str	r3, [sp, #12]
 8008f5e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008f60:	9302      	str	r3, [sp, #8]
 8008f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f64:	9301      	str	r3, [sp, #4]
 8008f66:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008f6a:	9300      	str	r3, [sp, #0]
 8008f6c:	4623      	mov	r3, r4
 8008f6e:	f7f8 fd23 	bl	80019b8 <HAL_HCD_HC_SubmitRequest>
 8008f72:	4603      	mov	r3, r0
 8008f74:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8008f76:	7bfb      	ldrb	r3, [r7, #15]
 8008f78:	4618      	mov	r0, r3
 8008f7a:	f000 f86d 	bl	8009058 <USBH_Get_USB_Status>
 8008f7e:	4603      	mov	r3, r0
 8008f80:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008f82:	7bbb      	ldrb	r3, [r7, #14]
}
 8008f84:	4618      	mov	r0, r3
 8008f86:	3714      	adds	r7, #20
 8008f88:	46bd      	mov	sp, r7
 8008f8a:	bd90      	pop	{r4, r7, pc}

08008f8c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008f8c:	b580      	push	{r7, lr}
 8008f8e:	b082      	sub	sp, #8
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	6078      	str	r0, [r7, #4]
 8008f94:	460b      	mov	r3, r1
 8008f96:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008f9e:	78fa      	ldrb	r2, [r7, #3]
 8008fa0:	4611      	mov	r1, r2
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	f7f8 ffb7 	bl	8001f16 <HAL_HCD_HC_GetURBState>
 8008fa8:	4603      	mov	r3, r0
}
 8008faa:	4618      	mov	r0, r3
 8008fac:	3708      	adds	r7, #8
 8008fae:	46bd      	mov	sp, r7
 8008fb0:	bd80      	pop	{r7, pc}

08008fb2 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8008fb2:	b580      	push	{r7, lr}
 8008fb4:	b082      	sub	sp, #8
 8008fb6:	af00      	add	r7, sp, #0
 8008fb8:	6078      	str	r0, [r7, #4]
 8008fba:	460b      	mov	r3, r1
 8008fbc:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8008fc4:	2b01      	cmp	r3, #1
 8008fc6:	d103      	bne.n	8008fd0 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8008fc8:	78fb      	ldrb	r3, [r7, #3]
 8008fca:	4618      	mov	r0, r3
 8008fcc:	f000 f870 	bl	80090b0 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8008fd0:	20c8      	movs	r0, #200	; 0xc8
 8008fd2:	f7f8 f85f 	bl	8001094 <HAL_Delay>
  return USBH_OK;
 8008fd6:	2300      	movs	r3, #0
}
 8008fd8:	4618      	mov	r0, r3
 8008fda:	3708      	adds	r7, #8
 8008fdc:	46bd      	mov	sp, r7
 8008fde:	bd80      	pop	{r7, pc}

08008fe0 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8008fe0:	b480      	push	{r7}
 8008fe2:	b085      	sub	sp, #20
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	6078      	str	r0, [r7, #4]
 8008fe8:	460b      	mov	r3, r1
 8008fea:	70fb      	strb	r3, [r7, #3]
 8008fec:	4613      	mov	r3, r2
 8008fee:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008ff6:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8008ff8:	78fb      	ldrb	r3, [r7, #3]
 8008ffa:	68fa      	ldr	r2, [r7, #12]
 8008ffc:	212c      	movs	r1, #44	; 0x2c
 8008ffe:	fb01 f303 	mul.w	r3, r1, r3
 8009002:	4413      	add	r3, r2
 8009004:	333b      	adds	r3, #59	; 0x3b
 8009006:	781b      	ldrb	r3, [r3, #0]
 8009008:	2b00      	cmp	r3, #0
 800900a:	d009      	beq.n	8009020 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800900c:	78fb      	ldrb	r3, [r7, #3]
 800900e:	68fa      	ldr	r2, [r7, #12]
 8009010:	212c      	movs	r1, #44	; 0x2c
 8009012:	fb01 f303 	mul.w	r3, r1, r3
 8009016:	4413      	add	r3, r2
 8009018:	3354      	adds	r3, #84	; 0x54
 800901a:	78ba      	ldrb	r2, [r7, #2]
 800901c:	701a      	strb	r2, [r3, #0]
 800901e:	e008      	b.n	8009032 <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8009020:	78fb      	ldrb	r3, [r7, #3]
 8009022:	68fa      	ldr	r2, [r7, #12]
 8009024:	212c      	movs	r1, #44	; 0x2c
 8009026:	fb01 f303 	mul.w	r3, r1, r3
 800902a:	4413      	add	r3, r2
 800902c:	3355      	adds	r3, #85	; 0x55
 800902e:	78ba      	ldrb	r2, [r7, #2]
 8009030:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8009032:	2300      	movs	r3, #0
}
 8009034:	4618      	mov	r0, r3
 8009036:	3714      	adds	r7, #20
 8009038:	46bd      	mov	sp, r7
 800903a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800903e:	4770      	bx	lr

08009040 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8009040:	b580      	push	{r7, lr}
 8009042:	b082      	sub	sp, #8
 8009044:	af00      	add	r7, sp, #0
 8009046:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8009048:	6878      	ldr	r0, [r7, #4]
 800904a:	f7f8 f823 	bl	8001094 <HAL_Delay>
}
 800904e:	bf00      	nop
 8009050:	3708      	adds	r7, #8
 8009052:	46bd      	mov	sp, r7
 8009054:	bd80      	pop	{r7, pc}
	...

08009058 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009058:	b480      	push	{r7}
 800905a:	b085      	sub	sp, #20
 800905c:	af00      	add	r7, sp, #0
 800905e:	4603      	mov	r3, r0
 8009060:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009062:	2300      	movs	r3, #0
 8009064:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009066:	79fb      	ldrb	r3, [r7, #7]
 8009068:	2b03      	cmp	r3, #3
 800906a:	d817      	bhi.n	800909c <USBH_Get_USB_Status+0x44>
 800906c:	a201      	add	r2, pc, #4	; (adr r2, 8009074 <USBH_Get_USB_Status+0x1c>)
 800906e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009072:	bf00      	nop
 8009074:	08009085 	.word	0x08009085
 8009078:	0800908b 	.word	0x0800908b
 800907c:	08009091 	.word	0x08009091
 8009080:	08009097 	.word	0x08009097
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8009084:	2300      	movs	r3, #0
 8009086:	73fb      	strb	r3, [r7, #15]
    break;
 8009088:	e00b      	b.n	80090a2 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800908a:	2302      	movs	r3, #2
 800908c:	73fb      	strb	r3, [r7, #15]
    break;
 800908e:	e008      	b.n	80090a2 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8009090:	2301      	movs	r3, #1
 8009092:	73fb      	strb	r3, [r7, #15]
    break;
 8009094:	e005      	b.n	80090a2 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8009096:	2302      	movs	r3, #2
 8009098:	73fb      	strb	r3, [r7, #15]
    break;
 800909a:	e002      	b.n	80090a2 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800909c:	2302      	movs	r3, #2
 800909e:	73fb      	strb	r3, [r7, #15]
    break;
 80090a0:	bf00      	nop
  }
  return usb_status;
 80090a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80090a4:	4618      	mov	r0, r3
 80090a6:	3714      	adds	r7, #20
 80090a8:	46bd      	mov	sp, r7
 80090aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ae:	4770      	bx	lr

080090b0 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 80090b0:	b580      	push	{r7, lr}
 80090b2:	b084      	sub	sp, #16
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	4603      	mov	r3, r0
 80090b8:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 80090ba:	79fb      	ldrb	r3, [r7, #7]
 80090bc:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 80090be:	79fb      	ldrb	r3, [r7, #7]
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d102      	bne.n	80090ca <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 80090c4:	2300      	movs	r3, #0
 80090c6:	73fb      	strb	r3, [r7, #15]
 80090c8:	e001      	b.n	80090ce <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 80090ca:	2301      	movs	r3, #1
 80090cc:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 80090ce:	7bfb      	ldrb	r3, [r7, #15]
 80090d0:	461a      	mov	r2, r3
 80090d2:	2101      	movs	r1, #1
 80090d4:	4803      	ldr	r0, [pc, #12]	; (80090e4 <MX_DriverVbusFS+0x34>)
 80090d6:	f7f8 fb41 	bl	800175c <HAL_GPIO_WritePin>
}
 80090da:	bf00      	nop
 80090dc:	3710      	adds	r7, #16
 80090de:	46bd      	mov	sp, r7
 80090e0:	bd80      	pop	{r7, pc}
 80090e2:	bf00      	nop
 80090e4:	40020800 	.word	0x40020800

080090e8 <__errno>:
 80090e8:	4b01      	ldr	r3, [pc, #4]	; (80090f0 <__errno+0x8>)
 80090ea:	6818      	ldr	r0, [r3, #0]
 80090ec:	4770      	bx	lr
 80090ee:	bf00      	nop
 80090f0:	20000030 	.word	0x20000030

080090f4 <__libc_init_array>:
 80090f4:	b570      	push	{r4, r5, r6, lr}
 80090f6:	4d0d      	ldr	r5, [pc, #52]	; (800912c <__libc_init_array+0x38>)
 80090f8:	4c0d      	ldr	r4, [pc, #52]	; (8009130 <__libc_init_array+0x3c>)
 80090fa:	1b64      	subs	r4, r4, r5
 80090fc:	10a4      	asrs	r4, r4, #2
 80090fe:	2600      	movs	r6, #0
 8009100:	42a6      	cmp	r6, r4
 8009102:	d109      	bne.n	8009118 <__libc_init_array+0x24>
 8009104:	4d0b      	ldr	r5, [pc, #44]	; (8009134 <__libc_init_array+0x40>)
 8009106:	4c0c      	ldr	r4, [pc, #48]	; (8009138 <__libc_init_array+0x44>)
 8009108:	f000 f92e 	bl	8009368 <_init>
 800910c:	1b64      	subs	r4, r4, r5
 800910e:	10a4      	asrs	r4, r4, #2
 8009110:	2600      	movs	r6, #0
 8009112:	42a6      	cmp	r6, r4
 8009114:	d105      	bne.n	8009122 <__libc_init_array+0x2e>
 8009116:	bd70      	pop	{r4, r5, r6, pc}
 8009118:	f855 3b04 	ldr.w	r3, [r5], #4
 800911c:	4798      	blx	r3
 800911e:	3601      	adds	r6, #1
 8009120:	e7ee      	b.n	8009100 <__libc_init_array+0xc>
 8009122:	f855 3b04 	ldr.w	r3, [r5], #4
 8009126:	4798      	blx	r3
 8009128:	3601      	adds	r6, #1
 800912a:	e7f2      	b.n	8009112 <__libc_init_array+0x1e>
 800912c:	080093a4 	.word	0x080093a4
 8009130:	080093a4 	.word	0x080093a4
 8009134:	080093a4 	.word	0x080093a4
 8009138:	080093a8 	.word	0x080093a8

0800913c <malloc>:
 800913c:	4b02      	ldr	r3, [pc, #8]	; (8009148 <malloc+0xc>)
 800913e:	4601      	mov	r1, r0
 8009140:	6818      	ldr	r0, [r3, #0]
 8009142:	f000 b87f 	b.w	8009244 <_malloc_r>
 8009146:	bf00      	nop
 8009148:	20000030 	.word	0x20000030

0800914c <free>:
 800914c:	4b02      	ldr	r3, [pc, #8]	; (8009158 <free+0xc>)
 800914e:	4601      	mov	r1, r0
 8009150:	6818      	ldr	r0, [r3, #0]
 8009152:	f000 b80b 	b.w	800916c <_free_r>
 8009156:	bf00      	nop
 8009158:	20000030 	.word	0x20000030

0800915c <memset>:
 800915c:	4402      	add	r2, r0
 800915e:	4603      	mov	r3, r0
 8009160:	4293      	cmp	r3, r2
 8009162:	d100      	bne.n	8009166 <memset+0xa>
 8009164:	4770      	bx	lr
 8009166:	f803 1b01 	strb.w	r1, [r3], #1
 800916a:	e7f9      	b.n	8009160 <memset+0x4>

0800916c <_free_r>:
 800916c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800916e:	2900      	cmp	r1, #0
 8009170:	d044      	beq.n	80091fc <_free_r+0x90>
 8009172:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009176:	9001      	str	r0, [sp, #4]
 8009178:	2b00      	cmp	r3, #0
 800917a:	f1a1 0404 	sub.w	r4, r1, #4
 800917e:	bfb8      	it	lt
 8009180:	18e4      	addlt	r4, r4, r3
 8009182:	f000 f8e3 	bl	800934c <__malloc_lock>
 8009186:	4a1e      	ldr	r2, [pc, #120]	; (8009200 <_free_r+0x94>)
 8009188:	9801      	ldr	r0, [sp, #4]
 800918a:	6813      	ldr	r3, [r2, #0]
 800918c:	b933      	cbnz	r3, 800919c <_free_r+0x30>
 800918e:	6063      	str	r3, [r4, #4]
 8009190:	6014      	str	r4, [r2, #0]
 8009192:	b003      	add	sp, #12
 8009194:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009198:	f000 b8de 	b.w	8009358 <__malloc_unlock>
 800919c:	42a3      	cmp	r3, r4
 800919e:	d908      	bls.n	80091b2 <_free_r+0x46>
 80091a0:	6825      	ldr	r5, [r4, #0]
 80091a2:	1961      	adds	r1, r4, r5
 80091a4:	428b      	cmp	r3, r1
 80091a6:	bf01      	itttt	eq
 80091a8:	6819      	ldreq	r1, [r3, #0]
 80091aa:	685b      	ldreq	r3, [r3, #4]
 80091ac:	1949      	addeq	r1, r1, r5
 80091ae:	6021      	streq	r1, [r4, #0]
 80091b0:	e7ed      	b.n	800918e <_free_r+0x22>
 80091b2:	461a      	mov	r2, r3
 80091b4:	685b      	ldr	r3, [r3, #4]
 80091b6:	b10b      	cbz	r3, 80091bc <_free_r+0x50>
 80091b8:	42a3      	cmp	r3, r4
 80091ba:	d9fa      	bls.n	80091b2 <_free_r+0x46>
 80091bc:	6811      	ldr	r1, [r2, #0]
 80091be:	1855      	adds	r5, r2, r1
 80091c0:	42a5      	cmp	r5, r4
 80091c2:	d10b      	bne.n	80091dc <_free_r+0x70>
 80091c4:	6824      	ldr	r4, [r4, #0]
 80091c6:	4421      	add	r1, r4
 80091c8:	1854      	adds	r4, r2, r1
 80091ca:	42a3      	cmp	r3, r4
 80091cc:	6011      	str	r1, [r2, #0]
 80091ce:	d1e0      	bne.n	8009192 <_free_r+0x26>
 80091d0:	681c      	ldr	r4, [r3, #0]
 80091d2:	685b      	ldr	r3, [r3, #4]
 80091d4:	6053      	str	r3, [r2, #4]
 80091d6:	4421      	add	r1, r4
 80091d8:	6011      	str	r1, [r2, #0]
 80091da:	e7da      	b.n	8009192 <_free_r+0x26>
 80091dc:	d902      	bls.n	80091e4 <_free_r+0x78>
 80091de:	230c      	movs	r3, #12
 80091e0:	6003      	str	r3, [r0, #0]
 80091e2:	e7d6      	b.n	8009192 <_free_r+0x26>
 80091e4:	6825      	ldr	r5, [r4, #0]
 80091e6:	1961      	adds	r1, r4, r5
 80091e8:	428b      	cmp	r3, r1
 80091ea:	bf04      	itt	eq
 80091ec:	6819      	ldreq	r1, [r3, #0]
 80091ee:	685b      	ldreq	r3, [r3, #4]
 80091f0:	6063      	str	r3, [r4, #4]
 80091f2:	bf04      	itt	eq
 80091f4:	1949      	addeq	r1, r1, r5
 80091f6:	6021      	streq	r1, [r4, #0]
 80091f8:	6054      	str	r4, [r2, #4]
 80091fa:	e7ca      	b.n	8009192 <_free_r+0x26>
 80091fc:	b003      	add	sp, #12
 80091fe:	bd30      	pop	{r4, r5, pc}
 8009200:	20000930 	.word	0x20000930

08009204 <sbrk_aligned>:
 8009204:	b570      	push	{r4, r5, r6, lr}
 8009206:	4e0e      	ldr	r6, [pc, #56]	; (8009240 <sbrk_aligned+0x3c>)
 8009208:	460c      	mov	r4, r1
 800920a:	6831      	ldr	r1, [r6, #0]
 800920c:	4605      	mov	r5, r0
 800920e:	b911      	cbnz	r1, 8009216 <sbrk_aligned+0x12>
 8009210:	f000 f88c 	bl	800932c <_sbrk_r>
 8009214:	6030      	str	r0, [r6, #0]
 8009216:	4621      	mov	r1, r4
 8009218:	4628      	mov	r0, r5
 800921a:	f000 f887 	bl	800932c <_sbrk_r>
 800921e:	1c43      	adds	r3, r0, #1
 8009220:	d00a      	beq.n	8009238 <sbrk_aligned+0x34>
 8009222:	1cc4      	adds	r4, r0, #3
 8009224:	f024 0403 	bic.w	r4, r4, #3
 8009228:	42a0      	cmp	r0, r4
 800922a:	d007      	beq.n	800923c <sbrk_aligned+0x38>
 800922c:	1a21      	subs	r1, r4, r0
 800922e:	4628      	mov	r0, r5
 8009230:	f000 f87c 	bl	800932c <_sbrk_r>
 8009234:	3001      	adds	r0, #1
 8009236:	d101      	bne.n	800923c <sbrk_aligned+0x38>
 8009238:	f04f 34ff 	mov.w	r4, #4294967295
 800923c:	4620      	mov	r0, r4
 800923e:	bd70      	pop	{r4, r5, r6, pc}
 8009240:	20000934 	.word	0x20000934

08009244 <_malloc_r>:
 8009244:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009248:	1ccd      	adds	r5, r1, #3
 800924a:	f025 0503 	bic.w	r5, r5, #3
 800924e:	3508      	adds	r5, #8
 8009250:	2d0c      	cmp	r5, #12
 8009252:	bf38      	it	cc
 8009254:	250c      	movcc	r5, #12
 8009256:	2d00      	cmp	r5, #0
 8009258:	4607      	mov	r7, r0
 800925a:	db01      	blt.n	8009260 <_malloc_r+0x1c>
 800925c:	42a9      	cmp	r1, r5
 800925e:	d905      	bls.n	800926c <_malloc_r+0x28>
 8009260:	230c      	movs	r3, #12
 8009262:	603b      	str	r3, [r7, #0]
 8009264:	2600      	movs	r6, #0
 8009266:	4630      	mov	r0, r6
 8009268:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800926c:	4e2e      	ldr	r6, [pc, #184]	; (8009328 <_malloc_r+0xe4>)
 800926e:	f000 f86d 	bl	800934c <__malloc_lock>
 8009272:	6833      	ldr	r3, [r6, #0]
 8009274:	461c      	mov	r4, r3
 8009276:	bb34      	cbnz	r4, 80092c6 <_malloc_r+0x82>
 8009278:	4629      	mov	r1, r5
 800927a:	4638      	mov	r0, r7
 800927c:	f7ff ffc2 	bl	8009204 <sbrk_aligned>
 8009280:	1c43      	adds	r3, r0, #1
 8009282:	4604      	mov	r4, r0
 8009284:	d14d      	bne.n	8009322 <_malloc_r+0xde>
 8009286:	6834      	ldr	r4, [r6, #0]
 8009288:	4626      	mov	r6, r4
 800928a:	2e00      	cmp	r6, #0
 800928c:	d140      	bne.n	8009310 <_malloc_r+0xcc>
 800928e:	6823      	ldr	r3, [r4, #0]
 8009290:	4631      	mov	r1, r6
 8009292:	4638      	mov	r0, r7
 8009294:	eb04 0803 	add.w	r8, r4, r3
 8009298:	f000 f848 	bl	800932c <_sbrk_r>
 800929c:	4580      	cmp	r8, r0
 800929e:	d13a      	bne.n	8009316 <_malloc_r+0xd2>
 80092a0:	6821      	ldr	r1, [r4, #0]
 80092a2:	3503      	adds	r5, #3
 80092a4:	1a6d      	subs	r5, r5, r1
 80092a6:	f025 0503 	bic.w	r5, r5, #3
 80092aa:	3508      	adds	r5, #8
 80092ac:	2d0c      	cmp	r5, #12
 80092ae:	bf38      	it	cc
 80092b0:	250c      	movcc	r5, #12
 80092b2:	4629      	mov	r1, r5
 80092b4:	4638      	mov	r0, r7
 80092b6:	f7ff ffa5 	bl	8009204 <sbrk_aligned>
 80092ba:	3001      	adds	r0, #1
 80092bc:	d02b      	beq.n	8009316 <_malloc_r+0xd2>
 80092be:	6823      	ldr	r3, [r4, #0]
 80092c0:	442b      	add	r3, r5
 80092c2:	6023      	str	r3, [r4, #0]
 80092c4:	e00e      	b.n	80092e4 <_malloc_r+0xa0>
 80092c6:	6822      	ldr	r2, [r4, #0]
 80092c8:	1b52      	subs	r2, r2, r5
 80092ca:	d41e      	bmi.n	800930a <_malloc_r+0xc6>
 80092cc:	2a0b      	cmp	r2, #11
 80092ce:	d916      	bls.n	80092fe <_malloc_r+0xba>
 80092d0:	1961      	adds	r1, r4, r5
 80092d2:	42a3      	cmp	r3, r4
 80092d4:	6025      	str	r5, [r4, #0]
 80092d6:	bf18      	it	ne
 80092d8:	6059      	strne	r1, [r3, #4]
 80092da:	6863      	ldr	r3, [r4, #4]
 80092dc:	bf08      	it	eq
 80092de:	6031      	streq	r1, [r6, #0]
 80092e0:	5162      	str	r2, [r4, r5]
 80092e2:	604b      	str	r3, [r1, #4]
 80092e4:	4638      	mov	r0, r7
 80092e6:	f104 060b 	add.w	r6, r4, #11
 80092ea:	f000 f835 	bl	8009358 <__malloc_unlock>
 80092ee:	f026 0607 	bic.w	r6, r6, #7
 80092f2:	1d23      	adds	r3, r4, #4
 80092f4:	1af2      	subs	r2, r6, r3
 80092f6:	d0b6      	beq.n	8009266 <_malloc_r+0x22>
 80092f8:	1b9b      	subs	r3, r3, r6
 80092fa:	50a3      	str	r3, [r4, r2]
 80092fc:	e7b3      	b.n	8009266 <_malloc_r+0x22>
 80092fe:	6862      	ldr	r2, [r4, #4]
 8009300:	42a3      	cmp	r3, r4
 8009302:	bf0c      	ite	eq
 8009304:	6032      	streq	r2, [r6, #0]
 8009306:	605a      	strne	r2, [r3, #4]
 8009308:	e7ec      	b.n	80092e4 <_malloc_r+0xa0>
 800930a:	4623      	mov	r3, r4
 800930c:	6864      	ldr	r4, [r4, #4]
 800930e:	e7b2      	b.n	8009276 <_malloc_r+0x32>
 8009310:	4634      	mov	r4, r6
 8009312:	6876      	ldr	r6, [r6, #4]
 8009314:	e7b9      	b.n	800928a <_malloc_r+0x46>
 8009316:	230c      	movs	r3, #12
 8009318:	603b      	str	r3, [r7, #0]
 800931a:	4638      	mov	r0, r7
 800931c:	f000 f81c 	bl	8009358 <__malloc_unlock>
 8009320:	e7a1      	b.n	8009266 <_malloc_r+0x22>
 8009322:	6025      	str	r5, [r4, #0]
 8009324:	e7de      	b.n	80092e4 <_malloc_r+0xa0>
 8009326:	bf00      	nop
 8009328:	20000930 	.word	0x20000930

0800932c <_sbrk_r>:
 800932c:	b538      	push	{r3, r4, r5, lr}
 800932e:	4d06      	ldr	r5, [pc, #24]	; (8009348 <_sbrk_r+0x1c>)
 8009330:	2300      	movs	r3, #0
 8009332:	4604      	mov	r4, r0
 8009334:	4608      	mov	r0, r1
 8009336:	602b      	str	r3, [r5, #0]
 8009338:	f7f7 fdc8 	bl	8000ecc <_sbrk>
 800933c:	1c43      	adds	r3, r0, #1
 800933e:	d102      	bne.n	8009346 <_sbrk_r+0x1a>
 8009340:	682b      	ldr	r3, [r5, #0]
 8009342:	b103      	cbz	r3, 8009346 <_sbrk_r+0x1a>
 8009344:	6023      	str	r3, [r4, #0]
 8009346:	bd38      	pop	{r3, r4, r5, pc}
 8009348:	20000938 	.word	0x20000938

0800934c <__malloc_lock>:
 800934c:	4801      	ldr	r0, [pc, #4]	; (8009354 <__malloc_lock+0x8>)
 800934e:	f000 b809 	b.w	8009364 <__retarget_lock_acquire_recursive>
 8009352:	bf00      	nop
 8009354:	2000093c 	.word	0x2000093c

08009358 <__malloc_unlock>:
 8009358:	4801      	ldr	r0, [pc, #4]	; (8009360 <__malloc_unlock+0x8>)
 800935a:	f000 b804 	b.w	8009366 <__retarget_lock_release_recursive>
 800935e:	bf00      	nop
 8009360:	2000093c 	.word	0x2000093c

08009364 <__retarget_lock_acquire_recursive>:
 8009364:	4770      	bx	lr

08009366 <__retarget_lock_release_recursive>:
 8009366:	4770      	bx	lr

08009368 <_init>:
 8009368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800936a:	bf00      	nop
 800936c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800936e:	bc08      	pop	{r3}
 8009370:	469e      	mov	lr, r3
 8009372:	4770      	bx	lr

08009374 <_fini>:
 8009374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009376:	bf00      	nop
 8009378:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800937a:	bc08      	pop	{r3}
 800937c:	469e      	mov	lr, r3
 800937e:	4770      	bx	lr
