#define PCM2L_32k_FIFO_SA 0xa2000000
#define PCM2R_32k_FIFO_SA 0xa3000000
#define PCM2L_32k_FIFO_SZ 0x700000
#define PCM2R_32k_FIFO_SZ 0x700000
#define PCM2L_32k_FIFO_EA PCM2L_32k_FIFO_SA+PCM2L_32k_FIFO_SZ
#define PCM2R_32k_FIFO_EA PCM2R_32k_FIFO_SA+PCM2R_32k_FIFO_SZ
#define PCM2L_32k_FIFO_RP PCM2L_32k_FIFO_SA
#define PCM2R_32k_FIFO_RP PCM2R_32k_FIFO_SA
#define PCM2L_32k_FIFO_WP PCM2L_32k_FIFO_EA+0x100
#define PCM2R_32k_FIFO_WP PCM2R_32k_FIFO_EA+0x100
#define PCM2L_44k_FIFO_SA 0xa2000000
#define PCM2R_44k_FIFO_SA 0xa3000000
#define PCM2L_44k_FIFO_SZ 0x700000
#define PCM2R_44k_FIFO_SZ 0x700000
#define PCM2L_44k_FIFO_EA PCM2L_44k_FIFO_SA+PCM2L_44k_FIFO_SZ
#define PCM2R_44k_FIFO_EA PCM2R_44k_FIFO_SA+PCM2R_44k_FIFO_SZ
#define PCM2L_44k_FIFO_RP PCM2L_44k_FIFO_SA
#define PCM2R_44k_FIFO_RP PCM2R_44k_FIFO_SA
#define PCM2L_44k_FIFO_WP PCM2L_44k_FIFO_EA+0x100
#define PCM2R_44k_FIFO_WP PCM2R_44k_FIFO_EA+0x100
#define PCM2L_48k_FIFO_SA 0xa2000000
#define PCM2R_48k_FIFO_SA 0xa3000000
#define PCM2L_48k_FIFO_SZ 0x700000
#define PCM2R_48k_FIFO_SZ 0x700000
#define PCM2L_48k_FIFO_EA PCM2L_48k_FIFO_SA+PCM2L_48k_FIFO_SZ
#define PCM2R_48k_FIFO_EA PCM2R_48k_FIFO_SA+PCM2R_48k_FIFO_SZ
#define PCM2L_48k_FIFO_RP PCM2L_48k_FIFO_SA
#define PCM2R_48k_FIFO_RP PCM2R_48k_FIFO_SA
#define PCM2L_48k_FIFO_WP PCM2L_48k_FIFO_EA+0x100
#define PCM2R_48k_FIFO_WP PCM2R_48k_FIFO_EA+0x100
#define PCM2L_88k_FIFO_SA 0xa2000000
#define PCM2R_88k_FIFO_SA 0xa3000000
#define PCM2L_88k_FIFO_SZ 0x700000
#define PCM2R_88k_FIFO_SZ 0x700000
#define PCM2L_88k_FIFO_EA PCM2L_88k_FIFO_SA+PCM2L_88k_FIFO_SZ
#define PCM2R_88k_FIFO_EA PCM2R_88k_FIFO_SA+PCM2R_88k_FIFO_SZ
#define PCM2L_88k_FIFO_RP PCM2L_88k_FIFO_SA
#define PCM2R_88k_FIFO_RP PCM2R_88k_FIFO_SA
#define PCM2L_88k_FIFO_WP PCM2L_88k_FIFO_EA+0x100
#define PCM2R_88k_FIFO_WP PCM2R_88k_FIFO_EA+0x100
#define PCM2L_96k_FIFO_SA 0xa2000000
#define PCM2R_96k_FIFO_SA 0xa3000000
#define PCM2L_96k_FIFO_SZ 0x700000
#define PCM2R_96k_FIFO_SZ 0x700000
#define PCM2L_96k_FIFO_EA PCM2L_96k_FIFO_SA+PCM2L_96k_FIFO_SZ
#define PCM2R_96k_FIFO_EA PCM2R_96k_FIFO_SA+PCM2R_96k_FIFO_SZ
#define PCM2L_96k_FIFO_RP PCM2L_96k_FIFO_SA
#define PCM2R_96k_FIFO_RP PCM2R_96k_FIFO_SA
#define PCM2L_96k_FIFO_WP PCM2L_96k_FIFO_EA+0x100
#define PCM2R_96k_FIFO_WP PCM2R_96k_FIFO_EA+0x100
#define PCM2L_176k_FIFO_SA 0xa2000000
#define PCM2R_176k_FIFO_SA 0xa3000000
#define PCM2L_176k_FIFO_SZ 0x700000
#define PCM2R_176k_FIFO_SZ 0x700000
#define PCM2L_176k_FIFO_EA PCM2L_176k_FIFO_SA+PCM2L_176k_FIFO_SZ
#define PCM2R_176k_FIFO_EA PCM2R_176k_FIFO_SA+PCM2R_176k_FIFO_SZ
#define PCM2L_176k_FIFO_RP PCM2L_176k_FIFO_SA
#define PCM2R_176k_FIFO_RP PCM2R_176k_FIFO_SA
#define PCM2L_176k_FIFO_WP PCM2L_176k_FIFO_EA+0x100
#define PCM2R_176k_FIFO_WP PCM2R_176k_FIFO_EA+0x100
#define PCM2L_192k_FIFO_SA 0xa2000000
#define PCM2R_192k_FIFO_SA 0xa3000000
#define PCM2L_192k_FIFO_SZ 0x700000
#define PCM2R_192k_FIFO_SZ 0x700000
#define PCM2L_192k_FIFO_EA PCM2L_192k_FIFO_SA+PCM2L_192k_FIFO_SZ
#define PCM2R_192k_FIFO_EA PCM2R_192k_FIFO_SA+PCM2R_192k_FIFO_SZ
#define PCM2L_192k_FIFO_RP PCM2L_192k_FIFO_SA
#define PCM2R_192k_FIFO_RP PCM2R_192k_FIFO_SA
#define PCM2L_192k_FIFO_WP PCM2L_192k_FIFO_EA+0x100
#define PCM2R_192k_FIFO_WP PCM2R_192k_FIFO_EA+0x100

#define RAW_32k_FIFO_SA 0xa4000000
#define RAW_32k_FIFO_SZ 0x1000000
#define RAW_32k_FIFO_EA RAW_32k_FIFO_SA+RAW_32k_FIFO_SZ
#define RAW_32k_FIFO_RP RAW_32k_FIFO_SA
#define RAW_32k_FIFO_WP RAW_32k_FIFO_EA+0x100
#define RAW_44k_FIFO_SA 0xa4000000
#define RAW_44k_FIFO_SZ 0x1000000
#define RAW_44k_FIFO_EA RAW_44k_FIFO_SA+RAW_44k_FIFO_SZ
#define RAW_44k_FIFO_RP RAW_44k_FIFO_SA
#define RAW_44k_FIFO_WP RAW_44k_FIFO_EA+0x100
#define RAW_48k_FIFO_SA 0xa4000000
#define RAW_48k_FIFO_SZ 0x1000000
#define RAW_48k_FIFO_EA RAW_48k_FIFO_SA+RAW_48k_FIFO_SZ
#define RAW_48k_FIFO_RP RAW_48k_FIFO_SA
#define RAW_48k_FIFO_WP RAW_48k_FIFO_EA+0x100
#define RAW_88k_FIFO_SA 0xa4000000
#define RAW_88k_FIFO_SZ 0x1000000
#define RAW_88k_FIFO_EA RAW_88k_FIFO_SA+RAW_88k_FIFO_SZ
#define RAW_88k_FIFO_RP RAW_88k_FIFO_SA
#define RAW_88k_FIFO_WP RAW_88k_FIFO_EA+0x100
#define RAW_96k_FIFO_SA 0xa4000000
#define RAW_96k_FIFO_SZ 0x1000000
#define RAW_96k_FIFO_EA RAW_96k_FIFO_SA+RAW_96k_FIFO_SZ
#define RAW_96k_FIFO_RP RAW_96k_FIFO_SA
#define RAW_96k_FIFO_WP RAW_96k_FIFO_EA+0x100
#define RAW_176k_FIFO_SA 0xa4000000
#define RAW_176k_FIFO_SZ 0x1000000
#define RAW_176k_FIFO_EA RAW_176k_FIFO_SA+RAW_176k_FIFO_SZ
#define RAW_176k_FIFO_RP RAW_176k_FIFO_SA
#define RAW_176k_FIFO_WP RAW_176k_FIFO_EA+0x100
#define RAW_192k_FIFO_SA 0xa4000000
#define RAW_192k_FIFO_SZ 0x1000000
#define RAW_192k_FIFO_EA RAW_192k_FIFO_SA+RAW_192k_FIFO_SZ
#define RAW_192k_FIFO_RP RAW_192k_FIFO_SA
#define RAW_192k_FIFO_WP RAW_192k_FIFO_EA+0x100

#define HBR_FIFO_SA 0xa5000000
#define HBR_FIFO_SIZE 0x1518000
#define HBR_FIFO_EA HBR_FIFO_SA+HBR_FIFO_SIZE
#define HBR_FIFO_RP HBR_FIFO_SA
#define HBR_FIFO_WP HBR_FIFO_EA+0x100
