
OBC_SDK.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fe28  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007f4  0800ffd8  0800ffd8  0001ffd8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080107cc  080107cc  000207cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080107d0  080107d0  000207d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001ec  20000000  080107d4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  000301ec  2**0
                  CONTENTS
  7 .bss          0000801c  200001ec  200001ec  000301ec  2**2
                  ALLOC
  8 ._user_heap_stack 00002000  20008208  20008208  000301ec  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000301ec  2**0
                  CONTENTS, READONLY
 10 .debug_info   000238e6  00000000  00000000  0003021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000517e  00000000  00000000  00053b02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001de0  00000000  00000000  00058c80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001b88  00000000  00000000  0005aa60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0000b894  00000000  00000000  0005c5e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002a51c  00000000  00000000  00067e7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000f5b25  00000000  00000000  00092398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  00187ebd  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008d84  00000000  00000000  00187f10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .stab         000000b4  00000000  00000000  00190c94  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      000001c7  00000000  00000000  00190d48  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800ffc0 	.word	0x0800ffc0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001f0 	.word	0x200001f0
 80001ec:	0800ffc0 	.word	0x0800ffc0

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <Main_Task>:
bool LOW_POWER_MODE = 0;

/*
 * @brief Main Task/Thread
 */
void Main_Task(void const * argument){
 8000bc8:	b5b0      	push	{r4, r5, r7, lr}
 8000bca:	b094      	sub	sp, #80	; 0x50
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]

    debug_printf("Starting Main function.\r\n");
 8000bd0:	4848      	ldr	r0, [pc, #288]	; (8000cf4 <Main_Task+0x12c>)
 8000bd2:	f002 fd03 	bl	80035dc <debug_printf>


    //Initialize Mutexes with CMSIS RTOS
    // EPS I2C
    osMutexDef(EPS_I2C_Mutex);
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	64fb      	str	r3, [r7, #76]	; 0x4c
    EPS_I2C_Mutex = osMutexCreate(osMutex(EPS_I2C_Mutex));
 8000bda:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000bde:	4618      	mov	r0, r3
 8000be0:	f009 fc9b 	bl	800a51a <osMutexCreate>
 8000be4:	4603      	mov	r3, r0
 8000be6:	4a44      	ldr	r2, [pc, #272]	; (8000cf8 <Main_Task+0x130>)
 8000be8:	6013      	str	r3, [r2, #0]

    // UART
    osMutexDef(UART_Mutex);
 8000bea:	2300      	movs	r3, #0
 8000bec:	64bb      	str	r3, [r7, #72]	; 0x48
    UART_Mutex = osMutexCreate(osMutex(UART_Mutex));
 8000bee:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f009 fc91 	bl	800a51a <osMutexCreate>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	4a40      	ldr	r2, [pc, #256]	; (8000cfc <Main_Task+0x134>)
 8000bfc:	6013      	str	r3, [r2, #0]

    // I2C Errors
    osMutexDef(Num_I2C_Errors_Mutex);
 8000bfe:	2300      	movs	r3, #0
 8000c00:	647b      	str	r3, [r7, #68]	; 0x44
    Num_I2C_Errors_Mutex = osMutexCreate(osMutex(Num_I2C_Errors_Mutex));
 8000c02:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000c06:	4618      	mov	r0, r3
 8000c08:	f009 fc87 	bl	800a51a <osMutexCreate>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	4a3c      	ldr	r2, [pc, #240]	; (8000d00 <Main_Task+0x138>)
 8000c10:	6013      	str	r3, [r2, #0]

    // Battery
    osMutexDef(Battery_Capacity_Mutex);
 8000c12:	2300      	movs	r3, #0
 8000c14:	643b      	str	r3, [r7, #64]	; 0x40
    Battery_Capacity_Mutex = osMutexCreate(osMutex(Battery_Capacity_Mutex));
 8000c16:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f009 fc7d 	bl	800a51a <osMutexCreate>
 8000c20:	4603      	mov	r3, r0
 8000c22:	4a38      	ldr	r2, [pc, #224]	; (8000d04 <Main_Task+0x13c>)
 8000c24:	6013      	str	r3, [r2, #0]

    // ADCS
    osMutexDef(ADCS_Active_Mutex);
 8000c26:	2300      	movs	r3, #0
 8000c28:	63fb      	str	r3, [r7, #60]	; 0x3c
    ADCS_Active_Mutex = osMutexCreate(osMutex(ADCS_Active_Mutex));
 8000c2a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f009 fc73 	bl	800a51a <osMutexCreate>
 8000c34:	4603      	mov	r3, r0
 8000c36:	4a34      	ldr	r2, [pc, #208]	; (8000d08 <Main_Task+0x140>)
 8000c38:	6013      	str	r3, [r2, #0]

    // Low Power
    osMutexDef(Low_Power_Mode_Mutex);
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	63bb      	str	r3, [r7, #56]	; 0x38
    Low_Power_Mode_Mutex = osMutexCreate(osMutex(Low_Power_Mode_Mutex));
 8000c3e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000c42:	4618      	mov	r0, r3
 8000c44:	f009 fc69 	bl	800a51a <osMutexCreate>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	4a30      	ldr	r2, [pc, #192]	; (8000d0c <Main_Task+0x144>)
 8000c4c:	6013      	str	r3, [r2, #0]

    // UHF
    osMutexDef(UHF_UART_Mutex);
 8000c4e:	2300      	movs	r3, #0
 8000c50:	637b      	str	r3, [r7, #52]	; 0x34
    UHF_UART_Mutex = osMutexCreate(osMutex(UHF_UART_Mutex));
 8000c52:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000c56:	4618      	mov	r0, r3
 8000c58:	f009 fc5f 	bl	800a51a <osMutexCreate>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	4a2c      	ldr	r2, [pc, #176]	; (8000d10 <Main_Task+0x148>)
 8000c60:	6013      	str	r3, [r2, #0]


    // Power on UHF code goes here
    enable_UHF();
 8000c62:	f001 f899 	bl	8001d98 <enable_UHF>
    debug_printf("Commanding EPS to enable UHF");
 8000c66:	482b      	ldr	r0, [pc, #172]	; (8000d14 <Main_Task+0x14c>)
 8000c68:	f002 fcb8 	bl	80035dc <debug_printf>

    // Turns on SDR/Payload
    enable_Payload();
 8000c6c:	f001 f870 	bl	8001d50 <enable_Payload>
    debug_printf("Commanding EPS to enable payload");
 8000c70:	4829      	ldr	r0, [pc, #164]	; (8000d18 <Main_Task+0x150>)
 8000c72:	f002 fcb3 	bl	80035dc <debug_printf>

    // Turns on Boost Board
    enable_Boost_Board();
 8000c76:	f001 f859 	bl	8001d2c <enable_Boost_Board>
    debug_printf("Commanding EPS to enable Boost Board");
 8000c7a:	4828      	ldr	r0, [pc, #160]	; (8000d1c <Main_Task+0x154>)
 8000c7c:	f002 fcae 	bl	80035dc <debug_printf>
    // Magnetometer Deployment is done by the ADCS function

    // Antenna Deployment
    // TODO: Antenna Deployment Function Goes Here (DO NOT RUN WITH ACTUAL ANTENNA UNTIL FLIGHT, IT IS SINGLE USE)
    //DEPLOY_ANTENNA(30);
    debug_printf("Sending 0x1F to I2C slave address 0x33");
 8000c80:	4827      	ldr	r0, [pc, #156]	; (8000d20 <Main_Task+0x158>)
 8000c82:	f002 fcab 	bl	80035dc <debug_printf>

    // Beacon Configuration
    uint8_t initial_beacon_text[] = "Hello, Earth! This is ISU's CySat-1!";
 8000c86:	4b27      	ldr	r3, [pc, #156]	; (8000d24 <Main_Task+0x15c>)
 8000c88:	f107 040c 	add.w	r4, r7, #12
 8000c8c:	461d      	mov	r5, r3
 8000c8e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c90:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c92:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c94:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c96:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000c9a:	6020      	str	r0, [r4, #0]
 8000c9c:	3404      	adds	r4, #4
 8000c9e:	7021      	strb	r1, [r4, #0]
    SET_BEACON_PERIOD(2);
 8000ca0:	2002      	movs	r0, #2
 8000ca2:	f002 fac3 	bl	800322c <SET_BEACON_PERIOD>
    SET_BEACON_TEXT(initial_beacon_text,35);
 8000ca6:	f107 030c 	add.w	r3, r7, #12
 8000caa:	2123      	movs	r1, #35	; 0x23
 8000cac:	4618      	mov	r0, r3
 8000cae:	f002 fb01 	bl	80032b4 <SET_BEACON_TEXT>
    START_BEACON();
 8000cb2:	f002 fa13 	bl	80030dc <START_BEACON>
    // Enable Transparent Mode
    // TODO: Send command to UHF transceiver to enable transparent mode

    // Detumbling Sequence
    // TODO: Detumbling functions (ADCS) go here
    debug_printf("Beginning detumbling sequence");
 8000cb6:	481c      	ldr	r0, [pc, #112]	; (8000d28 <Main_Task+0x160>)
 8000cb8:	f002 fc90 	bl	80035dc <debug_printf>
    * TODO: Create health checks:
    * EPS, ADCS, SDR, OBC, UHF transceiver
    */

    // Flashes the lights to let you know that the startup sequence completed, then starts other threads
    debug_led_green(10,50);
 8000cbc:	2132      	movs	r1, #50	; 0x32
 8000cbe:	200a      	movs	r0, #10
 8000cc0:	f002 fcf2 	bl	80036a8 <debug_led_green>
    debug_led_amber(10,50);
 8000cc4:	2132      	movs	r1, #50	; 0x32
 8000cc6:	200a      	movs	r0, #10
 8000cc8:	f002 fd18 	bl	80036fc <debug_led_amber>



    while(1){
        GREEN_LED_ON();
 8000ccc:	4b17      	ldr	r3, [pc, #92]	; (8000d2c <Main_Task+0x164>)
 8000cce:	695b      	ldr	r3, [r3, #20]
 8000cd0:	4a16      	ldr	r2, [pc, #88]	; (8000d2c <Main_Task+0x164>)
 8000cd2:	f043 0310 	orr.w	r3, r3, #16
 8000cd6:	6153      	str	r3, [r2, #20]
        osDelay(150);
 8000cd8:	2096      	movs	r0, #150	; 0x96
 8000cda:	f009 fc0a 	bl	800a4f2 <osDelay>
        GREEN_LED_OFF();
 8000cde:	4b13      	ldr	r3, [pc, #76]	; (8000d2c <Main_Task+0x164>)
 8000ce0:	695b      	ldr	r3, [r3, #20]
 8000ce2:	4a12      	ldr	r2, [pc, #72]	; (8000d2c <Main_Task+0x164>)
 8000ce4:	f023 0310 	bic.w	r3, r3, #16
 8000ce8:	6153      	str	r3, [r2, #20]
        osDelay(150);
 8000cea:	2096      	movs	r0, #150	; 0x96
 8000cec:	f009 fc01 	bl	800a4f2 <osDelay>
        GREEN_LED_ON();
 8000cf0:	e7ec      	b.n	8000ccc <Main_Task+0x104>
 8000cf2:	bf00      	nop
 8000cf4:	0800ffdc 	.word	0x0800ffdc
 8000cf8:	20000228 	.word	0x20000228
 8000cfc:	2000022c 	.word	0x2000022c
 8000d00:	20000230 	.word	0x20000230
 8000d04:	20000234 	.word	0x20000234
 8000d08:	20000238 	.word	0x20000238
 8000d0c:	2000023c 	.word	0x2000023c
 8000d10:	20000240 	.word	0x20000240
 8000d14:	0800fff8 	.word	0x0800fff8
 8000d18:	08010018 	.word	0x08010018
 8000d1c:	0801003c 	.word	0x0801003c
 8000d20:	08010064 	.word	0x08010064
 8000d24:	080100ac 	.word	0x080100ac
 8000d28:	0801008c 	.word	0x0801008c
 8000d2c:	40020800 	.word	0x40020800

08000d30 <UHF_Rx_Task>:
}

/*
 * @brief main UHF Task/Thread
 */
void UHF_Rx_Task(void const * argument){
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b082      	sub	sp, #8
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
    debug_printf("Starting UHF reception function.\r\n");
 8000d38:	4803      	ldr	r0, [pc, #12]	; (8000d48 <UHF_Rx_Task+0x18>)
 8000d3a:	f002 fc4f 	bl	80035dc <debug_printf>

    //HAL_UART_Receive_IT(&huart6,GroundStationRxBuffer, 4); //These have been moved to main.c where they are declared and defined
    //HAL_UART_Receive_IT(&huart1,GroundStationRxBuffer, 4);

    while(1){
        osDelay(10000); //The actual handleCySatPacket stuff should run in the callback so we shouldn't need this thread at all
 8000d3e:	f242 7010 	movw	r0, #10000	; 0x2710
 8000d42:	f009 fbd6 	bl	800a4f2 <osDelay>
 8000d46:	e7fa      	b.n	8000d3e <UHF_Rx_Task+0xe>
 8000d48:	080100d4 	.word	0x080100d4

08000d4c <UHF_Tx_Task>:
}

/*
 * @brief main UHF Task/Thread
 */
void UHF_Tx_Task(void const * argument){
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
    debug_printf("Starting UHF function.\r\n");
 8000d54:	4804      	ldr	r0, [pc, #16]	; (8000d68 <UHF_Tx_Task+0x1c>)
 8000d56:	f002 fc41 	bl	80035dc <debug_printf>
    // One that checks the transmission buffer every so often and assembles packets from that data, transmitting them
    // Also need a transmission buffer
    // TODO Transmission and reception
    //HAL_StatusTypeDef status;
    //CySat_Packet_t outgoingPacket;
    START_PIPE();
 8000d5a:	f002 fb3d 	bl	80033d8 <START_PIPE>

    while(1){
        //AMBER_LED_ON();
        //HAL_UART_Transmit(&huart6, 1234567890123456789012345678901234567890, 40, 1000);
        //AMBER_LED_OFF();
        osDelay(5000);
 8000d5e:	f241 3088 	movw	r0, #5000	; 0x1388
 8000d62:	f009 fbc6 	bl	800a4f2 <osDelay>
 8000d66:	e7fa      	b.n	8000d5e <UHF_Tx_Task+0x12>
 8000d68:	080100f8 	.word	0x080100f8

08000d6c <ADCS_Task>:


/*
 * @brief main ADCS Task/Thread
 */
void ADCS_Task(void const * argument){
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b084      	sub	sp, #16
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
    debug_printf("Starting ADCS function.\r\n");
 8000d74:	4819      	ldr	r0, [pc, #100]	; (8000ddc <ADCS_Task+0x70>)
 8000d76:	f002 fc31 	bl	80035dc <debug_printf>

    HAL_StatusTypeDef status;
    //status = enable_EPS_Output_1(); //Enabling the boost board is done in the main task
    status = enable_EPS_5v_Bus();
 8000d7a:	f000 ff8f 	bl	8001c9c <enable_EPS_5v_Bus>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	73fb      	strb	r3, [r7, #15]
    status = enable_EPS_LUP_3v();
 8000d82:	f000 ff9d 	bl	8001cc0 <enable_EPS_LUP_3v>
 8000d86:	4603      	mov	r3, r0
 8000d88:	73fb      	strb	r3, [r7, #15]
    status = enable_EPS_LUP_5v();
 8000d8a:	f000 ffa2 	bl	8001cd2 <enable_EPS_LUP_5v>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	73fb      	strb	r3, [r7, #15]
        debug_printf("Pitch did not stay constant!\r\n");
    else if(result == FAULT_Y_RATE)
        debug_printf("Did not go to 0 y-rate and then back up to Y-Thompson rate.\r\n");
        */ //Ask Lexi about this stuff

    osMutexWait(ADCS_Active_Mutex, 500);
 8000d92:	4b13      	ldr	r3, [pc, #76]	; (8000de0 <ADCS_Task+0x74>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	f009 fbca 	bl	800a534 <osMutexWait>
    ADCS_ACTIVE = 1;
 8000da0:	4b10      	ldr	r3, [pc, #64]	; (8000de4 <ADCS_Task+0x78>)
 8000da2:	2201      	movs	r2, #1
 8000da4:	701a      	strb	r2, [r3, #0]
    osMutexRelease(ADCS_Active_Mutex);
 8000da6:	4b0e      	ldr	r3, [pc, #56]	; (8000de0 <ADCS_Task+0x74>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	4618      	mov	r0, r3
 8000dac:	f009 fc12 	bl	800a5d4 <osMutexRelease>
    while(1){
        GREEN_LED_ON();
 8000db0:	4b0d      	ldr	r3, [pc, #52]	; (8000de8 <ADCS_Task+0x7c>)
 8000db2:	695b      	ldr	r3, [r3, #20]
 8000db4:	4a0c      	ldr	r2, [pc, #48]	; (8000de8 <ADCS_Task+0x7c>)
 8000db6:	f043 0310 	orr.w	r3, r3, #16
 8000dba:	6153      	str	r3, [r2, #20]
        osDelay(1000);
 8000dbc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000dc0:	f009 fb97 	bl	800a4f2 <osDelay>
        GREEN_LED_OFF();
 8000dc4:	4b08      	ldr	r3, [pc, #32]	; (8000de8 <ADCS_Task+0x7c>)
 8000dc6:	695b      	ldr	r3, [r3, #20]
 8000dc8:	4a07      	ldr	r2, [pc, #28]	; (8000de8 <ADCS_Task+0x7c>)
 8000dca:	f023 0310 	bic.w	r3, r3, #16
 8000dce:	6153      	str	r3, [r2, #20]
        osDelay(1000);
 8000dd0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000dd4:	f009 fb8d 	bl	800a4f2 <osDelay>
        GREEN_LED_ON();
 8000dd8:	e7ea      	b.n	8000db0 <ADCS_Task+0x44>
 8000dda:	bf00      	nop
 8000ddc:	08010114 	.word	0x08010114
 8000de0:	20000238 	.word	0x20000238
 8000de4:	2000020c 	.word	0x2000020c
 8000de8:	40020800 	.word	0x40020800

08000dec <BatteryCapacity_Task>:
}

/*
 * @brief Task/Thread responsible for calculating battery capacity
 */
void BatteryCapacity_Task(void const * argument){
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b092      	sub	sp, #72	; 0x48
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
    debug_printf("Starting battery capacity function.\r\n");
 8000df4:	4888      	ldr	r0, [pc, #544]	; (8001018 <BatteryCapacity_Task+0x22c>)
 8000df6:	f002 fbf1 	bl	80035dc <debug_printf>
    float y_voltage, y_neg_current, y_pos_current;
    float z_voltage, z_neg_current, z_pos_current;
    float total_input_power;
    float total_output_power;

    uint32_t PreviousWakeTime = osKernelSysTick();
 8000dfa:	f009 fb43 	bl	800a484 <osKernelSysTick>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	60fb      	str	r3, [r7, #12]

    while(1){

        READ_EPS_INPUT_CONDITION(&input_conditions);
 8000e02:	f107 0336 	add.w	r3, r7, #54	; 0x36
 8000e06:	4618      	mov	r0, r3
 8000e08:	f000 fdc4 	bl	8001994 <READ_EPS_INPUT_CONDITION>
        if((input_conditions & 0x20)==0x20){ // Charge Complete
 8000e0c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8000e0e:	f003 0320 	and.w	r3, r3, #32
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d00f      	beq.n	8000e36 <BatteryCapacity_Task+0x4a>
            osMutexWait(Battery_Capacity_Mutex, 500);
 8000e16:	4b81      	ldr	r3, [pc, #516]	; (800101c <BatteryCapacity_Task+0x230>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f009 fb88 	bl	800a534 <osMutexWait>
            BATTERY_CAPACITY = original_battery_capacity;
 8000e24:	4a7e      	ldr	r2, [pc, #504]	; (8001020 <BatteryCapacity_Task+0x234>)
 8000e26:	4b7f      	ldr	r3, [pc, #508]	; (8001024 <BatteryCapacity_Task+0x238>)
 8000e28:	601a      	str	r2, [r3, #0]
            osMutexRelease(Battery_Capacity_Mutex);
 8000e2a:	4b7c      	ldr	r3, [pc, #496]	; (800101c <BatteryCapacity_Task+0x230>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	4618      	mov	r0, r3
 8000e30:	f009 fbd0 	bl	800a5d4 <osMutexRelease>
 8000e34:	e033      	b.n	8000e9e <BatteryCapacity_Task+0xb2>
        }
        else{ // Not Fully Charged
            READ_EPS_5V_CURRENT(&Five_Bus_Current);
 8000e36:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f000 fc72 	bl	8001724 <READ_EPS_5V_CURRENT>
            READ_EPS_3V_CURRENT(&Three_Bus_Current);
 8000e40:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000e44:	4618      	mov	r0, r3
 8000e46:	f000 fc3b 	bl	80016c0 <READ_EPS_3V_CURRENT>

            total_output_power = (5*Five_Bus_Current)+(3*Three_Bus_Current);
 8000e4a:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8000e4e:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8000e52:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000e56:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8000e5a:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8000e5e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000e62:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e66:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
            osMutexWait(Battery_Capacity_Mutex, 500);
 8000e6a:	4b6c      	ldr	r3, [pc, #432]	; (800101c <BatteryCapacity_Task+0x230>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000e72:	4618      	mov	r0, r3
 8000e74:	f009 fb5e 	bl	800a534 <osMutexWait>
            BATTERY_CAPACITY -= total_output_power/3600;
 8000e78:	4b6a      	ldr	r3, [pc, #424]	; (8001024 <BatteryCapacity_Task+0x238>)
 8000e7a:	ed93 7a00 	vldr	s14, [r3]
 8000e7e:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 8000e82:	ed9f 6a69 	vldr	s12, [pc, #420]	; 8001028 <BatteryCapacity_Task+0x23c>
 8000e86:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8000e8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e8e:	4b65      	ldr	r3, [pc, #404]	; (8001024 <BatteryCapacity_Task+0x238>)
 8000e90:	edc3 7a00 	vstr	s15, [r3]
            osMutexRelease(Battery_Capacity_Mutex);
 8000e94:	4b61      	ldr	r3, [pc, #388]	; (800101c <BatteryCapacity_Task+0x230>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f009 fb9b 	bl	800a5d4 <osMutexRelease>
        }

        if((input_conditions & 0x40)==0x40){ // Charge in Progress
 8000e9e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8000ea0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d072      	beq.n	8000f8e <BatteryCapacity_Task+0x1a2>
            READ_EPS_SOLAR_X_VOLTAGE(&x_voltage);
 8000ea8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000eac:	4618      	mov	r0, r3
 8000eae:	f000 fa45 	bl	800133c <READ_EPS_SOLAR_X_VOLTAGE>
            READ_EPS_SOLAR_X_NEG_CURRENT(&x_neg_current);
 8000eb2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	f000 fa72 	bl	80013a0 <READ_EPS_SOLAR_X_NEG_CURRENT>
            READ_EPS_SOLAR_X_POS_CURRENT(&x_pos_current);
 8000ebc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f000 fa9f 	bl	8001404 <READ_EPS_SOLAR_X_POS_CURRENT>

            READ_EPS_SOLAR_Y_VOLTAGE(&y_voltage);
 8000ec6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f000 facc 	bl	8001468 <READ_EPS_SOLAR_Y_VOLTAGE>
            READ_EPS_SOLAR_Y_NEG_CURRENT(&y_neg_current);
 8000ed0:	f107 0320 	add.w	r3, r7, #32
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	f000 faf9 	bl	80014cc <READ_EPS_SOLAR_Y_NEG_CURRENT>
            READ_EPS_SOLAR_Y_POS_CURRENT(&y_pos_current);
 8000eda:	f107 031c 	add.w	r3, r7, #28
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f000 fb26 	bl	8001530 <READ_EPS_SOLAR_Y_POS_CURRENT>

            READ_EPS_SOLAR_Z_VOLTAGE(&z_voltage);
 8000ee4:	f107 0318 	add.w	r3, r7, #24
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f000 fb53 	bl	8001594 <READ_EPS_SOLAR_Z_VOLTAGE>
            READ_EPS_SOLAR_Z_NEG_CURRENT(&z_neg_current);
 8000eee:	f107 0314 	add.w	r3, r7, #20
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f000 fb80 	bl	80015f8 <READ_EPS_SOLAR_Z_NEG_CURRENT>
            READ_EPS_SOLAR_Z_POS_CURRENT(&z_pos_current);
 8000ef8:	f107 0310 	add.w	r3, r7, #16
 8000efc:	4618      	mov	r0, r3
 8000efe:	f000 fbad 	bl	800165c <READ_EPS_SOLAR_Z_POS_CURRENT>

            total_input_power = (x_voltage*(x_neg_current+x_pos_current));
 8000f02:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8000f06:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8000f0a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000f0e:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8000f12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f16:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
            total_input_power += (y_voltage*(y_neg_current+y_pos_current));
 8000f1a:	ed97 7a08 	vldr	s14, [r7, #32]
 8000f1e:	edd7 7a07 	vldr	s15, [r7, #28]
 8000f22:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000f26:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8000f2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f2e:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8000f32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f36:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
            total_input_power += (z_voltage*(z_neg_current+z_pos_current));
 8000f3a:	ed97 7a05 	vldr	s14, [r7, #20]
 8000f3e:	edd7 7a04 	vldr	s15, [r7, #16]
 8000f42:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000f46:	edd7 7a06 	vldr	s15, [r7, #24]
 8000f4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f4e:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8000f52:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f56:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40

            osMutexWait(Battery_Capacity_Mutex, 500);
 8000f5a:	4b30      	ldr	r3, [pc, #192]	; (800101c <BatteryCapacity_Task+0x230>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000f62:	4618      	mov	r0, r3
 8000f64:	f009 fae6 	bl	800a534 <osMutexWait>
            BATTERY_CAPACITY += total_input_power/3600;
 8000f68:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8000f6c:	eddf 6a2e 	vldr	s13, [pc, #184]	; 8001028 <BatteryCapacity_Task+0x23c>
 8000f70:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000f74:	4b2b      	ldr	r3, [pc, #172]	; (8001024 <BatteryCapacity_Task+0x238>)
 8000f76:	edd3 7a00 	vldr	s15, [r3]
 8000f7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f7e:	4b29      	ldr	r3, [pc, #164]	; (8001024 <BatteryCapacity_Task+0x238>)
 8000f80:	edc3 7a00 	vstr	s15, [r3]
            osMutexRelease(Battery_Capacity_Mutex);
 8000f84:	4b25      	ldr	r3, [pc, #148]	; (800101c <BatteryCapacity_Task+0x230>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f009 fb23 	bl	800a5d4 <osMutexRelease>
        }
        osMutexWait(Battery_Capacity_Mutex, 500);
 8000f8e:	4b23      	ldr	r3, [pc, #140]	; (800101c <BatteryCapacity_Task+0x230>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000f96:	4618      	mov	r0, r3
 8000f98:	f009 facc 	bl	800a534 <osMutexWait>
        osMutexWait(Low_Power_Mode_Mutex, 500);
 8000f9c:	4b23      	ldr	r3, [pc, #140]	; (800102c <BatteryCapacity_Task+0x240>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f009 fac5 	bl	800a534 <osMutexWait>
        if(BATTERY_CAPACITY < 3){
 8000faa:	4b1e      	ldr	r3, [pc, #120]	; (8001024 <BatteryCapacity_Task+0x238>)
 8000fac:	edd3 7a00 	vldr	s15, [r3]
 8000fb0:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8000fb4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fbc:	d503      	bpl.n	8000fc6 <BatteryCapacity_Task+0x1da>
            LOW_POWER_MODE = 1;
 8000fbe:	4b1c      	ldr	r3, [pc, #112]	; (8001030 <BatteryCapacity_Task+0x244>)
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	701a      	strb	r2, [r3, #0]
 8000fc4:	e015      	b.n	8000ff2 <BatteryCapacity_Task+0x206>
        }
        else if((LOW_POWER_MODE==1)&(BATTERY_CAPACITY>8)){
 8000fc6:	4b1a      	ldr	r3, [pc, #104]	; (8001030 <BatteryCapacity_Task+0x244>)
 8000fc8:	781a      	ldrb	r2, [r3, #0]
 8000fca:	4b16      	ldr	r3, [pc, #88]	; (8001024 <BatteryCapacity_Task+0x238>)
 8000fcc:	edd3 7a00 	vldr	s15, [r3]
 8000fd0:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 8000fd4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fdc:	bfcc      	ite	gt
 8000fde:	2301      	movgt	r3, #1
 8000fe0:	2300      	movle	r3, #0
 8000fe2:	b2db      	uxtb	r3, r3
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	b2db      	uxtb	r3, r3
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d002      	beq.n	8000ff2 <BatteryCapacity_Task+0x206>
            LOW_POWER_MODE = 0;
 8000fec:	4b10      	ldr	r3, [pc, #64]	; (8001030 <BatteryCapacity_Task+0x244>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	701a      	strb	r2, [r3, #0]
        }
        osMutexRelease(Low_Power_Mode_Mutex);
 8000ff2:	4b0e      	ldr	r3, [pc, #56]	; (800102c <BatteryCapacity_Task+0x240>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f009 faec 	bl	800a5d4 <osMutexRelease>
        osMutexRelease(Battery_Capacity_Mutex);
 8000ffc:	4b07      	ldr	r3, [pc, #28]	; (800101c <BatteryCapacity_Task+0x230>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4618      	mov	r0, r3
 8001002:	f009 fae7 	bl	800a5d4 <osMutexRelease>

        osDelayUntil(&PreviousWakeTime, 1000); // Delay for 1 second
 8001006:	f107 030c 	add.w	r3, r7, #12
 800100a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800100e:	4618      	mov	r0, r3
 8001010:	f009 fb21 	bl	800a656 <osDelayUntil>
        READ_EPS_INPUT_CONDITION(&input_conditions);
 8001014:	e6f5      	b.n	8000e02 <BatteryCapacity_Task+0x16>
 8001016:	bf00      	nop
 8001018:	08010130 	.word	0x08010130
 800101c:	20000234 	.word	0x20000234
 8001020:	418f102e 	.word	0x418f102e
 8001024:	20000000 	.word	0x20000000
 8001028:	45610000 	.word	0x45610000
 800102c:	2000023c 	.word	0x2000023c
 8001030:	2000020d 	.word	0x2000020d

08001034 <parseCySatPacket>:
/**
 * @brief Takes in an array containing the cysat packet in byte form and builds a struct from it
 * @param packet: the byte array containing the packet within, with the first byte being the start character
 * @retval The struct representing this CySat packet
 */
CySat_Packet_t parseCySatPacket(uint8_t* packet){
 8001034:	b590      	push	{r4, r7, lr}
 8001036:	b087      	sub	sp, #28
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
 800103c:	6039      	str	r1, [r7, #0]
    CySat_Packet_t cySatPacket;
    cySatPacket.Subsystem_Type = packet[1];
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	785b      	ldrb	r3, [r3, #1]
 8001042:	733b      	strb	r3, [r7, #12]
    cySatPacket.Command = packet[2];
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	789b      	ldrb	r3, [r3, #2]
 8001048:	737b      	strb	r3, [r7, #13]
    cySatPacket.Data_Length = packet[3];
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	78db      	ldrb	r3, [r3, #3]
 800104e:	73bb      	strb	r3, [r7, #14]
    cySatPacket.Data = (uint8_t*) malloc(sizeof(uint8_t) * cySatPacket.Data_Length);
 8001050:	7bbb      	ldrb	r3, [r7, #14]
 8001052:	4618      	mov	r0, r3
 8001054:	f00c f83e 	bl	800d0d4 <malloc>
 8001058:	4603      	mov	r3, r0
 800105a:	613b      	str	r3, [r7, #16]
    memcpy(cySatPacket.Data, packet+4, cySatPacket.Data_Length);
 800105c:	6938      	ldr	r0, [r7, #16]
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	3304      	adds	r3, #4
 8001062:	7bba      	ldrb	r2, [r7, #14]
 8001064:	4619      	mov	r1, r3
 8001066:	f00c f845 	bl	800d0f4 <memcpy>
    cySatPacket.Checksum = packet[cySatPacket.Data_Length+4];
 800106a:	7bbb      	ldrb	r3, [r7, #14]
 800106c:	3304      	adds	r3, #4
 800106e:	683a      	ldr	r2, [r7, #0]
 8001070:	4413      	add	r3, r2
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	753b      	strb	r3, [r7, #20]
    return cySatPacket;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	461c      	mov	r4, r3
 800107a:	f107 030c 	add.w	r3, r7, #12
 800107e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001082:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8001086:	6878      	ldr	r0, [r7, #4]
 8001088:	371c      	adds	r7, #28
 800108a:	46bd      	mov	sp, r7
 800108c:	bd90      	pop	{r4, r7, pc}
	...

08001090 <sendCySatPacket>:
 * @brief Takes in a packet and sends it to the Ground Station via UART serial connection
 * @param packet: A struct representing the CySat packet you wish to send
 * @retval Whether or not the transmission successfully left the satellite (does not know if it reached the ground station)
 * This function will return a 0 if there was no issue, otherwise, there was an error.
 */
HAL_StatusTypeDef sendCySatPacket(CySat_Packet_t packet){
 8001090:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001094:	b089      	sub	sp, #36	; 0x24
 8001096:	af00      	add	r7, sp, #0
 8001098:	1d3b      	adds	r3, r7, #4
 800109a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800109e:	466b      	mov	r3, sp
 80010a0:	461e      	mov	r6, r3
    uint8_t message[packet.Data_Length + 5];
 80010a2:	79bb      	ldrb	r3, [r7, #6]
 80010a4:	1d59      	adds	r1, r3, #5
 80010a6:	1e4b      	subs	r3, r1, #1
 80010a8:	617b      	str	r3, [r7, #20]
 80010aa:	460a      	mov	r2, r1
 80010ac:	2300      	movs	r3, #0
 80010ae:	4690      	mov	r8, r2
 80010b0:	4699      	mov	r9, r3
 80010b2:	f04f 0200 	mov.w	r2, #0
 80010b6:	f04f 0300 	mov.w	r3, #0
 80010ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80010be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80010c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80010c6:	460a      	mov	r2, r1
 80010c8:	2300      	movs	r3, #0
 80010ca:	4614      	mov	r4, r2
 80010cc:	461d      	mov	r5, r3
 80010ce:	f04f 0200 	mov.w	r2, #0
 80010d2:	f04f 0300 	mov.w	r3, #0
 80010d6:	00eb      	lsls	r3, r5, #3
 80010d8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80010dc:	00e2      	lsls	r2, r4, #3
 80010de:	460b      	mov	r3, r1
 80010e0:	3307      	adds	r3, #7
 80010e2:	08db      	lsrs	r3, r3, #3
 80010e4:	00db      	lsls	r3, r3, #3
 80010e6:	ebad 0d03 	sub.w	sp, sp, r3
 80010ea:	466b      	mov	r3, sp
 80010ec:	3300      	adds	r3, #0
 80010ee:	613b      	str	r3, [r7, #16]

    //build byte array
    message[0] = 0xFF; //start byte
 80010f0:	693b      	ldr	r3, [r7, #16]
 80010f2:	22ff      	movs	r2, #255	; 0xff
 80010f4:	701a      	strb	r2, [r3, #0]
    message[1] = packet.Subsystem_Type;
 80010f6:	793a      	ldrb	r2, [r7, #4]
 80010f8:	693b      	ldr	r3, [r7, #16]
 80010fa:	705a      	strb	r2, [r3, #1]
    message[2] = packet.Command;
 80010fc:	797a      	ldrb	r2, [r7, #5]
 80010fe:	693b      	ldr	r3, [r7, #16]
 8001100:	709a      	strb	r2, [r3, #2]
    message[3] = packet.Data_Length;
 8001102:	79ba      	ldrb	r2, [r7, #6]
 8001104:	693b      	ldr	r3, [r7, #16]
 8001106:	70da      	strb	r2, [r3, #3]
    int i;
    for(i = 0; i < packet.Data_Length; i++){
 8001108:	2300      	movs	r3, #0
 800110a:	61bb      	str	r3, [r7, #24]
 800110c:	e00a      	b.n	8001124 <sendCySatPacket+0x94>
        message[i + 4] = packet.Data[i];
 800110e:	68ba      	ldr	r2, [r7, #8]
 8001110:	69bb      	ldr	r3, [r7, #24]
 8001112:	441a      	add	r2, r3
 8001114:	69bb      	ldr	r3, [r7, #24]
 8001116:	3304      	adds	r3, #4
 8001118:	7811      	ldrb	r1, [r2, #0]
 800111a:	693a      	ldr	r2, [r7, #16]
 800111c:	54d1      	strb	r1, [r2, r3]
    for(i = 0; i < packet.Data_Length; i++){
 800111e:	69bb      	ldr	r3, [r7, #24]
 8001120:	3301      	adds	r3, #1
 8001122:	61bb      	str	r3, [r7, #24]
 8001124:	79bb      	ldrb	r3, [r7, #6]
 8001126:	461a      	mov	r2, r3
 8001128:	69bb      	ldr	r3, [r7, #24]
 800112a:	4293      	cmp	r3, r2
 800112c:	dbef      	blt.n	800110e <sendCySatPacket+0x7e>
    }
    message[4 + packet.Data_Length] = packet.Checksum;
 800112e:	79bb      	ldrb	r3, [r7, #6]
 8001130:	3304      	adds	r3, #4
 8001132:	7b39      	ldrb	r1, [r7, #12]
 8001134:	693a      	ldr	r2, [r7, #16]
 8001136:	54d1      	strb	r1, [r2, r3]

    HAL_StatusTypeDef status = HAL_ERROR;
 8001138:	2301      	movs	r3, #1
 800113a:	77fb      	strb	r3, [r7, #31]
    if(packet.Subsystem_Type == OBC_SUBSYSTEM_TYPE){
 800113c:	793b      	ldrb	r3, [r7, #4]
 800113e:	2b0a      	cmp	r3, #10
 8001140:	d10c      	bne.n	800115c <sendCySatPacket+0xcc>
        status = HAL_UART_Transmit(&huart1, message, packet.Data_Length + 5, 1000); //send the message over uart, but timeout after 1s
 8001142:	79bb      	ldrb	r3, [r7, #6]
 8001144:	b29b      	uxth	r3, r3
 8001146:	3305      	adds	r3, #5
 8001148:	b29a      	uxth	r2, r3
 800114a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800114e:	6939      	ldr	r1, [r7, #16]
 8001150:	480d      	ldr	r0, [pc, #52]	; (8001188 <sendCySatPacket+0xf8>)
 8001152:	f006 fd66 	bl	8007c22 <HAL_UART_Transmit>
 8001156:	4603      	mov	r3, r0
 8001158:	77fb      	strb	r3, [r7, #31]
 800115a:	e00e      	b.n	800117a <sendCySatPacket+0xea>
    }
    else if(packet.Subsystem_Type == PAYLOAD_SUBSYSTEM_TYPE){
 800115c:	793b      	ldrb	r3, [r7, #4]
 800115e:	2b28      	cmp	r3, #40	; 0x28
 8001160:	d10b      	bne.n	800117a <sendCySatPacket+0xea>
        status = HAL_UART_Transmit(&huart6, message, packet.Data_Length + 5, 1000); //send the message over uart, but timeout after 1s
 8001162:	79bb      	ldrb	r3, [r7, #6]
 8001164:	b29b      	uxth	r3, r3
 8001166:	3305      	adds	r3, #5
 8001168:	b29a      	uxth	r2, r3
 800116a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800116e:	6939      	ldr	r1, [r7, #16]
 8001170:	4806      	ldr	r0, [pc, #24]	; (800118c <sendCySatPacket+0xfc>)
 8001172:	f006 fd56 	bl	8007c22 <HAL_UART_Transmit>
 8001176:	4603      	mov	r3, r0
 8001178:	77fb      	strb	r3, [r7, #31]
    }
    return status;
 800117a:	7ffb      	ldrb	r3, [r7, #31]
 800117c:	46b5      	mov	sp, r6
}
 800117e:	4618      	mov	r0, r3
 8001180:	3724      	adds	r7, #36	; 0x24
 8001182:	46bd      	mov	sp, r7
 8001184:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001188:	200006bc 	.word	0x200006bc
 800118c:	200006fc 	.word	0x200006fc

08001190 <generateCySatChecksum>:
/**
  * @brief Gives you the checksum byte value for a submitted packet
  * @param packet: The packet for which you want to generate a packet
  * @retval The 1 byte packet checksum that has been generated
  */
uint8_t generateCySatChecksum(CySat_Packet_t packet){
 8001190:	b480      	push	{r7}
 8001192:	b089      	sub	sp, #36	; 0x24
 8001194:	af00      	add	r7, sp, #0
 8001196:	1d3b      	adds	r3, r7, #4
 8001198:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    int i;
    uint32_t sum = 0;
 800119c:	2300      	movs	r3, #0
 800119e:	61bb      	str	r3, [r7, #24]

    //add components of the packet together (NOT including the checksum)
    sum += packet.Subsystem_Type;
 80011a0:	793b      	ldrb	r3, [r7, #4]
 80011a2:	461a      	mov	r2, r3
 80011a4:	69bb      	ldr	r3, [r7, #24]
 80011a6:	4413      	add	r3, r2
 80011a8:	61bb      	str	r3, [r7, #24]
    sum += packet.Command;
 80011aa:	797b      	ldrb	r3, [r7, #5]
 80011ac:	461a      	mov	r2, r3
 80011ae:	69bb      	ldr	r3, [r7, #24]
 80011b0:	4413      	add	r3, r2
 80011b2:	61bb      	str	r3, [r7, #24]
    sum += packet.Data_Length;
 80011b4:	79bb      	ldrb	r3, [r7, #6]
 80011b6:	461a      	mov	r2, r3
 80011b8:	69bb      	ldr	r3, [r7, #24]
 80011ba:	4413      	add	r3, r2
 80011bc:	61bb      	str	r3, [r7, #24]
    for(i = 0; i < packet.Data_Length; i++){
 80011be:	2300      	movs	r3, #0
 80011c0:	61fb      	str	r3, [r7, #28]
 80011c2:	e00a      	b.n	80011da <generateCySatChecksum+0x4a>
        sum += packet.Data[i];
 80011c4:	68ba      	ldr	r2, [r7, #8]
 80011c6:	69fb      	ldr	r3, [r7, #28]
 80011c8:	4413      	add	r3, r2
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	461a      	mov	r2, r3
 80011ce:	69bb      	ldr	r3, [r7, #24]
 80011d0:	4413      	add	r3, r2
 80011d2:	61bb      	str	r3, [r7, #24]
    for(i = 0; i < packet.Data_Length; i++){
 80011d4:	69fb      	ldr	r3, [r7, #28]
 80011d6:	3301      	adds	r3, #1
 80011d8:	61fb      	str	r3, [r7, #28]
 80011da:	79bb      	ldrb	r3, [r7, #6]
 80011dc:	461a      	mov	r2, r3
 80011de:	69fb      	ldr	r3, [r7, #28]
 80011e0:	4293      	cmp	r3, r2
 80011e2:	dbef      	blt.n	80011c4 <generateCySatChecksum+0x34>
    }

    //take the lowest 8 bits
    uint8_t byte = (uint8_t) sum & 0xFF;
 80011e4:	69bb      	ldr	r3, [r7, #24]
 80011e6:	75fb      	strb	r3, [r7, #23]

    //subtract from 0xFF
    return 0xFF - byte;
 80011e8:	7dfb      	ldrb	r3, [r7, #23]
 80011ea:	43db      	mvns	r3, r3
 80011ec:	b2db      	uxtb	r3, r3
}
 80011ee:	4618      	mov	r0, r3
 80011f0:	3724      	adds	r7, #36	; 0x24
 80011f2:	46bd      	mov	sp, r7
 80011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f8:	4770      	bx	lr

080011fa <validateCySatChecksum>:
/**
  * @brief Returns if the checksum of a given packet is correct or not
  * @param packet: The packet you have just received and want to check
  * @retval 1 if the checksum is correct for the data in the packet, otherwise it returns a 0
  */
uint8_t validateCySatChecksum(CySat_Packet_t packet){
 80011fa:	b480      	push	{r7}
 80011fc:	b087      	sub	sp, #28
 80011fe:	af00      	add	r7, sp, #0
 8001200:	1d3b      	adds	r3, r7, #4
 8001202:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    int i;
    uint32_t sum = 0;
 8001206:	2300      	movs	r3, #0
 8001208:	613b      	str	r3, [r7, #16]

    //add components of the packet together (INCLUDING the checksum)
    sum += packet.Subsystem_Type;
 800120a:	793b      	ldrb	r3, [r7, #4]
 800120c:	461a      	mov	r2, r3
 800120e:	693b      	ldr	r3, [r7, #16]
 8001210:	4413      	add	r3, r2
 8001212:	613b      	str	r3, [r7, #16]
    sum += packet.Command;
 8001214:	797b      	ldrb	r3, [r7, #5]
 8001216:	461a      	mov	r2, r3
 8001218:	693b      	ldr	r3, [r7, #16]
 800121a:	4413      	add	r3, r2
 800121c:	613b      	str	r3, [r7, #16]
    sum += packet.Data_Length;
 800121e:	79bb      	ldrb	r3, [r7, #6]
 8001220:	461a      	mov	r2, r3
 8001222:	693b      	ldr	r3, [r7, #16]
 8001224:	4413      	add	r3, r2
 8001226:	613b      	str	r3, [r7, #16]
    for(i = 0; i < packet.Data_Length; i++){
 8001228:	2300      	movs	r3, #0
 800122a:	617b      	str	r3, [r7, #20]
 800122c:	e00a      	b.n	8001244 <validateCySatChecksum+0x4a>
        sum += packet.Data[i];
 800122e:	68ba      	ldr	r2, [r7, #8]
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	4413      	add	r3, r2
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	461a      	mov	r2, r3
 8001238:	693b      	ldr	r3, [r7, #16]
 800123a:	4413      	add	r3, r2
 800123c:	613b      	str	r3, [r7, #16]
    for(i = 0; i < packet.Data_Length; i++){
 800123e:	697b      	ldr	r3, [r7, #20]
 8001240:	3301      	adds	r3, #1
 8001242:	617b      	str	r3, [r7, #20]
 8001244:	79bb      	ldrb	r3, [r7, #6]
 8001246:	461a      	mov	r2, r3
 8001248:	697b      	ldr	r3, [r7, #20]
 800124a:	4293      	cmp	r3, r2
 800124c:	dbef      	blt.n	800122e <validateCySatChecksum+0x34>
    }
    sum += packet.Checksum;
 800124e:	7b3b      	ldrb	r3, [r7, #12]
 8001250:	461a      	mov	r2, r3
 8001252:	693b      	ldr	r3, [r7, #16]
 8001254:	4413      	add	r3, r2
 8001256:	613b      	str	r3, [r7, #16]

    //if the last 8 bits equal 0xFF, it is correct
    if((sum & 0xFF) == 0xFF){
 8001258:	693b      	ldr	r3, [r7, #16]
 800125a:	b2db      	uxtb	r3, r3
 800125c:	2bff      	cmp	r3, #255	; 0xff
 800125e:	d101      	bne.n	8001264 <validateCySatChecksum+0x6a>
        return 1;
 8001260:	2301      	movs	r3, #1
 8001262:	e000      	b.n	8001266 <validateCySatChecksum+0x6c>
    }
    else{
        return 0;
 8001264:	2300      	movs	r3, #0
    }
}
 8001266:	4618      	mov	r0, r3
 8001268:	371c      	adds	r7, #28
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr
	...

08001274 <READ_EPS_BATTERY_VOLTAGE>:
/**
  * @brief Reads the voltage level of the EPS battery voltage bus and stores the value in the pointed to address
  * @param volt_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_BATTERY_VOLTAGE(float* volt_ptr){
 8001274:	b580      	push	{r7, lr}
 8001276:	b084      	sub	sp, #16
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 800127c:	2301      	movs	r3, #1
 800127e:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 1; //battery voltage command
 8001280:	2301      	movs	r3, #1
 8001282:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001284:	f107 0208 	add.w	r2, r7, #8
 8001288:	7bbb      	ldrb	r3, [r7, #14]
 800128a:	4611      	mov	r1, r2
 800128c:	4618      	mov	r0, r3
 800128e:	f000 fddd 	bl	8001e4c <EPS_READ>
 8001292:	4603      	mov	r3, r0
 8001294:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001296:	7bfb      	ldrb	r3, [r7, #15]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d001      	beq.n	80012a0 <READ_EPS_BATTERY_VOLTAGE+0x2c>
        return status;
 800129c:	7bfb      	ldrb	r3, [r7, #15]
 800129e:	e014      	b.n	80012ca <READ_EPS_BATTERY_VOLTAGE+0x56>
    }
    uint16_t raw_voltage = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 80012a0:	7a3b      	ldrb	r3, [r7, #8]
 80012a2:	b29b      	uxth	r3, r3
 80012a4:	021b      	lsls	r3, r3, #8
 80012a6:	b29a      	uxth	r2, r3
 80012a8:	7a7b      	ldrb	r3, [r7, #9]
 80012aa:	b29b      	uxth	r3, r3
 80012ac:	4413      	add	r3, r2
 80012ae:	81bb      	strh	r3, [r7, #12]
    (*volt_ptr) = 0.0023394775f * (float) raw_voltage; //multiply by the conversion coeff
 80012b0:	89bb      	ldrh	r3, [r7, #12]
 80012b2:	ee07 3a90 	vmov	s15, r3
 80012b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012ba:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80012d4 <READ_EPS_BATTERY_VOLTAGE+0x60>
 80012be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	edc3 7a00 	vstr	s15, [r3]
    //should not be greater than 0.0023394775 * 4095 = 9.58 V
    return status;
 80012c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	3710      	adds	r7, #16
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	3b1951eb 	.word	0x3b1951eb

080012d8 <READ_EPS_BATTERY_CURRENT>:
/**
  * @brief Reads the current level of the EPS battery bus and stores the value in the pointed to address
  * @param curr_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_BATTERY_CURRENT(float* curr_ptr){
 80012d8:	b580      	push	{r7, lr}
 80012da:	b084      	sub	sp, #16
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 80012e0:	2301      	movs	r3, #1
 80012e2:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 2; //battery current command
 80012e4:	2302      	movs	r3, #2
 80012e6:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 80012e8:	f107 0208 	add.w	r2, r7, #8
 80012ec:	7bbb      	ldrb	r3, [r7, #14]
 80012ee:	4611      	mov	r1, r2
 80012f0:	4618      	mov	r0, r3
 80012f2:	f000 fdab 	bl	8001e4c <EPS_READ>
 80012f6:	4603      	mov	r3, r0
 80012f8:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 80012fa:	7bfb      	ldrb	r3, [r7, #15]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <READ_EPS_BATTERY_CURRENT+0x2c>
        return status;
 8001300:	7bfb      	ldrb	r3, [r7, #15]
 8001302:	e014      	b.n	800132e <READ_EPS_BATTERY_CURRENT+0x56>
    }
    uint16_t raw_value = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001304:	7a3b      	ldrb	r3, [r7, #8]
 8001306:	b29b      	uxth	r3, r3
 8001308:	021b      	lsls	r3, r3, #8
 800130a:	b29a      	uxth	r2, r3
 800130c:	7a7b      	ldrb	r3, [r7, #9]
 800130e:	b29b      	uxth	r3, r3
 8001310:	4413      	add	r3, r2
 8001312:	81bb      	strh	r3, [r7, #12]
    (*curr_ptr) = 0.0030517578f * (float) raw_value; //multiply by the conversion coeff
 8001314:	89bb      	ldrh	r3, [r7, #12]
 8001316:	ee07 3a90 	vmov	s15, r3
 800131a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800131e:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001338 <READ_EPS_BATTERY_CURRENT+0x60>
 8001322:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	edc3 7a00 	vstr	s15, [r3]
    //should not be greater than 0.0030517578f * 4095 = 12.497 A
    return status;
 800132c:	7bfb      	ldrb	r3, [r7, #15]
}
 800132e:	4618      	mov	r0, r3
 8001330:	3710      	adds	r7, #16
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	3b480000 	.word	0x3b480000

0800133c <READ_EPS_SOLAR_X_VOLTAGE>:
/**
  * @brief Reads the voltage of the X-axis in volts and stores the value in the pointed to address
  * @param volt_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_SOLAR_X_VOLTAGE(float* volt_ptr){
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001344:	2301      	movs	r3, #1
 8001346:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 5; //solar panel x-axis voltage command
 8001348:	2305      	movs	r3, #5
 800134a:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 800134c:	f107 0208 	add.w	r2, r7, #8
 8001350:	7bbb      	ldrb	r3, [r7, #14]
 8001352:	4611      	mov	r1, r2
 8001354:	4618      	mov	r0, r3
 8001356:	f000 fd79 	bl	8001e4c <EPS_READ>
 800135a:	4603      	mov	r3, r0
 800135c:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 800135e:	7bfb      	ldrb	r3, [r7, #15]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d001      	beq.n	8001368 <READ_EPS_SOLAR_X_VOLTAGE+0x2c>
        return status;
 8001364:	7bfb      	ldrb	r3, [r7, #15]
 8001366:	e014      	b.n	8001392 <READ_EPS_SOLAR_X_VOLTAGE+0x56>
    }
    uint16_t raw_voltage = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001368:	7a3b      	ldrb	r3, [r7, #8]
 800136a:	b29b      	uxth	r3, r3
 800136c:	021b      	lsls	r3, r3, #8
 800136e:	b29a      	uxth	r2, r3
 8001370:	7a7b      	ldrb	r3, [r7, #9]
 8001372:	b29b      	uxth	r3, r3
 8001374:	4413      	add	r3, r2
 8001376:	81bb      	strh	r3, [r7, #12]
    (*volt_ptr) = 0.0024414063f * (float) raw_voltage; //multiply by the conversion coeff
 8001378:	89bb      	ldrh	r3, [r7, #12]
 800137a:	ee07 3a90 	vmov	s15, r3
 800137e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001382:	ed9f 7a06 	vldr	s14, [pc, #24]	; 800139c <READ_EPS_SOLAR_X_VOLTAGE+0x60>
 8001386:	ee67 7a87 	vmul.f32	s15, s15, s14
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	edc3 7a00 	vstr	s15, [r3]
    return status;
 8001390:	7bfb      	ldrb	r3, [r7, #15]
}
 8001392:	4618      	mov	r0, r3
 8001394:	3710      	adds	r7, #16
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	3b200000 	.word	0x3b200000

080013a0 <READ_EPS_SOLAR_X_NEG_CURRENT>:
/**
  * @brief Reads the voltage of the X- facing solar panels in amps and stores the value in the pointed to address
  * @param curr_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_SOLAR_X_NEG_CURRENT(float* curr_ptr){
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b084      	sub	sp, #16
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 80013a8:	2301      	movs	r3, #1
 80013aa:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 6; //solar panel x- current command
 80013ac:	2306      	movs	r3, #6
 80013ae:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 80013b0:	f107 0208 	add.w	r2, r7, #8
 80013b4:	7bbb      	ldrb	r3, [r7, #14]
 80013b6:	4611      	mov	r1, r2
 80013b8:	4618      	mov	r0, r3
 80013ba:	f000 fd47 	bl	8001e4c <EPS_READ>
 80013be:	4603      	mov	r3, r0
 80013c0:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 80013c2:	7bfb      	ldrb	r3, [r7, #15]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d001      	beq.n	80013cc <READ_EPS_SOLAR_X_NEG_CURRENT+0x2c>
        return status;
 80013c8:	7bfb      	ldrb	r3, [r7, #15]
 80013ca:	e014      	b.n	80013f6 <READ_EPS_SOLAR_X_NEG_CURRENT+0x56>
    }
    uint16_t raw_current = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 80013cc:	7a3b      	ldrb	r3, [r7, #8]
 80013ce:	b29b      	uxth	r3, r3
 80013d0:	021b      	lsls	r3, r3, #8
 80013d2:	b29a      	uxth	r2, r3
 80013d4:	7a7b      	ldrb	r3, [r7, #9]
 80013d6:	b29b      	uxth	r3, r3
 80013d8:	4413      	add	r3, r2
 80013da:	81bb      	strh	r3, [r7, #12]
    (*curr_ptr) = 0.0006103516f * (float) raw_current; //multiply by the conversion coeff
 80013dc:	89bb      	ldrh	r3, [r7, #12]
 80013de:	ee07 3a90 	vmov	s15, r3
 80013e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013e6:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001400 <READ_EPS_SOLAR_X_NEG_CURRENT+0x60>
 80013ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	edc3 7a00 	vstr	s15, [r3]
    return status;
 80013f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	3710      	adds	r7, #16
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	3a200001 	.word	0x3a200001

08001404 <READ_EPS_SOLAR_X_POS_CURRENT>:
/**
  * @brief Reads the voltage of the X+ facing solar panels in amps and stores the value in the pointed to address
  * @param curr_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_SOLAR_X_POS_CURRENT(float* curr_ptr){
 8001404:	b580      	push	{r7, lr}
 8001406:	b084      	sub	sp, #16
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 800140c:	2301      	movs	r3, #1
 800140e:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 7; //solar panel x+ current command
 8001410:	2307      	movs	r3, #7
 8001412:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001414:	f107 0208 	add.w	r2, r7, #8
 8001418:	7bbb      	ldrb	r3, [r7, #14]
 800141a:	4611      	mov	r1, r2
 800141c:	4618      	mov	r0, r3
 800141e:	f000 fd15 	bl	8001e4c <EPS_READ>
 8001422:	4603      	mov	r3, r0
 8001424:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001426:	7bfb      	ldrb	r3, [r7, #15]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d001      	beq.n	8001430 <READ_EPS_SOLAR_X_POS_CURRENT+0x2c>
        return status;
 800142c:	7bfb      	ldrb	r3, [r7, #15]
 800142e:	e014      	b.n	800145a <READ_EPS_SOLAR_X_POS_CURRENT+0x56>
    }
    uint16_t raw_current = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001430:	7a3b      	ldrb	r3, [r7, #8]
 8001432:	b29b      	uxth	r3, r3
 8001434:	021b      	lsls	r3, r3, #8
 8001436:	b29a      	uxth	r2, r3
 8001438:	7a7b      	ldrb	r3, [r7, #9]
 800143a:	b29b      	uxth	r3, r3
 800143c:	4413      	add	r3, r2
 800143e:	81bb      	strh	r3, [r7, #12]
    (*curr_ptr) = 0.0006103516f * (float) raw_current; //multiply by the conversion coeff
 8001440:	89bb      	ldrh	r3, [r7, #12]
 8001442:	ee07 3a90 	vmov	s15, r3
 8001446:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800144a:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001464 <READ_EPS_SOLAR_X_POS_CURRENT+0x60>
 800144e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	edc3 7a00 	vstr	s15, [r3]
    return status;
 8001458:	7bfb      	ldrb	r3, [r7, #15]
}
 800145a:	4618      	mov	r0, r3
 800145c:	3710      	adds	r7, #16
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	3a200001 	.word	0x3a200001

08001468 <READ_EPS_SOLAR_Y_VOLTAGE>:
/**
  * @brief Reads the voltage of the Y-axis in volts and stores the value in the pointed to address
  * @param volt_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_SOLAR_Y_VOLTAGE(float* volt_ptr){
 8001468:	b580      	push	{r7, lr}
 800146a:	b084      	sub	sp, #16
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001470:	2301      	movs	r3, #1
 8001472:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 8; //solar panel y-axis voltage command
 8001474:	2308      	movs	r3, #8
 8001476:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001478:	f107 0208 	add.w	r2, r7, #8
 800147c:	7bbb      	ldrb	r3, [r7, #14]
 800147e:	4611      	mov	r1, r2
 8001480:	4618      	mov	r0, r3
 8001482:	f000 fce3 	bl	8001e4c <EPS_READ>
 8001486:	4603      	mov	r3, r0
 8001488:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 800148a:	7bfb      	ldrb	r3, [r7, #15]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <READ_EPS_SOLAR_Y_VOLTAGE+0x2c>
        return status;
 8001490:	7bfb      	ldrb	r3, [r7, #15]
 8001492:	e014      	b.n	80014be <READ_EPS_SOLAR_Y_VOLTAGE+0x56>
    }
    uint16_t raw_voltage = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001494:	7a3b      	ldrb	r3, [r7, #8]
 8001496:	b29b      	uxth	r3, r3
 8001498:	021b      	lsls	r3, r3, #8
 800149a:	b29a      	uxth	r2, r3
 800149c:	7a7b      	ldrb	r3, [r7, #9]
 800149e:	b29b      	uxth	r3, r3
 80014a0:	4413      	add	r3, r2
 80014a2:	81bb      	strh	r3, [r7, #12]
    (*volt_ptr) = 0.0024414063f * (float) raw_voltage; //multiply by the conversion coeff
 80014a4:	89bb      	ldrh	r3, [r7, #12]
 80014a6:	ee07 3a90 	vmov	s15, r3
 80014aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014ae:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80014c8 <READ_EPS_SOLAR_Y_VOLTAGE+0x60>
 80014b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	edc3 7a00 	vstr	s15, [r3]
    return status;
 80014bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80014be:	4618      	mov	r0, r3
 80014c0:	3710      	adds	r7, #16
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	3b200000 	.word	0x3b200000

080014cc <READ_EPS_SOLAR_Y_NEG_CURRENT>:
/**
  * @brief Reads the voltage of the Y- facing solar panels in amps and stores the value in the pointed to address
  * @param curr_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_SOLAR_Y_NEG_CURRENT(float* curr_ptr){
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b084      	sub	sp, #16
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 80014d4:	2301      	movs	r3, #1
 80014d6:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 9; //solar panel y- current command
 80014d8:	2309      	movs	r3, #9
 80014da:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 80014dc:	f107 0208 	add.w	r2, r7, #8
 80014e0:	7bbb      	ldrb	r3, [r7, #14]
 80014e2:	4611      	mov	r1, r2
 80014e4:	4618      	mov	r0, r3
 80014e6:	f000 fcb1 	bl	8001e4c <EPS_READ>
 80014ea:	4603      	mov	r3, r0
 80014ec:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 80014ee:	7bfb      	ldrb	r3, [r7, #15]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <READ_EPS_SOLAR_Y_NEG_CURRENT+0x2c>
        return status;
 80014f4:	7bfb      	ldrb	r3, [r7, #15]
 80014f6:	e014      	b.n	8001522 <READ_EPS_SOLAR_Y_NEG_CURRENT+0x56>
    }
    uint16_t raw_current = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 80014f8:	7a3b      	ldrb	r3, [r7, #8]
 80014fa:	b29b      	uxth	r3, r3
 80014fc:	021b      	lsls	r3, r3, #8
 80014fe:	b29a      	uxth	r2, r3
 8001500:	7a7b      	ldrb	r3, [r7, #9]
 8001502:	b29b      	uxth	r3, r3
 8001504:	4413      	add	r3, r2
 8001506:	81bb      	strh	r3, [r7, #12]
    (*curr_ptr) = 0.0006103516f * (float) raw_current; //multiply by the conversion coeff
 8001508:	89bb      	ldrh	r3, [r7, #12]
 800150a:	ee07 3a90 	vmov	s15, r3
 800150e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001512:	ed9f 7a06 	vldr	s14, [pc, #24]	; 800152c <READ_EPS_SOLAR_Y_NEG_CURRENT+0x60>
 8001516:	ee67 7a87 	vmul.f32	s15, s15, s14
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	edc3 7a00 	vstr	s15, [r3]
    return status;
 8001520:	7bfb      	ldrb	r3, [r7, #15]
}
 8001522:	4618      	mov	r0, r3
 8001524:	3710      	adds	r7, #16
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	3a200001 	.word	0x3a200001

08001530 <READ_EPS_SOLAR_Y_POS_CURRENT>:
/**
  * @brief Reads the voltage of the Y+ facing solar panels in amps and stores the value in the pointed to address
  * @param curr_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_SOLAR_Y_POS_CURRENT(float* curr_ptr){
 8001530:	b580      	push	{r7, lr}
 8001532:	b084      	sub	sp, #16
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001538:	2301      	movs	r3, #1
 800153a:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 10; //solar panel y+ current command
 800153c:	230a      	movs	r3, #10
 800153e:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001540:	f107 0208 	add.w	r2, r7, #8
 8001544:	7bbb      	ldrb	r3, [r7, #14]
 8001546:	4611      	mov	r1, r2
 8001548:	4618      	mov	r0, r3
 800154a:	f000 fc7f 	bl	8001e4c <EPS_READ>
 800154e:	4603      	mov	r3, r0
 8001550:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001552:	7bfb      	ldrb	r3, [r7, #15]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d001      	beq.n	800155c <READ_EPS_SOLAR_Y_POS_CURRENT+0x2c>
        return status;
 8001558:	7bfb      	ldrb	r3, [r7, #15]
 800155a:	e014      	b.n	8001586 <READ_EPS_SOLAR_Y_POS_CURRENT+0x56>
    }
    uint16_t raw_current = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 800155c:	7a3b      	ldrb	r3, [r7, #8]
 800155e:	b29b      	uxth	r3, r3
 8001560:	021b      	lsls	r3, r3, #8
 8001562:	b29a      	uxth	r2, r3
 8001564:	7a7b      	ldrb	r3, [r7, #9]
 8001566:	b29b      	uxth	r3, r3
 8001568:	4413      	add	r3, r2
 800156a:	81bb      	strh	r3, [r7, #12]
    (*curr_ptr) = 0.0006103516f * (float) raw_current; //multiply by the conversion coeff
 800156c:	89bb      	ldrh	r3, [r7, #12]
 800156e:	ee07 3a90 	vmov	s15, r3
 8001572:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001576:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001590 <READ_EPS_SOLAR_Y_POS_CURRENT+0x60>
 800157a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	edc3 7a00 	vstr	s15, [r3]
    return status;
 8001584:	7bfb      	ldrb	r3, [r7, #15]
}
 8001586:	4618      	mov	r0, r3
 8001588:	3710      	adds	r7, #16
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	3a200001 	.word	0x3a200001

08001594 <READ_EPS_SOLAR_Z_VOLTAGE>:
/**
  * @brief Reads the voltage of the Y-axis in volts and stores the value in the pointed to address
  * @param volt_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_SOLAR_Z_VOLTAGE(float* volt_ptr){
 8001594:	b580      	push	{r7, lr}
 8001596:	b084      	sub	sp, #16
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 800159c:	2301      	movs	r3, #1
 800159e:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 11; //solar panel z-axis voltage command
 80015a0:	230b      	movs	r3, #11
 80015a2:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 80015a4:	f107 0208 	add.w	r2, r7, #8
 80015a8:	7bbb      	ldrb	r3, [r7, #14]
 80015aa:	4611      	mov	r1, r2
 80015ac:	4618      	mov	r0, r3
 80015ae:	f000 fc4d 	bl	8001e4c <EPS_READ>
 80015b2:	4603      	mov	r3, r0
 80015b4:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 80015b6:	7bfb      	ldrb	r3, [r7, #15]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d001      	beq.n	80015c0 <READ_EPS_SOLAR_Z_VOLTAGE+0x2c>
        return status;
 80015bc:	7bfb      	ldrb	r3, [r7, #15]
 80015be:	e014      	b.n	80015ea <READ_EPS_SOLAR_Z_VOLTAGE+0x56>
    }
    uint16_t raw_voltage = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 80015c0:	7a3b      	ldrb	r3, [r7, #8]
 80015c2:	b29b      	uxth	r3, r3
 80015c4:	021b      	lsls	r3, r3, #8
 80015c6:	b29a      	uxth	r2, r3
 80015c8:	7a7b      	ldrb	r3, [r7, #9]
 80015ca:	b29b      	uxth	r3, r3
 80015cc:	4413      	add	r3, r2
 80015ce:	81bb      	strh	r3, [r7, #12]
    (*volt_ptr) = 0.0024414063f * (float) raw_voltage; //multiply by the conversion coeff
 80015d0:	89bb      	ldrh	r3, [r7, #12]
 80015d2:	ee07 3a90 	vmov	s15, r3
 80015d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015da:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80015f4 <READ_EPS_SOLAR_Z_VOLTAGE+0x60>
 80015de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	edc3 7a00 	vstr	s15, [r3]
    return status;
 80015e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	3710      	adds	r7, #16
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	3b200000 	.word	0x3b200000

080015f8 <READ_EPS_SOLAR_Z_NEG_CURRENT>:
/**
  * @brief Reads the voltage of the Z- facing solar panels in amps and stores the value in the pointed to address
  * @param curr_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_SOLAR_Z_NEG_CURRENT(float* curr_ptr){
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b084      	sub	sp, #16
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001600:	2301      	movs	r3, #1
 8001602:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 12; //solar panel z- current command
 8001604:	230c      	movs	r3, #12
 8001606:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001608:	f107 0208 	add.w	r2, r7, #8
 800160c:	7bbb      	ldrb	r3, [r7, #14]
 800160e:	4611      	mov	r1, r2
 8001610:	4618      	mov	r0, r3
 8001612:	f000 fc1b 	bl	8001e4c <EPS_READ>
 8001616:	4603      	mov	r3, r0
 8001618:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 800161a:	7bfb      	ldrb	r3, [r7, #15]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d001      	beq.n	8001624 <READ_EPS_SOLAR_Z_NEG_CURRENT+0x2c>
        return status;
 8001620:	7bfb      	ldrb	r3, [r7, #15]
 8001622:	e014      	b.n	800164e <READ_EPS_SOLAR_Z_NEG_CURRENT+0x56>
    }
    uint16_t raw_current = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001624:	7a3b      	ldrb	r3, [r7, #8]
 8001626:	b29b      	uxth	r3, r3
 8001628:	021b      	lsls	r3, r3, #8
 800162a:	b29a      	uxth	r2, r3
 800162c:	7a7b      	ldrb	r3, [r7, #9]
 800162e:	b29b      	uxth	r3, r3
 8001630:	4413      	add	r3, r2
 8001632:	81bb      	strh	r3, [r7, #12]
    (*curr_ptr) = 0.0006103516f * (float) raw_current; //multiply by the conversion coeff
 8001634:	89bb      	ldrh	r3, [r7, #12]
 8001636:	ee07 3a90 	vmov	s15, r3
 800163a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800163e:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001658 <READ_EPS_SOLAR_Z_NEG_CURRENT+0x60>
 8001642:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	edc3 7a00 	vstr	s15, [r3]
    return status;
 800164c:	7bfb      	ldrb	r3, [r7, #15]
}
 800164e:	4618      	mov	r0, r3
 8001650:	3710      	adds	r7, #16
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	3a200001 	.word	0x3a200001

0800165c <READ_EPS_SOLAR_Z_POS_CURRENT>:
/**
  * @brief Reads the voltage of the Z+ facing solar panels in amps and stores the value in the pointed to address
  * @param curr_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_SOLAR_Z_POS_CURRENT(float* curr_ptr){
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001664:	2301      	movs	r3, #1
 8001666:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 13; //solar panel z+ current command
 8001668:	230d      	movs	r3, #13
 800166a:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 800166c:	f107 0208 	add.w	r2, r7, #8
 8001670:	7bbb      	ldrb	r3, [r7, #14]
 8001672:	4611      	mov	r1, r2
 8001674:	4618      	mov	r0, r3
 8001676:	f000 fbe9 	bl	8001e4c <EPS_READ>
 800167a:	4603      	mov	r3, r0
 800167c:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 800167e:	7bfb      	ldrb	r3, [r7, #15]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d001      	beq.n	8001688 <READ_EPS_SOLAR_Z_POS_CURRENT+0x2c>
        return status;
 8001684:	7bfb      	ldrb	r3, [r7, #15]
 8001686:	e014      	b.n	80016b2 <READ_EPS_SOLAR_Z_POS_CURRENT+0x56>
    }
    uint16_t raw_current = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001688:	7a3b      	ldrb	r3, [r7, #8]
 800168a:	b29b      	uxth	r3, r3
 800168c:	021b      	lsls	r3, r3, #8
 800168e:	b29a      	uxth	r2, r3
 8001690:	7a7b      	ldrb	r3, [r7, #9]
 8001692:	b29b      	uxth	r3, r3
 8001694:	4413      	add	r3, r2
 8001696:	81bb      	strh	r3, [r7, #12]
    (*curr_ptr) = 0.0006103516f * (float) raw_current; //multiply by the conversion coeff
 8001698:	89bb      	ldrh	r3, [r7, #12]
 800169a:	ee07 3a90 	vmov	s15, r3
 800169e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80016a2:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80016bc <READ_EPS_SOLAR_Z_POS_CURRENT+0x60>
 80016a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	edc3 7a00 	vstr	s15, [r3]
    return status;
 80016b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	3710      	adds	r7, #16
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	3a200001 	.word	0x3a200001

080016c0 <READ_EPS_3V_CURRENT>:
/**
  * @brief Reads the current of the EPS 3.3v bus in amps and stores the value in the pointed to address
  * @param curr_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_3V_CURRENT(float* curr_ptr){
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b084      	sub	sp, #16
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 80016c8:	2301      	movs	r3, #1
 80016ca:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 14; //3.3v bus current command
 80016cc:	230e      	movs	r3, #14
 80016ce:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 80016d0:	f107 0208 	add.w	r2, r7, #8
 80016d4:	7bbb      	ldrb	r3, [r7, #14]
 80016d6:	4611      	mov	r1, r2
 80016d8:	4618      	mov	r0, r3
 80016da:	f000 fbb7 	bl	8001e4c <EPS_READ>
 80016de:	4603      	mov	r3, r0
 80016e0:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 80016e2:	7bfb      	ldrb	r3, [r7, #15]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d001      	beq.n	80016ec <READ_EPS_3V_CURRENT+0x2c>
        return status;
 80016e8:	7bfb      	ldrb	r3, [r7, #15]
 80016ea:	e014      	b.n	8001716 <READ_EPS_3V_CURRENT+0x56>
    }
    uint16_t raw_current = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 80016ec:	7a3b      	ldrb	r3, [r7, #8]
 80016ee:	b29b      	uxth	r3, r3
 80016f0:	021b      	lsls	r3, r3, #8
 80016f2:	b29a      	uxth	r2, r3
 80016f4:	7a7b      	ldrb	r3, [r7, #9]
 80016f6:	b29b      	uxth	r3, r3
 80016f8:	4413      	add	r3, r2
 80016fa:	81bb      	strh	r3, [r7, #12]
    (*curr_ptr) = 0.0020345052f * (float) raw_current; //multiply by the conversion coeff
 80016fc:	89bb      	ldrh	r3, [r7, #12]
 80016fe:	ee07 3a90 	vmov	s15, r3
 8001702:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001706:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001720 <READ_EPS_3V_CURRENT+0x60>
 800170a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	edc3 7a00 	vstr	s15, [r3]
    return status;
 8001714:	7bfb      	ldrb	r3, [r7, #15]
}
 8001716:	4618      	mov	r0, r3
 8001718:	3710      	adds	r7, #16
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	3b055555 	.word	0x3b055555

08001724 <READ_EPS_5V_CURRENT>:
/**
  * @brief Reads the current of the EPS 5v bus in amps and stores the value in the pointed to address
  * @param curr_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_5V_CURRENT(float* curr_ptr){
 8001724:	b580      	push	{r7, lr}
 8001726:	b084      	sub	sp, #16
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 800172c:	2301      	movs	r3, #1
 800172e:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 15; //5v bus current command
 8001730:	230f      	movs	r3, #15
 8001732:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001734:	f107 0208 	add.w	r2, r7, #8
 8001738:	7bbb      	ldrb	r3, [r7, #14]
 800173a:	4611      	mov	r1, r2
 800173c:	4618      	mov	r0, r3
 800173e:	f000 fb85 	bl	8001e4c <EPS_READ>
 8001742:	4603      	mov	r3, r0
 8001744:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001746:	7bfb      	ldrb	r3, [r7, #15]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d001      	beq.n	8001750 <READ_EPS_5V_CURRENT+0x2c>
        return status;
 800174c:	7bfb      	ldrb	r3, [r7, #15]
 800174e:	e014      	b.n	800177a <READ_EPS_5V_CURRENT+0x56>
    }
    uint16_t raw_current = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001750:	7a3b      	ldrb	r3, [r7, #8]
 8001752:	b29b      	uxth	r3, r3
 8001754:	021b      	lsls	r3, r3, #8
 8001756:	b29a      	uxth	r2, r3
 8001758:	7a7b      	ldrb	r3, [r7, #9]
 800175a:	b29b      	uxth	r3, r3
 800175c:	4413      	add	r3, r2
 800175e:	81bb      	strh	r3, [r7, #12]
    (*curr_ptr) = 0.0020345052f * (float) raw_current; //multiply by the conversion coeff
 8001760:	89bb      	ldrh	r3, [r7, #12]
 8001762:	ee07 3a90 	vmov	s15, r3
 8001766:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800176a:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001784 <READ_EPS_5V_CURRENT+0x60>
 800176e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	edc3 7a00 	vstr	s15, [r3]
    return status;
 8001778:	7bfb      	ldrb	r3, [r7, #15]
}
 800177a:	4618      	mov	r0, r3
 800177c:	3710      	adds	r7, #16
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	3b055555 	.word	0x3b055555

08001788 <READ_EPS_MCU_TEMP>:
/**
  * @brief Reads the temperature of the EPS microcontroller in degrees Celsius and stores the value in the pointed to address
  * @param temp_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_MCU_TEMP(float* temp_ptr){
 8001788:	b580      	push	{r7, lr}
 800178a:	b084      	sub	sp, #16
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001790:	2301      	movs	r3, #1
 8001792:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 18; //MCU temperature command
 8001794:	2312      	movs	r3, #18
 8001796:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001798:	f107 0208 	add.w	r2, r7, #8
 800179c:	7bbb      	ldrb	r3, [r7, #14]
 800179e:	4611      	mov	r1, r2
 80017a0:	4618      	mov	r0, r3
 80017a2:	f000 fb53 	bl	8001e4c <EPS_READ>
 80017a6:	4603      	mov	r3, r0
 80017a8:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 80017aa:	7bfb      	ldrb	r3, [r7, #15]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d001      	beq.n	80017b4 <READ_EPS_MCU_TEMP+0x2c>
        return status;
 80017b0:	7bfb      	ldrb	r3, [r7, #15]
 80017b2:	e01c      	b.n	80017ee <READ_EPS_MCU_TEMP+0x66>
    }
    uint16_t raw_value = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 80017b4:	7a3b      	ldrb	r3, [r7, #8]
 80017b6:	b29b      	uxth	r3, r3
 80017b8:	021b      	lsls	r3, r3, #8
 80017ba:	b29a      	uxth	r2, r3
 80017bc:	7a7b      	ldrb	r3, [r7, #9]
 80017be:	b29b      	uxth	r3, r3
 80017c0:	4413      	add	r3, r2
 80017c2:	81bb      	strh	r3, [r7, #12]
    (*temp_ptr) = (((float) raw_value * 0.0006103516f) - 0.986f) / 0.00355f;
 80017c4:	89bb      	ldrh	r3, [r7, #12]
 80017c6:	ee07 3a90 	vmov	s15, r3
 80017ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80017ce:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80017f8 <READ_EPS_MCU_TEMP+0x70>
 80017d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017d6:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80017fc <READ_EPS_MCU_TEMP+0x74>
 80017da:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80017de:	eddf 6a08 	vldr	s13, [pc, #32]	; 8001800 <READ_EPS_MCU_TEMP+0x78>
 80017e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	edc3 7a00 	vstr	s15, [r3]
    return status;
 80017ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	3710      	adds	r7, #16
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	3a200001 	.word	0x3a200001
 80017fc:	3f7c6a7f 	.word	0x3f7c6a7f
 8001800:	3b68a71e 	.word	0x3b68a71e

08001804 <READ_EPS_BATT_1_TEMP>:
/**
  * @brief Reads the temperature of the EPS battery cell 1 in degrees Celsius and stores the value in the pointed to address
  * @param temp_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_BATT_1_TEMP(float* temp_ptr){
 8001804:	b580      	push	{r7, lr}
 8001806:	b084      	sub	sp, #16
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 800180c:	2301      	movs	r3, #1
 800180e:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 19; //battery cell 1 temperature command
 8001810:	2313      	movs	r3, #19
 8001812:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001814:	f107 0208 	add.w	r2, r7, #8
 8001818:	7bbb      	ldrb	r3, [r7, #14]
 800181a:	4611      	mov	r1, r2
 800181c:	4618      	mov	r0, r3
 800181e:	f000 fb15 	bl	8001e4c <EPS_READ>
 8001822:	4603      	mov	r3, r0
 8001824:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001826:	7bfb      	ldrb	r3, [r7, #15]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d001      	beq.n	8001830 <READ_EPS_BATT_1_TEMP+0x2c>
        return status;
 800182c:	7bfb      	ldrb	r3, [r7, #15]
 800182e:	e014      	b.n	800185a <READ_EPS_BATT_1_TEMP+0x56>
    }
    uint16_t raw_value = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001830:	7a3b      	ldrb	r3, [r7, #8]
 8001832:	b29b      	uxth	r3, r3
 8001834:	021b      	lsls	r3, r3, #8
 8001836:	b29a      	uxth	r2, r3
 8001838:	7a7b      	ldrb	r3, [r7, #9]
 800183a:	b29b      	uxth	r3, r3
 800183c:	4413      	add	r3, r2
 800183e:	81bb      	strh	r3, [r7, #12]
    (*temp_ptr) = 0.00390625f * (float) raw_value;
 8001840:	89bb      	ldrh	r3, [r7, #12]
 8001842:	ee07 3a90 	vmov	s15, r3
 8001846:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800184a:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001864 <READ_EPS_BATT_1_TEMP+0x60>
 800184e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	edc3 7a00 	vstr	s15, [r3]
    return status;
 8001858:	7bfb      	ldrb	r3, [r7, #15]
}
 800185a:	4618      	mov	r0, r3
 800185c:	3710      	adds	r7, #16
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	3b800000 	.word	0x3b800000

08001868 <READ_EPS_BATT_2_TEMP>:
/**
  * @brief Reads the temperature of the EPS battery cell 2 in degrees Celsius and stores the value in the pointed to address
  * @param temp_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_BATT_2_TEMP(float* temp_ptr){
 8001868:	b580      	push	{r7, lr}
 800186a:	b084      	sub	sp, #16
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001870:	2301      	movs	r3, #1
 8001872:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 20; //battery cell 2 temperature command
 8001874:	2314      	movs	r3, #20
 8001876:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001878:	f107 0208 	add.w	r2, r7, #8
 800187c:	7bbb      	ldrb	r3, [r7, #14]
 800187e:	4611      	mov	r1, r2
 8001880:	4618      	mov	r0, r3
 8001882:	f000 fae3 	bl	8001e4c <EPS_READ>
 8001886:	4603      	mov	r3, r0
 8001888:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 800188a:	7bfb      	ldrb	r3, [r7, #15]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d001      	beq.n	8001894 <READ_EPS_BATT_2_TEMP+0x2c>
        return status;
 8001890:	7bfb      	ldrb	r3, [r7, #15]
 8001892:	e014      	b.n	80018be <READ_EPS_BATT_2_TEMP+0x56>
    }
    uint16_t raw_value = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001894:	7a3b      	ldrb	r3, [r7, #8]
 8001896:	b29b      	uxth	r3, r3
 8001898:	021b      	lsls	r3, r3, #8
 800189a:	b29a      	uxth	r2, r3
 800189c:	7a7b      	ldrb	r3, [r7, #9]
 800189e:	b29b      	uxth	r3, r3
 80018a0:	4413      	add	r3, r2
 80018a2:	81bb      	strh	r3, [r7, #12]
    (*temp_ptr) = 0.00390625f * (float) raw_value;
 80018a4:	89bb      	ldrh	r3, [r7, #12]
 80018a6:	ee07 3a90 	vmov	s15, r3
 80018aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80018ae:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80018c8 <READ_EPS_BATT_2_TEMP+0x60>
 80018b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	edc3 7a00 	vstr	s15, [r3]
    return status;
 80018bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3710      	adds	r7, #16
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	3b800000 	.word	0x3b800000

080018cc <READ_EPS_BATT_3_TEMP>:
/**
  * @brief Reads the temperature of the EPS battery cell 3 in degrees Celsius and stores the value in the pointed to address
  * @param temp_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_BATT_3_TEMP(float* temp_ptr){
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b084      	sub	sp, #16
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 80018d4:	2301      	movs	r3, #1
 80018d6:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 21; //battery cell 3 temperature command
 80018d8:	2315      	movs	r3, #21
 80018da:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 80018dc:	f107 0208 	add.w	r2, r7, #8
 80018e0:	7bbb      	ldrb	r3, [r7, #14]
 80018e2:	4611      	mov	r1, r2
 80018e4:	4618      	mov	r0, r3
 80018e6:	f000 fab1 	bl	8001e4c <EPS_READ>
 80018ea:	4603      	mov	r3, r0
 80018ec:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 80018ee:	7bfb      	ldrb	r3, [r7, #15]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <READ_EPS_BATT_3_TEMP+0x2c>
        return status;
 80018f4:	7bfb      	ldrb	r3, [r7, #15]
 80018f6:	e014      	b.n	8001922 <READ_EPS_BATT_3_TEMP+0x56>
    }
    uint16_t raw_value = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 80018f8:	7a3b      	ldrb	r3, [r7, #8]
 80018fa:	b29b      	uxth	r3, r3
 80018fc:	021b      	lsls	r3, r3, #8
 80018fe:	b29a      	uxth	r2, r3
 8001900:	7a7b      	ldrb	r3, [r7, #9]
 8001902:	b29b      	uxth	r3, r3
 8001904:	4413      	add	r3, r2
 8001906:	81bb      	strh	r3, [r7, #12]
    (*temp_ptr) = 0.00390625f * (float) raw_value;
 8001908:	89bb      	ldrh	r3, [r7, #12]
 800190a:	ee07 3a90 	vmov	s15, r3
 800190e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001912:	ed9f 7a06 	vldr	s14, [pc, #24]	; 800192c <READ_EPS_BATT_3_TEMP+0x60>
 8001916:	ee67 7a87 	vmul.f32	s15, s15, s14
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	edc3 7a00 	vstr	s15, [r3]
    return status;
 8001920:	7bfb      	ldrb	r3, [r7, #15]
}
 8001922:	4618      	mov	r0, r3
 8001924:	3710      	adds	r7, #16
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	3b800000 	.word	0x3b800000

08001930 <READ_EPS_BATT_4_TEMP>:
/**
  * @brief Reads the temperature of the EPS battery cell 4 in degrees Celsius and stores the value in the pointed to address
  * @param temp_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_BATT_4_TEMP(float* temp_ptr){
 8001930:	b580      	push	{r7, lr}
 8001932:	b084      	sub	sp, #16
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001938:	2301      	movs	r3, #1
 800193a:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 22; //battery cell 4 temperature command
 800193c:	2316      	movs	r3, #22
 800193e:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001940:	f107 0208 	add.w	r2, r7, #8
 8001944:	7bbb      	ldrb	r3, [r7, #14]
 8001946:	4611      	mov	r1, r2
 8001948:	4618      	mov	r0, r3
 800194a:	f000 fa7f 	bl	8001e4c <EPS_READ>
 800194e:	4603      	mov	r3, r0
 8001950:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001952:	7bfb      	ldrb	r3, [r7, #15]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d001      	beq.n	800195c <READ_EPS_BATT_4_TEMP+0x2c>
        return status;
 8001958:	7bfb      	ldrb	r3, [r7, #15]
 800195a:	e014      	b.n	8001986 <READ_EPS_BATT_4_TEMP+0x56>
    }
    uint16_t raw_value = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 800195c:	7a3b      	ldrb	r3, [r7, #8]
 800195e:	b29b      	uxth	r3, r3
 8001960:	021b      	lsls	r3, r3, #8
 8001962:	b29a      	uxth	r2, r3
 8001964:	7a7b      	ldrb	r3, [r7, #9]
 8001966:	b29b      	uxth	r3, r3
 8001968:	4413      	add	r3, r2
 800196a:	81bb      	strh	r3, [r7, #12]
    (*temp_ptr) = 0.00390625f * (float) raw_value;
 800196c:	89bb      	ldrh	r3, [r7, #12]
 800196e:	ee07 3a90 	vmov	s15, r3
 8001972:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001976:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001990 <READ_EPS_BATT_4_TEMP+0x60>
 800197a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	edc3 7a00 	vstr	s15, [r3]
    return status;
 8001984:	7bfb      	ldrb	r3, [r7, #15]
}
 8001986:	4618      	mov	r0, r3
 8001988:	3710      	adds	r7, #16
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	3b800000 	.word	0x3b800000

08001994 <READ_EPS_INPUT_CONDITION>:
/**
  * @brief Reads raw return value of the Input Condition command and stores the value in the pointed to address
  * @param cond_ptr: The address to store the returned uint16_t value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_INPUT_CONDITION(uint16_t *cond_ptr){
 8001994:	b580      	push	{r7, lr}
 8001996:	b084      	sub	sp, #16
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 800199c:	2301      	movs	r3, #1
 800199e:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 23; //input conditions command
 80019a0:	2317      	movs	r3, #23
 80019a2:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 80019a4:	f107 020c 	add.w	r2, r7, #12
 80019a8:	7bbb      	ldrb	r3, [r7, #14]
 80019aa:	4611      	mov	r1, r2
 80019ac:	4618      	mov	r0, r3
 80019ae:	f000 fa4d 	bl	8001e4c <EPS_READ>
 80019b2:	4603      	mov	r3, r0
 80019b4:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 80019b6:	7bfb      	ldrb	r3, [r7, #15]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d001      	beq.n	80019c0 <READ_EPS_INPUT_CONDITION+0x2c>
        return status;
 80019bc:	7bfb      	ldrb	r3, [r7, #15]
 80019be:	e00a      	b.n	80019d6 <READ_EPS_INPUT_CONDITION+0x42>
    }
    (*cond_ptr) = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 80019c0:	7b3b      	ldrb	r3, [r7, #12]
 80019c2:	b29b      	uxth	r3, r3
 80019c4:	021b      	lsls	r3, r3, #8
 80019c6:	b29a      	uxth	r2, r3
 80019c8:	7b7b      	ldrb	r3, [r7, #13]
 80019ca:	b29b      	uxth	r3, r3
 80019cc:	4413      	add	r3, r2
 80019ce:	b29a      	uxth	r2, r3
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	801a      	strh	r2, [r3, #0]
    return status;
 80019d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	3710      	adds	r7, #16
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}

080019de <READ_EPS_OUTPUT_CONDITION1>:
/**
  * @brief Reads raw return value of the Output Condition 1 command and stores the value in the pointed to address
  * @param cond_ptr: The address to store the returned uint16_t value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_OUTPUT_CONDITION1(uint16_t *cond_ptr){
 80019de:	b580      	push	{r7, lr}
 80019e0:	b084      	sub	sp, #16
 80019e2:	af00      	add	r7, sp, #0
 80019e4:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 80019e6:	2301      	movs	r3, #1
 80019e8:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 24; //output conditions command
 80019ea:	2318      	movs	r3, #24
 80019ec:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 80019ee:	f107 020c 	add.w	r2, r7, #12
 80019f2:	7bbb      	ldrb	r3, [r7, #14]
 80019f4:	4611      	mov	r1, r2
 80019f6:	4618      	mov	r0, r3
 80019f8:	f000 fa28 	bl	8001e4c <EPS_READ>
 80019fc:	4603      	mov	r3, r0
 80019fe:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001a00:	7bfb      	ldrb	r3, [r7, #15]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d001      	beq.n	8001a0a <READ_EPS_OUTPUT_CONDITION1+0x2c>
        return status;
 8001a06:	7bfb      	ldrb	r3, [r7, #15]
 8001a08:	e00a      	b.n	8001a20 <READ_EPS_OUTPUT_CONDITION1+0x42>
    }
    (*cond_ptr) = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001a0a:	7b3b      	ldrb	r3, [r7, #12]
 8001a0c:	b29b      	uxth	r3, r3
 8001a0e:	021b      	lsls	r3, r3, #8
 8001a10:	b29a      	uxth	r2, r3
 8001a12:	7b7b      	ldrb	r3, [r7, #13]
 8001a14:	b29b      	uxth	r3, r3
 8001a16:	4413      	add	r3, r2
 8001a18:	b29a      	uxth	r2, r3
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	801a      	strh	r2, [r3, #0]
    return status;
 8001a1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	3710      	adds	r7, #16
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}

08001a28 <READ_EPS_OUTPUT_CONDITION2>:
/**
  * @brief Reads raw return value of the Output Condition 2 command and stores the value in the pointed to address
  * @param cond_ptr: The address to store the returned uint16_t value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_OUTPUT_CONDITION2(uint16_t *cond_ptr){
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b084      	sub	sp, #16
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001a30:	2301      	movs	r3, #1
 8001a32:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 24; //output conditions command
 8001a34:	2318      	movs	r3, #24
 8001a36:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001a38:	f107 020c 	add.w	r2, r7, #12
 8001a3c:	7bbb      	ldrb	r3, [r7, #14]
 8001a3e:	4611      	mov	r1, r2
 8001a40:	4618      	mov	r0, r3
 8001a42:	f000 fa03 	bl	8001e4c <EPS_READ>
 8001a46:	4603      	mov	r3, r0
 8001a48:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001a4a:	7bfb      	ldrb	r3, [r7, #15]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d001      	beq.n	8001a54 <READ_EPS_OUTPUT_CONDITION2+0x2c>
        return status;
 8001a50:	7bfb      	ldrb	r3, [r7, #15]
 8001a52:	e00a      	b.n	8001a6a <READ_EPS_OUTPUT_CONDITION2+0x42>
    }
    (*cond_ptr) = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001a54:	7b3b      	ldrb	r3, [r7, #12]
 8001a56:	b29b      	uxth	r3, r3
 8001a58:	021b      	lsls	r3, r3, #8
 8001a5a:	b29a      	uxth	r2, r3
 8001a5c:	7b7b      	ldrb	r3, [r7, #13]
 8001a5e:	b29b      	uxth	r3, r3
 8001a60:	4413      	add	r3, r2
 8001a62:	b29a      	uxth	r2, r3
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	801a      	strh	r2, [r3, #0]
    return status;
 8001a68:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3710      	adds	r7, #16
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}

08001a72 <READ_EPS_POWER_ON_CYCLES>:
/**
  * @brief Reads the current count of EPS power cycles and stores the value in the pointed to address
  * @param count_ptr: The address to store the returned uint16_t value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_POWER_ON_CYCLES(uint16_t *count_ptr){
 8001a72:	b580      	push	{r7, lr}
 8001a74:	b084      	sub	sp, #16
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 26; //power on cycles count command
 8001a7e:	231a      	movs	r3, #26
 8001a80:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001a82:	f107 020c 	add.w	r2, r7, #12
 8001a86:	7bbb      	ldrb	r3, [r7, #14]
 8001a88:	4611      	mov	r1, r2
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f000 f9de 	bl	8001e4c <EPS_READ>
 8001a90:	4603      	mov	r3, r0
 8001a92:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001a94:	7bfb      	ldrb	r3, [r7, #15]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d001      	beq.n	8001a9e <READ_EPS_POWER_ON_CYCLES+0x2c>
        return status;
 8001a9a:	7bfb      	ldrb	r3, [r7, #15]
 8001a9c:	e00a      	b.n	8001ab4 <READ_EPS_POWER_ON_CYCLES+0x42>
    }
    (*count_ptr) = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001a9e:	7b3b      	ldrb	r3, [r7, #12]
 8001aa0:	b29b      	uxth	r3, r3
 8001aa2:	021b      	lsls	r3, r3, #8
 8001aa4:	b29a      	uxth	r2, r3
 8001aa6:	7b7b      	ldrb	r3, [r7, #13]
 8001aa8:	b29b      	uxth	r3, r3
 8001aaa:	4413      	add	r3, r2
 8001aac:	b29a      	uxth	r2, r3
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	801a      	strh	r2, [r3, #0]
    return status;
 8001ab2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	3710      	adds	r7, #16
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}

08001abc <READ_EPS_UNDER_VOLT_COUNT>:
/**
  * @brief Reads the current count of EPS under-voltage occurrences and stores the value in the pointed to address
  * @param count_ptr: The address to store the returned uint16_t value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_UNDER_VOLT_COUNT(uint16_t *count_ptr){
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b084      	sub	sp, #16
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 27; //under voltage count command
 8001ac8:	231b      	movs	r3, #27
 8001aca:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001acc:	f107 020c 	add.w	r2, r7, #12
 8001ad0:	7bbb      	ldrb	r3, [r7, #14]
 8001ad2:	4611      	mov	r1, r2
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f000 f9b9 	bl	8001e4c <EPS_READ>
 8001ada:	4603      	mov	r3, r0
 8001adc:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001ade:	7bfb      	ldrb	r3, [r7, #15]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d001      	beq.n	8001ae8 <READ_EPS_UNDER_VOLT_COUNT+0x2c>
        return status;
 8001ae4:	7bfb      	ldrb	r3, [r7, #15]
 8001ae6:	e00a      	b.n	8001afe <READ_EPS_UNDER_VOLT_COUNT+0x42>
    }
    (*count_ptr) = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001ae8:	7b3b      	ldrb	r3, [r7, #12]
 8001aea:	b29b      	uxth	r3, r3
 8001aec:	021b      	lsls	r3, r3, #8
 8001aee:	b29a      	uxth	r2, r3
 8001af0:	7b7b      	ldrb	r3, [r7, #13]
 8001af2:	b29b      	uxth	r3, r3
 8001af4:	4413      	add	r3, r2
 8001af6:	b29a      	uxth	r2, r3
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	801a      	strh	r2, [r3, #0]
    return status;
 8001afc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	3710      	adds	r7, #16
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}

08001b06 <READ_EPS_SHORT_CIRCUIT_COUNT>:
/**
  * @brief Reads the current count of EPS short-circuit occurrences and stores the value in the pointed to address
  * @param count_ptr: The address to store the returned uint16_t value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_SHORT_CIRCUIT_COUNT(uint16_t *count_ptr){
 8001b06:	b580      	push	{r7, lr}
 8001b08:	b084      	sub	sp, #16
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001b0e:	2301      	movs	r3, #1
 8001b10:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 28; //short circuit count command
 8001b12:	231c      	movs	r3, #28
 8001b14:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001b16:	f107 020c 	add.w	r2, r7, #12
 8001b1a:	7bbb      	ldrb	r3, [r7, #14]
 8001b1c:	4611      	mov	r1, r2
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f000 f994 	bl	8001e4c <EPS_READ>
 8001b24:	4603      	mov	r3, r0
 8001b26:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001b28:	7bfb      	ldrb	r3, [r7, #15]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d001      	beq.n	8001b32 <READ_EPS_SHORT_CIRCUIT_COUNT+0x2c>
        return status;
 8001b2e:	7bfb      	ldrb	r3, [r7, #15]
 8001b30:	e00a      	b.n	8001b48 <READ_EPS_SHORT_CIRCUIT_COUNT+0x42>
    }
    (*count_ptr) = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001b32:	7b3b      	ldrb	r3, [r7, #12]
 8001b34:	b29b      	uxth	r3, r3
 8001b36:	021b      	lsls	r3, r3, #8
 8001b38:	b29a      	uxth	r2, r3
 8001b3a:	7b7b      	ldrb	r3, [r7, #13]
 8001b3c:	b29b      	uxth	r3, r3
 8001b3e:	4413      	add	r3, r2
 8001b40:	b29a      	uxth	r2, r3
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	801a      	strh	r2, [r3, #0]
    return status;
 8001b46:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	3710      	adds	r7, #16
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}

08001b50 <READ_EPS_OVER_TEMP_COUNT>:
/**
  * @brief Reads the current count of EPS over-temp occurrences and stores the value in the pointed to address
  * @param count_ptr: The address to store the returned uint16_t value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_OVER_TEMP_COUNT(uint16_t *count_ptr){
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b084      	sub	sp, #16
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001b58:	2301      	movs	r3, #1
 8001b5a:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 29; //over temperature count command
 8001b5c:	231d      	movs	r3, #29
 8001b5e:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001b60:	f107 020c 	add.w	r2, r7, #12
 8001b64:	7bbb      	ldrb	r3, [r7, #14]
 8001b66:	4611      	mov	r1, r2
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f000 f96f 	bl	8001e4c <EPS_READ>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001b72:	7bfb      	ldrb	r3, [r7, #15]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d001      	beq.n	8001b7c <READ_EPS_OVER_TEMP_COUNT+0x2c>
        return status;
 8001b78:	7bfb      	ldrb	r3, [r7, #15]
 8001b7a:	e00a      	b.n	8001b92 <READ_EPS_OVER_TEMP_COUNT+0x42>
    }
    (*count_ptr) = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001b7c:	7b3b      	ldrb	r3, [r7, #12]
 8001b7e:	b29b      	uxth	r3, r3
 8001b80:	021b      	lsls	r3, r3, #8
 8001b82:	b29a      	uxth	r2, r3
 8001b84:	7b7b      	ldrb	r3, [r7, #13]
 8001b86:	b29b      	uxth	r3, r3
 8001b88:	4413      	add	r3, r2
 8001b8a:	b29a      	uxth	r2, r3
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	801a      	strh	r2, [r3, #0]
    return status;
 8001b90:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	3710      	adds	r7, #16
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}

08001b9a <READ_EPS_CHARGE_CYCLES>:
/**
  * @brief Reads the current count of EPS battery charge cycles and stores the value in the pointed to address
  * @param count_ptr: The address to store the returned uint16_t value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_CHARGE_CYCLES(uint16_t *count_ptr){
 8001b9a:	b580      	push	{r7, lr}
 8001b9c:	b084      	sub	sp, #16
 8001b9e:	af00      	add	r7, sp, #0
 8001ba0:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 48; //charging cycles count command
 8001ba6:	2330      	movs	r3, #48	; 0x30
 8001ba8:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001baa:	f107 020c 	add.w	r2, r7, #12
 8001bae:	7bbb      	ldrb	r3, [r7, #14]
 8001bb0:	4611      	mov	r1, r2
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f000 f94a 	bl	8001e4c <EPS_READ>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001bbc:	7bfb      	ldrb	r3, [r7, #15]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d001      	beq.n	8001bc6 <READ_EPS_CHARGE_CYCLES+0x2c>
        return status;
 8001bc2:	7bfb      	ldrb	r3, [r7, #15]
 8001bc4:	e00a      	b.n	8001bdc <READ_EPS_CHARGE_CYCLES+0x42>
    }
    (*count_ptr) = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001bc6:	7b3b      	ldrb	r3, [r7, #12]
 8001bc8:	b29b      	uxth	r3, r3
 8001bca:	021b      	lsls	r3, r3, #8
 8001bcc:	b29a      	uxth	r2, r3
 8001bce:	7b7b      	ldrb	r3, [r7, #13]
 8001bd0:	b29b      	uxth	r3, r3
 8001bd2:	4413      	add	r3, r2
 8001bd4:	b29a      	uxth	r2, r3
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	801a      	strh	r2, [r3, #0]
    return status;
 8001bda:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	3710      	adds	r7, #16
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}

08001be4 <READ_EPS_DEFAULTS1>:
/**
  * @brief Reads the default values of LUPs and fast charge modes and stores the value in the pointed to address
  * @param default_ptr: The address to store the returned uint16_t value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_DEFAULTS1(uint16_t *default_ptr){
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b084      	sub	sp, #16
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001bec:	2301      	movs	r3, #1
 8001bee:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 43; //output 1 default value command
 8001bf0:	232b      	movs	r3, #43	; 0x2b
 8001bf2:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001bf4:	f107 020c 	add.w	r2, r7, #12
 8001bf8:	7bbb      	ldrb	r3, [r7, #14]
 8001bfa:	4611      	mov	r1, r2
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f000 f925 	bl	8001e4c <EPS_READ>
 8001c02:	4603      	mov	r3, r0
 8001c04:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001c06:	7bfb      	ldrb	r3, [r7, #15]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d001      	beq.n	8001c10 <READ_EPS_DEFAULTS1+0x2c>
        return status;
 8001c0c:	7bfb      	ldrb	r3, [r7, #15]
 8001c0e:	e00a      	b.n	8001c26 <READ_EPS_DEFAULTS1+0x42>
    }
    (*default_ptr) = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001c10:	7b3b      	ldrb	r3, [r7, #12]
 8001c12:	b29b      	uxth	r3, r3
 8001c14:	021b      	lsls	r3, r3, #8
 8001c16:	b29a      	uxth	r2, r3
 8001c18:	7b7b      	ldrb	r3, [r7, #13]
 8001c1a:	b29b      	uxth	r3, r3
 8001c1c:	4413      	add	r3, r2
 8001c1e:	b29a      	uxth	r2, r3
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	801a      	strh	r2, [r3, #0]
    return status;
 8001c24:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3710      	adds	r7, #16
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}

08001c2e <READ_EPS_DEFAULTS2>:
/**
  * @brief Reads the default values of OUT1-OUT6 and stores the value in the pointed to address
  * @param default_ptr: The address to store the returned uint16_t value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_DEFAULTS2(uint16_t *default_ptr){
 8001c2e:	b580      	push	{r7, lr}
 8001c30:	b084      	sub	sp, #16
 8001c32:	af00      	add	r7, sp, #0
 8001c34:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001c36:	2301      	movs	r3, #1
 8001c38:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 44; //output 3 default value command
 8001c3a:	232c      	movs	r3, #44	; 0x2c
 8001c3c:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001c3e:	f107 020c 	add.w	r2, r7, #12
 8001c42:	7bbb      	ldrb	r3, [r7, #14]
 8001c44:	4611      	mov	r1, r2
 8001c46:	4618      	mov	r0, r3
 8001c48:	f000 f900 	bl	8001e4c <EPS_READ>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001c50:	7bfb      	ldrb	r3, [r7, #15]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <READ_EPS_DEFAULTS2+0x2c>
        return status;
 8001c56:	7bfb      	ldrb	r3, [r7, #15]
 8001c58:	e00a      	b.n	8001c70 <READ_EPS_DEFAULTS2+0x42>
    }
    (*default_ptr) = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001c5a:	7b3b      	ldrb	r3, [r7, #12]
 8001c5c:	b29b      	uxth	r3, r3
 8001c5e:	021b      	lsls	r3, r3, #8
 8001c60:	b29a      	uxth	r2, r3
 8001c62:	7b7b      	ldrb	r3, [r7, #13]
 8001c64:	b29b      	uxth	r3, r3
 8001c66:	4413      	add	r3, r2
 8001c68:	b29a      	uxth	r2, r3
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	801a      	strh	r2, [r3, #0]
    return status;
 8001c6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	3710      	adds	r7, #16
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}

08001c78 <enable_EPS_Vbatt_Bus>:


/********************************************** WRITE FUNCTIONS **********************************************************************************/
HAL_StatusTypeDef enable_EPS_Vbatt_Bus(){
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
    return EPS_WRITE(1, 1); //turn command 1 to the ON state
 8001c7c:	2101      	movs	r1, #1
 8001c7e:	2001      	movs	r0, #1
 8001c80:	f000 f948 	bl	8001f14 <EPS_WRITE>
 8001c84:	4603      	mov	r3, r0
}
 8001c86:	4618      	mov	r0, r3
 8001c88:	bd80      	pop	{r7, pc}

08001c8a <disable_EPS_Vbatt_Bus>:

HAL_StatusTypeDef disable_EPS_Vbatt_Bus(){
 8001c8a:	b580      	push	{r7, lr}
 8001c8c:	af00      	add	r7, sp, #0
    return EPS_WRITE(1, 2); //turn command 1 to the FORCE OFF state
 8001c8e:	2102      	movs	r1, #2
 8001c90:	2001      	movs	r0, #1
 8001c92:	f000 f93f 	bl	8001f14 <EPS_WRITE>
 8001c96:	4603      	mov	r3, r0
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	bd80      	pop	{r7, pc}

08001c9c <enable_EPS_5v_Bus>:

HAL_StatusTypeDef disable_EPS_BCR_Bus(){
    return EPS_WRITE(2, 0); //turn command 2 to the OFF state
}

HAL_StatusTypeDef enable_EPS_5v_Bus(){
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
    return EPS_WRITE(4, 1); //turn command 4 to the ON state
 8001ca0:	2101      	movs	r1, #1
 8001ca2:	2004      	movs	r0, #4
 8001ca4:	f000 f936 	bl	8001f14 <EPS_WRITE>
 8001ca8:	4603      	mov	r3, r0
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	bd80      	pop	{r7, pc}

08001cae <disable_EPS_5v_Bus>:

HAL_StatusTypeDef disable_EPS_5v_Bus(){
 8001cae:	b580      	push	{r7, lr}
 8001cb0:	af00      	add	r7, sp, #0
    return EPS_WRITE(4, 2); //turn command 4 to the FORCE OFF state
 8001cb2:	2102      	movs	r1, #2
 8001cb4:	2004      	movs	r0, #4
 8001cb6:	f000 f92d 	bl	8001f14 <EPS_WRITE>
 8001cba:	4603      	mov	r3, r0
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	bd80      	pop	{r7, pc}

08001cc0 <enable_EPS_LUP_3v>:

HAL_StatusTypeDef enable_EPS_LUP_3v(){
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	af00      	add	r7, sp, #0
    return EPS_WRITE(5, 0); //turn command 5 to the ON state
 8001cc4:	2100      	movs	r1, #0
 8001cc6:	2005      	movs	r0, #5
 8001cc8:	f000 f924 	bl	8001f14 <EPS_WRITE>
 8001ccc:	4603      	mov	r3, r0
}
 8001cce:	4618      	mov	r0, r3
 8001cd0:	bd80      	pop	{r7, pc}

08001cd2 <enable_EPS_LUP_5v>:

HAL_StatusTypeDef disable_EPS_LUP_3v(){
    return EPS_WRITE(5, 1); //turn command 5 to the OFF state
}

HAL_StatusTypeDef enable_EPS_LUP_5v(){
 8001cd2:	b580      	push	{r7, lr}
 8001cd4:	af00      	add	r7, sp, #0
    return EPS_WRITE(6, 0); //turn command 6 to the ON state
 8001cd6:	2100      	movs	r1, #0
 8001cd8:	2006      	movs	r0, #6
 8001cda:	f000 f91b 	bl	8001f14 <EPS_WRITE>
 8001cde:	4603      	mov	r3, r0
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	bd80      	pop	{r7, pc}

08001ce4 <enable_EPS_Fast_Charge1>:

HAL_StatusTypeDef disable_EPS_LUP_5v(){
    return EPS_WRITE(6, 1); //turn command 6 to the OFF state
}

HAL_StatusTypeDef enable_EPS_Fast_Charge1(){
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	af00      	add	r7, sp, #0
    return EPS_WRITE(8, 1); //turn command 8 to the ON state (HIGH = Fast?, LOW = Slow?)
 8001ce8:	2101      	movs	r1, #1
 8001cea:	2008      	movs	r0, #8
 8001cec:	f000 f912 	bl	8001f14 <EPS_WRITE>
 8001cf0:	4603      	mov	r3, r0
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	bd80      	pop	{r7, pc}

08001cf6 <disable_EPS_Fast_Charge1>:

HAL_StatusTypeDef disable_EPS_Fast_Charge1(){
 8001cf6:	b580      	push	{r7, lr}
 8001cf8:	af00      	add	r7, sp, #0
    return EPS_WRITE(8, 0); //turn command 8 to the ON state (HIGH = Fast?, LOW = Slow?)
 8001cfa:	2100      	movs	r1, #0
 8001cfc:	2008      	movs	r0, #8
 8001cfe:	f000 f909 	bl	8001f14 <EPS_WRITE>
 8001d02:	4603      	mov	r3, r0
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	bd80      	pop	{r7, pc}

08001d08 <enable_EPS_Fast_Charge2>:

HAL_StatusTypeDef enable_EPS_Fast_Charge2(){
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
    return EPS_WRITE(9, 1); //turn command 9 to the ON state (HIGH = Fast?, LOW = Slow?)
 8001d0c:	2101      	movs	r1, #1
 8001d0e:	2009      	movs	r0, #9
 8001d10:	f000 f900 	bl	8001f14 <EPS_WRITE>
 8001d14:	4603      	mov	r3, r0
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	bd80      	pop	{r7, pc}

08001d1a <disable_EPS_Fast_Charge2>:

HAL_StatusTypeDef disable_EPS_Fast_Charge2(){
 8001d1a:	b580      	push	{r7, lr}
 8001d1c:	af00      	add	r7, sp, #0
    return EPS_WRITE(9, 0); //turn command 9 to the OFF state (HIGH = Fast?, LOW = Slow?)
 8001d1e:	2100      	movs	r1, #0
 8001d20:	2009      	movs	r0, #9
 8001d22:	f000 f8f7 	bl	8001f14 <EPS_WRITE>
 8001d26:	4603      	mov	r3, r0
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	bd80      	pop	{r7, pc}

08001d2c <enable_Boost_Board>:

HAL_StatusTypeDef enable_Boost_Board(){
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	af00      	add	r7, sp, #0
    return EPS_WRITE(10, 1); //turn command 10 to the ON state
 8001d30:	2101      	movs	r1, #1
 8001d32:	200a      	movs	r0, #10
 8001d34:	f000 f8ee 	bl	8001f14 <EPS_WRITE>
 8001d38:	4603      	mov	r3, r0
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	bd80      	pop	{r7, pc}

08001d3e <disable_Boost_Board>:

HAL_StatusTypeDef disable_Boost_Board(){
 8001d3e:	b580      	push	{r7, lr}
 8001d40:	af00      	add	r7, sp, #0
    return EPS_WRITE(10, 0); //turn command 10 to the OFF state
 8001d42:	2100      	movs	r1, #0
 8001d44:	200a      	movs	r0, #10
 8001d46:	f000 f8e5 	bl	8001f14 <EPS_WRITE>
 8001d4a:	4603      	mov	r3, r0
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	bd80      	pop	{r7, pc}

08001d50 <enable_Payload>:

HAL_StatusTypeDef enable_Payload(){
 8001d50:	b580      	push	{r7, lr}
 8001d52:	af00      	add	r7, sp, #0
    return EPS_WRITE(11, 1); //turn command 11 to the ON state
 8001d54:	2101      	movs	r1, #1
 8001d56:	200b      	movs	r0, #11
 8001d58:	f000 f8dc 	bl	8001f14 <EPS_WRITE>
 8001d5c:	4603      	mov	r3, r0
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	bd80      	pop	{r7, pc}

08001d62 <disable_Payload>:

HAL_StatusTypeDef disable_Payload(){
 8001d62:	b580      	push	{r7, lr}
 8001d64:	af00      	add	r7, sp, #0
    return EPS_WRITE(11, 0); //turn command 11 to the OFF state
 8001d66:	2100      	movs	r1, #0
 8001d68:	200b      	movs	r0, #11
 8001d6a:	f000 f8d3 	bl	8001f14 <EPS_WRITE>
 8001d6e:	4603      	mov	r3, r0
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	bd80      	pop	{r7, pc}

08001d74 <enable_EPS_Output_3>:

HAL_StatusTypeDef enable_EPS_Output_3(){
 8001d74:	b580      	push	{r7, lr}
 8001d76:	af00      	add	r7, sp, #0
    return EPS_WRITE(12, 1); //turn command 12 to the ON state
 8001d78:	2101      	movs	r1, #1
 8001d7a:	200c      	movs	r0, #12
 8001d7c:	f000 f8ca 	bl	8001f14 <EPS_WRITE>
 8001d80:	4603      	mov	r3, r0
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	bd80      	pop	{r7, pc}

08001d86 <disable_EPS_Output_3>:

HAL_StatusTypeDef disable_EPS_Output_3(){
 8001d86:	b580      	push	{r7, lr}
 8001d88:	af00      	add	r7, sp, #0
    return EPS_WRITE(12, 0); //turn command 12 to the OFF state
 8001d8a:	2100      	movs	r1, #0
 8001d8c:	200c      	movs	r0, #12
 8001d8e:	f000 f8c1 	bl	8001f14 <EPS_WRITE>
 8001d92:	4603      	mov	r3, r0
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	bd80      	pop	{r7, pc}

08001d98 <enable_UHF>:

HAL_StatusTypeDef enable_UHF(){
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
    return EPS_WRITE(14, 1); //turn command 14 to the ON state
 8001d9c:	2101      	movs	r1, #1
 8001d9e:	200e      	movs	r0, #14
 8001da0:	f000 f8b8 	bl	8001f14 <EPS_WRITE>
 8001da4:	4603      	mov	r3, r0
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	bd80      	pop	{r7, pc}

08001daa <disable_UHF>:

HAL_StatusTypeDef disable_UHF(){
 8001daa:	b580      	push	{r7, lr}
 8001dac:	af00      	add	r7, sp, #0
//    osThreadTerminate(myUHFTask);
//    osThreadDef(myUHFTask, UHF_Task, osPriorityNormal, 0, 512);
//    osThreadCreate(osThread(myUHFTask), NULL);
    return EPS_WRITE(14, 0); //turn command 14 to the OFF state
 8001dae:	2100      	movs	r1, #0
 8001db0:	200e      	movs	r0, #14
 8001db2:	f000 f8af 	bl	8001f14 <EPS_WRITE>
 8001db6:	4603      	mov	r3, r0
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	bd80      	pop	{r7, pc}

08001dbc <enable_EPS_Output_6>:

HAL_StatusTypeDef enable_EPS_Output_6(){
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
    return EPS_WRITE(15, 1); //turn command 15 to the ON state
 8001dc0:	2101      	movs	r1, #1
 8001dc2:	200f      	movs	r0, #15
 8001dc4:	f000 f8a6 	bl	8001f14 <EPS_WRITE>
 8001dc8:	4603      	mov	r3, r0
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	bd80      	pop	{r7, pc}

08001dce <disable_EPS_Output_6>:

HAL_StatusTypeDef disable_EPS_Output_6(){
 8001dce:	b580      	push	{r7, lr}
 8001dd0:	af00      	add	r7, sp, #0
    return EPS_WRITE(15, 0); //turn command 15 to the OFF state
 8001dd2:	2100      	movs	r1, #0
 8001dd4:	200f      	movs	r0, #15
 8001dd6:	f000 f89d 	bl	8001f14 <EPS_WRITE>
 8001dda:	4603      	mov	r3, r0
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	bd80      	pop	{r7, pc}

08001de0 <enable_EPS_Batt_Heater_1>:

HAL_StatusTypeDef enable_EPS_Batt_Heater_1(){
 8001de0:	b580      	push	{r7, lr}
 8001de2:	af00      	add	r7, sp, #0
    return EPS_WRITE(16, 1); //turn command 16 to the ON state
 8001de4:	2101      	movs	r1, #1
 8001de6:	2010      	movs	r0, #16
 8001de8:	f000 f894 	bl	8001f14 <EPS_WRITE>
 8001dec:	4603      	mov	r3, r0
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	bd80      	pop	{r7, pc}

08001df2 <disable_EPS_Batt_Heater_1>:

HAL_StatusTypeDef disable_EPS_Batt_Heater_1(){
 8001df2:	b580      	push	{r7, lr}
 8001df4:	af00      	add	r7, sp, #0
    return EPS_WRITE(16, 0); //turn command 16 to the OFF state
 8001df6:	2100      	movs	r1, #0
 8001df8:	2010      	movs	r0, #16
 8001dfa:	f000 f88b 	bl	8001f14 <EPS_WRITE>
 8001dfe:	4603      	mov	r3, r0
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	bd80      	pop	{r7, pc}

08001e04 <enable_EPS_Batt_Heater_2>:

HAL_StatusTypeDef enable_EPS_Batt_Heater_2(){
 8001e04:	b580      	push	{r7, lr}
 8001e06:	af00      	add	r7, sp, #0
    return EPS_WRITE(17, 1); //turn command 17 to the ON state
 8001e08:	2101      	movs	r1, #1
 8001e0a:	2011      	movs	r0, #17
 8001e0c:	f000 f882 	bl	8001f14 <EPS_WRITE>
 8001e10:	4603      	mov	r3, r0
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	bd80      	pop	{r7, pc}

08001e16 <disable_EPS_Batt_Heater_2>:

HAL_StatusTypeDef disable_EPS_Batt_Heater_2(){
 8001e16:	b580      	push	{r7, lr}
 8001e18:	af00      	add	r7, sp, #0
    return EPS_WRITE(17, 0); //turn command 17 to the OFF state
 8001e1a:	2100      	movs	r1, #0
 8001e1c:	2011      	movs	r0, #17
 8001e1e:	f000 f879 	bl	8001f14 <EPS_WRITE>
 8001e22:	4603      	mov	r3, r0
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	bd80      	pop	{r7, pc}

08001e28 <enable_EPS_Batt_Heater_3>:

HAL_StatusTypeDef enable_EPS_Batt_Heater_3(){
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	af00      	add	r7, sp, #0
    return EPS_WRITE(18, 1); //turn command 18 to the ON state
 8001e2c:	2101      	movs	r1, #1
 8001e2e:	2012      	movs	r0, #18
 8001e30:	f000 f870 	bl	8001f14 <EPS_WRITE>
 8001e34:	4603      	mov	r3, r0
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	bd80      	pop	{r7, pc}

08001e3a <disable_EPS_Batt_Heater_3>:

HAL_StatusTypeDef disable_EPS_Batt_Heater_3(){
 8001e3a:	b580      	push	{r7, lr}
 8001e3c:	af00      	add	r7, sp, #0
    return EPS_WRITE(18, 0); //turn command 18 to the OFF state
 8001e3e:	2100      	movs	r1, #0
 8001e40:	2012      	movs	r0, #18
 8001e42:	f000 f867 	bl	8001f14 <EPS_WRITE>
 8001e46:	4603      	mov	r3, r0
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	bd80      	pop	{r7, pc}

08001e4c <EPS_READ>:
  * @brief Sends a write command to the EPS module over a given I2C instance and reads back a response
  * @param command : the command to be used on the transceiver
  * @param data_ptr : A pointer to allow information from the health check to be viewed.
  * @retval Returns if the hal function call succeeded, or if it failed
  */
HAL_StatusTypeDef EPS_READ(uint8_t command, uint8_t* data_ptr){
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b086      	sub	sp, #24
 8001e50:	af02      	add	r7, sp, #8
 8001e52:	4603      	mov	r3, r0
 8001e54:	6039      	str	r1, [r7, #0]
 8001e56:	71fb      	strb	r3, [r7, #7]
    osMutexWait(EPS_I2C_Mutex, 2500);
 8001e58:	4b2a      	ldr	r3, [pc, #168]	; (8001f04 <EPS_READ+0xb8>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f640 11c4 	movw	r1, #2500	; 0x9c4
 8001e60:	4618      	mov	r0, r3
 8001e62:	f008 fb67 	bl	800a534 <osMutexWait>

    HAL_StatusTypeDef status = HAL_ERROR;
 8001e66:	2301      	movs	r3, #1
 8001e68:	73fb      	strb	r3, [r7, #15]
    status = HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) (EPS_I2C_ADDRESS << 0x1), &command, 1, EPS_I2C_TIMEOUT);
 8001e6a:	1dfa      	adds	r2, r7, #7
 8001e6c:	2364      	movs	r3, #100	; 0x64
 8001e6e:	9300      	str	r3, [sp, #0]
 8001e70:	2301      	movs	r3, #1
 8001e72:	2130      	movs	r1, #48	; 0x30
 8001e74:	4824      	ldr	r0, [pc, #144]	; (8001f08 <EPS_READ+0xbc>)
 8001e76:	f002 fba5 	bl	80045c4 <HAL_I2C_Master_Transmit>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001e7e:	7bfb      	ldrb	r3, [r7, #15]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d017      	beq.n	8001eb4 <EPS_READ+0x68>
        osMutexWait(Num_I2C_Errors_Mutex, 500);
 8001e84:	4b21      	ldr	r3, [pc, #132]	; (8001f0c <EPS_READ+0xc0>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f008 fb51 	bl	800a534 <osMutexWait>
        NUM_I2C_ERRORS++;
 8001e92:	4b1f      	ldr	r3, [pc, #124]	; (8001f10 <EPS_READ+0xc4>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	3301      	adds	r3, #1
 8001e98:	4a1d      	ldr	r2, [pc, #116]	; (8001f10 <EPS_READ+0xc4>)
 8001e9a:	6013      	str	r3, [r2, #0]
        osMutexRelease(Num_I2C_Errors_Mutex);
 8001e9c:	4b1b      	ldr	r3, [pc, #108]	; (8001f0c <EPS_READ+0xc0>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f008 fb97 	bl	800a5d4 <osMutexRelease>
        osMutexRelease(EPS_I2C_Mutex);
 8001ea6:	4b17      	ldr	r3, [pc, #92]	; (8001f04 <EPS_READ+0xb8>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f008 fb92 	bl	800a5d4 <osMutexRelease>
        return status;
 8001eb0:	7bfb      	ldrb	r3, [r7, #15]
 8001eb2:	e023      	b.n	8001efc <EPS_READ+0xb0>
    }
    status = HAL_I2C_Master_Receive(&hi2c1, (uint16_t) (EPS_I2C_ADDRESS << 0x1), data_ptr, 2, EPS_I2C_TIMEOUT);
 8001eb4:	2364      	movs	r3, #100	; 0x64
 8001eb6:	9300      	str	r3, [sp, #0]
 8001eb8:	2302      	movs	r3, #2
 8001eba:	683a      	ldr	r2, [r7, #0]
 8001ebc:	2130      	movs	r1, #48	; 0x30
 8001ebe:	4812      	ldr	r0, [pc, #72]	; (8001f08 <EPS_READ+0xbc>)
 8001ec0:	f002 fc8e 	bl	80047e0 <HAL_I2C_Master_Receive>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	73fb      	strb	r3, [r7, #15]

    if(status != HAL_OK){
 8001ec8:	7bfb      	ldrb	r3, [r7, #15]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d010      	beq.n	8001ef0 <EPS_READ+0xa4>
        osMutexWait(Num_I2C_Errors_Mutex, 500);
 8001ece:	4b0f      	ldr	r3, [pc, #60]	; (8001f0c <EPS_READ+0xc0>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f008 fb2c 	bl	800a534 <osMutexWait>
        NUM_I2C_ERRORS++;
 8001edc:	4b0c      	ldr	r3, [pc, #48]	; (8001f10 <EPS_READ+0xc4>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	3301      	adds	r3, #1
 8001ee2:	4a0b      	ldr	r2, [pc, #44]	; (8001f10 <EPS_READ+0xc4>)
 8001ee4:	6013      	str	r3, [r2, #0]
        osMutexRelease(Num_I2C_Errors_Mutex);
 8001ee6:	4b09      	ldr	r3, [pc, #36]	; (8001f0c <EPS_READ+0xc0>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4618      	mov	r0, r3
 8001eec:	f008 fb72 	bl	800a5d4 <osMutexRelease>
    }

    osMutexRelease(EPS_I2C_Mutex);
 8001ef0:	4b04      	ldr	r3, [pc, #16]	; (8001f04 <EPS_READ+0xb8>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f008 fb6d 	bl	800a5d4 <osMutexRelease>
    return status;
 8001efa:	7bfb      	ldrb	r3, [r7, #15]
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	3710      	adds	r7, #16
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	20000228 	.word	0x20000228
 8001f08:	200002a0 	.word	0x200002a0
 8001f0c:	20000230 	.word	0x20000230
 8001f10:	20000208 	.word	0x20000208

08001f14 <EPS_WRITE>:
/**
  * @brief Sends a write command to the EPS module over a given I2C instance
  * @param state: the state to set the output specified by the command to (0 or 1)
  * @retval Returns if the hal function call succeeded, or if it failed
  */
HAL_StatusTypeDef EPS_WRITE(uint8_t command, uint8_t state){
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b086      	sub	sp, #24
 8001f18:	af02      	add	r7, sp, #8
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	460a      	mov	r2, r1
 8001f1e:	71fb      	strb	r3, [r7, #7]
 8001f20:	4613      	mov	r3, r2
 8001f22:	71bb      	strb	r3, [r7, #6]
    osMutexWait(EPS_I2C_Mutex, 1500);
 8001f24:	4b1a      	ldr	r3, [pc, #104]	; (8001f90 <EPS_WRITE+0x7c>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f240 51dc 	movw	r1, #1500	; 0x5dc
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f008 fb01 	bl	800a534 <osMutexWait>

    HAL_StatusTypeDef status = HAL_ERROR;
 8001f32:	2301      	movs	r3, #1
 8001f34:	73fb      	strb	r3, [r7, #15]
    uint8_t data[2];
    data[0] = command;
 8001f36:	79fb      	ldrb	r3, [r7, #7]
 8001f38:	733b      	strb	r3, [r7, #12]
    data[1] = state;
 8001f3a:	79bb      	ldrb	r3, [r7, #6]
 8001f3c:	737b      	strb	r3, [r7, #13]
    status = HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) (EPS_I2C_ADDRESS << 0x1), data, 2, EPS_I2C_TIMEOUT);
 8001f3e:	f107 020c 	add.w	r2, r7, #12
 8001f42:	2364      	movs	r3, #100	; 0x64
 8001f44:	9300      	str	r3, [sp, #0]
 8001f46:	2302      	movs	r3, #2
 8001f48:	2130      	movs	r1, #48	; 0x30
 8001f4a:	4812      	ldr	r0, [pc, #72]	; (8001f94 <EPS_WRITE+0x80>)
 8001f4c:	f002 fb3a 	bl	80045c4 <HAL_I2C_Master_Transmit>
 8001f50:	4603      	mov	r3, r0
 8001f52:	73fb      	strb	r3, [r7, #15]

    if(status != HAL_OK){
 8001f54:	7bfb      	ldrb	r3, [r7, #15]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d010      	beq.n	8001f7c <EPS_WRITE+0x68>
        osMutexWait(Num_I2C_Errors_Mutex, 500);
 8001f5a:	4b0f      	ldr	r3, [pc, #60]	; (8001f98 <EPS_WRITE+0x84>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001f62:	4618      	mov	r0, r3
 8001f64:	f008 fae6 	bl	800a534 <osMutexWait>
        NUM_I2C_ERRORS++;
 8001f68:	4b0c      	ldr	r3, [pc, #48]	; (8001f9c <EPS_WRITE+0x88>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	3301      	adds	r3, #1
 8001f6e:	4a0b      	ldr	r2, [pc, #44]	; (8001f9c <EPS_WRITE+0x88>)
 8001f70:	6013      	str	r3, [r2, #0]
        osMutexRelease(Num_I2C_Errors_Mutex);
 8001f72:	4b09      	ldr	r3, [pc, #36]	; (8001f98 <EPS_WRITE+0x84>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4618      	mov	r0, r3
 8001f78:	f008 fb2c 	bl	800a5d4 <osMutexRelease>
    }

    osMutexRelease(EPS_I2C_Mutex);
 8001f7c:	4b04      	ldr	r3, [pc, #16]	; (8001f90 <EPS_WRITE+0x7c>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4618      	mov	r0, r3
 8001f82:	f008 fb27 	bl	800a5d4 <osMutexRelease>
    return status;
 8001f86:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	3710      	adds	r7, #16
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	20000228 	.word	0x20000228
 8001f94:	200002a0 	.word	0x200002a0
 8001f98:	20000230 	.word	0x20000230
 8001f9c:	20000208 	.word	0x20000208

08001fa0 <sendErrorPacket>:
/**
 * @brief This function sends an error packet to the Ground Station
 * @retval Whether or not the transmission successfully left the satellite (does not know if it reached the ground station)
 * This function will return a 0 if there was no issue, otherwise, there was an error.
 */
int sendErrorPacket(){
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b084      	sub	sp, #16
 8001fa4:	af00      	add	r7, sp, #0
    CySat_Packet_t cySatPacket;
    cySatPacket.Subsystem_Type = OBC_SUBSYSTEM_TYPE;
 8001fa6:	230a      	movs	r3, #10
 8001fa8:	713b      	strb	r3, [r7, #4]
    cySatPacket.Command = 0xFF;
 8001faa:	23ff      	movs	r3, #255	; 0xff
 8001fac:	717b      	strb	r3, [r7, #5]
    cySatPacket.Data_Length = 0x02;
 8001fae:	2302      	movs	r3, #2
 8001fb0:	71bb      	strb	r3, [r7, #6]
    cySatPacket.Data = (uint8_t*) malloc(sizeof(uint8_t) * 2);
 8001fb2:	2002      	movs	r0, #2
 8001fb4:	f00b f88e 	bl	800d0d4 <malloc>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	60bb      	str	r3, [r7, #8]
    cySatPacket.Data[0] = 0xFF;
 8001fbc:	68bb      	ldr	r3, [r7, #8]
 8001fbe:	22ff      	movs	r2, #255	; 0xff
 8001fc0:	701a      	strb	r2, [r3, #0]
    cySatPacket.Data[1] = 0xFF;
 8001fc2:	68bb      	ldr	r3, [r7, #8]
 8001fc4:	3301      	adds	r3, #1
 8001fc6:	22ff      	movs	r2, #255	; 0xff
 8001fc8:	701a      	strb	r2, [r3, #0]
    cySatPacket.Checksum = generateCySatChecksum(cySatPacket);
 8001fca:	1d3b      	adds	r3, r7, #4
 8001fcc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001fd0:	f7ff f8de 	bl	8001190 <generateCySatChecksum>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	733b      	strb	r3, [r7, #12]
    return sendCySatPacket(cySatPacket);
 8001fd8:	1d3b      	adds	r3, r7, #4
 8001fda:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001fde:	f7ff f857 	bl	8001090 <sendCySatPacket>
 8001fe2:	4603      	mov	r3, r0
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	3710      	adds	r7, #16
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}

08001fec <handleCySatPacket>:
/**
 * @brief This function takes in a newly received CySat Packet and acts upon the command within
 * @param packet: the packet to handle
 * @retval A zero indicates success, -1 means the command or subtype is unrecognized, else means failure
 */
int handleCySatPacket(CySat_Packet_t packet){
 8001fec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001fee:	b0b9      	sub	sp, #228	; 0xe4
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	1d3b      	adds	r3, r7, #4
 8001ff4:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    HAL_StatusTypeDef status;
    CySat_Packet_t outgoingPacket;
    switch(packet.Subsystem_Type){
 8001ff8:	793b      	ldrb	r3, [r7, #4]
 8001ffa:	2b28      	cmp	r3, #40	; 0x28
 8001ffc:	dc48      	bgt.n	8002090 <handleCySatPacket+0xa4>
 8001ffe:	2b0a      	cmp	r3, #10
 8002000:	f2c1 805c 	blt.w	80030bc <handleCySatPacket+0x10d0>
 8002004:	3b0a      	subs	r3, #10
 8002006:	2b1e      	cmp	r3, #30
 8002008:	f201 8058 	bhi.w	80030bc <handleCySatPacket+0x10d0>
 800200c:	a201      	add	r2, pc, #4	; (adr r2, 8002014 <handleCySatPacket+0x28>)
 800200e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002012:	bf00      	nop
 8002014:	0800209b 	.word	0x0800209b
 8002018:	080030bd 	.word	0x080030bd
 800201c:	080030bd 	.word	0x080030bd
 8002020:	080030bd 	.word	0x080030bd
 8002024:	080030bd 	.word	0x080030bd
 8002028:	080030bd 	.word	0x080030bd
 800202c:	080030bd 	.word	0x080030bd
 8002030:	080030bd 	.word	0x080030bd
 8002034:	080030bd 	.word	0x080030bd
 8002038:	080030bd 	.word	0x080030bd
 800203c:	080030c3 	.word	0x080030c3
 8002040:	080030bd 	.word	0x080030bd
 8002044:	080030bd 	.word	0x080030bd
 8002048:	080030bd 	.word	0x080030bd
 800204c:	080030bd 	.word	0x080030bd
 8002050:	080030bd 	.word	0x080030bd
 8002054:	080030bd 	.word	0x080030bd
 8002058:	080030bd 	.word	0x080030bd
 800205c:	080030bd 	.word	0x080030bd
 8002060:	080030bd 	.word	0x080030bd
 8002064:	08002297 	.word	0x08002297
 8002068:	080030bd 	.word	0x080030bd
 800206c:	080030bd 	.word	0x080030bd
 8002070:	080030bd 	.word	0x080030bd
 8002074:	080030bd 	.word	0x080030bd
 8002078:	080030bd 	.word	0x080030bd
 800207c:	080030bd 	.word	0x080030bd
 8002080:	080030bd 	.word	0x080030bd
 8002084:	080030bd 	.word	0x080030bd
 8002088:	080030bd 	.word	0x080030bd
 800208c:	080030c3 	.word	0x080030c3
 8002090:	2b5a      	cmp	r3, #90	; 0x5a
 8002092:	f001 8018 	beq.w	80030c6 <handleCySatPacket+0x10da>
 8002096:	f001 b811 	b.w	80030bc <handleCySatPacket+0x10d0>
        case OBC_SUBSYSTEM_TYPE: //OBC
            switch(packet.Command){
 800209a:	797b      	ldrb	r3, [r7, #5]
 800209c:	3b01      	subs	r3, #1
 800209e:	2b0b      	cmp	r3, #11
 80020a0:	f201 8013 	bhi.w	80030ca <handleCySatPacket+0x10de>
 80020a4:	a201      	add	r2, pc, #4	; (adr r2, 80020ac <handleCySatPacket+0xc0>)
 80020a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020aa:	bf00      	nop
 80020ac:	080020dd 	.word	0x080020dd
 80020b0:	080030cb 	.word	0x080030cb
 80020b4:	0800216f 	.word	0x0800216f
 80020b8:	080030cb 	.word	0x080030cb
 80020bc:	08002203 	.word	0x08002203
 80020c0:	080030cb 	.word	0x080030cb
 80020c4:	08002203 	.word	0x08002203
 80020c8:	080030cb 	.word	0x080030cb
 80020cc:	08002203 	.word	0x08002203
 80020d0:	08002203 	.word	0x08002203
 80020d4:	080030cb 	.word	0x080030cb
 80020d8:	08002203 	.word	0x08002203
                case 0x01: { //Ping Request
                    char message[58] = "Alive and well, Ames! Congratulations to the CySat-1 Team!";
 80020dc:	4bd4      	ldr	r3, [pc, #848]	; (8002430 <handleCySatPacket+0x444>)
 80020de:	f107 0410 	add.w	r4, r7, #16
 80020e2:	461d      	mov	r5, r3
 80020e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80020e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80020e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80020ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80020ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80020ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80020f0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80020f4:	c403      	stmia	r4!, {r0, r1}
 80020f6:	8022      	strh	r2, [r4, #0]
                    outgoingPacket.Subsystem_Type = OBC_SUBSYSTEM_TYPE;
 80020f8:	230a      	movs	r3, #10
 80020fa:	f887 30a8 	strb.w	r3, [r7, #168]	; 0xa8
                    outgoingPacket.Command = 0x00; //Ping response
 80020fe:	2300      	movs	r3, #0
 8002100:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9
                    outgoingPacket.Data_Length = 0x3A;
 8002104:	233a      	movs	r3, #58	; 0x3a
 8002106:	f887 30aa 	strb.w	r3, [r7, #170]	; 0xaa
                    outgoingPacket.Data = (uint8_t*) malloc(sizeof(uint8_t) * 58);
 800210a:	203a      	movs	r0, #58	; 0x3a
 800210c:	f00a ffe2 	bl	800d0d4 <malloc>
 8002110:	4603      	mov	r3, r0
 8002112:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                    memcpy(outgoingPacket.Data,message,58); //This too IDK seriously this might not work
 8002116:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800211a:	f107 0410 	add.w	r4, r7, #16
 800211e:	469c      	mov	ip, r3
 8002120:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8002124:	4665      	mov	r5, ip
 8002126:	4626      	mov	r6, r4
 8002128:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800212a:	6028      	str	r0, [r5, #0]
 800212c:	6069      	str	r1, [r5, #4]
 800212e:	60aa      	str	r2, [r5, #8]
 8002130:	60eb      	str	r3, [r5, #12]
 8002132:	3410      	adds	r4, #16
 8002134:	f10c 0c10 	add.w	ip, ip, #16
 8002138:	4574      	cmp	r4, lr
 800213a:	d1f3      	bne.n	8002124 <handleCySatPacket+0x138>
 800213c:	4662      	mov	r2, ip
 800213e:	4623      	mov	r3, r4
 8002140:	cb03      	ldmia	r3!, {r0, r1}
 8002142:	6010      	str	r0, [r2, #0]
 8002144:	6051      	str	r1, [r2, #4]
 8002146:	881b      	ldrh	r3, [r3, #0]
 8002148:	8113      	strh	r3, [r2, #8]
                    //outgoingPacket.Data[57]=message[57]; //I don't know what I'm doing please check this
                    outgoingPacket.Checksum = generateCySatChecksum(outgoingPacket);
 800214a:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800214e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002152:	f7ff f81d 	bl	8001190 <generateCySatChecksum>
 8002156:	4603      	mov	r3, r0
 8002158:	f887 30b0 	strb.w	r3, [r7, #176]	; 0xb0
                    return sendCySatPacket(outgoingPacket); //send the response
 800215c:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002160:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002164:	f7fe ff94 	bl	8001090 <sendCySatPacket>
 8002168:	4603      	mov	r3, r0
 800216a:	f000 bfb2 	b.w	80030d2 <handleCySatPacket+0x10e6>
                }
                case 0x03: { //Shutoff Beacon Request
                    status=END_BEACON();
 800216e:	f001 f80a 	bl	8003186 <END_BEACON>
 8002172:	4603      	mov	r3, r0
 8002174:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 8002178:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 800217c:	2b00      	cmp	r3, #0
 800217e:	d003      	beq.n	8002188 <handleCySatPacket+0x19c>
                        return -1;
 8002180:	f04f 33ff 	mov.w	r3, #4294967295
 8002184:	f000 bfa5 	b.w	80030d2 <handleCySatPacket+0x10e6>
                    }

                    uint16_t data1 = FloatToUnsigned16bits(status);
 8002188:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 800218c:	ee07 3a90 	vmov	s15, r3
 8002190:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002194:	eeb0 0a67 	vmov.f32	s0, s15
 8002198:	f001 fada 	bl	8003750 <FloatToUnsigned16bits>
 800219c:	4603      	mov	r3, r0
 800219e:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6

                    outgoingPacket.Subsystem_Type = OBC_SUBSYSTEM_TYPE;
 80021a2:	230a      	movs	r3, #10
 80021a4:	f887 30a8 	strb.w	r3, [r7, #168]	; 0xa8
                    outgoingPacket.Command = 0x02; //Shutoff Beacon response
 80021a8:	2302      	movs	r3, #2
 80021aa:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9
                    outgoingPacket.Data_Length = 0x02;
 80021ae:	2302      	movs	r3, #2
 80021b0:	f887 30aa 	strb.w	r3, [r7, #170]	; 0xaa
                    outgoingPacket.Data = (uint8_t*) malloc(sizeof(uint8_t) * 2);
 80021b4:	2002      	movs	r0, #2
 80021b6:	f00a ff8d 	bl	800d0d4 <malloc>
 80021ba:	4603      	mov	r3, r0
 80021bc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                    outgoingPacket.Data[0] = (data1 & 0xFF00) >> 8;
 80021c0:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 80021c4:	0a1b      	lsrs	r3, r3, #8
 80021c6:	b29a      	uxth	r2, r3
 80021c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80021cc:	b2d2      	uxtb	r2, r2
 80021ce:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[1] = data1 & 0xFF;
 80021d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80021d4:	3301      	adds	r3, #1
 80021d6:	f8b7 20b6 	ldrh.w	r2, [r7, #182]	; 0xb6
 80021da:	b2d2      	uxtb	r2, r2
 80021dc:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Checksum = generateCySatChecksum(outgoingPacket);
 80021de:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80021e2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80021e6:	f7fe ffd3 	bl	8001190 <generateCySatChecksum>
 80021ea:	4603      	mov	r3, r0
 80021ec:	f887 30b0 	strb.w	r3, [r7, #176]	; 0xb0
                    return sendCySatPacket(outgoingPacket); //send the response
 80021f0:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80021f4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80021f8:	f7fe ff4a 	bl	8001090 <sendCySatPacket>
 80021fc:	4603      	mov	r3, r0
 80021fe:	f000 bf68 	b.w	80030d2 <handleCySatPacket+0x10e6>
                }
                case 0x0A: { //Set beacon text
                    //This will have to wait for transmission of text this is gonna be hard
                }
                case 0x0C: { //Enable Beacon
                    status=START_BEACON();
 8002202:	f000 ff6b 	bl	80030dc <START_BEACON>
 8002206:	4603      	mov	r3, r0
 8002208:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 800220c:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002210:	2b00      	cmp	r3, #0
 8002212:	d003      	beq.n	800221c <handleCySatPacket+0x230>
                        return -1;
 8002214:	f04f 33ff 	mov.w	r3, #4294967295
 8002218:	f000 bf5b 	b.w	80030d2 <handleCySatPacket+0x10e6>
                    }

                    uint16_t data1 = FloatToUnsigned16bits(status);
 800221c:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002220:	ee07 3a90 	vmov	s15, r3
 8002224:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002228:	eeb0 0a67 	vmov.f32	s0, s15
 800222c:	f001 fa90 	bl	8003750 <FloatToUnsigned16bits>
 8002230:	4603      	mov	r3, r0
 8002232:	f8a7 30b8 	strh.w	r3, [r7, #184]	; 0xb8

                    outgoingPacket.Subsystem_Type = OBC_SUBSYSTEM_TYPE;
 8002236:	230a      	movs	r3, #10
 8002238:	f887 30a8 	strb.w	r3, [r7, #168]	; 0xa8
                    outgoingPacket.Command = 0x0B; //Enable Beacon response
 800223c:	230b      	movs	r3, #11
 800223e:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9
                    outgoingPacket.Data_Length = 0x02;
 8002242:	2302      	movs	r3, #2
 8002244:	f887 30aa 	strb.w	r3, [r7, #170]	; 0xaa
                    outgoingPacket.Data = (uint8_t*) malloc(sizeof(uint8_t) * 2);
 8002248:	2002      	movs	r0, #2
 800224a:	f00a ff43 	bl	800d0d4 <malloc>
 800224e:	4603      	mov	r3, r0
 8002250:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                    outgoingPacket.Data[0] = (data1 & 0xFF00) >> 8;
 8002254:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	; 0xb8
 8002258:	0a1b      	lsrs	r3, r3, #8
 800225a:	b29a      	uxth	r2, r3
 800225c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002260:	b2d2      	uxtb	r2, r2
 8002262:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[1] = data1 & 0xFF;
 8002264:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002268:	3301      	adds	r3, #1
 800226a:	f8b7 20b8 	ldrh.w	r2, [r7, #184]	; 0xb8
 800226e:	b2d2      	uxtb	r2, r2
 8002270:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Checksum = generateCySatChecksum(outgoingPacket);
 8002272:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002276:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800227a:	f7fe ff89 	bl	8001190 <generateCySatChecksum>
 800227e:	4603      	mov	r3, r0
 8002280:	f887 30b0 	strb.w	r3, [r7, #176]	; 0xb0
                    return sendCySatPacket(outgoingPacket); //send the response
 8002284:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002288:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800228c:	f7fe ff00 	bl	8001090 <sendCySatPacket>
 8002290:	4603      	mov	r3, r0
 8002292:	f000 bf1e 	b.w	80030d2 <handleCySatPacket+0x10e6>
        case ADCS_SUBSYSTEM_TYPE: //ADCS

            break;

        case EPS_SUBSYSTEM_TYPE: //EPS
            switch(packet.Command){
 8002296:	797b      	ldrb	r3, [r7, #5]
 8002298:	3b01      	subs	r3, #1
 800229a:	2b10      	cmp	r3, #16
 800229c:	f200 8717 	bhi.w	80030ce <handleCySatPacket+0x10e2>
 80022a0:	a201      	add	r2, pc, #4	; (adr r2, 80022a8 <handleCySatPacket+0x2bc>)
 80022a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022a6:	bf00      	nop
 80022a8:	080022ed 	.word	0x080022ed
 80022ac:	080030cf 	.word	0x080030cf
 80022b0:	080023d1 	.word	0x080023d1
 80022b4:	080030cf 	.word	0x080030cf
 80022b8:	0800251d 	.word	0x0800251d
 80022bc:	080030cf 	.word	0x080030cf
 80022c0:	08002665 	.word	0x08002665
 80022c4:	080030cf 	.word	0x080030cf
 80022c8:	080027ad 	.word	0x080027ad
 80022cc:	080030cf 	.word	0x080030cf
 80022d0:	080028a3 	.word	0x080028a3
 80022d4:	080030cf 	.word	0x080030cf
 80022d8:	08002a85 	.word	0x08002a85
 80022dc:	080030cf 	.word	0x080030cf
 80022e0:	08002bc3 	.word	0x08002bc3
 80022e4:	080030cf 	.word	0x080030cf
 80022e8:	08002d49 	.word	0x08002d49
                case 0x01: { //Battery Pack Voltage/Current Request
                    float voltage, current;
                    status = READ_EPS_BATTERY_VOLTAGE(&voltage); //read the voltage from the EPS Battery Pack
 80022ec:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80022f0:	4618      	mov	r0, r3
 80022f2:	f7fe ffbf 	bl	8001274 <READ_EPS_BATTERY_VOLTAGE>
 80022f6:	4603      	mov	r3, r0
 80022f8:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 80022fc:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002300:	2b00      	cmp	r3, #0
 8002302:	d003      	beq.n	800230c <handleCySatPacket+0x320>
                        return -1;
 8002304:	f04f 33ff 	mov.w	r3, #4294967295
 8002308:	f000 bee3 	b.w	80030d2 <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_BATTERY_CURRENT(&current); //read the current from the EPS Battery Pack
 800230c:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002310:	4618      	mov	r0, r3
 8002312:	f7fe ffe1 	bl	80012d8 <READ_EPS_BATTERY_CURRENT>
 8002316:	4603      	mov	r3, r0
 8002318:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 800231c:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002320:	2b00      	cmp	r3, #0
 8002322:	d003      	beq.n	800232c <handleCySatPacket+0x340>
                        return -1;
 8002324:	f04f 33ff 	mov.w	r3, #4294967295
 8002328:	f000 bed3 	b.w	80030d2 <handleCySatPacket+0x10e6>
                    }
                    uint16_t data1 = FloatToUnsigned16bits(voltage);
 800232c:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002330:	eeb0 0a67 	vmov.f32	s0, s15
 8002334:	f001 fa0c 	bl	8003750 <FloatToUnsigned16bits>
 8002338:	4603      	mov	r3, r0
 800233a:	f8a7 30bc 	strh.w	r3, [r7, #188]	; 0xbc
                    uint16_t data2 = FloatToUnsigned16bits(current);
 800233e:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002342:	eeb0 0a67 	vmov.f32	s0, s15
 8002346:	f001 fa03 	bl	8003750 <FloatToUnsigned16bits>
 800234a:	4603      	mov	r3, r0
 800234c:	f8a7 30ba 	strh.w	r3, [r7, #186]	; 0xba

                    outgoingPacket.Subsystem_Type = EPS_SUBSYSTEM_TYPE;
 8002350:	231e      	movs	r3, #30
 8002352:	f887 30a8 	strb.w	r3, [r7, #168]	; 0xa8
                    outgoingPacket.Command = 0x00; //Battery Pack Voltage/Current Response
 8002356:	2300      	movs	r3, #0
 8002358:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9
                    outgoingPacket.Data_Length = 0x04;
 800235c:	2304      	movs	r3, #4
 800235e:	f887 30aa 	strb.w	r3, [r7, #170]	; 0xaa
                    outgoingPacket.Data = (uint8_t*) malloc(sizeof(uint8_t) * 4);
 8002362:	2004      	movs	r0, #4
 8002364:	f00a feb6 	bl	800d0d4 <malloc>
 8002368:	4603      	mov	r3, r0
 800236a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                    outgoingPacket.Data[0] = (data1 & 0xFF00) >> 8;
 800236e:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 8002372:	0a1b      	lsrs	r3, r3, #8
 8002374:	b29a      	uxth	r2, r3
 8002376:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800237a:	b2d2      	uxtb	r2, r2
 800237c:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[1] = data1 & 0xFF;
 800237e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002382:	3301      	adds	r3, #1
 8002384:	f8b7 20bc 	ldrh.w	r2, [r7, #188]	; 0xbc
 8002388:	b2d2      	uxtb	r2, r2
 800238a:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[2] = (data2 & 0xFF00) >> 8;
 800238c:	f8b7 30ba 	ldrh.w	r3, [r7, #186]	; 0xba
 8002390:	0a1b      	lsrs	r3, r3, #8
 8002392:	b29a      	uxth	r2, r3
 8002394:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002398:	3302      	adds	r3, #2
 800239a:	b2d2      	uxtb	r2, r2
 800239c:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[3] = data2 & 0xFF;
 800239e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80023a2:	3303      	adds	r3, #3
 80023a4:	f8b7 20ba 	ldrh.w	r2, [r7, #186]	; 0xba
 80023a8:	b2d2      	uxtb	r2, r2
 80023aa:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Checksum = generateCySatChecksum(outgoingPacket);
 80023ac:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80023b0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80023b4:	f7fe feec 	bl	8001190 <generateCySatChecksum>
 80023b8:	4603      	mov	r3, r0
 80023ba:	f887 30b0 	strb.w	r3, [r7, #176]	; 0xb0
                    return sendCySatPacket(outgoingPacket); //send the response
 80023be:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80023c2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80023c6:	f7fe fe63 	bl	8001090 <sendCySatPacket>
 80023ca:	4603      	mov	r3, r0
 80023cc:	f000 be81 	b.w	80030d2 <handleCySatPacket+0x10e6>
                }
                case 0x03: { //Solar Panel X Status Request
                    float x_voltage, x_neg_current, x_pos_current;
                    status = READ_EPS_SOLAR_X_VOLTAGE(&x_voltage); //read the Solar Panel X axis voltage
 80023d0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80023d4:	4618      	mov	r0, r3
 80023d6:	f7fe ffb1 	bl	800133c <READ_EPS_SOLAR_X_VOLTAGE>
 80023da:	4603      	mov	r3, r0
 80023dc:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 80023e0:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d003      	beq.n	80023f0 <handleCySatPacket+0x404>
                        return -1;
 80023e8:	f04f 33ff 	mov.w	r3, #4294967295
 80023ec:	f000 be71 	b.w	80030d2 <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_SOLAR_X_NEG_CURRENT(&x_neg_current); //read the Solar Panel X- current
 80023f0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80023f4:	4618      	mov	r0, r3
 80023f6:	f7fe ffd3 	bl	80013a0 <READ_EPS_SOLAR_X_NEG_CURRENT>
 80023fa:	4603      	mov	r3, r0
 80023fc:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 8002400:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002404:	2b00      	cmp	r3, #0
 8002406:	d003      	beq.n	8002410 <handleCySatPacket+0x424>
                        return -1;
 8002408:	f04f 33ff 	mov.w	r3, #4294967295
 800240c:	f000 be61 	b.w	80030d2 <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_SOLAR_X_POS_CURRENT(&x_pos_current); //read the Solar Panel X+ current
 8002410:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002414:	4618      	mov	r0, r3
 8002416:	f7fe fff5 	bl	8001404 <READ_EPS_SOLAR_X_POS_CURRENT>
 800241a:	4603      	mov	r3, r0
 800241c:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 8002420:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002424:	2b00      	cmp	r3, #0
 8002426:	d005      	beq.n	8002434 <handleCySatPacket+0x448>
                        return -1;
 8002428:	f04f 33ff 	mov.w	r3, #4294967295
 800242c:	f000 be51 	b.w	80030d2 <handleCySatPacket+0x10e6>
 8002430:	08010158 	.word	0x08010158
                    }
                    uint16_t data1 = FloatToUnsigned16bits(x_voltage);
 8002434:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8002438:	eeb0 0a67 	vmov.f32	s0, s15
 800243c:	f001 f988 	bl	8003750 <FloatToUnsigned16bits>
 8002440:	4603      	mov	r3, r0
 8002442:	f8a7 30c2 	strh.w	r3, [r7, #194]	; 0xc2
                    uint16_t data2 = FloatToUnsigned16bits(x_neg_current);
 8002446:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 800244a:	eeb0 0a67 	vmov.f32	s0, s15
 800244e:	f001 f97f 	bl	8003750 <FloatToUnsigned16bits>
 8002452:	4603      	mov	r3, r0
 8002454:	f8a7 30c0 	strh.w	r3, [r7, #192]	; 0xc0
                    uint16_t data3 = FloatToUnsigned16bits(x_pos_current);
 8002458:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 800245c:	eeb0 0a67 	vmov.f32	s0, s15
 8002460:	f001 f976 	bl	8003750 <FloatToUnsigned16bits>
 8002464:	4603      	mov	r3, r0
 8002466:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe

                    outgoingPacket.Subsystem_Type = EPS_SUBSYSTEM_TYPE;
 800246a:	231e      	movs	r3, #30
 800246c:	f887 30a8 	strb.w	r3, [r7, #168]	; 0xa8
                    outgoingPacket.Command = 0x02; //Solar Panel X Status Response
 8002470:	2302      	movs	r3, #2
 8002472:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9
                    outgoingPacket.Data_Length = 0x06;
 8002476:	2306      	movs	r3, #6
 8002478:	f887 30aa 	strb.w	r3, [r7, #170]	; 0xaa
                    outgoingPacket.Data = (uint8_t*) malloc(sizeof(uint8_t) * 6);
 800247c:	2006      	movs	r0, #6
 800247e:	f00a fe29 	bl	800d0d4 <malloc>
 8002482:	4603      	mov	r3, r0
 8002484:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                    outgoingPacket.Data[0] = (data1 & 0xFF00) >> 8;
 8002488:	f8b7 30c2 	ldrh.w	r3, [r7, #194]	; 0xc2
 800248c:	0a1b      	lsrs	r3, r3, #8
 800248e:	b29a      	uxth	r2, r3
 8002490:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002494:	b2d2      	uxtb	r2, r2
 8002496:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[1] = data1 & 0xFF;
 8002498:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800249c:	3301      	adds	r3, #1
 800249e:	f8b7 20c2 	ldrh.w	r2, [r7, #194]	; 0xc2
 80024a2:	b2d2      	uxtb	r2, r2
 80024a4:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[2] = (data2 & 0xFF00) >> 8;
 80024a6:	f8b7 30c0 	ldrh.w	r3, [r7, #192]	; 0xc0
 80024aa:	0a1b      	lsrs	r3, r3, #8
 80024ac:	b29a      	uxth	r2, r3
 80024ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80024b2:	3302      	adds	r3, #2
 80024b4:	b2d2      	uxtb	r2, r2
 80024b6:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[3] = data2 & 0xFF;
 80024b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80024bc:	3303      	adds	r3, #3
 80024be:	f8b7 20c0 	ldrh.w	r2, [r7, #192]	; 0xc0
 80024c2:	b2d2      	uxtb	r2, r2
 80024c4:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[4] = (data3 & 0xFF00) >> 8;
 80024c6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80024ca:	0a1b      	lsrs	r3, r3, #8
 80024cc:	b29a      	uxth	r2, r3
 80024ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80024d2:	3304      	adds	r3, #4
 80024d4:	b2d2      	uxtb	r2, r2
 80024d6:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[5] = data3 & 0xFF;
 80024d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80024dc:	3305      	adds	r3, #5
 80024de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80024e2:	b2d2      	uxtb	r2, r2
 80024e4:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Checksum = generateCySatChecksum(outgoingPacket);
 80024e6:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80024ea:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80024ee:	f7fe fe4f 	bl	8001190 <generateCySatChecksum>
 80024f2:	4603      	mov	r3, r0
 80024f4:	f887 30b0 	strb.w	r3, [r7, #176]	; 0xb0
                    status = sendCySatPacket(outgoingPacket);
 80024f8:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80024fc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002500:	f7fe fdc6 	bl	8001090 <sendCySatPacket>
 8002504:	4603      	mov	r3, r0
 8002506:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    free(outgoingPacket.Data);
 800250a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800250e:	4618      	mov	r0, r3
 8002510:	f00a fde8 	bl	800d0e4 <free>
                    return status; //send the response
 8002514:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002518:	f000 bddb 	b.w	80030d2 <handleCySatPacket+0x10e6>
                }
                case 0x05: { //Solar Panel Y Status Request
                    float y_voltage, y_neg_current, y_pos_current;
                    status = READ_EPS_SOLAR_Y_VOLTAGE(&y_voltage); //read the Solar Panel Y axis voltage
 800251c:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002520:	4618      	mov	r0, r3
 8002522:	f7fe ffa1 	bl	8001468 <READ_EPS_SOLAR_Y_VOLTAGE>
 8002526:	4603      	mov	r3, r0
 8002528:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 800252c:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002530:	2b00      	cmp	r3, #0
 8002532:	d003      	beq.n	800253c <handleCySatPacket+0x550>
                        return -1;
 8002534:	f04f 33ff 	mov.w	r3, #4294967295
 8002538:	f000 bdcb 	b.w	80030d2 <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_SOLAR_Y_NEG_CURRENT(&y_neg_current); //read the Solar Panel Y- current
 800253c:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8002540:	4618      	mov	r0, r3
 8002542:	f7fe ffc3 	bl	80014cc <READ_EPS_SOLAR_Y_NEG_CURRENT>
 8002546:	4603      	mov	r3, r0
 8002548:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 800254c:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002550:	2b00      	cmp	r3, #0
 8002552:	d003      	beq.n	800255c <handleCySatPacket+0x570>
                        return -1;
 8002554:	f04f 33ff 	mov.w	r3, #4294967295
 8002558:	f000 bdbb 	b.w	80030d2 <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_SOLAR_Y_POS_CURRENT(&y_pos_current); //read the Solar Panel Y+ current
 800255c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8002560:	4618      	mov	r0, r3
 8002562:	f7fe ffe5 	bl	8001530 <READ_EPS_SOLAR_Y_POS_CURRENT>
 8002566:	4603      	mov	r3, r0
 8002568:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 800256c:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002570:	2b00      	cmp	r3, #0
 8002572:	d003      	beq.n	800257c <handleCySatPacket+0x590>
                        return -1;
 8002574:	f04f 33ff 	mov.w	r3, #4294967295
 8002578:	f000 bdab 	b.w	80030d2 <handleCySatPacket+0x10e6>
                    }
                    uint16_t data1 = FloatToUnsigned16bits(y_voltage);
 800257c:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8002580:	eeb0 0a67 	vmov.f32	s0, s15
 8002584:	f001 f8e4 	bl	8003750 <FloatToUnsigned16bits>
 8002588:	4603      	mov	r3, r0
 800258a:	f8a7 30c8 	strh.w	r3, [r7, #200]	; 0xc8
                    uint16_t data2 = FloatToUnsigned16bits(y_neg_current);
 800258e:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8002592:	eeb0 0a67 	vmov.f32	s0, s15
 8002596:	f001 f8db 	bl	8003750 <FloatToUnsigned16bits>
 800259a:	4603      	mov	r3, r0
 800259c:	f8a7 30c6 	strh.w	r3, [r7, #198]	; 0xc6
                    uint16_t data3 = FloatToUnsigned16bits(y_pos_current);
 80025a0:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 80025a4:	eeb0 0a67 	vmov.f32	s0, s15
 80025a8:	f001 f8d2 	bl	8003750 <FloatToUnsigned16bits>
 80025ac:	4603      	mov	r3, r0
 80025ae:	f8a7 30c4 	strh.w	r3, [r7, #196]	; 0xc4

                    outgoingPacket.Subsystem_Type = EPS_SUBSYSTEM_TYPE;
 80025b2:	231e      	movs	r3, #30
 80025b4:	f887 30a8 	strb.w	r3, [r7, #168]	; 0xa8
                    outgoingPacket.Command = 0x04; //Solar Panel Y Status Response
 80025b8:	2304      	movs	r3, #4
 80025ba:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9
                    outgoingPacket.Data_Length = 0x06;
 80025be:	2306      	movs	r3, #6
 80025c0:	f887 30aa 	strb.w	r3, [r7, #170]	; 0xaa
                    outgoingPacket.Data = (uint8_t*) malloc(sizeof(uint8_t) * 6);
 80025c4:	2006      	movs	r0, #6
 80025c6:	f00a fd85 	bl	800d0d4 <malloc>
 80025ca:	4603      	mov	r3, r0
 80025cc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                    outgoingPacket.Data[0] = (data1 & 0xFF00) >> 8;
 80025d0:	f8b7 30c8 	ldrh.w	r3, [r7, #200]	; 0xc8
 80025d4:	0a1b      	lsrs	r3, r3, #8
 80025d6:	b29a      	uxth	r2, r3
 80025d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80025dc:	b2d2      	uxtb	r2, r2
 80025de:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[1] = data1 & 0xFF;
 80025e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80025e4:	3301      	adds	r3, #1
 80025e6:	f8b7 20c8 	ldrh.w	r2, [r7, #200]	; 0xc8
 80025ea:	b2d2      	uxtb	r2, r2
 80025ec:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[2] = (data2 & 0xFF00) >> 8;
 80025ee:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	; 0xc6
 80025f2:	0a1b      	lsrs	r3, r3, #8
 80025f4:	b29a      	uxth	r2, r3
 80025f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80025fa:	3302      	adds	r3, #2
 80025fc:	b2d2      	uxtb	r2, r2
 80025fe:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[3] = data2 & 0xFF;
 8002600:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002604:	3303      	adds	r3, #3
 8002606:	f8b7 20c6 	ldrh.w	r2, [r7, #198]	; 0xc6
 800260a:	b2d2      	uxtb	r2, r2
 800260c:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[4] = (data3 & 0xFF00) >> 8;
 800260e:	f8b7 30c4 	ldrh.w	r3, [r7, #196]	; 0xc4
 8002612:	0a1b      	lsrs	r3, r3, #8
 8002614:	b29a      	uxth	r2, r3
 8002616:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800261a:	3304      	adds	r3, #4
 800261c:	b2d2      	uxtb	r2, r2
 800261e:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[5] = data3 & 0xFF;
 8002620:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002624:	3305      	adds	r3, #5
 8002626:	f8b7 20c4 	ldrh.w	r2, [r7, #196]	; 0xc4
 800262a:	b2d2      	uxtb	r2, r2
 800262c:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Checksum = generateCySatChecksum(outgoingPacket);
 800262e:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002632:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002636:	f7fe fdab 	bl	8001190 <generateCySatChecksum>
 800263a:	4603      	mov	r3, r0
 800263c:	f887 30b0 	strb.w	r3, [r7, #176]	; 0xb0
                    status = sendCySatPacket(outgoingPacket);
 8002640:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002644:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002648:	f7fe fd22 	bl	8001090 <sendCySatPacket>
 800264c:	4603      	mov	r3, r0
 800264e:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    free(outgoingPacket.Data);
 8002652:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002656:	4618      	mov	r0, r3
 8002658:	f00a fd44 	bl	800d0e4 <free>
                    return status; //send the response
 800265c:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002660:	f000 bd37 	b.w	80030d2 <handleCySatPacket+0x10e6>
                }
                case 0x07: { //Solar Panel Z Status Request
                    float z_voltage, z_neg_current, z_pos_current;
                    status = READ_EPS_SOLAR_Z_VOLTAGE(&z_voltage); //read the Solar Panel Z axis voltage
 8002664:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002668:	4618      	mov	r0, r3
 800266a:	f7fe ff93 	bl	8001594 <READ_EPS_SOLAR_Z_VOLTAGE>
 800266e:	4603      	mov	r3, r0
 8002670:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 8002674:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002678:	2b00      	cmp	r3, #0
 800267a:	d003      	beq.n	8002684 <handleCySatPacket+0x698>
                        return -1;
 800267c:	f04f 33ff 	mov.w	r3, #4294967295
 8002680:	f000 bd27 	b.w	80030d2 <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_SOLAR_Z_NEG_CURRENT(&z_neg_current); //read the Solar Panel Z- current
 8002684:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002688:	4618      	mov	r0, r3
 800268a:	f7fe ffb5 	bl	80015f8 <READ_EPS_SOLAR_Z_NEG_CURRENT>
 800268e:	4603      	mov	r3, r0
 8002690:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 8002694:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002698:	2b00      	cmp	r3, #0
 800269a:	d003      	beq.n	80026a4 <handleCySatPacket+0x6b8>
                        return -1;
 800269c:	f04f 33ff 	mov.w	r3, #4294967295
 80026a0:	f000 bd17 	b.w	80030d2 <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_SOLAR_Z_POS_CURRENT(&z_pos_current); //read the Solar Panel Z+ current
 80026a4:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80026a8:	4618      	mov	r0, r3
 80026aa:	f7fe ffd7 	bl	800165c <READ_EPS_SOLAR_Z_POS_CURRENT>
 80026ae:	4603      	mov	r3, r0
 80026b0:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 80026b4:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d003      	beq.n	80026c4 <handleCySatPacket+0x6d8>
                        return -1;
 80026bc:	f04f 33ff 	mov.w	r3, #4294967295
 80026c0:	f000 bd07 	b.w	80030d2 <handleCySatPacket+0x10e6>
                    }
                    uint16_t data1 = FloatToUnsigned16bits(z_voltage);
 80026c4:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80026c8:	eeb0 0a67 	vmov.f32	s0, s15
 80026cc:	f001 f840 	bl	8003750 <FloatToUnsigned16bits>
 80026d0:	4603      	mov	r3, r0
 80026d2:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
                    uint16_t data2 = FloatToUnsigned16bits(z_neg_current);
 80026d6:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80026da:	eeb0 0a67 	vmov.f32	s0, s15
 80026de:	f001 f837 	bl	8003750 <FloatToUnsigned16bits>
 80026e2:	4603      	mov	r3, r0
 80026e4:	f8a7 30cc 	strh.w	r3, [r7, #204]	; 0xcc
                    uint16_t data3 = FloatToUnsigned16bits(z_pos_current);
 80026e8:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 80026ec:	eeb0 0a67 	vmov.f32	s0, s15
 80026f0:	f001 f82e 	bl	8003750 <FloatToUnsigned16bits>
 80026f4:	4603      	mov	r3, r0
 80026f6:	f8a7 30ca 	strh.w	r3, [r7, #202]	; 0xca

                    outgoingPacket.Subsystem_Type = EPS_SUBSYSTEM_TYPE;
 80026fa:	231e      	movs	r3, #30
 80026fc:	f887 30a8 	strb.w	r3, [r7, #168]	; 0xa8
                    outgoingPacket.Command = 0x06; //Solar Panel Z Status Response
 8002700:	2306      	movs	r3, #6
 8002702:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9
                    outgoingPacket.Data_Length = 0x06;
 8002706:	2306      	movs	r3, #6
 8002708:	f887 30aa 	strb.w	r3, [r7, #170]	; 0xaa
                    outgoingPacket.Data = (uint8_t*) malloc(sizeof(uint8_t) * 6);
 800270c:	2006      	movs	r0, #6
 800270e:	f00a fce1 	bl	800d0d4 <malloc>
 8002712:	4603      	mov	r3, r0
 8002714:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                    outgoingPacket.Data[0] = (data1 & 0xFF00) >> 8;
 8002718:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800271c:	0a1b      	lsrs	r3, r3, #8
 800271e:	b29a      	uxth	r2, r3
 8002720:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002724:	b2d2      	uxtb	r2, r2
 8002726:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[1] = data1 & 0xFF;
 8002728:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800272c:	3301      	adds	r3, #1
 800272e:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	; 0xce
 8002732:	b2d2      	uxtb	r2, r2
 8002734:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[2] = (data2 & 0xFF00) >> 8;
 8002736:	f8b7 30cc 	ldrh.w	r3, [r7, #204]	; 0xcc
 800273a:	0a1b      	lsrs	r3, r3, #8
 800273c:	b29a      	uxth	r2, r3
 800273e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002742:	3302      	adds	r3, #2
 8002744:	b2d2      	uxtb	r2, r2
 8002746:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[3] = data2 & 0xFF;
 8002748:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800274c:	3303      	adds	r3, #3
 800274e:	f8b7 20cc 	ldrh.w	r2, [r7, #204]	; 0xcc
 8002752:	b2d2      	uxtb	r2, r2
 8002754:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[4] = (data3 & 0xFF00) >> 8;
 8002756:	f8b7 30ca 	ldrh.w	r3, [r7, #202]	; 0xca
 800275a:	0a1b      	lsrs	r3, r3, #8
 800275c:	b29a      	uxth	r2, r3
 800275e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002762:	3304      	adds	r3, #4
 8002764:	b2d2      	uxtb	r2, r2
 8002766:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[5] = data3 & 0xFF;
 8002768:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800276c:	3305      	adds	r3, #5
 800276e:	f8b7 20ca 	ldrh.w	r2, [r7, #202]	; 0xca
 8002772:	b2d2      	uxtb	r2, r2
 8002774:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Checksum = generateCySatChecksum(outgoingPacket);
 8002776:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800277a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800277e:	f7fe fd07 	bl	8001190 <generateCySatChecksum>
 8002782:	4603      	mov	r3, r0
 8002784:	f887 30b0 	strb.w	r3, [r7, #176]	; 0xb0
                    status = sendCySatPacket(outgoingPacket);
 8002788:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800278c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002790:	f7fe fc7e 	bl	8001090 <sendCySatPacket>
 8002794:	4603      	mov	r3, r0
 8002796:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    free(outgoingPacket.Data);
 800279a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800279e:	4618      	mov	r0, r3
 80027a0:	f00a fca0 	bl	800d0e4 <free>
                    return status; //send the response
 80027a4:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 80027a8:	f000 bc93 	b.w	80030d2 <handleCySatPacket+0x10e6>
                }
                case 0x09: { //BUS Current Request
                    float current_3, current_5;
                    status = READ_EPS_3V_CURRENT(&current_3); //read the 3.3v BUS current
 80027ac:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80027b0:	4618      	mov	r0, r3
 80027b2:	f7fe ff85 	bl	80016c0 <READ_EPS_3V_CURRENT>
 80027b6:	4603      	mov	r3, r0
 80027b8:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 80027bc:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d003      	beq.n	80027cc <handleCySatPacket+0x7e0>
                        return -1;
 80027c4:	f04f 33ff 	mov.w	r3, #4294967295
 80027c8:	f000 bc83 	b.w	80030d2 <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_5V_CURRENT(&current_5); //read the 5v BUS current
 80027cc:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80027d0:	4618      	mov	r0, r3
 80027d2:	f7fe ffa7 	bl	8001724 <READ_EPS_5V_CURRENT>
 80027d6:	4603      	mov	r3, r0
 80027d8:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 80027dc:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d003      	beq.n	80027ec <handleCySatPacket+0x800>
                        return -1;
 80027e4:	f04f 33ff 	mov.w	r3, #4294967295
 80027e8:	f000 bc73 	b.w	80030d2 <handleCySatPacket+0x10e6>
                    }
                    uint16_t data1 = FloatToUnsigned16bits(current_3);
 80027ec:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80027f0:	eeb0 0a67 	vmov.f32	s0, s15
 80027f4:	f000 ffac 	bl	8003750 <FloatToUnsigned16bits>
 80027f8:	4603      	mov	r3, r0
 80027fa:	f8a7 30d2 	strh.w	r3, [r7, #210]	; 0xd2
                    uint16_t data2 = FloatToUnsigned16bits(current_5);
 80027fe:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8002802:	eeb0 0a67 	vmov.f32	s0, s15
 8002806:	f000 ffa3 	bl	8003750 <FloatToUnsigned16bits>
 800280a:	4603      	mov	r3, r0
 800280c:	f8a7 30d0 	strh.w	r3, [r7, #208]	; 0xd0

                    outgoingPacket.Subsystem_Type = EPS_SUBSYSTEM_TYPE;
 8002810:	231e      	movs	r3, #30
 8002812:	f887 30a8 	strb.w	r3, [r7, #168]	; 0xa8
                    outgoingPacket.Command = 0x08; //BUS Current Response
 8002816:	2308      	movs	r3, #8
 8002818:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9
                    outgoingPacket.Data_Length = 0x04;
 800281c:	2304      	movs	r3, #4
 800281e:	f887 30aa 	strb.w	r3, [r7, #170]	; 0xaa
                    outgoingPacket.Data = (uint8_t*) malloc(sizeof(uint8_t) * 4);
 8002822:	2004      	movs	r0, #4
 8002824:	f00a fc56 	bl	800d0d4 <malloc>
 8002828:	4603      	mov	r3, r0
 800282a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                    outgoingPacket.Data[0] = (data1 & 0xFF00) >> 8;
 800282e:	f8b7 30d2 	ldrh.w	r3, [r7, #210]	; 0xd2
 8002832:	0a1b      	lsrs	r3, r3, #8
 8002834:	b29a      	uxth	r2, r3
 8002836:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800283a:	b2d2      	uxtb	r2, r2
 800283c:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[1] = data1 & 0xFF;
 800283e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002842:	3301      	adds	r3, #1
 8002844:	f8b7 20d2 	ldrh.w	r2, [r7, #210]	; 0xd2
 8002848:	b2d2      	uxtb	r2, r2
 800284a:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[2] = (data2 & 0xFF00) >> 8;
 800284c:	f8b7 30d0 	ldrh.w	r3, [r7, #208]	; 0xd0
 8002850:	0a1b      	lsrs	r3, r3, #8
 8002852:	b29a      	uxth	r2, r3
 8002854:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002858:	3302      	adds	r3, #2
 800285a:	b2d2      	uxtb	r2, r2
 800285c:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[3] = data2 & 0xFF;
 800285e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002862:	3303      	adds	r3, #3
 8002864:	f8b7 20d0 	ldrh.w	r2, [r7, #208]	; 0xd0
 8002868:	b2d2      	uxtb	r2, r2
 800286a:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Checksum = generateCySatChecksum(outgoingPacket);
 800286c:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002870:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002874:	f7fe fc8c 	bl	8001190 <generateCySatChecksum>
 8002878:	4603      	mov	r3, r0
 800287a:	f887 30b0 	strb.w	r3, [r7, #176]	; 0xb0
                    status = sendCySatPacket(outgoingPacket);
 800287e:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002882:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002886:	f7fe fc03 	bl	8001090 <sendCySatPacket>
 800288a:	4603      	mov	r3, r0
 800288c:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    free(outgoingPacket.Data);
 8002890:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002894:	4618      	mov	r0, r3
 8002896:	f00a fc25 	bl	800d0e4 <free>
                    return status; //send the response
 800289a:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 800289e:	f000 bc18 	b.w	80030d2 <handleCySatPacket+0x10e6>
                }
                case 0x0B: { //Temperature Request
                    float mcu_temp, battery1_temp, battery2_temp, battery3_temp, battery4_temp;
                    status = READ_EPS_MCU_TEMP(&mcu_temp); //read the MCU Temperature
 80028a2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80028a6:	4618      	mov	r0, r3
 80028a8:	f7fe ff6e 	bl	8001788 <READ_EPS_MCU_TEMP>
 80028ac:	4603      	mov	r3, r0
 80028ae:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 80028b2:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d003      	beq.n	80028c2 <handleCySatPacket+0x8d6>
                        return -1;
 80028ba:	f04f 33ff 	mov.w	r3, #4294967295
 80028be:	f000 bc08 	b.w	80030d2 <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_BATT_1_TEMP(&battery1_temp); //read the Battery Cell 1 Temperature
 80028c2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80028c6:	4618      	mov	r0, r3
 80028c8:	f7fe ff9c 	bl	8001804 <READ_EPS_BATT_1_TEMP>
 80028cc:	4603      	mov	r3, r0
 80028ce:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 80028d2:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d002      	beq.n	80028e0 <handleCySatPacket+0x8f4>
                        return -1;
 80028da:	f04f 33ff 	mov.w	r3, #4294967295
 80028de:	e3f8      	b.n	80030d2 <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_BATT_2_TEMP(&battery2_temp); //read the Battery Cell 2 Temperature
 80028e0:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80028e4:	4618      	mov	r0, r3
 80028e6:	f7fe ffbf 	bl	8001868 <READ_EPS_BATT_2_TEMP>
 80028ea:	4603      	mov	r3, r0
 80028ec:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 80028f0:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d002      	beq.n	80028fe <handleCySatPacket+0x912>
                        return -1;
 80028f8:	f04f 33ff 	mov.w	r3, #4294967295
 80028fc:	e3e9      	b.n	80030d2 <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_BATT_3_TEMP(&battery3_temp); //read the Battery Cell 3 Temperature
 80028fe:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002902:	4618      	mov	r0, r3
 8002904:	f7fe ffe2 	bl	80018cc <READ_EPS_BATT_3_TEMP>
 8002908:	4603      	mov	r3, r0
 800290a:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 800290e:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002912:	2b00      	cmp	r3, #0
 8002914:	d002      	beq.n	800291c <handleCySatPacket+0x930>
                        return -1;
 8002916:	f04f 33ff 	mov.w	r3, #4294967295
 800291a:	e3da      	b.n	80030d2 <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_BATT_4_TEMP(&battery4_temp); //read the Battery Cell 4 Temperature
 800291c:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8002920:	4618      	mov	r0, r3
 8002922:	f7ff f805 	bl	8001930 <READ_EPS_BATT_4_TEMP>
 8002926:	4603      	mov	r3, r0
 8002928:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 800292c:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002930:	2b00      	cmp	r3, #0
 8002932:	d002      	beq.n	800293a <handleCySatPacket+0x94e>
                        return -1;
 8002934:	f04f 33ff 	mov.w	r3, #4294967295
 8002938:	e3cb      	b.n	80030d2 <handleCySatPacket+0x10e6>
                    }
                    uint16_t data1 = FloatToUnsigned16bits(mcu_temp);
 800293a:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 800293e:	eeb0 0a67 	vmov.f32	s0, s15
 8002942:	f000 ff05 	bl	8003750 <FloatToUnsigned16bits>
 8002946:	4603      	mov	r3, r0
 8002948:	f8a7 30dc 	strh.w	r3, [r7, #220]	; 0xdc
                    uint16_t data2 = FloatToUnsigned16bits(battery1_temp);
 800294c:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8002950:	eeb0 0a67 	vmov.f32	s0, s15
 8002954:	f000 fefc 	bl	8003750 <FloatToUnsigned16bits>
 8002958:	4603      	mov	r3, r0
 800295a:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
                    uint16_t data3 = FloatToUnsigned16bits(battery2_temp);
 800295e:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8002962:	eeb0 0a67 	vmov.f32	s0, s15
 8002966:	f000 fef3 	bl	8003750 <FloatToUnsigned16bits>
 800296a:	4603      	mov	r3, r0
 800296c:	f8a7 30d8 	strh.w	r3, [r7, #216]	; 0xd8
                    uint16_t data4 = FloatToUnsigned16bits(battery3_temp);
 8002970:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002974:	eeb0 0a67 	vmov.f32	s0, s15
 8002978:	f000 feea 	bl	8003750 <FloatToUnsigned16bits>
 800297c:	4603      	mov	r3, r0
 800297e:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
                    uint16_t data5 = FloatToUnsigned16bits(battery4_temp);
 8002982:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8002986:	eeb0 0a67 	vmov.f32	s0, s15
 800298a:	f000 fee1 	bl	8003750 <FloatToUnsigned16bits>
 800298e:	4603      	mov	r3, r0
 8002990:	f8a7 30d4 	strh.w	r3, [r7, #212]	; 0xd4

                    outgoingPacket.Subsystem_Type = EPS_SUBSYSTEM_TYPE;
 8002994:	231e      	movs	r3, #30
 8002996:	f887 30a8 	strb.w	r3, [r7, #168]	; 0xa8
                    outgoingPacket.Command = 0x0A; //Temperature Response
 800299a:	230a      	movs	r3, #10
 800299c:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9
                    outgoingPacket.Data_Length = 0x0A;
 80029a0:	230a      	movs	r3, #10
 80029a2:	f887 30aa 	strb.w	r3, [r7, #170]	; 0xaa
                    outgoingPacket.Data = (uint8_t*) malloc(sizeof(uint8_t) * 10);
 80029a6:	200a      	movs	r0, #10
 80029a8:	f00a fb94 	bl	800d0d4 <malloc>
 80029ac:	4603      	mov	r3, r0
 80029ae:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                    outgoingPacket.Data[0] = (data1 & 0xFF00) >> 8;
 80029b2:	f8b7 30dc 	ldrh.w	r3, [r7, #220]	; 0xdc
 80029b6:	0a1b      	lsrs	r3, r3, #8
 80029b8:	b29a      	uxth	r2, r3
 80029ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80029be:	b2d2      	uxtb	r2, r2
 80029c0:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[1] = data1 & 0xFF;
 80029c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80029c6:	3301      	adds	r3, #1
 80029c8:	f8b7 20dc 	ldrh.w	r2, [r7, #220]	; 0xdc
 80029cc:	b2d2      	uxtb	r2, r2
 80029ce:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[2] = (data2 & 0xFF00) >> 8;
 80029d0:	f8b7 30da 	ldrh.w	r3, [r7, #218]	; 0xda
 80029d4:	0a1b      	lsrs	r3, r3, #8
 80029d6:	b29a      	uxth	r2, r3
 80029d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80029dc:	3302      	adds	r3, #2
 80029de:	b2d2      	uxtb	r2, r2
 80029e0:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[3] = data2 & 0xFF;
 80029e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80029e6:	3303      	adds	r3, #3
 80029e8:	f8b7 20da 	ldrh.w	r2, [r7, #218]	; 0xda
 80029ec:	b2d2      	uxtb	r2, r2
 80029ee:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[4] = (data3 & 0xFF00) >> 8;
 80029f0:	f8b7 30d8 	ldrh.w	r3, [r7, #216]	; 0xd8
 80029f4:	0a1b      	lsrs	r3, r3, #8
 80029f6:	b29a      	uxth	r2, r3
 80029f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80029fc:	3304      	adds	r3, #4
 80029fe:	b2d2      	uxtb	r2, r2
 8002a00:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[5] = data3 & 0xFF;
 8002a02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002a06:	3305      	adds	r3, #5
 8002a08:	f8b7 20d8 	ldrh.w	r2, [r7, #216]	; 0xd8
 8002a0c:	b2d2      	uxtb	r2, r2
 8002a0e:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[6] = (data4 & 0xFF00) >> 8;
 8002a10:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 8002a14:	0a1b      	lsrs	r3, r3, #8
 8002a16:	b29a      	uxth	r2, r3
 8002a18:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002a1c:	3306      	adds	r3, #6
 8002a1e:	b2d2      	uxtb	r2, r2
 8002a20:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[7] = data4 & 0xFF;
 8002a22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002a26:	3307      	adds	r3, #7
 8002a28:	f8b7 20d6 	ldrh.w	r2, [r7, #214]	; 0xd6
 8002a2c:	b2d2      	uxtb	r2, r2
 8002a2e:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[8] = (data5 & 0xFF00) >> 8;
 8002a30:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	; 0xd4
 8002a34:	0a1b      	lsrs	r3, r3, #8
 8002a36:	b29a      	uxth	r2, r3
 8002a38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002a3c:	3308      	adds	r3, #8
 8002a3e:	b2d2      	uxtb	r2, r2
 8002a40:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[9] = data5 & 0xFF;
 8002a42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002a46:	3309      	adds	r3, #9
 8002a48:	f8b7 20d4 	ldrh.w	r2, [r7, #212]	; 0xd4
 8002a4c:	b2d2      	uxtb	r2, r2
 8002a4e:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Checksum = generateCySatChecksum(outgoingPacket);
 8002a50:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002a54:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002a58:	f7fe fb9a 	bl	8001190 <generateCySatChecksum>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	f887 30b0 	strb.w	r3, [r7, #176]	; 0xb0
                    status = sendCySatPacket(outgoingPacket);
 8002a62:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002a66:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002a6a:	f7fe fb11 	bl	8001090 <sendCySatPacket>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    free(outgoingPacket.Data);
 8002a74:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f00a fb33 	bl	800d0e4 <free>
                    return status; //send the response
 8002a7e:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002a82:	e326      	b.n	80030d2 <handleCySatPacket+0x10e6>
                }
                case 0x0D: { //Input, Output, and Default Conditions Request
                    uint16_t input, output1, output2, defaults1, defaults2;
                    status = READ_EPS_INPUT_CONDITION(&input); //read the Input Conditions
 8002a84:	f107 035e 	add.w	r3, r7, #94	; 0x5e
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f7fe ff83 	bl	8001994 <READ_EPS_INPUT_CONDITION>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 8002a94:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d002      	beq.n	8002aa2 <handleCySatPacket+0xab6>
                        return -1;
 8002a9c:	f04f 33ff 	mov.w	r3, #4294967295
 8002aa0:	e317      	b.n	80030d2 <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_OUTPUT_CONDITION1(&output1); //read the Output 1 Conditions
 8002aa2:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f7fe ff99 	bl	80019de <READ_EPS_OUTPUT_CONDITION1>
 8002aac:	4603      	mov	r3, r0
 8002aae:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 8002ab2:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d002      	beq.n	8002ac0 <handleCySatPacket+0xad4>
                        return -1;
 8002aba:	f04f 33ff 	mov.w	r3, #4294967295
 8002abe:	e308      	b.n	80030d2 <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_OUTPUT_CONDITION2(&output2); //read the Output 2 Conditions
 8002ac0:	f107 035a 	add.w	r3, r7, #90	; 0x5a
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f7fe ffaf 	bl	8001a28 <READ_EPS_OUTPUT_CONDITION2>
 8002aca:	4603      	mov	r3, r0
 8002acc:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 8002ad0:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d002      	beq.n	8002ade <handleCySatPacket+0xaf2>
                        return -1;
 8002ad8:	f04f 33ff 	mov.w	r3, #4294967295
 8002adc:	e2f9      	b.n	80030d2 <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_DEFAULTS1(&defaults1); //read the Defaults 1 Conditions
 8002ade:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f7ff f87e 	bl	8001be4 <READ_EPS_DEFAULTS1>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 8002aee:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d002      	beq.n	8002afc <handleCySatPacket+0xb10>
                        return -1;
 8002af6:	f04f 33ff 	mov.w	r3, #4294967295
 8002afa:	e2ea      	b.n	80030d2 <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_DEFAULTS2(&defaults2); //read the Defaults 2 Conditions
 8002afc:	f107 0356 	add.w	r3, r7, #86	; 0x56
 8002b00:	4618      	mov	r0, r3
 8002b02:	f7ff f894 	bl	8001c2e <READ_EPS_DEFAULTS2>
 8002b06:	4603      	mov	r3, r0
 8002b08:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 8002b0c:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d002      	beq.n	8002b1a <handleCySatPacket+0xb2e>
                        return -1;
 8002b14:	f04f 33ff 	mov.w	r3, #4294967295
 8002b18:	e2db      	b.n	80030d2 <handleCySatPacket+0x10e6>
                    }

                    outgoingPacket.Subsystem_Type = EPS_SUBSYSTEM_TYPE;
 8002b1a:	231e      	movs	r3, #30
 8002b1c:	f887 30a8 	strb.w	r3, [r7, #168]	; 0xa8
                    outgoingPacket.Command = 0x0C; //Input, Output, and Default Conditions Response
 8002b20:	230c      	movs	r3, #12
 8002b22:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9
                    outgoingPacket.Data_Length = 0x06;
 8002b26:	2306      	movs	r3, #6
 8002b28:	f887 30aa 	strb.w	r3, [r7, #170]	; 0xaa
                    outgoingPacket.Data = (uint8_t*) malloc(sizeof(uint8_t) * 6);
 8002b2c:	2006      	movs	r0, #6
 8002b2e:	f00a fad1 	bl	800d0d4 <malloc>
 8002b32:	4603      	mov	r3, r0
 8002b34:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                    outgoingPacket.Data[0] = input & 0xFF;
 8002b38:	f8b7 205e 	ldrh.w	r2, [r7, #94]	; 0x5e
 8002b3c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002b40:	b2d2      	uxtb	r2, r2
 8002b42:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[1] = (output1 & 0xFF00) >> 8;
 8002b44:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8002b48:	0a1b      	lsrs	r3, r3, #8
 8002b4a:	b29a      	uxth	r2, r3
 8002b4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002b50:	3301      	adds	r3, #1
 8002b52:	b2d2      	uxtb	r2, r2
 8002b54:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[2] = output1 & 0xFF;
 8002b56:	f8b7 205c 	ldrh.w	r2, [r7, #92]	; 0x5c
 8002b5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002b5e:	3302      	adds	r3, #2
 8002b60:	b2d2      	uxtb	r2, r2
 8002b62:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[3] = output2 & 0xFF;
 8002b64:	f8b7 205a 	ldrh.w	r2, [r7, #90]	; 0x5a
 8002b68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002b6c:	3303      	adds	r3, #3
 8002b6e:	b2d2      	uxtb	r2, r2
 8002b70:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[4] = defaults1 & 0xFF;
 8002b72:	f8b7 2058 	ldrh.w	r2, [r7, #88]	; 0x58
 8002b76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002b7a:	3304      	adds	r3, #4
 8002b7c:	b2d2      	uxtb	r2, r2
 8002b7e:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[5] = defaults2 & 0xFF;
 8002b80:	f8b7 2056 	ldrh.w	r2, [r7, #86]	; 0x56
 8002b84:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002b88:	3305      	adds	r3, #5
 8002b8a:	b2d2      	uxtb	r2, r2
 8002b8c:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Checksum = generateCySatChecksum(outgoingPacket);
 8002b8e:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002b92:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002b96:	f7fe fafb 	bl	8001190 <generateCySatChecksum>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	f887 30b0 	strb.w	r3, [r7, #176]	; 0xb0
                    status = sendCySatPacket(outgoingPacket);
 8002ba0:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002ba4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002ba8:	f7fe fa72 	bl	8001090 <sendCySatPacket>
 8002bac:	4603      	mov	r3, r0
 8002bae:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    free(outgoingPacket.Data);
 8002bb2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f00a fa94 	bl	800d0e4 <free>
                    return status; //send the response
 8002bbc:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002bc0:	e287      	b.n	80030d2 <handleCySatPacket+0x10e6>
                }
                case 0x0F: { //Counter Check Request
                    uint16_t power_on, under_voltage, short_circuited, over_temp, charging_cycles;
                    status = READ_EPS_POWER_ON_CYCLES(&power_on); //read the MCU Temperature
 8002bc2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f7fe ff53 	bl	8001a72 <READ_EPS_POWER_ON_CYCLES>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 8002bd2:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d002      	beq.n	8002be0 <handleCySatPacket+0xbf4>
                        return -1;
 8002bda:	f04f 33ff 	mov.w	r3, #4294967295
 8002bde:	e278      	b.n	80030d2 <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_UNDER_VOLT_COUNT(&under_voltage); //read the Battery Cell 1 Temperature
 8002be0:	f107 0352 	add.w	r3, r7, #82	; 0x52
 8002be4:	4618      	mov	r0, r3
 8002be6:	f7fe ff69 	bl	8001abc <READ_EPS_UNDER_VOLT_COUNT>
 8002bea:	4603      	mov	r3, r0
 8002bec:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 8002bf0:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d002      	beq.n	8002bfe <handleCySatPacket+0xc12>
                        return -1;
 8002bf8:	f04f 33ff 	mov.w	r3, #4294967295
 8002bfc:	e269      	b.n	80030d2 <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_SHORT_CIRCUIT_COUNT(&short_circuited); //read the Battery Cell 2 Temperature
 8002bfe:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002c02:	4618      	mov	r0, r3
 8002c04:	f7fe ff7f 	bl	8001b06 <READ_EPS_SHORT_CIRCUIT_COUNT>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 8002c0e:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d002      	beq.n	8002c1c <handleCySatPacket+0xc30>
                        return -1;
 8002c16:	f04f 33ff 	mov.w	r3, #4294967295
 8002c1a:	e25a      	b.n	80030d2 <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_OVER_TEMP_COUNT(&over_temp); //read the Battery Cell 3 Temperature
 8002c1c:	f107 034e 	add.w	r3, r7, #78	; 0x4e
 8002c20:	4618      	mov	r0, r3
 8002c22:	f7fe ff95 	bl	8001b50 <READ_EPS_OVER_TEMP_COUNT>
 8002c26:	4603      	mov	r3, r0
 8002c28:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 8002c2c:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d002      	beq.n	8002c3a <handleCySatPacket+0xc4e>
                        return -1;
 8002c34:	f04f 33ff 	mov.w	r3, #4294967295
 8002c38:	e24b      	b.n	80030d2 <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_CHARGE_CYCLES(&charging_cycles); //read the Battery Cell 4 Temperature
 8002c3a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f7fe ffab 	bl	8001b9a <READ_EPS_CHARGE_CYCLES>
 8002c44:	4603      	mov	r3, r0
 8002c46:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 8002c4a:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d002      	beq.n	8002c58 <handleCySatPacket+0xc6c>
                        return -1;
 8002c52:	f04f 33ff 	mov.w	r3, #4294967295
 8002c56:	e23c      	b.n	80030d2 <handleCySatPacket+0x10e6>
                    }

                    outgoingPacket.Subsystem_Type = EPS_SUBSYSTEM_TYPE;
 8002c58:	231e      	movs	r3, #30
 8002c5a:	f887 30a8 	strb.w	r3, [r7, #168]	; 0xa8
                    outgoingPacket.Command = 0x0E; //Temperature Response
 8002c5e:	230e      	movs	r3, #14
 8002c60:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9
                    outgoingPacket.Data_Length = 0x0A;
 8002c64:	230a      	movs	r3, #10
 8002c66:	f887 30aa 	strb.w	r3, [r7, #170]	; 0xaa
                    outgoingPacket.Data = (uint8_t*) malloc(sizeof(uint8_t) * 10);
 8002c6a:	200a      	movs	r0, #10
 8002c6c:	f00a fa32 	bl	800d0d4 <malloc>
 8002c70:	4603      	mov	r3, r0
 8002c72:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                    outgoingPacket.Data[0] = (power_on & 0xFF00) >> 8;
 8002c76:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8002c7a:	0a1b      	lsrs	r3, r3, #8
 8002c7c:	b29a      	uxth	r2, r3
 8002c7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002c82:	b2d2      	uxtb	r2, r2
 8002c84:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[1] = power_on & 0xFF;
 8002c86:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8002c8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002c8e:	3301      	adds	r3, #1
 8002c90:	b2d2      	uxtb	r2, r2
 8002c92:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[2] = (under_voltage & 0xFF00) >> 8;
 8002c94:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8002c98:	0a1b      	lsrs	r3, r3, #8
 8002c9a:	b29a      	uxth	r2, r3
 8002c9c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002ca0:	3302      	adds	r3, #2
 8002ca2:	b2d2      	uxtb	r2, r2
 8002ca4:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[3] = under_voltage & 0xFF;
 8002ca6:	f8b7 2052 	ldrh.w	r2, [r7, #82]	; 0x52
 8002caa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002cae:	3303      	adds	r3, #3
 8002cb0:	b2d2      	uxtb	r2, r2
 8002cb2:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[4] = (short_circuited & 0xFF00) >> 8;
 8002cb4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8002cb8:	0a1b      	lsrs	r3, r3, #8
 8002cba:	b29a      	uxth	r2, r3
 8002cbc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002cc0:	3304      	adds	r3, #4
 8002cc2:	b2d2      	uxtb	r2, r2
 8002cc4:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[5] = short_circuited & 0xFF;
 8002cc6:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8002cca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002cce:	3305      	adds	r3, #5
 8002cd0:	b2d2      	uxtb	r2, r2
 8002cd2:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[6] = (over_temp & 0xFF00) >> 8;
 8002cd4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002cd8:	0a1b      	lsrs	r3, r3, #8
 8002cda:	b29a      	uxth	r2, r3
 8002cdc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002ce0:	3306      	adds	r3, #6
 8002ce2:	b2d2      	uxtb	r2, r2
 8002ce4:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[7] = over_temp & 0xFF;
 8002ce6:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8002cea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002cee:	3307      	adds	r3, #7
 8002cf0:	b2d2      	uxtb	r2, r2
 8002cf2:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[8] = (charging_cycles & 0xFF00) >> 8;
 8002cf4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8002cf8:	0a1b      	lsrs	r3, r3, #8
 8002cfa:	b29a      	uxth	r2, r3
 8002cfc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002d00:	3308      	adds	r3, #8
 8002d02:	b2d2      	uxtb	r2, r2
 8002d04:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[9] = charging_cycles & 0xFF;
 8002d06:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8002d0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002d0e:	3309      	adds	r3, #9
 8002d10:	b2d2      	uxtb	r2, r2
 8002d12:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Checksum = generateCySatChecksum(outgoingPacket);
 8002d14:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002d18:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002d1c:	f7fe fa38 	bl	8001190 <generateCySatChecksum>
 8002d20:	4603      	mov	r3, r0
 8002d22:	f887 30b0 	strb.w	r3, [r7, #176]	; 0xb0
                    status = sendCySatPacket(outgoingPacket);
 8002d26:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002d2a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002d2e:	f7fe f9af 	bl	8001090 <sendCySatPacket>
 8002d32:	4603      	mov	r3, r0
 8002d34:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    free(outgoingPacket.Data);
 8002d38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f00a f9d1 	bl	800d0e4 <free>
                    return status; //send the response
 8002d42:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002d46:	e1c4      	b.n	80030d2 <handleCySatPacket+0x10e6>
                }
                case 0x11: { //Enable/Disable Request
                    outgoingPacket.Subsystem_Type = EPS_SUBSYSTEM_TYPE;
 8002d48:	231e      	movs	r3, #30
 8002d4a:	f887 30a8 	strb.w	r3, [r7, #168]	; 0xa8
                    outgoingPacket.Command = 0x10; //Enable/Disable Response
 8002d4e:	2310      	movs	r3, #16
 8002d50:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9
                    outgoingPacket.Data_Length = 0x01;
 8002d54:	2301      	movs	r3, #1
 8002d56:	f887 30aa 	strb.w	r3, [r7, #170]	; 0xaa
                    outgoingPacket.Data = (uint8_t*) malloc(sizeof(uint8_t));
 8002d5a:	2001      	movs	r0, #1
 8002d5c:	f00a f9ba 	bl	800d0d4 <malloc>
 8002d60:	4603      	mov	r3, r0
 8002d62:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                    if(validateCySatChecksum(packet)==0){
 8002d66:	1d3b      	adds	r3, r7, #4
 8002d68:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002d6c:	f7fe fa45 	bl	80011fa <validateCySatChecksum>
 8002d70:	4603      	mov	r3, r0
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d104      	bne.n	8002d80 <handleCySatPacket+0xd94>
                        outgoingPacket.Data[0] = 0;
 8002d76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	701a      	strb	r2, [r3, #0]
 8002d7e:	e183      	b.n	8003088 <handleCySatPacket+0x109c>
                    }
                    else{
                        switch(packet.Data[0]){
 8002d80:	68bb      	ldr	r3, [r7, #8]
 8002d82:	781b      	ldrb	r3, [r3, #0]
 8002d84:	3b01      	subs	r3, #1
 8002d86:	2b0e      	cmp	r3, #14
 8002d88:	f200 817e 	bhi.w	8003088 <handleCySatPacket+0x109c>
 8002d8c:	a201      	add	r2, pc, #4	; (adr r2, 8002d94 <handleCySatPacket+0xda8>)
 8002d8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d92:	bf00      	nop
 8002d94:	08002dd1 	.word	0x08002dd1
 8002d98:	08003089 	.word	0x08003089
 8002d9c:	08003089 	.word	0x08003089
 8002da0:	08002e0b 	.word	0x08002e0b
 8002da4:	08003089 	.word	0x08003089
 8002da8:	08002e45 	.word	0x08002e45
 8002dac:	08002e7f 	.word	0x08002e7f
 8002db0:	08002eb9 	.word	0x08002eb9
 8002db4:	08002ef3 	.word	0x08002ef3
 8002db8:	08002f2d 	.word	0x08002f2d
 8002dbc:	08002f67 	.word	0x08002f67
 8002dc0:	08002fa1 	.word	0x08002fa1
 8002dc4:	08002fdb 	.word	0x08002fdb
 8002dc8:	08003015 	.word	0x08003015
 8002dcc:	0800304f 	.word	0x0800304f
                            case 0x01:{ //Enable/Disable Battery BUS
                                if(packet.Data[1] == 0){
 8002dd0:	68bb      	ldr	r3, [r7, #8]
 8002dd2:	3301      	adds	r3, #1
 8002dd4:	781b      	ldrb	r3, [r3, #0]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d106      	bne.n	8002de8 <handleCySatPacket+0xdfc>
                                    outgoingPacket.Data[0] = disable_EPS_Vbatt_Bus();
 8002dda:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 8002dde:	f7fe ff54 	bl	8001c8a <disable_EPS_Vbatt_Bus>
 8002de2:	4603      	mov	r3, r0
 8002de4:	7023      	strb	r3, [r4, #0]
                                    outgoingPacket.Data[0] = enable_EPS_Vbatt_Bus();
                                }
                                else{
                                    outgoingPacket.Data[0] = 0x00;
                                }
                                break;
 8002de6:	e14f      	b.n	8003088 <handleCySatPacket+0x109c>
                                else if(packet.Data[1] == 1){
 8002de8:	68bb      	ldr	r3, [r7, #8]
 8002dea:	3301      	adds	r3, #1
 8002dec:	781b      	ldrb	r3, [r3, #0]
 8002dee:	2b01      	cmp	r3, #1
 8002df0:	d106      	bne.n	8002e00 <handleCySatPacket+0xe14>
                                    outgoingPacket.Data[0] = enable_EPS_Vbatt_Bus();
 8002df2:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 8002df6:	f7fe ff3f 	bl	8001c78 <enable_EPS_Vbatt_Bus>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	7023      	strb	r3, [r4, #0]
                                break;
 8002dfe:	e143      	b.n	8003088 <handleCySatPacket+0x109c>
                                    outgoingPacket.Data[0] = 0x00;
 8002e00:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002e04:	2200      	movs	r2, #0
 8002e06:	701a      	strb	r2, [r3, #0]
                                break;
 8002e08:	e13e      	b.n	8003088 <handleCySatPacket+0x109c>
                            }
                            case 0x04:{ //Enable/Disable 5v BUS
                                if(packet.Data[1] == 0){
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	3301      	adds	r3, #1
 8002e0e:	781b      	ldrb	r3, [r3, #0]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d106      	bne.n	8002e22 <handleCySatPacket+0xe36>
                                    outgoingPacket.Data[0] = disable_EPS_5v_Bus();
 8002e14:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 8002e18:	f7fe ff49 	bl	8001cae <disable_EPS_5v_Bus>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	7023      	strb	r3, [r4, #0]
                                    outgoingPacket.Data[0] = enable_EPS_5v_Bus();
                                }
                                else{
                                    outgoingPacket.Data[0] = 0x00;
                                }
                                break;
 8002e20:	e132      	b.n	8003088 <handleCySatPacket+0x109c>
                                else if(packet.Data[1] == 1){
 8002e22:	68bb      	ldr	r3, [r7, #8]
 8002e24:	3301      	adds	r3, #1
 8002e26:	781b      	ldrb	r3, [r3, #0]
 8002e28:	2b01      	cmp	r3, #1
 8002e2a:	d106      	bne.n	8002e3a <handleCySatPacket+0xe4e>
                                    outgoingPacket.Data[0] = enable_EPS_5v_Bus();
 8002e2c:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 8002e30:	f7fe ff34 	bl	8001c9c <enable_EPS_5v_Bus>
 8002e34:	4603      	mov	r3, r0
 8002e36:	7023      	strb	r3, [r4, #0]
                                break;
 8002e38:	e126      	b.n	8003088 <handleCySatPacket+0x109c>
                                    outgoingPacket.Data[0] = 0x00;
 8002e3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002e3e:	2200      	movs	r2, #0
 8002e40:	701a      	strb	r2, [r3, #0]
                                break;
 8002e42:	e121      	b.n	8003088 <handleCySatPacket+0x109c>
                            }
                            case 0x06:{ //Enable/Disable Fast/Slow Battery Charge 1
                                if(packet.Data[1] == 0){
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	3301      	adds	r3, #1
 8002e48:	781b      	ldrb	r3, [r3, #0]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d106      	bne.n	8002e5c <handleCySatPacket+0xe70>
                                    outgoingPacket.Data[0] = disable_EPS_Fast_Charge1();
 8002e4e:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 8002e52:	f7fe ff50 	bl	8001cf6 <disable_EPS_Fast_Charge1>
 8002e56:	4603      	mov	r3, r0
 8002e58:	7023      	strb	r3, [r4, #0]
                                    outgoingPacket.Data[0] = enable_EPS_Fast_Charge1();
                                }
                                else{
                                    outgoingPacket.Data[0] = 0x00;
                                }
                                break;
 8002e5a:	e115      	b.n	8003088 <handleCySatPacket+0x109c>
                                else if(packet.Data[1] == 1){
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	3301      	adds	r3, #1
 8002e60:	781b      	ldrb	r3, [r3, #0]
 8002e62:	2b01      	cmp	r3, #1
 8002e64:	d106      	bne.n	8002e74 <handleCySatPacket+0xe88>
                                    outgoingPacket.Data[0] = enable_EPS_Fast_Charge1();
 8002e66:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 8002e6a:	f7fe ff3b 	bl	8001ce4 <enable_EPS_Fast_Charge1>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	7023      	strb	r3, [r4, #0]
                                break;
 8002e72:	e109      	b.n	8003088 <handleCySatPacket+0x109c>
                                    outgoingPacket.Data[0] = 0x00;
 8002e74:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002e78:	2200      	movs	r2, #0
 8002e7a:	701a      	strb	r2, [r3, #0]
                                break;
 8002e7c:	e104      	b.n	8003088 <handleCySatPacket+0x109c>
                            }
                            case 0x07:{ //Enable/Disable Fast/Slow Battery Charge 2
                                if(packet.Data[1] == 0){
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	3301      	adds	r3, #1
 8002e82:	781b      	ldrb	r3, [r3, #0]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d106      	bne.n	8002e96 <handleCySatPacket+0xeaa>
                                    outgoingPacket.Data[0] = disable_EPS_Fast_Charge2();
 8002e88:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 8002e8c:	f7fe ff45 	bl	8001d1a <disable_EPS_Fast_Charge2>
 8002e90:	4603      	mov	r3, r0
 8002e92:	7023      	strb	r3, [r4, #0]
                                    outgoingPacket.Data[0] = enable_EPS_Fast_Charge2();
                                }
                                else{
                                    outgoingPacket.Data[0] = 0x00;
                                }
                                break;
 8002e94:	e0f8      	b.n	8003088 <handleCySatPacket+0x109c>
                                else if(packet.Data[1] == 1){
 8002e96:	68bb      	ldr	r3, [r7, #8]
 8002e98:	3301      	adds	r3, #1
 8002e9a:	781b      	ldrb	r3, [r3, #0]
 8002e9c:	2b01      	cmp	r3, #1
 8002e9e:	d106      	bne.n	8002eae <handleCySatPacket+0xec2>
                                    outgoingPacket.Data[0] = enable_EPS_Fast_Charge2();
 8002ea0:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 8002ea4:	f7fe ff30 	bl	8001d08 <enable_EPS_Fast_Charge2>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	7023      	strb	r3, [r4, #0]
                                break;
 8002eac:	e0ec      	b.n	8003088 <handleCySatPacket+0x109c>
                                    outgoingPacket.Data[0] = 0x00;
 8002eae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	701a      	strb	r2, [r3, #0]
                                break;
 8002eb6:	e0e7      	b.n	8003088 <handleCySatPacket+0x109c>
                            }
                            case 0x08:{ //Enable/Disable Out1/Boost Board
                                if(packet.Data[1] == 0){
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	3301      	adds	r3, #1
 8002ebc:	781b      	ldrb	r3, [r3, #0]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d106      	bne.n	8002ed0 <handleCySatPacket+0xee4>
                                    outgoingPacket.Data[0] = disable_Boost_Board();
 8002ec2:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 8002ec6:	f7fe ff3a 	bl	8001d3e <disable_Boost_Board>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	7023      	strb	r3, [r4, #0]
                                    outgoingPacket.Data[0] = enable_Boost_Board();
                                }
                                else{
                                    outgoingPacket.Data[0] = 0x00;
                                }
                                break;
 8002ece:	e0db      	b.n	8003088 <handleCySatPacket+0x109c>
                                else if(packet.Data[1] == 1){
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	3301      	adds	r3, #1
 8002ed4:	781b      	ldrb	r3, [r3, #0]
 8002ed6:	2b01      	cmp	r3, #1
 8002ed8:	d106      	bne.n	8002ee8 <handleCySatPacket+0xefc>
                                    outgoingPacket.Data[0] = enable_Boost_Board();
 8002eda:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 8002ede:	f7fe ff25 	bl	8001d2c <enable_Boost_Board>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	7023      	strb	r3, [r4, #0]
                                break;
 8002ee6:	e0cf      	b.n	8003088 <handleCySatPacket+0x109c>
                                    outgoingPacket.Data[0] = 0x00;
 8002ee8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002eec:	2200      	movs	r2, #0
 8002eee:	701a      	strb	r2, [r3, #0]
                                break;
 8002ef0:	e0ca      	b.n	8003088 <handleCySatPacket+0x109c>
                            }
                            case 0x09:{ //Enable/Disable Out2
                                if(packet.Data[1] == 0){
 8002ef2:	68bb      	ldr	r3, [r7, #8]
 8002ef4:	3301      	adds	r3, #1
 8002ef6:	781b      	ldrb	r3, [r3, #0]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d106      	bne.n	8002f0a <handleCySatPacket+0xf1e>
                                    outgoingPacket.Data[0] = disable_Payload();
 8002efc:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 8002f00:	f7fe ff2f 	bl	8001d62 <disable_Payload>
 8002f04:	4603      	mov	r3, r0
 8002f06:	7023      	strb	r3, [r4, #0]
                                    outgoingPacket.Data[0] = enable_Payload();
                                }
                                else{
                                    outgoingPacket.Data[0] = 0x00;
                                }
                                break;
 8002f08:	e0be      	b.n	8003088 <handleCySatPacket+0x109c>
                                else if(packet.Data[1] == 1){
 8002f0a:	68bb      	ldr	r3, [r7, #8]
 8002f0c:	3301      	adds	r3, #1
 8002f0e:	781b      	ldrb	r3, [r3, #0]
 8002f10:	2b01      	cmp	r3, #1
 8002f12:	d106      	bne.n	8002f22 <handleCySatPacket+0xf36>
                                    outgoingPacket.Data[0] = enable_Payload();
 8002f14:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 8002f18:	f7fe ff1a 	bl	8001d50 <enable_Payload>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	7023      	strb	r3, [r4, #0]
                                break;
 8002f20:	e0b2      	b.n	8003088 <handleCySatPacket+0x109c>
                                    outgoingPacket.Data[0] = 0x00;
 8002f22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002f26:	2200      	movs	r2, #0
 8002f28:	701a      	strb	r2, [r3, #0]
                                break;
 8002f2a:	e0ad      	b.n	8003088 <handleCySatPacket+0x109c>
                            }
                            case 0x0A:{ //Enable/Disable Out3
                                if(packet.Data[1] == 0){
 8002f2c:	68bb      	ldr	r3, [r7, #8]
 8002f2e:	3301      	adds	r3, #1
 8002f30:	781b      	ldrb	r3, [r3, #0]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d106      	bne.n	8002f44 <handleCySatPacket+0xf58>
                                    outgoingPacket.Data[0] = disable_EPS_Output_3();
 8002f36:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 8002f3a:	f7fe ff24 	bl	8001d86 <disable_EPS_Output_3>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	7023      	strb	r3, [r4, #0]
                                    outgoingPacket.Data[0] = enable_EPS_Output_3();
                                }
                                else{
                                    outgoingPacket.Data[0] = 0x00;
                                }
                                break;
 8002f42:	e0a1      	b.n	8003088 <handleCySatPacket+0x109c>
                                else if(packet.Data[1] == 1){
 8002f44:	68bb      	ldr	r3, [r7, #8]
 8002f46:	3301      	adds	r3, #1
 8002f48:	781b      	ldrb	r3, [r3, #0]
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	d106      	bne.n	8002f5c <handleCySatPacket+0xf70>
                                    outgoingPacket.Data[0] = enable_EPS_Output_3();
 8002f4e:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 8002f52:	f7fe ff0f 	bl	8001d74 <enable_EPS_Output_3>
 8002f56:	4603      	mov	r3, r0
 8002f58:	7023      	strb	r3, [r4, #0]
                                break;
 8002f5a:	e095      	b.n	8003088 <handleCySatPacket+0x109c>
                                    outgoingPacket.Data[0] = 0x00;
 8002f5c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002f60:	2200      	movs	r2, #0
 8002f62:	701a      	strb	r2, [r3, #0]
                                break;
 8002f64:	e090      	b.n	8003088 <handleCySatPacket+0x109c>
                            }
                            case 0x0B:{ //Enable/Disable Out5/UHF
                                if(packet.Data[1] == 0){
 8002f66:	68bb      	ldr	r3, [r7, #8]
 8002f68:	3301      	adds	r3, #1
 8002f6a:	781b      	ldrb	r3, [r3, #0]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d106      	bne.n	8002f7e <handleCySatPacket+0xf92>
                                    outgoingPacket.Data[0] = disable_UHF();
 8002f70:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 8002f74:	f7fe ff19 	bl	8001daa <disable_UHF>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	7023      	strb	r3, [r4, #0]
                                    outgoingPacket.Data[0] = enable_UHF();
                                }
                                else{
                                    outgoingPacket.Data[0] = 0x00;
                                }
                                break;
 8002f7c:	e084      	b.n	8003088 <handleCySatPacket+0x109c>
                                else if(packet.Data[1] == 1){
 8002f7e:	68bb      	ldr	r3, [r7, #8]
 8002f80:	3301      	adds	r3, #1
 8002f82:	781b      	ldrb	r3, [r3, #0]
 8002f84:	2b01      	cmp	r3, #1
 8002f86:	d106      	bne.n	8002f96 <handleCySatPacket+0xfaa>
                                    outgoingPacket.Data[0] = enable_UHF();
 8002f88:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 8002f8c:	f7fe ff04 	bl	8001d98 <enable_UHF>
 8002f90:	4603      	mov	r3, r0
 8002f92:	7023      	strb	r3, [r4, #0]
                                break;
 8002f94:	e078      	b.n	8003088 <handleCySatPacket+0x109c>
                                    outgoingPacket.Data[0] = 0x00;
 8002f96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	701a      	strb	r2, [r3, #0]
                                break;
 8002f9e:	e073      	b.n	8003088 <handleCySatPacket+0x109c>
                            }
                            case 0x0C:{ //Enable/Disable Out6
                                if(packet.Data[1] == 0){
 8002fa0:	68bb      	ldr	r3, [r7, #8]
 8002fa2:	3301      	adds	r3, #1
 8002fa4:	781b      	ldrb	r3, [r3, #0]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d106      	bne.n	8002fb8 <handleCySatPacket+0xfcc>
                                    outgoingPacket.Data[0] = disable_EPS_Output_6();
 8002faa:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 8002fae:	f7fe ff0e 	bl	8001dce <disable_EPS_Output_6>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	7023      	strb	r3, [r4, #0]
                                    outgoingPacket.Data[0] = enable_EPS_Output_6();
                                }
                                else{
                                    outgoingPacket.Data[0] = 0x00;
                                }
                                break;
 8002fb6:	e067      	b.n	8003088 <handleCySatPacket+0x109c>
                                else if(packet.Data[1] == 1){
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	3301      	adds	r3, #1
 8002fbc:	781b      	ldrb	r3, [r3, #0]
 8002fbe:	2b01      	cmp	r3, #1
 8002fc0:	d106      	bne.n	8002fd0 <handleCySatPacket+0xfe4>
                                    outgoingPacket.Data[0] = enable_EPS_Output_6();
 8002fc2:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 8002fc6:	f7fe fef9 	bl	8001dbc <enable_EPS_Output_6>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	7023      	strb	r3, [r4, #0]
                                break;
 8002fce:	e05b      	b.n	8003088 <handleCySatPacket+0x109c>
                                    outgoingPacket.Data[0] = 0x00;
 8002fd0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	701a      	strb	r2, [r3, #0]
                                break;
 8002fd8:	e056      	b.n	8003088 <handleCySatPacket+0x109c>
                            }
                            case 0x0D:{ //Enable/Disable Heater 1
                                if(packet.Data[1] == 0){
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	3301      	adds	r3, #1
 8002fde:	781b      	ldrb	r3, [r3, #0]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d106      	bne.n	8002ff2 <handleCySatPacket+0x1006>
                                    outgoingPacket.Data[0] = disable_EPS_Batt_Heater_1();
 8002fe4:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 8002fe8:	f7fe ff03 	bl	8001df2 <disable_EPS_Batt_Heater_1>
 8002fec:	4603      	mov	r3, r0
 8002fee:	7023      	strb	r3, [r4, #0]
                                    outgoingPacket.Data[0] = enable_EPS_Batt_Heater_1();
                                }
                                else{
                                    outgoingPacket.Data[0] = 0x00;
                                }
                                break;
 8002ff0:	e04a      	b.n	8003088 <handleCySatPacket+0x109c>
                                else if(packet.Data[1] == 1){
 8002ff2:	68bb      	ldr	r3, [r7, #8]
 8002ff4:	3301      	adds	r3, #1
 8002ff6:	781b      	ldrb	r3, [r3, #0]
 8002ff8:	2b01      	cmp	r3, #1
 8002ffa:	d106      	bne.n	800300a <handleCySatPacket+0x101e>
                                    outgoingPacket.Data[0] = enable_EPS_Batt_Heater_1();
 8002ffc:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 8003000:	f7fe feee 	bl	8001de0 <enable_EPS_Batt_Heater_1>
 8003004:	4603      	mov	r3, r0
 8003006:	7023      	strb	r3, [r4, #0]
                                break;
 8003008:	e03e      	b.n	8003088 <handleCySatPacket+0x109c>
                                    outgoingPacket.Data[0] = 0x00;
 800300a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800300e:	2200      	movs	r2, #0
 8003010:	701a      	strb	r2, [r3, #0]
                                break;
 8003012:	e039      	b.n	8003088 <handleCySatPacket+0x109c>
                            }
                            case 0x0E:{ //Enable/Disable Heater 2
                                if(packet.Data[1] == 0){
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	3301      	adds	r3, #1
 8003018:	781b      	ldrb	r3, [r3, #0]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d106      	bne.n	800302c <handleCySatPacket+0x1040>
                                    outgoingPacket.Data[0] = disable_EPS_Batt_Heater_2();
 800301e:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 8003022:	f7fe fef8 	bl	8001e16 <disable_EPS_Batt_Heater_2>
 8003026:	4603      	mov	r3, r0
 8003028:	7023      	strb	r3, [r4, #0]
                                    outgoingPacket.Data[0] = enable_EPS_Batt_Heater_2();
                                }
                                else{
                                    outgoingPacket.Data[0] = 0x00;
                                }
                                break;
 800302a:	e02d      	b.n	8003088 <handleCySatPacket+0x109c>
                                else if(packet.Data[1] == 1){
 800302c:	68bb      	ldr	r3, [r7, #8]
 800302e:	3301      	adds	r3, #1
 8003030:	781b      	ldrb	r3, [r3, #0]
 8003032:	2b01      	cmp	r3, #1
 8003034:	d106      	bne.n	8003044 <handleCySatPacket+0x1058>
                                    outgoingPacket.Data[0] = enable_EPS_Batt_Heater_2();
 8003036:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 800303a:	f7fe fee3 	bl	8001e04 <enable_EPS_Batt_Heater_2>
 800303e:	4603      	mov	r3, r0
 8003040:	7023      	strb	r3, [r4, #0]
                                break;
 8003042:	e021      	b.n	8003088 <handleCySatPacket+0x109c>
                                    outgoingPacket.Data[0] = 0x00;
 8003044:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003048:	2200      	movs	r2, #0
 800304a:	701a      	strb	r2, [r3, #0]
                                break;
 800304c:	e01c      	b.n	8003088 <handleCySatPacket+0x109c>
                            }
                            case 0x0F:{ //Enable/Disable Heater 3
                                if(packet.Data[1] == 0){
 800304e:	68bb      	ldr	r3, [r7, #8]
 8003050:	3301      	adds	r3, #1
 8003052:	781b      	ldrb	r3, [r3, #0]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d106      	bne.n	8003066 <handleCySatPacket+0x107a>
                                    outgoingPacket.Data[0] = disable_EPS_Batt_Heater_3();
 8003058:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 800305c:	f7fe feed 	bl	8001e3a <disable_EPS_Batt_Heater_3>
 8003060:	4603      	mov	r3, r0
 8003062:	7023      	strb	r3, [r4, #0]
                                }
                                else{

                                    outgoingPacket.Data[0] = 0x00;
                                }
                                break;
 8003064:	e00f      	b.n	8003086 <handleCySatPacket+0x109a>
                                else if(packet.Data[1] == 1){
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	3301      	adds	r3, #1
 800306a:	781b      	ldrb	r3, [r3, #0]
 800306c:	2b01      	cmp	r3, #1
 800306e:	d106      	bne.n	800307e <handleCySatPacket+0x1092>
                                    outgoingPacket.Data[0] = enable_EPS_Batt_Heater_3();
 8003070:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 8003074:	f7fe fed8 	bl	8001e28 <enable_EPS_Batt_Heater_3>
 8003078:	4603      	mov	r3, r0
 800307a:	7023      	strb	r3, [r4, #0]
                                break;
 800307c:	e003      	b.n	8003086 <handleCySatPacket+0x109a>
                                    outgoingPacket.Data[0] = 0x00;
 800307e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003082:	2200      	movs	r2, #0
 8003084:	701a      	strb	r2, [r3, #0]
                                break;
 8003086:	bf00      	nop
                            }
                        }
                    }
                    outgoingPacket.Checksum = generateCySatChecksum(outgoingPacket);
 8003088:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800308c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003090:	f7fe f87e 	bl	8001190 <generateCySatChecksum>
 8003094:	4603      	mov	r3, r0
 8003096:	f887 30b0 	strb.w	r3, [r7, #176]	; 0xb0
                    status = sendCySatPacket(outgoingPacket);
 800309a:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800309e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80030a2:	f7fd fff5 	bl	8001090 <sendCySatPacket>
 80030a6:	4603      	mov	r3, r0
 80030a8:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    free(outgoingPacket.Data);
 80030ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80030b0:	4618      	mov	r0, r3
 80030b2:	f00a f817 	bl	800d0e4 <free>
                    return status; //send the response
 80030b6:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 80030ba:	e00a      	b.n	80030d2 <handleCySatPacket+0x10e6>
        case EOL_SUBSYSTEM_TYPE: //End of Life

            break;

        default:
            return -1;
 80030bc:	f04f 33ff 	mov.w	r3, #4294967295
 80030c0:	e007      	b.n	80030d2 <handleCySatPacket+0x10e6>
            break;
 80030c2:	bf00      	nop
 80030c4:	e004      	b.n	80030d0 <handleCySatPacket+0x10e4>
            break;
 80030c6:	bf00      	nop
 80030c8:	e002      	b.n	80030d0 <handleCySatPacket+0x10e4>
            break;
 80030ca:	bf00      	nop
 80030cc:	e000      	b.n	80030d0 <handleCySatPacket+0x10e4>
            break;
 80030ce:	bf00      	nop
    }

    return 0;
 80030d0:	2300      	movs	r3, #0
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	37e4      	adds	r7, #228	; 0xe4
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80030da:	bf00      	nop

080030dc <START_BEACON>:
/***************************************** BEACON COMMANDS **********************************************************************/

/**
 * @brief Turns on the beacon.
 */
HAL_StatusTypeDef START_BEACON(){
 80030dc:	b580      	push	{r7, lr}
 80030de:	b08e      	sub	sp, #56	; 0x38
 80030e0:	af00      	add	r7, sp, #0
    uint8_t data[23];
    uint8_t bits[4];
    HAL_StatusTypeDef status = GET_UHF_STATUS(data);
 80030e2:	f107 0320 	add.w	r3, r7, #32
 80030e6:	4618      	mov	r0, r3
 80030e8:	f000 f9cc 	bl	8003484 <GET_UHF_STATUS>
 80030ec:	4603      	mov	r3, r0
 80030ee:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if(status != HAL_OK){
 80030f2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d002      	beq.n	8003100 <START_BEACON+0x24>
        return status;
 80030fa:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80030fe:	e03e      	b.n	800317e <START_BEACON+0xa2>
    }

    //Perserve other settings and only enable beacon
    bits[0] = data[9];
 8003100:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8003104:	773b      	strb	r3, [r7, #28]
    bits[1] = data[10];
 8003106:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800310a:	777b      	strb	r3, [r7, #29]
    bits[2] = ((data[11] - 0x30) | 0x04) + 0x30; //set bit 6(BCN) to 1
 800310c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003110:	3b30      	subs	r3, #48	; 0x30
 8003112:	b2db      	uxtb	r3, r3
 8003114:	b25b      	sxtb	r3, r3
 8003116:	f043 0304 	orr.w	r3, r3, #4
 800311a:	b25b      	sxtb	r3, r3
 800311c:	b2db      	uxtb	r3, r3
 800311e:	3330      	adds	r3, #48	; 0x30
 8003120:	b2db      	uxtb	r3, r3
 8003122:	77bb      	strb	r3, [r7, #30]
    bits[3] = data[13];
 8003124:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003128:	77fb      	strb	r3, [r7, #31]


    uint8_t command[22];
    command[0] = 'E';
 800312a:	2345      	movs	r3, #69	; 0x45
 800312c:	713b      	strb	r3, [r7, #4]
    command[1] = 'S';
 800312e:	2353      	movs	r3, #83	; 0x53
 8003130:	717b      	strb	r3, [r7, #5]
    command[2] = '+';
 8003132:	232b      	movs	r3, #43	; 0x2b
 8003134:	71bb      	strb	r3, [r7, #6]
    command[3] = 'W';
 8003136:	2357      	movs	r3, #87	; 0x57
 8003138:	71fb      	strb	r3, [r7, #7]
    command[4] = '2';
 800313a:	2332      	movs	r3, #50	; 0x32
 800313c:	723b      	strb	r3, [r7, #8]
    command[5] = '2';
 800313e:	2332      	movs	r3, #50	; 0x32
 8003140:	727b      	strb	r3, [r7, #9]
    command[6] = '0';
 8003142:	2330      	movs	r3, #48	; 0x30
 8003144:	72bb      	strb	r3, [r7, #10]
    command[7] = '0';
 8003146:	2330      	movs	r3, #48	; 0x30
 8003148:	72fb      	strb	r3, [r7, #11]
    command[8] = bits[0];
 800314a:	7f3b      	ldrb	r3, [r7, #28]
 800314c:	733b      	strb	r3, [r7, #12]
    command[9] = bits[1];
 800314e:	7f7b      	ldrb	r3, [r7, #29]
 8003150:	737b      	strb	r3, [r7, #13]
    command[10] = bits[2];
 8003152:	7fbb      	ldrb	r3, [r7, #30]
 8003154:	73bb      	strb	r3, [r7, #14]
    command[11] = bits[3];
 8003156:	7ffb      	ldrb	r3, [r7, #31]
 8003158:	73fb      	strb	r3, [r7, #15]
    command[12] = ' ';
 800315a:	2320      	movs	r3, #32
 800315c:	743b      	strb	r3, [r7, #16]
    crc32(command, 12, &command[13]);
 800315e:	1d3b      	adds	r3, r7, #4
 8003160:	f103 020d 	add.w	r2, r3, #13
 8003164:	1d3b      	adds	r3, r7, #4
 8003166:	210c      	movs	r1, #12
 8003168:	4618      	mov	r0, r3
 800316a:	f000 fb1b 	bl	80037a4 <crc32>
    command[21] = 0x0D;
 800316e:	230d      	movs	r3, #13
 8003170:	767b      	strb	r3, [r7, #25]
    return UHF_WRITE(command, 22);
 8003172:	1d3b      	adds	r3, r7, #4
 8003174:	2116      	movs	r1, #22
 8003176:	4618      	mov	r0, r3
 8003178:	f000 f9ee 	bl	8003558 <UHF_WRITE>
 800317c:	4603      	mov	r3, r0
}
 800317e:	4618      	mov	r0, r3
 8003180:	3738      	adds	r7, #56	; 0x38
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}

08003186 <END_BEACON>:

/**
 * @brief Turns off the beacon.
 */
HAL_StatusTypeDef END_BEACON(){
 8003186:	b580      	push	{r7, lr}
 8003188:	b08e      	sub	sp, #56	; 0x38
 800318a:	af00      	add	r7, sp, #0
    uint8_t data[23];
    uint8_t bits[4];
    HAL_StatusTypeDef status = GET_UHF_STATUS(data);
 800318c:	f107 0320 	add.w	r3, r7, #32
 8003190:	4618      	mov	r0, r3
 8003192:	f000 f977 	bl	8003484 <GET_UHF_STATUS>
 8003196:	4603      	mov	r3, r0
 8003198:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if(status != HAL_OK){
 800319c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d002      	beq.n	80031aa <END_BEACON+0x24>
        return status;
 80031a4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80031a8:	e03c      	b.n	8003224 <END_BEACON+0x9e>
    }

    //Perserve other settings and only enable beacon
    bits[0] = data[9];
 80031aa:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80031ae:	773b      	strb	r3, [r7, #28]
    bits[1] = data[10];
 80031b0:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80031b4:	777b      	strb	r3, [r7, #29]
    bits[2] = ((data[11] - 0x30) & 0xFB) + 0x30; //set bit 6(BCN) to 0
 80031b6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80031ba:	3b30      	subs	r3, #48	; 0x30
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	f023 0304 	bic.w	r3, r3, #4
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	3330      	adds	r3, #48	; 0x30
 80031c6:	b2db      	uxtb	r3, r3
 80031c8:	77bb      	strb	r3, [r7, #30]
    bits[3] = data[13];
 80031ca:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80031ce:	77fb      	strb	r3, [r7, #31]


    uint8_t command[22];
    command[0] = 'E';
 80031d0:	2345      	movs	r3, #69	; 0x45
 80031d2:	713b      	strb	r3, [r7, #4]
    command[1] = 'S';
 80031d4:	2353      	movs	r3, #83	; 0x53
 80031d6:	717b      	strb	r3, [r7, #5]
    command[2] = '+';
 80031d8:	232b      	movs	r3, #43	; 0x2b
 80031da:	71bb      	strb	r3, [r7, #6]
    command[3] = 'W';
 80031dc:	2357      	movs	r3, #87	; 0x57
 80031de:	71fb      	strb	r3, [r7, #7]
    command[4] = '2';
 80031e0:	2332      	movs	r3, #50	; 0x32
 80031e2:	723b      	strb	r3, [r7, #8]
    command[5] = '2';
 80031e4:	2332      	movs	r3, #50	; 0x32
 80031e6:	727b      	strb	r3, [r7, #9]
    command[6] = '0';
 80031e8:	2330      	movs	r3, #48	; 0x30
 80031ea:	72bb      	strb	r3, [r7, #10]
    command[7] = '0';
 80031ec:	2330      	movs	r3, #48	; 0x30
 80031ee:	72fb      	strb	r3, [r7, #11]
    command[8] = bits[0];
 80031f0:	7f3b      	ldrb	r3, [r7, #28]
 80031f2:	733b      	strb	r3, [r7, #12]
    command[9] = bits[1];
 80031f4:	7f7b      	ldrb	r3, [r7, #29]
 80031f6:	737b      	strb	r3, [r7, #13]
    command[10] = bits[2];
 80031f8:	7fbb      	ldrb	r3, [r7, #30]
 80031fa:	73bb      	strb	r3, [r7, #14]
    command[11] = bits[3];
 80031fc:	7ffb      	ldrb	r3, [r7, #31]
 80031fe:	73fb      	strb	r3, [r7, #15]
    command[12] = ' ';
 8003200:	2320      	movs	r3, #32
 8003202:	743b      	strb	r3, [r7, #16]
    crc32(command, 12, &command[13]);
 8003204:	1d3b      	adds	r3, r7, #4
 8003206:	f103 020d 	add.w	r2, r3, #13
 800320a:	1d3b      	adds	r3, r7, #4
 800320c:	210c      	movs	r1, #12
 800320e:	4618      	mov	r0, r3
 8003210:	f000 fac8 	bl	80037a4 <crc32>
    command[21] = 0x0D;
 8003214:	230d      	movs	r3, #13
 8003216:	767b      	strb	r3, [r7, #25]
    return UHF_WRITE(command, 22);
 8003218:	1d3b      	adds	r3, r7, #4
 800321a:	2116      	movs	r1, #22
 800321c:	4618      	mov	r0, r3
 800321e:	f000 f99b 	bl	8003558 <UHF_WRITE>
 8003222:	4603      	mov	r3, r0
}
 8003224:	4618      	mov	r0, r3
 8003226:	3738      	adds	r7, #56	; 0x38
 8003228:	46bd      	mov	sp, r7
 800322a:	bd80      	pop	{r7, pc}

0800322c <SET_BEACON_PERIOD>:
 * minimum is: 1 second
 * Maximum is: 65535 seconds
 *
 * @param period : The period in seconds for the beacon to be set to.
 */
HAL_StatusTypeDef SET_BEACON_PERIOD(uint16_t period){
 800322c:	b580      	push	{r7, lr}
 800322e:	b08c      	sub	sp, #48	; 0x30
 8003230:	af00      	add	r7, sp, #0
 8003232:	4603      	mov	r3, r0
 8003234:	80fb      	strh	r3, [r7, #6]
    uint8_t command[26];
    command[0] = 'E';
 8003236:	2345      	movs	r3, #69	; 0x45
 8003238:	753b      	strb	r3, [r7, #20]
    command[1] = 'S';
 800323a:	2353      	movs	r3, #83	; 0x53
 800323c:	757b      	strb	r3, [r7, #21]
    command[2] = '+';
 800323e:	232b      	movs	r3, #43	; 0x2b
 8003240:	75bb      	strb	r3, [r7, #22]
    command[3] = 'W';
 8003242:	2357      	movs	r3, #87	; 0x57
 8003244:	75fb      	strb	r3, [r7, #23]
    command[4] = '2';
 8003246:	2332      	movs	r3, #50	; 0x32
 8003248:	763b      	strb	r3, [r7, #24]
    command[5] = '2';
 800324a:	2332      	movs	r3, #50	; 0x32
 800324c:	767b      	strb	r3, [r7, #25]
    command[6] = '0';
 800324e:	2330      	movs	r3, #48	; 0x30
 8003250:	76bb      	strb	r3, [r7, #26]
    command[7] = '7';
 8003252:	2337      	movs	r3, #55	; 0x37
 8003254:	76fb      	strb	r3, [r7, #27]
    command[8] = '0';
 8003256:	2330      	movs	r3, #48	; 0x30
 8003258:	773b      	strb	r3, [r7, #28]
    command[9] = '0';
 800325a:	2330      	movs	r3, #48	; 0x30
 800325c:	777b      	strb	r3, [r7, #29]
    command[10] = '0';
 800325e:	2330      	movs	r3, #48	; 0x30
 8003260:	77bb      	strb	r3, [r7, #30]
    command[11] = '0';
 8003262:	2330      	movs	r3, #48	; 0x30
 8003264:	77fb      	strb	r3, [r7, #31]
    char temp[5];
    sprintf(temp, "%04X", period);
 8003266:	88fa      	ldrh	r2, [r7, #6]
 8003268:	f107 030c 	add.w	r3, r7, #12
 800326c:	4910      	ldr	r1, [pc, #64]	; (80032b0 <SET_BEACON_PERIOD+0x84>)
 800326e:	4618      	mov	r0, r3
 8003270:	f00a fcb0 	bl	800dbd4 <siprintf>
 8003274:	68fb      	ldr	r3, [r7, #12]
    memcpy(&command[12], temp, 4);
 8003276:	623b      	str	r3, [r7, #32]
    command[16] = ' ';
 8003278:	2320      	movs	r3, #32
 800327a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    crc32(command, 16, &command[17]);
 800327e:	f107 0314 	add.w	r3, r7, #20
 8003282:	f103 0211 	add.w	r2, r3, #17
 8003286:	f107 0314 	add.w	r3, r7, #20
 800328a:	2110      	movs	r1, #16
 800328c:	4618      	mov	r0, r3
 800328e:	f000 fa89 	bl	80037a4 <crc32>
    command[25] = 0x0D;
 8003292:	230d      	movs	r3, #13
 8003294:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    return UHF_WRITE(command, 26);
 8003298:	f107 0314 	add.w	r3, r7, #20
 800329c:	211a      	movs	r1, #26
 800329e:	4618      	mov	r0, r3
 80032a0:	f000 f95a 	bl	8003558 <UHF_WRITE>
 80032a4:	4603      	mov	r3, r0
}
 80032a6:	4618      	mov	r0, r3
 80032a8:	3730      	adds	r7, #48	; 0x30
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}
 80032ae:	bf00      	nop
 80032b0:	08010194 	.word	0x08010194

080032b4 <SET_BEACON_TEXT>:
 * @brief This will set the beacon message to any text. Assuming it is within the range of allowed size.
 *
 * @param text : The message to be placed in the beacon.
 * @param size : The size needs to be under 0x62 to fit in the size of endurosat beacon format.
 */
HAL_StatusTypeDef SET_BEACON_TEXT(uint8_t* text, uint8_t size){
 80032b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80032b8:	b087      	sub	sp, #28
 80032ba:	af00      	add	r7, sp, #0
 80032bc:	6078      	str	r0, [r7, #4]
 80032be:	460b      	mov	r3, r1
 80032c0:	70fb      	strb	r3, [r7, #3]
 80032c2:	466b      	mov	r3, sp
 80032c4:	461e      	mov	r6, r3
    if(size >= 0x62){        //To avoid the size limit of 0x62
 80032c6:	78fb      	ldrb	r3, [r7, #3]
 80032c8:	2b61      	cmp	r3, #97	; 0x61
 80032ca:	d901      	bls.n	80032d0 <SET_BEACON_TEXT+0x1c>
        return HAL_ERROR;
 80032cc:	2301      	movs	r3, #1
 80032ce:	e07b      	b.n	80033c8 <SET_BEACON_TEXT+0x114>
    }
    uint8_t command[size+20];
 80032d0:	78fb      	ldrb	r3, [r7, #3]
 80032d2:	f103 0114 	add.w	r1, r3, #20
 80032d6:	1e4b      	subs	r3, r1, #1
 80032d8:	613b      	str	r3, [r7, #16]
 80032da:	460a      	mov	r2, r1
 80032dc:	2300      	movs	r3, #0
 80032de:	4690      	mov	r8, r2
 80032e0:	4699      	mov	r9, r3
 80032e2:	f04f 0200 	mov.w	r2, #0
 80032e6:	f04f 0300 	mov.w	r3, #0
 80032ea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80032ee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80032f2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80032f6:	460a      	mov	r2, r1
 80032f8:	2300      	movs	r3, #0
 80032fa:	4614      	mov	r4, r2
 80032fc:	461d      	mov	r5, r3
 80032fe:	f04f 0200 	mov.w	r2, #0
 8003302:	f04f 0300 	mov.w	r3, #0
 8003306:	00eb      	lsls	r3, r5, #3
 8003308:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800330c:	00e2      	lsls	r2, r4, #3
 800330e:	460b      	mov	r3, r1
 8003310:	3307      	adds	r3, #7
 8003312:	08db      	lsrs	r3, r3, #3
 8003314:	00db      	lsls	r3, r3, #3
 8003316:	ebad 0d03 	sub.w	sp, sp, r3
 800331a:	466b      	mov	r3, sp
 800331c:	3300      	adds	r3, #0
 800331e:	60fb      	str	r3, [r7, #12]
    command[0] = 'E';
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2245      	movs	r2, #69	; 0x45
 8003324:	701a      	strb	r2, [r3, #0]
    command[1] = 'S';
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	2253      	movs	r2, #83	; 0x53
 800332a:	705a      	strb	r2, [r3, #1]
    command[2] = '+';
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	222b      	movs	r2, #43	; 0x2b
 8003330:	709a      	strb	r2, [r3, #2]
    command[3] = 'W';
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	2257      	movs	r2, #87	; 0x57
 8003336:	70da      	strb	r2, [r3, #3]
    command[4] = '2';
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	2232      	movs	r2, #50	; 0x32
 800333c:	711a      	strb	r2, [r3, #4]
    command[5] = '2';
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	2232      	movs	r2, #50	; 0x32
 8003342:	715a      	strb	r2, [r3, #5]
    command[6] = 'F';
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	2246      	movs	r2, #70	; 0x46
 8003348:	719a      	strb	r2, [r3, #6]
    command[7] = 'B';
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	2242      	movs	r2, #66	; 0x42
 800334e:	71da      	strb	r2, [r3, #7]
    char temp[3];
    sprintf(temp, "%02X", size);
 8003350:	78fa      	ldrb	r2, [r7, #3]
 8003352:	f107 0308 	add.w	r3, r7, #8
 8003356:	491f      	ldr	r1, [pc, #124]	; (80033d4 <SET_BEACON_TEXT+0x120>)
 8003358:	4618      	mov	r0, r3
 800335a:	f00a fc3b 	bl	800dbd4 <siprintf>
    memcpy(&command[8], temp, 2);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	3308      	adds	r3, #8
 8003362:	893a      	ldrh	r2, [r7, #8]
 8003364:	801a      	strh	r2, [r3, #0]
    int i=0;
 8003366:	2300      	movs	r3, #0
 8003368:	617b      	str	r3, [r7, #20]
    while(text[i]!='\0'){
 800336a:	e00a      	b.n	8003382 <SET_BEACON_TEXT+0xce>
        command[i+10] = text[i];
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	687a      	ldr	r2, [r7, #4]
 8003370:	441a      	add	r2, r3
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	330a      	adds	r3, #10
 8003376:	7811      	ldrb	r1, [r2, #0]
 8003378:	68fa      	ldr	r2, [r7, #12]
 800337a:	54d1      	strb	r1, [r2, r3]
        i++;
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	3301      	adds	r3, #1
 8003380:	617b      	str	r3, [r7, #20]
    while(text[i]!='\0'){
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	687a      	ldr	r2, [r7, #4]
 8003386:	4413      	add	r3, r2
 8003388:	781b      	ldrb	r3, [r3, #0]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d1ee      	bne.n	800336c <SET_BEACON_TEXT+0xb8>
    }
    command[i+10] = ' ';
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	330a      	adds	r3, #10
 8003392:	68fa      	ldr	r2, [r7, #12]
 8003394:	2120      	movs	r1, #32
 8003396:	54d1      	strb	r1, [r2, r3]
    crc32(command, i+10, &command[i+11]);
 8003398:	697b      	ldr	r3, [r7, #20]
 800339a:	f103 010a 	add.w	r1, r3, #10
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	330b      	adds	r3, #11
 80033a2:	68fa      	ldr	r2, [r7, #12]
 80033a4:	4413      	add	r3, r2
 80033a6:	461a      	mov	r2, r3
 80033a8:	68f8      	ldr	r0, [r7, #12]
 80033aa:	f000 f9fb 	bl	80037a4 <crc32>
    command[size+19] = 0x0D;
 80033ae:	78fb      	ldrb	r3, [r7, #3]
 80033b0:	3313      	adds	r3, #19
 80033b2:	68fa      	ldr	r2, [r7, #12]
 80033b4:	210d      	movs	r1, #13
 80033b6:	54d1      	strb	r1, [r2, r3]
    return UHF_WRITE(command, size+20);
 80033b8:	78fb      	ldrb	r3, [r7, #3]
 80033ba:	3314      	adds	r3, #20
 80033bc:	b2db      	uxtb	r3, r3
 80033be:	4619      	mov	r1, r3
 80033c0:	68f8      	ldr	r0, [r7, #12]
 80033c2:	f000 f8c9 	bl	8003558 <UHF_WRITE>
 80033c6:	4603      	mov	r3, r0
 80033c8:	46b5      	mov	sp, r6
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	371c      	adds	r7, #28
 80033ce:	46bd      	mov	sp, r7
 80033d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80033d4:	0801019c 	.word	0x0801019c

080033d8 <START_PIPE>:

/***************************************** PIPE COMMANDS ************************************************************************/
/**
 * @brief Turns on the  pipe.
 */
HAL_StatusTypeDef START_PIPE(){
 80033d8:	b580      	push	{r7, lr}
 80033da:	b08e      	sub	sp, #56	; 0x38
 80033dc:	af00      	add	r7, sp, #0
    uint8_t data[23];
    uint8_t bits[4];
    HAL_StatusTypeDef status = GET_UHF_STATUS(data);
 80033de:	f107 0320 	add.w	r3, r7, #32
 80033e2:	4618      	mov	r0, r3
 80033e4:	f000 f84e 	bl	8003484 <GET_UHF_STATUS>
 80033e8:	4603      	mov	r3, r0
 80033ea:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if(status != HAL_OK){
 80033ee:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d002      	beq.n	80033fc <START_PIPE+0x24>
        return status;
 80033f6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80033fa:	e03e      	b.n	800347a <START_PIPE+0xa2>
    }

    //Perserve other settings and only enable beacon
    bits[0] = data[9];
 80033fc:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8003400:	773b      	strb	r3, [r7, #28]
    bits[1] = data[10];
 8003402:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8003406:	777b      	strb	r3, [r7, #29]
    bits[2] = ((data[11] - 0x30) | 0x02) + 0x30; //set bit 5(Pipe) to 1
 8003408:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800340c:	3b30      	subs	r3, #48	; 0x30
 800340e:	b2db      	uxtb	r3, r3
 8003410:	b25b      	sxtb	r3, r3
 8003412:	f043 0302 	orr.w	r3, r3, #2
 8003416:	b25b      	sxtb	r3, r3
 8003418:	b2db      	uxtb	r3, r3
 800341a:	3330      	adds	r3, #48	; 0x30
 800341c:	b2db      	uxtb	r3, r3
 800341e:	77bb      	strb	r3, [r7, #30]
    bits[3] = data[13];
 8003420:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003424:	77fb      	strb	r3, [r7, #31]


    uint8_t command[22];
    command[0] = 'E';
 8003426:	2345      	movs	r3, #69	; 0x45
 8003428:	713b      	strb	r3, [r7, #4]
    command[1] = 'S';
 800342a:	2353      	movs	r3, #83	; 0x53
 800342c:	717b      	strb	r3, [r7, #5]
    command[2] = '+';
 800342e:	232b      	movs	r3, #43	; 0x2b
 8003430:	71bb      	strb	r3, [r7, #6]
    command[3] = 'W';
 8003432:	2357      	movs	r3, #87	; 0x57
 8003434:	71fb      	strb	r3, [r7, #7]
    command[4] = '2';
 8003436:	2332      	movs	r3, #50	; 0x32
 8003438:	723b      	strb	r3, [r7, #8]
    command[5] = '2';
 800343a:	2332      	movs	r3, #50	; 0x32
 800343c:	727b      	strb	r3, [r7, #9]
    command[6] = '0';
 800343e:	2330      	movs	r3, #48	; 0x30
 8003440:	72bb      	strb	r3, [r7, #10]
    command[7] = '0';
 8003442:	2330      	movs	r3, #48	; 0x30
 8003444:	72fb      	strb	r3, [r7, #11]
    command[8] = bits[0];
 8003446:	7f3b      	ldrb	r3, [r7, #28]
 8003448:	733b      	strb	r3, [r7, #12]
    command[9] = bits[1];
 800344a:	7f7b      	ldrb	r3, [r7, #29]
 800344c:	737b      	strb	r3, [r7, #13]
    command[10] = bits[2];
 800344e:	7fbb      	ldrb	r3, [r7, #30]
 8003450:	73bb      	strb	r3, [r7, #14]
    command[11] = bits[3];
 8003452:	7ffb      	ldrb	r3, [r7, #31]
 8003454:	73fb      	strb	r3, [r7, #15]
    command[12] = ' ';
 8003456:	2320      	movs	r3, #32
 8003458:	743b      	strb	r3, [r7, #16]
    crc32(command, 12, &command[13]);
 800345a:	1d3b      	adds	r3, r7, #4
 800345c:	f103 020d 	add.w	r2, r3, #13
 8003460:	1d3b      	adds	r3, r7, #4
 8003462:	210c      	movs	r1, #12
 8003464:	4618      	mov	r0, r3
 8003466:	f000 f99d 	bl	80037a4 <crc32>
    command[21] = 0x0D;
 800346a:	230d      	movs	r3, #13
 800346c:	767b      	strb	r3, [r7, #25]
    return UHF_WRITE(command, 22);
 800346e:	1d3b      	adds	r3, r7, #4
 8003470:	2116      	movs	r1, #22
 8003472:	4618      	mov	r0, r3
 8003474:	f000 f870 	bl	8003558 <UHF_WRITE>
 8003478:	4603      	mov	r3, r0
}
 800347a:	4618      	mov	r0, r3
 800347c:	3738      	adds	r7, #56	; 0x38
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}
	...

08003484 <GET_UHF_STATUS>:
/**
 * @brief Gets the status control word of the uhf and is placed in the data pointer.
 * @param data : A pointer to allow the ESTCC response to be read
 *
 */
HAL_StatusTypeDef GET_UHF_STATUS(uint8_t* data){
 8003484:	b5b0      	push	{r4, r5, r7, lr}
 8003486:	b088      	sub	sp, #32
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
    uint8_t read_command[] = "ES+R2200 BD888E1F\r";
 800348c:	4b12      	ldr	r3, [pc, #72]	; (80034d8 <GET_UHF_STATUS+0x54>)
 800348e:	f107 040c 	add.w	r4, r7, #12
 8003492:	461d      	mov	r5, r3
 8003494:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003496:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003498:	682b      	ldr	r3, [r5, #0]
 800349a:	461a      	mov	r2, r3
 800349c:	8022      	strh	r2, [r4, #0]
 800349e:	3402      	adds	r4, #2
 80034a0:	0c1b      	lsrs	r3, r3, #16
 80034a2:	7023      	strb	r3, [r4, #0]
    HAL_StatusTypeDef status = UHF_READ(read_command, data, 18, 23);
 80034a4:	f107 000c 	add.w	r0, r7, #12
 80034a8:	2317      	movs	r3, #23
 80034aa:	2212      	movs	r2, #18
 80034ac:	6879      	ldr	r1, [r7, #4]
 80034ae:	f000 f815 	bl	80034dc <UHF_READ>
 80034b2:	4603      	mov	r3, r0
 80034b4:	77fb      	strb	r3, [r7, #31]
    if(data[0]!='O' || data[1]!='K'){
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	781b      	ldrb	r3, [r3, #0]
 80034ba:	2b4f      	cmp	r3, #79	; 0x4f
 80034bc:	d104      	bne.n	80034c8 <GET_UHF_STATUS+0x44>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	3301      	adds	r3, #1
 80034c2:	781b      	ldrb	r3, [r3, #0]
 80034c4:	2b4b      	cmp	r3, #75	; 0x4b
 80034c6:	d001      	beq.n	80034cc <GET_UHF_STATUS+0x48>
            return HAL_ERROR;
 80034c8:	2301      	movs	r3, #1
 80034ca:	e000      	b.n	80034ce <GET_UHF_STATUS+0x4a>
    }
    return status;
 80034cc:	7ffb      	ldrb	r3, [r7, #31]
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3720      	adds	r7, #32
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bdb0      	pop	{r4, r5, r7, pc}
 80034d6:	bf00      	nop
 80034d8:	080101a4 	.word	0x080101a4

080034dc <UHF_READ>:
 * @param command  :the command to be used on the transceiver
 * @param data_ptr :A pointer to allow information from the health check to be viewed.
 * @param in_byte  :The size of the command that is being sent
 * @param out_byte : The size of the expected return./How long to listen for.
 */
HAL_StatusTypeDef UHF_READ(uint8_t command[], uint8_t* data_ptr, uint8_t in_byte, uint8_t out_byte){
 80034dc:	b580      	push	{r7, lr}
 80034de:	b086      	sub	sp, #24
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	60f8      	str	r0, [r7, #12]
 80034e4:	60b9      	str	r1, [r7, #8]
 80034e6:	4611      	mov	r1, r2
 80034e8:	461a      	mov	r2, r3
 80034ea:	460b      	mov	r3, r1
 80034ec:	71fb      	strb	r3, [r7, #7]
 80034ee:	4613      	mov	r3, r2
 80034f0:	71bb      	strb	r3, [r7, #6]
    osMutexWait(UART_Mutex, 2500);
 80034f2:	4b17      	ldr	r3, [pc, #92]	; (8003550 <UHF_READ+0x74>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f640 11c4 	movw	r1, #2500	; 0x9c4
 80034fa:	4618      	mov	r0, r3
 80034fc:	f007 f81a 	bl	800a534 <osMutexWait>
    HAL_StatusTypeDef status = HAL_UART_Transmit(&huart1, command, in_byte, UHF_UART_TIMEOUT);
 8003500:	79fb      	ldrb	r3, [r7, #7]
 8003502:	b29a      	uxth	r2, r3
 8003504:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003508:	68f9      	ldr	r1, [r7, #12]
 800350a:	4812      	ldr	r0, [pc, #72]	; (8003554 <UHF_READ+0x78>)
 800350c:	f004 fb89 	bl	8007c22 <HAL_UART_Transmit>
 8003510:	4603      	mov	r3, r0
 8003512:	75fb      	strb	r3, [r7, #23]
    if(status != HAL_OK){
 8003514:	7dfb      	ldrb	r3, [r7, #23]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d006      	beq.n	8003528 <UHF_READ+0x4c>
        osMutexRelease(UART_Mutex);
 800351a:	4b0d      	ldr	r3, [pc, #52]	; (8003550 <UHF_READ+0x74>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4618      	mov	r0, r3
 8003520:	f007 f858 	bl	800a5d4 <osMutexRelease>
        return status;
 8003524:	7dfb      	ldrb	r3, [r7, #23]
 8003526:	e00f      	b.n	8003548 <UHF_READ+0x6c>
    }
    status = HAL_UART_Receive(&huart1, data_ptr, out_byte, UHF_UART_TIMEOUT);
 8003528:	79bb      	ldrb	r3, [r7, #6]
 800352a:	b29a      	uxth	r2, r3
 800352c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003530:	68b9      	ldr	r1, [r7, #8]
 8003532:	4808      	ldr	r0, [pc, #32]	; (8003554 <UHF_READ+0x78>)
 8003534:	f004 fc0e 	bl	8007d54 <HAL_UART_Receive>
 8003538:	4603      	mov	r3, r0
 800353a:	75fb      	strb	r3, [r7, #23]
    osMutexRelease(UART_Mutex);
 800353c:	4b04      	ldr	r3, [pc, #16]	; (8003550 <UHF_READ+0x74>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4618      	mov	r0, r3
 8003542:	f007 f847 	bl	800a5d4 <osMutexRelease>
    return status;
 8003546:	7dfb      	ldrb	r3, [r7, #23]
}
 8003548:	4618      	mov	r0, r3
 800354a:	3718      	adds	r7, #24
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}
 8003550:	2000022c 	.word	0x2000022c
 8003554:	200006bc 	.word	0x200006bc

08003558 <UHF_WRITE>:
/**
 * @brief Sends a write command to the UHF over UART
 * @param command  :the command to be used on the transceiver
 * @param in_byte  :The size of the command that is being sent
 */
HAL_StatusTypeDef UHF_WRITE(uint8_t command[], uint8_t in_byte){
 8003558:	b580      	push	{r7, lr}
 800355a:	b084      	sub	sp, #16
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
 8003560:	460b      	mov	r3, r1
 8003562:	70fb      	strb	r3, [r7, #3]
    osMutexWait(UART_Mutex, 2500);
 8003564:	4b1b      	ldr	r3, [pc, #108]	; (80035d4 <UHF_WRITE+0x7c>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f640 11c4 	movw	r1, #2500	; 0x9c4
 800356c:	4618      	mov	r0, r3
 800356e:	f006 ffe1 	bl	800a534 <osMutexWait>
    HAL_StatusTypeDef status = HAL_UART_Transmit(&huart1, command, in_byte, UHF_UART_TIMEOUT);
 8003572:	78fb      	ldrb	r3, [r7, #3]
 8003574:	b29a      	uxth	r2, r3
 8003576:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800357a:	6879      	ldr	r1, [r7, #4]
 800357c:	4816      	ldr	r0, [pc, #88]	; (80035d8 <UHF_WRITE+0x80>)
 800357e:	f004 fb50 	bl	8007c22 <HAL_UART_Transmit>
 8003582:	4603      	mov	r3, r0
 8003584:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8003586:	7bfb      	ldrb	r3, [r7, #15]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d006      	beq.n	800359a <UHF_WRITE+0x42>
        osMutexRelease(UART_Mutex);
 800358c:	4b11      	ldr	r3, [pc, #68]	; (80035d4 <UHF_WRITE+0x7c>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4618      	mov	r0, r3
 8003592:	f007 f81f 	bl	800a5d4 <osMutexRelease>
        return status;
 8003596:	7bfb      	ldrb	r3, [r7, #15]
 8003598:	e017      	b.n	80035ca <UHF_WRITE+0x72>
    }
    uint8_t data[2];
    status = HAL_UART_Receive(&huart1, data, 2, UHF_UART_TIMEOUT);
 800359a:	f107 010c 	add.w	r1, r7, #12
 800359e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80035a2:	2202      	movs	r2, #2
 80035a4:	480c      	ldr	r0, [pc, #48]	; (80035d8 <UHF_WRITE+0x80>)
 80035a6:	f004 fbd5 	bl	8007d54 <HAL_UART_Receive>
 80035aa:	4603      	mov	r3, r0
 80035ac:	73fb      	strb	r3, [r7, #15]
    osMutexRelease(UART_Mutex);
 80035ae:	4b09      	ldr	r3, [pc, #36]	; (80035d4 <UHF_WRITE+0x7c>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4618      	mov	r0, r3
 80035b4:	f007 f80e 	bl	800a5d4 <osMutexRelease>
    if(data[0]!='O' || data[1]!='K'){
 80035b8:	7b3b      	ldrb	r3, [r7, #12]
 80035ba:	2b4f      	cmp	r3, #79	; 0x4f
 80035bc:	d102      	bne.n	80035c4 <UHF_WRITE+0x6c>
 80035be:	7b7b      	ldrb	r3, [r7, #13]
 80035c0:	2b4b      	cmp	r3, #75	; 0x4b
 80035c2:	d001      	beq.n	80035c8 <UHF_WRITE+0x70>
        return HAL_ERROR;
 80035c4:	2301      	movs	r3, #1
 80035c6:	e000      	b.n	80035ca <UHF_WRITE+0x72>
    }
    return status;
 80035c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80035ca:	4618      	mov	r0, r3
 80035cc:	3710      	adds	r7, #16
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}
 80035d2:	bf00      	nop
 80035d4:	2000022c 	.word	0x2000022c
 80035d8:	200006bc 	.word	0x200006bc

080035dc <debug_printf>:

/**
  * @brief Formats and prints data out on to the debug UART line. Formatting works in standard printf fashion
  * @retval Returns the status of the HAL UART transmission
  */
HAL_StatusTypeDef debug_printf(char* format, ...){
 80035dc:	b40f      	push	{r0, r1, r2, r3}
 80035de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035e2:	b088      	sub	sp, #32
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	466b      	mov	r3, sp
 80035e8:	4698      	mov	r8, r3

    uint32_t bufferSize = 512;
 80035ea:	f44f 7300 	mov.w	r3, #512	; 0x200
 80035ee:	61bb      	str	r3, [r7, #24]
    uint8_t formatBuffer[bufferSize];
 80035f0:	69be      	ldr	r6, [r7, #24]
 80035f2:	4633      	mov	r3, r6
 80035f4:	3b01      	subs	r3, #1
 80035f6:	617b      	str	r3, [r7, #20]
 80035f8:	2300      	movs	r3, #0
 80035fa:	4634      	mov	r4, r6
 80035fc:	461d      	mov	r5, r3
 80035fe:	f04f 0200 	mov.w	r2, #0
 8003602:	f04f 0300 	mov.w	r3, #0
 8003606:	00eb      	lsls	r3, r5, #3
 8003608:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800360c:	00e2      	lsls	r2, r4, #3
 800360e:	2300      	movs	r3, #0
 8003610:	4630      	mov	r0, r6
 8003612:	4619      	mov	r1, r3
 8003614:	f04f 0200 	mov.w	r2, #0
 8003618:	f04f 0300 	mov.w	r3, #0
 800361c:	00cb      	lsls	r3, r1, #3
 800361e:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8003622:	00c2      	lsls	r2, r0, #3
 8003624:	1df3      	adds	r3, r6, #7
 8003626:	08db      	lsrs	r3, r3, #3
 8003628:	00db      	lsls	r3, r3, #3
 800362a:	ebad 0d03 	sub.w	sp, sp, r3
 800362e:	466b      	mov	r3, sp
 8003630:	3300      	adds	r3, #0
 8003632:	613b      	str	r3, [r7, #16]

    va_list args;
    va_start(args, format);
 8003634:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003638:	60bb      	str	r3, [r7, #8]
    int len = vsnprintf(formatBuffer, bufferSize, format, args); //warning due to use of uint8_t instead of int8_t
 800363a:	68bb      	ldr	r3, [r7, #8]
 800363c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800363e:	69b9      	ldr	r1, [r7, #24]
 8003640:	6938      	ldr	r0, [r7, #16]
 8003642:	f00a fb13 	bl	800dc6c <vsniprintf>
 8003646:	60f8      	str	r0, [r7, #12]
    va_end(args);

    HAL_StatusTypeDef status = HAL_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	77fb      	strb	r3, [r7, #31]
    if (len > 0) {
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	2b00      	cmp	r3, #0
 8003650:	dd1b      	ble.n	800368a <debug_printf+0xae>
        status = HAL_UART_Transmit(&huart6, formatBuffer, len, 1000);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	b29a      	uxth	r2, r3
 8003656:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800365a:	6939      	ldr	r1, [r7, #16]
 800365c:	4810      	ldr	r0, [pc, #64]	; (80036a0 <debug_printf+0xc4>)
 800365e:	f004 fae0 	bl	8007c22 <HAL_UART_Transmit>
 8003662:	4603      	mov	r3, r0
 8003664:	77fb      	strb	r3, [r7, #31]
        uint8_t crlf[] = "\r\n";
 8003666:	4a0f      	ldr	r2, [pc, #60]	; (80036a4 <debug_printf+0xc8>)
 8003668:	1d3b      	adds	r3, r7, #4
 800366a:	6812      	ldr	r2, [r2, #0]
 800366c:	4611      	mov	r1, r2
 800366e:	8019      	strh	r1, [r3, #0]
 8003670:	3302      	adds	r3, #2
 8003672:	0c12      	lsrs	r2, r2, #16
 8003674:	701a      	strb	r2, [r3, #0]
        status = HAL_UART_Transmit(&huart6, crlf, 2, 1000); //sends a carrige return and a line feed to UART (meant for putty/windows)
 8003676:	1d39      	adds	r1, r7, #4
 8003678:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800367c:	2202      	movs	r2, #2
 800367e:	4808      	ldr	r0, [pc, #32]	; (80036a0 <debug_printf+0xc4>)
 8003680:	f004 facf 	bl	8007c22 <HAL_UART_Transmit>
 8003684:	4603      	mov	r3, r0
 8003686:	77fb      	strb	r3, [r7, #31]
 8003688:	e001      	b.n	800368e <debug_printf+0xb2>
    }
    else{
        status = HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	77fb      	strb	r3, [r7, #31]
    }

    return status;
 800368e:	7ffb      	ldrb	r3, [r7, #31]
 8003690:	46c5      	mov	sp, r8
}
 8003692:	4618      	mov	r0, r3
 8003694:	3720      	adds	r7, #32
 8003696:	46bd      	mov	sp, r7
 8003698:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800369c:	b004      	add	sp, #16
 800369e:	4770      	bx	lr
 80036a0:	200006fc 	.word	0x200006fc
 80036a4:	08010270 	.word	0x08010270

080036a8 <debug_led_green>:
/**
 * Flash the Green LED located on the OBC
 * @param count - The number of cycles to flash
 * @param period - The amount of time in milliseconds between LED states
 */
void debug_led_green(int count, int period){
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b084      	sub	sp, #16
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
 80036b0:	6039      	str	r1, [r7, #0]
    int i;
    for (i = 0; i < count; ++i)
 80036b2:	2300      	movs	r3, #0
 80036b4:	60fb      	str	r3, [r7, #12]
 80036b6:	e016      	b.n	80036e6 <debug_led_green+0x3e>
    {
        GREEN_LED_ON();
 80036b8:	4b0f      	ldr	r3, [pc, #60]	; (80036f8 <debug_led_green+0x50>)
 80036ba:	695b      	ldr	r3, [r3, #20]
 80036bc:	4a0e      	ldr	r2, [pc, #56]	; (80036f8 <debug_led_green+0x50>)
 80036be:	f043 0310 	orr.w	r3, r3, #16
 80036c2:	6153      	str	r3, [r2, #20]
        HAL_Delay(period);
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	4618      	mov	r0, r3
 80036c8:	f000 f9dc 	bl	8003a84 <HAL_Delay>
        GREEN_LED_OFF();
 80036cc:	4b0a      	ldr	r3, [pc, #40]	; (80036f8 <debug_led_green+0x50>)
 80036ce:	695b      	ldr	r3, [r3, #20]
 80036d0:	4a09      	ldr	r2, [pc, #36]	; (80036f8 <debug_led_green+0x50>)
 80036d2:	f023 0310 	bic.w	r3, r3, #16
 80036d6:	6153      	str	r3, [r2, #20]
        HAL_Delay(period);
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	4618      	mov	r0, r3
 80036dc:	f000 f9d2 	bl	8003a84 <HAL_Delay>
    for (i = 0; i < count; ++i)
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	3301      	adds	r3, #1
 80036e4:	60fb      	str	r3, [r7, #12]
 80036e6:	68fa      	ldr	r2, [r7, #12]
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	429a      	cmp	r2, r3
 80036ec:	dbe4      	blt.n	80036b8 <debug_led_green+0x10>
    }
}
 80036ee:	bf00      	nop
 80036f0:	bf00      	nop
 80036f2:	3710      	adds	r7, #16
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}
 80036f8:	40020800 	.word	0x40020800

080036fc <debug_led_amber>:
/**
 * Flash the Amber LED located on the OBC
 * @param count - The number of cycles to flash
 * @param period - The amount of time in milliseconds between LED states
 */
void debug_led_amber(int count, int period){
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b084      	sub	sp, #16
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
 8003704:	6039      	str	r1, [r7, #0]
    int i;
    for (i = 0; i < count; ++i)
 8003706:	2300      	movs	r3, #0
 8003708:	60fb      	str	r3, [r7, #12]
 800370a:	e016      	b.n	800373a <debug_led_amber+0x3e>
    {
        AMBER_LED_ON();
 800370c:	4b0f      	ldr	r3, [pc, #60]	; (800374c <debug_led_amber+0x50>)
 800370e:	695b      	ldr	r3, [r3, #20]
 8003710:	4a0e      	ldr	r2, [pc, #56]	; (800374c <debug_led_amber+0x50>)
 8003712:	f043 0320 	orr.w	r3, r3, #32
 8003716:	6153      	str	r3, [r2, #20]
        HAL_Delay(period);
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	4618      	mov	r0, r3
 800371c:	f000 f9b2 	bl	8003a84 <HAL_Delay>
        AMBER_LED_OFF();
 8003720:	4b0a      	ldr	r3, [pc, #40]	; (800374c <debug_led_amber+0x50>)
 8003722:	695b      	ldr	r3, [r3, #20]
 8003724:	4a09      	ldr	r2, [pc, #36]	; (800374c <debug_led_amber+0x50>)
 8003726:	f023 0320 	bic.w	r3, r3, #32
 800372a:	6153      	str	r3, [r2, #20]
        HAL_Delay(period);
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	4618      	mov	r0, r3
 8003730:	f000 f9a8 	bl	8003a84 <HAL_Delay>
    for (i = 0; i < count; ++i)
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	3301      	adds	r3, #1
 8003738:	60fb      	str	r3, [r7, #12]
 800373a:	68fa      	ldr	r2, [r7, #12]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	429a      	cmp	r2, r3
 8003740:	dbe4      	blt.n	800370c <debug_led_amber+0x10>
    }
}
 8003742:	bf00      	nop
 8003744:	bf00      	nop
 8003746:	3710      	adds	r7, #16
 8003748:	46bd      	mov	sp, r7
 800374a:	bd80      	pop	{r7, pc}
 800374c:	40020800 	.word	0x40020800

08003750 <FloatToUnsigned16bits>:
  * @brief Converts a float into a uint16_t
  * @param bytes: an array of bytes the same size as a float in bytes
  * @param float_value: the float value to convert into a uint16_t
  * @retval The 16 bit unsigned integer
  */
uint16_t FloatToUnsigned16bits(float float_value){
 8003750:	b480      	push	{r7}
 8003752:	b085      	sub	sp, #20
 8003754:	af00      	add	r7, sp, #0
 8003756:	ed87 0a01 	vstr	s0, [r7, #4]
    uint32_t x = *((uint32_t*)&float_value);
 800375a:	1d3b      	adds	r3, r7, #4
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	60fb      	str	r3, [r7, #12]
    return ((x>>16)&0x8000)|((((x&0x7f800000)-0x38000000)>>13)&0x7c00)|((x>>13)&0x03ff);
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	0c1b      	lsrs	r3, r3, #16
 8003764:	b29b      	uxth	r3, r3
 8003766:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800376a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800376e:	b29a      	uxth	r2, r3
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	f003 43ff 	and.w	r3, r3, #2139095040	; 0x7f800000
 8003776:	f103 4348 	add.w	r3, r3, #3355443200	; 0xc8000000
 800377a:	0b5b      	lsrs	r3, r3, #13
 800377c:	b29b      	uxth	r3, r3
 800377e:	f403 43f8 	and.w	r3, r3, #31744	; 0x7c00
 8003782:	b29b      	uxth	r3, r3
 8003784:	4313      	orrs	r3, r2
 8003786:	b29a      	uxth	r2, r3
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	0b5b      	lsrs	r3, r3, #13
 800378c:	b29b      	uxth	r3, r3
 800378e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003792:	b29b      	uxth	r3, r3
 8003794:	4313      	orrs	r3, r2
 8003796:	b29b      	uxth	r3, r3
}
 8003798:	4618      	mov	r0, r3
 800379a:	3714      	adds	r7, #20
 800379c:	46bd      	mov	sp, r7
 800379e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a2:	4770      	bx	lr

080037a4 <crc32>:
 * @brief Calculates the crc32 value for the message
 * @param message: contains the message to be used for calculation of the crc32.
 * @param crc_ascii: contains the crc value as an 8 byte string
 * @retval returns a uint32_t to as the value of the crc32.
 */
uint32_t crc32(uint8_t* message, int length, uint8_t* crc_ascii) {
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b08a      	sub	sp, #40	; 0x28
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	60f8      	str	r0, [r7, #12]
 80037ac:	60b9      	str	r1, [r7, #8]
 80037ae:	607a      	str	r2, [r7, #4]
   int i, j;
  // debug_printf("%s",message);
   uint32_t byte, crc, mask;

   i = 0;
 80037b0:	2300      	movs	r3, #0
 80037b2:	627b      	str	r3, [r7, #36]	; 0x24
   crc = 0xFFFFFFFF;
 80037b4:	f04f 33ff 	mov.w	r3, #4294967295
 80037b8:	61fb      	str	r3, [r7, #28]
   while (i < length) {
 80037ba:	e020      	b.n	80037fe <crc32+0x5a>
      byte = message[i];                //get the next byte of message
 80037bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037be:	68fa      	ldr	r2, [r7, #12]
 80037c0:	4413      	add	r3, r2
 80037c2:	781b      	ldrb	r3, [r3, #0]
 80037c4:	61bb      	str	r3, [r7, #24]
      crc = crc ^ byte;                 //^ is bitwise XOR
 80037c6:	69fa      	ldr	r2, [r7, #28]
 80037c8:	69bb      	ldr	r3, [r7, #24]
 80037ca:	4053      	eors	r3, r2
 80037cc:	61fb      	str	r3, [r7, #28]
      for (j = 7; j >= 0; j--) {
 80037ce:	2307      	movs	r3, #7
 80037d0:	623b      	str	r3, [r7, #32]
 80037d2:	e00e      	b.n	80037f2 <crc32+0x4e>
         mask = -(crc & 1);     // make mask
 80037d4:	69fb      	ldr	r3, [r7, #28]
 80037d6:	f003 0301 	and.w	r3, r3, #1
 80037da:	425b      	negs	r3, r3
 80037dc:	617b      	str	r3, [r7, #20]
         crc = (crc >> 1) ^ (0xEDB88320 & mask);  //shift crc and apply mask
 80037de:	69fb      	ldr	r3, [r7, #28]
 80037e0:	085a      	lsrs	r2, r3, #1
 80037e2:	6979      	ldr	r1, [r7, #20]
 80037e4:	4b0e      	ldr	r3, [pc, #56]	; (8003820 <crc32+0x7c>)
 80037e6:	400b      	ands	r3, r1
 80037e8:	4053      	eors	r3, r2
 80037ea:	61fb      	str	r3, [r7, #28]
      for (j = 7; j >= 0; j--) {
 80037ec:	6a3b      	ldr	r3, [r7, #32]
 80037ee:	3b01      	subs	r3, #1
 80037f0:	623b      	str	r3, [r7, #32]
 80037f2:	6a3b      	ldr	r3, [r7, #32]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	daed      	bge.n	80037d4 <crc32+0x30>
      }
      i++;
 80037f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037fa:	3301      	adds	r3, #1
 80037fc:	627b      	str	r3, [r7, #36]	; 0x24
   while (i < length) {
 80037fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	429a      	cmp	r2, r3
 8003804:	dbda      	blt.n	80037bc <crc32+0x18>
   }
   crc = ~crc;
 8003806:	69fb      	ldr	r3, [r7, #28]
 8003808:	43db      	mvns	r3, r3
 800380a:	61fb      	str	r3, [r7, #28]
   sprintf(crc_ascii, "%lX", crc);
 800380c:	69fa      	ldr	r2, [r7, #28]
 800380e:	4905      	ldr	r1, [pc, #20]	; (8003824 <crc32+0x80>)
 8003810:	6878      	ldr	r0, [r7, #4]
 8003812:	f00a f9df 	bl	800dbd4 <siprintf>
   return crc;
 8003816:	69fb      	ldr	r3, [r7, #28]
}
 8003818:	4618      	mov	r0, r3
 800381a:	3728      	adds	r7, #40	; 0x28
 800381c:	46bd      	mov	sp, r7
 800381e:	bd80      	pop	{r7, pc}
 8003820:	edb88320 	.word	0xedb88320
 8003824:	080102c8 	.word	0x080102c8

08003828 <main>:

/**
 * CySat 1 Mission Execution
 */
int main(void)
{
 8003828:	b5b0      	push	{r4, r5, r7, lr}
 800382a:	b09a      	sub	sp, #104	; 0x68
 800382c:	af00      	add	r7, sp, #0
    //SCB->VTOR = APPL_ADDRESS;

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 800382e:	f000 f8ed 	bl	8003a0c <HAL_Init>

    /* Configure the system clock */
    SystemClock_Config();
 8003832:	f005 fddf 	bl	80093f4 <SystemClock_Config>

    HAL_Delay(INITIAL_WAIT); // Delay for the specified 30 minutes
 8003836:	f241 7070 	movw	r0, #6000	; 0x1770
 800383a:	f000 f923 	bl	8003a84 <HAL_Delay>

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 800383e:	f005 fe5b 	bl	80094f8 <MX_GPIO_Init>
    MX_I2C1_Init();
 8003842:	f005 fff5 	bl	8009830 <MX_I2C1_Init>
    MX_USART1_UART_Init();
 8003846:	f006 f86b 	bl	8009920 <MX_USART1_UART_Init>
    MX_UART4_Init();
 800384a:	f006 f83f 	bl	80098cc <MX_UART4_Init>
    MX_USART6_UART_Init();
 800384e:	f006 f891 	bl	8009974 <MX_USART6_UART_Init>
    MX_SDIO_SD_Init();
 8003852:	f006 f81b 	bl	800988c <MX_SDIO_SD_Init>
    MX_FATFS_Init();
 8003856:	f006 f993 	bl	8009b80 <MX_FATFS_Init>

    // Commands the start of data reception because I can't define it in AppTasks.c without having to mess around with #including stuff
    HAL_UART_Receive_IT(&huart6,GroundStationRxBuffer, 4);
 800385a:	2204      	movs	r2, #4
 800385c:	492f      	ldr	r1, [pc, #188]	; (800391c <main+0xf4>)
 800385e:	4830      	ldr	r0, [pc, #192]	; (8003920 <main+0xf8>)
 8003860:	f004 fb1e 	bl	8007ea0 <HAL_UART_Receive_IT>
    HAL_UART_Receive_IT(&huart1,GroundStationRxBuffer, 4);
 8003864:	2204      	movs	r2, #4
 8003866:	492d      	ldr	r1, [pc, #180]	; (800391c <main+0xf4>)
 8003868:	482e      	ldr	r0, [pc, #184]	; (8003924 <main+0xfc>)
 800386a:	f004 fb19 	bl	8007ea0 <HAL_UART_Receive_IT>



    /* Initialize task threads */
    osThreadDef(myMainTask, Main_Task, osPriorityRealtime, 0, 512);
 800386e:	4b2e      	ldr	r3, [pc, #184]	; (8003928 <main+0x100>)
 8003870:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8003874:	461d      	mov	r5, r3
 8003876:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003878:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800387a:	682b      	ldr	r3, [r5, #0]
 800387c:	6023      	str	r3, [r4, #0]
    osThreadCreate(osThread(myMainTask), NULL);
 800387e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003882:	2100      	movs	r1, #0
 8003884:	4618      	mov	r0, r3
 8003886:	f006 fe0d 	bl	800a4a4 <osThreadCreate>

    osThreadDef(myUHFRxTask, UHF_Rx_Task, osPriorityNormal, 0, 512);
 800388a:	4b28      	ldr	r3, [pc, #160]	; (800392c <main+0x104>)
 800388c:	f107 0440 	add.w	r4, r7, #64	; 0x40
 8003890:	461d      	mov	r5, r3
 8003892:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003894:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003896:	682b      	ldr	r3, [r5, #0]
 8003898:	6023      	str	r3, [r4, #0]
    osThreadCreate(osThread(myUHFRxTask), NULL);
 800389a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800389e:	2100      	movs	r1, #0
 80038a0:	4618      	mov	r0, r3
 80038a2:	f006 fdff 	bl	800a4a4 <osThreadCreate>

    osThreadDef(myUHFTxTask, UHF_Tx_Task, osPriorityNormal, 0, 512);
 80038a6:	4b22      	ldr	r3, [pc, #136]	; (8003930 <main+0x108>)
 80038a8:	f107 042c 	add.w	r4, r7, #44	; 0x2c
 80038ac:	461d      	mov	r5, r3
 80038ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80038b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80038b2:	682b      	ldr	r3, [r5, #0]
 80038b4:	6023      	str	r3, [r4, #0]
    osThreadCreate(osThread(myUHFTxTask), NULL);
 80038b6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80038ba:	2100      	movs	r1, #0
 80038bc:	4618      	mov	r0, r3
 80038be:	f006 fdf1 	bl	800a4a4 <osThreadCreate>

    osThreadDef(myADCSTask, ADCS_Task, osPriorityNormal, 0, 1024);
 80038c2:	4b1c      	ldr	r3, [pc, #112]	; (8003934 <main+0x10c>)
 80038c4:	f107 0418 	add.w	r4, r7, #24
 80038c8:	461d      	mov	r5, r3
 80038ca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80038cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80038ce:	682b      	ldr	r3, [r5, #0]
 80038d0:	6023      	str	r3, [r4, #0]
    osThreadCreate(osThread(myADCSTask), NULL);
 80038d2:	f107 0318 	add.w	r3, r7, #24
 80038d6:	2100      	movs	r1, #0
 80038d8:	4618      	mov	r0, r3
 80038da:	f006 fde3 	bl	800a4a4 <osThreadCreate>

    osThreadDef(myBatteryCapacityTask, BatteryCapacity_Task, osPriorityNormal, 0, 256);
 80038de:	4b16      	ldr	r3, [pc, #88]	; (8003938 <main+0x110>)
 80038e0:	1d3c      	adds	r4, r7, #4
 80038e2:	461d      	mov	r5, r3
 80038e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80038e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80038e8:	682b      	ldr	r3, [r5, #0]
 80038ea:	6023      	str	r3, [r4, #0]
    osThreadCreate(osThread(myBatteryCapacityTask), NULL);
 80038ec:	1d3b      	adds	r3, r7, #4
 80038ee:	2100      	movs	r1, #0
 80038f0:	4618      	mov	r0, r3
 80038f2:	f006 fdd7 	bl	800a4a4 <osThreadCreate>

    /* Start scheduler */
    osKernelStart();
 80038f6:	f006 fdbe 	bl	800a476 <osKernelStart>
    // Enable Transparent Mode
    // TODO: Send command to UHF transceiver to enable transparent mode

    // Detumbling Sequence
    // TODO: Detumbling functions (ADCS) go here
    debug_printf("Beginning detumbling sequence");
 80038fa:	4810      	ldr	r0, [pc, #64]	; (800393c <main+0x114>)
 80038fc:	f7ff fe6e 	bl	80035dc <debug_printf>
    */

   // HAL_Delay(15000); // Delay for 15 seconds to allow ADCS to boot-up in application mode

    /* Receive via STM UART */
    GroundStationRxDataLength = 4;
 8003900:	4b0f      	ldr	r3, [pc, #60]	; (8003940 <main+0x118>)
 8003902:	2204      	movs	r2, #4
 8003904:	601a      	str	r2, [r3, #0]
    HAL_UART_Receive_IT(&huart6, (uint8_t*) &GroundStationRxBuffer, 4);
 8003906:	2204      	movs	r2, #4
 8003908:	4904      	ldr	r1, [pc, #16]	; (800391c <main+0xf4>)
 800390a:	4805      	ldr	r0, [pc, #20]	; (8003920 <main+0xf8>)
 800390c:	f004 fac8 	bl	8007ea0 <HAL_UART_Receive_IT>
 8003910:	2300      	movs	r3, #0
}
 8003912:	4618      	mov	r0, r3
 8003914:	3768      	adds	r7, #104	; 0x68
 8003916:	46bd      	mov	sp, r7
 8003918:	bdb0      	pop	{r4, r5, r7, pc}
 800391a:	bf00      	nop
 800391c:	20000214 	.word	0x20000214
 8003920:	200006fc 	.word	0x200006fc
 8003924:	200006bc 	.word	0x200006bc
 8003928:	08010334 	.word	0x08010334
 800392c:	08010348 	.word	0x08010348
 8003930:	0801035c 	.word	0x0801035c
 8003934:	08010370 	.word	0x08010370
 8003938:	08010384 	.word	0x08010384
 800393c:	08010314 	.word	0x08010314
 8003940:	2000021c 	.word	0x2000021c

08003944 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b082      	sub	sp, #8
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN Callback 0 */

/* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a04      	ldr	r2, [pc, #16]	; (8003964 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d101      	bne.n	800395a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8003956:	f000 f87b 	bl	8003a50 <HAL_IncTick>
  }
/* USER CODE BEGIN Callback 1 */

/* USER CODE END Callback 1 */
}
 800395a:	bf00      	nop
 800395c:	3708      	adds	r7, #8
 800395e:	46bd      	mov	sp, r7
 8003960:	bd80      	pop	{r7, pc}
 8003962:	bf00      	nop
 8003964:	40010000 	.word	0x40010000

08003968 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler */
  /* User can add his own implementation to report the HAL error return state */
#ifdef DEBUG_ENABLE
  while(1)
  {
      debug_led_green(5, 2000);
 800396c:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8003970:	2005      	movs	r0, #5
 8003972:	f7ff fe99 	bl	80036a8 <debug_led_green>
      debug_led_amber(5, 2000);
 8003976:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 800397a:	2005      	movs	r0, #5
 800397c:	f7ff febe 	bl	80036fc <debug_led_amber>
      debug_led_green(5, 2000);
 8003980:	e7f4      	b.n	800396c <Error_Handler+0x4>
	...

08003984 <HAL_UART_RxCpltCallback>:
{
    Error_Handler();
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b088      	sub	sp, #32
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
    if(huart == &huart6){ //OBC connected to Payload/USB
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	4a1c      	ldr	r2, [pc, #112]	; (8003a00 <HAL_UART_RxCpltCallback+0x7c>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d116      	bne.n	80039c2 <HAL_UART_RxCpltCallback+0x3e>
        if(handleCySatPacket(parseCySatPacket(GroundStationRxBuffer)) == -1){ //error occurred
 8003994:	f107 0308 	add.w	r3, r7, #8
 8003998:	491a      	ldr	r1, [pc, #104]	; (8003a04 <HAL_UART_RxCpltCallback+0x80>)
 800399a:	4618      	mov	r0, r3
 800399c:	f7fd fb4a 	bl	8001034 <parseCySatPacket>
 80039a0:	f107 0308 	add.w	r3, r7, #8
 80039a4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80039a8:	f7fe fb20 	bl	8001fec <handleCySatPacket>
 80039ac:	4603      	mov	r3, r0
 80039ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039b2:	d101      	bne.n	80039b8 <HAL_UART_RxCpltCallback+0x34>
            sendErrorPacket();
 80039b4:	f7fe faf4 	bl	8001fa0 <sendErrorPacket>
        }
        HAL_UART_Receive_IT(&huart6,GroundStationRxBuffer, 4);
 80039b8:	2204      	movs	r2, #4
 80039ba:	4912      	ldr	r1, [pc, #72]	; (8003a04 <HAL_UART_RxCpltCallback+0x80>)
 80039bc:	4810      	ldr	r0, [pc, #64]	; (8003a00 <HAL_UART_RxCpltCallback+0x7c>)
 80039be:	f004 fa6f 	bl	8007ea0 <HAL_UART_Receive_IT>
    }
    if(huart == &huart1){ //I think this is for the UHF transceiver but I'm not sure -Steven
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	4a10      	ldr	r2, [pc, #64]	; (8003a08 <HAL_UART_RxCpltCallback+0x84>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d116      	bne.n	80039f8 <HAL_UART_RxCpltCallback+0x74>
        if(handleCySatPacket(parseCySatPacket(GroundStationRxBuffer)) == -1){ //error occurred
 80039ca:	f107 0314 	add.w	r3, r7, #20
 80039ce:	490d      	ldr	r1, [pc, #52]	; (8003a04 <HAL_UART_RxCpltCallback+0x80>)
 80039d0:	4618      	mov	r0, r3
 80039d2:	f7fd fb2f 	bl	8001034 <parseCySatPacket>
 80039d6:	f107 0314 	add.w	r3, r7, #20
 80039da:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80039de:	f7fe fb05 	bl	8001fec <handleCySatPacket>
 80039e2:	4603      	mov	r3, r0
 80039e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039e8:	d101      	bne.n	80039ee <HAL_UART_RxCpltCallback+0x6a>
            sendErrorPacket();
 80039ea:	f7fe fad9 	bl	8001fa0 <sendErrorPacket>
        }
        HAL_UART_Receive_IT(&huart1,GroundStationRxBuffer, 4);
 80039ee:	2204      	movs	r2, #4
 80039f0:	4904      	ldr	r1, [pc, #16]	; (8003a04 <HAL_UART_RxCpltCallback+0x80>)
 80039f2:	4805      	ldr	r0, [pc, #20]	; (8003a08 <HAL_UART_RxCpltCallback+0x84>)
 80039f4:	f004 fa54 	bl	8007ea0 <HAL_UART_Receive_IT>
    }
}
 80039f8:	bf00      	nop
 80039fa:	3720      	adds	r7, #32
 80039fc:	46bd      	mov	sp, r7
 80039fe:	bd80      	pop	{r7, pc}
 8003a00:	200006fc 	.word	0x200006fc
 8003a04:	20000214 	.word	0x20000214
 8003a08:	200006bc 	.word	0x200006bc

08003a0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003a10:	4b0e      	ldr	r3, [pc, #56]	; (8003a4c <HAL_Init+0x40>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a0d      	ldr	r2, [pc, #52]	; (8003a4c <HAL_Init+0x40>)
 8003a16:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003a1a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8003a1c:	4b0b      	ldr	r3, [pc, #44]	; (8003a4c <HAL_Init+0x40>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a0a      	ldr	r2, [pc, #40]	; (8003a4c <HAL_Init+0x40>)
 8003a22:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003a26:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003a28:	4b08      	ldr	r3, [pc, #32]	; (8003a4c <HAL_Init+0x40>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a07      	ldr	r2, [pc, #28]	; (8003a4c <HAL_Init+0x40>)
 8003a2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a32:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003a34:	2003      	movs	r0, #3
 8003a36:	f000 f90f 	bl	8003c58 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003a3a:	200f      	movs	r0, #15
 8003a3c:	f006 fb94 	bl	800a168 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8003a40:	f006 f9b6 	bl	8009db0 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8003a44:	2300      	movs	r3, #0
}
 8003a46:	4618      	mov	r0, r3
 8003a48:	bd80      	pop	{r7, pc}
 8003a4a:	bf00      	nop
 8003a4c:	40023c00 	.word	0x40023c00

08003a50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003a50:	b480      	push	{r7}
 8003a52:	af00      	add	r7, sp, #0
  uwTick++;
 8003a54:	4b04      	ldr	r3, [pc, #16]	; (8003a68 <HAL_IncTick+0x18>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	3301      	adds	r3, #1
 8003a5a:	4a03      	ldr	r2, [pc, #12]	; (8003a68 <HAL_IncTick+0x18>)
 8003a5c:	6013      	str	r3, [r2, #0]
}
 8003a5e:	bf00      	nop
 8003a60:	46bd      	mov	sp, r7
 8003a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a66:	4770      	bx	lr
 8003a68:	20000254 	.word	0x20000254

08003a6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	af00      	add	r7, sp, #0
  return uwTick;
 8003a70:	4b03      	ldr	r3, [pc, #12]	; (8003a80 <HAL_GetTick+0x14>)
 8003a72:	681b      	ldr	r3, [r3, #0]
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	46bd      	mov	sp, r7
 8003a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7c:	4770      	bx	lr
 8003a7e:	bf00      	nop
 8003a80:	20000254 	.word	0x20000254

08003a84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b084      	sub	sp, #16
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003a8c:	f7ff ffee 	bl	8003a6c <HAL_GetTick>
 8003a90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	60fb      	str	r3, [r7, #12]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a9c:	d002      	beq.n	8003aa4 <HAL_Delay+0x20>
  {
     wait++;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	3301      	adds	r3, #1
 8003aa2:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8003aa4:	bf00      	nop
 8003aa6:	f7ff ffe1 	bl	8003a6c <HAL_GetTick>
 8003aaa:	4602      	mov	r2, r0
 8003aac:	68bb      	ldr	r3, [r7, #8]
 8003aae:	1ad3      	subs	r3, r2, r3
 8003ab0:	68fa      	ldr	r2, [r7, #12]
 8003ab2:	429a      	cmp	r2, r3
 8003ab4:	d8f7      	bhi.n	8003aa6 <HAL_Delay+0x22>
  {
  }
}
 8003ab6:	bf00      	nop
 8003ab8:	bf00      	nop
 8003aba:	3710      	adds	r7, #16
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bd80      	pop	{r7, pc}

08003ac0 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	b085      	sub	sp, #20
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	f003 0307 	and.w	r3, r3, #7
 8003ace:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ad0:	4b0c      	ldr	r3, [pc, #48]	; (8003b04 <NVIC_SetPriorityGrouping+0x44>)
 8003ad2:	68db      	ldr	r3, [r3, #12]
 8003ad4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ad6:	68ba      	ldr	r2, [r7, #8]
 8003ad8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003adc:	4013      	ands	r3, r2
 8003ade:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ae4:	68bb      	ldr	r3, [r7, #8]
 8003ae6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ae8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003aec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003af0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003af2:	4a04      	ldr	r2, [pc, #16]	; (8003b04 <NVIC_SetPriorityGrouping+0x44>)
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	60d3      	str	r3, [r2, #12]
}
 8003af8:	bf00      	nop
 8003afa:	3714      	adds	r7, #20
 8003afc:	46bd      	mov	sp, r7
 8003afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b02:	4770      	bx	lr
 8003b04:	e000ed00 	.word	0xe000ed00

08003b08 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b0c:	4b04      	ldr	r3, [pc, #16]	; (8003b20 <NVIC_GetPriorityGrouping+0x18>)
 8003b0e:	68db      	ldr	r3, [r3, #12]
 8003b10:	0a1b      	lsrs	r3, r3, #8
 8003b12:	f003 0307 	and.w	r3, r3, #7
}
 8003b16:	4618      	mov	r0, r3
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1e:	4770      	bx	lr
 8003b20:	e000ed00 	.word	0xe000ed00

08003b24 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b24:	b480      	push	{r7}
 8003b26:	b083      	sub	sp, #12
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8003b2e:	79fb      	ldrb	r3, [r7, #7]
 8003b30:	f003 021f 	and.w	r2, r3, #31
 8003b34:	4907      	ldr	r1, [pc, #28]	; (8003b54 <NVIC_EnableIRQ+0x30>)
 8003b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b3a:	095b      	lsrs	r3, r3, #5
 8003b3c:	2001      	movs	r0, #1
 8003b3e:	fa00 f202 	lsl.w	r2, r0, r2
 8003b42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003b46:	bf00      	nop
 8003b48:	370c      	adds	r7, #12
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b50:	4770      	bx	lr
 8003b52:	bf00      	nop
 8003b54:	e000e100 	.word	0xe000e100

08003b58 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	b083      	sub	sp, #12
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	4603      	mov	r3, r0
 8003b60:	6039      	str	r1, [r7, #0]
 8003b62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8003b64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	da0b      	bge.n	8003b84 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	b2da      	uxtb	r2, r3
 8003b70:	490c      	ldr	r1, [pc, #48]	; (8003ba4 <NVIC_SetPriority+0x4c>)
 8003b72:	79fb      	ldrb	r3, [r7, #7]
 8003b74:	f003 030f 	and.w	r3, r3, #15
 8003b78:	3b04      	subs	r3, #4
 8003b7a:	0112      	lsls	r2, r2, #4
 8003b7c:	b2d2      	uxtb	r2, r2
 8003b7e:	440b      	add	r3, r1
 8003b80:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b82:	e009      	b.n	8003b98 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	b2da      	uxtb	r2, r3
 8003b88:	4907      	ldr	r1, [pc, #28]	; (8003ba8 <NVIC_SetPriority+0x50>)
 8003b8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b8e:	0112      	lsls	r2, r2, #4
 8003b90:	b2d2      	uxtb	r2, r2
 8003b92:	440b      	add	r3, r1
 8003b94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003b98:	bf00      	nop
 8003b9a:	370c      	adds	r7, #12
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba2:	4770      	bx	lr
 8003ba4:	e000ed00 	.word	0xe000ed00
 8003ba8:	e000e100 	.word	0xe000e100

08003bac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003bac:	b480      	push	{r7}
 8003bae:	b089      	sub	sp, #36	; 0x24
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	60f8      	str	r0, [r7, #12]
 8003bb4:	60b9      	str	r1, [r7, #8]
 8003bb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	f003 0307 	and.w	r3, r3, #7
 8003bbe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003bc0:	69fb      	ldr	r3, [r7, #28]
 8003bc2:	f1c3 0307 	rsb	r3, r3, #7
 8003bc6:	2b04      	cmp	r3, #4
 8003bc8:	bf28      	it	cs
 8003bca:	2304      	movcs	r3, #4
 8003bcc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003bce:	69fb      	ldr	r3, [r7, #28]
 8003bd0:	3304      	adds	r3, #4
 8003bd2:	2b06      	cmp	r3, #6
 8003bd4:	d902      	bls.n	8003bdc <NVIC_EncodePriority+0x30>
 8003bd6:	69fb      	ldr	r3, [r7, #28]
 8003bd8:	3b03      	subs	r3, #3
 8003bda:	e000      	b.n	8003bde <NVIC_EncodePriority+0x32>
 8003bdc:	2300      	movs	r3, #0
 8003bde:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003be0:	f04f 32ff 	mov.w	r2, #4294967295
 8003be4:	69bb      	ldr	r3, [r7, #24]
 8003be6:	fa02 f303 	lsl.w	r3, r2, r3
 8003bea:	43da      	mvns	r2, r3
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	401a      	ands	r2, r3
 8003bf0:	697b      	ldr	r3, [r7, #20]
 8003bf2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003bf4:	f04f 31ff 	mov.w	r1, #4294967295
 8003bf8:	697b      	ldr	r3, [r7, #20]
 8003bfa:	fa01 f303 	lsl.w	r3, r1, r3
 8003bfe:	43d9      	mvns	r1, r3
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c04:	4313      	orrs	r3, r2
         );
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	3724      	adds	r7, #36	; 0x24
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c10:	4770      	bx	lr
	...

08003c14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b082      	sub	sp, #8
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	3b01      	subs	r3, #1
 8003c20:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003c24:	d301      	bcc.n	8003c2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c26:	2301      	movs	r3, #1
 8003c28:	e00f      	b.n	8003c4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c2a:	4a0a      	ldr	r2, [pc, #40]	; (8003c54 <SysTick_Config+0x40>)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	3b01      	subs	r3, #1
 8003c30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c32:	210f      	movs	r1, #15
 8003c34:	f04f 30ff 	mov.w	r0, #4294967295
 8003c38:	f7ff ff8e 	bl	8003b58 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c3c:	4b05      	ldr	r3, [pc, #20]	; (8003c54 <SysTick_Config+0x40>)
 8003c3e:	2200      	movs	r2, #0
 8003c40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c42:	4b04      	ldr	r3, [pc, #16]	; (8003c54 <SysTick_Config+0x40>)
 8003c44:	2207      	movs	r2, #7
 8003c46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003c48:	2300      	movs	r3, #0
}
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	3708      	adds	r7, #8
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}
 8003c52:	bf00      	nop
 8003c54:	e000e010 	.word	0xe000e010

08003c58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b082      	sub	sp, #8
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c60:	6878      	ldr	r0, [r7, #4]
 8003c62:	f7ff ff2d 	bl	8003ac0 <NVIC_SetPriorityGrouping>
}
 8003c66:	bf00      	nop
 8003c68:	3708      	adds	r7, #8
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}

08003c6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003c6e:	b580      	push	{r7, lr}
 8003c70:	b086      	sub	sp, #24
 8003c72:	af00      	add	r7, sp, #0
 8003c74:	4603      	mov	r3, r0
 8003c76:	60b9      	str	r1, [r7, #8]
 8003c78:	607a      	str	r2, [r7, #4]
 8003c7a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003c80:	f7ff ff42 	bl	8003b08 <NVIC_GetPriorityGrouping>
 8003c84:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c86:	687a      	ldr	r2, [r7, #4]
 8003c88:	68b9      	ldr	r1, [r7, #8]
 8003c8a:	6978      	ldr	r0, [r7, #20]
 8003c8c:	f7ff ff8e 	bl	8003bac <NVIC_EncodePriority>
 8003c90:	4602      	mov	r2, r0
 8003c92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c96:	4611      	mov	r1, r2
 8003c98:	4618      	mov	r0, r3
 8003c9a:	f7ff ff5d 	bl	8003b58 <NVIC_SetPriority>
}
 8003c9e:	bf00      	nop
 8003ca0:	3718      	adds	r7, #24
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bd80      	pop	{r7, pc}

08003ca6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ca6:	b580      	push	{r7, lr}
 8003ca8:	b082      	sub	sp, #8
 8003caa:	af00      	add	r7, sp, #0
 8003cac:	4603      	mov	r3, r0
 8003cae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003cb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f7ff ff35 	bl	8003b24 <NVIC_EnableIRQ>
}
 8003cba:	bf00      	nop
 8003cbc:	3708      	adds	r7, #8
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	bd80      	pop	{r7, pc}

08003cc2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003cc2:	b580      	push	{r7, lr}
 8003cc4:	b082      	sub	sp, #8
 8003cc6:	af00      	add	r7, sp, #0
 8003cc8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003cca:	6878      	ldr	r0, [r7, #4]
 8003ccc:	f7ff ffa2 	bl	8003c14 <SysTick_Config>
 8003cd0:	4603      	mov	r3, r0
}
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	3708      	adds	r7, #8
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}
	...

08003cdc <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b083      	sub	sp, #12
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2b04      	cmp	r3, #4
 8003ce8:	d106      	bne.n	8003cf8 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8003cea:	4b09      	ldr	r3, [pc, #36]	; (8003d10 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	4a08      	ldr	r2, [pc, #32]	; (8003d10 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003cf0:	f043 0304 	orr.w	r3, r3, #4
 8003cf4:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8003cf6:	e005      	b.n	8003d04 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8003cf8:	4b05      	ldr	r3, [pc, #20]	; (8003d10 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a04      	ldr	r2, [pc, #16]	; (8003d10 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8003cfe:	f023 0304 	bic.w	r3, r3, #4
 8003d02:	6013      	str	r3, [r2, #0]
}
 8003d04:	bf00      	nop
 8003d06:	370c      	adds	r7, #12
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0e:	4770      	bx	lr
 8003d10:	e000e010 	.word	0xe000e010

08003d14 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b083      	sub	sp, #12
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003d22:	b2db      	uxtb	r3, r3
 8003d24:	2b02      	cmp	r3, #2
 8003d26:	d004      	beq.n	8003d32 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2280      	movs	r2, #128	; 0x80
 8003d2c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e00c      	b.n	8003d4c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2205      	movs	r2, #5
 8003d36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	681a      	ldr	r2, [r3, #0]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f022 0201 	bic.w	r2, r2, #1
 8003d48:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003d4a:	2300      	movs	r3, #0
}
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	370c      	adds	r7, #12
 8003d50:	46bd      	mov	sp, r7
 8003d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d56:	4770      	bx	lr

08003d58 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b086      	sub	sp, #24
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003d60:	2300      	movs	r3, #0
 8003d62:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003d64:	4b8e      	ldr	r3, [pc, #568]	; (8003fa0 <HAL_DMA_IRQHandler+0x248>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4a8e      	ldr	r2, [pc, #568]	; (8003fa4 <HAL_DMA_IRQHandler+0x24c>)
 8003d6a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d6e:	0a9b      	lsrs	r3, r3, #10
 8003d70:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d76:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003d78:	693b      	ldr	r3, [r7, #16]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d82:	2208      	movs	r2, #8
 8003d84:	409a      	lsls	r2, r3
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	4013      	ands	r3, r2
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d01a      	beq.n	8003dc4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f003 0304 	and.w	r3, r3, #4
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d013      	beq.n	8003dc4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	681a      	ldr	r2, [r3, #0]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f022 0204 	bic.w	r2, r2, #4
 8003daa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003db0:	2208      	movs	r2, #8
 8003db2:	409a      	lsls	r2, r3
 8003db4:	693b      	ldr	r3, [r7, #16]
 8003db6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dbc:	f043 0201 	orr.w	r2, r3, #1
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dc8:	4a77      	ldr	r2, [pc, #476]	; (8003fa8 <HAL_DMA_IRQHandler+0x250>)
 8003dca:	409a      	lsls	r2, r3
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	4013      	ands	r3, r2
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d012      	beq.n	8003dfa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	695b      	ldr	r3, [r3, #20]
 8003dda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d00b      	beq.n	8003dfa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003de6:	4a70      	ldr	r2, [pc, #448]	; (8003fa8 <HAL_DMA_IRQHandler+0x250>)
 8003de8:	409a      	lsls	r2, r3
 8003dea:	693b      	ldr	r3, [r7, #16]
 8003dec:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003df2:	f043 0202 	orr.w	r2, r3, #2
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dfe:	4a6b      	ldr	r2, [pc, #428]	; (8003fac <HAL_DMA_IRQHandler+0x254>)
 8003e00:	409a      	lsls	r2, r3
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	4013      	ands	r3, r2
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d012      	beq.n	8003e30 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f003 0302 	and.w	r3, r3, #2
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d00b      	beq.n	8003e30 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e1c:	4a63      	ldr	r2, [pc, #396]	; (8003fac <HAL_DMA_IRQHandler+0x254>)
 8003e1e:	409a      	lsls	r2, r3
 8003e20:	693b      	ldr	r3, [r7, #16]
 8003e22:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e28:	f043 0204 	orr.w	r2, r3, #4
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e34:	2210      	movs	r2, #16
 8003e36:	409a      	lsls	r2, r3
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	4013      	ands	r3, r2
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d043      	beq.n	8003ec8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f003 0308 	and.w	r3, r3, #8
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d03c      	beq.n	8003ec8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e52:	2210      	movs	r2, #16
 8003e54:	409a      	lsls	r2, r3
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d018      	beq.n	8003e9a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d108      	bne.n	8003e88 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d024      	beq.n	8003ec8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e82:	6878      	ldr	r0, [r7, #4]
 8003e84:	4798      	blx	r3
 8003e86:	e01f      	b.n	8003ec8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d01b      	beq.n	8003ec8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e94:	6878      	ldr	r0, [r7, #4]
 8003e96:	4798      	blx	r3
 8003e98:	e016      	b.n	8003ec8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d107      	bne.n	8003eb8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	681a      	ldr	r2, [r3, #0]
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f022 0208 	bic.w	r2, r2, #8
 8003eb6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d003      	beq.n	8003ec8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ec4:	6878      	ldr	r0, [r7, #4]
 8003ec6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ecc:	2220      	movs	r2, #32
 8003ece:	409a      	lsls	r2, r3
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	4013      	ands	r3, r2
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	f000 8093 	beq.w	8004000 <HAL_DMA_IRQHandler+0x2a8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f003 0310 	and.w	r3, r3, #16
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	f000 808b 	beq.w	8004000 <HAL_DMA_IRQHandler+0x2a8>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003eee:	2220      	movs	r2, #32
 8003ef0:	409a      	lsls	r2, r3
 8003ef2:	693b      	ldr	r3, [r7, #16]
 8003ef4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003efc:	b2db      	uxtb	r3, r3
 8003efe:	2b05      	cmp	r3, #5
 8003f00:	d137      	bne.n	8003f72 <HAL_DMA_IRQHandler+0x21a>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	681a      	ldr	r2, [r3, #0]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f022 0216 	bic.w	r2, r2, #22
 8003f10:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	695a      	ldr	r2, [r3, #20]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003f20:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d103      	bne.n	8003f32 <HAL_DMA_IRQHandler+0x1da>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d007      	beq.n	8003f42 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	681a      	ldr	r2, [r3, #0]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f022 0208 	bic.w	r2, r2, #8
 8003f40:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f46:	223f      	movs	r2, #63	; 0x3f
 8003f48:	409a      	lsls	r2, r3
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2200      	movs	r2, #0
 8003f52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2201      	movs	r2, #1
 8003f5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	f000 8082 	beq.w	800406c <HAL_DMA_IRQHandler+0x314>
        {
          hdma->XferAbortCallback(hdma);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f6c:	6878      	ldr	r0, [r7, #4]
 8003f6e:	4798      	blx	r3
        }
        return;
 8003f70:	e07c      	b.n	800406c <HAL_DMA_IRQHandler+0x314>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d020      	beq.n	8003fc2 <HAL_DMA_IRQHandler+0x26a>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d110      	bne.n	8003fb0 <HAL_DMA_IRQHandler+0x258>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d034      	beq.n	8004000 <HAL_DMA_IRQHandler+0x2a8>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	4798      	blx	r3
 8003f9e:	e02f      	b.n	8004000 <HAL_DMA_IRQHandler+0x2a8>
 8003fa0:	20000014 	.word	0x20000014
 8003fa4:	1b4e81b5 	.word	0x1b4e81b5
 8003fa8:	00800001 	.word	0x00800001
 8003fac:	00800004 	.word	0x00800004
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d023      	beq.n	8004000 <HAL_DMA_IRQHandler+0x2a8>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fbc:	6878      	ldr	r0, [r7, #4]
 8003fbe:	4798      	blx	r3
 8003fc0:	e01e      	b.n	8004000 <HAL_DMA_IRQHandler+0x2a8>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d10f      	bne.n	8003ff0 <HAL_DMA_IRQHandler+0x298>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	681a      	ldr	r2, [r3, #0]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f022 0210 	bic.w	r2, r2, #16
 8003fde:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d003      	beq.n	8004000 <HAL_DMA_IRQHandler+0x2a8>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ffc:	6878      	ldr	r0, [r7, #4]
 8003ffe:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004004:	2b00      	cmp	r3, #0
 8004006:	d032      	beq.n	800406e <HAL_DMA_IRQHandler+0x316>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800400c:	f003 0301 	and.w	r3, r3, #1
 8004010:	2b00      	cmp	r3, #0
 8004012:	d022      	beq.n	800405a <HAL_DMA_IRQHandler+0x302>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2205      	movs	r2, #5
 8004018:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	681a      	ldr	r2, [r3, #0]
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f022 0201 	bic.w	r2, r2, #1
 800402a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	3301      	adds	r3, #1
 8004030:	60bb      	str	r3, [r7, #8]
 8004032:	697a      	ldr	r2, [r7, #20]
 8004034:	429a      	cmp	r2, r3
 8004036:	d307      	bcc.n	8004048 <HAL_DMA_IRQHandler+0x2f0>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f003 0301 	and.w	r3, r3, #1
 8004042:	2b00      	cmp	r3, #0
 8004044:	d1f2      	bne.n	800402c <HAL_DMA_IRQHandler+0x2d4>
 8004046:	e000      	b.n	800404a <HAL_DMA_IRQHandler+0x2f2>
          break;
 8004048:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2200      	movs	r2, #0
 800404e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2201      	movs	r2, #1
 8004056:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800405e:	2b00      	cmp	r3, #0
 8004060:	d005      	beq.n	800406e <HAL_DMA_IRQHandler+0x316>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	4798      	blx	r3
 800406a:	e000      	b.n	800406e <HAL_DMA_IRQHandler+0x316>
        return;
 800406c:	bf00      	nop
    }
  }
}
 800406e:	3718      	adds	r7, #24
 8004070:	46bd      	mov	sp, r7
 8004072:	bd80      	pop	{r7, pc}

08004074 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004074:	b480      	push	{r7}
 8004076:	b089      	sub	sp, #36	; 0x24
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
 800407c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800407e:	2300      	movs	r3, #0
 8004080:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004082:	2300      	movs	r3, #0
 8004084:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004086:	2300      	movs	r3, #0
 8004088:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800408a:	2300      	movs	r3, #0
 800408c:	61fb      	str	r3, [r7, #28]
 800408e:	e177      	b.n	8004380 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004090:	2201      	movs	r2, #1
 8004092:	69fb      	ldr	r3, [r7, #28]
 8004094:	fa02 f303 	lsl.w	r3, r2, r3
 8004098:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	697a      	ldr	r2, [r7, #20]
 80040a0:	4013      	ands	r3, r2
 80040a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80040a4:	693a      	ldr	r2, [r7, #16]
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	429a      	cmp	r2, r3
 80040aa:	f040 8166 	bne.w	800437a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	2b02      	cmp	r3, #2
 80040b4:	d003      	beq.n	80040be <HAL_GPIO_Init+0x4a>
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	2b12      	cmp	r3, #18
 80040bc:	d123      	bne.n	8004106 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80040be:	69fb      	ldr	r3, [r7, #28]
 80040c0:	08da      	lsrs	r2, r3, #3
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	3208      	adds	r2, #8
 80040c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80040cc:	69fb      	ldr	r3, [r7, #28]
 80040ce:	f003 0307 	and.w	r3, r3, #7
 80040d2:	009b      	lsls	r3, r3, #2
 80040d4:	220f      	movs	r2, #15
 80040d6:	fa02 f303 	lsl.w	r3, r2, r3
 80040da:	43db      	mvns	r3, r3
 80040dc:	69ba      	ldr	r2, [r7, #24]
 80040de:	4013      	ands	r3, r2
 80040e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	691a      	ldr	r2, [r3, #16]
 80040e6:	69fb      	ldr	r3, [r7, #28]
 80040e8:	f003 0307 	and.w	r3, r3, #7
 80040ec:	009b      	lsls	r3, r3, #2
 80040ee:	fa02 f303 	lsl.w	r3, r2, r3
 80040f2:	69ba      	ldr	r2, [r7, #24]
 80040f4:	4313      	orrs	r3, r2
 80040f6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80040f8:	69fb      	ldr	r3, [r7, #28]
 80040fa:	08da      	lsrs	r2, r3, #3
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	3208      	adds	r2, #8
 8004100:	69b9      	ldr	r1, [r7, #24]
 8004102:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800410c:	69fb      	ldr	r3, [r7, #28]
 800410e:	005b      	lsls	r3, r3, #1
 8004110:	2203      	movs	r2, #3
 8004112:	fa02 f303 	lsl.w	r3, r2, r3
 8004116:	43db      	mvns	r3, r3
 8004118:	69ba      	ldr	r2, [r7, #24]
 800411a:	4013      	ands	r3, r2
 800411c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	f003 0203 	and.w	r2, r3, #3
 8004126:	69fb      	ldr	r3, [r7, #28]
 8004128:	005b      	lsls	r3, r3, #1
 800412a:	fa02 f303 	lsl.w	r3, r2, r3
 800412e:	69ba      	ldr	r2, [r7, #24]
 8004130:	4313      	orrs	r3, r2
 8004132:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	69ba      	ldr	r2, [r7, #24]
 8004138:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	2b01      	cmp	r3, #1
 8004140:	d00b      	beq.n	800415a <HAL_GPIO_Init+0xe6>
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	2b02      	cmp	r3, #2
 8004148:	d007      	beq.n	800415a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800414e:	2b11      	cmp	r3, #17
 8004150:	d003      	beq.n	800415a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	2b12      	cmp	r3, #18
 8004158:	d130      	bne.n	80041bc <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	689b      	ldr	r3, [r3, #8]
 800415e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004160:	69fb      	ldr	r3, [r7, #28]
 8004162:	005b      	lsls	r3, r3, #1
 8004164:	2203      	movs	r2, #3
 8004166:	fa02 f303 	lsl.w	r3, r2, r3
 800416a:	43db      	mvns	r3, r3
 800416c:	69ba      	ldr	r2, [r7, #24]
 800416e:	4013      	ands	r3, r2
 8004170:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	68da      	ldr	r2, [r3, #12]
 8004176:	69fb      	ldr	r3, [r7, #28]
 8004178:	005b      	lsls	r3, r3, #1
 800417a:	fa02 f303 	lsl.w	r3, r2, r3
 800417e:	69ba      	ldr	r2, [r7, #24]
 8004180:	4313      	orrs	r3, r2
 8004182:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	69ba      	ldr	r2, [r7, #24]
 8004188:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004190:	2201      	movs	r2, #1
 8004192:	69fb      	ldr	r3, [r7, #28]
 8004194:	fa02 f303 	lsl.w	r3, r2, r3
 8004198:	43db      	mvns	r3, r3
 800419a:	69ba      	ldr	r2, [r7, #24]
 800419c:	4013      	ands	r3, r2
 800419e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	091b      	lsrs	r3, r3, #4
 80041a6:	f003 0201 	and.w	r2, r3, #1
 80041aa:	69fb      	ldr	r3, [r7, #28]
 80041ac:	fa02 f303 	lsl.w	r3, r2, r3
 80041b0:	69ba      	ldr	r2, [r7, #24]
 80041b2:	4313      	orrs	r3, r2
 80041b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	69ba      	ldr	r2, [r7, #24]
 80041ba:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	68db      	ldr	r3, [r3, #12]
 80041c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80041c2:	69fb      	ldr	r3, [r7, #28]
 80041c4:	005b      	lsls	r3, r3, #1
 80041c6:	2203      	movs	r2, #3
 80041c8:	fa02 f303 	lsl.w	r3, r2, r3
 80041cc:	43db      	mvns	r3, r3
 80041ce:	69ba      	ldr	r2, [r7, #24]
 80041d0:	4013      	ands	r3, r2
 80041d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	689a      	ldr	r2, [r3, #8]
 80041d8:	69fb      	ldr	r3, [r7, #28]
 80041da:	005b      	lsls	r3, r3, #1
 80041dc:	fa02 f303 	lsl.w	r3, r2, r3
 80041e0:	69ba      	ldr	r2, [r7, #24]
 80041e2:	4313      	orrs	r3, r2
 80041e4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	69ba      	ldr	r2, [r7, #24]
 80041ea:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	f000 80c0 	beq.w	800437a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80041fa:	2300      	movs	r3, #0
 80041fc:	60fb      	str	r3, [r7, #12]
 80041fe:	4b66      	ldr	r3, [pc, #408]	; (8004398 <HAL_GPIO_Init+0x324>)
 8004200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004202:	4a65      	ldr	r2, [pc, #404]	; (8004398 <HAL_GPIO_Init+0x324>)
 8004204:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004208:	6453      	str	r3, [r2, #68]	; 0x44
 800420a:	4b63      	ldr	r3, [pc, #396]	; (8004398 <HAL_GPIO_Init+0x324>)
 800420c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800420e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004212:	60fb      	str	r3, [r7, #12]
 8004214:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004216:	4a61      	ldr	r2, [pc, #388]	; (800439c <HAL_GPIO_Init+0x328>)
 8004218:	69fb      	ldr	r3, [r7, #28]
 800421a:	089b      	lsrs	r3, r3, #2
 800421c:	3302      	adds	r3, #2
 800421e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004222:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004224:	69fb      	ldr	r3, [r7, #28]
 8004226:	f003 0303 	and.w	r3, r3, #3
 800422a:	009b      	lsls	r3, r3, #2
 800422c:	220f      	movs	r2, #15
 800422e:	fa02 f303 	lsl.w	r3, r2, r3
 8004232:	43db      	mvns	r3, r3
 8004234:	69ba      	ldr	r2, [r7, #24]
 8004236:	4013      	ands	r3, r2
 8004238:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	4a58      	ldr	r2, [pc, #352]	; (80043a0 <HAL_GPIO_Init+0x32c>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d037      	beq.n	80042b2 <HAL_GPIO_Init+0x23e>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	4a57      	ldr	r2, [pc, #348]	; (80043a4 <HAL_GPIO_Init+0x330>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d031      	beq.n	80042ae <HAL_GPIO_Init+0x23a>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	4a56      	ldr	r2, [pc, #344]	; (80043a8 <HAL_GPIO_Init+0x334>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d02b      	beq.n	80042aa <HAL_GPIO_Init+0x236>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	4a55      	ldr	r2, [pc, #340]	; (80043ac <HAL_GPIO_Init+0x338>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d025      	beq.n	80042a6 <HAL_GPIO_Init+0x232>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	4a54      	ldr	r2, [pc, #336]	; (80043b0 <HAL_GPIO_Init+0x33c>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d01f      	beq.n	80042a2 <HAL_GPIO_Init+0x22e>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	4a53      	ldr	r2, [pc, #332]	; (80043b4 <HAL_GPIO_Init+0x340>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d019      	beq.n	800429e <HAL_GPIO_Init+0x22a>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	4a52      	ldr	r2, [pc, #328]	; (80043b8 <HAL_GPIO_Init+0x344>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d013      	beq.n	800429a <HAL_GPIO_Init+0x226>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	4a51      	ldr	r2, [pc, #324]	; (80043bc <HAL_GPIO_Init+0x348>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d00d      	beq.n	8004296 <HAL_GPIO_Init+0x222>
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	4a50      	ldr	r2, [pc, #320]	; (80043c0 <HAL_GPIO_Init+0x34c>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d007      	beq.n	8004292 <HAL_GPIO_Init+0x21e>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	4a4f      	ldr	r2, [pc, #316]	; (80043c4 <HAL_GPIO_Init+0x350>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d101      	bne.n	800428e <HAL_GPIO_Init+0x21a>
 800428a:	2309      	movs	r3, #9
 800428c:	e012      	b.n	80042b4 <HAL_GPIO_Init+0x240>
 800428e:	230a      	movs	r3, #10
 8004290:	e010      	b.n	80042b4 <HAL_GPIO_Init+0x240>
 8004292:	2308      	movs	r3, #8
 8004294:	e00e      	b.n	80042b4 <HAL_GPIO_Init+0x240>
 8004296:	2307      	movs	r3, #7
 8004298:	e00c      	b.n	80042b4 <HAL_GPIO_Init+0x240>
 800429a:	2306      	movs	r3, #6
 800429c:	e00a      	b.n	80042b4 <HAL_GPIO_Init+0x240>
 800429e:	2305      	movs	r3, #5
 80042a0:	e008      	b.n	80042b4 <HAL_GPIO_Init+0x240>
 80042a2:	2304      	movs	r3, #4
 80042a4:	e006      	b.n	80042b4 <HAL_GPIO_Init+0x240>
 80042a6:	2303      	movs	r3, #3
 80042a8:	e004      	b.n	80042b4 <HAL_GPIO_Init+0x240>
 80042aa:	2302      	movs	r3, #2
 80042ac:	e002      	b.n	80042b4 <HAL_GPIO_Init+0x240>
 80042ae:	2301      	movs	r3, #1
 80042b0:	e000      	b.n	80042b4 <HAL_GPIO_Init+0x240>
 80042b2:	2300      	movs	r3, #0
 80042b4:	69fa      	ldr	r2, [r7, #28]
 80042b6:	f002 0203 	and.w	r2, r2, #3
 80042ba:	0092      	lsls	r2, r2, #2
 80042bc:	4093      	lsls	r3, r2
 80042be:	69ba      	ldr	r2, [r7, #24]
 80042c0:	4313      	orrs	r3, r2
 80042c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80042c4:	4935      	ldr	r1, [pc, #212]	; (800439c <HAL_GPIO_Init+0x328>)
 80042c6:	69fb      	ldr	r3, [r7, #28]
 80042c8:	089b      	lsrs	r3, r3, #2
 80042ca:	3302      	adds	r3, #2
 80042cc:	69ba      	ldr	r2, [r7, #24]
 80042ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80042d2:	4b3d      	ldr	r3, [pc, #244]	; (80043c8 <HAL_GPIO_Init+0x354>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80042d8:	693b      	ldr	r3, [r7, #16]
 80042da:	43db      	mvns	r3, r3
 80042dc:	69ba      	ldr	r2, [r7, #24]
 80042de:	4013      	ands	r3, r2
 80042e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d003      	beq.n	80042f6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80042ee:	69ba      	ldr	r2, [r7, #24]
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	4313      	orrs	r3, r2
 80042f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80042f6:	4a34      	ldr	r2, [pc, #208]	; (80043c8 <HAL_GPIO_Init+0x354>)
 80042f8:	69bb      	ldr	r3, [r7, #24]
 80042fa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80042fc:	4b32      	ldr	r3, [pc, #200]	; (80043c8 <HAL_GPIO_Init+0x354>)
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004302:	693b      	ldr	r3, [r7, #16]
 8004304:	43db      	mvns	r3, r3
 8004306:	69ba      	ldr	r2, [r7, #24]
 8004308:	4013      	ands	r3, r2
 800430a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	685b      	ldr	r3, [r3, #4]
 8004310:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004314:	2b00      	cmp	r3, #0
 8004316:	d003      	beq.n	8004320 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004318:	69ba      	ldr	r2, [r7, #24]
 800431a:	693b      	ldr	r3, [r7, #16]
 800431c:	4313      	orrs	r3, r2
 800431e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004320:	4a29      	ldr	r2, [pc, #164]	; (80043c8 <HAL_GPIO_Init+0x354>)
 8004322:	69bb      	ldr	r3, [r7, #24]
 8004324:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004326:	4b28      	ldr	r3, [pc, #160]	; (80043c8 <HAL_GPIO_Init+0x354>)
 8004328:	689b      	ldr	r3, [r3, #8]
 800432a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	43db      	mvns	r3, r3
 8004330:	69ba      	ldr	r2, [r7, #24]
 8004332:	4013      	ands	r3, r2
 8004334:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800433e:	2b00      	cmp	r3, #0
 8004340:	d003      	beq.n	800434a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004342:	69ba      	ldr	r2, [r7, #24]
 8004344:	693b      	ldr	r3, [r7, #16]
 8004346:	4313      	orrs	r3, r2
 8004348:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800434a:	4a1f      	ldr	r2, [pc, #124]	; (80043c8 <HAL_GPIO_Init+0x354>)
 800434c:	69bb      	ldr	r3, [r7, #24]
 800434e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004350:	4b1d      	ldr	r3, [pc, #116]	; (80043c8 <HAL_GPIO_Init+0x354>)
 8004352:	68db      	ldr	r3, [r3, #12]
 8004354:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	43db      	mvns	r3, r3
 800435a:	69ba      	ldr	r2, [r7, #24]
 800435c:	4013      	ands	r3, r2
 800435e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004368:	2b00      	cmp	r3, #0
 800436a:	d003      	beq.n	8004374 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800436c:	69ba      	ldr	r2, [r7, #24]
 800436e:	693b      	ldr	r3, [r7, #16]
 8004370:	4313      	orrs	r3, r2
 8004372:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004374:	4a14      	ldr	r2, [pc, #80]	; (80043c8 <HAL_GPIO_Init+0x354>)
 8004376:	69bb      	ldr	r3, [r7, #24]
 8004378:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800437a:	69fb      	ldr	r3, [r7, #28]
 800437c:	3301      	adds	r3, #1
 800437e:	61fb      	str	r3, [r7, #28]
 8004380:	69fb      	ldr	r3, [r7, #28]
 8004382:	2b0f      	cmp	r3, #15
 8004384:	f67f ae84 	bls.w	8004090 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004388:	bf00      	nop
 800438a:	bf00      	nop
 800438c:	3724      	adds	r7, #36	; 0x24
 800438e:	46bd      	mov	sp, r7
 8004390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004394:	4770      	bx	lr
 8004396:	bf00      	nop
 8004398:	40023800 	.word	0x40023800
 800439c:	40013800 	.word	0x40013800
 80043a0:	40020000 	.word	0x40020000
 80043a4:	40020400 	.word	0x40020400
 80043a8:	40020800 	.word	0x40020800
 80043ac:	40020c00 	.word	0x40020c00
 80043b0:	40021000 	.word	0x40021000
 80043b4:	40021400 	.word	0x40021400
 80043b8:	40021800 	.word	0x40021800
 80043bc:	40021c00 	.word	0x40021c00
 80043c0:	40022000 	.word	0x40022000
 80043c4:	40022400 	.word	0x40022400
 80043c8:	40013c00 	.word	0x40013c00

080043cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80043cc:	b480      	push	{r7}
 80043ce:	b083      	sub	sp, #12
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
 80043d4:	460b      	mov	r3, r1
 80043d6:	807b      	strh	r3, [r7, #2]
 80043d8:	4613      	mov	r3, r2
 80043da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80043dc:	787b      	ldrb	r3, [r7, #1]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d003      	beq.n	80043ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80043e2:	887a      	ldrh	r2, [r7, #2]
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80043e8:	e003      	b.n	80043f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80043ea:	887b      	ldrh	r3, [r7, #2]
 80043ec:	041a      	lsls	r2, r3, #16
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	619a      	str	r2, [r3, #24]
}
 80043f2:	bf00      	nop
 80043f4:	370c      	adds	r7, #12
 80043f6:	46bd      	mov	sp, r7
 80043f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fc:	4770      	bx	lr
	...

08004400 <HAL_I2C_Init>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b084      	sub	sp, #16
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 8004408:	2300      	movs	r3, #0
 800440a:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 800440c:	2300      	movs	r3, #0
 800440e:	60bb      	str	r3, [r7, #8]

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d101      	bne.n	800441a <HAL_I2C_Init+0x1a>
  {
    return HAL_ERROR;
 8004416:	2301      	movs	r3, #1
 8004418:	e0c9      	b.n	80045ae <HAL_I2C_Init+0x1ae>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004420:	b2db      	uxtb	r3, r3
 8004422:	2b00      	cmp	r3, #0
 8004424:	d106      	bne.n	8004434 <HAL_I2C_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2200      	movs	r2, #0
 800442a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800442e:	6878      	ldr	r0, [r7, #4]
 8004430:	f005 fcf0 	bl	8009e14 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2224      	movs	r2, #36	; 0x24
 8004438:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	681a      	ldr	r2, [r3, #0]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f022 0201 	bic.w	r2, r2, #1
 800444a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800444c:	f001 fae6 	bl	8005a1c <HAL_RCC_GetPCLK1Freq>
 8004450:	60b8      	str	r0, [r7, #8]

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004452:	68bb      	ldr	r3, [r7, #8]
 8004454:	4a58      	ldr	r2, [pc, #352]	; (80045b8 <HAL_I2C_Init+0x1b8>)
 8004456:	fba2 2303 	umull	r2, r3, r2, r3
 800445a:	0c9b      	lsrs	r3, r3, #18
 800445c:	60fb      	str	r3, [r7, #12]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	68fa      	ldr	r2, [r7, #12]
 8004464:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	4a54      	ldr	r2, [pc, #336]	; (80045bc <HAL_I2C_Init+0x1bc>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d802      	bhi.n	8004476 <HAL_I2C_Init+0x76>
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	3301      	adds	r3, #1
 8004474:	e009      	b.n	800448a <HAL_I2C_Init+0x8a>
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800447c:	fb02 f303 	mul.w	r3, r2, r3
 8004480:	4a4f      	ldr	r2, [pc, #316]	; (80045c0 <HAL_I2C_Init+0x1c0>)
 8004482:	fba2 2303 	umull	r2, r3, r2, r3
 8004486:	099b      	lsrs	r3, r3, #6
 8004488:	3301      	adds	r3, #1
 800448a:	687a      	ldr	r2, [r7, #4]
 800448c:	6812      	ldr	r2, [r2, #0]
 800448e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	4a49      	ldr	r2, [pc, #292]	; (80045bc <HAL_I2C_Init+0x1bc>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d813      	bhi.n	80044c2 <HAL_I2C_Init+0xc2>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	685b      	ldr	r3, [r3, #4]
 800449e:	005b      	lsls	r3, r3, #1
 80044a0:	68ba      	ldr	r2, [r7, #8]
 80044a2:	fbb2 f2f3 	udiv	r2, r2, r3
 80044a6:	f640 73fc 	movw	r3, #4092	; 0xffc
 80044aa:	4013      	ands	r3, r2
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d006      	beq.n	80044be <HAL_I2C_Init+0xbe>
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	005b      	lsls	r3, r3, #1
 80044b6:	68ba      	ldr	r2, [r7, #8]
 80044b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80044bc:	e045      	b.n	800454a <HAL_I2C_Init+0x14a>
 80044be:	2304      	movs	r3, #4
 80044c0:	e043      	b.n	800454a <HAL_I2C_Init+0x14a>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	689b      	ldr	r3, [r3, #8]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d10f      	bne.n	80044ea <HAL_I2C_Init+0xea>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	685a      	ldr	r2, [r3, #4]
 80044ce:	4613      	mov	r3, r2
 80044d0:	005b      	lsls	r3, r3, #1
 80044d2:	4413      	add	r3, r2
 80044d4:	68ba      	ldr	r2, [r7, #8]
 80044d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80044da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044de:	2b00      	cmp	r3, #0
 80044e0:	bf0c      	ite	eq
 80044e2:	2301      	moveq	r3, #1
 80044e4:	2300      	movne	r3, #0
 80044e6:	b2db      	uxtb	r3, r3
 80044e8:	e010      	b.n	800450c <HAL_I2C_Init+0x10c>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	685a      	ldr	r2, [r3, #4]
 80044ee:	4613      	mov	r3, r2
 80044f0:	009b      	lsls	r3, r3, #2
 80044f2:	4413      	add	r3, r2
 80044f4:	009a      	lsls	r2, r3, #2
 80044f6:	4413      	add	r3, r2
 80044f8:	68ba      	ldr	r2, [r7, #8]
 80044fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80044fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004502:	2b00      	cmp	r3, #0
 8004504:	bf0c      	ite	eq
 8004506:	2301      	moveq	r3, #1
 8004508:	2300      	movne	r3, #0
 800450a:	b2db      	uxtb	r3, r3
 800450c:	2b00      	cmp	r3, #0
 800450e:	d001      	beq.n	8004514 <HAL_I2C_Init+0x114>
 8004510:	2301      	movs	r3, #1
 8004512:	e01a      	b.n	800454a <HAL_I2C_Init+0x14a>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	689b      	ldr	r3, [r3, #8]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d10a      	bne.n	8004532 <HAL_I2C_Init+0x132>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	685a      	ldr	r2, [r3, #4]
 8004520:	4613      	mov	r3, r2
 8004522:	005b      	lsls	r3, r3, #1
 8004524:	4413      	add	r3, r2
 8004526:	68ba      	ldr	r2, [r7, #8]
 8004528:	fbb2 f3f3 	udiv	r3, r2, r3
 800452c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004530:	e00b      	b.n	800454a <HAL_I2C_Init+0x14a>
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	685a      	ldr	r2, [r3, #4]
 8004536:	4613      	mov	r3, r2
 8004538:	009b      	lsls	r3, r3, #2
 800453a:	4413      	add	r3, r2
 800453c:	009a      	lsls	r2, r3, #2
 800453e:	4413      	add	r3, r2
 8004540:	68ba      	ldr	r2, [r7, #8]
 8004542:	fbb2 f3f3 	udiv	r3, r2, r3
 8004546:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800454a:	687a      	ldr	r2, [r7, #4]
 800454c:	6812      	ldr	r2, [r2, #0]
 800454e:	61d3      	str	r3, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	69d9      	ldr	r1, [r3, #28]
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6a1a      	ldr	r2, [r3, #32]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	430a      	orrs	r2, r1
 800455e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6919      	ldr	r1, [r3, #16]
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	68da      	ldr	r2, [r3, #12]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	430a      	orrs	r2, r1
 800456e:	609a      	str	r2, [r3, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6959      	ldr	r1, [r3, #20]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	699a      	ldr	r2, [r3, #24]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	430a      	orrs	r2, r1
 800457e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	681a      	ldr	r2, [r3, #0]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f042 0201 	orr.w	r2, r2, #1
 800458e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2200      	movs	r2, #0
 8004594:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2220      	movs	r2, #32
 800459a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2200      	movs	r2, #0
 80045a2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2200      	movs	r2, #0
 80045a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80045ac:	2300      	movs	r3, #0
}
 80045ae:	4618      	mov	r0, r3
 80045b0:	3710      	adds	r7, #16
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bd80      	pop	{r7, pc}
 80045b6:	bf00      	nop
 80045b8:	431bde83 	.word	0x431bde83
 80045bc:	000186a0 	.word	0x000186a0
 80045c0:	10624dd3 	.word	0x10624dd3

080045c4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b088      	sub	sp, #32
 80045c8:	af02      	add	r7, sp, #8
 80045ca:	60f8      	str	r0, [r7, #12]
 80045cc:	607a      	str	r2, [r7, #4]
 80045ce:	461a      	mov	r2, r3
 80045d0:	460b      	mov	r3, r1
 80045d2:	817b      	strh	r3, [r7, #10]
 80045d4:	4613      	mov	r3, r2
 80045d6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0x00U;
 80045d8:	2300      	movs	r3, #0
 80045da:	617b      	str	r3, [r7, #20]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80045dc:	f7ff fa46 	bl	8003a6c <HAL_GetTick>
 80045e0:	6178      	str	r0, [r7, #20]

  if(hi2c->State == HAL_I2C_STATE_READY)
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045e8:	b2db      	uxtb	r3, r3
 80045ea:	2b20      	cmp	r3, #32
 80045ec:	f040 80ee 	bne.w	80047cc <HAL_I2C_Master_Transmit+0x208>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80045f0:	697b      	ldr	r3, [r7, #20]
 80045f2:	9300      	str	r3, [sp, #0]
 80045f4:	2319      	movs	r3, #25
 80045f6:	2201      	movs	r2, #1
 80045f8:	4977      	ldr	r1, [pc, #476]	; (80047d8 <HAL_I2C_Master_Transmit+0x214>)
 80045fa:	68f8      	ldr	r0, [r7, #12]
 80045fc:	f000 fc6c 	bl	8004ed8 <I2C_WaitOnFlagUntilTimeout>
 8004600:	4603      	mov	r3, r0
 8004602:	2b00      	cmp	r3, #0
 8004604:	d001      	beq.n	800460a <HAL_I2C_Master_Transmit+0x46>
    {
      return HAL_BUSY;
 8004606:	2302      	movs	r3, #2
 8004608:	e0e1      	b.n	80047ce <HAL_I2C_Master_Transmit+0x20a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004610:	2b01      	cmp	r3, #1
 8004612:	d101      	bne.n	8004618 <HAL_I2C_Master_Transmit+0x54>
 8004614:	2302      	movs	r3, #2
 8004616:	e0da      	b.n	80047ce <HAL_I2C_Master_Transmit+0x20a>
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	2201      	movs	r2, #1
 800461c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f003 0301 	and.w	r3, r3, #1
 800462a:	2b01      	cmp	r3, #1
 800462c:	d007      	beq.n	800463e <HAL_I2C_Master_Transmit+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	681a      	ldr	r2, [r3, #0]
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f042 0201 	orr.w	r2, r2, #1
 800463c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	681a      	ldr	r2, [r3, #0]
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800464c:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	2221      	movs	r2, #33	; 0x21
 8004652:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	2210      	movs	r2, #16
 800465a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2200      	movs	r2, #0
 8004662:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	687a      	ldr	r2, [r7, #4]
 8004668:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	893a      	ldrh	r2, [r7, #8]
 800466e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	4a5a      	ldr	r2, [pc, #360]	; (80047dc <HAL_I2C_Master_Transmit+0x218>)
 8004674:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800467a:	b29a      	uxth	r2, r3
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	851a      	strh	r2, [r3, #40]	; 0x28

    /* Send Slave Address */
    if(I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004680:	8979      	ldrh	r1, [r7, #10]
 8004682:	697b      	ldr	r3, [r7, #20]
 8004684:	6a3a      	ldr	r2, [r7, #32]
 8004686:	68f8      	ldr	r0, [r7, #12]
 8004688:	f000 fadc 	bl	8004c44 <I2C_MasterRequestWrite>
 800468c:	4603      	mov	r3, r0
 800468e:	2b00      	cmp	r3, #0
 8004690:	d00f      	beq.n	80046b2 <HAL_I2C_Master_Transmit+0xee>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004696:	2b04      	cmp	r3, #4
 8004698:	d105      	bne.n	80046a6 <HAL_I2C_Master_Transmit+0xe2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	2200      	movs	r2, #0
 800469e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 80046a2:	2301      	movs	r3, #1
 80046a4:	e093      	b.n	80047ce <HAL_I2C_Master_Transmit+0x20a>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	2200      	movs	r2, #0
 80046aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 80046ae:	2303      	movs	r3, #3
 80046b0:	e08d      	b.n	80047ce <HAL_I2C_Master_Transmit+0x20a>
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046b2:	2300      	movs	r3, #0
 80046b4:	613b      	str	r3, [r7, #16]
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	695b      	ldr	r3, [r3, #20]
 80046bc:	613b      	str	r3, [r7, #16]
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	699b      	ldr	r3, [r3, #24]
 80046c4:	613b      	str	r3, [r7, #16]
 80046c6:	693b      	ldr	r3, [r7, #16]

    while(hi2c->XferSize > 0U)
 80046c8:	e066      	b.n	8004798 <HAL_I2C_Master_Transmit+0x1d4>
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046ca:	697a      	ldr	r2, [r7, #20]
 80046cc:	6a39      	ldr	r1, [r7, #32]
 80046ce:	68f8      	ldr	r0, [r7, #12]
 80046d0:	f000 fcc1 	bl	8005056 <I2C_WaitOnTXEFlagUntilTimeout>
 80046d4:	4603      	mov	r3, r0
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d00f      	beq.n	80046fa <HAL_I2C_Master_Transmit+0x136>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046de:	2b04      	cmp	r3, #4
 80046e0:	d109      	bne.n	80046f6 <HAL_I2C_Master_Transmit+0x132>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	681a      	ldr	r2, [r3, #0]
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046f0:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 80046f2:	2301      	movs	r3, #1
 80046f4:	e06b      	b.n	80047ce <HAL_I2C_Master_Transmit+0x20a>
        }
        else
        {
          return HAL_TIMEOUT;
 80046f6:	2303      	movs	r3, #3
 80046f8:	e069      	b.n	80047ce <HAL_I2C_Master_Transmit+0x20a>
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046fe:	1c59      	adds	r1, r3, #1
 8004700:	68fa      	ldr	r2, [r7, #12]
 8004702:	6251      	str	r1, [r2, #36]	; 0x24
 8004704:	781a      	ldrb	r2, [r3, #0]
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	611a      	str	r2, [r3, #16]
      hi2c->XferCount--;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004710:	b29b      	uxth	r3, r3
 8004712:	3b01      	subs	r3, #1
 8004714:	b29a      	uxth	r2, r3
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800471e:	3b01      	subs	r3, #1
 8004720:	b29a      	uxth	r2, r3
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	851a      	strh	r2, [r3, #40]	; 0x28

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	695b      	ldr	r3, [r3, #20]
 800472c:	f003 0304 	and.w	r3, r3, #4
 8004730:	2b04      	cmp	r3, #4
 8004732:	d119      	bne.n	8004768 <HAL_I2C_Master_Transmit+0x1a4>
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004738:	2b00      	cmp	r3, #0
 800473a:	d015      	beq.n	8004768 <HAL_I2C_Master_Transmit+0x1a4>
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004740:	1c59      	adds	r1, r3, #1
 8004742:	68fa      	ldr	r2, [r7, #12]
 8004744:	6251      	str	r1, [r2, #36]	; 0x24
 8004746:	781a      	ldrb	r2, [r3, #0]
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	611a      	str	r2, [r3, #16]
        hi2c->XferCount--;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004752:	b29b      	uxth	r3, r3
 8004754:	3b01      	subs	r3, #1
 8004756:	b29a      	uxth	r2, r3
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004760:	3b01      	subs	r3, #1
 8004762:	b29a      	uxth	r2, r3
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	851a      	strh	r2, [r3, #40]	; 0x28
      }
      
      /* Wait until BTF flag is set */
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004768:	697a      	ldr	r2, [r7, #20]
 800476a:	6a39      	ldr	r1, [r7, #32]
 800476c:	68f8      	ldr	r0, [r7, #12]
 800476e:	f000 fcaf 	bl	80050d0 <I2C_WaitOnBTFFlagUntilTimeout>
 8004772:	4603      	mov	r3, r0
 8004774:	2b00      	cmp	r3, #0
 8004776:	d00f      	beq.n	8004798 <HAL_I2C_Master_Transmit+0x1d4>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800477c:	2b04      	cmp	r3, #4
 800477e:	d109      	bne.n	8004794 <HAL_I2C_Master_Transmit+0x1d0>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	681a      	ldr	r2, [r3, #0]
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800478e:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 8004790:	2301      	movs	r3, #1
 8004792:	e01c      	b.n	80047ce <HAL_I2C_Master_Transmit+0x20a>
        }
        else
        {
          return HAL_TIMEOUT;
 8004794:	2303      	movs	r3, #3
 8004796:	e01a      	b.n	80047ce <HAL_I2C_Master_Transmit+0x20a>
    while(hi2c->XferSize > 0U)
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800479c:	2b00      	cmp	r3, #0
 800479e:	d194      	bne.n	80046ca <HAL_I2C_Master_Transmit+0x106>
        }
      }
    }

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80047ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	2220      	movs	r2, #32
 80047b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	2200      	movs	r2, #0
 80047bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	2200      	movs	r2, #0
 80047c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80047c8:	2300      	movs	r3, #0
 80047ca:	e000      	b.n	80047ce <HAL_I2C_Master_Transmit+0x20a>
  }
  else
  {
    return HAL_BUSY;
 80047cc:	2302      	movs	r3, #2
  }
}
 80047ce:	4618      	mov	r0, r3
 80047d0:	3718      	adds	r7, #24
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}
 80047d6:	bf00      	nop
 80047d8:	00100002 	.word	0x00100002
 80047dc:	ffff0000 	.word	0xffff0000

080047e0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b08c      	sub	sp, #48	; 0x30
 80047e4:	af02      	add	r7, sp, #8
 80047e6:	60f8      	str	r0, [r7, #12]
 80047e8:	607a      	str	r2, [r7, #4]
 80047ea:	461a      	mov	r2, r3
 80047ec:	460b      	mov	r3, r1
 80047ee:	817b      	strh	r3, [r7, #10]
 80047f0:	4613      	mov	r3, r2
 80047f2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0x00U;
 80047f4:	2300      	movs	r3, #0
 80047f6:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80047f8:	f7ff f938 	bl	8003a6c <HAL_GetTick>
 80047fc:	6278      	str	r0, [r7, #36]	; 0x24

  if(hi2c->State == HAL_I2C_STATE_READY)
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004804:	b2db      	uxtb	r3, r3
 8004806:	2b20      	cmp	r3, #32
 8004808:	f040 8215 	bne.w	8004c36 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800480c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800480e:	9300      	str	r3, [sp, #0]
 8004810:	2319      	movs	r3, #25
 8004812:	2201      	movs	r2, #1
 8004814:	4985      	ldr	r1, [pc, #532]	; (8004a2c <HAL_I2C_Master_Receive+0x24c>)
 8004816:	68f8      	ldr	r0, [r7, #12]
 8004818:	f000 fb5e 	bl	8004ed8 <I2C_WaitOnFlagUntilTimeout>
 800481c:	4603      	mov	r3, r0
 800481e:	2b00      	cmp	r3, #0
 8004820:	d001      	beq.n	8004826 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8004822:	2302      	movs	r3, #2
 8004824:	e208      	b.n	8004c38 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800482c:	2b01      	cmp	r3, #1
 800482e:	d101      	bne.n	8004834 <HAL_I2C_Master_Receive+0x54>
 8004830:	2302      	movs	r3, #2
 8004832:	e201      	b.n	8004c38 <HAL_I2C_Master_Receive+0x458>
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	2201      	movs	r2, #1
 8004838:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f003 0301 	and.w	r3, r3, #1
 8004846:	2b01      	cmp	r3, #1
 8004848:	d007      	beq.n	800485a <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	681a      	ldr	r2, [r3, #0]
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f042 0201 	orr.w	r2, r2, #1
 8004858:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	681a      	ldr	r2, [r3, #0]
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004868:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	2222      	movs	r2, #34	; 0x22
 800486e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	2210      	movs	r2, #16
 8004876:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	2200      	movs	r2, #0
 800487e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	687a      	ldr	r2, [r7, #4]
 8004884:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	893a      	ldrh	r2, [r7, #8]
 800488a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	4a68      	ldr	r2, [pc, #416]	; (8004a30 <HAL_I2C_Master_Receive+0x250>)
 8004890:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004896:	b29a      	uxth	r2, r3
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	851a      	strh	r2, [r3, #40]	; 0x28

    /* Send Slave Address */
    if(I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800489c:	8979      	ldrh	r1, [r7, #10]
 800489e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80048a2:	68f8      	ldr	r0, [r7, #12]
 80048a4:	f000 fa50 	bl	8004d48 <I2C_MasterRequestRead>
 80048a8:	4603      	mov	r3, r0
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d00f      	beq.n	80048ce <HAL_I2C_Master_Receive+0xee>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048b2:	2b04      	cmp	r3, #4
 80048b4:	d105      	bne.n	80048c2 <HAL_I2C_Master_Receive+0xe2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	2200      	movs	r2, #0
 80048ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 80048be:	2301      	movs	r3, #1
 80048c0:	e1ba      	b.n	8004c38 <HAL_I2C_Master_Receive+0x458>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	2200      	movs	r2, #0
 80048c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 80048ca:	2303      	movs	r3, #3
 80048cc:	e1b4      	b.n	8004c38 <HAL_I2C_Master_Receive+0x458>
      }
    }

    if(hi2c->XferSize == 0U)
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d113      	bne.n	80048fe <HAL_I2C_Master_Receive+0x11e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048d6:	2300      	movs	r3, #0
 80048d8:	623b      	str	r3, [r7, #32]
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	695b      	ldr	r3, [r3, #20]
 80048e0:	623b      	str	r3, [r7, #32]
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	699b      	ldr	r3, [r3, #24]
 80048e8:	623b      	str	r3, [r7, #32]
 80048ea:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	681a      	ldr	r2, [r3, #0]
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048fa:	601a      	str	r2, [r3, #0]
 80048fc:	e188      	b.n	8004c10 <HAL_I2C_Master_Receive+0x430>
    }
    else if(hi2c->XferSize == 1U)
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004902:	2b01      	cmp	r3, #1
 8004904:	d11b      	bne.n	800493e <HAL_I2C_Master_Receive+0x15e>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	681a      	ldr	r2, [r3, #0]
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004914:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004916:	2300      	movs	r3, #0
 8004918:	61fb      	str	r3, [r7, #28]
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	695b      	ldr	r3, [r3, #20]
 8004920:	61fb      	str	r3, [r7, #28]
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	699b      	ldr	r3, [r3, #24]
 8004928:	61fb      	str	r3, [r7, #28]
 800492a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	681a      	ldr	r2, [r3, #0]
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800493a:	601a      	str	r2, [r3, #0]
 800493c:	e168      	b.n	8004c10 <HAL_I2C_Master_Receive+0x430>
    }
    else if(hi2c->XferSize == 2U)
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004942:	2b02      	cmp	r3, #2
 8004944:	d11b      	bne.n	800497e <HAL_I2C_Master_Receive+0x19e>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	681a      	ldr	r2, [r3, #0]
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004954:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	681a      	ldr	r2, [r3, #0]
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004964:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004966:	2300      	movs	r3, #0
 8004968:	61bb      	str	r3, [r7, #24]
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	695b      	ldr	r3, [r3, #20]
 8004970:	61bb      	str	r3, [r7, #24]
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	699b      	ldr	r3, [r3, #24]
 8004978:	61bb      	str	r3, [r7, #24]
 800497a:	69bb      	ldr	r3, [r7, #24]
 800497c:	e148      	b.n	8004c10 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	681a      	ldr	r2, [r3, #0]
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800498c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800498e:	2300      	movs	r3, #0
 8004990:	617b      	str	r3, [r7, #20]
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	695b      	ldr	r3, [r3, #20]
 8004998:	617b      	str	r3, [r7, #20]
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	699b      	ldr	r3, [r3, #24]
 80049a0:	617b      	str	r3, [r7, #20]
 80049a2:	697b      	ldr	r3, [r7, #20]
    }

    while(hi2c->XferSize > 0U)
 80049a4:	e134      	b.n	8004c10 <HAL_I2C_Master_Receive+0x430>
    {
      if(hi2c->XferSize <= 3U)
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049aa:	2b03      	cmp	r3, #3
 80049ac:	f200 80eb 	bhi.w	8004b86 <HAL_I2C_Master_Receive+0x3a6>
      {
        /* One byte */
        if(hi2c->XferSize == 1U)
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049b4:	2b01      	cmp	r3, #1
 80049b6:	d127      	bne.n	8004a08 <HAL_I2C_Master_Receive+0x228>
        {
          /* Wait until RXNE flag is set */
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 80049b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049ba:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80049bc:	68f8      	ldr	r0, [r7, #12]
 80049be:	f000 fbc4 	bl	800514a <I2C_WaitOnRXNEFlagUntilTimeout>
 80049c2:	4603      	mov	r3, r0
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d007      	beq.n	80049d8 <HAL_I2C_Master_Receive+0x1f8>
          {
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049cc:	2b20      	cmp	r3, #32
 80049ce:	d101      	bne.n	80049d4 <HAL_I2C_Master_Receive+0x1f4>
            {
              return HAL_TIMEOUT;
 80049d0:	2303      	movs	r3, #3
 80049d2:	e131      	b.n	8004c38 <HAL_I2C_Master_Receive+0x458>
            }
            else
            {
              return HAL_ERROR;
 80049d4:	2301      	movs	r3, #1
 80049d6:	e12f      	b.n	8004c38 <HAL_I2C_Master_Receive+0x458>
            }
          }

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	6918      	ldr	r0, [r3, #16]
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049e2:	1c59      	adds	r1, r3, #1
 80049e4:	68fa      	ldr	r2, [r7, #12]
 80049e6:	6251      	str	r1, [r2, #36]	; 0x24
 80049e8:	b2c2      	uxtb	r2, r0
 80049ea:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049f0:	3b01      	subs	r3, #1
 80049f2:	b29a      	uxth	r2, r3
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049fc:	b29b      	uxth	r3, r3
 80049fe:	3b01      	subs	r3, #1
 8004a00:	b29a      	uxth	r2, r3
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004a06:	e103      	b.n	8004c10 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if(hi2c->XferSize == 2U)
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a0c:	2b02      	cmp	r3, #2
 8004a0e:	d14a      	bne.n	8004aa6 <HAL_I2C_Master_Receive+0x2c6>
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a12:	9300      	str	r3, [sp, #0]
 8004a14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a16:	2200      	movs	r2, #0
 8004a18:	4906      	ldr	r1, [pc, #24]	; (8004a34 <HAL_I2C_Master_Receive+0x254>)
 8004a1a:	68f8      	ldr	r0, [r7, #12]
 8004a1c:	f000 fa5c 	bl	8004ed8 <I2C_WaitOnFlagUntilTimeout>
 8004a20:	4603      	mov	r3, r0
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d008      	beq.n	8004a38 <HAL_I2C_Master_Receive+0x258>
          {
            return HAL_TIMEOUT;
 8004a26:	2303      	movs	r3, #3
 8004a28:	e106      	b.n	8004c38 <HAL_I2C_Master_Receive+0x458>
 8004a2a:	bf00      	nop
 8004a2c:	00100002 	.word	0x00100002
 8004a30:	ffff0000 	.word	0xffff0000
 8004a34:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	681a      	ldr	r2, [r3, #0]
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a46:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	6918      	ldr	r0, [r3, #16]
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a52:	1c59      	adds	r1, r3, #1
 8004a54:	68fa      	ldr	r2, [r7, #12]
 8004a56:	6251      	str	r1, [r2, #36]	; 0x24
 8004a58:	b2c2      	uxtb	r2, r0
 8004a5a:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a60:	3b01      	subs	r3, #1
 8004a62:	b29a      	uxth	r2, r3
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a6c:	b29b      	uxth	r3, r3
 8004a6e:	3b01      	subs	r3, #1
 8004a70:	b29a      	uxth	r2, r3
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	6918      	ldr	r0, [r3, #16]
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a80:	1c59      	adds	r1, r3, #1
 8004a82:	68fa      	ldr	r2, [r7, #12]
 8004a84:	6251      	str	r1, [r2, #36]	; 0x24
 8004a86:	b2c2      	uxtb	r2, r0
 8004a88:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a8e:	3b01      	subs	r3, #1
 8004a90:	b29a      	uxth	r2, r3
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a9a:	b29b      	uxth	r3, r3
 8004a9c:	3b01      	subs	r3, #1
 8004a9e:	b29a      	uxth	r2, r3
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004aa4:	e0b4      	b.n	8004c10 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aa8:	9300      	str	r3, [sp, #0]
 8004aaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004aac:	2200      	movs	r2, #0
 8004aae:	4964      	ldr	r1, [pc, #400]	; (8004c40 <HAL_I2C_Master_Receive+0x460>)
 8004ab0:	68f8      	ldr	r0, [r7, #12]
 8004ab2:	f000 fa11 	bl	8004ed8 <I2C_WaitOnFlagUntilTimeout>
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d001      	beq.n	8004ac0 <HAL_I2C_Master_Receive+0x2e0>
          {
            return HAL_TIMEOUT;
 8004abc:	2303      	movs	r3, #3
 8004abe:	e0bb      	b.n	8004c38 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	681a      	ldr	r2, [r3, #0]
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ace:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	6918      	ldr	r0, [r3, #16]
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ada:	1c59      	adds	r1, r3, #1
 8004adc:	68fa      	ldr	r2, [r7, #12]
 8004ade:	6251      	str	r1, [r2, #36]	; 0x24
 8004ae0:	b2c2      	uxtb	r2, r0
 8004ae2:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ae8:	3b01      	subs	r3, #1
 8004aea:	b29a      	uxth	r2, r3
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004af4:	b29b      	uxth	r3, r3
 8004af6:	3b01      	subs	r3, #1
 8004af8:	b29a      	uxth	r2, r3
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b00:	9300      	str	r3, [sp, #0]
 8004b02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b04:	2200      	movs	r2, #0
 8004b06:	494e      	ldr	r1, [pc, #312]	; (8004c40 <HAL_I2C_Master_Receive+0x460>)
 8004b08:	68f8      	ldr	r0, [r7, #12]
 8004b0a:	f000 f9e5 	bl	8004ed8 <I2C_WaitOnFlagUntilTimeout>
 8004b0e:	4603      	mov	r3, r0
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d001      	beq.n	8004b18 <HAL_I2C_Master_Receive+0x338>
          {
            return HAL_TIMEOUT;
 8004b14:	2303      	movs	r3, #3
 8004b16:	e08f      	b.n	8004c38 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	681a      	ldr	r2, [r3, #0]
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b26:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	6918      	ldr	r0, [r3, #16]
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b32:	1c59      	adds	r1, r3, #1
 8004b34:	68fa      	ldr	r2, [r7, #12]
 8004b36:	6251      	str	r1, [r2, #36]	; 0x24
 8004b38:	b2c2      	uxtb	r2, r0
 8004b3a:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b40:	3b01      	subs	r3, #1
 8004b42:	b29a      	uxth	r2, r3
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b4c:	b29b      	uxth	r3, r3
 8004b4e:	3b01      	subs	r3, #1
 8004b50:	b29a      	uxth	r2, r3
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	6918      	ldr	r0, [r3, #16]
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b60:	1c59      	adds	r1, r3, #1
 8004b62:	68fa      	ldr	r2, [r7, #12]
 8004b64:	6251      	str	r1, [r2, #36]	; 0x24
 8004b66:	b2c2      	uxtb	r2, r0
 8004b68:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b6e:	3b01      	subs	r3, #1
 8004b70:	b29a      	uxth	r2, r3
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b7a:	b29b      	uxth	r3, r3
 8004b7c:	3b01      	subs	r3, #1
 8004b7e:	b29a      	uxth	r2, r3
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004b84:	e044      	b.n	8004c10 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8004b86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b88:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004b8a:	68f8      	ldr	r0, [r7, #12]
 8004b8c:	f000 fadd 	bl	800514a <I2C_WaitOnRXNEFlagUntilTimeout>
 8004b90:	4603      	mov	r3, r0
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d007      	beq.n	8004ba6 <HAL_I2C_Master_Receive+0x3c6>
        {
          if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b9a:	2b20      	cmp	r3, #32
 8004b9c:	d101      	bne.n	8004ba2 <HAL_I2C_Master_Receive+0x3c2>
          {
            return HAL_TIMEOUT;
 8004b9e:	2303      	movs	r3, #3
 8004ba0:	e04a      	b.n	8004c38 <HAL_I2C_Master_Receive+0x458>
          }
          else
          {
            return HAL_ERROR;
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	e048      	b.n	8004c38 <HAL_I2C_Master_Receive+0x458>
          }
        }

        /* Read data from DR */
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	6918      	ldr	r0, [r3, #16]
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bb0:	1c59      	adds	r1, r3, #1
 8004bb2:	68fa      	ldr	r2, [r7, #12]
 8004bb4:	6251      	str	r1, [r2, #36]	; 0x24
 8004bb6:	b2c2      	uxtb	r2, r0
 8004bb8:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bbe:	3b01      	subs	r3, #1
 8004bc0:	b29a      	uxth	r2, r3
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bca:	b29b      	uxth	r3, r3
 8004bcc:	3b01      	subs	r3, #1
 8004bce:	b29a      	uxth	r2, r3
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	695b      	ldr	r3, [r3, #20]
 8004bda:	f003 0304 	and.w	r3, r3, #4
 8004bde:	2b04      	cmp	r3, #4
 8004be0:	d116      	bne.n	8004c10 <HAL_I2C_Master_Receive+0x430>
        {
          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	6918      	ldr	r0, [r3, #16]
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bec:	1c59      	adds	r1, r3, #1
 8004bee:	68fa      	ldr	r2, [r7, #12]
 8004bf0:	6251      	str	r1, [r2, #36]	; 0x24
 8004bf2:	b2c2      	uxtb	r2, r0
 8004bf4:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bfa:	3b01      	subs	r3, #1
 8004bfc:	b29a      	uxth	r2, r3
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c06:	b29b      	uxth	r3, r3
 8004c08:	3b01      	subs	r3, #1
 8004c0a:	b29a      	uxth	r2, r3
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while(hi2c->XferSize > 0U)
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	f47f aec6 	bne.w	80049a6 <HAL_I2C_Master_Receive+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	2220      	movs	r2, #32
 8004c1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	2200      	movs	r2, #0
 8004c26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004c32:	2300      	movs	r3, #0
 8004c34:	e000      	b.n	8004c38 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004c36:	2302      	movs	r3, #2
  }
}
 8004c38:	4618      	mov	r0, r3
 8004c3a:	3728      	adds	r7, #40	; 0x28
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	bd80      	pop	{r7, pc}
 8004c40:	00010004 	.word	0x00010004

08004c44 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b088      	sub	sp, #32
 8004c48:	af02      	add	r7, sp, #8
 8004c4a:	60f8      	str	r0, [r7, #12]
 8004c4c:	607a      	str	r2, [r7, #4]
 8004c4e:	603b      	str	r3, [r7, #0]
 8004c50:	460b      	mov	r3, r1
 8004c52:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c58:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004c5a:	697b      	ldr	r3, [r7, #20]
 8004c5c:	2b04      	cmp	r3, #4
 8004c5e:	d006      	beq.n	8004c6e <I2C_MasterRequestWrite+0x2a>
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	2b01      	cmp	r3, #1
 8004c64:	d003      	beq.n	8004c6e <I2C_MasterRequestWrite+0x2a>
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004c6c:	d108      	bne.n	8004c80 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	681a      	ldr	r2, [r3, #0]
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c7c:	601a      	str	r2, [r3, #0]
 8004c7e:	e00b      	b.n	8004c98 <I2C_MasterRequestWrite+0x54>
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c84:	2b12      	cmp	r3, #18
 8004c86:	d107      	bne.n	8004c98 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	681a      	ldr	r2, [r3, #0]
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c96:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	9300      	str	r3, [sp, #0]
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004ca4:	68f8      	ldr	r0, [r7, #12]
 8004ca6:	f000 f917 	bl	8004ed8 <I2C_WaitOnFlagUntilTimeout>
 8004caa:	4603      	mov	r3, r0
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d001      	beq.n	8004cb4 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_TIMEOUT;
 8004cb0:	2303      	movs	r3, #3
 8004cb2:	e041      	b.n	8004d38 <I2C_MasterRequestWrite+0xf4>
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	691b      	ldr	r3, [r3, #16]
 8004cb8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004cbc:	d108      	bne.n	8004cd0 <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004cbe:	897b      	ldrh	r3, [r7, #10]
 8004cc0:	b2db      	uxtb	r3, r3
 8004cc2:	461a      	mov	r2, r3
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004ccc:	611a      	str	r2, [r3, #16]
 8004cce:	e021      	b.n	8004d14 <I2C_MasterRequestWrite+0xd0>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004cd0:	897b      	ldrh	r3, [r7, #10]
 8004cd2:	11db      	asrs	r3, r3, #7
 8004cd4:	b2db      	uxtb	r3, r3
 8004cd6:	f003 0306 	and.w	r3, r3, #6
 8004cda:	b2db      	uxtb	r3, r3
 8004cdc:	f063 030f 	orn	r3, r3, #15
 8004ce0:	b2da      	uxtb	r2, r3
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	687a      	ldr	r2, [r7, #4]
 8004cec:	4914      	ldr	r1, [pc, #80]	; (8004d40 <I2C_MasterRequestWrite+0xfc>)
 8004cee:	68f8      	ldr	r0, [r7, #12]
 8004cf0:	f000 f943 	bl	8004f7a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d007      	beq.n	8004d0a <I2C_MasterRequestWrite+0xc6>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cfe:	2b04      	cmp	r3, #4
 8004d00:	d101      	bne.n	8004d06 <I2C_MasterRequestWrite+0xc2>
      {
        return HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	e018      	b.n	8004d38 <I2C_MasterRequestWrite+0xf4>
      }
      else
      {
        return HAL_TIMEOUT;
 8004d06:	2303      	movs	r3, #3
 8004d08:	e016      	b.n	8004d38 <I2C_MasterRequestWrite+0xf4>
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004d0a:	897b      	ldrh	r3, [r7, #10]
 8004d0c:	b2da      	uxtb	r2, r3
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	687a      	ldr	r2, [r7, #4]
 8004d18:	490a      	ldr	r1, [pc, #40]	; (8004d44 <I2C_MasterRequestWrite+0x100>)
 8004d1a:	68f8      	ldr	r0, [r7, #12]
 8004d1c:	f000 f92d 	bl	8004f7a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d20:	4603      	mov	r3, r0
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d007      	beq.n	8004d36 <I2C_MasterRequestWrite+0xf2>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d2a:	2b04      	cmp	r3, #4
 8004d2c:	d101      	bne.n	8004d32 <I2C_MasterRequestWrite+0xee>
    {
      return HAL_ERROR;
 8004d2e:	2301      	movs	r3, #1
 8004d30:	e002      	b.n	8004d38 <I2C_MasterRequestWrite+0xf4>
    }
    else
    {
      return HAL_TIMEOUT;
 8004d32:	2303      	movs	r3, #3
 8004d34:	e000      	b.n	8004d38 <I2C_MasterRequestWrite+0xf4>
    }
  }

  return HAL_OK;
 8004d36:	2300      	movs	r3, #0
}
 8004d38:	4618      	mov	r0, r3
 8004d3a:	3718      	adds	r7, #24
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}
 8004d40:	00010008 	.word	0x00010008
 8004d44:	00010002 	.word	0x00010002

08004d48 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b088      	sub	sp, #32
 8004d4c:	af02      	add	r7, sp, #8
 8004d4e:	60f8      	str	r0, [r7, #12]
 8004d50:	607a      	str	r2, [r7, #4]
 8004d52:	603b      	str	r3, [r7, #0]
 8004d54:	460b      	mov	r3, r1
 8004d56:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d5c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	681a      	ldr	r2, [r3, #0]
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004d6c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004d6e:	697b      	ldr	r3, [r7, #20]
 8004d70:	2b04      	cmp	r3, #4
 8004d72:	d006      	beq.n	8004d82 <I2C_MasterRequestRead+0x3a>
 8004d74:	697b      	ldr	r3, [r7, #20]
 8004d76:	2b01      	cmp	r3, #1
 8004d78:	d003      	beq.n	8004d82 <I2C_MasterRequestRead+0x3a>
 8004d7a:	697b      	ldr	r3, [r7, #20]
 8004d7c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004d80:	d108      	bne.n	8004d94 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	681a      	ldr	r2, [r3, #0]
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d90:	601a      	str	r2, [r3, #0]
 8004d92:	e00b      	b.n	8004dac <I2C_MasterRequestRead+0x64>
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d98:	2b11      	cmp	r3, #17
 8004d9a:	d107      	bne.n	8004dac <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	681a      	ldr	r2, [r3, #0]
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004daa:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	9300      	str	r3, [sp, #0]
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2200      	movs	r2, #0
 8004db4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004db8:	68f8      	ldr	r0, [r7, #12]
 8004dba:	f000 f88d 	bl	8004ed8 <I2C_WaitOnFlagUntilTimeout>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d001      	beq.n	8004dc8 <I2C_MasterRequestRead+0x80>
  {
    return HAL_TIMEOUT;
 8004dc4:	2303      	movs	r3, #3
 8004dc6:	e07f      	b.n	8004ec8 <I2C_MasterRequestRead+0x180>
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	691b      	ldr	r3, [r3, #16]
 8004dcc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004dd0:	d108      	bne.n	8004de4 <I2C_MasterRequestRead+0x9c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004dd2:	897b      	ldrh	r3, [r7, #10]
 8004dd4:	b2db      	uxtb	r3, r3
 8004dd6:	f043 0301 	orr.w	r3, r3, #1
 8004dda:	b2da      	uxtb	r2, r3
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	611a      	str	r2, [r3, #16]
 8004de2:	e05f      	b.n	8004ea4 <I2C_MasterRequestRead+0x15c>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004de4:	897b      	ldrh	r3, [r7, #10]
 8004de6:	11db      	asrs	r3, r3, #7
 8004de8:	b2db      	uxtb	r3, r3
 8004dea:	f003 0306 	and.w	r3, r3, #6
 8004dee:	b2db      	uxtb	r3, r3
 8004df0:	f063 030f 	orn	r3, r3, #15
 8004df4:	b2da      	uxtb	r2, r3
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	687a      	ldr	r2, [r7, #4]
 8004e00:	4933      	ldr	r1, [pc, #204]	; (8004ed0 <I2C_MasterRequestRead+0x188>)
 8004e02:	68f8      	ldr	r0, [r7, #12]
 8004e04:	f000 f8b9 	bl	8004f7a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e08:	4603      	mov	r3, r0
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d007      	beq.n	8004e1e <I2C_MasterRequestRead+0xd6>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e12:	2b04      	cmp	r3, #4
 8004e14:	d101      	bne.n	8004e1a <I2C_MasterRequestRead+0xd2>
      {
        return HAL_ERROR;
 8004e16:	2301      	movs	r3, #1
 8004e18:	e056      	b.n	8004ec8 <I2C_MasterRequestRead+0x180>
      }
      else
      {
        return HAL_TIMEOUT;
 8004e1a:	2303      	movs	r3, #3
 8004e1c:	e054      	b.n	8004ec8 <I2C_MasterRequestRead+0x180>
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004e1e:	897b      	ldrh	r3, [r7, #10]
 8004e20:	b2da      	uxtb	r2, r3
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	687a      	ldr	r2, [r7, #4]
 8004e2c:	4929      	ldr	r1, [pc, #164]	; (8004ed4 <I2C_MasterRequestRead+0x18c>)
 8004e2e:	68f8      	ldr	r0, [r7, #12]
 8004e30:	f000 f8a3 	bl	8004f7a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e34:	4603      	mov	r3, r0
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d007      	beq.n	8004e4a <I2C_MasterRequestRead+0x102>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e3e:	2b04      	cmp	r3, #4
 8004e40:	d101      	bne.n	8004e46 <I2C_MasterRequestRead+0xfe>
      {
        return HAL_ERROR;
 8004e42:	2301      	movs	r3, #1
 8004e44:	e040      	b.n	8004ec8 <I2C_MasterRequestRead+0x180>
      }
      else
      {
        return HAL_TIMEOUT;
 8004e46:	2303      	movs	r3, #3
 8004e48:	e03e      	b.n	8004ec8 <I2C_MasterRequestRead+0x180>
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	613b      	str	r3, [r7, #16]
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	695b      	ldr	r3, [r3, #20]
 8004e54:	613b      	str	r3, [r7, #16]
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	699b      	ldr	r3, [r3, #24]
 8004e5c:	613b      	str	r3, [r7, #16]
 8004e5e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	681a      	ldr	r2, [r3, #0]
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e6e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	9300      	str	r3, [sp, #0]
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2200      	movs	r2, #0
 8004e78:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004e7c:	68f8      	ldr	r0, [r7, #12]
 8004e7e:	f000 f82b 	bl	8004ed8 <I2C_WaitOnFlagUntilTimeout>
 8004e82:	4603      	mov	r3, r0
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d001      	beq.n	8004e8c <I2C_MasterRequestRead+0x144>
    {
      return HAL_TIMEOUT;
 8004e88:	2303      	movs	r3, #3
 8004e8a:	e01d      	b.n	8004ec8 <I2C_MasterRequestRead+0x180>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004e8c:	897b      	ldrh	r3, [r7, #10]
 8004e8e:	11db      	asrs	r3, r3, #7
 8004e90:	b2db      	uxtb	r3, r3
 8004e92:	f003 0306 	and.w	r3, r3, #6
 8004e96:	b2db      	uxtb	r3, r3
 8004e98:	f063 030e 	orn	r3, r3, #14
 8004e9c:	b2da      	uxtb	r2, r3
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	687a      	ldr	r2, [r7, #4]
 8004ea8:	490a      	ldr	r1, [pc, #40]	; (8004ed4 <I2C_MasterRequestRead+0x18c>)
 8004eaa:	68f8      	ldr	r0, [r7, #12]
 8004eac:	f000 f865 	bl	8004f7a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004eb0:	4603      	mov	r3, r0
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d007      	beq.n	8004ec6 <I2C_MasterRequestRead+0x17e>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eba:	2b04      	cmp	r3, #4
 8004ebc:	d101      	bne.n	8004ec2 <I2C_MasterRequestRead+0x17a>
    {
      return HAL_ERROR;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	e002      	b.n	8004ec8 <I2C_MasterRequestRead+0x180>
    }
    else
    {
      return HAL_TIMEOUT;
 8004ec2:	2303      	movs	r3, #3
 8004ec4:	e000      	b.n	8004ec8 <I2C_MasterRequestRead+0x180>
    }
  }

  return HAL_OK;
 8004ec6:	2300      	movs	r3, #0
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	3718      	adds	r7, #24
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}
 8004ed0:	00010008 	.word	0x00010008
 8004ed4:	00010002 	.word	0x00010002

08004ed8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b084      	sub	sp, #16
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	60f8      	str	r0, [r7, #12]
 8004ee0:	60b9      	str	r1, [r7, #8]
 8004ee2:	603b      	str	r3, [r7, #0]
 8004ee4:	4613      	mov	r3, r2
 8004ee6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 8004ee8:	e01f      	b.n	8004f2a <I2C_WaitOnFlagUntilTimeout+0x52>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ef0:	d01b      	beq.n	8004f2a <I2C_WaitOnFlagUntilTimeout+0x52>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d007      	beq.n	8004f08 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004ef8:	f7fe fdb8 	bl	8003a6c <HAL_GetTick>
 8004efc:	4602      	mov	r2, r0
 8004efe:	69bb      	ldr	r3, [r7, #24]
 8004f00:	1ad3      	subs	r3, r2, r3
 8004f02:	683a      	ldr	r2, [r7, #0]
 8004f04:	429a      	cmp	r2, r3
 8004f06:	d210      	bcs.n	8004f2a <I2C_WaitOnFlagUntilTimeout+0x52>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	2220      	movs	r2, #32
 8004f12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	2200      	movs	r2, #0
 8004f22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8004f26:	2303      	movs	r3, #3
 8004f28:	e023      	b.n	8004f72 <I2C_WaitOnFlagUntilTimeout+0x9a>
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	0c1b      	lsrs	r3, r3, #16
 8004f2e:	b2db      	uxtb	r3, r3
 8004f30:	2b01      	cmp	r3, #1
 8004f32:	d10d      	bne.n	8004f50 <I2C_WaitOnFlagUntilTimeout+0x78>
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	695b      	ldr	r3, [r3, #20]
 8004f3a:	43da      	mvns	r2, r3
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	4013      	ands	r3, r2
 8004f40:	b29b      	uxth	r3, r3
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	bf0c      	ite	eq
 8004f46:	2301      	moveq	r3, #1
 8004f48:	2300      	movne	r3, #0
 8004f4a:	b2db      	uxtb	r3, r3
 8004f4c:	461a      	mov	r2, r3
 8004f4e:	e00c      	b.n	8004f6a <I2C_WaitOnFlagUntilTimeout+0x92>
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	699b      	ldr	r3, [r3, #24]
 8004f56:	43da      	mvns	r2, r3
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	4013      	ands	r3, r2
 8004f5c:	b29b      	uxth	r3, r3
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	bf0c      	ite	eq
 8004f62:	2301      	moveq	r3, #1
 8004f64:	2300      	movne	r3, #0
 8004f66:	b2db      	uxtb	r3, r3
 8004f68:	461a      	mov	r2, r3
 8004f6a:	79fb      	ldrb	r3, [r7, #7]
 8004f6c:	429a      	cmp	r2, r3
 8004f6e:	d0bc      	beq.n	8004eea <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8004f70:	2300      	movs	r3, #0
}
 8004f72:	4618      	mov	r0, r3
 8004f74:	3710      	adds	r7, #16
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bd80      	pop	{r7, pc}

08004f7a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004f7a:	b580      	push	{r7, lr}
 8004f7c:	b084      	sub	sp, #16
 8004f7e:	af00      	add	r7, sp, #0
 8004f80:	60f8      	str	r0, [r7, #12]
 8004f82:	60b9      	str	r1, [r7, #8]
 8004f84:	607a      	str	r2, [r7, #4]
 8004f86:	603b      	str	r3, [r7, #0]
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004f88:	e040      	b.n	800500c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	695b      	ldr	r3, [r3, #20]
 8004f90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f98:	d11c      	bne.n	8004fd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5a>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	681a      	ldr	r2, [r3, #0]
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004fa8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004fb2:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	2204      	movs	r2, #4
 8004fb8:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	2220      	movs	r2, #32
 8004fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	2200      	movs	r2, #0
 8004fcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	e03c      	b.n	800504e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fda:	d017      	beq.n	800500c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d007      	beq.n	8004ff2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x78>
 8004fe2:	f7fe fd43 	bl	8003a6c <HAL_GetTick>
 8004fe6:	4602      	mov	r2, r0
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	1ad3      	subs	r3, r2, r3
 8004fec:	687a      	ldr	r2, [r7, #4]
 8004fee:	429a      	cmp	r2, r3
 8004ff0:	d20c      	bcs.n	800500c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	2220      	movs	r2, #32
 8004ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	2200      	movs	r2, #0
 8005004:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005008:	2303      	movs	r3, #3
 800500a:	e020      	b.n	800504e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	0c1b      	lsrs	r3, r3, #16
 8005010:	b2db      	uxtb	r3, r3
 8005012:	2b01      	cmp	r3, #1
 8005014:	d10c      	bne.n	8005030 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	695b      	ldr	r3, [r3, #20]
 800501c:	43da      	mvns	r2, r3
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	4013      	ands	r3, r2
 8005022:	b29b      	uxth	r3, r3
 8005024:	2b00      	cmp	r3, #0
 8005026:	bf14      	ite	ne
 8005028:	2301      	movne	r3, #1
 800502a:	2300      	moveq	r3, #0
 800502c:	b2db      	uxtb	r3, r3
 800502e:	e00b      	b.n	8005048 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xce>
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	699b      	ldr	r3, [r3, #24]
 8005036:	43da      	mvns	r2, r3
 8005038:	68bb      	ldr	r3, [r7, #8]
 800503a:	4013      	ands	r3, r2
 800503c:	b29b      	uxth	r3, r3
 800503e:	2b00      	cmp	r3, #0
 8005040:	bf14      	ite	ne
 8005042:	2301      	movne	r3, #1
 8005044:	2300      	moveq	r3, #0
 8005046:	b2db      	uxtb	r3, r3
 8005048:	2b00      	cmp	r3, #0
 800504a:	d19e      	bne.n	8004f8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800504c:	2300      	movs	r3, #0
}
 800504e:	4618      	mov	r0, r3
 8005050:	3710      	adds	r7, #16
 8005052:	46bd      	mov	sp, r7
 8005054:	bd80      	pop	{r7, pc}

08005056 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{    
 8005056:	b580      	push	{r7, lr}
 8005058:	b084      	sub	sp, #16
 800505a:	af00      	add	r7, sp, #0
 800505c:	60f8      	str	r0, [r7, #12]
 800505e:	60b9      	str	r1, [r7, #8]
 8005060:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005062:	e029      	b.n	80050b8 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005064:	68f8      	ldr	r0, [r7, #12]
 8005066:	f000 f8ba 	bl	80051de <I2C_IsAcknowledgeFailed>
 800506a:	4603      	mov	r3, r0
 800506c:	2b00      	cmp	r3, #0
 800506e:	d001      	beq.n	8005074 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005070:	2301      	movs	r3, #1
 8005072:	e029      	b.n	80050c8 <I2C_WaitOnTXEFlagUntilTimeout+0x72>
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	f1b3 3fff 	cmp.w	r3, #4294967295
 800507a:	d01d      	beq.n	80050b8 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800507c:	68bb      	ldr	r3, [r7, #8]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d007      	beq.n	8005092 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005082:	f7fe fcf3 	bl	8003a6c <HAL_GetTick>
 8005086:	4602      	mov	r2, r0
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	1ad3      	subs	r3, r2, r3
 800508c:	68ba      	ldr	r2, [r7, #8]
 800508e:	429a      	cmp	r2, r3
 8005090:	d212      	bcs.n	80050b8 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005096:	f043 0220 	orr.w	r2, r3, #32
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	2200      	movs	r2, #0
 80050a2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	2220      	movs	r2, #32
 80050a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	2200      	movs	r2, #0
 80050b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80050b4:	2303      	movs	r3, #3
 80050b6:	e007      	b.n	80050c8 <I2C_WaitOnTXEFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	695b      	ldr	r3, [r3, #20]
 80050be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050c2:	2b80      	cmp	r3, #128	; 0x80
 80050c4:	d1ce      	bne.n	8005064 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;      
 80050c6:	2300      	movs	r3, #0
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	3710      	adds	r7, #16
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bd80      	pop	{r7, pc}

080050d0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b084      	sub	sp, #16
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	60f8      	str	r0, [r7, #12]
 80050d8:	60b9      	str	r1, [r7, #8]
 80050da:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80050dc:	e029      	b.n	8005132 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80050de:	68f8      	ldr	r0, [r7, #12]
 80050e0:	f000 f87d 	bl	80051de <I2C_IsAcknowledgeFailed>
 80050e4:	4603      	mov	r3, r0
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d001      	beq.n	80050ee <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80050ea:	2301      	movs	r3, #1
 80050ec:	e029      	b.n	8005142 <I2C_WaitOnBTFFlagUntilTimeout+0x72>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050f4:	d01d      	beq.n	8005132 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d007      	beq.n	800510c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80050fc:	f7fe fcb6 	bl	8003a6c <HAL_GetTick>
 8005100:	4602      	mov	r2, r0
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	1ad3      	subs	r3, r2, r3
 8005106:	68ba      	ldr	r2, [r7, #8]
 8005108:	429a      	cmp	r2, r3
 800510a:	d212      	bcs.n	8005132 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005110:	f043 0220 	orr.w	r2, r3, #32
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	2200      	movs	r2, #0
 800511c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	2220      	movs	r2, #32
 8005122:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	2200      	movs	r2, #0
 800512a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800512e:	2303      	movs	r3, #3
 8005130:	e007      	b.n	8005142 <I2C_WaitOnBTFFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	695b      	ldr	r3, [r3, #20]
 8005138:	f003 0304 	and.w	r3, r3, #4
 800513c:	2b04      	cmp	r3, #4
 800513e:	d1ce      	bne.n	80050de <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005140:	2300      	movs	r3, #0
}
 8005142:	4618      	mov	r0, r3
 8005144:	3710      	adds	r7, #16
 8005146:	46bd      	mov	sp, r7
 8005148:	bd80      	pop	{r7, pc}

0800514a <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 800514a:	b580      	push	{r7, lr}
 800514c:	b084      	sub	sp, #16
 800514e:	af00      	add	r7, sp, #0
 8005150:	60f8      	str	r0, [r7, #12]
 8005152:	60b9      	str	r1, [r7, #8]
 8005154:	607a      	str	r2, [r7, #4]

  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005156:	e036      	b.n	80051c6 <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
  {
    /* Check if a STOPF is detected */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	695b      	ldr	r3, [r3, #20]
 800515e:	f003 0310 	and.w	r3, r3, #16
 8005162:	2b10      	cmp	r3, #16
 8005164:	d114      	bne.n	8005190 <I2C_WaitOnRXNEFlagUntilTimeout+0x46>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f06f 0210 	mvn.w	r2, #16
 800516e:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	2200      	movs	r2, #0
 8005174:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2200      	movs	r2, #0
 800517a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2220      	movs	r2, #32
 8005180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	2200      	movs	r2, #0
 8005188:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800518c:	2301      	movs	r3, #1
 800518e:	e022      	b.n	80051d6 <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
    }

    /* Check for the Timeout */
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8005190:	68bb      	ldr	r3, [r7, #8]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d007      	beq.n	80051a6 <I2C_WaitOnRXNEFlagUntilTimeout+0x5c>
 8005196:	f7fe fc69 	bl	8003a6c <HAL_GetTick>
 800519a:	4602      	mov	r2, r0
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	1ad3      	subs	r3, r2, r3
 80051a0:	68ba      	ldr	r2, [r7, #8]
 80051a2:	429a      	cmp	r2, r3
 80051a4:	d20f      	bcs.n	80051c6 <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051aa:	f043 0220 	orr.w	r2, r3, #32
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	2220      	movs	r2, #32
 80051b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2200      	movs	r2, #0
 80051be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_TIMEOUT;
 80051c2:	2303      	movs	r3, #3
 80051c4:	e007      	b.n	80051d6 <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	695b      	ldr	r3, [r3, #20]
 80051cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051d0:	2b40      	cmp	r3, #64	; 0x40
 80051d2:	d1c1      	bne.n	8005158 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80051d4:	2300      	movs	r3, #0
}
 80051d6:	4618      	mov	r0, r3
 80051d8:	3710      	adds	r7, #16
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd80      	pop	{r7, pc}

080051de <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80051de:	b480      	push	{r7}
 80051e0:	b083      	sub	sp, #12
 80051e2:	af00      	add	r7, sp, #0
 80051e4:	6078      	str	r0, [r7, #4]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	695b      	ldr	r3, [r3, #20]
 80051ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051f4:	d114      	bne.n	8005220 <I2C_IsAcknowledgeFailed+0x42>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80051fe:	615a      	str	r2, [r3, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2204      	movs	r2, #4
 8005204:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2200      	movs	r2, #0
 800520a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State= HAL_I2C_STATE_READY;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2220      	movs	r2, #32
 8005210:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2200      	movs	r2, #0
 8005218:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800521c:	2301      	movs	r3, #1
 800521e:	e000      	b.n	8005222 <I2C_IsAcknowledgeFailed+0x44>
  }
  return HAL_OK;
 8005220:	2300      	movs	r3, #0
}
 8005222:	4618      	mov	r0, r3
 8005224:	370c      	adds	r7, #12
 8005226:	46bd      	mov	sp, r7
 8005228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522c:	4770      	bx	lr
	...

08005230 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b08e      	sub	sp, #56	; 0x38
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;  
 8005238:	2300      	movs	r3, #0
 800523a:	637b      	str	r3, [r7, #52]	; 0x34
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f003 0301 	and.w	r3, r3, #1
 8005244:	2b00      	cmp	r3, #0
 8005246:	d075      	beq.n	8005334 <HAL_RCC_OscConfig+0x104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005248:	4b92      	ldr	r3, [pc, #584]	; (8005494 <HAL_RCC_OscConfig+0x264>)
 800524a:	689b      	ldr	r3, [r3, #8]
 800524c:	f003 030c 	and.w	r3, r3, #12
 8005250:	2b04      	cmp	r3, #4
 8005252:	d00c      	beq.n	800526e <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005254:	4b8f      	ldr	r3, [pc, #572]	; (8005494 <HAL_RCC_OscConfig+0x264>)
 8005256:	689b      	ldr	r3, [r3, #8]
 8005258:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800525c:	2b08      	cmp	r3, #8
 800525e:	d112      	bne.n	8005286 <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005260:	4b8c      	ldr	r3, [pc, #560]	; (8005494 <HAL_RCC_OscConfig+0x264>)
 8005262:	685b      	ldr	r3, [r3, #4]
 8005264:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005268:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800526c:	d10b      	bne.n	8005286 <HAL_RCC_OscConfig+0x56>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800526e:	4b89      	ldr	r3, [pc, #548]	; (8005494 <HAL_RCC_OscConfig+0x264>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005276:	2b00      	cmp	r3, #0
 8005278:	d05b      	beq.n	8005332 <HAL_RCC_OscConfig+0x102>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	685b      	ldr	r3, [r3, #4]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d157      	bne.n	8005332 <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 8005282:	2301      	movs	r3, #1
 8005284:	e222      	b.n	80056cc <HAL_RCC_OscConfig+0x49c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800528e:	d106      	bne.n	800529e <HAL_RCC_OscConfig+0x6e>
 8005290:	4b80      	ldr	r3, [pc, #512]	; (8005494 <HAL_RCC_OscConfig+0x264>)
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4a7f      	ldr	r2, [pc, #508]	; (8005494 <HAL_RCC_OscConfig+0x264>)
 8005296:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800529a:	6013      	str	r3, [r2, #0]
 800529c:	e01d      	b.n	80052da <HAL_RCC_OscConfig+0xaa>
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	685b      	ldr	r3, [r3, #4]
 80052a2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80052a6:	d10c      	bne.n	80052c2 <HAL_RCC_OscConfig+0x92>
 80052a8:	4b7a      	ldr	r3, [pc, #488]	; (8005494 <HAL_RCC_OscConfig+0x264>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	4a79      	ldr	r2, [pc, #484]	; (8005494 <HAL_RCC_OscConfig+0x264>)
 80052ae:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80052b2:	6013      	str	r3, [r2, #0]
 80052b4:	4b77      	ldr	r3, [pc, #476]	; (8005494 <HAL_RCC_OscConfig+0x264>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	4a76      	ldr	r2, [pc, #472]	; (8005494 <HAL_RCC_OscConfig+0x264>)
 80052ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052be:	6013      	str	r3, [r2, #0]
 80052c0:	e00b      	b.n	80052da <HAL_RCC_OscConfig+0xaa>
 80052c2:	4b74      	ldr	r3, [pc, #464]	; (8005494 <HAL_RCC_OscConfig+0x264>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	4a73      	ldr	r2, [pc, #460]	; (8005494 <HAL_RCC_OscConfig+0x264>)
 80052c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80052cc:	6013      	str	r3, [r2, #0]
 80052ce:	4b71      	ldr	r3, [pc, #452]	; (8005494 <HAL_RCC_OscConfig+0x264>)
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4a70      	ldr	r2, [pc, #448]	; (8005494 <HAL_RCC_OscConfig+0x264>)
 80052d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80052d8:	6013      	str	r3, [r2, #0]
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	685b      	ldr	r3, [r3, #4]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d013      	beq.n	800530a <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052e2:	f7fe fbc3 	bl	8003a6c <HAL_GetTick>
 80052e6:	6378      	str	r0, [r7, #52]	; 0x34
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052e8:	e008      	b.n	80052fc <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80052ea:	f7fe fbbf 	bl	8003a6c <HAL_GetTick>
 80052ee:	4602      	mov	r2, r0
 80052f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052f2:	1ad3      	subs	r3, r2, r3
 80052f4:	2b64      	cmp	r3, #100	; 0x64
 80052f6:	d901      	bls.n	80052fc <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 80052f8:	2303      	movs	r3, #3
 80052fa:	e1e7      	b.n	80056cc <HAL_RCC_OscConfig+0x49c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052fc:	4b65      	ldr	r3, [pc, #404]	; (8005494 <HAL_RCC_OscConfig+0x264>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005304:	2b00      	cmp	r3, #0
 8005306:	d0f0      	beq.n	80052ea <HAL_RCC_OscConfig+0xba>
 8005308:	e014      	b.n	8005334 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800530a:	f7fe fbaf 	bl	8003a6c <HAL_GetTick>
 800530e:	6378      	str	r0, [r7, #52]	; 0x34

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005310:	e008      	b.n	8005324 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005312:	f7fe fbab 	bl	8003a6c <HAL_GetTick>
 8005316:	4602      	mov	r2, r0
 8005318:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800531a:	1ad3      	subs	r3, r2, r3
 800531c:	2b64      	cmp	r3, #100	; 0x64
 800531e:	d901      	bls.n	8005324 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 8005320:	2303      	movs	r3, #3
 8005322:	e1d3      	b.n	80056cc <HAL_RCC_OscConfig+0x49c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005324:	4b5b      	ldr	r3, [pc, #364]	; (8005494 <HAL_RCC_OscConfig+0x264>)
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800532c:	2b00      	cmp	r3, #0
 800532e:	d1f0      	bne.n	8005312 <HAL_RCC_OscConfig+0xe2>
 8005330:	e000      	b.n	8005334 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005332:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f003 0302 	and.w	r3, r3, #2
 800533c:	2b00      	cmp	r3, #0
 800533e:	d077      	beq.n	8005430 <HAL_RCC_OscConfig+0x200>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005340:	4b54      	ldr	r3, [pc, #336]	; (8005494 <HAL_RCC_OscConfig+0x264>)
 8005342:	689b      	ldr	r3, [r3, #8]
 8005344:	f003 030c 	and.w	r3, r3, #12
 8005348:	2b00      	cmp	r3, #0
 800534a:	d00b      	beq.n	8005364 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800534c:	4b51      	ldr	r3, [pc, #324]	; (8005494 <HAL_RCC_OscConfig+0x264>)
 800534e:	689b      	ldr	r3, [r3, #8]
 8005350:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005354:	2b08      	cmp	r3, #8
 8005356:	d126      	bne.n	80053a6 <HAL_RCC_OscConfig+0x176>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005358:	4b4e      	ldr	r3, [pc, #312]	; (8005494 <HAL_RCC_OscConfig+0x264>)
 800535a:	685b      	ldr	r3, [r3, #4]
 800535c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005360:	2b00      	cmp	r3, #0
 8005362:	d120      	bne.n	80053a6 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005364:	4b4b      	ldr	r3, [pc, #300]	; (8005494 <HAL_RCC_OscConfig+0x264>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f003 0302 	and.w	r3, r3, #2
 800536c:	2b00      	cmp	r3, #0
 800536e:	d005      	beq.n	800537c <HAL_RCC_OscConfig+0x14c>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	68db      	ldr	r3, [r3, #12]
 8005374:	2b01      	cmp	r3, #1
 8005376:	d001      	beq.n	800537c <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 8005378:	2301      	movs	r3, #1
 800537a:	e1a7      	b.n	80056cc <HAL_RCC_OscConfig+0x49c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800537c:	4b45      	ldr	r3, [pc, #276]	; (8005494 <HAL_RCC_OscConfig+0x264>)
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6919      	ldr	r1, [r3, #16]
 8005388:	23f8      	movs	r3, #248	; 0xf8
 800538a:	633b      	str	r3, [r7, #48]	; 0x30
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800538c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800538e:	fa93 f3a3 	rbit	r3, r3
 8005392:	62fb      	str	r3, [r7, #44]	; 0x2c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8005394:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005396:	fab3 f383 	clz	r3, r3
 800539a:	fa01 f303 	lsl.w	r3, r1, r3
 800539e:	493d      	ldr	r1, [pc, #244]	; (8005494 <HAL_RCC_OscConfig+0x264>)
 80053a0:	4313      	orrs	r3, r2
 80053a2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80053a4:	e044      	b.n	8005430 <HAL_RCC_OscConfig+0x200>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	68db      	ldr	r3, [r3, #12]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d02a      	beq.n	8005404 <HAL_RCC_OscConfig+0x1d4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80053ae:	4b3a      	ldr	r3, [pc, #232]	; (8005498 <HAL_RCC_OscConfig+0x268>)
 80053b0:	2201      	movs	r2, #1
 80053b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053b4:	f7fe fb5a 	bl	8003a6c <HAL_GetTick>
 80053b8:	6378      	str	r0, [r7, #52]	; 0x34

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053ba:	e008      	b.n	80053ce <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80053bc:	f7fe fb56 	bl	8003a6c <HAL_GetTick>
 80053c0:	4602      	mov	r2, r0
 80053c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053c4:	1ad3      	subs	r3, r2, r3
 80053c6:	2b02      	cmp	r3, #2
 80053c8:	d901      	bls.n	80053ce <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80053ca:	2303      	movs	r3, #3
 80053cc:	e17e      	b.n	80056cc <HAL_RCC_OscConfig+0x49c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053ce:	4b31      	ldr	r3, [pc, #196]	; (8005494 <HAL_RCC_OscConfig+0x264>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f003 0302 	and.w	r3, r3, #2
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d0f0      	beq.n	80053bc <HAL_RCC_OscConfig+0x18c>
          }       
        } 
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053da:	4b2e      	ldr	r3, [pc, #184]	; (8005494 <HAL_RCC_OscConfig+0x264>)
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6919      	ldr	r1, [r3, #16]
 80053e6:	23f8      	movs	r3, #248	; 0xf8
 80053e8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053ec:	fa93 f3a3 	rbit	r3, r3
 80053f0:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80053f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053f4:	fab3 f383 	clz	r3, r3
 80053f8:	fa01 f303 	lsl.w	r3, r1, r3
 80053fc:	4925      	ldr	r1, [pc, #148]	; (8005494 <HAL_RCC_OscConfig+0x264>)
 80053fe:	4313      	orrs	r3, r2
 8005400:	600b      	str	r3, [r1, #0]
 8005402:	e015      	b.n	8005430 <HAL_RCC_OscConfig+0x200>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005404:	4b24      	ldr	r3, [pc, #144]	; (8005498 <HAL_RCC_OscConfig+0x268>)
 8005406:	2200      	movs	r2, #0
 8005408:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800540a:	f7fe fb2f 	bl	8003a6c <HAL_GetTick>
 800540e:	6378      	str	r0, [r7, #52]	; 0x34
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005410:	e008      	b.n	8005424 <HAL_RCC_OscConfig+0x1f4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005412:	f7fe fb2b 	bl	8003a6c <HAL_GetTick>
 8005416:	4602      	mov	r2, r0
 8005418:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800541a:	1ad3      	subs	r3, r2, r3
 800541c:	2b02      	cmp	r3, #2
 800541e:	d901      	bls.n	8005424 <HAL_RCC_OscConfig+0x1f4>
          {
            return HAL_TIMEOUT;
 8005420:	2303      	movs	r3, #3
 8005422:	e153      	b.n	80056cc <HAL_RCC_OscConfig+0x49c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005424:	4b1b      	ldr	r3, [pc, #108]	; (8005494 <HAL_RCC_OscConfig+0x264>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f003 0302 	and.w	r3, r3, #2
 800542c:	2b00      	cmp	r3, #0
 800542e:	d1f0      	bne.n	8005412 <HAL_RCC_OscConfig+0x1e2>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f003 0308 	and.w	r3, r3, #8
 8005438:	2b00      	cmp	r3, #0
 800543a:	d037      	beq.n	80054ac <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	695b      	ldr	r3, [r3, #20]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d016      	beq.n	8005472 <HAL_RCC_OscConfig+0x242>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005444:	4b15      	ldr	r3, [pc, #84]	; (800549c <HAL_RCC_OscConfig+0x26c>)
 8005446:	2201      	movs	r2, #1
 8005448:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800544a:	f7fe fb0f 	bl	8003a6c <HAL_GetTick>
 800544e:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005450:	e008      	b.n	8005464 <HAL_RCC_OscConfig+0x234>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005452:	f7fe fb0b 	bl	8003a6c <HAL_GetTick>
 8005456:	4602      	mov	r2, r0
 8005458:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800545a:	1ad3      	subs	r3, r2, r3
 800545c:	2b02      	cmp	r3, #2
 800545e:	d901      	bls.n	8005464 <HAL_RCC_OscConfig+0x234>
        {
          return HAL_TIMEOUT;
 8005460:	2303      	movs	r3, #3
 8005462:	e133      	b.n	80056cc <HAL_RCC_OscConfig+0x49c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005464:	4b0b      	ldr	r3, [pc, #44]	; (8005494 <HAL_RCC_OscConfig+0x264>)
 8005466:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005468:	f003 0302 	and.w	r3, r3, #2
 800546c:	2b00      	cmp	r3, #0
 800546e:	d0f0      	beq.n	8005452 <HAL_RCC_OscConfig+0x222>
 8005470:	e01c      	b.n	80054ac <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005472:	4b0a      	ldr	r3, [pc, #40]	; (800549c <HAL_RCC_OscConfig+0x26c>)
 8005474:	2200      	movs	r2, #0
 8005476:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005478:	f7fe faf8 	bl	8003a6c <HAL_GetTick>
 800547c:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800547e:	e00f      	b.n	80054a0 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005480:	f7fe faf4 	bl	8003a6c <HAL_GetTick>
 8005484:	4602      	mov	r2, r0
 8005486:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005488:	1ad3      	subs	r3, r2, r3
 800548a:	2b02      	cmp	r3, #2
 800548c:	d908      	bls.n	80054a0 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 800548e:	2303      	movs	r3, #3
 8005490:	e11c      	b.n	80056cc <HAL_RCC_OscConfig+0x49c>
 8005492:	bf00      	nop
 8005494:	40023800 	.word	0x40023800
 8005498:	42470000 	.word	0x42470000
 800549c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80054a0:	4b8c      	ldr	r3, [pc, #560]	; (80056d4 <HAL_RCC_OscConfig+0x4a4>)
 80054a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80054a4:	f003 0302 	and.w	r3, r3, #2
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d1e9      	bne.n	8005480 <HAL_RCC_OscConfig+0x250>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f003 0304 	and.w	r3, r3, #4
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d07d      	beq.n	80055b4 <HAL_RCC_OscConfig+0x384>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80054b8:	2300      	movs	r3, #0
 80054ba:	60bb      	str	r3, [r7, #8]
 80054bc:	4b85      	ldr	r3, [pc, #532]	; (80056d4 <HAL_RCC_OscConfig+0x4a4>)
 80054be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054c0:	4a84      	ldr	r2, [pc, #528]	; (80056d4 <HAL_RCC_OscConfig+0x4a4>)
 80054c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054c6:	6413      	str	r3, [r2, #64]	; 0x40
 80054c8:	4b82      	ldr	r3, [pc, #520]	; (80056d4 <HAL_RCC_OscConfig+0x4a4>)
 80054ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054d0:	60bb      	str	r3, [r7, #8]
 80054d2:	68bb      	ldr	r3, [r7, #8]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80054d4:	4b80      	ldr	r3, [pc, #512]	; (80056d8 <HAL_RCC_OscConfig+0x4a8>)
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4a7f      	ldr	r2, [pc, #508]	; (80056d8 <HAL_RCC_OscConfig+0x4a8>)
 80054da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054de:	6013      	str	r3, [r2, #0]
    
    /* Wait for Backup domain Write protection enable */
    tickstart = HAL_GetTick();
 80054e0:	f7fe fac4 	bl	8003a6c <HAL_GetTick>
 80054e4:	6378      	str	r0, [r7, #52]	; 0x34
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80054e6:	e008      	b.n	80054fa <HAL_RCC_OscConfig+0x2ca>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80054e8:	f7fe fac0 	bl	8003a6c <HAL_GetTick>
 80054ec:	4602      	mov	r2, r0
 80054ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054f0:	1ad3      	subs	r3, r2, r3
 80054f2:	2b02      	cmp	r3, #2
 80054f4:	d901      	bls.n	80054fa <HAL_RCC_OscConfig+0x2ca>
      {
        return HAL_TIMEOUT;
 80054f6:	2303      	movs	r3, #3
 80054f8:	e0e8      	b.n	80056cc <HAL_RCC_OscConfig+0x49c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80054fa:	4b77      	ldr	r3, [pc, #476]	; (80056d8 <HAL_RCC_OscConfig+0x4a8>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005502:	2b00      	cmp	r3, #0
 8005504:	d0f0      	beq.n	80054e8 <HAL_RCC_OscConfig+0x2b8>
      }      
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	689b      	ldr	r3, [r3, #8]
 800550a:	2b01      	cmp	r3, #1
 800550c:	d106      	bne.n	800551c <HAL_RCC_OscConfig+0x2ec>
 800550e:	4b71      	ldr	r3, [pc, #452]	; (80056d4 <HAL_RCC_OscConfig+0x4a4>)
 8005510:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005512:	4a70      	ldr	r2, [pc, #448]	; (80056d4 <HAL_RCC_OscConfig+0x4a4>)
 8005514:	f043 0301 	orr.w	r3, r3, #1
 8005518:	6713      	str	r3, [r2, #112]	; 0x70
 800551a:	e01c      	b.n	8005556 <HAL_RCC_OscConfig+0x326>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	689b      	ldr	r3, [r3, #8]
 8005520:	2b05      	cmp	r3, #5
 8005522:	d10c      	bne.n	800553e <HAL_RCC_OscConfig+0x30e>
 8005524:	4b6b      	ldr	r3, [pc, #428]	; (80056d4 <HAL_RCC_OscConfig+0x4a4>)
 8005526:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005528:	4a6a      	ldr	r2, [pc, #424]	; (80056d4 <HAL_RCC_OscConfig+0x4a4>)
 800552a:	f043 0304 	orr.w	r3, r3, #4
 800552e:	6713      	str	r3, [r2, #112]	; 0x70
 8005530:	4b68      	ldr	r3, [pc, #416]	; (80056d4 <HAL_RCC_OscConfig+0x4a4>)
 8005532:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005534:	4a67      	ldr	r2, [pc, #412]	; (80056d4 <HAL_RCC_OscConfig+0x4a4>)
 8005536:	f043 0301 	orr.w	r3, r3, #1
 800553a:	6713      	str	r3, [r2, #112]	; 0x70
 800553c:	e00b      	b.n	8005556 <HAL_RCC_OscConfig+0x326>
 800553e:	4b65      	ldr	r3, [pc, #404]	; (80056d4 <HAL_RCC_OscConfig+0x4a4>)
 8005540:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005542:	4a64      	ldr	r2, [pc, #400]	; (80056d4 <HAL_RCC_OscConfig+0x4a4>)
 8005544:	f023 0301 	bic.w	r3, r3, #1
 8005548:	6713      	str	r3, [r2, #112]	; 0x70
 800554a:	4b62      	ldr	r3, [pc, #392]	; (80056d4 <HAL_RCC_OscConfig+0x4a4>)
 800554c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800554e:	4a61      	ldr	r2, [pc, #388]	; (80056d4 <HAL_RCC_OscConfig+0x4a4>)
 8005550:	f023 0304 	bic.w	r3, r3, #4
 8005554:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	689b      	ldr	r3, [r3, #8]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d015      	beq.n	800558a <HAL_RCC_OscConfig+0x35a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800555e:	f7fe fa85 	bl	8003a6c <HAL_GetTick>
 8005562:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005564:	e00a      	b.n	800557c <HAL_RCC_OscConfig+0x34c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005566:	f7fe fa81 	bl	8003a6c <HAL_GetTick>
 800556a:	4602      	mov	r2, r0
 800556c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800556e:	1ad3      	subs	r3, r2, r3
 8005570:	f241 3288 	movw	r2, #5000	; 0x1388
 8005574:	4293      	cmp	r3, r2
 8005576:	d901      	bls.n	800557c <HAL_RCC_OscConfig+0x34c>
        {
          return HAL_TIMEOUT;
 8005578:	2303      	movs	r3, #3
 800557a:	e0a7      	b.n	80056cc <HAL_RCC_OscConfig+0x49c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800557c:	4b55      	ldr	r3, [pc, #340]	; (80056d4 <HAL_RCC_OscConfig+0x4a4>)
 800557e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005580:	f003 0302 	and.w	r3, r3, #2
 8005584:	2b00      	cmp	r3, #0
 8005586:	d0ee      	beq.n	8005566 <HAL_RCC_OscConfig+0x336>
 8005588:	e014      	b.n	80055b4 <HAL_RCC_OscConfig+0x384>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800558a:	f7fe fa6f 	bl	8003a6c <HAL_GetTick>
 800558e:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005590:	e00a      	b.n	80055a8 <HAL_RCC_OscConfig+0x378>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005592:	f7fe fa6b 	bl	8003a6c <HAL_GetTick>
 8005596:	4602      	mov	r2, r0
 8005598:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800559a:	1ad3      	subs	r3, r2, r3
 800559c:	f241 3288 	movw	r2, #5000	; 0x1388
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d901      	bls.n	80055a8 <HAL_RCC_OscConfig+0x378>
        {
          return HAL_TIMEOUT;
 80055a4:	2303      	movs	r3, #3
 80055a6:	e091      	b.n	80056cc <HAL_RCC_OscConfig+0x49c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055a8:	4b4a      	ldr	r3, [pc, #296]	; (80056d4 <HAL_RCC_OscConfig+0x4a4>)
 80055aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055ac:	f003 0302 	and.w	r3, r3, #2
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d1ee      	bne.n	8005592 <HAL_RCC_OscConfig+0x362>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	699b      	ldr	r3, [r3, #24]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	f000 8086 	beq.w	80056ca <HAL_RCC_OscConfig+0x49a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80055be:	4b45      	ldr	r3, [pc, #276]	; (80056d4 <HAL_RCC_OscConfig+0x4a4>)
 80055c0:	689b      	ldr	r3, [r3, #8]
 80055c2:	f003 030c 	and.w	r3, r3, #12
 80055c6:	2b08      	cmp	r3, #8
 80055c8:	d07d      	beq.n	80056c6 <HAL_RCC_OscConfig+0x496>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	699b      	ldr	r3, [r3, #24]
 80055ce:	2b02      	cmp	r3, #2
 80055d0:	d162      	bne.n	8005698 <HAL_RCC_OscConfig+0x468>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80055d2:	4b42      	ldr	r3, [pc, #264]	; (80056dc <HAL_RCC_OscConfig+0x4ac>)
 80055d4:	2200      	movs	r2, #0
 80055d6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055d8:	f7fe fa48 	bl	8003a6c <HAL_GetTick>
 80055dc:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80055de:	e008      	b.n	80055f2 <HAL_RCC_OscConfig+0x3c2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055e0:	f7fe fa44 	bl	8003a6c <HAL_GetTick>
 80055e4:	4602      	mov	r2, r0
 80055e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055e8:	1ad3      	subs	r3, r2, r3
 80055ea:	2b02      	cmp	r3, #2
 80055ec:	d901      	bls.n	80055f2 <HAL_RCC_OscConfig+0x3c2>
          {
            return HAL_TIMEOUT;
 80055ee:	2303      	movs	r3, #3
 80055f0:	e06c      	b.n	80056cc <HAL_RCC_OscConfig+0x49c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80055f2:	4b38      	ldr	r3, [pc, #224]	; (80056d4 <HAL_RCC_OscConfig+0x4a4>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d1f0      	bne.n	80055e0 <HAL_RCC_OscConfig+0x3b0>
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	69da      	ldr	r2, [r3, #28]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6a1b      	ldr	r3, [r3, #32]
 8005606:	431a      	orrs	r2, r3
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800560c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005610:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005612:	693b      	ldr	r3, [r7, #16]
 8005614:	fa93 f3a3 	rbit	r3, r3
 8005618:	60fb      	str	r3, [r7, #12]
  return(result);
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	fab3 f383 	clz	r3, r3
 8005620:	fa01 f303 	lsl.w	r3, r1, r3
 8005624:	431a      	orrs	r2, r3
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800562a:	085b      	lsrs	r3, r3, #1
 800562c:	1e59      	subs	r1, r3, #1
 800562e:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8005632:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005634:	69bb      	ldr	r3, [r7, #24]
 8005636:	fa93 f3a3 	rbit	r3, r3
 800563a:	617b      	str	r3, [r7, #20]
  return(result);
 800563c:	697b      	ldr	r3, [r7, #20]
 800563e:	fab3 f383 	clz	r3, r3
 8005642:	fa01 f303 	lsl.w	r3, r1, r3
 8005646:	431a      	orrs	r2, r3
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800564c:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 8005650:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005652:	6a3b      	ldr	r3, [r7, #32]
 8005654:	fa93 f3a3 	rbit	r3, r3
 8005658:	61fb      	str	r3, [r7, #28]
  return(result);
 800565a:	69fb      	ldr	r3, [r7, #28]
 800565c:	fab3 f383 	clz	r3, r3
 8005660:	fa01 f303 	lsl.w	r3, r1, r3
 8005664:	491b      	ldr	r1, [pc, #108]	; (80056d4 <HAL_RCC_OscConfig+0x4a4>)
 8005666:	4313      	orrs	r3, r2
 8005668:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN))             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800566a:	4b1c      	ldr	r3, [pc, #112]	; (80056dc <HAL_RCC_OscConfig+0x4ac>)
 800566c:	2201      	movs	r2, #1
 800566e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005670:	f7fe f9fc 	bl	8003a6c <HAL_GetTick>
 8005674:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005676:	e008      	b.n	800568a <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005678:	f7fe f9f8 	bl	8003a6c <HAL_GetTick>
 800567c:	4602      	mov	r2, r0
 800567e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005680:	1ad3      	subs	r3, r2, r3
 8005682:	2b02      	cmp	r3, #2
 8005684:	d901      	bls.n	800568a <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8005686:	2303      	movs	r3, #3
 8005688:	e020      	b.n	80056cc <HAL_RCC_OscConfig+0x49c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800568a:	4b12      	ldr	r3, [pc, #72]	; (80056d4 <HAL_RCC_OscConfig+0x4a4>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005692:	2b00      	cmp	r3, #0
 8005694:	d0f0      	beq.n	8005678 <HAL_RCC_OscConfig+0x448>
 8005696:	e018      	b.n	80056ca <HAL_RCC_OscConfig+0x49a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005698:	4b10      	ldr	r3, [pc, #64]	; (80056dc <HAL_RCC_OscConfig+0x4ac>)
 800569a:	2200      	movs	r2, #0
 800569c:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800569e:	f7fe f9e5 	bl	8003a6c <HAL_GetTick>
 80056a2:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056a4:	e008      	b.n	80056b8 <HAL_RCC_OscConfig+0x488>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80056a6:	f7fe f9e1 	bl	8003a6c <HAL_GetTick>
 80056aa:	4602      	mov	r2, r0
 80056ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056ae:	1ad3      	subs	r3, r2, r3
 80056b0:	2b02      	cmp	r3, #2
 80056b2:	d901      	bls.n	80056b8 <HAL_RCC_OscConfig+0x488>
          {
            return HAL_TIMEOUT;
 80056b4:	2303      	movs	r3, #3
 80056b6:	e009      	b.n	80056cc <HAL_RCC_OscConfig+0x49c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056b8:	4b06      	ldr	r3, [pc, #24]	; (80056d4 <HAL_RCC_OscConfig+0x4a4>)
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d1f0      	bne.n	80056a6 <HAL_RCC_OscConfig+0x476>
 80056c4:	e001      	b.n	80056ca <HAL_RCC_OscConfig+0x49a>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80056c6:	2301      	movs	r3, #1
 80056c8:	e000      	b.n	80056cc <HAL_RCC_OscConfig+0x49c>
    }
  }
  return HAL_OK;
 80056ca:	2300      	movs	r3, #0
}
 80056cc:	4618      	mov	r0, r3
 80056ce:	3738      	adds	r7, #56	; 0x38
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bd80      	pop	{r7, pc}
 80056d4:	40023800 	.word	0x40023800
 80056d8:	40007000 	.word	0x40007000
 80056dc:	42470060 	.word	0x42470060

080056e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b086      	sub	sp, #24
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
 80056e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;   
 80056ea:	2300      	movs	r3, #0
 80056ec:	617b      	str	r3, [r7, #20]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80056ee:	4b81      	ldr	r3, [pc, #516]	; (80058f4 <HAL_RCC_ClockConfig+0x214>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f003 030f 	and.w	r3, r3, #15
 80056f6:	683a      	ldr	r2, [r7, #0]
 80056f8:	429a      	cmp	r2, r3
 80056fa:	d90c      	bls.n	8005716 <HAL_RCC_ClockConfig+0x36>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056fc:	4b7d      	ldr	r3, [pc, #500]	; (80058f4 <HAL_RCC_ClockConfig+0x214>)
 80056fe:	683a      	ldr	r2, [r7, #0]
 8005700:	b2d2      	uxtb	r2, r2
 8005702:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005704:	4b7b      	ldr	r3, [pc, #492]	; (80058f4 <HAL_RCC_ClockConfig+0x214>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f003 030f 	and.w	r3, r3, #15
 800570c:	683a      	ldr	r2, [r7, #0]
 800570e:	429a      	cmp	r2, r3
 8005710:	d001      	beq.n	8005716 <HAL_RCC_ClockConfig+0x36>
    {
      return HAL_ERROR;
 8005712:	2301      	movs	r3, #1
 8005714:	e0ea      	b.n	80058ec <HAL_RCC_ClockConfig+0x20c>
    }
  }
 
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f003 0302 	and.w	r3, r3, #2
 800571e:	2b00      	cmp	r3, #0
 8005720:	d008      	beq.n	8005734 <HAL_RCC_ClockConfig+0x54>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005722:	4b75      	ldr	r3, [pc, #468]	; (80058f8 <HAL_RCC_ClockConfig+0x218>)
 8005724:	689b      	ldr	r3, [r3, #8]
 8005726:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	689b      	ldr	r3, [r3, #8]
 800572e:	4972      	ldr	r1, [pc, #456]	; (80058f8 <HAL_RCC_ClockConfig+0x218>)
 8005730:	4313      	orrs	r3, r2
 8005732:	608b      	str	r3, [r1, #8]
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f003 0301 	and.w	r3, r3, #1
 800573c:	2b00      	cmp	r3, #0
 800573e:	f000 8086 	beq.w	800584e <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	685b      	ldr	r3, [r3, #4]
 8005746:	2b01      	cmp	r3, #1
 8005748:	d107      	bne.n	800575a <HAL_RCC_ClockConfig+0x7a>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800574a:	4b6b      	ldr	r3, [pc, #428]	; (80058f8 <HAL_RCC_ClockConfig+0x218>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005752:	2b00      	cmp	r3, #0
 8005754:	d119      	bne.n	800578a <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 8005756:	2301      	movs	r3, #1
 8005758:	e0c8      	b.n	80058ec <HAL_RCC_ClockConfig+0x20c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	685b      	ldr	r3, [r3, #4]
 800575e:	2b02      	cmp	r3, #2
 8005760:	d003      	beq.n	800576a <HAL_RCC_ClockConfig+0x8a>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8005766:	2b03      	cmp	r3, #3
 8005768:	d107      	bne.n	800577a <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800576a:	4b63      	ldr	r3, [pc, #396]	; (80058f8 <HAL_RCC_ClockConfig+0x218>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005772:	2b00      	cmp	r3, #0
 8005774:	d109      	bne.n	800578a <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 8005776:	2301      	movs	r3, #1
 8005778:	e0b8      	b.n	80058ec <HAL_RCC_ClockConfig+0x20c>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800577a:	4b5f      	ldr	r3, [pc, #380]	; (80058f8 <HAL_RCC_ClockConfig+0x218>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f003 0302 	and.w	r3, r3, #2
 8005782:	2b00      	cmp	r3, #0
 8005784:	d101      	bne.n	800578a <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 8005786:	2301      	movs	r3, #1
 8005788:	e0b0      	b.n	80058ec <HAL_RCC_ClockConfig+0x20c>
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800578a:	4b5b      	ldr	r3, [pc, #364]	; (80058f8 <HAL_RCC_ClockConfig+0x218>)
 800578c:	689b      	ldr	r3, [r3, #8]
 800578e:	f023 0203 	bic.w	r2, r3, #3
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	685b      	ldr	r3, [r3, #4]
 8005796:	4958      	ldr	r1, [pc, #352]	; (80058f8 <HAL_RCC_ClockConfig+0x218>)
 8005798:	4313      	orrs	r3, r2
 800579a:	608b      	str	r3, [r1, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800579c:	f7fe f966 	bl	8003a6c <HAL_GetTick>
 80057a0:	6178      	str	r0, [r7, #20]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	685b      	ldr	r3, [r3, #4]
 80057a6:	2b01      	cmp	r3, #1
 80057a8:	d112      	bne.n	80057d0 <HAL_RCC_ClockConfig+0xf0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80057aa:	e00a      	b.n	80057c2 <HAL_RCC_ClockConfig+0xe2>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80057ac:	f7fe f95e 	bl	8003a6c <HAL_GetTick>
 80057b0:	4602      	mov	r2, r0
 80057b2:	697b      	ldr	r3, [r7, #20]
 80057b4:	1ad3      	subs	r3, r2, r3
 80057b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d901      	bls.n	80057c2 <HAL_RCC_ClockConfig+0xe2>
        {
          return HAL_TIMEOUT;
 80057be:	2303      	movs	r3, #3
 80057c0:	e094      	b.n	80058ec <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80057c2:	4b4d      	ldr	r3, [pc, #308]	; (80058f8 <HAL_RCC_ClockConfig+0x218>)
 80057c4:	689b      	ldr	r3, [r3, #8]
 80057c6:	f003 030c 	and.w	r3, r3, #12
 80057ca:	2b04      	cmp	r3, #4
 80057cc:	d1ee      	bne.n	80057ac <HAL_RCC_ClockConfig+0xcc>
 80057ce:	e03e      	b.n	800584e <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	685b      	ldr	r3, [r3, #4]
 80057d4:	2b02      	cmp	r3, #2
 80057d6:	d112      	bne.n	80057fe <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80057d8:	e00a      	b.n	80057f0 <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80057da:	f7fe f947 	bl	8003a6c <HAL_GetTick>
 80057de:	4602      	mov	r2, r0
 80057e0:	697b      	ldr	r3, [r7, #20]
 80057e2:	1ad3      	subs	r3, r2, r3
 80057e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d901      	bls.n	80057f0 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 80057ec:	2303      	movs	r3, #3
 80057ee:	e07d      	b.n	80058ec <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80057f0:	4b41      	ldr	r3, [pc, #260]	; (80058f8 <HAL_RCC_ClockConfig+0x218>)
 80057f2:	689b      	ldr	r3, [r3, #8]
 80057f4:	f003 030c 	and.w	r3, r3, #12
 80057f8:	2b08      	cmp	r3, #8
 80057fa:	d1ee      	bne.n	80057da <HAL_RCC_ClockConfig+0xfa>
 80057fc:	e027      	b.n	800584e <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	685b      	ldr	r3, [r3, #4]
 8005802:	2b03      	cmp	r3, #3
 8005804:	d11d      	bne.n	8005842 <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 8005806:	e00a      	b.n	800581e <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005808:	f7fe f930 	bl	8003a6c <HAL_GetTick>
 800580c:	4602      	mov	r2, r0
 800580e:	697b      	ldr	r3, [r7, #20]
 8005810:	1ad3      	subs	r3, r2, r3
 8005812:	f241 3288 	movw	r2, #5000	; 0x1388
 8005816:	4293      	cmp	r3, r2
 8005818:	d901      	bls.n	800581e <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 800581a:	2303      	movs	r3, #3
 800581c:	e066      	b.n	80058ec <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 800581e:	4b36      	ldr	r3, [pc, #216]	; (80058f8 <HAL_RCC_ClockConfig+0x218>)
 8005820:	689b      	ldr	r3, [r3, #8]
 8005822:	f003 030c 	and.w	r3, r3, #12
 8005826:	2b0c      	cmp	r3, #12
 8005828:	d1ee      	bne.n	8005808 <HAL_RCC_ClockConfig+0x128>
 800582a:	e010      	b.n	800584e <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800582c:	f7fe f91e 	bl	8003a6c <HAL_GetTick>
 8005830:	4602      	mov	r2, r0
 8005832:	697b      	ldr	r3, [r7, #20]
 8005834:	1ad3      	subs	r3, r2, r3
 8005836:	f241 3288 	movw	r2, #5000	; 0x1388
 800583a:	4293      	cmp	r3, r2
 800583c:	d901      	bls.n	8005842 <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 800583e:	2303      	movs	r3, #3
 8005840:	e054      	b.n	80058ec <HAL_RCC_ClockConfig+0x20c>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005842:	4b2d      	ldr	r3, [pc, #180]	; (80058f8 <HAL_RCC_ClockConfig+0x218>)
 8005844:	689b      	ldr	r3, [r3, #8]
 8005846:	f003 030c 	and.w	r3, r3, #12
 800584a:	2b00      	cmp	r3, #0
 800584c:	d1ee      	bne.n	800582c <HAL_RCC_ClockConfig+0x14c>
      }
    }
  }    
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800584e:	4b29      	ldr	r3, [pc, #164]	; (80058f4 <HAL_RCC_ClockConfig+0x214>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f003 030f 	and.w	r3, r3, #15
 8005856:	683a      	ldr	r2, [r7, #0]
 8005858:	429a      	cmp	r2, r3
 800585a:	d20c      	bcs.n	8005876 <HAL_RCC_ClockConfig+0x196>
  { 
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800585c:	4b25      	ldr	r3, [pc, #148]	; (80058f4 <HAL_RCC_ClockConfig+0x214>)
 800585e:	683a      	ldr	r2, [r7, #0]
 8005860:	b2d2      	uxtb	r2, r2
 8005862:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005864:	4b23      	ldr	r3, [pc, #140]	; (80058f4 <HAL_RCC_ClockConfig+0x214>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f003 030f 	and.w	r3, r3, #15
 800586c:	683a      	ldr	r2, [r7, #0]
 800586e:	429a      	cmp	r2, r3
 8005870:	d001      	beq.n	8005876 <HAL_RCC_ClockConfig+0x196>
    {
      return HAL_ERROR;
 8005872:	2301      	movs	r3, #1
 8005874:	e03a      	b.n	80058ec <HAL_RCC_ClockConfig+0x20c>
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f003 0304 	and.w	r3, r3, #4
 800587e:	2b00      	cmp	r3, #0
 8005880:	d008      	beq.n	8005894 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005882:	4b1d      	ldr	r3, [pc, #116]	; (80058f8 <HAL_RCC_ClockConfig+0x218>)
 8005884:	689b      	ldr	r3, [r3, #8]
 8005886:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	68db      	ldr	r3, [r3, #12]
 800588e:	491a      	ldr	r1, [pc, #104]	; (80058f8 <HAL_RCC_ClockConfig+0x218>)
 8005890:	4313      	orrs	r3, r2
 8005892:	608b      	str	r3, [r1, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f003 0308 	and.w	r3, r3, #8
 800589c:	2b00      	cmp	r3, #0
 800589e:	d009      	beq.n	80058b4 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80058a0:	4b15      	ldr	r3, [pc, #84]	; (80058f8 <HAL_RCC_ClockConfig+0x218>)
 80058a2:	689b      	ldr	r3, [r3, #8]
 80058a4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	691b      	ldr	r3, [r3, #16]
 80058ac:	00db      	lsls	r3, r3, #3
 80058ae:	4912      	ldr	r1, [pc, #72]	; (80058f8 <HAL_RCC_ClockConfig+0x218>)
 80058b0:	4313      	orrs	r3, r2
 80058b2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 80058b4:	f000 f826 	bl	8005904 <HAL_RCC_GetSysClockFreq>
 80058b8:	4601      	mov	r1, r0
 80058ba:	4b0f      	ldr	r3, [pc, #60]	; (80058f8 <HAL_RCC_ClockConfig+0x218>)
 80058bc:	689b      	ldr	r3, [r3, #8]
 80058be:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80058c2:	23f0      	movs	r3, #240	; 0xf0
 80058c4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058c6:	693b      	ldr	r3, [r7, #16]
 80058c8:	fa93 f3a3 	rbit	r3, r3
 80058cc:	60fb      	str	r3, [r7, #12]
  return(result);
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	fab3 f383 	clz	r3, r3
 80058d4:	fa22 f303 	lsr.w	r3, r2, r3
 80058d8:	4a08      	ldr	r2, [pc, #32]	; (80058fc <HAL_RCC_ClockConfig+0x21c>)
 80058da:	5cd3      	ldrb	r3, [r2, r3]
 80058dc:	fa21 f303 	lsr.w	r3, r1, r3
 80058e0:	4a07      	ldr	r2, [pc, #28]	; (8005900 <HAL_RCC_ClockConfig+0x220>)
 80058e2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80058e4:	200f      	movs	r0, #15
 80058e6:	f004 fc3f 	bl	800a168 <HAL_InitTick>
  
  return HAL_OK;
 80058ea:	2300      	movs	r3, #0
}
 80058ec:	4618      	mov	r0, r3
 80058ee:	3718      	adds	r7, #24
 80058f0:	46bd      	mov	sp, r7
 80058f2:	bd80      	pop	{r7, pc}
 80058f4:	40023c00 	.word	0x40023c00
 80058f8:	40023800 	.word	0x40023800
 80058fc:	080103c0 	.word	0x080103c0
 8005900:	20000014 	.word	0x20000014

08005904 <HAL_RCC_GetSysClockFreq>:
  *         
  *               
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005904:	b480      	push	{r7}
 8005906:	b08b      	sub	sp, #44	; 0x2c
 8005908:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800590a:	2300      	movs	r3, #0
 800590c:	61fb      	str	r3, [r7, #28]
 800590e:	2300      	movs	r3, #0
 8005910:	627b      	str	r3, [r7, #36]	; 0x24
 8005912:	2300      	movs	r3, #0
 8005914:	61bb      	str	r3, [r7, #24]
  uint32_t sysclockfreq = 0U;
 8005916:	2300      	movs	r3, #0
 8005918:	623b      	str	r3, [r7, #32]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800591a:	4b38      	ldr	r3, [pc, #224]	; (80059fc <HAL_RCC_GetSysClockFreq+0xf8>)
 800591c:	689b      	ldr	r3, [r3, #8]
 800591e:	f003 030c 	and.w	r3, r3, #12
 8005922:	2b08      	cmp	r3, #8
 8005924:	d00c      	beq.n	8005940 <HAL_RCC_GetSysClockFreq+0x3c>
 8005926:	2b08      	cmp	r3, #8
 8005928:	d85d      	bhi.n	80059e6 <HAL_RCC_GetSysClockFreq+0xe2>
 800592a:	2b00      	cmp	r3, #0
 800592c:	d002      	beq.n	8005934 <HAL_RCC_GetSysClockFreq+0x30>
 800592e:	2b04      	cmp	r3, #4
 8005930:	d003      	beq.n	800593a <HAL_RCC_GetSysClockFreq+0x36>
 8005932:	e058      	b.n	80059e6 <HAL_RCC_GetSysClockFreq+0xe2>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005934:	4b32      	ldr	r3, [pc, #200]	; (8005a00 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005936:	623b      	str	r3, [r7, #32]
       break;
 8005938:	e058      	b.n	80059ec <HAL_RCC_GetSysClockFreq+0xe8>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800593a:	4b31      	ldr	r3, [pc, #196]	; (8005a00 <HAL_RCC_GetSysClockFreq+0xfc>)
 800593c:	623b      	str	r3, [r7, #32]
      break;
 800593e:	e055      	b.n	80059ec <HAL_RCC_GetSysClockFreq+0xe8>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005940:	4b2e      	ldr	r3, [pc, #184]	; (80059fc <HAL_RCC_GetSysClockFreq+0xf8>)
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005948:	61fb      	str	r3, [r7, #28]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800594a:	4b2c      	ldr	r3, [pc, #176]	; (80059fc <HAL_RCC_GetSysClockFreq+0xf8>)
 800594c:	685b      	ldr	r3, [r3, #4]
 800594e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005952:	2b00      	cmp	r3, #0
 8005954:	d017      	beq.n	8005986 <HAL_RCC_GetSysClockFreq+0x82>
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8005956:	4a2a      	ldr	r2, [pc, #168]	; (8005a00 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005958:	69fb      	ldr	r3, [r7, #28]
 800595a:	fbb2 f2f3 	udiv	r2, r2, r3
 800595e:	4b27      	ldr	r3, [pc, #156]	; (80059fc <HAL_RCC_GetSysClockFreq+0xf8>)
 8005960:	6859      	ldr	r1, [r3, #4]
 8005962:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005966:	400b      	ands	r3, r1
 8005968:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 800596c:	6179      	str	r1, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800596e:	6979      	ldr	r1, [r7, #20]
 8005970:	fa91 f1a1 	rbit	r1, r1
 8005974:	6139      	str	r1, [r7, #16]
  return(result);
 8005976:	6939      	ldr	r1, [r7, #16]
 8005978:	fab1 f181 	clz	r1, r1
 800597c:	40cb      	lsrs	r3, r1
 800597e:	fb02 f303 	mul.w	r3, r2, r3
 8005982:	627b      	str	r3, [r7, #36]	; 0x24
 8005984:	e016      	b.n	80059b4 <HAL_RCC_GetSysClockFreq+0xb0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8005986:	4a1e      	ldr	r2, [pc, #120]	; (8005a00 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005988:	69fb      	ldr	r3, [r7, #28]
 800598a:	fbb2 f2f3 	udiv	r2, r2, r3
 800598e:	4b1b      	ldr	r3, [pc, #108]	; (80059fc <HAL_RCC_GetSysClockFreq+0xf8>)
 8005990:	6859      	ldr	r1, [r3, #4]
 8005992:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005996:	400b      	ands	r3, r1
 8005998:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 800599c:	60f9      	str	r1, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800599e:	68f9      	ldr	r1, [r7, #12]
 80059a0:	fa91 f1a1 	rbit	r1, r1
 80059a4:	60b9      	str	r1, [r7, #8]
  return(result);
 80059a6:	68b9      	ldr	r1, [r7, #8]
 80059a8:	fab1 f181 	clz	r1, r1
 80059ac:	40cb      	lsrs	r3, r1
 80059ae:	fb02 f303 	mul.w	r3, r2, r3
 80059b2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 80059b4:	4b11      	ldr	r3, [pc, #68]	; (80059fc <HAL_RCC_GetSysClockFreq+0xf8>)
 80059b6:	685b      	ldr	r3, [r3, #4]
 80059b8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80059bc:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80059c0:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	fa93 f3a3 	rbit	r3, r3
 80059c8:	603b      	str	r3, [r7, #0]
  return(result);
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	fab3 f383 	clz	r3, r3
 80059d0:	fa22 f303 	lsr.w	r3, r2, r3
 80059d4:	3301      	adds	r3, #1
 80059d6:	005b      	lsls	r3, r3, #1
 80059d8:	61bb      	str	r3, [r7, #24]
      
      sysclockfreq = pllvco/pllp;
 80059da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059dc:	69bb      	ldr	r3, [r7, #24]
 80059de:	fbb2 f3f3 	udiv	r3, r2, r3
 80059e2:	623b      	str	r3, [r7, #32]
      break;
 80059e4:	e002      	b.n	80059ec <HAL_RCC_GetSysClockFreq+0xe8>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80059e6:	4b06      	ldr	r3, [pc, #24]	; (8005a00 <HAL_RCC_GetSysClockFreq+0xfc>)
 80059e8:	623b      	str	r3, [r7, #32]
      break;
 80059ea:	bf00      	nop
    }
  }
  return sysclockfreq;
 80059ec:	6a3b      	ldr	r3, [r7, #32]
}
 80059ee:	4618      	mov	r0, r3
 80059f0:	372c      	adds	r7, #44	; 0x2c
 80059f2:	46bd      	mov	sp, r7
 80059f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f8:	4770      	bx	lr
 80059fa:	bf00      	nop
 80059fc:	40023800 	.word	0x40023800
 8005a00:	00f42400 	.word	0x00f42400

08005a04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005a04:	b480      	push	{r7}
 8005a06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005a08:	4b03      	ldr	r3, [pc, #12]	; (8005a18 <HAL_RCC_GetHCLKFreq+0x14>)
 8005a0a:	681b      	ldr	r3, [r3, #0]
}
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a14:	4770      	bx	lr
 8005a16:	bf00      	nop
 8005a18:	20000014 	.word	0x20000014

08005a1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b082      	sub	sp, #8
 8005a20:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8005a22:	f7ff ffef 	bl	8005a04 <HAL_RCC_GetHCLKFreq>
 8005a26:	4601      	mov	r1, r0
 8005a28:	4b0b      	ldr	r3, [pc, #44]	; (8005a58 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8005a2a:	689b      	ldr	r3, [r3, #8]
 8005a2c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005a30:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8005a34:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	fa93 f3a3 	rbit	r3, r3
 8005a3c:	603b      	str	r3, [r7, #0]
  return(result);
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	fab3 f383 	clz	r3, r3
 8005a44:	fa22 f303 	lsr.w	r3, r2, r3
 8005a48:	4a04      	ldr	r2, [pc, #16]	; (8005a5c <HAL_RCC_GetPCLK1Freq+0x40>)
 8005a4a:	5cd3      	ldrb	r3, [r2, r3]
 8005a4c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005a50:	4618      	mov	r0, r3
 8005a52:	3708      	adds	r7, #8
 8005a54:	46bd      	mov	sp, r7
 8005a56:	bd80      	pop	{r7, pc}
 8005a58:	40023800 	.word	0x40023800
 8005a5c:	080103d0 	.word	0x080103d0

08005a60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b082      	sub	sp, #8
 8005a64:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8005a66:	f7ff ffcd 	bl	8005a04 <HAL_RCC_GetHCLKFreq>
 8005a6a:	4601      	mov	r1, r0
 8005a6c:	4b0b      	ldr	r3, [pc, #44]	; (8005a9c <HAL_RCC_GetPCLK2Freq+0x3c>)
 8005a6e:	689b      	ldr	r3, [r3, #8]
 8005a70:	f403 4260 	and.w	r2, r3, #57344	; 0xe000
 8005a74:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8005a78:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	fa93 f3a3 	rbit	r3, r3
 8005a80:	603b      	str	r3, [r7, #0]
  return(result);
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	fab3 f383 	clz	r3, r3
 8005a88:	fa22 f303 	lsr.w	r3, r2, r3
 8005a8c:	4a04      	ldr	r2, [pc, #16]	; (8005aa0 <HAL_RCC_GetPCLK2Freq+0x40>)
 8005a8e:	5cd3      	ldrb	r3, [r2, r3]
 8005a90:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8005a94:	4618      	mov	r0, r3
 8005a96:	3708      	adds	r7, #8
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	bd80      	pop	{r7, pc}
 8005a9c:	40023800 	.word	0x40023800
 8005aa0:	080103d0 	.word	0x080103d0

08005aa4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b083      	sub	sp, #12
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
 8005aac:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	220f      	movs	r2, #15
 8005ab2:	601a      	str	r2, [r3, #0]
   
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005ab4:	4b12      	ldr	r3, [pc, #72]	; (8005b00 <HAL_RCC_GetClockConfig+0x5c>)
 8005ab6:	689b      	ldr	r3, [r3, #8]
 8005ab8:	f003 0203 	and.w	r2, r3, #3
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8005ac0:	4b0f      	ldr	r3, [pc, #60]	; (8005b00 <HAL_RCC_GetClockConfig+0x5c>)
 8005ac2:	689b      	ldr	r3, [r3, #8]
 8005ac4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8005acc:	4b0c      	ldr	r3, [pc, #48]	; (8005b00 <HAL_RCC_GetClockConfig+0x5c>)
 8005ace:	689b      	ldr	r3, [r3, #8]
 8005ad0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005ad8:	4b09      	ldr	r3, [pc, #36]	; (8005b00 <HAL_RCC_GetClockConfig+0x5c>)
 8005ada:	689b      	ldr	r3, [r3, #8]
 8005adc:	08db      	lsrs	r3, r3, #3
 8005ade:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8005ae6:	4b07      	ldr	r3, [pc, #28]	; (8005b04 <HAL_RCC_GetClockConfig+0x60>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f003 020f 	and.w	r2, r3, #15
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	601a      	str	r2, [r3, #0]
}
 8005af2:	bf00      	nop
 8005af4:	370c      	adds	r7, #12
 8005af6:	46bd      	mov	sp, r7
 8005af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afc:	4770      	bx	lr
 8005afe:	bf00      	nop
 8005b00:	40023800 	.word	0x40023800
 8005b04:	40023c00 	.word	0x40023c00

08005b08 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	b09c      	sub	sp, #112	; 0x70
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005b10:	2300      	movs	r3, #0
 8005b12:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t tmpreg1 = 0U;
 8005b14:	2300      	movs	r3, #0
 8005b16:	66bb      	str	r3, [r7, #104]	; 0x68
  
  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division   
     factor is common parameters for both peripherals */ 
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) || 
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f003 0301 	and.w	r3, r3, #1
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d106      	bne.n	8005b32 <HAL_RCCEx_PeriphCLKConfig+0x2a>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S))
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) || 
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	f000 8082 	beq.w	8005c36 <HAL_RCCEx_PeriphCLKConfig+0x12e>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
        
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();    
 8005b32:	4bac      	ldr	r3, [pc, #688]	; (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8005b34:	2200      	movs	r2, #0
 8005b36:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005b38:	f7fd ff98 	bl	8003a6c <HAL_GetTick>
 8005b3c:	66f8      	str	r0, [r7, #108]	; 0x6c
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005b3e:	e008      	b.n	8005b52 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005b40:	f7fd ff94 	bl	8003a6c <HAL_GetTick>
 8005b44:	4602      	mov	r2, r0
 8005b46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b48:	1ad3      	subs	r3, r2, r3
 8005b4a:	2b02      	cmp	r3, #2
 8005b4c:	d901      	bls.n	8005b52 <HAL_RCCEx_PeriphCLKConfig+0x4a>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005b4e:	2303      	movs	r3, #3
 8005b50:	e1eb      	b.n	8005f2a <HAL_RCCEx_PeriphCLKConfig+0x422>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005b52:	4ba5      	ldr	r3, [pc, #660]	; (8005de8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d1f0      	bne.n	8005b40 <HAL_RCCEx_PeriphCLKConfig+0x38>
    }
    
    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added   
      only for I2S configuration */     
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f003 0301 	and.w	r3, r3, #1
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d01e      	beq.n	8005ba8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	685a      	ldr	r2, [r3, #4]
 8005b6e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005b72:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b74:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005b76:	fa93 f3a3 	rbit	r3, r3
 8005b7a:	65bb      	str	r3, [r7, #88]	; 0x58
  return(result);
 8005b7c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005b7e:	fab3 f383 	clz	r3, r3
 8005b82:	409a      	lsls	r2, r3
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6899      	ldr	r1, [r3, #8]
 8005b88:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8005b8c:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b8e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005b90:	fa93 f3a3 	rbit	r3, r3
 8005b94:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8005b96:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005b98:	fab3 f383 	clz	r3, r3
 8005b9c:	fa01 f303 	lsl.w	r3, r1, r3
 8005ba0:	4991      	ldr	r1, [pc, #580]	; (8005de8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005ba2:	4313      	orrs	r3, r2
 8005ba4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }
  
    /*---------------------------- SAI configuration -------------------------*/ 
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must  
       be added only for SAI configuration */     
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f003 0302 	and.w	r3, r3, #2
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d02a      	beq.n	8005c0a <HAL_RCCEx_PeriphCLKConfig+0x102>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
      
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SR));
 8005bb4:	4b8c      	ldr	r3, [pc, #560]	; (8005de8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005bb6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005bba:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8005bbe:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8005bc2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bc4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005bc6:	fa93 f3a3 	rbit	r3, r3
 8005bca:	653b      	str	r3, [r7, #80]	; 0x50
  return(result);
 8005bcc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005bce:	fab3 f383 	clz	r3, r3
 8005bd2:	fa22 f303 	lsr.w	r3, r2, r3
 8005bd6:	66bb      	str	r3, [r7, #104]	; 0x68
      /* Configure the PLLI2S division factors */      
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	019a      	lsls	r2, r3, #6
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	68db      	ldr	r3, [r3, #12]
 8005be2:	061b      	lsls	r3, r3, #24
 8005be4:	431a      	orrs	r2, r3
 8005be6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005be8:	071b      	lsls	r3, r3, #28
 8005bea:	497f      	ldr	r1, [pc, #508]	; (8005de8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005bec:	4313      	orrs	r3, r2
 8005bee:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */ 
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005bf2:	4b7d      	ldr	r3, [pc, #500]	; (8005de8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005bf4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005bf8:	f023 021f 	bic.w	r2, r3, #31
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	69db      	ldr	r3, [r3, #28]
 8005c00:	3b01      	subs	r3, #1
 8005c02:	4979      	ldr	r1, [pc, #484]	; (8005de8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005c04:	4313      	orrs	r3, r2
 8005c06:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    
    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005c0a:	4b76      	ldr	r3, [pc, #472]	; (8005de4 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8005c0c:	2201      	movs	r2, #1
 8005c0e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005c10:	f7fd ff2c 	bl	8003a6c <HAL_GetTick>
 8005c14:	66f8      	str	r0, [r7, #108]	; 0x6c
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005c16:	e008      	b.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005c18:	f7fd ff28 	bl	8003a6c <HAL_GetTick>
 8005c1c:	4602      	mov	r2, r0
 8005c1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c20:	1ad3      	subs	r3, r2, r3
 8005c22:	2b02      	cmp	r3, #2
 8005c24:	d901      	bls.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005c26:	2303      	movs	r3, #3
 8005c28:	e17f      	b.n	8005f2a <HAL_RCCEx_PeriphCLKConfig+0x422>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005c2a:	4b6f      	ldr	r3, [pc, #444]	; (8005de8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d0f0      	beq.n	8005c18 <HAL_RCCEx_PeriphCLKConfig+0x110>
    
  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */ 
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) || 
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f003 0304 	and.w	r3, r3, #4
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d106      	bne.n	8005c50 <HAL_RCCEx_PeriphCLKConfig+0x148>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) || 
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	f000 80d7 	beq.w	8005dfe <HAL_RCCEx_PeriphCLKConfig+0x2f6>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
 
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE(); 
 8005c50:	4b66      	ldr	r3, [pc, #408]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005c52:	2200      	movs	r2, #0
 8005c54:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005c56:	f7fd ff09 	bl	8003a6c <HAL_GetTick>
 8005c5a:	66f8      	str	r0, [r7, #108]	; 0x6c
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005c5c:	e008      	b.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0x168>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005c5e:	f7fd ff05 	bl	8003a6c <HAL_GetTick>
 8005c62:	4602      	mov	r2, r0
 8005c64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c66:	1ad3      	subs	r3, r2, r3
 8005c68:	2b02      	cmp	r3, #2
 8005c6a:	d901      	bls.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0x168>
      { 
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005c6c:	2303      	movs	r3, #3
 8005c6e:	e15c      	b.n	8005f2a <HAL_RCCEx_PeriphCLKConfig+0x422>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005c70:	4b5d      	ldr	r3, [pc, #372]	; (8005de8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005c78:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005c7c:	d0ef      	beq.n	8005c5e <HAL_RCCEx_PeriphCLKConfig+0x156>
    }
    
    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must  
       be added only for SAI configuration */     
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f003 0304 	and.w	r3, r3, #4
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d04b      	beq.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0x21a>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
      
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIR));
 8005c8a:	4b57      	ldr	r3, [pc, #348]	; (8005de8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005c8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c90:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8005c94:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8005c98:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c9c:	fa93 f3a3 	rbit	r3, r3
 8005ca0:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8005ca2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ca4:	fab3 f383 	clz	r3, r3
 8005ca8:	fa22 f303 	lsr.w	r3, r2, r3
 8005cac:	66bb      	str	r3, [r7, #104]	; 0x68
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	691a      	ldr	r2, [r3, #16]
 8005cb2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005cb6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005cba:	fa93 f3a3 	rbit	r3, r3
 8005cbe:	63bb      	str	r3, [r7, #56]	; 0x38
  return(result);
 8005cc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cc2:	fab3 f383 	clz	r3, r3
 8005cc6:	409a      	lsls	r2, r3
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6959      	ldr	r1, [r3, #20]
 8005ccc:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 8005cd0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cd2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005cd4:	fa93 f3a3 	rbit	r3, r3
 8005cd8:	643b      	str	r3, [r7, #64]	; 0x40
  return(result);
 8005cda:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005cdc:	fab3 f383 	clz	r3, r3
 8005ce0:	fa01 f303 	lsl.w	r3, r1, r3
 8005ce4:	431a      	orrs	r2, r3
 8005ce6:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8005cea:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005cee:	fa93 f3a3 	rbit	r3, r3
 8005cf2:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8005cf4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005cf6:	fab3 f383 	clz	r3, r3
 8005cfa:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005cfc:	fa01 f303 	lsl.w	r3, r1, r3
 8005d00:	4939      	ldr	r1, [pc, #228]	; (8005de8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005d02:	4313      	orrs	r3, r2
 8005d04:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */ 
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005d08:	4b37      	ldr	r3, [pc, #220]	; (8005de8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005d0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005d0e:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6a1b      	ldr	r3, [r3, #32]
 8005d16:	3b01      	subs	r3, #1
 8005d18:	021b      	lsls	r3, r3, #8
 8005d1a:	4933      	ldr	r1, [pc, #204]	; (8005de8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005d1c:	4313      	orrs	r3, r2
 8005d1e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    
    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f003 0308 	and.w	r3, r3, #8
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d049      	beq.n	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
      
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIQ));
 8005d2e:	4b2e      	ldr	r3, [pc, #184]	; (8005de8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005d30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d34:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005d38:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 8005d3c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d3e:	697b      	ldr	r3, [r7, #20]
 8005d40:	fa93 f3a3 	rbit	r3, r3
 8005d44:	613b      	str	r3, [r7, #16]
  return(result);
 8005d46:	693b      	ldr	r3, [r7, #16]
 8005d48:	fab3 f383 	clz	r3, r3
 8005d4c:	fa22 f303 	lsr.w	r3, r2, r3
 8005d50:	66bb      	str	r3, [r7, #104]	; 0x68
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	691a      	ldr	r2, [r3, #16]
 8005d56:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005d5a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d5c:	69fb      	ldr	r3, [r7, #28]
 8005d5e:	fa93 f3a3 	rbit	r3, r3
 8005d62:	61bb      	str	r3, [r7, #24]
  return(result);
 8005d64:	69bb      	ldr	r3, [r7, #24]
 8005d66:	fab3 f383 	clz	r3, r3
 8005d6a:	409a      	lsls	r2, r3
 8005d6c:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 8005d70:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d74:	fa93 f3a3 	rbit	r3, r3
 8005d78:	623b      	str	r3, [r7, #32]
  return(result);
 8005d7a:	6a3b      	ldr	r3, [r7, #32]
 8005d7c:	fab3 f383 	clz	r3, r3
 8005d80:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005d82:	fa01 f303 	lsl.w	r3, r1, r3
 8005d86:	431a      	orrs	r2, r3
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6999      	ldr	r1, [r3, #24]
 8005d8c:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8005d90:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d94:	fa93 f3a3 	rbit	r3, r3
 8005d98:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8005d9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d9c:	fab3 f383 	clz	r3, r3
 8005da0:	fa01 f303 	lsl.w	r3, r1, r3
 8005da4:	4910      	ldr	r1, [pc, #64]	; (8005de8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005da6:	4313      	orrs	r3, r2
 8005da8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */ 
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005dac:	4b0e      	ldr	r3, [pc, #56]	; (8005de8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005dae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005db2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dba:	490b      	ldr	r1, [pc, #44]	; (8005de8 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005dbc:	4313      	orrs	r3, r2
 8005dbe:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }    
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005dc2:	4b0a      	ldr	r3, [pc, #40]	; (8005dec <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005dc4:	2201      	movs	r2, #1
 8005dc6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005dc8:	f7fd fe50 	bl	8003a6c <HAL_GetTick>
 8005dcc:	66f8      	str	r0, [r7, #108]	; 0x6c
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005dce:	e00f      	b.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005dd0:	f7fd fe4c 	bl	8003a6c <HAL_GetTick>
 8005dd4:	4602      	mov	r2, r0
 8005dd6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dd8:	1ad3      	subs	r3, r2, r3
 8005dda:	2b02      	cmp	r3, #2
 8005ddc:	d908      	bls.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      { 
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005dde:	2303      	movs	r3, #3
 8005de0:	e0a3      	b.n	8005f2a <HAL_RCCEx_PeriphCLKConfig+0x422>
 8005de2:	bf00      	nop
 8005de4:	42470068 	.word	0x42470068
 8005de8:	40023800 	.word	0x40023800
 8005dec:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005df0:	4b50      	ldr	r3, [pc, #320]	; (8005f34 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005df8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005dfc:	d1e8      	bne.n	8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
    }  
  }
  /*--------------------------------------------------------------------------*/
    
  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f003 0320 	and.w	r3, r3, #32
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	f000 8083 	beq.w	8005f12 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	60fb      	str	r3, [r7, #12]
 8005e10:	4b48      	ldr	r3, [pc, #288]	; (8005f34 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005e12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e14:	4a47      	ldr	r2, [pc, #284]	; (8005f34 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005e16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e1a:	6413      	str	r3, [r2, #64]	; 0x40
 8005e1c:	4b45      	ldr	r3, [pc, #276]	; (8005f34 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005e1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e24:	60fb      	str	r3, [r7, #12]
 8005e26:	68fb      	ldr	r3, [r7, #12]
      
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005e28:	4b43      	ldr	r3, [pc, #268]	; (8005f38 <HAL_RCCEx_PeriphCLKConfig+0x430>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	4a42      	ldr	r2, [pc, #264]	; (8005f38 <HAL_RCCEx_PeriphCLKConfig+0x430>)
 8005e2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e32:	6013      	str	r3, [r2, #0]
      
    /* Get tick */
    tickstart = HAL_GetTick();
 8005e34:	f7fd fe1a 	bl	8003a6c <HAL_GetTick>
 8005e38:	66f8      	str	r0, [r7, #108]	; 0x6c
      
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005e3a:	e008      	b.n	8005e4e <HAL_RCCEx_PeriphCLKConfig+0x346>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005e3c:	f7fd fe16 	bl	8003a6c <HAL_GetTick>
 8005e40:	4602      	mov	r2, r0
 8005e42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e44:	1ad3      	subs	r3, r2, r3
 8005e46:	2b02      	cmp	r3, #2
 8005e48:	d901      	bls.n	8005e4e <HAL_RCCEx_PeriphCLKConfig+0x346>
      {
        return HAL_TIMEOUT;
 8005e4a:	2303      	movs	r3, #3
 8005e4c:	e06d      	b.n	8005f2a <HAL_RCCEx_PeriphCLKConfig+0x422>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005e4e:	4b3a      	ldr	r3, [pc, #232]	; (8005f38 <HAL_RCCEx_PeriphCLKConfig+0x430>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d0f0      	beq.n	8005e3c <HAL_RCCEx_PeriphCLKConfig+0x334>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005e5a:	4b36      	ldr	r3, [pc, #216]	; (8005f34 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005e5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e62:	66bb      	str	r3, [r7, #104]	; 0x68
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005e64:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d02f      	beq.n	8005eca <HAL_RCCEx_PeriphCLKConfig+0x3c2>
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e72:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005e74:	429a      	cmp	r2, r3
 8005e76:	d028      	beq.n	8005eca <HAL_RCCEx_PeriphCLKConfig+0x3c2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005e78:	4b2e      	ldr	r3, [pc, #184]	; (8005f34 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005e7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e7c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e80:	66bb      	str	r3, [r7, #104]	; 0x68
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005e82:	4b2e      	ldr	r3, [pc, #184]	; (8005f3c <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8005e84:	2201      	movs	r2, #1
 8005e86:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005e88:	4b2c      	ldr	r3, [pc, #176]	; (8005f3c <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005e8e:	4a29      	ldr	r2, [pc, #164]	; (8005f34 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005e90:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005e92:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005e94:	4b27      	ldr	r3, [pc, #156]	; (8005f34 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005e96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e98:	f003 0301 	and.w	r3, r3, #1
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d014      	beq.n	8005eca <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005ea0:	f7fd fde4 	bl	8003a6c <HAL_GetTick>
 8005ea4:	66f8      	str	r0, [r7, #108]	; 0x6c
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ea6:	e00a      	b.n	8005ebe <HAL_RCCEx_PeriphCLKConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005ea8:	f7fd fde0 	bl	8003a6c <HAL_GetTick>
 8005eac:	4602      	mov	r2, r0
 8005eae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005eb0:	1ad3      	subs	r3, r2, r3
 8005eb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d901      	bls.n	8005ebe <HAL_RCCEx_PeriphCLKConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 8005eba:	2303      	movs	r3, #3
 8005ebc:	e035      	b.n	8005f2a <HAL_RCCEx_PeriphCLKConfig+0x422>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ebe:	4b1d      	ldr	r3, [pc, #116]	; (8005f34 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005ec0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ec2:	f003 0302 	and.w	r3, r3, #2
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d0ee      	beq.n	8005ea8 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ece:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ed2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005ed6:	d10d      	bne.n	8005ef4 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 8005ed8:	4b16      	ldr	r3, [pc, #88]	; (8005f34 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005eda:	689b      	ldr	r3, [r3, #8]
 8005edc:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ee4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005ee8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005eec:	4911      	ldr	r1, [pc, #68]	; (8005f34 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005eee:	4313      	orrs	r3, r2
 8005ef0:	608b      	str	r3, [r1, #8]
 8005ef2:	e005      	b.n	8005f00 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8005ef4:	4b0f      	ldr	r3, [pc, #60]	; (8005f34 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005ef6:	689b      	ldr	r3, [r3, #8]
 8005ef8:	4a0e      	ldr	r2, [pc, #56]	; (8005f34 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005efa:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005efe:	6093      	str	r3, [r2, #8]
 8005f00:	4b0c      	ldr	r3, [pc, #48]	; (8005f34 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005f02:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f0c:	4909      	ldr	r1, [pc, #36]	; (8005f34 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f003 0310 	and.w	r3, r3, #16
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d004      	beq.n	8005f28 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8005f24:	4b06      	ldr	r3, [pc, #24]	; (8005f40 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005f26:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8005f28:	2300      	movs	r3, #0
}
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	3770      	adds	r7, #112	; 0x70
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	bd80      	pop	{r7, pc}
 8005f32:	bf00      	nop
 8005f34:	40023800 	.word	0x40023800
 8005f38:	40007000 	.word	0x40007000
 8005f3c:	42470e40 	.word	0x42470e40
 8005f40:	424711e0 	.word	0x424711e0

08005f44 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b082      	sub	sp, #8
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d101      	bne.n	8005f56 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8005f52:	2301      	movs	r3, #1
 8005f54:	e01d      	b.n	8005f92 <HAL_SD_Init+0x4e>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005f5c:	b2db      	uxtb	r3, r3
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d105      	bne.n	8005f6e <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2200      	movs	r2, #0
 8005f66:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8005f68:	6878      	ldr	r0, [r7, #4]
 8005f6a:	f003 ffd5 	bl	8009f18 <HAL_SD_MspInit>
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2203      	movs	r2, #3
 8005f72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  HAL_SD_InitCard(hsd);
 8005f76:	6878      	ldr	r0, [r7, #4]
 8005f78:	f000 f810 	bl	8005f9c <HAL_SD_InitCard>

  /* Initialize the error code */
  hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2200      	movs	r2, #0
 8005f80:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2200      	movs	r2, #0
 8005f86:	631a      	str	r2, [r3, #48]	; 0x30
                                                                                     
  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2201      	movs	r2, #1
 8005f8c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005f90:	2300      	movs	r3, #0
}
 8005f92:	4618      	mov	r0, r3
 8005f94:	3708      	adds	r7, #8
 8005f96:	46bd      	mov	sp, r7
 8005f98:	bd80      	pop	{r7, pc}
	...

08005f9c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card 
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8005f9c:	b5b0      	push	{r4, r5, r7, lr}
 8005f9e:	b08e      	sub	sp, #56	; 0x38
 8005fa0:	af04      	add	r7, sp, #16
 8005fa2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	627b      	str	r3, [r7, #36]	; 0x24
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8005fa8:	2300      	movs	r3, #0
 8005faa:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8005fac:	2300      	movs	r3, #0
 8005fae:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8005fb8:	2300      	movs	r3, #0
 8005fba:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8005fbc:	2376      	movs	r3, #118	; 0x76
 8005fbe:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681d      	ldr	r5, [r3, #0]
 8005fc4:	466c      	mov	r4, sp
 8005fc6:	f107 0318 	add.w	r3, r7, #24
 8005fca:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005fce:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005fd2:	f107 030c 	add.w	r3, r7, #12
 8005fd6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005fd8:	4628      	mov	r0, r5
 8005fda:	f002 fc7f 	bl	80088dc <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd); 
 8005fde:	4b1c      	ldr	r3, [pc, #112]	; (8006050 <HAL_SD_InitCard+0xb4>)
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	601a      	str	r2, [r3, #0]
  
  /* Set Power State to ON */
  SDIO_PowerState_ON(hsd->Instance);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	4618      	mov	r0, r3
 8005fea:	f002 fcc0 	bl	800896e <SDIO_PowerState_ON>
  
  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8005fee:	4b18      	ldr	r3, [pc, #96]	; (8006050 <HAL_SD_InitCard+0xb4>)
 8005ff0:	2201      	movs	r2, #1
 8005ff2:	601a      	str	r2, [r3, #0]
  
  /* Required power up waiting time before starting the SD initialization 
  sequence */
  HAL_Delay(2U);
 8005ff4:	2002      	movs	r0, #2
 8005ff6:	f7fd fd45 	bl	8003a84 <HAL_Delay>
  
  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8005ffa:	6878      	ldr	r0, [r7, #4]
 8005ffc:	f001 f90c 	bl	8007218 <SD_PowerON>
 8006000:	6278      	str	r0, [r7, #36]	; 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8006002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006004:	2b00      	cmp	r3, #0
 8006006:	d00b      	beq.n	8006020 <HAL_SD_InitCard+0x84>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2201      	movs	r2, #1
 800600c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006016:	431a      	orrs	r2, r3
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800601c:	2301      	movs	r3, #1
 800601e:	e013      	b.n	8006048 <HAL_SD_InitCard+0xac>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8006020:	6878      	ldr	r0, [r7, #4]
 8006022:	f001 f82f 	bl	8007084 <SD_InitCard>
 8006026:	6278      	str	r0, [r7, #36]	; 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8006028:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800602a:	2b00      	cmp	r3, #0
 800602c:	d00b      	beq.n	8006046 <HAL_SD_InitCard+0xaa>
  {
    hsd->State = HAL_SD_STATE_READY;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2201      	movs	r2, #1
 8006032:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800603a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800603c:	431a      	orrs	r2, r3
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006042:	2301      	movs	r3, #1
 8006044:	e000      	b.n	8006048 <HAL_SD_InitCard+0xac>
  }

  return HAL_OK;
 8006046:	2300      	movs	r3, #0
}
 8006048:	4618      	mov	r0, r3
 800604a:	3728      	adds	r7, #40	; 0x28
 800604c:	46bd      	mov	sp, r7
 800604e:	bdb0      	pop	{r4, r5, r7, pc}
 8006050:	422580a0 	.word	0x422580a0

08006054 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8006054:	b590      	push	{r4, r7, lr}
 8006056:	b08f      	sub	sp, #60	; 0x3c
 8006058:	af00      	add	r7, sp, #0
 800605a:	60f8      	str	r0, [r7, #12]
 800605c:	60b9      	str	r1, [r7, #8]
 800605e:	607a      	str	r2, [r7, #4]
 8006060:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8006062:	2300      	movs	r3, #0
 8006064:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart = HAL_GetTick();
 8006066:	f7fd fd01 	bl	8003a6c <HAL_GetTick>
 800606a:	62b8      	str	r0, [r7, #40]	; 0x28
  uint32_t count = 0U, *tempbuff = (uint32_t *)pData;
 800606c:	2300      	movs	r3, #0
 800606e:	633b      	str	r3, [r7, #48]	; 0x30
 8006070:	68bb      	ldr	r3, [r7, #8]
 8006072:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  if(NULL == pData)
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d107      	bne.n	800608a <HAL_SD_ReadBlocks+0x36>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800607e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006086:	2301      	movs	r3, #1
 8006088:	e177      	b.n	800637a <HAL_SD_ReadBlocks+0x326>
  }
 
  if(hsd->State == HAL_SD_STATE_READY)
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006090:	b2db      	uxtb	r3, r3
 8006092:	2b01      	cmp	r3, #1
 8006094:	f040 816a 	bne.w	800636c <HAL_SD_ReadBlocks+0x318>
  {
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	2200      	movs	r2, #0
 800609c:	639a      	str	r2, [r3, #56]	; 0x38
    
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800609e:	687a      	ldr	r2, [r7, #4]
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	441a      	add	r2, r3
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80060a8:	429a      	cmp	r2, r3
 80060aa:	d907      	bls.n	80060bc <HAL_SD_ReadBlocks+0x68>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060b0:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80060b8:	2301      	movs	r3, #1
 80060ba:	e15e      	b.n	800637a <HAL_SD_ReadBlocks+0x326>
    }
    
    hsd->State = HAL_SD_STATE_BUSY;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	2203      	movs	r2, #3
 80060c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	2200      	movs	r2, #0
 80060ca:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060d0:	2b01      	cmp	r3, #1
 80060d2:	d002      	beq.n	80060da <HAL_SD_ReadBlocks+0x86>
    {
      BlockAdd *= 512U;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	025b      	lsls	r3, r3, #9
 80060d8:	607b      	str	r3, [r7, #4]
    }
      
    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f44f 7100 	mov.w	r1, #512	; 0x200
 80060e2:	4618      	mov	r0, r3
 80060e4:	f002 fcd7 	bl	8008a96 <SDMMC_CmdBlockLength>
 80060e8:	6378      	str	r0, [r7, #52]	; 0x34
    if(errorstate != HAL_SD_ERROR_NONE)
 80060ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d010      	beq.n	8006112 <HAL_SD_ReadBlocks+0xbe>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);      
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80060f8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80060fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006100:	431a      	orrs	r2, r3
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	2201      	movs	r2, #1
 800610a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800610e:	2301      	movs	r3, #1
 8006110:	e133      	b.n	800637a <HAL_SD_ReadBlocks+0x326>
    }
    
    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006112:	f04f 33ff 	mov.w	r3, #4294967295
 8006116:	613b      	str	r3, [r7, #16]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	025b      	lsls	r3, r3, #9
 800611c:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800611e:	2390      	movs	r3, #144	; 0x90
 8006120:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8006122:	2302      	movs	r3, #2
 8006124:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006126:	2300      	movs	r3, #0
 8006128:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDIO_DPSM_ENABLE;
 800612a:	2301      	movs	r3, #1
 800612c:	627b      	str	r3, [r7, #36]	; 0x24
    SDIO_ConfigData(hsd->Instance, &config);
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f107 0210 	add.w	r2, r7, #16
 8006136:	4611      	mov	r1, r2
 8006138:	4618      	mov	r0, r3
 800613a:	f002 fc80 	bl	8008a3e <SDIO_ConfigData>
    
    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	2b01      	cmp	r3, #1
 8006142:	d90a      	bls.n	800615a <HAL_SD_ReadBlocks+0x106>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	2202      	movs	r2, #2
 8006148:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Read Multi Block command */ 
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, BlockAdd);
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	6879      	ldr	r1, [r7, #4]
 8006150:	4618      	mov	r0, r3
 8006152:	f002 fce8 	bl	8008b26 <SDMMC_CmdReadMultiBlock>
 8006156:	6378      	str	r0, [r7, #52]	; 0x34
 8006158:	e009      	b.n	800616e <HAL_SD_ReadBlocks+0x11a>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	2201      	movs	r2, #1
 800615e:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, BlockAdd);
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	6879      	ldr	r1, [r7, #4]
 8006166:	4618      	mov	r0, r3
 8006168:	f002 fcb9 	bl	8008ade <SDMMC_CmdReadSingleBlock>
 800616c:	6378      	str	r0, [r7, #52]	; 0x34
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800616e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006170:	2b00      	cmp	r3, #0
 8006172:	d04a      	beq.n	800620a <HAL_SD_ReadBlocks+0x1b6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800617c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006182:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006184:	431a      	orrs	r2, r3
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	2201      	movs	r2, #1
 800618e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8006192:	2301      	movs	r3, #1
 8006194:	e0f1      	b.n	800637a <HAL_SD_ReadBlocks+0x326>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_STA_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF))
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800619c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d016      	beq.n	80061d2 <HAL_SD_ReadBlocks+0x17e>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 80061a4:	2300      	movs	r3, #0
 80061a6:	633b      	str	r3, [r7, #48]	; 0x30
 80061a8:	e00d      	b.n	80061c6 <HAL_SD_ReadBlocks+0x172>
        {
          *(tempbuff + count) = SDIO_ReadFIFO(hsd->Instance);
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	6819      	ldr	r1, [r3, #0]
 80061ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061b0:	009b      	lsls	r3, r3, #2
 80061b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80061b4:	18d4      	adds	r4, r2, r3
 80061b6:	4608      	mov	r0, r1
 80061b8:	f002 fbbb 	bl	8008932 <SDIO_ReadFIFO>
 80061bc:	4603      	mov	r3, r0
 80061be:	6023      	str	r3, [r4, #0]
        for(count = 0U; count < 8U; count++)
 80061c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061c2:	3301      	adds	r3, #1
 80061c4:	633b      	str	r3, [r7, #48]	; 0x30
 80061c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061c8:	2b07      	cmp	r3, #7
 80061ca:	d9ee      	bls.n	80061aa <HAL_SD_ReadBlocks+0x156>
        }
        tempbuff += 8U;
 80061cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061ce:	3320      	adds	r3, #32
 80061d0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      
      if((Timeout == 0U)||((HAL_GetTick()-tickstart) >=  Timeout))
 80061d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d007      	beq.n	80061e8 <HAL_SD_ReadBlocks+0x194>
 80061d8:	f7fd fc48 	bl	8003a6c <HAL_GetTick>
 80061dc:	4602      	mov	r2, r0
 80061de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061e0:	1ad3      	subs	r3, r2, r3
 80061e2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80061e4:	429a      	cmp	r2, r3
 80061e6:	d810      	bhi.n	800620a <HAL_SD_ReadBlocks+0x1b6>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80061f0:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061f6:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	2201      	movs	r2, #1
 8006202:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_TIMEOUT;
 8006206:	2303      	movs	r3, #3
 8006208:	e0b7      	b.n	800637a <HAL_SD_ReadBlocks+0x326>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_STA_STBITERR))
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006210:	f240 332a 	movw	r3, #810	; 0x32a
 8006214:	4013      	ands	r3, r2
 8006216:	2b00      	cmp	r3, #0
 8006218:	d0bd      	beq.n	8006196 <HAL_SD_ReadBlocks+0x142>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006220:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006224:	2b00      	cmp	r3, #0
 8006226:	d020      	beq.n	800626a <HAL_SD_ReadBlocks+0x216>
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	2b01      	cmp	r3, #1
 800622c:	d91d      	bls.n	800626a <HAL_SD_ReadBlocks+0x216>
    {    
      if(hsd->SdCard.CardType != CARD_SECURED)
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006232:	2b03      	cmp	r3, #3
 8006234:	d019      	beq.n	800626a <HAL_SD_ReadBlocks+0x216>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	4618      	mov	r0, r3
 800623c:	f002 fce0 	bl	8008c00 <SDMMC_CmdStopTransfer>
 8006240:	6378      	str	r0, [r7, #52]	; 0x34
        if(errorstate != HAL_SD_ERROR_NONE)
 8006242:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006244:	2b00      	cmp	r3, #0
 8006246:	d010      	beq.n	800626a <HAL_SD_ReadBlocks+0x216>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8006250:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006256:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006258:	431a      	orrs	r2, r3
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	2201      	movs	r2, #1
 8006262:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          return HAL_ERROR;
 8006266:	2301      	movs	r3, #1
 8006268:	e087      	b.n	800637a <HAL_SD_ReadBlocks+0x326>
        }
      }
    }
    
    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006270:	f003 0308 	and.w	r3, r3, #8
 8006274:	2b00      	cmp	r3, #0
 8006276:	d010      	beq.n	800629a <HAL_SD_ReadBlocks+0x246>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8006280:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006286:	f043 0208 	orr.w	r2, r3, #8
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	2201      	movs	r2, #1
 8006292:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8006296:	2301      	movs	r3, #1
 8006298:	e06f      	b.n	800637a <HAL_SD_ReadBlocks+0x326>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062a0:	f003 0302 	and.w	r3, r3, #2
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d010      	beq.n	80062ca <HAL_SD_ReadBlocks+0x276>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80062b0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062b6:	f043 0202 	orr.w	r2, r3, #2
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	2201      	movs	r2, #1
 80062c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80062c6:	2301      	movs	r3, #1
 80062c8:	e057      	b.n	800637a <HAL_SD_ReadBlocks+0x326>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062d0:	f003 0320 	and.w	r3, r3, #32
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d037      	beq.n	8006348 <HAL_SD_ReadBlocks+0x2f4>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80062e0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062e6:	f043 0220 	orr.w	r2, r3, #32
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	2201      	movs	r2, #1
 80062f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80062f6:	2301      	movs	r3, #1
 80062f8:	e03f      	b.n	800637a <HAL_SD_ReadBlocks+0x326>
    }
    
    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)))
    {
      *tempbuff = SDIO_ReadFIFO(hsd->Instance);
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	4618      	mov	r0, r3
 8006300:	f002 fb17 	bl	8008932 <SDIO_ReadFIFO>
 8006304:	4602      	mov	r2, r0
 8006306:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006308:	601a      	str	r2, [r3, #0]
      tempbuff++;
 800630a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800630c:	3304      	adds	r3, #4
 800630e:	62fb      	str	r3, [r7, #44]	; 0x2c
      
      if((Timeout == 0U)||((HAL_GetTick()-tickstart) >=  Timeout))
 8006310:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006312:	2b00      	cmp	r3, #0
 8006314:	d007      	beq.n	8006326 <HAL_SD_ReadBlocks+0x2d2>
 8006316:	f7fd fba9 	bl	8003a6c <HAL_GetTick>
 800631a:	4602      	mov	r2, r0
 800631c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800631e:	1ad3      	subs	r3, r2, r3
 8006320:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006322:	429a      	cmp	r2, r3
 8006324:	d810      	bhi.n	8006348 <HAL_SD_ReadBlocks+0x2f4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);        
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800632e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006334:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	2201      	movs	r2, #1
 8006340:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 8006344:	2301      	movs	r3, #1
 8006346:	e018      	b.n	800637a <HAL_SD_ReadBlocks+0x326>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)))
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800634e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006352:	2b00      	cmp	r3, #0
 8006354:	d1d1      	bne.n	80062fa <HAL_SD_ReadBlocks+0x2a6>
      }
    }
    
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800635e:	639a      	str	r2, [r3, #56]	; 0x38
    
    hsd->State = HAL_SD_STATE_READY;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	2201      	movs	r2, #1
 8006364:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_OK;
 8006368:	2300      	movs	r3, #0
 800636a:	e006      	b.n	800637a <HAL_SD_ReadBlocks+0x326>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006370:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006378:	2301      	movs	r3, #1
  }
}
 800637a:	4618      	mov	r0, r3
 800637c:	373c      	adds	r7, #60	; 0x3c
 800637e:	46bd      	mov	sp, r7
 8006380:	bd90      	pop	{r4, r7, pc}

08006382 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8006382:	b580      	push	{r7, lr}
 8006384:	b08e      	sub	sp, #56	; 0x38
 8006386:	af00      	add	r7, sp, #0
 8006388:	60f8      	str	r0, [r7, #12]
 800638a:	60b9      	str	r1, [r7, #8]
 800638c:	607a      	str	r2, [r7, #4]
 800638e:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8006390:	2300      	movs	r3, #0
 8006392:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart = HAL_GetTick();
 8006394:	f7fd fb6a 	bl	8003a6c <HAL_GetTick>
 8006398:	62b8      	str	r0, [r7, #40]	; 0x28
  uint32_t count = 0U;
 800639a:	2300      	movs	r3, #0
 800639c:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t *tempbuff = (uint32_t *)pData;
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  if(NULL == pData)
 80063a2:	68bb      	ldr	r3, [r7, #8]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d107      	bne.n	80063b8 <HAL_SD_WriteBlocks+0x36>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063ac:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80063b4:	2301      	movs	r3, #1
 80063b6:	e160      	b.n	800667a <HAL_SD_WriteBlocks+0x2f8>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80063be:	b2db      	uxtb	r3, r3
 80063c0:	2b01      	cmp	r3, #1
 80063c2:	f040 8153 	bne.w	800666c <HAL_SD_WriteBlocks+0x2ea>
  {
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	2200      	movs	r2, #0
 80063ca:	639a      	str	r2, [r3, #56]	; 0x38
    
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80063cc:	687a      	ldr	r2, [r7, #4]
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	441a      	add	r2, r3
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063d6:	429a      	cmp	r2, r3
 80063d8:	d907      	bls.n	80063ea <HAL_SD_WriteBlocks+0x68>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063de:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80063e6:	2301      	movs	r3, #1
 80063e8:	e147      	b.n	800667a <HAL_SD_WriteBlocks+0x2f8>
    }
    
    hsd->State = HAL_SD_STATE_BUSY;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	2203      	movs	r2, #3
 80063ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	2200      	movs	r2, #0
 80063f8:	62da      	str	r2, [r3, #44]	; 0x2c
     
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063fe:	2b01      	cmp	r3, #1
 8006400:	d002      	beq.n	8006408 <HAL_SD_WriteBlocks+0x86>
    {
      BlockAdd *= 512U;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	025b      	lsls	r3, r3, #9
 8006406:	607b      	str	r3, [r7, #4]
    }
    
    /* Set Block Size for Card */ 
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006410:	4618      	mov	r0, r3
 8006412:	f002 fb40 	bl	8008a96 <SDMMC_CmdBlockLength>
 8006416:	6378      	str	r0, [r7, #52]	; 0x34
    if(errorstate != HAL_SD_ERROR_NONE)
 8006418:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800641a:	2b00      	cmp	r3, #0
 800641c:	d010      	beq.n	8006440 <HAL_SD_WriteBlocks+0xbe>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);  
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8006426:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800642c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800642e:	431a      	orrs	r2, r3
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	2201      	movs	r2, #1
 8006438:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800643c:	2301      	movs	r3, #1
 800643e:	e11c      	b.n	800667a <HAL_SD_WriteBlocks+0x2f8>
    }
    
    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	2b01      	cmp	r3, #1
 8006444:	d90a      	bls.n	800645c <HAL_SD_WriteBlocks+0xda>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	2220      	movs	r2, #32
 800644a:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Write Multi Block command */ 
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, BlockAdd);
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	6879      	ldr	r1, [r7, #4]
 8006452:	4618      	mov	r0, r3
 8006454:	f002 fbaf 	bl	8008bb6 <SDMMC_CmdWriteMultiBlock>
 8006458:	6378      	str	r0, [r7, #52]	; 0x34
 800645a:	e009      	b.n	8006470 <HAL_SD_WriteBlocks+0xee>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	2210      	movs	r2, #16
 8006460:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, BlockAdd);
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	6879      	ldr	r1, [r7, #4]
 8006468:	4618      	mov	r0, r3
 800646a:	f002 fb80 	bl	8008b6e <SDMMC_CmdWriteSingleBlock>
 800646e:	6378      	str	r0, [r7, #52]	; 0x34
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8006470:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006472:	2b00      	cmp	r3, #0
 8006474:	d010      	beq.n	8006498 <HAL_SD_WriteBlocks+0x116>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);  
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800647e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006484:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006486:	431a      	orrs	r2, r3
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	2201      	movs	r2, #1
 8006490:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8006494:	2301      	movs	r3, #1
 8006496:	e0f0      	b.n	800667a <HAL_SD_WriteBlocks+0x2f8>
    }
    
    /* Configure the SD DPSM (Data Path State Machine) */ 
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006498:	f04f 33ff 	mov.w	r3, #4294967295
 800649c:	613b      	str	r3, [r7, #16]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	025b      	lsls	r3, r3, #9
 80064a2:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80064a4:	2390      	movs	r3, #144	; 0x90
 80064a6:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80064a8:	2300      	movs	r3, #0
 80064aa:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80064ac:	2300      	movs	r3, #0
 80064ae:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDIO_DPSM_ENABLE;
 80064b0:	2301      	movs	r3, #1
 80064b2:	627b      	str	r3, [r7, #36]	; 0x24
    SDIO_ConfigData(hsd->Instance, &config);
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f107 0210 	add.w	r2, r7, #16
 80064bc:	4611      	mov	r1, r2
 80064be:	4618      	mov	r0, r3
 80064c0:	f002 fabd 	bl	8008a3e <SDIO_ConfigData>
    
    /* Write block(s) in polling mode */
#ifdef SDIO_STA_STBITERR
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80064c4:	e037      	b.n	8006536 <HAL_SD_WriteBlocks+0x1b4>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, /*SDIO_FLAG_TXUNDERR |*/ SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE))
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d014      	beq.n	80064fe <HAL_SD_WriteBlocks+0x17c>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 80064d4:	2300      	movs	r3, #0
 80064d6:	633b      	str	r3, [r7, #48]	; 0x30
 80064d8:	e00b      	b.n	80064f2 <HAL_SD_WriteBlocks+0x170>
        {
          SDIO_WriteFIFO(hsd->Instance, (tempbuff + count));
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	6818      	ldr	r0, [r3, #0]
 80064de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064e0:	009b      	lsls	r3, r3, #2
 80064e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80064e4:	4413      	add	r3, r2
 80064e6:	4619      	mov	r1, r3
 80064e8:	f002 fa30 	bl	800894c <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 80064ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064ee:	3301      	adds	r3, #1
 80064f0:	633b      	str	r3, [r7, #48]	; 0x30
 80064f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064f4:	2b07      	cmp	r3, #7
 80064f6:	d9f0      	bls.n	80064da <HAL_SD_WriteBlocks+0x158>
        }
        tempbuff += 8U;
 80064f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064fa:	3320      	adds	r3, #32
 80064fc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      
      if((Timeout == 0U)||((HAL_GetTick()-tickstart) >=  Timeout))
 80064fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006500:	2b00      	cmp	r3, #0
 8006502:	d007      	beq.n	8006514 <HAL_SD_WriteBlocks+0x192>
 8006504:	f7fd fab2 	bl	8003a6c <HAL_GetTick>
 8006508:	4602      	mov	r2, r0
 800650a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800650c:	1ad3      	subs	r3, r2, r3
 800650e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006510:	429a      	cmp	r2, r3
 8006512:	d810      	bhi.n	8006536 <HAL_SD_WriteBlocks+0x1b4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);  
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800651c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006522:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006524:	431a      	orrs	r2, r3
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	2201      	movs	r2, #1
 800652e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_TIMEOUT;
 8006532:	2303      	movs	r3, #3
 8006534:	e0a1      	b.n	800667a <HAL_SD_WriteBlocks+0x2f8>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800653c:	f240 331a 	movw	r3, #794	; 0x31a
 8006540:	4013      	ands	r3, r2
 8006542:	2b00      	cmp	r3, #0
 8006544:	d0bf      	beq.n	80064c6 <HAL_SD_WriteBlocks+0x144>
      }
    }
    
    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800654c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006550:	2b00      	cmp	r3, #0
 8006552:	d020      	beq.n	8006596 <HAL_SD_WriteBlocks+0x214>
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	2b01      	cmp	r3, #1
 8006558:	d91d      	bls.n	8006596 <HAL_SD_WriteBlocks+0x214>
    { 
      if(hsd->SdCard.CardType != CARD_SECURED)
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800655e:	2b03      	cmp	r3, #3
 8006560:	d019      	beq.n	8006596 <HAL_SD_WriteBlocks+0x214>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	4618      	mov	r0, r3
 8006568:	f002 fb4a 	bl	8008c00 <SDMMC_CmdStopTransfer>
 800656c:	6378      	str	r0, [r7, #52]	; 0x34
        if(errorstate != HAL_SD_ERROR_NONE)
 800656e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006570:	2b00      	cmp	r3, #0
 8006572:	d010      	beq.n	8006596 <HAL_SD_WriteBlocks+0x214>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);  
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800657c:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006582:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006584:	431a      	orrs	r2, r3
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	2201      	movs	r2, #1
 800658e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          return HAL_ERROR;
 8006592:	2301      	movs	r3, #1
 8006594:	e071      	b.n	800667a <HAL_SD_WriteBlocks+0x2f8>
        }
      }
    }
    
    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800659c:	f003 0308 	and.w	r3, r3, #8
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d010      	beq.n	80065c6 <HAL_SD_WriteBlocks+0x244>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80065ac:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065b2:	f043 0208 	orr.w	r2, r3, #8
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	2201      	movs	r2, #1
 80065be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80065c2:	2301      	movs	r3, #1
 80065c4:	e059      	b.n	800667a <HAL_SD_WriteBlocks+0x2f8>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065cc:	f003 0302 	and.w	r3, r3, #2
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d010      	beq.n	80065f6 <HAL_SD_WriteBlocks+0x274>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80065dc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;      
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065e2:	f043 0202 	orr.w	r2, r3, #2
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	2201      	movs	r2, #1
 80065ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80065f2:	2301      	movs	r3, #1
 80065f4:	e041      	b.n	800667a <HAL_SD_WriteBlocks+0x2f8>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065fc:	f003 0310 	and.w	r3, r3, #16
 8006600:	2b00      	cmp	r3, #0
 8006602:	d010      	beq.n	8006626 <HAL_SD_WriteBlocks+0x2a4>
    {
      // Clear all the static flags
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800660c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006612:	f043 0210 	orr.w	r2, r3, #16
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	2201      	movs	r2, #1
 800661e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8006622:	2301      	movs	r3, #1
 8006624:	e029      	b.n	800667a <HAL_SD_WriteBlocks+0x2f8>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_STA_STBITERR))
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800662c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006630:	2b00      	cmp	r3, #0
 8006632:	d010      	beq.n	8006656 <HAL_SD_WriteBlocks+0x2d4>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800663c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_GENERAL_UNKNOWN_ERR;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006642:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	2201      	movs	r2, #1
 800664e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8006652:	2301      	movs	r3, #1
 8006654:	e011      	b.n	800667a <HAL_SD_WriteBlocks+0x2f8>
    }
    
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800665e:	639a      	str	r2, [r3, #56]	; 0x38
    
    hsd->State = HAL_SD_STATE_READY;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	2201      	movs	r2, #1
 8006664:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_OK;
 8006668:	2300      	movs	r3, #0
 800666a:	e006      	b.n	800667a <HAL_SD_WriteBlocks+0x2f8>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006670:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006678:	2301      	movs	r3, #1
  }
}
 800667a:	4618      	mov	r0, r3
 800667c:	3738      	adds	r7, #56	; 0x38
 800667e:	46bd      	mov	sp, r7
 8006680:	bd80      	pop	{r7, pc}
	...

08006684 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b084      	sub	sp, #16
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 800668c:	2300      	movs	r3, #0
 800668e:	60fb      	str	r3, [r7, #12]
  
  /* Check for SDIO interrupt flags */
  if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DATAEND) != RESET)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006696:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800669a:	2b00      	cmp	r3, #0
 800669c:	f000 808d 	beq.w	80067ba <HAL_SD_IRQHandler+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND); 
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80066a8:	639a      	str	r2, [r3, #56]	; 0x38
    
#ifdef SDIO_STA_STBITERR
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066b0:	687a      	ldr	r2, [r7, #4]
 80066b2:	6812      	ldr	r2, [r2, #0]
 80066b4:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 80066b8:	f023 0302 	bic.w	r3, r3, #2
 80066bc:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);
#endif
    
    if((hsd->Context & SD_CONTEXT_IT) != RESET)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066c2:	f003 0308 	and.w	r3, r3, #8
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d03a      	beq.n	8006740 <HAL_SD_IRQHandler+0xbc>
    {
      if(((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != RESET) || ((hsd->Context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != RESET))
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066ce:	f003 0302 	and.w	r3, r3, #2
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d105      	bne.n	80066e2 <HAL_SD_IRQHandler+0x5e>
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066da:	f003 0320 	and.w	r3, r3, #32
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d011      	beq.n	8006706 <HAL_SD_IRQHandler+0x82>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4618      	mov	r0, r3
 80066e8:	f002 fa8a 	bl	8008c00 <SDMMC_CmdStopTransfer>
 80066ec:	60f8      	str	r0, [r7, #12]
        if(errorstate != HAL_SD_ERROR_NONE)
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d008      	beq.n	8006706 <HAL_SD_IRQHandler+0x82>
        {
          hsd->ErrorCode |= errorstate;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	431a      	orrs	r2, r3
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8006700:	6878      	ldr	r0, [r7, #4]
 8006702:	f000 f939 	bl	8006978 <HAL_SD_ErrorCallback>
        }
      }
      
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800670e:	639a      	str	r2, [r3, #56]	; 0x38
      
      hsd->State = HAL_SD_STATE_READY;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2201      	movs	r2, #1
 8006714:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      if(((hsd->Context & SD_CONTEXT_READ_SINGLE_BLOCK) != RESET) || ((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != RESET))
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800671c:	f003 0301 	and.w	r3, r3, #1
 8006720:	2b00      	cmp	r3, #0
 8006722:	d105      	bne.n	8006730 <HAL_SD_IRQHandler+0xac>
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006728:	f003 0302 	and.w	r3, r3, #2
 800672c:	2b00      	cmp	r3, #0
 800672e:	d003      	beq.n	8006738 <HAL_SD_IRQHandler+0xb4>
      {
        HAL_SD_RxCpltCallback(hsd);
 8006730:	6878      	ldr	r0, [r7, #4]
 8006732:	f000 f917 	bl	8006964 <HAL_SD_RxCpltCallback>
      hsd->State = HAL_SD_STATE_READY;
      HAL_SD_ErrorCallback(hsd);
    }
  }
#endif
}
 8006736:	e103      	b.n	8006940 <HAL_SD_IRQHandler+0x2bc>
        HAL_SD_TxCpltCallback(hsd);
 8006738:	6878      	ldr	r0, [r7, #4]
 800673a:	f000 f909 	bl	8006950 <HAL_SD_TxCpltCallback>
}
 800673e:	e0ff      	b.n	8006940 <HAL_SD_IRQHandler+0x2bc>
    else if((hsd->Context & SD_CONTEXT_DMA) != RESET)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006744:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006748:	2b00      	cmp	r3, #0
 800674a:	f000 80f9 	beq.w	8006940 <HAL_SD_IRQHandler+0x2bc>
      if((hsd->Context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != RESET)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006752:	f003 0320 	and.w	r3, r3, #32
 8006756:	2b00      	cmp	r3, #0
 8006758:	d011      	beq.n	800677e <HAL_SD_IRQHandler+0xfa>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	4618      	mov	r0, r3
 8006760:	f002 fa4e 	bl	8008c00 <SDMMC_CmdStopTransfer>
 8006764:	60f8      	str	r0, [r7, #12]
        if(errorstate != HAL_SD_ERROR_NONE)
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d008      	beq.n	800677e <HAL_SD_IRQHandler+0xfa>
          hsd->ErrorCode |= errorstate;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	431a      	orrs	r2, r3
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8006778:	6878      	ldr	r0, [r7, #4]
 800677a:	f000 f8fd 	bl	8006978 <HAL_SD_ErrorCallback>
      if(((hsd->Context & SD_CONTEXT_READ_SINGLE_BLOCK) == RESET) && ((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == RESET))
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006782:	f003 0301 	and.w	r3, r3, #1
 8006786:	2b00      	cmp	r3, #0
 8006788:	f040 80da 	bne.w	8006940 <HAL_SD_IRQHandler+0x2bc>
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006790:	f003 0302 	and.w	r3, r3, #2
 8006794:	2b00      	cmp	r3, #0
 8006796:	f040 80d3 	bne.w	8006940 <HAL_SD_IRQHandler+0x2bc>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f022 0208 	bic.w	r2, r2, #8
 80067a8:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	2201      	movs	r2, #1
 80067ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 80067b2:	6878      	ldr	r0, [r7, #4]
 80067b4:	f000 f8cc 	bl	8006950 <HAL_SD_TxCpltCallback>
}
 80067b8:	e0c2      	b.n	8006940 <HAL_SD_IRQHandler+0x2bc>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_TXFIFOHE) != RESET)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d008      	beq.n	80067da <HAL_SD_IRQHandler+0x156>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_TXFIFOHE);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80067d0:	639a      	str	r2, [r3, #56]	; 0x38
    SD_Write_IT(hsd);
 80067d2:	6878      	ldr	r0, [r7, #4]
 80067d4:	f000 ff7d 	bl	80076d2 <SD_Write_IT>
}
 80067d8:	e0b2      	b.n	8006940 <HAL_SD_IRQHandler+0x2bc>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_RXFIFOHF) != RESET)
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067e0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d008      	beq.n	80067fa <HAL_SD_IRQHandler+0x176>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXFIFOHF);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80067f0:	639a      	str	r2, [r3, #56]	; 0x38
    SD_Read_IT(hsd);
 80067f2:	6878      	ldr	r0, [r7, #4]
 80067f4:	f000 ff45 	bl	8007682 <SD_Read_IT>
}
 80067f8:	e0a2      	b.n	8006940 <HAL_SD_IRQHandler+0x2bc>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR) != RESET)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006800:	f240 233a 	movw	r3, #570	; 0x23a
 8006804:	4013      	ands	r3, r2
 8006806:	2b00      	cmp	r3, #0
 8006808:	f000 809a 	beq.w	8006940 <HAL_SD_IRQHandler+0x2bc>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DCRCFAIL) != RESET)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006812:	f003 0302 	and.w	r3, r3, #2
 8006816:	2b00      	cmp	r3, #0
 8006818:	d005      	beq.n	8006826 <HAL_SD_IRQHandler+0x1a2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL; 
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800681e:	f043 0202 	orr.w	r2, r3, #2
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DTIMEOUT) != RESET)
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800682c:	f003 0308 	and.w	r3, r3, #8
 8006830:	2b00      	cmp	r3, #0
 8006832:	d005      	beq.n	8006840 <HAL_SD_IRQHandler+0x1bc>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT; 
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006838:	f043 0208 	orr.w	r2, r3, #8
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_RXOVERR) != RESET)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006846:	f003 0320 	and.w	r3, r3, #32
 800684a:	2b00      	cmp	r3, #0
 800684c:	d005      	beq.n	800685a <HAL_SD_IRQHandler+0x1d6>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN; 
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006852:	f043 0220 	orr.w	r2, r3, #32
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_TXUNDERR) != RESET)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006860:	f003 0310 	and.w	r3, r3, #16
 8006864:	2b00      	cmp	r3, #0
 8006866:	d005      	beq.n	8006874 <HAL_SD_IRQHandler+0x1f0>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN; 
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800686c:	f043 0210 	orr.w	r2, r3, #16
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_STBITERR) != RESET)
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800687a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800687e:	2b00      	cmp	r3, #0
 8006880:	d005      	beq.n	800688e <HAL_SD_IRQHandler+0x20a>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006886:	f043 0208 	orr.w	r2, r3, #8
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS | SDIO_FLAG_STBITERR);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8006896:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800689e:	687a      	ldr	r2, [r7, #4]
 80068a0:	6812      	ldr	r2, [r2, #0]
 80068a2:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 80068a6:	f023 0302 	bic.w	r3, r3, #2
 80068aa:	63d3      	str	r3, [r2, #60]	; 0x3c
    if((hsd->Context & SD_CONTEXT_DMA) != RESET)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d036      	beq.n	8006926 <HAL_SD_IRQHandler+0x2a2>
      if(hsd->hdmatx != NULL)
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d011      	beq.n	80068e4 <HAL_SD_IRQHandler+0x260>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068c4:	4a20      	ldr	r2, [pc, #128]	; (8006948 <HAL_SD_IRQHandler+0x2c4>)
 80068c6:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068cc:	4618      	mov	r0, r3
 80068ce:	f7fd fa21 	bl	8003d14 <HAL_DMA_Abort_IT>
 80068d2:	4603      	mov	r3, r0
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d033      	beq.n	8006940 <HAL_SD_IRQHandler+0x2bc>
          SD_DMATxAbort(hsd->hdmatx);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068dc:	4618      	mov	r0, r3
 80068de:	f000 fb55 	bl	8006f8c <SD_DMATxAbort>
}
 80068e2:	e02d      	b.n	8006940 <HAL_SD_IRQHandler+0x2bc>
      else if(hsd->hdmarx != NULL)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d011      	beq.n	8006910 <HAL_SD_IRQHandler+0x28c>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068f0:	4a16      	ldr	r2, [pc, #88]	; (800694c <HAL_SD_IRQHandler+0x2c8>)
 80068f2:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068f8:	4618      	mov	r0, r3
 80068fa:	f7fd fa0b 	bl	8003d14 <HAL_DMA_Abort_IT>
 80068fe:	4603      	mov	r3, r0
 8006900:	2b00      	cmp	r3, #0
 8006902:	d01d      	beq.n	8006940 <HAL_SD_IRQHandler+0x2bc>
          SD_DMARxAbort(hsd->hdmarx);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006908:	4618      	mov	r0, r3
 800690a:	f000 fb7d 	bl	8007008 <SD_DMARxAbort>
}
 800690e:	e017      	b.n	8006940 <HAL_SD_IRQHandler+0x2bc>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2200      	movs	r2, #0
 8006914:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2201      	movs	r2, #1
 800691a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_AbortCallback(hsd);
 800691e:	6878      	ldr	r0, [r7, #4]
 8006920:	f000 f834 	bl	800698c <HAL_SD_AbortCallback>
}
 8006924:	e00c      	b.n	8006940 <HAL_SD_IRQHandler+0x2bc>
    else if((hsd->Context & SD_CONTEXT_IT) != RESET)
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800692a:	f003 0308 	and.w	r3, r3, #8
 800692e:	2b00      	cmp	r3, #0
 8006930:	d006      	beq.n	8006940 <HAL_SD_IRQHandler+0x2bc>
      hsd->State = HAL_SD_STATE_READY;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	2201      	movs	r2, #1
 8006936:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      HAL_SD_ErrorCallback(hsd);
 800693a:	6878      	ldr	r0, [r7, #4]
 800693c:	f000 f81c 	bl	8006978 <HAL_SD_ErrorCallback>
}
 8006940:	bf00      	nop
 8006942:	3710      	adds	r7, #16
 8006944:	46bd      	mov	sp, r7
 8006946:	bd80      	pop	{r7, pc}
 8006948:	08006f8d 	.word	0x08006f8d
 800694c:	08007009 	.word	0x08007009

08006950 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: Pointer to SD handle
  * @retval None
  */
 __weak void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8006950:	b480      	push	{r7}
 8006952:	b083      	sub	sp, #12
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_TxCpltCallback can be implemented in the user file
   */
}
 8006958:	bf00      	nop
 800695a:	370c      	adds	r7, #12
 800695c:	46bd      	mov	sp, r7
 800695e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006962:	4770      	bx	lr

08006964 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8006964:	b480      	push	{r7}
 8006966:	b083      	sub	sp, #12
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);
 
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_RxCpltCallback can be implemented in the user file
   */
}
 800696c:	bf00      	nop
 800696e:	370c      	adds	r7, #12
 8006970:	46bd      	mov	sp, r7
 8006972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006976:	4770      	bx	lr

08006978 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8006978:	b480      	push	{r7}
 800697a:	b083      	sub	sp, #12
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);
 
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */ 
}
 8006980:	bf00      	nop
 8006982:	370c      	adds	r7, #12
 8006984:	46bd      	mov	sp, r7
 8006986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698a:	4770      	bx	lr

0800698c <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800698c:	b480      	push	{r7}
 800698e:	b083      	sub	sp, #12
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);
 
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */ 
}
 8006994:	bf00      	nop
 8006996:	370c      	adds	r7, #12
 8006998:	46bd      	mov	sp, r7
 800699a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699e:	4770      	bx	lr

080069a0 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80069a0:	b480      	push	{r7}
 80069a2:	b085      	sub	sp, #20
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
 80069a8:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 80069aa:	2300      	movs	r3, #0
 80069ac:	60fb      	str	r3, [r7, #12]
  
  /* Byte 0 */
  tmp = (hsd->CSD[0U] & 0xFF000000U) >> 24U;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80069b2:	0e1b      	lsrs	r3, r3, #24
 80069b4:	60fb      	str	r3, [r7, #12]
  pCSD->CSDStruct      = (uint8_t)((tmp & 0xC0U) >> 6U);
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	099b      	lsrs	r3, r3, #6
 80069ba:	b2db      	uxtb	r3, r3
 80069bc:	f003 0303 	and.w	r3, r3, #3
 80069c0:	b2da      	uxtb	r2, r3
 80069c2:	683b      	ldr	r3, [r7, #0]
 80069c4:	701a      	strb	r2, [r3, #0]
  pCSD->SysSpecVersion = (uint8_t)((tmp & 0x3CU) >> 2U);
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	089b      	lsrs	r3, r3, #2
 80069ca:	b2db      	uxtb	r3, r3
 80069cc:	f003 030f 	and.w	r3, r3, #15
 80069d0:	b2da      	uxtb	r2, r3
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	705a      	strb	r2, [r3, #1]
  pCSD->Reserved1      = tmp & 0x03U;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	b2db      	uxtb	r3, r3
 80069da:	f003 0303 	and.w	r3, r3, #3
 80069de:	b2da      	uxtb	r2, r3
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	709a      	strb	r2, [r3, #2]
  
  /* Byte 1 */
  tmp = (hsd->CSD[0U] & 0x00FF0000U) >> 16U;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80069e8:	0c1b      	lsrs	r3, r3, #16
 80069ea:	b2db      	uxtb	r3, r3
 80069ec:	60fb      	str	r3, [r7, #12]
  pCSD->TAAC = (uint8_t)tmp;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	b2da      	uxtb	r2, r3
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	70da      	strb	r2, [r3, #3]
  
  /* Byte 2 */
  tmp = (hsd->CSD[0U] & 0x0000FF00U) >> 8U;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80069fa:	0a1b      	lsrs	r3, r3, #8
 80069fc:	b2db      	uxtb	r3, r3
 80069fe:	60fb      	str	r3, [r7, #12]
  pCSD->NSAC = (uint8_t)tmp;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	b2da      	uxtb	r2, r3
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	711a      	strb	r2, [r3, #4]
  
  /* Byte 3 */
  tmp = hsd->CSD[0U] & 0x000000FFU;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006a0c:	b2db      	uxtb	r3, r3
 8006a0e:	60fb      	str	r3, [r7, #12]
  pCSD->MaxBusClkFrec = (uint8_t)tmp;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	b2da      	uxtb	r2, r3
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	715a      	strb	r2, [r3, #5]
  
  /* Byte 4 */
  tmp = (hsd->CSD[1U] & 0xFF000000U) >> 24U;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a1c:	0e1b      	lsrs	r3, r3, #24
 8006a1e:	60fb      	str	r3, [r7, #12]
  pCSD->CardComdClasses = (uint16_t)(tmp << 4U);
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	b29b      	uxth	r3, r3
 8006a24:	011b      	lsls	r3, r3, #4
 8006a26:	b29a      	uxth	r2, r3
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	80da      	strh	r2, [r3, #6]
  
  /* Byte 5 */
  tmp = (hsd->CSD[1U] & 0x00FF0000U) >> 16U;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a30:	0c1b      	lsrs	r3, r3, #16
 8006a32:	b2db      	uxtb	r3, r3
 8006a34:	60fb      	str	r3, [r7, #12]
  pCSD->CardComdClasses |= (uint16_t)((tmp & 0xF0U) >> 4U);
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	88db      	ldrh	r3, [r3, #6]
 8006a3a:	b29a      	uxth	r2, r3
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	091b      	lsrs	r3, r3, #4
 8006a40:	b29b      	uxth	r3, r3
 8006a42:	f003 030f 	and.w	r3, r3, #15
 8006a46:	b29b      	uxth	r3, r3
 8006a48:	4313      	orrs	r3, r2
 8006a4a:	b29a      	uxth	r2, r3
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	80da      	strh	r2, [r3, #6]
  pCSD->RdBlockLen       = (uint8_t)(tmp & 0x0FU);
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	b2db      	uxtb	r3, r3
 8006a54:	f003 030f 	and.w	r3, r3, #15
 8006a58:	b2da      	uxtb	r2, r3
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	721a      	strb	r2, [r3, #8]
  
  /* Byte 6 */
  tmp = (hsd->CSD[1U] & 0x0000FF00U) >> 8U;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a62:	0a1b      	lsrs	r3, r3, #8
 8006a64:	b2db      	uxtb	r3, r3
 8006a66:	60fb      	str	r3, [r7, #12]
  pCSD->PartBlockRead   = (uint8_t)((tmp & 0x80U) >> 7U);
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	09db      	lsrs	r3, r3, #7
 8006a6c:	b2db      	uxtb	r3, r3
 8006a6e:	f003 0301 	and.w	r3, r3, #1
 8006a72:	b2da      	uxtb	r2, r3
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	725a      	strb	r2, [r3, #9]
  pCSD->WrBlockMisalign = (uint8_t)((tmp & 0x40U) >> 6U);
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	099b      	lsrs	r3, r3, #6
 8006a7c:	b2db      	uxtb	r3, r3
 8006a7e:	f003 0301 	and.w	r3, r3, #1
 8006a82:	b2da      	uxtb	r2, r3
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	729a      	strb	r2, [r3, #10]
  pCSD->RdBlockMisalign = (uint8_t)((tmp & 0x20U) >> 5U);
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	095b      	lsrs	r3, r3, #5
 8006a8c:	b2db      	uxtb	r3, r3
 8006a8e:	f003 0301 	and.w	r3, r3, #1
 8006a92:	b2da      	uxtb	r2, r3
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	72da      	strb	r2, [r3, #11]
  pCSD->DSRImpl         = (uint8_t)((tmp & 0x10U) >> 4U);
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	091b      	lsrs	r3, r3, #4
 8006a9c:	b2db      	uxtb	r3, r3
 8006a9e:	f003 0301 	and.w	r3, r3, #1
 8006aa2:	b2da      	uxtb	r2, r3
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	731a      	strb	r2, [r3, #12]
  pCSD->Reserved2       = 0U; /*!< Reserved */
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	2200      	movs	r2, #0
 8006aac:	735a      	strb	r2, [r3, #13]
       
  if(hsd->SdCard.CardType == CARD_SDSC)
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	f040 8087 	bne.w	8006bc6 <HAL_SD_GetCardCSD+0x226>
  {
    pCSD->DeviceSize = (tmp & 0x03U) << 10U;
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	029b      	lsls	r3, r3, #10
 8006abc:	f403 6240 	and.w	r2, r3, #3072	; 0xc00
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	611a      	str	r2, [r3, #16]
    
    /* Byte 7 */
    tmp = (uint8_t)(hsd->CSD[1U] & 0x000000FFU);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006ac8:	b2db      	uxtb	r3, r3
 8006aca:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize |= (tmp) << 2U;
 8006acc:	683b      	ldr	r3, [r7, #0]
 8006ace:	691a      	ldr	r2, [r3, #16]
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	009b      	lsls	r3, r3, #2
 8006ad4:	431a      	orrs	r2, r3
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	611a      	str	r2, [r3, #16]
    
    /* Byte 8 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006ade:	0e1b      	lsrs	r3, r3, #24
 8006ae0:	b2db      	uxtb	r3, r3
 8006ae2:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize |= (tmp & 0xC0U) >> 6U;
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	691a      	ldr	r2, [r3, #16]
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	099b      	lsrs	r3, r3, #6
 8006aec:	f003 0303 	and.w	r3, r3, #3
 8006af0:	431a      	orrs	r2, r3
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	611a      	str	r2, [r3, #16]
    
    pCSD->MaxRdCurrentVDDMin = (tmp & 0x38U) >> 3U;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	08db      	lsrs	r3, r3, #3
 8006afa:	b2db      	uxtb	r3, r3
 8006afc:	f003 0307 	and.w	r3, r3, #7
 8006b00:	b2da      	uxtb	r2, r3
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	751a      	strb	r2, [r3, #20]
    pCSD->MaxRdCurrentVDDMax = (tmp & 0x07U);
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	b2db      	uxtb	r3, r3
 8006b0a:	f003 0307 	and.w	r3, r3, #7
 8006b0e:	b2da      	uxtb	r2, r3
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	755a      	strb	r2, [r3, #21]
    
    /* Byte 9 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x00FF0000U) >> 16U);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006b18:	0c1b      	lsrs	r3, r3, #16
 8006b1a:	b2db      	uxtb	r3, r3
 8006b1c:	60fb      	str	r3, [r7, #12]
    pCSD->MaxWrCurrentVDDMin = (tmp & 0xE0U) >> 5U;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	095b      	lsrs	r3, r3, #5
 8006b22:	b2db      	uxtb	r3, r3
 8006b24:	f003 0307 	and.w	r3, r3, #7
 8006b28:	b2da      	uxtb	r2, r3
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	759a      	strb	r2, [r3, #22]
    pCSD->MaxWrCurrentVDDMax = (tmp & 0x1CU) >> 2U;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	089b      	lsrs	r3, r3, #2
 8006b32:	b2db      	uxtb	r3, r3
 8006b34:	f003 0307 	and.w	r3, r3, #7
 8006b38:	b2da      	uxtb	r2, r3
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	75da      	strb	r2, [r3, #23]
    pCSD->DeviceSizeMul      = (tmp & 0x03U) << 1U;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	b2db      	uxtb	r3, r3
 8006b42:	005b      	lsls	r3, r3, #1
 8006b44:	b2db      	uxtb	r3, r3
 8006b46:	f003 0306 	and.w	r3, r3, #6
 8006b4a:	b2da      	uxtb	r2, r3
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	761a      	strb	r2, [r3, #24]
    /* Byte 10 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x0000FF00U) >> 8U);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006b54:	0a1b      	lsrs	r3, r3, #8
 8006b56:	b2db      	uxtb	r3, r3
 8006b58:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSizeMul |= (tmp & 0x80U) >> 7U;
 8006b5a:	683b      	ldr	r3, [r7, #0]
 8006b5c:	7e1b      	ldrb	r3, [r3, #24]
 8006b5e:	b2da      	uxtb	r2, r3
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	09db      	lsrs	r3, r3, #7
 8006b64:	b2db      	uxtb	r3, r3
 8006b66:	f003 0301 	and.w	r3, r3, #1
 8006b6a:	b2db      	uxtb	r3, r3
 8006b6c:	4313      	orrs	r3, r2
 8006b6e:	b2da      	uxtb	r2, r3
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	761a      	strb	r2, [r3, #24]
    
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	691b      	ldr	r3, [r3, #16]
 8006b78:	1c5a      	adds	r2, r3, #1
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1U << (pCSD->DeviceSizeMul + 2U));
 8006b7e:	683b      	ldr	r3, [r7, #0]
 8006b80:	7e1b      	ldrb	r3, [r3, #24]
 8006b82:	b2db      	uxtb	r3, r3
 8006b84:	3302      	adds	r3, #2
 8006b86:	2201      	movs	r2, #1
 8006b88:	fa02 f303 	lsl.w	r3, r2, r3
 8006b8c:	687a      	ldr	r2, [r7, #4]
 8006b8e:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8006b90:	fb03 f202 	mul.w	r2, r3, r2
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = 1U << (pCSD->RdBlockLen);
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	7a1b      	ldrb	r3, [r3, #8]
 8006b9c:	b2db      	uxtb	r3, r3
 8006b9e:	461a      	mov	r2, r3
 8006ba0:	2301      	movs	r3, #1
 8006ba2:	fa03 f202 	lsl.w	r2, r3, r2
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U); 
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bae:	687a      	ldr	r2, [r7, #4]
 8006bb0:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8006bb2:	0a52      	lsrs	r2, r2, #9
 8006bb4:	fb03 f202 	mul.w	r2, r3, r2
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006bc2:	661a      	str	r2, [r3, #96]	; 0x60
 8006bc4:	e04d      	b.n	8006c62 <HAL_SD_GetCardCSD+0x2c2>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006bca:	2b01      	cmp	r3, #1
 8006bcc:	d138      	bne.n	8006c40 <HAL_SD_GetCardCSD+0x2a0>
  {
    /* Byte 7 */
    tmp = (uint8_t)(hsd->CSD[1U] & 0x000000FFU);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006bd2:	b2db      	uxtb	r3, r3
 8006bd4:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize = (tmp & 0x3FU) << 16U;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	041b      	lsls	r3, r3, #16
 8006bda:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	611a      	str	r2, [r3, #16]
    
    /* Byte 8 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006be6:	0e1b      	lsrs	r3, r3, #24
 8006be8:	b2db      	uxtb	r3, r3
 8006bea:	60fb      	str	r3, [r7, #12]
    
    pCSD->DeviceSize |= (tmp << 8U);
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	691a      	ldr	r2, [r3, #16]
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	021b      	lsls	r3, r3, #8
 8006bf4:	431a      	orrs	r2, r3
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	611a      	str	r2, [r3, #16]
    
    /* Byte 9 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x00FF0000U) >> 16U);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006bfe:	0c1b      	lsrs	r3, r3, #16
 8006c00:	b2db      	uxtb	r3, r3
 8006c02:	60fb      	str	r3, [r7, #12]
    
    pCSD->DeviceSize |= (tmp);
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	691a      	ldr	r2, [r3, #16]
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	431a      	orrs	r2, r3
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	611a      	str	r2, [r3, #16]
    
    /* Byte 10 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x0000FF00U) >> 8U);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006c14:	0a1b      	lsrs	r3, r3, #8
 8006c16:	b2db      	uxtb	r3, r3
 8006c18:	60fb      	str	r3, [r7, #12]
    
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr = (((uint64_t)pCSD->DeviceSize + 1U) * 1024U);
 8006c1a:	683b      	ldr	r3, [r7, #0]
 8006c1c:	691b      	ldr	r3, [r3, #16]
 8006c1e:	3301      	adds	r3, #1
 8006c20:	029a      	lsls	r2, r3, #10
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	655a      	str	r2, [r3, #84]	; 0x54
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize = 512U;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006c34:	659a      	str	r2, [r3, #88]	; 0x58
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	661a      	str	r2, [r3, #96]	; 0x60
 8006c3e:	e010      	b.n	8006c62 <HAL_SD_GetCardCSD+0x2c2>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);   
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8006c48:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c4e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2201      	movs	r2, #1
 8006c5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8006c5e:	2301      	movs	r3, #1
 8006c60:	e0c1      	b.n	8006de6 <HAL_SD_GetCardCSD+0x446>
  }
  
  pCSD->EraseGrSize = (tmp & 0x40U) >> 6U;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	099b      	lsrs	r3, r3, #6
 8006c66:	b2db      	uxtb	r3, r3
 8006c68:	f003 0301 	and.w	r3, r3, #1
 8006c6c:	b2da      	uxtb	r2, r3
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	765a      	strb	r2, [r3, #25]
  pCSD->EraseGrMul  = (tmp & 0x3FU) << 1U;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	b2db      	uxtb	r3, r3
 8006c76:	005b      	lsls	r3, r3, #1
 8006c78:	b2db      	uxtb	r3, r3
 8006c7a:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8006c7e:	b2da      	uxtb	r2, r3
 8006c80:	683b      	ldr	r3, [r7, #0]
 8006c82:	769a      	strb	r2, [r3, #26]
  
  /* Byte 11 */
  tmp = (uint8_t)(hsd->CSD[2U] & 0x000000FFU);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006c88:	b2db      	uxtb	r3, r3
 8006c8a:	60fb      	str	r3, [r7, #12]
  pCSD->EraseGrMul     |= (tmp & 0x80U) >> 7U;
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	7e9b      	ldrb	r3, [r3, #26]
 8006c90:	b2da      	uxtb	r2, r3
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	09db      	lsrs	r3, r3, #7
 8006c96:	b2db      	uxtb	r3, r3
 8006c98:	f003 0301 	and.w	r3, r3, #1
 8006c9c:	b2db      	uxtb	r3, r3
 8006c9e:	4313      	orrs	r3, r2
 8006ca0:	b2da      	uxtb	r2, r3
 8006ca2:	683b      	ldr	r3, [r7, #0]
 8006ca4:	769a      	strb	r2, [r3, #26]
  pCSD->WrProtectGrSize = (tmp & 0x7FU);
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	b2db      	uxtb	r3, r3
 8006caa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006cae:	b2da      	uxtb	r2, r3
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	76da      	strb	r2, [r3, #27]
  
  /* Byte 12 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0xFF000000U) >> 24U);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cb8:	0e1b      	lsrs	r3, r3, #24
 8006cba:	b2db      	uxtb	r3, r3
 8006cbc:	60fb      	str	r3, [r7, #12]
  pCSD->WrProtectGrEnable = (tmp & 0x80U) >> 7U;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	09db      	lsrs	r3, r3, #7
 8006cc2:	b2db      	uxtb	r3, r3
 8006cc4:	f003 0301 	and.w	r3, r3, #1
 8006cc8:	b2da      	uxtb	r2, r3
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	771a      	strb	r2, [r3, #28]
  pCSD->ManDeflECC        = (tmp & 0x60U) >> 5U;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	095b      	lsrs	r3, r3, #5
 8006cd2:	b2db      	uxtb	r3, r3
 8006cd4:	f003 0303 	and.w	r3, r3, #3
 8006cd8:	b2da      	uxtb	r2, r3
 8006cda:	683b      	ldr	r3, [r7, #0]
 8006cdc:	775a      	strb	r2, [r3, #29]
  pCSD->WrSpeedFact       = (tmp & 0x1CU) >> 2U;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	089b      	lsrs	r3, r3, #2
 8006ce2:	b2db      	uxtb	r3, r3
 8006ce4:	f003 0307 	and.w	r3, r3, #7
 8006ce8:	b2da      	uxtb	r2, r3
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	779a      	strb	r2, [r3, #30]
  pCSD->MaxWrBlockLen     = (tmp & 0x03U) << 2U;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	b2db      	uxtb	r3, r3
 8006cf2:	009b      	lsls	r3, r3, #2
 8006cf4:	b2db      	uxtb	r3, r3
 8006cf6:	f003 030c 	and.w	r3, r3, #12
 8006cfa:	b2da      	uxtb	r2, r3
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	77da      	strb	r2, [r3, #31]
  
  /* Byte 13 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0x00FF0000U) >> 16U);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d04:	0c1b      	lsrs	r3, r3, #16
 8006d06:	b2db      	uxtb	r3, r3
 8006d08:	60fb      	str	r3, [r7, #12]
  pCSD->MaxWrBlockLen      |= (tmp & 0xC0U) >> 6U;
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	7fdb      	ldrb	r3, [r3, #31]
 8006d0e:	b2da      	uxtb	r2, r3
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	099b      	lsrs	r3, r3, #6
 8006d14:	b2db      	uxtb	r3, r3
 8006d16:	f003 0303 	and.w	r3, r3, #3
 8006d1a:	b2db      	uxtb	r3, r3
 8006d1c:	4313      	orrs	r3, r2
 8006d1e:	b2da      	uxtb	r2, r3
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	77da      	strb	r2, [r3, #31]
  pCSD->WriteBlockPaPartial = (tmp & 0x20U) >> 5U;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	095b      	lsrs	r3, r3, #5
 8006d28:	b2db      	uxtb	r3, r3
 8006d2a:	f003 0301 	and.w	r3, r3, #1
 8006d2e:	b2da      	uxtb	r2, r3
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	f883 2020 	strb.w	r2, [r3, #32]
  pCSD->Reserved3           = 0U;
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	2200      	movs	r2, #0
 8006d3a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  pCSD->ContentProtectAppli = (tmp & 0x01U);
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	b2db      	uxtb	r3, r3
 8006d42:	f003 0301 	and.w	r3, r3, #1
 8006d46:	b2da      	uxtb	r2, r3
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
  
  /* Byte 14 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0x0000FF00U) >> 8U);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d52:	0a1b      	lsrs	r3, r3, #8
 8006d54:	b2db      	uxtb	r3, r3
 8006d56:	60fb      	str	r3, [r7, #12]
  pCSD->FileFormatGrouop = (tmp & 0x80U) >> 7U;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	09db      	lsrs	r3, r3, #7
 8006d5c:	b2db      	uxtb	r3, r3
 8006d5e:	f003 0301 	and.w	r3, r3, #1
 8006d62:	b2da      	uxtb	r2, r3
 8006d64:	683b      	ldr	r3, [r7, #0]
 8006d66:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
  pCSD->CopyFlag         = (tmp & 0x40U) >> 6U;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	099b      	lsrs	r3, r3, #6
 8006d6e:	b2db      	uxtb	r3, r3
 8006d70:	f003 0301 	and.w	r3, r3, #1
 8006d74:	b2da      	uxtb	r2, r3
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  pCSD->PermWrProtect    = (tmp & 0x20U) >> 5U;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	095b      	lsrs	r3, r3, #5
 8006d80:	b2db      	uxtb	r3, r3
 8006d82:	f003 0301 	and.w	r3, r3, #1
 8006d86:	b2da      	uxtb	r2, r3
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  pCSD->TempWrProtect    = (tmp & 0x10U) >> 4U;
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	091b      	lsrs	r3, r3, #4
 8006d92:	b2db      	uxtb	r3, r3
 8006d94:	f003 0301 	and.w	r3, r3, #1
 8006d98:	b2da      	uxtb	r2, r3
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  pCSD->FileFormat       = (tmp & 0x0CU) >> 2U;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	089b      	lsrs	r3, r3, #2
 8006da4:	b2db      	uxtb	r3, r3
 8006da6:	f003 0303 	and.w	r3, r3, #3
 8006daa:	b2da      	uxtb	r2, r3
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  pCSD->ECC              = (tmp & 0x03U);
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	b2db      	uxtb	r3, r3
 8006db6:	f003 0303 	and.w	r3, r3, #3
 8006dba:	b2da      	uxtb	r2, r3
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  
  /* Byte 15 */
  tmp = (uint8_t)(hsd->CSD[3U] & 0x000000FFU);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006dc6:	b2db      	uxtb	r3, r3
 8006dc8:	60fb      	str	r3, [r7, #12]
  pCSD->CSD_CRC   = (tmp & 0xFEU) >> 1U;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	085b      	lsrs	r3, r3, #1
 8006dce:	b2db      	uxtb	r3, r3
 8006dd0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006dd4:	b2da      	uxtb	r2, r3
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  pCSD->Reserved4 = 1U;
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	2201      	movs	r2, #1
 8006de0:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  
  return HAL_OK;
 8006de4:	2300      	movs	r3, #0
}
 8006de6:	4618      	mov	r0, r3
 8006de8:	3714      	adds	r7, #20
 8006dea:	46bd      	mov	sp, r7
 8006dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df0:	4770      	bx	lr

08006df2 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that 
  *         will contain the SD card status information 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8006df2:	b480      	push	{r7}
 8006df4:	b083      	sub	sp, #12
 8006df6:	af00      	add	r7, sp, #0
 8006df8:	6078      	str	r0, [r7, #4]
 8006dfa:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006e10:	683b      	ldr	r3, [r7, #0]
 8006e12:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006e18:	683b      	ldr	r3, [r7, #0]
 8006e1a:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	61da      	str	r2, [r3, #28]
  
  return HAL_OK;
 8006e3c:	2300      	movs	r3, #0
}
 8006e3e:	4618      	mov	r0, r3
 8006e40:	370c      	adds	r7, #12
 8006e42:	46bd      	mov	sp, r7
 8006e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e48:	4770      	bx	lr

08006e4a <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8006e4a:	b5b0      	push	{r4, r5, r7, lr}
 8006e4c:	b08e      	sub	sp, #56	; 0x38
 8006e4e:	af04      	add	r7, sp, #16
 8006e50:	6078      	str	r0, [r7, #4]
 8006e52:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8006e54:	2300      	movs	r3, #0
 8006e56:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));
  
  /* Chnage Satte */
  hsd->State = HAL_SD_STATE_BUSY;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2203      	movs	r2, #3
 8006e5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e64:	2b03      	cmp	r3, #3
 8006e66:	d02e      	beq.n	8006ec6 <HAL_SD_ConfigWideBusOperation+0x7c>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e6e:	d106      	bne.n	8006e7e <HAL_SD_ConfigWideBusOperation+0x34>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e74:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	639a      	str	r2, [r3, #56]	; 0x38
 8006e7c:	e029      	b.n	8006ed2 <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e84:	d10a      	bne.n	8006e9c <HAL_SD_ConfigWideBusOperation+0x52>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8006e86:	6878      	ldr	r0, [r7, #4]
 8006e88:	f000 fa98 	bl	80073bc <SD_WideBus_Enable>
 8006e8c:	6278      	str	r0, [r7, #36]	; 0x24
      
      hsd->ErrorCode |= errorstate;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e94:	431a      	orrs	r2, r3
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	639a      	str	r2, [r3, #56]	; 0x38
 8006e9a:	e01a      	b.n	8006ed2 <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d10a      	bne.n	8006eb8 <HAL_SD_ConfigWideBusOperation+0x6e>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8006ea2:	6878      	ldr	r0, [r7, #4]
 8006ea4:	f000 fad7 	bl	8007456 <SD_WideBus_Disable>
 8006ea8:	6278      	str	r0, [r7, #36]	; 0x24
      
      hsd->ErrorCode |= errorstate;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eb0:	431a      	orrs	r2, r3
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	639a      	str	r2, [r3, #56]	; 0x38
 8006eb6:	e00c      	b.n	8006ed2 <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ebc:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	639a      	str	r2, [r3, #56]	; 0x38
 8006ec4:	e005      	b.n	8006ed2 <HAL_SD_ConfigWideBusOperation+0x88>
    }
  }  
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eca:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d00a      	beq.n	8006ef0 <HAL_SD_ConfigWideBusOperation+0xa6>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8006ee2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2201      	movs	r2, #1
 8006ee8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8006eec:	2301      	movs	r3, #1
 8006eee:	e024      	b.n	8006f3a <HAL_SD_ConfigWideBusOperation+0xf0>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	685b      	ldr	r3, [r3, #4]
 8006ef4:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	689b      	ldr	r3, [r3, #8]
 8006efa:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	68db      	ldr	r3, [r3, #12]
 8006f00:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	695b      	ldr	r3, [r3, #20]
 8006f0a:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	699b      	ldr	r3, [r3, #24]
 8006f10:	623b      	str	r3, [r7, #32]
    SDIO_Init(hsd->Instance, Init);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681d      	ldr	r5, [r3, #0]
 8006f16:	466c      	mov	r4, sp
 8006f18:	f107 0318 	add.w	r3, r7, #24
 8006f1c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006f20:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006f24:	f107 030c 	add.w	r3, r7, #12
 8006f28:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006f2a:	4628      	mov	r0, r5
 8006f2c:	f001 fcd6 	bl	80088dc <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2201      	movs	r2, #1
 8006f34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return HAL_OK;
 8006f38:	2300      	movs	r3, #0
}
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	3728      	adds	r7, #40	; 0x28
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	bdb0      	pop	{r4, r5, r7, pc}

08006f42 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8006f42:	b580      	push	{r7, lr}
 8006f44:	b086      	sub	sp, #24
 8006f46:	af00      	add	r7, sp, #0
 8006f48:	6078      	str	r0, [r7, #4]
  HAL_SD_CardStateTypeDef cardstate =  HAL_SD_CARD_TRANSFER;
 8006f4a:	2304      	movs	r3, #4
 8006f4c:	75fb      	strb	r3, [r7, #23]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8006f4e:	2300      	movs	r3, #0
 8006f50:	613b      	str	r3, [r7, #16]
  uint32_t resp1 = 0;
 8006f52:	2300      	movs	r3, #0
 8006f54:	60fb      	str	r3, [r7, #12]
  
  errorstate = SD_SendStatus(hsd, &resp1);
 8006f56:	f107 030c 	add.w	r3, r7, #12
 8006f5a:	4619      	mov	r1, r3
 8006f5c:	6878      	ldr	r0, [r7, #4]
 8006f5e:	f000 fa03 	bl	8007368 <SD_SendStatus>
 8006f62:	6138      	str	r0, [r7, #16]
  if(errorstate != HAL_OK)
 8006f64:	693b      	ldr	r3, [r7, #16]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d005      	beq.n	8006f76 <HAL_SD_GetCardState+0x34>
  {
    hsd->ErrorCode |= errorstate;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006f6e:	693b      	ldr	r3, [r7, #16]
 8006f70:	431a      	orrs	r2, r3
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = (HAL_SD_CardStateTypeDef)((resp1 >> 9U) & 0x0FU);
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	0a5b      	lsrs	r3, r3, #9
 8006f7a:	b2db      	uxtb	r3, r3
 8006f7c:	f003 030f 	and.w	r3, r3, #15
 8006f80:	75fb      	strb	r3, [r7, #23]
  
  return cardstate;
 8006f82:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f84:	4618      	mov	r0, r3
 8006f86:	3718      	adds	r7, #24
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	bd80      	pop	{r7, pc}

08006f8c <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback 
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)   
{
 8006f8c:	b580      	push	{r7, lr}
 8006f8e:	b084      	sub	sp, #16
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f98:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;
  
  if(hsd->hdmatx != NULL)
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d002      	beq.n	8006fa8 <SD_DMATxAbort+0x1c>
  {
    hsd->hdmatx = NULL;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	641a      	str	r2, [r3, #64]	; 0x40
  }
  
  /* All DMA channels are aborted */
  if(hsd->hdmarx == NULL)
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d127      	bne.n	8007000 <SD_DMATxAbort+0x74>
  {
    CardState = HAL_SD_GetCardState(hsd);
 8006fb0:	68f8      	ldr	r0, [r7, #12]
 8006fb2:	f7ff ffc6 	bl	8006f42 <HAL_SD_GetCardState>
 8006fb6:	4603      	mov	r3, r0
 8006fb8:	72fb      	strb	r3, [r7, #11]
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	2201      	movs	r2, #1
 8006fc4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8006fc8:	7afb      	ldrb	r3, [r7, #11]
 8006fca:	2b06      	cmp	r3, #6
 8006fcc:	d002      	beq.n	8006fd4 <SD_DMATxAbort+0x48>
 8006fce:	7afb      	ldrb	r3, [r7, #11]
 8006fd0:	2b05      	cmp	r3, #5
 8006fd2:	d115      	bne.n	8007000 <SD_DMATxAbort+0x74>
    {
      hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	4618      	mov	r0, r3
 8006fda:	f001 fe11 	bl	8008c00 <SDMMC_CmdStopTransfer>
 8006fde:	4602      	mov	r2, r0
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fe4:	431a      	orrs	r2, r3
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	639a      	str	r2, [r3, #56]	; 0x38
      
      if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d003      	beq.n	8006ffa <SD_DMATxAbort+0x6e>
      {
        HAL_SD_AbortCallback(hsd);
 8006ff2:	68f8      	ldr	r0, [r7, #12]
 8006ff4:	f7ff fcca 	bl	800698c <HAL_SD_AbortCallback>
      {
        HAL_SD_ErrorCallback(hsd);
      }
    }
  }
}
 8006ff8:	e002      	b.n	8007000 <SD_DMATxAbort+0x74>
        HAL_SD_ErrorCallback(hsd);
 8006ffa:	68f8      	ldr	r0, [r7, #12]
 8006ffc:	f7ff fcbc 	bl	8006978 <HAL_SD_ErrorCallback>
}
 8007000:	bf00      	nop
 8007002:	3710      	adds	r7, #16
 8007004:	46bd      	mov	sp, r7
 8007006:	bd80      	pop	{r7, pc}

08007008 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback 
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)   
{
 8007008:	b580      	push	{r7, lr}
 800700a:	b084      	sub	sp, #16
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007014:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;
  
  if(hsd->hdmarx != NULL)
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800701a:	2b00      	cmp	r3, #0
 800701c:	d002      	beq.n	8007024 <SD_DMARxAbort+0x1c>
  {
    hsd->hdmarx = NULL;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	2200      	movs	r2, #0
 8007022:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  
  /* All DMA channels are aborted */
  if(hsd->hdmatx == NULL)
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007028:	2b00      	cmp	r3, #0
 800702a:	d127      	bne.n	800707c <SD_DMARxAbort+0x74>
  {
    CardState = HAL_SD_GetCardState(hsd);
 800702c:	68f8      	ldr	r0, [r7, #12]
 800702e:	f7ff ff88 	bl	8006f42 <HAL_SD_GetCardState>
 8007032:	4603      	mov	r3, r0
 8007034:	72fb      	strb	r3, [r7, #11]
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	2200      	movs	r2, #0
 800703a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	2201      	movs	r2, #1
 8007040:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8007044:	7afb      	ldrb	r3, [r7, #11]
 8007046:	2b06      	cmp	r3, #6
 8007048:	d002      	beq.n	8007050 <SD_DMARxAbort+0x48>
 800704a:	7afb      	ldrb	r3, [r7, #11]
 800704c:	2b05      	cmp	r3, #5
 800704e:	d115      	bne.n	800707c <SD_DMARxAbort+0x74>
    {
      hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	4618      	mov	r0, r3
 8007056:	f001 fdd3 	bl	8008c00 <SDMMC_CmdStopTransfer>
 800705a:	4602      	mov	r2, r0
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007060:	431a      	orrs	r2, r3
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	639a      	str	r2, [r3, #56]	; 0x38
      
      if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800706a:	2b00      	cmp	r3, #0
 800706c:	d003      	beq.n	8007076 <SD_DMARxAbort+0x6e>
      {
        HAL_SD_AbortCallback(hsd);
 800706e:	68f8      	ldr	r0, [r7, #12]
 8007070:	f7ff fc8c 	bl	800698c <HAL_SD_AbortCallback>
      {
        HAL_SD_ErrorCallback(hsd);
      }
    }
  }
}
 8007074:	e002      	b.n	800707c <SD_DMARxAbort+0x74>
        HAL_SD_ErrorCallback(hsd);
 8007076:	68f8      	ldr	r0, [r7, #12]
 8007078:	f7ff fc7e 	bl	8006978 <HAL_SD_ErrorCallback>
}
 800707c:	bf00      	nop
 800707e:	3710      	adds	r7, #16
 8007080:	46bd      	mov	sp, r7
 8007082:	bd80      	pop	{r7, pc}

08007084 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007084:	b5b0      	push	{r4, r5, r7, lr}
 8007086:	b094      	sub	sp, #80	; 0x50
 8007088:	af04      	add	r7, sp, #16
 800708a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 800708c:	2300      	movs	r3, #0
 800708e:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint16_t sd_rca = 1U;
 8007090:	2301      	movs	r3, #1
 8007092:	81fb      	strh	r3, [r7, #14]
  
  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U) 
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	4618      	mov	r0, r3
 800709a:	f001 fc76 	bl	800898a <SDIO_GetPowerState>
 800709e:	4603      	mov	r3, r0
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d102      	bne.n	80070aa <SD_InitCard+0x26>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80070a4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80070a8:	e0b2      	b.n	8007210 <SD_InitCard+0x18c>
  }
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070ae:	2b03      	cmp	r3, #3
 80070b0:	d02f      	beq.n	8007112 <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	4618      	mov	r0, r3
 80070b8:	f001 febc 	bl	8008e34 <SDMMC_CmdSendCID>
 80070bc:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80070be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d001      	beq.n	80070c8 <SD_InitCard+0x44>
    {
      return errorstate;
 80070c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80070c6:	e0a3      	b.n	8007210 <SD_InitCard+0x18c>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	2100      	movs	r1, #0
 80070ce:	4618      	mov	r0, r3
 80070d0:	f001 fca0 	bl	8008a14 <SDIO_GetResponse>
 80070d4:	4602      	mov	r2, r0
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	2104      	movs	r1, #4
 80070e0:	4618      	mov	r0, r3
 80070e2:	f001 fc97 	bl	8008a14 <SDIO_GetResponse>
 80070e6:	4602      	mov	r2, r0
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	2108      	movs	r1, #8
 80070f2:	4618      	mov	r0, r3
 80070f4:	f001 fc8e 	bl	8008a14 <SDIO_GetResponse>
 80070f8:	4602      	mov	r2, r0
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	210c      	movs	r1, #12
 8007104:	4618      	mov	r0, r3
 8007106:	f001 fc85 	bl	8008a14 <SDIO_GetResponse>
 800710a:	4602      	mov	r2, r0
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007116:	2b03      	cmp	r3, #3
 8007118:	d00d      	beq.n	8007136 <SD_InitCard+0xb2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f107 020e 	add.w	r2, r7, #14
 8007122:	4611      	mov	r1, r2
 8007124:	4618      	mov	r0, r3
 8007126:	f001 fec6 	bl	8008eb6 <SDMMC_CmdSetRelAdd>
 800712a:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800712c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800712e:	2b00      	cmp	r3, #0
 8007130:	d001      	beq.n	8007136 <SD_InitCard+0xb2>
    {
      return errorstate;
 8007132:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007134:	e06c      	b.n	8007210 <SD_InitCard+0x18c>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800713a:	2b03      	cmp	r3, #3
 800713c:	d036      	beq.n	80071ac <SD_InitCard+0x128>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800713e:	89fb      	ldrh	r3, [r7, #14]
 8007140:	461a      	mov	r2, r3
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681a      	ldr	r2, [r3, #0]
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800714e:	041b      	lsls	r3, r3, #16
 8007150:	4619      	mov	r1, r3
 8007152:	4610      	mov	r0, r2
 8007154:	f001 fe8e 	bl	8008e74 <SDMMC_CmdSendCSD>
 8007158:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800715a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800715c:	2b00      	cmp	r3, #0
 800715e:	d001      	beq.n	8007164 <SD_InitCard+0xe0>
    {
      return errorstate;
 8007160:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007162:	e055      	b.n	8007210 <SD_InitCard+0x18c>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	2100      	movs	r1, #0
 800716a:	4618      	mov	r0, r3
 800716c:	f001 fc52 	bl	8008a14 <SDIO_GetResponse>
 8007170:	4602      	mov	r2, r0
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	2104      	movs	r1, #4
 800717c:	4618      	mov	r0, r3
 800717e:	f001 fc49 	bl	8008a14 <SDIO_GetResponse>
 8007182:	4602      	mov	r2, r0
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	2108      	movs	r1, #8
 800718e:	4618      	mov	r0, r3
 8007190:	f001 fc40 	bl	8008a14 <SDIO_GetResponse>
 8007194:	4602      	mov	r2, r0
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	210c      	movs	r1, #12
 80071a0:	4618      	mov	r0, r3
 80071a2:	f001 fc37 	bl	8008a14 <SDIO_GetResponse>
 80071a6:	4602      	mov	r2, r0
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }
  
  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	2104      	movs	r1, #4
 80071b2:	4618      	mov	r0, r3
 80071b4:	f001 fc2e 	bl	8008a14 <SDIO_GetResponse>
 80071b8:	4603      	mov	r3, r0
 80071ba:	0d1a      	lsrs	r2, r3, #20
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	64da      	str	r2, [r3, #76]	; 0x4c
  
  /* Get CSD parameters */
  HAL_SD_GetCardCSD(hsd, &CSD);
 80071c0:	f107 0310 	add.w	r3, r7, #16
 80071c4:	4619      	mov	r1, r3
 80071c6:	6878      	ldr	r0, [r7, #4]
 80071c8:	f7ff fbea 	bl	80069a0 <HAL_SD_GetCardCSD>

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6819      	ldr	r1, [r3, #0]
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80071d4:	041b      	lsls	r3, r3, #16
 80071d6:	2200      	movs	r2, #0
 80071d8:	461c      	mov	r4, r3
 80071da:	4615      	mov	r5, r2
 80071dc:	4622      	mov	r2, r4
 80071de:	462b      	mov	r3, r5
 80071e0:	4608      	mov	r0, r1
 80071e2:	f001 fd31 	bl	8008c48 <SDMMC_CmdSelDesel>
 80071e6:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80071e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d001      	beq.n	80071f2 <SD_InitCard+0x16e>
  {
    return errorstate;
 80071ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80071f0:	e00e      	b.n	8007210 <SD_InitCard+0x18c>
  }

  /* Configure SDIO peripheral interface */     
  SDIO_Init(hsd->Instance, hsd->Init);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681d      	ldr	r5, [r3, #0]
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	466c      	mov	r4, sp
 80071fa:	f103 0210 	add.w	r2, r3, #16
 80071fe:	ca07      	ldmia	r2, {r0, r1, r2}
 8007200:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007204:	3304      	adds	r3, #4
 8007206:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007208:	4628      	mov	r0, r5
 800720a:	f001 fb67 	bl	80088dc <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800720e:	2300      	movs	r3, #0
}
 8007210:	4618      	mov	r0, r3
 8007212:	3740      	adds	r7, #64	; 0x40
 8007214:	46bd      	mov	sp, r7
 8007216:	bdb0      	pop	{r4, r5, r7, pc}

08007218 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8007218:	b580      	push	{r7, lr}
 800721a:	b086      	sub	sp, #24
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007220:	2300      	movs	r3, #0
 8007222:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8007224:	2300      	movs	r3, #0
 8007226:	617b      	str	r3, [r7, #20]
 8007228:	2300      	movs	r3, #0
 800722a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 800722c:	2300      	movs	r3, #0
 800722e:	60fb      	str	r3, [r7, #12]
  
  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	4618      	mov	r0, r3
 8007236:	f001 fd2c 	bl	8008c92 <SDMMC_CmdGoIdleState>
 800723a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	2b00      	cmp	r3, #0
 8007240:	d001      	beq.n	8007246 <SD_PowerON+0x2e>
  {
    return errorstate;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	e08c      	b.n	8007360 <SD_PowerON+0x148>
  }
  
  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	4618      	mov	r0, r3
 800724c:	f001 fd41 	bl	8008cd2 <SDMMC_CmdOperCond>
 8007250:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d03d      	beq.n	80072d4 <SD_PowerON+0xbc>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2200      	movs	r2, #0
 800725c:	649a      	str	r2, [r3, #72]	; 0x48
      
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while(validvoltage == 0U)
 800725e:	e032      	b.n	80072c6 <SD_PowerON+0xae>
    {
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 8007260:	68bb      	ldr	r3, [r7, #8]
 8007262:	1c5a      	adds	r2, r3, #1
 8007264:	60ba      	str	r2, [r7, #8]
 8007266:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800726a:	4293      	cmp	r3, r2
 800726c:	d102      	bne.n	8007274 <SD_PowerON+0x5c>
      {
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800726e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007272:	e075      	b.n	8007360 <SD_PowerON+0x148>
      }
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0U);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	2100      	movs	r1, #0
 800727a:	4618      	mov	r0, r3
 800727c:	f001 fd4a 	bl	8008d14 <SDMMC_CmdAppCommand>
 8007280:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	2b00      	cmp	r3, #0
 8007286:	d002      	beq.n	800728e <SD_PowerON+0x76>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007288:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800728c:	e068      	b.n	8007360 <SD_PowerON+0x148>
      }
      
      /* Send CMD41 */
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_STD_CAPACITY);
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	2100      	movs	r1, #0
 8007294:	4618      	mov	r0, r3
 8007296:	f001 fd61 	bl	8008d5c <SDMMC_CmdAppOperCommand>
 800729a:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d002      	beq.n	80072a8 <SD_PowerON+0x90>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80072a2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80072a6:	e05b      	b.n	8007360 <SD_PowerON+0x148>
      }
      
      /* Get command response */
      response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	2100      	movs	r1, #0
 80072ae:	4618      	mov	r0, r3
 80072b0:	f001 fbb0 	bl	8008a14 <SDIO_GetResponse>
 80072b4:	6178      	str	r0, [r7, #20]
      
      /* Get operating voltage*/
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80072b6:	697b      	ldr	r3, [r7, #20]
 80072b8:	0fdb      	lsrs	r3, r3, #31
 80072ba:	2b01      	cmp	r3, #1
 80072bc:	d101      	bne.n	80072c2 <SD_PowerON+0xaa>
 80072be:	2301      	movs	r3, #1
 80072c0:	e000      	b.n	80072c4 <SD_PowerON+0xac>
 80072c2:	2300      	movs	r3, #0
 80072c4:	613b      	str	r3, [r7, #16]
    while(validvoltage == 0U)
 80072c6:	693b      	ldr	r3, [r7, #16]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d0c9      	beq.n	8007260 <SD_PowerON+0x48>
    }
    /* Card type is SDSC */
    hsd->SdCard.CardType = CARD_SDSC;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2200      	movs	r2, #0
 80072d0:	645a      	str	r2, [r3, #68]	; 0x44
 80072d2:	e044      	b.n	800735e <SD_PowerON+0x146>
  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2201      	movs	r2, #1
 80072d8:	649a      	str	r2, [r3, #72]	; 0x48
        
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while(validvoltage == 0U)
 80072da:	e031      	b.n	8007340 <SD_PowerON+0x128>
    {
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 80072dc:	68bb      	ldr	r3, [r7, #8]
 80072de:	1c5a      	adds	r2, r3, #1
 80072e0:	60ba      	str	r2, [r7, #8]
 80072e2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80072e6:	4293      	cmp	r3, r2
 80072e8:	d102      	bne.n	80072f0 <SD_PowerON+0xd8>
      {
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80072ea:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80072ee:	e037      	b.n	8007360 <SD_PowerON+0x148>
      }
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0U);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	2100      	movs	r1, #0
 80072f6:	4618      	mov	r0, r3
 80072f8:	f001 fd0c 	bl	8008d14 <SDMMC_CmdAppCommand>
 80072fc:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	2b00      	cmp	r3, #0
 8007302:	d001      	beq.n	8007308 <SD_PowerON+0xf0>
      {
        return errorstate;
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	e02b      	b.n	8007360 <SD_PowerON+0x148>
      }
      
      /* Send CMD41 */
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_HIGH_CAPACITY);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8007310:	4618      	mov	r0, r3
 8007312:	f001 fd23 	bl	8008d5c <SDMMC_CmdAppOperCommand>
 8007316:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d001      	beq.n	8007322 <SD_PowerON+0x10a>
      {
        return errorstate;
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	e01e      	b.n	8007360 <SD_PowerON+0x148>
      }
      
      /* Get command response */
      response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	2100      	movs	r1, #0
 8007328:	4618      	mov	r0, r3
 800732a:	f001 fb73 	bl	8008a14 <SDIO_GetResponse>
 800732e:	6178      	str	r0, [r7, #20]
      
      /* Get operating voltage*/
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8007330:	697b      	ldr	r3, [r7, #20]
 8007332:	0fdb      	lsrs	r3, r3, #31
 8007334:	2b01      	cmp	r3, #1
 8007336:	d101      	bne.n	800733c <SD_PowerON+0x124>
 8007338:	2301      	movs	r3, #1
 800733a:	e000      	b.n	800733e <SD_PowerON+0x126>
 800733c:	2300      	movs	r3, #0
 800733e:	613b      	str	r3, [r7, #16]
    while(validvoltage == 0U)
 8007340:	693b      	ldr	r3, [r7, #16]
 8007342:	2b00      	cmp	r3, #0
 8007344:	d0ca      	beq.n	80072dc <SD_PowerON+0xc4>
    }
    
    if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8007346:	697b      	ldr	r3, [r7, #20]
 8007348:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800734c:	2b00      	cmp	r3, #0
 800734e:	d003      	beq.n	8007358 <SD_PowerON+0x140>
    {
      hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2201      	movs	r2, #1
 8007354:	645a      	str	r2, [r3, #68]	; 0x44
 8007356:	e002      	b.n	800735e <SD_PowerON+0x146>
    }
    else
    {
      hsd->SdCard.CardType = CARD_SDSC;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2200      	movs	r2, #0
 800735c:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }
  
  return HAL_SD_ERROR_NONE;
 800735e:	2300      	movs	r3, #0
}
 8007360:	4618      	mov	r0, r3
 8007362:	3718      	adds	r7, #24
 8007364:	46bd      	mov	sp, r7
 8007366:	bd80      	pop	{r7, pc}

08007368 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card 
  *         status (Card Status register)  
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8007368:	b580      	push	{r7, lr}
 800736a:	b084      	sub	sp, #16
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
 8007370:	6039      	str	r1, [r7, #0]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8007372:	2300      	movs	r3, #0
 8007374:	60fb      	str	r3, [r7, #12]
  
  if(pCardStatus == NULL)
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	2b00      	cmp	r3, #0
 800737a:	d102      	bne.n	8007382 <SD_SendStatus+0x1a>
  {
    return HAL_SD_ERROR_PARAM;
 800737c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007380:	e018      	b.n	80073b4 <SD_SendStatus+0x4c>
  }
  
  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681a      	ldr	r2, [r3, #0]
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800738a:	041b      	lsls	r3, r3, #16
 800738c:	4619      	mov	r1, r3
 800738e:	4610      	mov	r0, r2
 8007390:	f001 fdb4 	bl	8008efc <SDMMC_CmdSendStatus>
 8007394:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_OK)
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d001      	beq.n	80073a0 <SD_SendStatus+0x38>
  {
    return errorstate;
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	e009      	b.n	80073b4 <SD_SendStatus+0x4c>
  }
  
  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	2100      	movs	r1, #0
 80073a6:	4618      	mov	r0, r3
 80073a8:	f001 fb34 	bl	8008a14 <SDIO_GetResponse>
 80073ac:	4602      	mov	r2, r0
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	601a      	str	r2, [r3, #0]
  
  return HAL_SD_ERROR_NONE;
 80073b2:	2300      	movs	r3, #0
}
 80073b4:	4618      	mov	r0, r3
 80073b6:	3710      	adds	r7, #16
 80073b8:	46bd      	mov	sp, r7
 80073ba:	bd80      	pop	{r7, pc}

080073bc <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 80073bc:	b580      	push	{r7, lr}
 80073be:	b086      	sub	sp, #24
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80073c4:	2300      	movs	r3, #0
 80073c6:	60fb      	str	r3, [r7, #12]
 80073c8:	2300      	movs	r3, #0
 80073ca:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80073cc:	2300      	movs	r3, #0
 80073ce:	617b      	str	r3, [r7, #20]
  
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	2100      	movs	r1, #0
 80073d6:	4618      	mov	r0, r3
 80073d8:	f001 fb1c 	bl	8008a14 <SDIO_GetResponse>
 80073dc:	4603      	mov	r3, r0
 80073de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80073e2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80073e6:	d102      	bne.n	80073ee <SD_WideBus_Enable+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80073e8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80073ec:	e02f      	b.n	800744e <SD_WideBus_Enable+0x92>
  }
  
  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80073ee:	f107 030c 	add.w	r3, r7, #12
 80073f2:	4619      	mov	r1, r3
 80073f4:	6878      	ldr	r0, [r7, #4]
 80073f6:	f000 f87b 	bl	80074f0 <SD_FindSCR>
 80073fa:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_OK)
 80073fc:	697b      	ldr	r3, [r7, #20]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d001      	beq.n	8007406 <SD_WideBus_Enable+0x4a>
  {
    return errorstate;
 8007402:	697b      	ldr	r3, [r7, #20]
 8007404:	e023      	b.n	800744e <SD_WideBus_Enable+0x92>
  }
  
  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007406:	693b      	ldr	r3, [r7, #16]
 8007408:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800740c:	2b00      	cmp	r3, #0
 800740e:	d01c      	beq.n	800744a <SD_WideBus_Enable+0x8e>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681a      	ldr	r2, [r3, #0]
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007418:	041b      	lsls	r3, r3, #16
 800741a:	4619      	mov	r1, r3
 800741c:	4610      	mov	r0, r2
 800741e:	f001 fc79 	bl	8008d14 <SDMMC_CmdAppCommand>
 8007422:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 8007424:	697b      	ldr	r3, [r7, #20]
 8007426:	2b00      	cmp	r3, #0
 8007428:	d001      	beq.n	800742e <SD_WideBus_Enable+0x72>
    {
      return errorstate;
 800742a:	697b      	ldr	r3, [r7, #20]
 800742c:	e00f      	b.n	800744e <SD_WideBus_Enable+0x92>
    }
    
    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	2102      	movs	r1, #2
 8007434:	4618      	mov	r0, r3
 8007436:	f001 fcb6 	bl	8008da6 <SDMMC_CmdBusWidth>
 800743a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 800743c:	697b      	ldr	r3, [r7, #20]
 800743e:	2b00      	cmp	r3, #0
 8007440:	d001      	beq.n	8007446 <SD_WideBus_Enable+0x8a>
    {
      return errorstate;
 8007442:	697b      	ldr	r3, [r7, #20]
 8007444:	e003      	b.n	800744e <SD_WideBus_Enable+0x92>
    }

    return HAL_SD_ERROR_NONE;
 8007446:	2300      	movs	r3, #0
 8007448:	e001      	b.n	800744e <SD_WideBus_Enable+0x92>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800744a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800744e:	4618      	mov	r0, r3
 8007450:	3718      	adds	r7, #24
 8007452:	46bd      	mov	sp, r7
 8007454:	bd80      	pop	{r7, pc}

08007456 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8007456:	b580      	push	{r7, lr}
 8007458:	b086      	sub	sp, #24
 800745a:	af00      	add	r7, sp, #0
 800745c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800745e:	2300      	movs	r3, #0
 8007460:	60fb      	str	r3, [r7, #12]
 8007462:	2300      	movs	r3, #0
 8007464:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8007466:	2300      	movs	r3, #0
 8007468:	617b      	str	r3, [r7, #20]
  
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	2100      	movs	r1, #0
 8007470:	4618      	mov	r0, r3
 8007472:	f001 facf 	bl	8008a14 <SDIO_GetResponse>
 8007476:	4603      	mov	r3, r0
 8007478:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800747c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007480:	d102      	bne.n	8007488 <SD_WideBus_Disable+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007482:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007486:	e02f      	b.n	80074e8 <SD_WideBus_Disable+0x92>
  }
  
  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8007488:	f107 030c 	add.w	r3, r7, #12
 800748c:	4619      	mov	r1, r3
 800748e:	6878      	ldr	r0, [r7, #4]
 8007490:	f000 f82e 	bl	80074f0 <SD_FindSCR>
 8007494:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_OK)
 8007496:	697b      	ldr	r3, [r7, #20]
 8007498:	2b00      	cmp	r3, #0
 800749a:	d001      	beq.n	80074a0 <SD_WideBus_Disable+0x4a>
  {
    return errorstate;
 800749c:	697b      	ldr	r3, [r7, #20]
 800749e:	e023      	b.n	80074e8 <SD_WideBus_Disable+0x92>
  }
  
  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80074a0:	693b      	ldr	r3, [r7, #16]
 80074a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d01c      	beq.n	80074e4 <SD_WideBus_Disable+0x8e>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681a      	ldr	r2, [r3, #0]
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80074b2:	041b      	lsls	r3, r3, #16
 80074b4:	4619      	mov	r1, r3
 80074b6:	4610      	mov	r0, r2
 80074b8:	f001 fc2c 	bl	8008d14 <SDMMC_CmdAppCommand>
 80074bc:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 80074be:	697b      	ldr	r3, [r7, #20]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d001      	beq.n	80074c8 <SD_WideBus_Disable+0x72>
    {
      return errorstate;
 80074c4:	697b      	ldr	r3, [r7, #20]
 80074c6:	e00f      	b.n	80074e8 <SD_WideBus_Disable+0x92>
    }
    
    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	2100      	movs	r1, #0
 80074ce:	4618      	mov	r0, r3
 80074d0:	f001 fc69 	bl	8008da6 <SDMMC_CmdBusWidth>
 80074d4:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 80074d6:	697b      	ldr	r3, [r7, #20]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d001      	beq.n	80074e0 <SD_WideBus_Disable+0x8a>
    {
      return errorstate;
 80074dc:	697b      	ldr	r3, [r7, #20]
 80074de:	e003      	b.n	80074e8 <SD_WideBus_Disable+0x92>
    }
    
    return HAL_SD_ERROR_NONE;
 80074e0:	2300      	movs	r3, #0
 80074e2:	e001      	b.n	80074e8 <SD_WideBus_Disable+0x92>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80074e4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80074e8:	4618      	mov	r0, r3
 80074ea:	3718      	adds	r7, #24
 80074ec:	46bd      	mov	sp, r7
 80074ee:	bd80      	pop	{r7, pc}

080074f0 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value  
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80074f0:	b590      	push	{r4, r7, lr}
 80074f2:	b08f      	sub	sp, #60	; 0x3c
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	6078      	str	r0, [r7, #4]
 80074f8:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80074fa:	2300      	movs	r3, #0
 80074fc:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tickstart = HAL_GetTick();
 80074fe:	f7fc fab5 	bl	8003a6c <HAL_GetTick>
 8007502:	62f8      	str	r0, [r7, #44]	; 0x2c
  uint32_t index = 0U;
 8007504:	2300      	movs	r3, #0
 8007506:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8007508:	2300      	movs	r3, #0
 800750a:	60fb      	str	r3, [r7, #12]
 800750c:	2300      	movs	r3, #0
 800750e:	613b      	str	r3, [r7, #16]
  
  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	2108      	movs	r1, #8
 8007516:	4618      	mov	r0, r3
 8007518:	f001 fabd 	bl	8008a96 <SDMMC_CmdBlockLength>
 800751c:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 800751e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007520:	2b00      	cmp	r3, #0
 8007522:	d001      	beq.n	8007528 <SD_FindSCR+0x38>
  {
    return errorstate;
 8007524:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007526:	e0a8      	b.n	800767a <SD_FindSCR+0x18a>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681a      	ldr	r2, [r3, #0]
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007530:	041b      	lsls	r3, r3, #16
 8007532:	4619      	mov	r1, r3
 8007534:	4610      	mov	r0, r2
 8007536:	f001 fbed 	bl	8008d14 <SDMMC_CmdAppCommand>
 800753a:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 800753c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800753e:	2b00      	cmp	r3, #0
 8007540:	d001      	beq.n	8007546 <SD_FindSCR+0x56>
  {
    return errorstate;
 8007542:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007544:	e099      	b.n	800767a <SD_FindSCR+0x18a>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007546:	f04f 33ff 	mov.w	r3, #4294967295
 800754a:	617b      	str	r3, [r7, #20]
  config.DataLength    = 8U;
 800754c:	2308      	movs	r3, #8
 800754e:	61bb      	str	r3, [r7, #24]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8007550:	2330      	movs	r3, #48	; 0x30
 8007552:	61fb      	str	r3, [r7, #28]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8007554:	2302      	movs	r3, #2
 8007556:	623b      	str	r3, [r7, #32]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8007558:	2300      	movs	r3, #0
 800755a:	627b      	str	r3, [r7, #36]	; 0x24
  config.DPSM          = SDIO_DPSM_ENABLE;
 800755c:	2301      	movs	r3, #1
 800755e:	62bb      	str	r3, [r7, #40]	; 0x28
  SDIO_ConfigData(hsd->Instance, &config);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	f107 0214 	add.w	r2, r7, #20
 8007568:	4611      	mov	r1, r2
 800756a:	4618      	mov	r0, r3
 800756c:	f001 fa67 	bl	8008a3e <SDIO_ConfigData>
  
  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	4618      	mov	r0, r3
 8007576:	f001 fc3a 	bl	8008dee <SDMMC_CmdSendSCR>
 800757a:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 800757c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800757e:	2b00      	cmp	r3, #0
 8007580:	d022      	beq.n	80075c8 <SD_FindSCR+0xd8>
  {
    return errorstate;
 8007582:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007584:	e079      	b.n	800767a <SD_FindSCR+0x18a>
  }
  
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800758c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007590:	2b00      	cmp	r3, #0
 8007592:	d00e      	beq.n	80075b2 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	6819      	ldr	r1, [r3, #0]
 8007598:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800759a:	009b      	lsls	r3, r3, #2
 800759c:	f107 020c 	add.w	r2, r7, #12
 80075a0:	18d4      	adds	r4, r2, r3
 80075a2:	4608      	mov	r0, r1
 80075a4:	f001 f9c5 	bl	8008932 <SDIO_ReadFIFO>
 80075a8:	4603      	mov	r3, r0
 80075aa:	6023      	str	r3, [r4, #0]
      index++;
 80075ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075ae:	3301      	adds	r3, #1
 80075b0:	637b      	str	r3, [r7, #52]	; 0x34
    }
    
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80075b2:	f7fc fa5b 	bl	8003a6c <HAL_GetTick>
 80075b6:	4602      	mov	r2, r0
 80075b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075ba:	1ad3      	subs	r3, r2, r3
 80075bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075c0:	d102      	bne.n	80075c8 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80075c2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80075c6:	e058      	b.n	800767a <SD_FindSCR+0x18a>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80075ce:	f240 432a 	movw	r3, #1066	; 0x42a
 80075d2:	4013      	ands	r3, r2
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d0d6      	beq.n	8007586 <SD_FindSCR+0x96>
    }
  }
  
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075de:	f003 0308 	and.w	r3, r3, #8
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d005      	beq.n	80075f2 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	2208      	movs	r2, #8
 80075ec:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_DATA_TIMEOUT;
 80075ee:	2308      	movs	r3, #8
 80075f0:	e043      	b.n	800767a <SD_FindSCR+0x18a>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075f8:	f003 0302 	and.w	r3, r3, #2
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d005      	beq.n	800760c <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	2202      	movs	r2, #2
 8007606:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8007608:	2302      	movs	r3, #2
 800760a:	e036      	b.n	800767a <SD_FindSCR+0x18a>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007612:	f003 0320 	and.w	r3, r3, #32
 8007616:	2b00      	cmp	r3, #0
 8007618:	d005      	beq.n	8007626 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	2220      	movs	r2, #32
 8007620:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_RX_OVERRUN;
 8007622:	2320      	movs	r3, #32
 8007624:	e029      	b.n	800767a <SD_FindSCR+0x18a>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800762e:	639a      	str	r2, [r3, #56]	; 0x38
    
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	061a      	lsls	r2, r3, #24
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	021b      	lsls	r3, r3, #8
 8007638:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800763c:	431a      	orrs	r2, r3
      ((tempscr[0U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0U] & SDMMC_24TO31BITS) >> 24U);
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	0a1b      	lsrs	r3, r3, #8
 8007642:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 8007646:	ea42 0103 	orr.w	r1, r2, r3
      ((tempscr[0U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0U] & SDMMC_24TO31BITS) >> 24U);
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	0e1a      	lsrs	r2, r3, #24
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 800764e:	683b      	ldr	r3, [r7, #0]
 8007650:	3304      	adds	r3, #4
      ((tempscr[0U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0U] & SDMMC_24TO31BITS) >> 24U);
 8007652:	430a      	orrs	r2, r1
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 8007654:	601a      	str	r2, [r3, #0]
    
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
 8007656:	693b      	ldr	r3, [r7, #16]
 8007658:	061a      	lsls	r2, r3, #24
 800765a:	693b      	ldr	r3, [r7, #16]
 800765c:	021b      	lsls	r3, r3, #8
 800765e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007662:	431a      	orrs	r2, r3
      ((tempscr[1U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1U] & SDMMC_24TO31BITS) >> 24U);
 8007664:	693b      	ldr	r3, [r7, #16]
 8007666:	0a1b      	lsrs	r3, r3, #8
 8007668:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
 800766c:	431a      	orrs	r2, r3
      ((tempscr[1U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1U] & SDMMC_24TO31BITS) >> 24U);
 800766e:	693b      	ldr	r3, [r7, #16]
 8007670:	0e1b      	lsrs	r3, r3, #24
 8007672:	431a      	orrs	r2, r3
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	601a      	str	r2, [r3, #0]
  }

  return HAL_SD_ERROR_NONE;
 8007678:	2300      	movs	r3, #0
}
 800767a:	4618      	mov	r0, r3
 800767c:	373c      	adds	r7, #60	; 0x3c
 800767e:	46bd      	mov	sp, r7
 8007680:	bd90      	pop	{r4, r7, pc}

08007682 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval HAL status
  */
static HAL_StatusTypeDef SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8007682:	b590      	push	{r4, r7, lr}
 8007684:	b085      	sub	sp, #20
 8007686:	af00      	add	r7, sp, #0
 8007688:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800768a:	2300      	movs	r3, #0
 800768c:	60fb      	str	r3, [r7, #12]
  uint32_t* tmp;

  tmp = (uint32_t*)hsd->pRxBuffPtr;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007692:	60bb      	str	r3, [r7, #8]
  
  /* Read data from SDIO Rx FIFO */
  for(count = 0U; count < 8U; count++)
 8007694:	2300      	movs	r3, #0
 8007696:	60fb      	str	r3, [r7, #12]
 8007698:	e00d      	b.n	80076b6 <SD_Read_IT+0x34>
  {
    *(tmp + count) = SDIO_ReadFIFO(hsd->Instance);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6819      	ldr	r1, [r3, #0]
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	009b      	lsls	r3, r3, #2
 80076a2:	68ba      	ldr	r2, [r7, #8]
 80076a4:	18d4      	adds	r4, r2, r3
 80076a6:	4608      	mov	r0, r1
 80076a8:	f001 f943 	bl	8008932 <SDIO_ReadFIFO>
 80076ac:	4603      	mov	r3, r0
 80076ae:	6023      	str	r3, [r4, #0]
  for(count = 0U; count < 8U; count++)
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	3301      	adds	r3, #1
 80076b4:	60fb      	str	r3, [r7, #12]
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	2b07      	cmp	r3, #7
 80076ba:	d9ee      	bls.n	800769a <SD_Read_IT+0x18>
  }
  
  hsd->pRxBuffPtr += 8U;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076c0:	f103 0220 	add.w	r2, r3, #32
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	629a      	str	r2, [r3, #40]	; 0x28
  
  return HAL_OK;
 80076c8:	2300      	movs	r3, #0
}
 80076ca:	4618      	mov	r0, r3
 80076cc:	3714      	adds	r7, #20
 80076ce:	46bd      	mov	sp, r7
 80076d0:	bd90      	pop	{r4, r7, pc}

080076d2 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval HAL status
  */
static HAL_StatusTypeDef SD_Write_IT(SD_HandleTypeDef *hsd)
{
 80076d2:	b580      	push	{r7, lr}
 80076d4:	b084      	sub	sp, #16
 80076d6:	af00      	add	r7, sp, #0
 80076d8:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 80076da:	2300      	movs	r3, #0
 80076dc:	60fb      	str	r3, [r7, #12]
  uint32_t* tmp;
  
  tmp = (uint32_t*)hsd->pTxBuffPtr;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	6a1b      	ldr	r3, [r3, #32]
 80076e2:	60bb      	str	r3, [r7, #8]
  
  /* Write data to SDIO Tx FIFO */
  for(count = 0U; count < 8U; count++)
 80076e4:	2300      	movs	r3, #0
 80076e6:	60fb      	str	r3, [r7, #12]
 80076e8:	e00b      	b.n	8007702 <SD_Write_IT+0x30>
  {
    SDIO_WriteFIFO(hsd->Instance, (tmp + count));
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	6818      	ldr	r0, [r3, #0]
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	009b      	lsls	r3, r3, #2
 80076f2:	68ba      	ldr	r2, [r7, #8]
 80076f4:	4413      	add	r3, r2
 80076f6:	4619      	mov	r1, r3
 80076f8:	f001 f928 	bl	800894c <SDIO_WriteFIFO>
  for(count = 0U; count < 8U; count++)
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	3301      	adds	r3, #1
 8007700:	60fb      	str	r3, [r7, #12]
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	2b07      	cmp	r3, #7
 8007706:	d9f0      	bls.n	80076ea <SD_Write_IT+0x18>
  }
  
  hsd->pTxBuffPtr += 8U;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	6a1b      	ldr	r3, [r3, #32]
 800770c:	f103 0220 	add.w	r2, r3, #32
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	621a      	str	r2, [r3, #32]
  
  return HAL_OK;
 8007714:	2300      	movs	r3, #0
}
 8007716:	4618      	mov	r0, r3
 8007718:	3710      	adds	r7, #16
 800771a:	46bd      	mov	sp, r7
 800771c:	bd80      	pop	{r7, pc}

0800771e <HAL_TIM_Base_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 800771e:	b580      	push	{r7, lr}
 8007720:	b082      	sub	sp, #8
 8007722:	af00      	add	r7, sp, #0
 8007724:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d101      	bne.n	8007730 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800772c:	2301      	movs	r3, #1
 800772e:	e01d      	b.n	800776c <HAL_TIM_Base_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007736:	b2db      	uxtb	r3, r3
 8007738:	2b00      	cmp	r3, #0
 800773a:	d106      	bne.n	800774a <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2200      	movs	r2, #0
 8007740:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007744:	6878      	ldr	r0, [r7, #4]
 8007746:	f002 fc33 	bl	8009fb0 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2202      	movs	r2, #2
 800774e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681a      	ldr	r2, [r3, #0]
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	3304      	adds	r3, #4
 800775a:	4619      	mov	r1, r3
 800775c:	4610      	mov	r0, r2
 800775e:	f000 f955 	bl	8007a0c <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2201      	movs	r2, #1
 8007766:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 800776a:	2300      	movs	r3, #0
}
 800776c:	4618      	mov	r0, r3
 800776e:	3708      	adds	r7, #8
 8007770:	46bd      	mov	sp, r7
 8007772:	bd80      	pop	{r7, pc}

08007774 <HAL_TIM_Base_Start_IT>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007774:	b480      	push	{r7}
 8007776:	b083      	sub	sp, #12
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	68da      	ldr	r2, [r3, #12]
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	f042 0201 	orr.w	r2, r2, #1
 800778a:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	681a      	ldr	r2, [r3, #0]
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f042 0201 	orr.w	r2, r2, #1
 800779a:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 800779c:	2300      	movs	r3, #0
}
 800779e:	4618      	mov	r0, r3
 80077a0:	370c      	adds	r7, #12
 80077a2:	46bd      	mov	sp, r7
 80077a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a8:	4770      	bx	lr

080077aa <HAL_TIM_IRQHandler>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80077aa:	b580      	push	{r7, lr}
 80077ac:	b082      	sub	sp, #8
 80077ae:	af00      	add	r7, sp, #0
 80077b0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	691b      	ldr	r3, [r3, #16]
 80077b8:	f003 0302 	and.w	r3, r3, #2
 80077bc:	2b02      	cmp	r3, #2
 80077be:	d122      	bne.n	8007806 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	68db      	ldr	r3, [r3, #12]
 80077c6:	f003 0302 	and.w	r3, r3, #2
 80077ca:	2b02      	cmp	r3, #2
 80077cc:	d11b      	bne.n	8007806 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	f06f 0202 	mvn.w	r2, #2
 80077d6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2201      	movs	r2, #1
 80077dc:	761a      	strb	r2, [r3, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	699b      	ldr	r3, [r3, #24]
 80077e4:	f003 0303 	and.w	r3, r3, #3
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d003      	beq.n	80077f4 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 80077ec:	6878      	ldr	r0, [r7, #4]
 80077ee:	f000 f8ee 	bl	80079ce <HAL_TIM_IC_CaptureCallback>
 80077f2:	e005      	b.n	8007800 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80077f4:	6878      	ldr	r0, [r7, #4]
 80077f6:	f000 f8e0 	bl	80079ba <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077fa:	6878      	ldr	r0, [r7, #4]
 80077fc:	f000 f8f1 	bl	80079e2 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2200      	movs	r2, #0
 8007804:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	691b      	ldr	r3, [r3, #16]
 800780c:	f003 0304 	and.w	r3, r3, #4
 8007810:	2b04      	cmp	r3, #4
 8007812:	d122      	bne.n	800785a <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	68db      	ldr	r3, [r3, #12]
 800781a:	f003 0304 	and.w	r3, r3, #4
 800781e:	2b04      	cmp	r3, #4
 8007820:	d11b      	bne.n	800785a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	f06f 0204 	mvn.w	r2, #4
 800782a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2202      	movs	r2, #2
 8007830:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	699b      	ldr	r3, [r3, #24]
 8007838:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800783c:	2b00      	cmp	r3, #0
 800783e:	d003      	beq.n	8007848 <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8007840:	6878      	ldr	r0, [r7, #4]
 8007842:	f000 f8c4 	bl	80079ce <HAL_TIM_IC_CaptureCallback>
 8007846:	e005      	b.n	8007854 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007848:	6878      	ldr	r0, [r7, #4]
 800784a:	f000 f8b6 	bl	80079ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800784e:	6878      	ldr	r0, [r7, #4]
 8007850:	f000 f8c7 	bl	80079e2 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2200      	movs	r2, #0
 8007858:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	691b      	ldr	r3, [r3, #16]
 8007860:	f003 0308 	and.w	r3, r3, #8
 8007864:	2b08      	cmp	r3, #8
 8007866:	d122      	bne.n	80078ae <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	68db      	ldr	r3, [r3, #12]
 800786e:	f003 0308 	and.w	r3, r3, #8
 8007872:	2b08      	cmp	r3, #8
 8007874:	d11b      	bne.n	80078ae <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f06f 0208 	mvn.w	r2, #8
 800787e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	2204      	movs	r2, #4
 8007884:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	69db      	ldr	r3, [r3, #28]
 800788c:	f003 0303 	and.w	r3, r3, #3
 8007890:	2b00      	cmp	r3, #0
 8007892:	d003      	beq.n	800789c <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8007894:	6878      	ldr	r0, [r7, #4]
 8007896:	f000 f89a 	bl	80079ce <HAL_TIM_IC_CaptureCallback>
 800789a:	e005      	b.n	80078a8 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800789c:	6878      	ldr	r0, [r7, #4]
 800789e:	f000 f88c 	bl	80079ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 80078a2:	6878      	ldr	r0, [r7, #4]
 80078a4:	f000 f89d 	bl	80079e2 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2200      	movs	r2, #0
 80078ac:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	691b      	ldr	r3, [r3, #16]
 80078b4:	f003 0310 	and.w	r3, r3, #16
 80078b8:	2b10      	cmp	r3, #16
 80078ba:	d122      	bne.n	8007902 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	68db      	ldr	r3, [r3, #12]
 80078c2:	f003 0310 	and.w	r3, r3, #16
 80078c6:	2b10      	cmp	r3, #16
 80078c8:	d11b      	bne.n	8007902 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	f06f 0210 	mvn.w	r2, #16
 80078d2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	2208      	movs	r2, #8
 80078d8:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	69db      	ldr	r3, [r3, #28]
 80078e0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d003      	beq.n	80078f0 <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80078e8:	6878      	ldr	r0, [r7, #4]
 80078ea:	f000 f870 	bl	80079ce <HAL_TIM_IC_CaptureCallback>
 80078ee:	e005      	b.n	80078fc <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80078f0:	6878      	ldr	r0, [r7, #4]
 80078f2:	f000 f862 	bl	80079ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078f6:	6878      	ldr	r0, [r7, #4]
 80078f8:	f000 f873 	bl	80079e2 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2200      	movs	r2, #0
 8007900:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	691b      	ldr	r3, [r3, #16]
 8007908:	f003 0301 	and.w	r3, r3, #1
 800790c:	2b01      	cmp	r3, #1
 800790e:	d10e      	bne.n	800792e <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	68db      	ldr	r3, [r3, #12]
 8007916:	f003 0301 	and.w	r3, r3, #1
 800791a:	2b01      	cmp	r3, #1
 800791c:	d107      	bne.n	800792e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	f06f 0201 	mvn.w	r2, #1
 8007926:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8007928:	6878      	ldr	r0, [r7, #4]
 800792a:	f7fc f80b 	bl	8003944 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	691b      	ldr	r3, [r3, #16]
 8007934:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007938:	2b80      	cmp	r3, #128	; 0x80
 800793a:	d10e      	bne.n	800795a <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	68db      	ldr	r3, [r3, #12]
 8007942:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007946:	2b80      	cmp	r3, #128	; 0x80
 8007948:	d107      	bne.n	800795a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007952:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8007954:	6878      	ldr	r0, [r7, #4]
 8007956:	f000 f90d 	bl	8007b74 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	691b      	ldr	r3, [r3, #16]
 8007960:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007964:	2b40      	cmp	r3, #64	; 0x40
 8007966:	d10e      	bne.n	8007986 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	68db      	ldr	r3, [r3, #12]
 800796e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007972:	2b40      	cmp	r3, #64	; 0x40
 8007974:	d107      	bne.n	8007986 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800797e:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8007980:	6878      	ldr	r0, [r7, #4]
 8007982:	f000 f838 	bl	80079f6 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	691b      	ldr	r3, [r3, #16]
 800798c:	f003 0320 	and.w	r3, r3, #32
 8007990:	2b20      	cmp	r3, #32
 8007992:	d10e      	bne.n	80079b2 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	68db      	ldr	r3, [r3, #12]
 800799a:	f003 0320 	and.w	r3, r3, #32
 800799e:	2b20      	cmp	r3, #32
 80079a0:	d107      	bne.n	80079b2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f06f 0220 	mvn.w	r2, #32
 80079aa:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80079ac:	6878      	ldr	r0, [r7, #4]
 80079ae:	f000 f8d7 	bl	8007b60 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 80079b2:	bf00      	nop
 80079b4:	3708      	adds	r7, #8
 80079b6:	46bd      	mov	sp, r7
 80079b8:	bd80      	pop	{r7, pc}

080079ba <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80079ba:	b480      	push	{r7}
 80079bc:	b083      	sub	sp, #12
 80079be:	af00      	add	r7, sp, #0
 80079c0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80079c2:	bf00      	nop
 80079c4:	370c      	adds	r7, #12
 80079c6:	46bd      	mov	sp, r7
 80079c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079cc:	4770      	bx	lr

080079ce <HAL_TIM_IC_CaptureCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80079ce:	b480      	push	{r7}
 80079d0:	b083      	sub	sp, #12
 80079d2:	af00      	add	r7, sp, #0
 80079d4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80079d6:	bf00      	nop
 80079d8:	370c      	adds	r7, #12
 80079da:	46bd      	mov	sp, r7
 80079dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e0:	4770      	bx	lr

080079e2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80079e2:	b480      	push	{r7}
 80079e4:	b083      	sub	sp, #12
 80079e6:	af00      	add	r7, sp, #0
 80079e8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80079ea:	bf00      	nop
 80079ec:	370c      	adds	r7, #12
 80079ee:	46bd      	mov	sp, r7
 80079f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f4:	4770      	bx	lr

080079f6 <HAL_TIM_TriggerCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80079f6:	b480      	push	{r7}
 80079f8:	b083      	sub	sp, #12
 80079fa:	af00      	add	r7, sp, #0
 80079fc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80079fe:	bf00      	nop
 8007a00:	370c      	adds	r7, #12
 8007a02:	46bd      	mov	sp, r7
 8007a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a08:	4770      	bx	lr
	...

08007a0c <TIM_Base_SetConfig>:
  * @param  TIMx: TIM peripheral
  * @param  Structure: pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007a0c:	b480      	push	{r7}
 8007a0e:	b085      	sub	sp, #20
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
 8007a14:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8007a16:	2300      	movs	r3, #0
 8007a18:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	4a44      	ldr	r2, [pc, #272]	; (8007b34 <TIM_Base_SetConfig+0x128>)
 8007a24:	4293      	cmp	r3, r2
 8007a26:	d013      	beq.n	8007a50 <TIM_Base_SetConfig+0x44>
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a2e:	d00f      	beq.n	8007a50 <TIM_Base_SetConfig+0x44>
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	4a41      	ldr	r2, [pc, #260]	; (8007b38 <TIM_Base_SetConfig+0x12c>)
 8007a34:	4293      	cmp	r3, r2
 8007a36:	d00b      	beq.n	8007a50 <TIM_Base_SetConfig+0x44>
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	4a40      	ldr	r2, [pc, #256]	; (8007b3c <TIM_Base_SetConfig+0x130>)
 8007a3c:	4293      	cmp	r3, r2
 8007a3e:	d007      	beq.n	8007a50 <TIM_Base_SetConfig+0x44>
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	4a3f      	ldr	r2, [pc, #252]	; (8007b40 <TIM_Base_SetConfig+0x134>)
 8007a44:	4293      	cmp	r3, r2
 8007a46:	d003      	beq.n	8007a50 <TIM_Base_SetConfig+0x44>
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	4a3e      	ldr	r2, [pc, #248]	; (8007b44 <TIM_Base_SetConfig+0x138>)
 8007a4c:	4293      	cmp	r3, r2
 8007a4e:	d101      	bne.n	8007a54 <TIM_Base_SetConfig+0x48>
 8007a50:	2301      	movs	r3, #1
 8007a52:	e000      	b.n	8007a56 <TIM_Base_SetConfig+0x4a>
 8007a54:	2300      	movs	r3, #0
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d008      	beq.n	8007a6c <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	685b      	ldr	r3, [r3, #4]
 8007a66:	68fa      	ldr	r2, [r7, #12]
 8007a68:	4313      	orrs	r3, r2
 8007a6a:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	4a31      	ldr	r2, [pc, #196]	; (8007b34 <TIM_Base_SetConfig+0x128>)
 8007a70:	4293      	cmp	r3, r2
 8007a72:	d02b      	beq.n	8007acc <TIM_Base_SetConfig+0xc0>
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a7a:	d027      	beq.n	8007acc <TIM_Base_SetConfig+0xc0>
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	4a2e      	ldr	r2, [pc, #184]	; (8007b38 <TIM_Base_SetConfig+0x12c>)
 8007a80:	4293      	cmp	r3, r2
 8007a82:	d023      	beq.n	8007acc <TIM_Base_SetConfig+0xc0>
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	4a2d      	ldr	r2, [pc, #180]	; (8007b3c <TIM_Base_SetConfig+0x130>)
 8007a88:	4293      	cmp	r3, r2
 8007a8a:	d01f      	beq.n	8007acc <TIM_Base_SetConfig+0xc0>
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	4a2c      	ldr	r2, [pc, #176]	; (8007b40 <TIM_Base_SetConfig+0x134>)
 8007a90:	4293      	cmp	r3, r2
 8007a92:	d01b      	beq.n	8007acc <TIM_Base_SetConfig+0xc0>
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	4a2b      	ldr	r2, [pc, #172]	; (8007b44 <TIM_Base_SetConfig+0x138>)
 8007a98:	4293      	cmp	r3, r2
 8007a9a:	d017      	beq.n	8007acc <TIM_Base_SetConfig+0xc0>
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	4a2a      	ldr	r2, [pc, #168]	; (8007b48 <TIM_Base_SetConfig+0x13c>)
 8007aa0:	4293      	cmp	r3, r2
 8007aa2:	d013      	beq.n	8007acc <TIM_Base_SetConfig+0xc0>
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	4a29      	ldr	r2, [pc, #164]	; (8007b4c <TIM_Base_SetConfig+0x140>)
 8007aa8:	4293      	cmp	r3, r2
 8007aaa:	d00f      	beq.n	8007acc <TIM_Base_SetConfig+0xc0>
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	4a28      	ldr	r2, [pc, #160]	; (8007b50 <TIM_Base_SetConfig+0x144>)
 8007ab0:	4293      	cmp	r3, r2
 8007ab2:	d00b      	beq.n	8007acc <TIM_Base_SetConfig+0xc0>
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	4a27      	ldr	r2, [pc, #156]	; (8007b54 <TIM_Base_SetConfig+0x148>)
 8007ab8:	4293      	cmp	r3, r2
 8007aba:	d007      	beq.n	8007acc <TIM_Base_SetConfig+0xc0>
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	4a26      	ldr	r2, [pc, #152]	; (8007b58 <TIM_Base_SetConfig+0x14c>)
 8007ac0:	4293      	cmp	r3, r2
 8007ac2:	d003      	beq.n	8007acc <TIM_Base_SetConfig+0xc0>
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	4a25      	ldr	r2, [pc, #148]	; (8007b5c <TIM_Base_SetConfig+0x150>)
 8007ac8:	4293      	cmp	r3, r2
 8007aca:	d101      	bne.n	8007ad0 <TIM_Base_SetConfig+0xc4>
 8007acc:	2301      	movs	r3, #1
 8007ace:	e000      	b.n	8007ad2 <TIM_Base_SetConfig+0xc6>
 8007ad0:	2300      	movs	r3, #0
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d008      	beq.n	8007ae8 <TIM_Base_SetConfig+0xdc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007adc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007ade:	683b      	ldr	r3, [r7, #0]
 8007ae0:	68db      	ldr	r3, [r3, #12]
 8007ae2:	68fa      	ldr	r2, [r7, #12]
 8007ae4:	4313      	orrs	r3, r2
 8007ae6:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	68fa      	ldr	r2, [r7, #12]
 8007aec:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007aee:	683b      	ldr	r3, [r7, #0]
 8007af0:	689a      	ldr	r2, [r3, #8]
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8007af6:	683b      	ldr	r3, [r7, #0]
 8007af8:	681a      	ldr	r2, [r3, #0]
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	4a0c      	ldr	r2, [pc, #48]	; (8007b34 <TIM_Base_SetConfig+0x128>)
 8007b02:	4293      	cmp	r3, r2
 8007b04:	d003      	beq.n	8007b0e <TIM_Base_SetConfig+0x102>
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	4a0e      	ldr	r2, [pc, #56]	; (8007b44 <TIM_Base_SetConfig+0x138>)
 8007b0a:	4293      	cmp	r3, r2
 8007b0c:	d101      	bne.n	8007b12 <TIM_Base_SetConfig+0x106>
 8007b0e:	2301      	movs	r3, #1
 8007b10:	e000      	b.n	8007b14 <TIM_Base_SetConfig+0x108>
 8007b12:	2300      	movs	r3, #0
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d003      	beq.n	8007b20 <TIM_Base_SetConfig+0x114>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007b18:	683b      	ldr	r3, [r7, #0]
 8007b1a:	691a      	ldr	r2, [r3, #16]
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2201      	movs	r2, #1
 8007b24:	615a      	str	r2, [r3, #20]
}
 8007b26:	bf00      	nop
 8007b28:	3714      	adds	r7, #20
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b30:	4770      	bx	lr
 8007b32:	bf00      	nop
 8007b34:	40010000 	.word	0x40010000
 8007b38:	40000400 	.word	0x40000400
 8007b3c:	40000800 	.word	0x40000800
 8007b40:	40000c00 	.word	0x40000c00
 8007b44:	40010400 	.word	0x40010400
 8007b48:	40014000 	.word	0x40014000
 8007b4c:	40014400 	.word	0x40014400
 8007b50:	40014800 	.word	0x40014800
 8007b54:	40001800 	.word	0x40001800
 8007b58:	40001c00 	.word	0x40001c00
 8007b5c:	40002000 	.word	0x40002000

08007b60 <HAL_TIMEx_CommutationCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8007b60:	b480      	push	{r7}
 8007b62:	b083      	sub	sp, #12
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8007b68:	bf00      	nop
 8007b6a:	370c      	adds	r7, #12
 8007b6c:	46bd      	mov	sp, r7
 8007b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b72:	4770      	bx	lr

08007b74 <HAL_TIMEx_BreakCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007b74:	b480      	push	{r7}
 8007b76:	b083      	sub	sp, #12
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007b7c:	bf00      	nop
 8007b7e:	370c      	adds	r7, #12
 8007b80:	46bd      	mov	sp, r7
 8007b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b86:	4770      	bx	lr

08007b88 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b082      	sub	sp, #8
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d101      	bne.n	8007b9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007b96:	2301      	movs	r3, #1
 8007b98:	e03f      	b.n	8007c1a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007ba0:	b2db      	uxtb	r3, r3
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d106      	bne.n	8007bb4 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	2200      	movs	r2, #0
 8007baa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8007bae:	6878      	ldr	r0, [r7, #4]
 8007bb0:	f002 fa20 	bl	8009ff4 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2224      	movs	r2, #36	; 0x24
 8007bb8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	68da      	ldr	r2, [r3, #12]
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007bca:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007bcc:	6878      	ldr	r0, [r7, #4]
 8007bce:	f000 fc45 	bl	800845c <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	691a      	ldr	r2, [r3, #16]
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007be0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	695a      	ldr	r2, [r3, #20]
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007bf0:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	68da      	ldr	r2, [r3, #12]
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007c00:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	2200      	movs	r2, #0
 8007c06:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	2220      	movs	r2, #32
 8007c0c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	2220      	movs	r2, #32
 8007c14:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8007c18:	2300      	movs	r3, #0
}
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	3708      	adds	r7, #8
 8007c1e:	46bd      	mov	sp, r7
 8007c20:	bd80      	pop	{r7, pc}

08007c22 <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007c22:	b580      	push	{r7, lr}
 8007c24:	b088      	sub	sp, #32
 8007c26:	af02      	add	r7, sp, #8
 8007c28:	60f8      	str	r0, [r7, #12]
 8007c2a:	60b9      	str	r1, [r7, #8]
 8007c2c:	603b      	str	r3, [r7, #0]
 8007c2e:	4613      	mov	r3, r2
 8007c30:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8007c32:	2300      	movs	r3, #0
 8007c34:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007c3c:	b2db      	uxtb	r3, r3
 8007c3e:	2b20      	cmp	r3, #32
 8007c40:	f040 8083 	bne.w	8007d4a <HAL_UART_Transmit+0x128>
  {
    if((pData == NULL ) || (Size == 0)) 
 8007c44:	68bb      	ldr	r3, [r7, #8]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d002      	beq.n	8007c50 <HAL_UART_Transmit+0x2e>
 8007c4a:	88fb      	ldrh	r3, [r7, #6]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d101      	bne.n	8007c54 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8007c50:	2301      	movs	r3, #1
 8007c52:	e07b      	b.n	8007d4c <HAL_UART_Transmit+0x12a>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007c5a:	2b01      	cmp	r3, #1
 8007c5c:	d101      	bne.n	8007c62 <HAL_UART_Transmit+0x40>
 8007c5e:	2302      	movs	r3, #2
 8007c60:	e074      	b.n	8007d4c <HAL_UART_Transmit+0x12a>
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	2201      	movs	r2, #1
 8007c66:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	2221      	movs	r2, #33	; 0x21
 8007c74:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8007c78:	f7fb fef8 	bl	8003a6c <HAL_GetTick>
 8007c7c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	88fa      	ldrh	r2, [r7, #6]
 8007c82:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	88fa      	ldrh	r2, [r7, #6]
 8007c88:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8007c8a:	e042      	b.n	8007d12 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007c90:	b29b      	uxth	r3, r3
 8007c92:	3b01      	subs	r3, #1
 8007c94:	b29a      	uxth	r2, r3
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	689b      	ldr	r3, [r3, #8]
 8007c9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007ca2:	d122      	bne.n	8007cea <HAL_UART_Transmit+0xc8>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007ca4:	683b      	ldr	r3, [r7, #0]
 8007ca6:	9300      	str	r3, [sp, #0]
 8007ca8:	697b      	ldr	r3, [r7, #20]
 8007caa:	2200      	movs	r2, #0
 8007cac:	2180      	movs	r1, #128	; 0x80
 8007cae:	68f8      	ldr	r0, [r7, #12]
 8007cb0:	f000 fa52 	bl	8008158 <UART_WaitOnFlagUntilTimeout>
 8007cb4:	4603      	mov	r3, r0
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d001      	beq.n	8007cbe <HAL_UART_Transmit+0x9c>
        { 
          return HAL_TIMEOUT;
 8007cba:	2303      	movs	r3, #3
 8007cbc:	e046      	b.n	8007d4c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t*) pData;
 8007cbe:	68bb      	ldr	r3, [r7, #8]
 8007cc0:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8007cc2:	693b      	ldr	r3, [r7, #16]
 8007cc4:	881b      	ldrh	r3, [r3, #0]
 8007cc6:	461a      	mov	r2, r3
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007cd0:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	691b      	ldr	r3, [r3, #16]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d103      	bne.n	8007ce2 <HAL_UART_Transmit+0xc0>
        {
          pData +=2U;
 8007cda:	68bb      	ldr	r3, [r7, #8]
 8007cdc:	3302      	adds	r3, #2
 8007cde:	60bb      	str	r3, [r7, #8]
 8007ce0:	e017      	b.n	8007d12 <HAL_UART_Transmit+0xf0>
        }
        else
        { 
          pData +=1U;
 8007ce2:	68bb      	ldr	r3, [r7, #8]
 8007ce4:	3301      	adds	r3, #1
 8007ce6:	60bb      	str	r3, [r7, #8]
 8007ce8:	e013      	b.n	8007d12 <HAL_UART_Transmit+0xf0>
        }
      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007cea:	683b      	ldr	r3, [r7, #0]
 8007cec:	9300      	str	r3, [sp, #0]
 8007cee:	697b      	ldr	r3, [r7, #20]
 8007cf0:	2200      	movs	r2, #0
 8007cf2:	2180      	movs	r1, #128	; 0x80
 8007cf4:	68f8      	ldr	r0, [r7, #12]
 8007cf6:	f000 fa2f 	bl	8008158 <UART_WaitOnFlagUntilTimeout>
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d001      	beq.n	8007d04 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8007d00:	2303      	movs	r3, #3
 8007d02:	e023      	b.n	8007d4c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8007d04:	68bb      	ldr	r3, [r7, #8]
 8007d06:	1c5a      	adds	r2, r3, #1
 8007d08:	60ba      	str	r2, [r7, #8]
 8007d0a:	781a      	ldrb	r2, [r3, #0]
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	605a      	str	r2, [r3, #4]
    while(huart->TxXferCount > 0U)
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007d16:	b29b      	uxth	r3, r3
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d1b7      	bne.n	8007c8c <HAL_UART_Transmit+0x6a>
      } 
    }
    
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	9300      	str	r3, [sp, #0]
 8007d20:	697b      	ldr	r3, [r7, #20]
 8007d22:	2200      	movs	r2, #0
 8007d24:	2140      	movs	r1, #64	; 0x40
 8007d26:	68f8      	ldr	r0, [r7, #12]
 8007d28:	f000 fa16 	bl	8008158 <UART_WaitOnFlagUntilTimeout>
 8007d2c:	4603      	mov	r3, r0
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d001      	beq.n	8007d36 <HAL_UART_Transmit+0x114>
    { 
      return HAL_TIMEOUT;
 8007d32:	2303      	movs	r3, #3
 8007d34:	e00a      	b.n	8007d4c <HAL_UART_Transmit+0x12a>
    }
    
    /* At end of Tx process, restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	2220      	movs	r2, #32
 8007d3a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	2200      	movs	r2, #0
 8007d42:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    return HAL_OK;
 8007d46:	2300      	movs	r3, #0
 8007d48:	e000      	b.n	8007d4c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8007d4a:	2302      	movs	r3, #2
  }
}
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	3718      	adds	r7, #24
 8007d50:	46bd      	mov	sp, r7
 8007d52:	bd80      	pop	{r7, pc}

08007d54 <HAL_UART_Receive>:
  * @param  Size: Amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{ 
 8007d54:	b580      	push	{r7, lr}
 8007d56:	b088      	sub	sp, #32
 8007d58:	af02      	add	r7, sp, #8
 8007d5a:	60f8      	str	r0, [r7, #12]
 8007d5c:	60b9      	str	r1, [r7, #8]
 8007d5e:	603b      	str	r3, [r7, #0]
 8007d60:	4613      	mov	r3, r2
 8007d62:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8007d64:	2300      	movs	r3, #0
 8007d66:	617b      	str	r3, [r7, #20]
  
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY) 
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007d6e:	b2db      	uxtb	r3, r3
 8007d70:	2b20      	cmp	r3, #32
 8007d72:	f040 8090 	bne.w	8007e96 <HAL_UART_Receive+0x142>
  { 
    if((pData == NULL ) || (Size == 0)) 
 8007d76:	68bb      	ldr	r3, [r7, #8]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d002      	beq.n	8007d82 <HAL_UART_Receive+0x2e>
 8007d7c:	88fb      	ldrh	r3, [r7, #6]
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d101      	bne.n	8007d86 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8007d82:	2301      	movs	r3, #1
 8007d84:	e088      	b.n	8007e98 <HAL_UART_Receive+0x144>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007d8c:	2b01      	cmp	r3, #1
 8007d8e:	d101      	bne.n	8007d94 <HAL_UART_Receive+0x40>
 8007d90:	2302      	movs	r3, #2
 8007d92:	e081      	b.n	8007e98 <HAL_UART_Receive+0x144>
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	2201      	movs	r2, #1
 8007d98:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	2200      	movs	r2, #0
 8007da0:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	2222      	movs	r2, #34	; 0x22
 8007da6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8007daa:	f7fb fe5f 	bl	8003a6c <HAL_GetTick>
 8007dae:	6178      	str	r0, [r7, #20]
        
    huart->RxXferSize = Size; 
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	88fa      	ldrh	r2, [r7, #6]
 8007db4:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	88fa      	ldrh	r2, [r7, #6]
 8007dba:	85da      	strh	r2, [r3, #46]	; 0x2e
    
    /* Check the remain data to be received */
    while(huart->RxXferCount > 0U)
 8007dbc:	e05c      	b.n	8007e78 <HAL_UART_Receive+0x124>
    {
      huart->RxXferCount--;
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007dc2:	b29b      	uxth	r3, r3
 8007dc4:	3b01      	subs	r3, #1
 8007dc6:	b29a      	uxth	r2, r3
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	85da      	strh	r2, [r3, #46]	; 0x2e
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	689b      	ldr	r3, [r3, #8]
 8007dd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007dd4:	d12b      	bne.n	8007e2e <HAL_UART_Receive+0xda>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	9300      	str	r3, [sp, #0]
 8007dda:	697b      	ldr	r3, [r7, #20]
 8007ddc:	2200      	movs	r2, #0
 8007dde:	2120      	movs	r1, #32
 8007de0:	68f8      	ldr	r0, [r7, #12]
 8007de2:	f000 f9b9 	bl	8008158 <UART_WaitOnFlagUntilTimeout>
 8007de6:	4603      	mov	r3, r0
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d001      	beq.n	8007df0 <HAL_UART_Receive+0x9c>
        { 
          return HAL_TIMEOUT;
 8007dec:	2303      	movs	r3, #3
 8007dee:	e053      	b.n	8007e98 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t*) pData;
 8007df0:	68bb      	ldr	r3, [r7, #8]
 8007df2:	613b      	str	r3, [r7, #16]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	691b      	ldr	r3, [r3, #16]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d10c      	bne.n	8007e16 <HAL_UART_Receive+0xc2>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	685b      	ldr	r3, [r3, #4]
 8007e02:	b29b      	uxth	r3, r3
 8007e04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e08:	b29a      	uxth	r2, r3
 8007e0a:	693b      	ldr	r3, [r7, #16]
 8007e0c:	801a      	strh	r2, [r3, #0]
          pData +=2U;
 8007e0e:	68bb      	ldr	r3, [r7, #8]
 8007e10:	3302      	adds	r3, #2
 8007e12:	60bb      	str	r3, [r7, #8]
 8007e14:	e030      	b.n	8007e78 <HAL_UART_Receive+0x124>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	685b      	ldr	r3, [r3, #4]
 8007e1c:	b29b      	uxth	r3, r3
 8007e1e:	b2db      	uxtb	r3, r3
 8007e20:	b29a      	uxth	r2, r3
 8007e22:	693b      	ldr	r3, [r7, #16]
 8007e24:	801a      	strh	r2, [r3, #0]
          pData +=1U;
 8007e26:	68bb      	ldr	r3, [r7, #8]
 8007e28:	3301      	adds	r3, #1
 8007e2a:	60bb      	str	r3, [r7, #8]
 8007e2c:	e024      	b.n	8007e78 <HAL_UART_Receive+0x124>
        }

      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007e2e:	683b      	ldr	r3, [r7, #0]
 8007e30:	9300      	str	r3, [sp, #0]
 8007e32:	697b      	ldr	r3, [r7, #20]
 8007e34:	2200      	movs	r2, #0
 8007e36:	2120      	movs	r1, #32
 8007e38:	68f8      	ldr	r0, [r7, #12]
 8007e3a:	f000 f98d 	bl	8008158 <UART_WaitOnFlagUntilTimeout>
 8007e3e:	4603      	mov	r3, r0
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d001      	beq.n	8007e48 <HAL_UART_Receive+0xf4>
        { 
          return HAL_TIMEOUT;
 8007e44:	2303      	movs	r3, #3
 8007e46:	e027      	b.n	8007e98 <HAL_UART_Receive+0x144>
        }
        if(huart->Init.Parity == UART_PARITY_NONE)
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	691b      	ldr	r3, [r3, #16]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d108      	bne.n	8007e62 <HAL_UART_Receive+0x10e>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	6859      	ldr	r1, [r3, #4]
 8007e56:	68bb      	ldr	r3, [r7, #8]
 8007e58:	1c5a      	adds	r2, r3, #1
 8007e5a:	60ba      	str	r2, [r7, #8]
 8007e5c:	b2ca      	uxtb	r2, r1
 8007e5e:	701a      	strb	r2, [r3, #0]
 8007e60:	e00a      	b.n	8007e78 <HAL_UART_Receive+0x124>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	685b      	ldr	r3, [r3, #4]
 8007e68:	b2da      	uxtb	r2, r3
 8007e6a:	68bb      	ldr	r3, [r7, #8]
 8007e6c:	1c59      	adds	r1, r3, #1
 8007e6e:	60b9      	str	r1, [r7, #8]
 8007e70:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007e74:	b2d2      	uxtb	r2, r2
 8007e76:	701a      	strb	r2, [r3, #0]
    while(huart->RxXferCount > 0U)
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007e7c:	b29b      	uxth	r3, r3
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d19d      	bne.n	8007dbe <HAL_UART_Receive+0x6a>
        
      }
    }
    
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	2220      	movs	r2, #32
 8007e86:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    return HAL_OK;
 8007e92:	2300      	movs	r3, #0
 8007e94:	e000      	b.n	8007e98 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;   
 8007e96:	2302      	movs	r3, #2
  }
}
 8007e98:	4618      	mov	r0, r3
 8007e9a:	3718      	adds	r7, #24
 8007e9c:	46bd      	mov	sp, r7
 8007e9e:	bd80      	pop	{r7, pc}

08007ea0 <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007ea0:	b480      	push	{r7}
 8007ea2:	b085      	sub	sp, #20
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	60f8      	str	r0, [r7, #12]
 8007ea8:	60b9      	str	r1, [r7, #8]
 8007eaa:	4613      	mov	r3, r2
 8007eac:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */ 
  if(huart->RxState == HAL_UART_STATE_READY)
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007eb4:	b2db      	uxtb	r3, r3
 8007eb6:	2b20      	cmp	r3, #32
 8007eb8:	d138      	bne.n	8007f2c <HAL_UART_Receive_IT+0x8c>
  {
    if((pData == NULL ) || (Size == 0)) 
 8007eba:	68bb      	ldr	r3, [r7, #8]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d002      	beq.n	8007ec6 <HAL_UART_Receive_IT+0x26>
 8007ec0:	88fb      	ldrh	r3, [r7, #6]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d101      	bne.n	8007eca <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007ec6:	2301      	movs	r3, #1
 8007ec8:	e031      	b.n	8007f2e <HAL_UART_Receive_IT+0x8e>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007ed0:	2b01      	cmp	r3, #1
 8007ed2:	d101      	bne.n	8007ed8 <HAL_UART_Receive_IT+0x38>
 8007ed4:	2302      	movs	r3, #2
 8007ed6:	e02a      	b.n	8007f2e <HAL_UART_Receive_IT+0x8e>
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	2201      	movs	r2, #1
 8007edc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->pRxBuffPtr = pData;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	68ba      	ldr	r2, [r7, #8]
 8007ee4:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	88fa      	ldrh	r2, [r7, #6]
 8007eea:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	88fa      	ldrh	r2, [r7, #6]
 8007ef0:	85da      	strh	r2, [r3, #46]	; 0x2e
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	2222      	movs	r2, #34	; 0x22
 8007efc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	2200      	movs	r2, #0
 8007f04:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	695a      	ldr	r2, [r3, #20]
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f042 0201 	orr.w	r2, r2, #1
 8007f16:	615a      	str	r2, [r3, #20]

    /* Enable the UART Parity Error and Data Register not empty Interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	68da      	ldr	r2, [r3, #12]
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8007f26:	60da      	str	r2, [r3, #12]
    
    return HAL_OK;
 8007f28:	2300      	movs	r3, #0
 8007f2a:	e000      	b.n	8007f2e <HAL_UART_Receive_IT+0x8e>
  }
  else
  {
    return HAL_BUSY; 
 8007f2c:	2302      	movs	r3, #2
  }
}
 8007f2e:	4618      	mov	r0, r3
 8007f30:	3714      	adds	r7, #20
 8007f32:	46bd      	mov	sp, r7
 8007f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f38:	4770      	bx	lr
	...

08007f3c <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b088      	sub	sp, #32
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	68db      	ldr	r3, [r3, #12]
 8007f52:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	695b      	ldr	r3, [r3, #20]
 8007f5a:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8007f60:	2300      	movs	r3, #0
 8007f62:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007f64:	69fb      	ldr	r3, [r7, #28]
 8007f66:	f003 030f 	and.w	r3, r3, #15
 8007f6a:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8007f6c:	693b      	ldr	r3, [r7, #16]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d10d      	bne.n	8007f8e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007f72:	69fb      	ldr	r3, [r7, #28]
 8007f74:	f003 0320 	and.w	r3, r3, #32
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d008      	beq.n	8007f8e <HAL_UART_IRQHandler+0x52>
 8007f7c:	69bb      	ldr	r3, [r7, #24]
 8007f7e:	f003 0320 	and.w	r3, r3, #32
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d003      	beq.n	8007f8e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8007f86:	6878      	ldr	r0, [r7, #4]
 8007f88:	f000 f9d0 	bl	800832c <UART_Receive_IT>
      return;
 8007f8c:	e0cb      	b.n	8008126 <HAL_UART_IRQHandler+0x1ea>
    }
  }  

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007f8e:	693b      	ldr	r3, [r7, #16]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	f000 80ab 	beq.w	80080ec <HAL_UART_IRQHandler+0x1b0>
 8007f96:	697b      	ldr	r3, [r7, #20]
 8007f98:	f003 0301 	and.w	r3, r3, #1
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d105      	bne.n	8007fac <HAL_UART_IRQHandler+0x70>
 8007fa0:	69bb      	ldr	r3, [r7, #24]
 8007fa2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	f000 80a0 	beq.w	80080ec <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007fac:	69fb      	ldr	r3, [r7, #28]
 8007fae:	f003 0301 	and.w	r3, r3, #1
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d00a      	beq.n	8007fcc <HAL_UART_IRQHandler+0x90>
 8007fb6:	69bb      	ldr	r3, [r7, #24]
 8007fb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d005      	beq.n	8007fcc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007fc4:	f043 0201 	orr.w	r2, r3, #1
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007fcc:	69fb      	ldr	r3, [r7, #28]
 8007fce:	f003 0304 	and.w	r3, r3, #4
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d00a      	beq.n	8007fec <HAL_UART_IRQHandler+0xb0>
 8007fd6:	697b      	ldr	r3, [r7, #20]
 8007fd8:	f003 0301 	and.w	r3, r3, #1
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d005      	beq.n	8007fec <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007fe4:	f043 0202 	orr.w	r2, r3, #2
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007fec:	69fb      	ldr	r3, [r7, #28]
 8007fee:	f003 0302 	and.w	r3, r3, #2
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d00a      	beq.n	800800c <HAL_UART_IRQHandler+0xd0>
 8007ff6:	697b      	ldr	r3, [r7, #20]
 8007ff8:	f003 0301 	and.w	r3, r3, #1
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d005      	beq.n	800800c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008004:	f043 0204 	orr.w	r2, r3, #4
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800800c:	69fb      	ldr	r3, [r7, #28]
 800800e:	f003 0308 	and.w	r3, r3, #8
 8008012:	2b00      	cmp	r3, #0
 8008014:	d00a      	beq.n	800802c <HAL_UART_IRQHandler+0xf0>
 8008016:	697b      	ldr	r3, [r7, #20]
 8008018:	f003 0301 	and.w	r3, r3, #1
 800801c:	2b00      	cmp	r3, #0
 800801e:	d005      	beq.n	800802c <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008024:	f043 0208 	orr.w	r2, r3, #8
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/    
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008030:	2b00      	cmp	r3, #0
 8008032:	d077      	beq.n	8008124 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008034:	69fb      	ldr	r3, [r7, #28]
 8008036:	f003 0320 	and.w	r3, r3, #32
 800803a:	2b00      	cmp	r3, #0
 800803c:	d007      	beq.n	800804e <HAL_UART_IRQHandler+0x112>
 800803e:	69bb      	ldr	r3, [r7, #24]
 8008040:	f003 0320 	and.w	r3, r3, #32
 8008044:	2b00      	cmp	r3, #0
 8008046:	d002      	beq.n	800804e <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8008048:	6878      	ldr	r0, [r7, #4]
 800804a:	f000 f96f 	bl	800832c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	695b      	ldr	r3, [r3, #20]
 8008054:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008058:	2b00      	cmp	r3, #0
 800805a:	bf14      	ite	ne
 800805c:	2301      	movne	r3, #1
 800805e:	2300      	moveq	r3, #0
 8008060:	b2db      	uxtb	r3, r3
 8008062:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008068:	f003 0308 	and.w	r3, r3, #8
 800806c:	2b00      	cmp	r3, #0
 800806e:	d102      	bne.n	8008076 <HAL_UART_IRQHandler+0x13a>
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	2b00      	cmp	r3, #0
 8008074:	d031      	beq.n	80080da <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008076:	6878      	ldr	r0, [r7, #4]
 8008078:	f000 f8b8 	bl	80081ec <UART_EndRxTransfer>
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	695b      	ldr	r3, [r3, #20]
 8008082:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008086:	2b00      	cmp	r3, #0
 8008088:	d023      	beq.n	80080d2 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	695a      	ldr	r2, [r3, #20]
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008098:	615a      	str	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d013      	beq.n	80080ca <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80080a6:	4a21      	ldr	r2, [pc, #132]	; (800812c <HAL_UART_IRQHandler+0x1f0>)
 80080a8:	651a      	str	r2, [r3, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80080ae:	4618      	mov	r0, r3
 80080b0:	f7fb fe30 	bl	8003d14 <HAL_DMA_Abort_IT>
 80080b4:	4603      	mov	r3, r0
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d016      	beq.n	80080e8 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80080be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80080c0:	687a      	ldr	r2, [r7, #4]
 80080c2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80080c4:	4610      	mov	r0, r2
 80080c6:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080c8:	e00e      	b.n	80080e8 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 80080ca:	6878      	ldr	r0, [r7, #4]
 80080cc:	f000 f83a 	bl	8008144 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080d0:	e00a      	b.n	80080e8 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 80080d2:	6878      	ldr	r0, [r7, #4]
 80080d4:	f000 f836 	bl	8008144 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080d8:	e006      	b.n	80080e8 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 80080da:	6878      	ldr	r0, [r7, #4]
 80080dc:	f000 f832 	bl	8008144 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	2200      	movs	r2, #0
 80080e4:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80080e6:	e01d      	b.n	8008124 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080e8:	bf00      	nop
    return;
 80080ea:	e01b      	b.n	8008124 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80080ec:	69fb      	ldr	r3, [r7, #28]
 80080ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d008      	beq.n	8008108 <HAL_UART_IRQHandler+0x1cc>
 80080f6:	69bb      	ldr	r3, [r7, #24]
 80080f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d003      	beq.n	8008108 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8008100:	6878      	ldr	r0, [r7, #4]
 8008102:	f000 f8a5 	bl	8008250 <UART_Transmit_IT>
    return;
 8008106:	e00e      	b.n	8008126 <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008108:	69fb      	ldr	r3, [r7, #28]
 800810a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800810e:	2b00      	cmp	r3, #0
 8008110:	d009      	beq.n	8008126 <HAL_UART_IRQHandler+0x1ea>
 8008112:	69bb      	ldr	r3, [r7, #24]
 8008114:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008118:	2b00      	cmp	r3, #0
 800811a:	d004      	beq.n	8008126 <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 800811c:	6878      	ldr	r0, [r7, #4]
 800811e:	f000 f8ed 	bl	80082fc <UART_EndTransmit_IT>
    return;
 8008122:	e000      	b.n	8008126 <HAL_UART_IRQHandler+0x1ea>
    return;
 8008124:	bf00      	nop
  }
}
 8008126:	3720      	adds	r7, #32
 8008128:	46bd      	mov	sp, r7
 800812a:	bd80      	pop	{r7, pc}
 800812c:	08008229 	.word	0x08008229

08008130 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008130:	b480      	push	{r7}
 8008132:	b083      	sub	sp, #12
 8008134:	af00      	add	r7, sp, #0
 8008136:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8008138:	bf00      	nop
 800813a:	370c      	adds	r7, #12
 800813c:	46bd      	mov	sp, r7
 800813e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008142:	4770      	bx	lr

08008144 <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008144:	b480      	push	{r7}
 8008146:	b083      	sub	sp, #12
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 800814c:	bf00      	nop
 800814e:	370c      	adds	r7, #12
 8008150:	46bd      	mov	sp, r7
 8008152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008156:	4770      	bx	lr

08008158 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8008158:	b580      	push	{r7, lr}
 800815a:	b084      	sub	sp, #16
 800815c:	af00      	add	r7, sp, #0
 800815e:	60f8      	str	r0, [r7, #12]
 8008160:	60b9      	str	r1, [r7, #8]
 8008162:	603b      	str	r3, [r7, #0]
 8008164:	4613      	mov	r3, r2
 8008166:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8008168:	e02c      	b.n	80081c4 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800816a:	69bb      	ldr	r3, [r7, #24]
 800816c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008170:	d028      	beq.n	80081c4 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8008172:	69bb      	ldr	r3, [r7, #24]
 8008174:	2b00      	cmp	r3, #0
 8008176:	d007      	beq.n	8008188 <UART_WaitOnFlagUntilTimeout+0x30>
 8008178:	f7fb fc78 	bl	8003a6c <HAL_GetTick>
 800817c:	4602      	mov	r2, r0
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	1ad3      	subs	r3, r2, r3
 8008182:	69ba      	ldr	r2, [r7, #24]
 8008184:	429a      	cmp	r2, r3
 8008186:	d21d      	bcs.n	80081c4 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	68da      	ldr	r2, [r3, #12]
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008196:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	695a      	ldr	r2, [r3, #20]
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	f022 0201 	bic.w	r2, r2, #1
 80081a6:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	2220      	movs	r2, #32
 80081ac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	2220      	movs	r2, #32
 80081b4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	2200      	movs	r2, #0
 80081bc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 80081c0:	2303      	movs	r3, #3
 80081c2:	e00f      	b.n	80081e4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	681a      	ldr	r2, [r3, #0]
 80081ca:	68bb      	ldr	r3, [r7, #8]
 80081cc:	4013      	ands	r3, r2
 80081ce:	68ba      	ldr	r2, [r7, #8]
 80081d0:	429a      	cmp	r2, r3
 80081d2:	bf0c      	ite	eq
 80081d4:	2301      	moveq	r3, #1
 80081d6:	2300      	movne	r3, #0
 80081d8:	b2db      	uxtb	r3, r3
 80081da:	461a      	mov	r2, r3
 80081dc:	79fb      	ldrb	r3, [r7, #7]
 80081de:	429a      	cmp	r2, r3
 80081e0:	d0c3      	beq.n	800816a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 80081e2:	2300      	movs	r3, #0
}
 80081e4:	4618      	mov	r0, r3
 80081e6:	3710      	adds	r7, #16
 80081e8:	46bd      	mov	sp, r7
 80081ea:	bd80      	pop	{r7, pc}

080081ec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80081ec:	b480      	push	{r7}
 80081ee:	b083      	sub	sp, #12
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	68da      	ldr	r2, [r3, #12]
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008202:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	695a      	ldr	r2, [r3, #20]
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	f022 0201 	bic.w	r2, r2, #1
 8008212:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2220      	movs	r2, #32
 8008218:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800821c:	bf00      	nop
 800821e:	370c      	adds	r7, #12
 8008220:	46bd      	mov	sp, r7
 8008222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008226:	4770      	bx	lr

08008228 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008228:	b580      	push	{r7, lr}
 800822a:	b084      	sub	sp, #16
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008234:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	2200      	movs	r2, #0
 800823a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0U;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	2200      	movs	r2, #0
 8008240:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8008242:	68f8      	ldr	r0, [r7, #12]
 8008244:	f7ff ff7e 	bl	8008144 <HAL_UART_ErrorCallback>
}
 8008248:	bf00      	nop
 800824a:	3710      	adds	r7, #16
 800824c:	46bd      	mov	sp, r7
 800824e:	bd80      	pop	{r7, pc}

08008250 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008250:	b480      	push	{r7}
 8008252:	b085      	sub	sp, #20
 8008254:	af00      	add	r7, sp, #0
 8008256:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800825e:	b2db      	uxtb	r3, r3
 8008260:	2b21      	cmp	r3, #33	; 0x21
 8008262:	d144      	bne.n	80082ee <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	689b      	ldr	r3, [r3, #8]
 8008268:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800826c:	d11a      	bne.n	80082a4 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	6a1b      	ldr	r3, [r3, #32]
 8008272:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	881b      	ldrh	r3, [r3, #0]
 8008278:	461a      	mov	r2, r3
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008282:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	691b      	ldr	r3, [r3, #16]
 8008288:	2b00      	cmp	r3, #0
 800828a:	d105      	bne.n	8008298 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	6a1b      	ldr	r3, [r3, #32]
 8008290:	1c9a      	adds	r2, r3, #2
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	621a      	str	r2, [r3, #32]
 8008296:	e00e      	b.n	80082b6 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	6a1b      	ldr	r3, [r3, #32]
 800829c:	1c5a      	adds	r2, r3, #1
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	621a      	str	r2, [r3, #32]
 80082a2:	e008      	b.n	80082b6 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	6a1b      	ldr	r3, [r3, #32]
 80082a8:	1c59      	adds	r1, r3, #1
 80082aa:	687a      	ldr	r2, [r7, #4]
 80082ac:	6211      	str	r1, [r2, #32]
 80082ae:	781a      	ldrb	r2, [r3, #0]
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80082ba:	b29b      	uxth	r3, r3
 80082bc:	3b01      	subs	r3, #1
 80082be:	b29b      	uxth	r3, r3
 80082c0:	687a      	ldr	r2, [r7, #4]
 80082c2:	4619      	mov	r1, r3
 80082c4:	84d1      	strh	r1, [r2, #38]	; 0x26
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d10f      	bne.n	80082ea <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	68da      	ldr	r2, [r3, #12]
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80082d8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	68da      	ldr	r2, [r3, #12]
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80082e8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80082ea:	2300      	movs	r3, #0
 80082ec:	e000      	b.n	80082f0 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80082ee:	2302      	movs	r3, #2
  }
}
 80082f0:	4618      	mov	r0, r3
 80082f2:	3714      	adds	r7, #20
 80082f4:	46bd      	mov	sp, r7
 80082f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fa:	4770      	bx	lr

080082fc <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80082fc:	b580      	push	{r7, lr}
 80082fe:	b082      	sub	sp, #8
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	68da      	ldr	r2, [r3, #12]
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008312:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	2220      	movs	r2, #32
 8008318:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  HAL_UART_TxCpltCallback(huart);
 800831c:	6878      	ldr	r0, [r7, #4]
 800831e:	f7ff ff07 	bl	8008130 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8008322:	2300      	movs	r3, #0
}
 8008324:	4618      	mov	r0, r3
 8008326:	3708      	adds	r7, #8
 8008328:	46bd      	mov	sp, r7
 800832a:	bd80      	pop	{r7, pc}

0800832c <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800832c:	b580      	push	{r7, lr}
 800832e:	b084      	sub	sp, #16
 8008330:	af00      	add	r7, sp, #0
 8008332:	6078      	str	r0, [r7, #4]


  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800833a:	b2db      	uxtb	r3, r3
 800833c:	2b22      	cmp	r3, #34	; 0x22
 800833e:	f040 8088 	bne.w	8008452 <UART_Receive_IT+0x126>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	689b      	ldr	r3, [r3, #8]
 8008346:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800834a:	d123      	bne.n	8008394 <UART_Receive_IT+0x68>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008350:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	691b      	ldr	r3, [r3, #16]
 8008356:	2b00      	cmp	r3, #0
 8008358:	d10e      	bne.n	8008378 <UART_Receive_IT+0x4c>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	685b      	ldr	r3, [r3, #4]
 8008360:	b29b      	uxth	r3, r3
 8008362:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008366:	b29a      	uxth	r2, r3
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008370:	1c9a      	adds	r2, r3, #2
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	629a      	str	r2, [r3, #40]	; 0x28
 8008376:	e029      	b.n	80083cc <UART_Receive_IT+0xa0>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	685b      	ldr	r3, [r3, #4]
 800837e:	b29b      	uxth	r3, r3
 8008380:	b2db      	uxtb	r3, r3
 8008382:	b29a      	uxth	r2, r3
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800838c:	1c5a      	adds	r2, r3, #1
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	629a      	str	r2, [r3, #40]	; 0x28
 8008392:	e01b      	b.n	80083cc <UART_Receive_IT+0xa0>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	691b      	ldr	r3, [r3, #16]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d10a      	bne.n	80083b2 <UART_Receive_IT+0x86>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	6858      	ldr	r0, [r3, #4]
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083a6:	1c59      	adds	r1, r3, #1
 80083a8:	687a      	ldr	r2, [r7, #4]
 80083aa:	6291      	str	r1, [r2, #40]	; 0x28
 80083ac:	b2c2      	uxtb	r2, r0
 80083ae:	701a      	strb	r2, [r3, #0]
 80083b0:	e00c      	b.n	80083cc <UART_Receive_IT+0xa0>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	685b      	ldr	r3, [r3, #4]
 80083b8:	b2da      	uxtb	r2, r3
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083be:	1c58      	adds	r0, r3, #1
 80083c0:	6879      	ldr	r1, [r7, #4]
 80083c2:	6288      	str	r0, [r1, #40]	; 0x28
 80083c4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80083c8:	b2d2      	uxtb	r2, r2
 80083ca:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80083d0:	b29b      	uxth	r3, r3
 80083d2:	3b01      	subs	r3, #1
 80083d4:	b29b      	uxth	r3, r3
 80083d6:	687a      	ldr	r2, [r7, #4]
 80083d8:	4619      	mov	r1, r3
 80083da:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d136      	bne.n	800844e <UART_Receive_IT+0x122>
    {
        //This allows the buffer to resize based on length of the Ground Station commands over UART
        if((*(huart->pRxBuffPtr-1)!= 0) && (huart->RxXferSize == 4)){
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083e4:	3b01      	subs	r3, #1
 80083e6:	781b      	ldrb	r3, [r3, #0]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d017      	beq.n	800841c <UART_Receive_IT+0xf0>
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80083f0:	2b04      	cmp	r3, #4
 80083f2:	d113      	bne.n	800841c <UART_Receive_IT+0xf0>
            huart->RxXferCount = *(huart->pRxBuffPtr-1) + 1;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083f8:	3b01      	subs	r3, #1
 80083fa:	781b      	ldrb	r3, [r3, #0]
 80083fc:	b29b      	uxth	r3, r3
 80083fe:	3301      	adds	r3, #1
 8008400:	b29a      	uxth	r2, r3
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	85da      	strh	r2, [r3, #46]	; 0x2e
            huart->RxXferSize = *(huart->pRxBuffPtr-1) + 5;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800840a:	3b01      	subs	r3, #1
 800840c:	781b      	ldrb	r3, [r3, #0]
 800840e:	b29b      	uxth	r3, r3
 8008410:	3305      	adds	r3, #5
 8008412:	b29a      	uxth	r2, r3
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	859a      	strh	r2, [r3, #44]	; 0x2c
            return HAL_OK;
 8008418:	2300      	movs	r3, #0
 800841a:	e01b      	b.n	8008454 <UART_Receive_IT+0x128>
        }
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	68da      	ldr	r2, [r3, #12]
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800842a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	695a      	ldr	r2, [r3, #20]
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	f022 0201 	bic.w	r2, r2, #1
 800843a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2220      	movs	r2, #32
 8008440:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8008444:	6878      	ldr	r0, [r7, #4]
 8008446:	f7fb fa9d 	bl	8003984 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 800844a:	2300      	movs	r3, #0
 800844c:	e002      	b.n	8008454 <UART_Receive_IT+0x128>
    }
    return HAL_OK;
 800844e:	2300      	movs	r3, #0
 8008450:	e000      	b.n	8008454 <UART_Receive_IT+0x128>
  }
  else
  {
    return HAL_BUSY;
 8008452:	2302      	movs	r3, #2
  }

#endif
}
 8008454:	4618      	mov	r0, r3
 8008456:	3710      	adds	r7, #16
 8008458:	46bd      	mov	sp, r7
 800845a:	bd80      	pop	{r7, pc}

0800845c <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800845c:	b5b0      	push	{r4, r5, r7, lr}
 800845e:	b084      	sub	sp, #16
 8008460:	af00      	add	r7, sp, #0
 8008462:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8008464:	2300      	movs	r3, #0
 8008466:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	691b      	ldr	r3, [r3, #16]
 800846e:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8008476:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	68db      	ldr	r3, [r3, #12]
 800847c:	68fa      	ldr	r2, [r7, #12]
 800847e:	4313      	orrs	r3, r2
 8008480:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	68fa      	ldr	r2, [r7, #12]
 8008488:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	68db      	ldr	r3, [r3, #12]
 8008490:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8008498:	f023 030c 	bic.w	r3, r3, #12
 800849c:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	689a      	ldr	r2, [r3, #8]
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	691b      	ldr	r3, [r3, #16]
 80084a6:	431a      	orrs	r2, r3
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	695b      	ldr	r3, [r3, #20]
 80084ac:	431a      	orrs	r2, r3
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	69db      	ldr	r3, [r3, #28]
 80084b2:	4313      	orrs	r3, r2
 80084b4:	68fa      	ldr	r2, [r7, #12]
 80084b6:	4313      	orrs	r3, r2
 80084b8:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	68fa      	ldr	r2, [r7, #12]
 80084c0:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	695b      	ldr	r3, [r3, #20]
 80084c8:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80084d0:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	699b      	ldr	r3, [r3, #24]
 80084d6:	68fa      	ldr	r2, [r7, #12]
 80084d8:	4313      	orrs	r3, r2
 80084da:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	68fa      	ldr	r2, [r7, #12]
 80084e2:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	69db      	ldr	r3, [r3, #28]
 80084e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80084ec:	f040 80e4 	bne.w	80086b8 <UART_SetConfig+0x25c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	4aab      	ldr	r2, [pc, #684]	; (80087a4 <UART_SetConfig+0x348>)
 80084f6:	4293      	cmp	r3, r2
 80084f8:	d004      	beq.n	8008504 <UART_SetConfig+0xa8>
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	4aaa      	ldr	r2, [pc, #680]	; (80087a8 <UART_SetConfig+0x34c>)
 8008500:	4293      	cmp	r3, r2
 8008502:	d16c      	bne.n	80085de <UART_SetConfig+0x182>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8008504:	f7fd faac 	bl	8005a60 <HAL_RCC_GetPCLK2Freq>
 8008508:	4602      	mov	r2, r0
 800850a:	4613      	mov	r3, r2
 800850c:	009b      	lsls	r3, r3, #2
 800850e:	4413      	add	r3, r2
 8008510:	009a      	lsls	r2, r3, #2
 8008512:	441a      	add	r2, r3
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	685b      	ldr	r3, [r3, #4]
 8008518:	005b      	lsls	r3, r3, #1
 800851a:	fbb2 f3f3 	udiv	r3, r2, r3
 800851e:	4aa3      	ldr	r2, [pc, #652]	; (80087ac <UART_SetConfig+0x350>)
 8008520:	fba2 2303 	umull	r2, r3, r2, r3
 8008524:	095b      	lsrs	r3, r3, #5
 8008526:	011c      	lsls	r4, r3, #4
 8008528:	f7fd fa9a 	bl	8005a60 <HAL_RCC_GetPCLK2Freq>
 800852c:	4602      	mov	r2, r0
 800852e:	4613      	mov	r3, r2
 8008530:	009b      	lsls	r3, r3, #2
 8008532:	4413      	add	r3, r2
 8008534:	009a      	lsls	r2, r3, #2
 8008536:	441a      	add	r2, r3
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	685b      	ldr	r3, [r3, #4]
 800853c:	005b      	lsls	r3, r3, #1
 800853e:	fbb2 f5f3 	udiv	r5, r2, r3
 8008542:	f7fd fa8d 	bl	8005a60 <HAL_RCC_GetPCLK2Freq>
 8008546:	4602      	mov	r2, r0
 8008548:	4613      	mov	r3, r2
 800854a:	009b      	lsls	r3, r3, #2
 800854c:	4413      	add	r3, r2
 800854e:	009a      	lsls	r2, r3, #2
 8008550:	441a      	add	r2, r3
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	685b      	ldr	r3, [r3, #4]
 8008556:	005b      	lsls	r3, r3, #1
 8008558:	fbb2 f3f3 	udiv	r3, r2, r3
 800855c:	4a93      	ldr	r2, [pc, #588]	; (80087ac <UART_SetConfig+0x350>)
 800855e:	fba2 2303 	umull	r2, r3, r2, r3
 8008562:	095b      	lsrs	r3, r3, #5
 8008564:	2264      	movs	r2, #100	; 0x64
 8008566:	fb02 f303 	mul.w	r3, r2, r3
 800856a:	1aeb      	subs	r3, r5, r3
 800856c:	00db      	lsls	r3, r3, #3
 800856e:	3332      	adds	r3, #50	; 0x32
 8008570:	4a8e      	ldr	r2, [pc, #568]	; (80087ac <UART_SetConfig+0x350>)
 8008572:	fba2 2303 	umull	r2, r3, r2, r3
 8008576:	095b      	lsrs	r3, r3, #5
 8008578:	005b      	lsls	r3, r3, #1
 800857a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800857e:	441c      	add	r4, r3
 8008580:	f7fd fa6e 	bl	8005a60 <HAL_RCC_GetPCLK2Freq>
 8008584:	4602      	mov	r2, r0
 8008586:	4613      	mov	r3, r2
 8008588:	009b      	lsls	r3, r3, #2
 800858a:	4413      	add	r3, r2
 800858c:	009a      	lsls	r2, r3, #2
 800858e:	441a      	add	r2, r3
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	685b      	ldr	r3, [r3, #4]
 8008594:	005b      	lsls	r3, r3, #1
 8008596:	fbb2 f5f3 	udiv	r5, r2, r3
 800859a:	f7fd fa61 	bl	8005a60 <HAL_RCC_GetPCLK2Freq>
 800859e:	4602      	mov	r2, r0
 80085a0:	4613      	mov	r3, r2
 80085a2:	009b      	lsls	r3, r3, #2
 80085a4:	4413      	add	r3, r2
 80085a6:	009a      	lsls	r2, r3, #2
 80085a8:	441a      	add	r2, r3
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	685b      	ldr	r3, [r3, #4]
 80085ae:	005b      	lsls	r3, r3, #1
 80085b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80085b4:	4a7d      	ldr	r2, [pc, #500]	; (80087ac <UART_SetConfig+0x350>)
 80085b6:	fba2 2303 	umull	r2, r3, r2, r3
 80085ba:	095b      	lsrs	r3, r3, #5
 80085bc:	2264      	movs	r2, #100	; 0x64
 80085be:	fb02 f303 	mul.w	r3, r2, r3
 80085c2:	1aeb      	subs	r3, r5, r3
 80085c4:	00db      	lsls	r3, r3, #3
 80085c6:	3332      	adds	r3, #50	; 0x32
 80085c8:	4a78      	ldr	r2, [pc, #480]	; (80087ac <UART_SetConfig+0x350>)
 80085ca:	fba2 2303 	umull	r2, r3, r2, r3
 80085ce:	095b      	lsrs	r3, r3, #5
 80085d0:	f003 0207 	and.w	r2, r3, #7
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	4422      	add	r2, r4
 80085da:	609a      	str	r2, [r3, #8]
 80085dc:	e154      	b.n	8008888 <UART_SetConfig+0x42c>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80085de:	f7fd fa1d 	bl	8005a1c <HAL_RCC_GetPCLK1Freq>
 80085e2:	4602      	mov	r2, r0
 80085e4:	4613      	mov	r3, r2
 80085e6:	009b      	lsls	r3, r3, #2
 80085e8:	4413      	add	r3, r2
 80085ea:	009a      	lsls	r2, r3, #2
 80085ec:	441a      	add	r2, r3
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	685b      	ldr	r3, [r3, #4]
 80085f2:	005b      	lsls	r3, r3, #1
 80085f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80085f8:	4a6c      	ldr	r2, [pc, #432]	; (80087ac <UART_SetConfig+0x350>)
 80085fa:	fba2 2303 	umull	r2, r3, r2, r3
 80085fe:	095b      	lsrs	r3, r3, #5
 8008600:	011c      	lsls	r4, r3, #4
 8008602:	f7fd fa0b 	bl	8005a1c <HAL_RCC_GetPCLK1Freq>
 8008606:	4602      	mov	r2, r0
 8008608:	4613      	mov	r3, r2
 800860a:	009b      	lsls	r3, r3, #2
 800860c:	4413      	add	r3, r2
 800860e:	009a      	lsls	r2, r3, #2
 8008610:	441a      	add	r2, r3
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	685b      	ldr	r3, [r3, #4]
 8008616:	005b      	lsls	r3, r3, #1
 8008618:	fbb2 f5f3 	udiv	r5, r2, r3
 800861c:	f7fd f9fe 	bl	8005a1c <HAL_RCC_GetPCLK1Freq>
 8008620:	4602      	mov	r2, r0
 8008622:	4613      	mov	r3, r2
 8008624:	009b      	lsls	r3, r3, #2
 8008626:	4413      	add	r3, r2
 8008628:	009a      	lsls	r2, r3, #2
 800862a:	441a      	add	r2, r3
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	685b      	ldr	r3, [r3, #4]
 8008630:	005b      	lsls	r3, r3, #1
 8008632:	fbb2 f3f3 	udiv	r3, r2, r3
 8008636:	4a5d      	ldr	r2, [pc, #372]	; (80087ac <UART_SetConfig+0x350>)
 8008638:	fba2 2303 	umull	r2, r3, r2, r3
 800863c:	095b      	lsrs	r3, r3, #5
 800863e:	2264      	movs	r2, #100	; 0x64
 8008640:	fb02 f303 	mul.w	r3, r2, r3
 8008644:	1aeb      	subs	r3, r5, r3
 8008646:	00db      	lsls	r3, r3, #3
 8008648:	3332      	adds	r3, #50	; 0x32
 800864a:	4a58      	ldr	r2, [pc, #352]	; (80087ac <UART_SetConfig+0x350>)
 800864c:	fba2 2303 	umull	r2, r3, r2, r3
 8008650:	095b      	lsrs	r3, r3, #5
 8008652:	005b      	lsls	r3, r3, #1
 8008654:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008658:	441c      	add	r4, r3
 800865a:	f7fd f9df 	bl	8005a1c <HAL_RCC_GetPCLK1Freq>
 800865e:	4602      	mov	r2, r0
 8008660:	4613      	mov	r3, r2
 8008662:	009b      	lsls	r3, r3, #2
 8008664:	4413      	add	r3, r2
 8008666:	009a      	lsls	r2, r3, #2
 8008668:	441a      	add	r2, r3
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	685b      	ldr	r3, [r3, #4]
 800866e:	005b      	lsls	r3, r3, #1
 8008670:	fbb2 f5f3 	udiv	r5, r2, r3
 8008674:	f7fd f9d2 	bl	8005a1c <HAL_RCC_GetPCLK1Freq>
 8008678:	4602      	mov	r2, r0
 800867a:	4613      	mov	r3, r2
 800867c:	009b      	lsls	r3, r3, #2
 800867e:	4413      	add	r3, r2
 8008680:	009a      	lsls	r2, r3, #2
 8008682:	441a      	add	r2, r3
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	685b      	ldr	r3, [r3, #4]
 8008688:	005b      	lsls	r3, r3, #1
 800868a:	fbb2 f3f3 	udiv	r3, r2, r3
 800868e:	4a47      	ldr	r2, [pc, #284]	; (80087ac <UART_SetConfig+0x350>)
 8008690:	fba2 2303 	umull	r2, r3, r2, r3
 8008694:	095b      	lsrs	r3, r3, #5
 8008696:	2264      	movs	r2, #100	; 0x64
 8008698:	fb02 f303 	mul.w	r3, r2, r3
 800869c:	1aeb      	subs	r3, r5, r3
 800869e:	00db      	lsls	r3, r3, #3
 80086a0:	3332      	adds	r3, #50	; 0x32
 80086a2:	4a42      	ldr	r2, [pc, #264]	; (80087ac <UART_SetConfig+0x350>)
 80086a4:	fba2 2303 	umull	r2, r3, r2, r3
 80086a8:	095b      	lsrs	r3, r3, #5
 80086aa:	f003 0207 	and.w	r2, r3, #7
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	4422      	add	r2, r4
 80086b4:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 80086b6:	e0e7      	b.n	8008888 <UART_SetConfig+0x42c>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	4a39      	ldr	r2, [pc, #228]	; (80087a4 <UART_SetConfig+0x348>)
 80086be:	4293      	cmp	r3, r2
 80086c0:	d004      	beq.n	80086cc <UART_SetConfig+0x270>
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	4a38      	ldr	r2, [pc, #224]	; (80087a8 <UART_SetConfig+0x34c>)
 80086c8:	4293      	cmp	r3, r2
 80086ca:	d171      	bne.n	80087b0 <UART_SetConfig+0x354>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80086cc:	f7fd f9c8 	bl	8005a60 <HAL_RCC_GetPCLK2Freq>
 80086d0:	4602      	mov	r2, r0
 80086d2:	4613      	mov	r3, r2
 80086d4:	009b      	lsls	r3, r3, #2
 80086d6:	4413      	add	r3, r2
 80086d8:	009a      	lsls	r2, r3, #2
 80086da:	441a      	add	r2, r3
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	685b      	ldr	r3, [r3, #4]
 80086e0:	009b      	lsls	r3, r3, #2
 80086e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80086e6:	4a31      	ldr	r2, [pc, #196]	; (80087ac <UART_SetConfig+0x350>)
 80086e8:	fba2 2303 	umull	r2, r3, r2, r3
 80086ec:	095b      	lsrs	r3, r3, #5
 80086ee:	011c      	lsls	r4, r3, #4
 80086f0:	f7fd f9b6 	bl	8005a60 <HAL_RCC_GetPCLK2Freq>
 80086f4:	4602      	mov	r2, r0
 80086f6:	4613      	mov	r3, r2
 80086f8:	009b      	lsls	r3, r3, #2
 80086fa:	4413      	add	r3, r2
 80086fc:	009a      	lsls	r2, r3, #2
 80086fe:	441a      	add	r2, r3
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	685b      	ldr	r3, [r3, #4]
 8008704:	009b      	lsls	r3, r3, #2
 8008706:	fbb2 f5f3 	udiv	r5, r2, r3
 800870a:	f7fd f9a9 	bl	8005a60 <HAL_RCC_GetPCLK2Freq>
 800870e:	4602      	mov	r2, r0
 8008710:	4613      	mov	r3, r2
 8008712:	009b      	lsls	r3, r3, #2
 8008714:	4413      	add	r3, r2
 8008716:	009a      	lsls	r2, r3, #2
 8008718:	441a      	add	r2, r3
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	685b      	ldr	r3, [r3, #4]
 800871e:	009b      	lsls	r3, r3, #2
 8008720:	fbb2 f3f3 	udiv	r3, r2, r3
 8008724:	4a21      	ldr	r2, [pc, #132]	; (80087ac <UART_SetConfig+0x350>)
 8008726:	fba2 2303 	umull	r2, r3, r2, r3
 800872a:	095b      	lsrs	r3, r3, #5
 800872c:	2264      	movs	r2, #100	; 0x64
 800872e:	fb02 f303 	mul.w	r3, r2, r3
 8008732:	1aeb      	subs	r3, r5, r3
 8008734:	011b      	lsls	r3, r3, #4
 8008736:	3332      	adds	r3, #50	; 0x32
 8008738:	4a1c      	ldr	r2, [pc, #112]	; (80087ac <UART_SetConfig+0x350>)
 800873a:	fba2 2303 	umull	r2, r3, r2, r3
 800873e:	095b      	lsrs	r3, r3, #5
 8008740:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008744:	441c      	add	r4, r3
 8008746:	f7fd f98b 	bl	8005a60 <HAL_RCC_GetPCLK2Freq>
 800874a:	4602      	mov	r2, r0
 800874c:	4613      	mov	r3, r2
 800874e:	009b      	lsls	r3, r3, #2
 8008750:	4413      	add	r3, r2
 8008752:	009a      	lsls	r2, r3, #2
 8008754:	441a      	add	r2, r3
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	685b      	ldr	r3, [r3, #4]
 800875a:	009b      	lsls	r3, r3, #2
 800875c:	fbb2 f5f3 	udiv	r5, r2, r3
 8008760:	f7fd f97e 	bl	8005a60 <HAL_RCC_GetPCLK2Freq>
 8008764:	4602      	mov	r2, r0
 8008766:	4613      	mov	r3, r2
 8008768:	009b      	lsls	r3, r3, #2
 800876a:	4413      	add	r3, r2
 800876c:	009a      	lsls	r2, r3, #2
 800876e:	441a      	add	r2, r3
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	685b      	ldr	r3, [r3, #4]
 8008774:	009b      	lsls	r3, r3, #2
 8008776:	fbb2 f3f3 	udiv	r3, r2, r3
 800877a:	4a0c      	ldr	r2, [pc, #48]	; (80087ac <UART_SetConfig+0x350>)
 800877c:	fba2 2303 	umull	r2, r3, r2, r3
 8008780:	095b      	lsrs	r3, r3, #5
 8008782:	2264      	movs	r2, #100	; 0x64
 8008784:	fb02 f303 	mul.w	r3, r2, r3
 8008788:	1aeb      	subs	r3, r5, r3
 800878a:	011b      	lsls	r3, r3, #4
 800878c:	3332      	adds	r3, #50	; 0x32
 800878e:	4a07      	ldr	r2, [pc, #28]	; (80087ac <UART_SetConfig+0x350>)
 8008790:	fba2 2303 	umull	r2, r3, r2, r3
 8008794:	095b      	lsrs	r3, r3, #5
 8008796:	f003 020f 	and.w	r2, r3, #15
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	4422      	add	r2, r4
 80087a0:	609a      	str	r2, [r3, #8]
 80087a2:	e071      	b.n	8008888 <UART_SetConfig+0x42c>
 80087a4:	40011000 	.word	0x40011000
 80087a8:	40011400 	.word	0x40011400
 80087ac:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80087b0:	f7fd f934 	bl	8005a1c <HAL_RCC_GetPCLK1Freq>
 80087b4:	4602      	mov	r2, r0
 80087b6:	4613      	mov	r3, r2
 80087b8:	009b      	lsls	r3, r3, #2
 80087ba:	4413      	add	r3, r2
 80087bc:	009a      	lsls	r2, r3, #2
 80087be:	441a      	add	r2, r3
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	685b      	ldr	r3, [r3, #4]
 80087c4:	009b      	lsls	r3, r3, #2
 80087c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80087ca:	4a31      	ldr	r2, [pc, #196]	; (8008890 <UART_SetConfig+0x434>)
 80087cc:	fba2 2303 	umull	r2, r3, r2, r3
 80087d0:	095b      	lsrs	r3, r3, #5
 80087d2:	011c      	lsls	r4, r3, #4
 80087d4:	f7fd f922 	bl	8005a1c <HAL_RCC_GetPCLK1Freq>
 80087d8:	4602      	mov	r2, r0
 80087da:	4613      	mov	r3, r2
 80087dc:	009b      	lsls	r3, r3, #2
 80087de:	4413      	add	r3, r2
 80087e0:	009a      	lsls	r2, r3, #2
 80087e2:	441a      	add	r2, r3
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	685b      	ldr	r3, [r3, #4]
 80087e8:	009b      	lsls	r3, r3, #2
 80087ea:	fbb2 f5f3 	udiv	r5, r2, r3
 80087ee:	f7fd f915 	bl	8005a1c <HAL_RCC_GetPCLK1Freq>
 80087f2:	4602      	mov	r2, r0
 80087f4:	4613      	mov	r3, r2
 80087f6:	009b      	lsls	r3, r3, #2
 80087f8:	4413      	add	r3, r2
 80087fa:	009a      	lsls	r2, r3, #2
 80087fc:	441a      	add	r2, r3
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	685b      	ldr	r3, [r3, #4]
 8008802:	009b      	lsls	r3, r3, #2
 8008804:	fbb2 f3f3 	udiv	r3, r2, r3
 8008808:	4a21      	ldr	r2, [pc, #132]	; (8008890 <UART_SetConfig+0x434>)
 800880a:	fba2 2303 	umull	r2, r3, r2, r3
 800880e:	095b      	lsrs	r3, r3, #5
 8008810:	2264      	movs	r2, #100	; 0x64
 8008812:	fb02 f303 	mul.w	r3, r2, r3
 8008816:	1aeb      	subs	r3, r5, r3
 8008818:	011b      	lsls	r3, r3, #4
 800881a:	3332      	adds	r3, #50	; 0x32
 800881c:	4a1c      	ldr	r2, [pc, #112]	; (8008890 <UART_SetConfig+0x434>)
 800881e:	fba2 2303 	umull	r2, r3, r2, r3
 8008822:	095b      	lsrs	r3, r3, #5
 8008824:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008828:	441c      	add	r4, r3
 800882a:	f7fd f8f7 	bl	8005a1c <HAL_RCC_GetPCLK1Freq>
 800882e:	4602      	mov	r2, r0
 8008830:	4613      	mov	r3, r2
 8008832:	009b      	lsls	r3, r3, #2
 8008834:	4413      	add	r3, r2
 8008836:	009a      	lsls	r2, r3, #2
 8008838:	441a      	add	r2, r3
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	685b      	ldr	r3, [r3, #4]
 800883e:	009b      	lsls	r3, r3, #2
 8008840:	fbb2 f5f3 	udiv	r5, r2, r3
 8008844:	f7fd f8ea 	bl	8005a1c <HAL_RCC_GetPCLK1Freq>
 8008848:	4602      	mov	r2, r0
 800884a:	4613      	mov	r3, r2
 800884c:	009b      	lsls	r3, r3, #2
 800884e:	4413      	add	r3, r2
 8008850:	009a      	lsls	r2, r3, #2
 8008852:	441a      	add	r2, r3
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	685b      	ldr	r3, [r3, #4]
 8008858:	009b      	lsls	r3, r3, #2
 800885a:	fbb2 f3f3 	udiv	r3, r2, r3
 800885e:	4a0c      	ldr	r2, [pc, #48]	; (8008890 <UART_SetConfig+0x434>)
 8008860:	fba2 2303 	umull	r2, r3, r2, r3
 8008864:	095b      	lsrs	r3, r3, #5
 8008866:	2264      	movs	r2, #100	; 0x64
 8008868:	fb02 f303 	mul.w	r3, r2, r3
 800886c:	1aeb      	subs	r3, r5, r3
 800886e:	011b      	lsls	r3, r3, #4
 8008870:	3332      	adds	r3, #50	; 0x32
 8008872:	4a07      	ldr	r2, [pc, #28]	; (8008890 <UART_SetConfig+0x434>)
 8008874:	fba2 2303 	umull	r2, r3, r2, r3
 8008878:	095b      	lsrs	r3, r3, #5
 800887a:	f003 020f 	and.w	r2, r3, #15
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	4422      	add	r2, r4
 8008884:	609a      	str	r2, [r3, #8]
}
 8008886:	e7ff      	b.n	8008888 <UART_SetConfig+0x42c>
 8008888:	bf00      	nop
 800888a:	3710      	adds	r7, #16
 800888c:	46bd      	mov	sp, r7
 800888e:	bdb0      	pop	{r4, r5, r7, pc}
 8008890:	51eb851f 	.word	0x51eb851f

08008894 <HAL_WWDG_Init>:
  * @param  hwwdg  pointer to a WWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified WWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_WWDG_Init(WWDG_HandleTypeDef *hwwdg)
{
 8008894:	b580      	push	{r7, lr}
 8008896:	b082      	sub	sp, #8
 8008898:	af00      	add	r7, sp, #0
 800889a:	6078      	str	r0, [r7, #4]
  /* Check the WWDG handle allocation */
  if(hwwdg == NULL)
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d101      	bne.n	80088a6 <HAL_WWDG_Init+0x12>
  {
    return HAL_ERROR;
 80088a2:	2301      	movs	r3, #1
 80088a4:	e016      	b.n	80088d4 <HAL_WWDG_Init+0x40>
  assert_param(IS_WWDG_WINDOW(hwwdg->Init.Window));
  assert_param(IS_WWDG_COUNTER(hwwdg->Init.Counter));
  assert_param(IS_WWDG_EWI_MODE(hwwdg->Init.EWIMode));

  /* Init the low level hardware */
  HAL_WWDG_MspInit(hwwdg);
 80088a6:	6878      	ldr	r0, [r7, #4]
 80088a8:	f001 fc3c 	bl	800a124 <HAL_WWDG_MspInit>

  /* Set WWDG Counter */
  WRITE_REG(hwwdg->Instance->CR, (WWDG_CR_WDGA | hwwdg->Init.Counter));
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	68da      	ldr	r2, [r3, #12]
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80088b8:	601a      	str	r2, [r3, #0]

  /* Set WWDG Prescaler and Window */
  WRITE_REG(hwwdg->Instance->CFR, (hwwdg->Init.EWIMode | hwwdg->Init.Prescaler | hwwdg->Init.Window));
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	691a      	ldr	r2, [r3, #16]
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	685b      	ldr	r3, [r3, #4]
 80088c2:	ea42 0103 	orr.w	r1, r2, r3
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	689a      	ldr	r2, [r3, #8]
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	430a      	orrs	r2, r1
 80088d0:	605a      	str	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80088d2:	2300      	movs	r3, #0
}
 80088d4:	4618      	mov	r0, r3
 80088d6:	3708      	adds	r7, #8
 80088d8:	46bd      	mov	sp, r7
 80088da:	bd80      	pop	{r7, pc}

080088dc <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 80088dc:	b084      	sub	sp, #16
 80088de:	b480      	push	{r7}
 80088e0:	b085      	sub	sp, #20
 80088e2:	af00      	add	r7, sp, #0
 80088e4:	6078      	str	r0, [r7, #4]
 80088e6:	f107 001c 	add.w	r0, r7, #28
 80088ea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0U;
 80088ee:	2300      	movs	r3, #0
 80088f0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80088f2:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80088f4:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80088f6:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80088f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 80088fa:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80088fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 80088fe:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8008900:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8008902:	431a      	orrs	r2, r3
             Init.ClockDiv
 8008904:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8008906:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8008908:	68fa      	ldr	r2, [r7, #12]
 800890a:	4313      	orrs	r3, r2
 800890c:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	685b      	ldr	r3, [r3, #4]
 8008912:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8008916:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800891a:	68fa      	ldr	r2, [r7, #12]
 800891c:	431a      	orrs	r2, r3
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8008922:	2300      	movs	r3, #0
}
 8008924:	4618      	mov	r0, r3
 8008926:	3714      	adds	r7, #20
 8008928:	46bd      	mov	sp, r7
 800892a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892e:	b004      	add	sp, #16
 8008930:	4770      	bx	lr

08008932 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8008932:	b480      	push	{r7}
 8008934:	b083      	sub	sp, #12
 8008936:	af00      	add	r7, sp, #0
 8008938:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8008940:	4618      	mov	r0, r3
 8008942:	370c      	adds	r7, #12
 8008944:	46bd      	mov	sp, r7
 8008946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800894a:	4770      	bx	lr

0800894c <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800894c:	b480      	push	{r7}
 800894e:	b083      	sub	sp, #12
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
 8008954:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8008956:	683b      	ldr	r3, [r7, #0]
 8008958:	681a      	ldr	r2, [r3, #0]
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008960:	2300      	movs	r3, #0
}
 8008962:	4618      	mov	r0, r3
 8008964:	370c      	adds	r7, #12
 8008966:	46bd      	mov	sp, r7
 8008968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896c:	4770      	bx	lr

0800896e <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800896e:	b480      	push	{r7}
 8008970:	b083      	sub	sp, #12
 8008972:	af00      	add	r7, sp, #0
 8008974:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	2203      	movs	r2, #3
 800897a:	601a      	str	r2, [r3, #0]
  
  return HAL_OK;
 800897c:	2300      	movs	r3, #0
}
 800897e:	4618      	mov	r0, r3
 8008980:	370c      	adds	r7, #12
 8008982:	46bd      	mov	sp, r7
 8008984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008988:	4770      	bx	lr

0800898a <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800898a:	b480      	push	{r7}
 800898c:	b083      	sub	sp, #12
 800898e:	af00      	add	r7, sp, #0
 8008990:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	f003 0303 	and.w	r3, r3, #3
}
 800899a:	4618      	mov	r0, r3
 800899c:	370c      	adds	r7, #12
 800899e:	46bd      	mov	sp, r7
 80089a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a4:	4770      	bx	lr

080089a6 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 80089a6:	b480      	push	{r7}
 80089a8:	b085      	sub	sp, #20
 80089aa:	af00      	add	r7, sp, #0
 80089ac:	6078      	str	r0, [r7, #4]
 80089ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80089b0:	2300      	movs	r3, #0
 80089b2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 80089b4:	683b      	ldr	r3, [r7, #0]
 80089b6:	681a      	ldr	r2, [r3, #0]
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80089bc:	683b      	ldr	r3, [r7, #0]
 80089be:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80089c0:	683b      	ldr	r3, [r7, #0]
 80089c2:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80089c4:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 80089c6:	683b      	ldr	r3, [r7, #0]
 80089c8:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 80089ca:	431a      	orrs	r2, r3
                       Command->CPSM);
 80089cc:	683b      	ldr	r3, [r7, #0]
 80089ce:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 80089d0:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80089d2:	68fa      	ldr	r2, [r7, #12]
 80089d4:	4313      	orrs	r3, r2
 80089d6:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	68db      	ldr	r3, [r3, #12]
 80089dc:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80089e0:	f023 030f 	bic.w	r3, r3, #15
 80089e4:	68fa      	ldr	r2, [r7, #12]
 80089e6:	431a      	orrs	r2, r3
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80089ec:	2300      	movs	r3, #0
}
 80089ee:	4618      	mov	r0, r3
 80089f0:	3714      	adds	r7, #20
 80089f2:	46bd      	mov	sp, r7
 80089f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f8:	4770      	bx	lr

080089fa <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80089fa:	b480      	push	{r7}
 80089fc:	b083      	sub	sp, #12
 80089fe:	af00      	add	r7, sp, #0
 8008a00:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	691b      	ldr	r3, [r3, #16]
 8008a06:	b2db      	uxtb	r3, r3
}
 8008a08:	4618      	mov	r0, r3
 8008a0a:	370c      	adds	r7, #12
 8008a0c:	46bd      	mov	sp, r7
 8008a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a12:	4770      	bx	lr

08008a14 <SDIO_GetResponse>:
  *            @arg SDIO_RESP1: Response Register 3
  *            @arg SDIO_RESP1: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8008a14:	b480      	push	{r7}
 8008a16:	b085      	sub	sp, #20
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]
 8008a1c:	6039      	str	r1, [r7, #0]
  __IO uint32_t tmp = 0U;
 8008a1e:	2300      	movs	r3, #0
 8008a20:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)&(SDIOx->RESP1) + Response;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	3314      	adds	r3, #20
 8008a26:	461a      	mov	r2, r3
 8008a28:	683b      	ldr	r3, [r7, #0]
 8008a2a:	4413      	add	r3, r2
 8008a2c:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	681b      	ldr	r3, [r3, #0]
}  
 8008a32:	4618      	mov	r0, r3
 8008a34:	3714      	adds	r7, #20
 8008a36:	46bd      	mov	sp, r7
 8008a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3c:	4770      	bx	lr

08008a3e <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8008a3e:	b480      	push	{r7}
 8008a40:	b085      	sub	sp, #20
 8008a42:	af00      	add	r7, sp, #0
 8008a44:	6078      	str	r0, [r7, #4]
 8008a46:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8008a48:	2300      	movs	r3, #0
 8008a4a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8008a4c:	683b      	ldr	r3, [r7, #0]
 8008a4e:	681a      	ldr	r2, [r3, #0]
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8008a54:	683b      	ldr	r3, [r7, #0]
 8008a56:	685a      	ldr	r2, [r3, #4]
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8008a5c:	683b      	ldr	r3, [r7, #0]
 8008a5e:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8008a60:	683b      	ldr	r3, [r7, #0]
 8008a62:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8008a64:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8008a66:	683b      	ldr	r3, [r7, #0]
 8008a68:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8008a6a:	431a      	orrs	r2, r3
                       Data->DPSM);
 8008a6c:	683b      	ldr	r3, [r7, #0]
 8008a6e:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8008a70:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8008a72:	68fa      	ldr	r2, [r7, #12]
 8008a74:	4313      	orrs	r3, r2
 8008a76:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a7c:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	431a      	orrs	r2, r3
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8008a88:	2300      	movs	r3, #0

}
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	3714      	adds	r7, #20
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a94:	4770      	bx	lr

08008a96 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8008a96:	b580      	push	{r7, lr}
 8008a98:	b088      	sub	sp, #32
 8008a9a:	af00      	add	r7, sp, #0
 8008a9c:	6078      	str	r0, [r7, #4]
 8008a9e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8008aa0:	2300      	movs	r3, #0
 8008aa2:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8008aa4:	683b      	ldr	r3, [r7, #0]
 8008aa6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8008aa8:	2310      	movs	r3, #16
 8008aaa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008aac:	2340      	movs	r3, #64	; 0x40
 8008aae:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008ab4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008ab8:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008aba:	f107 0308 	add.w	r3, r7, #8
 8008abe:	4619      	mov	r1, r3
 8008ac0:	6878      	ldr	r0, [r7, #4]
 8008ac2:	f7ff ff70 	bl	80089a6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8008ac6:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8008aca:	2110      	movs	r1, #16
 8008acc:	6878      	ldr	r0, [r7, #4]
 8008ace:	f000 fa63 	bl	8008f98 <SDMMC_GetCmdResp1>
 8008ad2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008ad4:	69fb      	ldr	r3, [r7, #28]
}
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	3720      	adds	r7, #32
 8008ada:	46bd      	mov	sp, r7
 8008adc:	bd80      	pop	{r7, pc}

08008ade <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8008ade:	b580      	push	{r7, lr}
 8008ae0:	b088      	sub	sp, #32
 8008ae2:	af00      	add	r7, sp, #0
 8008ae4:	6078      	str	r0, [r7, #4]
 8008ae6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8008ae8:	2300      	movs	r3, #0
 8008aea:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8008aec:	683b      	ldr	r3, [r7, #0]
 8008aee:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8008af0:	2311      	movs	r3, #17
 8008af2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008af4:	2340      	movs	r3, #64	; 0x40
 8008af6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008af8:	2300      	movs	r3, #0
 8008afa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008afc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008b00:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008b02:	f107 0308 	add.w	r3, r7, #8
 8008b06:	4619      	mov	r1, r3
 8008b08:	6878      	ldr	r0, [r7, #4]
 8008b0a:	f7ff ff4c 	bl	80089a6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8008b0e:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8008b12:	2111      	movs	r1, #17
 8008b14:	6878      	ldr	r0, [r7, #4]
 8008b16:	f000 fa3f 	bl	8008f98 <SDMMC_GetCmdResp1>
 8008b1a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008b1c:	69fb      	ldr	r3, [r7, #28]
}
 8008b1e:	4618      	mov	r0, r3
 8008b20:	3720      	adds	r7, #32
 8008b22:	46bd      	mov	sp, r7
 8008b24:	bd80      	pop	{r7, pc}

08008b26 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8008b26:	b580      	push	{r7, lr}
 8008b28:	b088      	sub	sp, #32
 8008b2a:	af00      	add	r7, sp, #0
 8008b2c:	6078      	str	r0, [r7, #4]
 8008b2e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8008b30:	2300      	movs	r3, #0
 8008b32:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8008b34:	683b      	ldr	r3, [r7, #0]
 8008b36:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8008b38:	2312      	movs	r3, #18
 8008b3a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008b3c:	2340      	movs	r3, #64	; 0x40
 8008b3e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008b40:	2300      	movs	r3, #0
 8008b42:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008b44:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008b48:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008b4a:	f107 0308 	add.w	r3, r7, #8
 8008b4e:	4619      	mov	r1, r3
 8008b50:	6878      	ldr	r0, [r7, #4]
 8008b52:	f7ff ff28 	bl	80089a6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8008b56:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8008b5a:	2112      	movs	r1, #18
 8008b5c:	6878      	ldr	r0, [r7, #4]
 8008b5e:	f000 fa1b 	bl	8008f98 <SDMMC_GetCmdResp1>
 8008b62:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008b64:	69fb      	ldr	r3, [r7, #28]
}
 8008b66:	4618      	mov	r0, r3
 8008b68:	3720      	adds	r7, #32
 8008b6a:	46bd      	mov	sp, r7
 8008b6c:	bd80      	pop	{r7, pc}

08008b6e <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8008b6e:	b580      	push	{r7, lr}
 8008b70:	b088      	sub	sp, #32
 8008b72:	af00      	add	r7, sp, #0
 8008b74:	6078      	str	r0, [r7, #4]
 8008b76:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8008b78:	2300      	movs	r3, #0
 8008b7a:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8008b7c:	683b      	ldr	r3, [r7, #0]
 8008b7e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8008b80:	2318      	movs	r3, #24
 8008b82:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008b84:	2340      	movs	r3, #64	; 0x40
 8008b86:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008b88:	2300      	movs	r3, #0
 8008b8a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008b8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008b90:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008b92:	f107 0308 	add.w	r3, r7, #8
 8008b96:	4619      	mov	r1, r3
 8008b98:	6878      	ldr	r0, [r7, #4]
 8008b9a:	f7ff ff04 	bl	80089a6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8008b9e:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8008ba2:	2118      	movs	r1, #24
 8008ba4:	6878      	ldr	r0, [r7, #4]
 8008ba6:	f000 f9f7 	bl	8008f98 <SDMMC_GetCmdResp1>
 8008baa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008bac:	69fb      	ldr	r3, [r7, #28]
}
 8008bae:	4618      	mov	r0, r3
 8008bb0:	3720      	adds	r7, #32
 8008bb2:	46bd      	mov	sp, r7
 8008bb4:	bd80      	pop	{r7, pc}

08008bb6 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8008bb6:	b580      	push	{r7, lr}
 8008bb8:	b088      	sub	sp, #32
 8008bba:	af00      	add	r7, sp, #0
 8008bbc:	6078      	str	r0, [r7, #4]
 8008bbe:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8008bc0:	2300      	movs	r3, #0
 8008bc2:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8008bc4:	683b      	ldr	r3, [r7, #0]
 8008bc6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8008bc8:	2319      	movs	r3, #25
 8008bca:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008bcc:	2340      	movs	r3, #64	; 0x40
 8008bce:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008bd4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008bd8:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008bda:	f107 0308 	add.w	r3, r7, #8
 8008bde:	4619      	mov	r1, r3
 8008be0:	6878      	ldr	r0, [r7, #4]
 8008be2:	f7ff fee0 	bl	80089a6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8008be6:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8008bea:	2119      	movs	r1, #25
 8008bec:	6878      	ldr	r0, [r7, #4]
 8008bee:	f000 f9d3 	bl	8008f98 <SDMMC_GetCmdResp1>
 8008bf2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008bf4:	69fb      	ldr	r3, [r7, #28]
}
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	3720      	adds	r7, #32
 8008bfa:	46bd      	mov	sp, r7
 8008bfc:	bd80      	pop	{r7, pc}
	...

08008c00 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8008c00:	b580      	push	{r7, lr}
 8008c02:	b088      	sub	sp, #32
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8008c08:	2300      	movs	r3, #0
 8008c0a:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8008c0c:	2300      	movs	r3, #0
 8008c0e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8008c10:	230c      	movs	r3, #12
 8008c12:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008c14:	2340      	movs	r3, #64	; 0x40
 8008c16:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008c18:	2300      	movs	r3, #0
 8008c1a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008c1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008c20:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008c22:	f107 0308 	add.w	r3, r7, #8
 8008c26:	4619      	mov	r1, r3
 8008c28:	6878      	ldr	r0, [r7, #4]
 8008c2a:	f7ff febc 	bl	80089a6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, 100000000U);
 8008c2e:	4a05      	ldr	r2, [pc, #20]	; (8008c44 <SDMMC_CmdStopTransfer+0x44>)
 8008c30:	210c      	movs	r1, #12
 8008c32:	6878      	ldr	r0, [r7, #4]
 8008c34:	f000 f9b0 	bl	8008f98 <SDMMC_GetCmdResp1>
 8008c38:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008c3a:	69fb      	ldr	r3, [r7, #28]
}
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	3720      	adds	r7, #32
 8008c40:	46bd      	mov	sp, r7
 8008c42:	bd80      	pop	{r7, pc}
 8008c44:	05f5e100 	.word	0x05f5e100

08008c48 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8008c48:	b580      	push	{r7, lr}
 8008c4a:	b08a      	sub	sp, #40	; 0x28
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	60f8      	str	r0, [r7, #12]
 8008c50:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8008c54:	2300      	movs	r3, #0
 8008c56:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8008c58:	683b      	ldr	r3, [r7, #0]
 8008c5a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8008c5c:	2307      	movs	r3, #7
 8008c5e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008c60:	2340      	movs	r3, #64	; 0x40
 8008c62:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008c64:	2300      	movs	r3, #0
 8008c66:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008c68:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008c6c:	623b      	str	r3, [r7, #32]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008c6e:	f107 0310 	add.w	r3, r7, #16
 8008c72:	4619      	mov	r1, r3
 8008c74:	68f8      	ldr	r0, [r7, #12]
 8008c76:	f7ff fe96 	bl	80089a6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8008c7a:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8008c7e:	2107      	movs	r1, #7
 8008c80:	68f8      	ldr	r0, [r7, #12]
 8008c82:	f000 f989 	bl	8008f98 <SDMMC_GetCmdResp1>
 8008c86:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8008c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	3728      	adds	r7, #40	; 0x28
 8008c8e:	46bd      	mov	sp, r7
 8008c90:	bd80      	pop	{r7, pc}

08008c92 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8008c92:	b580      	push	{r7, lr}
 8008c94:	b088      	sub	sp, #32
 8008c96:	af00      	add	r7, sp, #0
 8008c98:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8008c9a:	2300      	movs	r3, #0
 8008c9c:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = 0U;
 8008c9e:	2300      	movs	r3, #0
 8008ca0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008caa:	2300      	movs	r3, #0
 8008cac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008cae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008cb2:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008cb4:	f107 0308 	add.w	r3, r7, #8
 8008cb8:	4619      	mov	r1, r3
 8008cba:	6878      	ldr	r0, [r7, #4]
 8008cbc:	f7ff fe73 	bl	80089a6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8008cc0:	6878      	ldr	r0, [r7, #4]
 8008cc2:	f000 f93f 	bl	8008f44 <SDMMC_GetCmdError>
 8008cc6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008cc8:	69fb      	ldr	r3, [r7, #28]
}
 8008cca:	4618      	mov	r0, r3
 8008ccc:	3720      	adds	r7, #32
 8008cce:	46bd      	mov	sp, r7
 8008cd0:	bd80      	pop	{r7, pc}

08008cd2 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8008cd2:	b580      	push	{r7, lr}
 8008cd4:	b088      	sub	sp, #32
 8008cd6:	af00      	add	r7, sp, #0
 8008cd8:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8008cda:	2300      	movs	r3, #0
 8008cdc:	61fb      	str	r3, [r7, #28]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8008cde:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8008ce2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8008ce4:	2308      	movs	r3, #8
 8008ce6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008ce8:	2340      	movs	r3, #64	; 0x40
 8008cea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008cec:	2300      	movs	r3, #0
 8008cee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008cf0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008cf4:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008cf6:	f107 0308 	add.w	r3, r7, #8
 8008cfa:	4619      	mov	r1, r3
 8008cfc:	6878      	ldr	r0, [r7, #4]
 8008cfe:	f7ff fe52 	bl	80089a6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8008d02:	6878      	ldr	r0, [r7, #4]
 8008d04:	f000 fb10 	bl	8009328 <SDMMC_GetCmdResp7>
 8008d08:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008d0a:	69fb      	ldr	r3, [r7, #28]
}
 8008d0c:	4618      	mov	r0, r3
 8008d0e:	3720      	adds	r7, #32
 8008d10:	46bd      	mov	sp, r7
 8008d12:	bd80      	pop	{r7, pc}

08008d14 <SDMMC_CmdAppCommand>:
  *         and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008d14:	b580      	push	{r7, lr}
 8008d16:	b088      	sub	sp, #32
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	6078      	str	r0, [r7, #4]
 8008d1c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8008d1e:	2300      	movs	r3, #0
 8008d20:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8008d22:	683b      	ldr	r3, [r7, #0]
 8008d24:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8008d26:	2337      	movs	r3, #55	; 0x37
 8008d28:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008d2a:	2340      	movs	r3, #64	; 0x40
 8008d2c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008d2e:	2300      	movs	r3, #0
 8008d30:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008d32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008d36:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008d38:	f107 0308 	add.w	r3, r7, #8
 8008d3c:	4619      	mov	r1, r3
 8008d3e:	6878      	ldr	r0, [r7, #4]
 8008d40:	f7ff fe31 	bl	80089a6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8008d44:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8008d48:	2137      	movs	r1, #55	; 0x37
 8008d4a:	6878      	ldr	r0, [r7, #4]
 8008d4c:	f000 f924 	bl	8008f98 <SDMMC_GetCmdResp1>
 8008d50:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008d52:	69fb      	ldr	r3, [r7, #28]
}
 8008d54:	4618      	mov	r0, r3
 8008d56:	3720      	adds	r7, #32
 8008d58:	46bd      	mov	sp, r7
 8008d5a:	bd80      	pop	{r7, pc}

08008d5c <SDMMC_CmdAppOperCommand>:
  *         condition register (OCR)
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t SdType)
{
 8008d5c:	b580      	push	{r7, lr}
 8008d5e:	b088      	sub	sp, #32
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	6078      	str	r0, [r7, #4]
 8008d64:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8008d66:	2300      	movs	r3, #0
 8008d68:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | SdType;
 8008d6a:	683b      	ldr	r3, [r7, #0]
 8008d6c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008d70:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008d74:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8008d76:	2329      	movs	r3, #41	; 0x29
 8008d78:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008d7a:	2340      	movs	r3, #64	; 0x40
 8008d7c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008d7e:	2300      	movs	r3, #0
 8008d80:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008d82:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008d86:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008d88:	f107 0308 	add.w	r3, r7, #8
 8008d8c:	4619      	mov	r1, r3
 8008d8e:	6878      	ldr	r0, [r7, #4]
 8008d90:	f7ff fe09 	bl	80089a6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8008d94:	6878      	ldr	r0, [r7, #4]
 8008d96:	f000 fa25 	bl	80091e4 <SDMMC_GetCmdResp3>
 8008d9a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008d9c:	69fb      	ldr	r3, [r7, #28]
}
 8008d9e:	4618      	mov	r0, r3
 8008da0:	3720      	adds	r7, #32
 8008da2:	46bd      	mov	sp, r7
 8008da4:	bd80      	pop	{r7, pc}

08008da6 <SDMMC_CmdBusWidth>:
  * @brief  Send the Bus Width command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8008da6:	b580      	push	{r7, lr}
 8008da8:	b088      	sub	sp, #32
 8008daa:	af00      	add	r7, sp, #0
 8008dac:	6078      	str	r0, [r7, #4]
 8008dae:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8008db0:	2300      	movs	r3, #0
 8008db2:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8008db4:	683b      	ldr	r3, [r7, #0]
 8008db6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8008db8:	2306      	movs	r3, #6
 8008dba:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008dbc:	2340      	movs	r3, #64	; 0x40
 8008dbe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008dc0:	2300      	movs	r3, #0
 8008dc2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008dc4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008dc8:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008dca:	f107 0308 	add.w	r3, r7, #8
 8008dce:	4619      	mov	r1, r3
 8008dd0:	6878      	ldr	r0, [r7, #4]
 8008dd2:	f7ff fde8 	bl	80089a6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8008dd6:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8008dda:	2106      	movs	r1, #6
 8008ddc:	6878      	ldr	r0, [r7, #4]
 8008dde:	f000 f8db 	bl	8008f98 <SDMMC_GetCmdResp1>
 8008de2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008de4:	69fb      	ldr	r3, [r7, #28]
}
 8008de6:	4618      	mov	r0, r3
 8008de8:	3720      	adds	r7, #32
 8008dea:	46bd      	mov	sp, r7
 8008dec:	bd80      	pop	{r7, pc}

08008dee <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8008dee:	b580      	push	{r7, lr}
 8008df0:	b088      	sub	sp, #32
 8008df2:	af00      	add	r7, sp, #0
 8008df4:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8008df6:	2300      	movs	r3, #0
 8008df8:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8008dfe:	2333      	movs	r3, #51	; 0x33
 8008e00:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008e02:	2340      	movs	r3, #64	; 0x40
 8008e04:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008e06:	2300      	movs	r3, #0
 8008e08:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008e0a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008e0e:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008e10:	f107 0308 	add.w	r3, r7, #8
 8008e14:	4619      	mov	r1, r3
 8008e16:	6878      	ldr	r0, [r7, #4]
 8008e18:	f7ff fdc5 	bl	80089a6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8008e1c:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8008e20:	2133      	movs	r1, #51	; 0x33
 8008e22:	6878      	ldr	r0, [r7, #4]
 8008e24:	f000 f8b8 	bl	8008f98 <SDMMC_GetCmdResp1>
 8008e28:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008e2a:	69fb      	ldr	r3, [r7, #28]
}
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	3720      	adds	r7, #32
 8008e30:	46bd      	mov	sp, r7
 8008e32:	bd80      	pop	{r7, pc}

08008e34 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8008e34:	b580      	push	{r7, lr}
 8008e36:	b088      	sub	sp, #32
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8008e40:	2300      	movs	r3, #0
 8008e42:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8008e44:	2302      	movs	r3, #2
 8008e46:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8008e48:	23c0      	movs	r3, #192	; 0xc0
 8008e4a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008e50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008e54:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008e56:	f107 0308 	add.w	r3, r7, #8
 8008e5a:	4619      	mov	r1, r3
 8008e5c:	6878      	ldr	r0, [r7, #4]
 8008e5e:	f7ff fda2 	bl	80089a6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8008e62:	6878      	ldr	r0, [r7, #4]
 8008e64:	f000 f97e 	bl	8009164 <SDMMC_GetCmdResp2>
 8008e68:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008e6a:	69fb      	ldr	r3, [r7, #28]
}
 8008e6c:	4618      	mov	r0, r3
 8008e6e:	3720      	adds	r7, #32
 8008e70:	46bd      	mov	sp, r7
 8008e72:	bd80      	pop	{r7, pc}

08008e74 <SDMMC_CmdSendCSD>:
  * @brief  Send the Send CSD command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008e74:	b580      	push	{r7, lr}
 8008e76:	b088      	sub	sp, #32
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	6078      	str	r0, [r7, #4]
 8008e7c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8008e7e:	2300      	movs	r3, #0
 8008e80:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8008e82:	683b      	ldr	r3, [r7, #0]
 8008e84:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8008e86:	2309      	movs	r3, #9
 8008e88:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8008e8a:	23c0      	movs	r3, #192	; 0xc0
 8008e8c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008e8e:	2300      	movs	r3, #0
 8008e90:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008e92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008e96:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008e98:	f107 0308 	add.w	r3, r7, #8
 8008e9c:	4619      	mov	r1, r3
 8008e9e:	6878      	ldr	r0, [r7, #4]
 8008ea0:	f7ff fd81 	bl	80089a6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8008ea4:	6878      	ldr	r0, [r7, #4]
 8008ea6:	f000 f95d 	bl	8009164 <SDMMC_GetCmdResp2>
 8008eaa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008eac:	69fb      	ldr	r3, [r7, #28]
}
 8008eae:	4618      	mov	r0, r3
 8008eb0:	3720      	adds	r7, #32
 8008eb2:	46bd      	mov	sp, r7
 8008eb4:	bd80      	pop	{r7, pc}

08008eb6 <SDMMC_CmdSetRelAdd>:
  * @brief  Send the Send CSD command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8008eb6:	b580      	push	{r7, lr}
 8008eb8:	b088      	sub	sp, #32
 8008eba:	af00      	add	r7, sp, #0
 8008ebc:	6078      	str	r0, [r7, #4]
 8008ebe:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8008ec0:	2300      	movs	r3, #0
 8008ec2:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8008ec8:	2303      	movs	r3, #3
 8008eca:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008ecc:	2340      	movs	r3, #64	; 0x40
 8008ece:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008ed0:	2300      	movs	r3, #0
 8008ed2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008ed4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008ed8:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008eda:	f107 0308 	add.w	r3, r7, #8
 8008ede:	4619      	mov	r1, r3
 8008ee0:	6878      	ldr	r0, [r7, #4]
 8008ee2:	f7ff fd60 	bl	80089a6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8008ee6:	683a      	ldr	r2, [r7, #0]
 8008ee8:	2103      	movs	r1, #3
 8008eea:	6878      	ldr	r0, [r7, #4]
 8008eec:	f000 f9ae 	bl	800924c <SDMMC_GetCmdResp6>
 8008ef0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008ef2:	69fb      	ldr	r3, [r7, #28]
}
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	3720      	adds	r7, #32
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	bd80      	pop	{r7, pc}

08008efc <SDMMC_CmdSendStatus>:
  * @brief  Send the Status command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008efc:	b580      	push	{r7, lr}
 8008efe:	b088      	sub	sp, #32
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	6078      	str	r0, [r7, #4]
 8008f04:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8008f06:	2300      	movs	r3, #0
 8008f08:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8008f0a:	683b      	ldr	r3, [r7, #0]
 8008f0c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8008f0e:	230d      	movs	r3, #13
 8008f10:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008f12:	2340      	movs	r3, #64	; 0x40
 8008f14:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008f16:	2300      	movs	r3, #0
 8008f18:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008f1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008f1e:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008f20:	f107 0308 	add.w	r3, r7, #8
 8008f24:	4619      	mov	r1, r3
 8008f26:	6878      	ldr	r0, [r7, #4]
 8008f28:	f7ff fd3d 	bl	80089a6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8008f2c:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8008f30:	210d      	movs	r1, #13
 8008f32:	6878      	ldr	r0, [r7, #4]
 8008f34:	f000 f830 	bl	8008f98 <SDMMC_GetCmdResp1>
 8008f38:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008f3a:	69fb      	ldr	r3, [r7, #28]
}
 8008f3c:	4618      	mov	r0, r3
 8008f3e:	3720      	adds	r7, #32
 8008f40:	46bd      	mov	sp, r7
 8008f42:	bd80      	pop	{r7, pc}

08008f44 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8008f44:	b490      	push	{r4, r7}
 8008f46:	b082      	sub	sp, #8
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008f4c:	4b10      	ldr	r3, [pc, #64]	; (8008f90 <SDMMC_GetCmdError+0x4c>)
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	4a10      	ldr	r2, [pc, #64]	; (8008f94 <SDMMC_GetCmdError+0x50>)
 8008f52:	fba2 2303 	umull	r2, r3, r2, r3
 8008f56:	0a5b      	lsrs	r3, r3, #9
 8008f58:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8008f5c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8008f60:	4623      	mov	r3, r4
 8008f62:	1e5c      	subs	r4, r3, #1
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d102      	bne.n	8008f6e <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008f68:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008f6c:	e00a      	b.n	8008f84 <SDMMC_GetCmdError+0x40>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d0f2      	beq.n	8008f60 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8008f80:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8008f82:	2300      	movs	r3, #0
}
 8008f84:	4618      	mov	r0, r3
 8008f86:	3708      	adds	r7, #8
 8008f88:	46bd      	mov	sp, r7
 8008f8a:	bc90      	pop	{r4, r7}
 8008f8c:	4770      	bx	lr
 8008f8e:	bf00      	nop
 8008f90:	20000014 	.word	0x20000014
 8008f94:	10624dd3 	.word	0x10624dd3

08008f98 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8008f98:	b590      	push	{r4, r7, lr}
 8008f9a:	b087      	sub	sp, #28
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	60f8      	str	r0, [r7, #12]
 8008fa0:	460b      	mov	r3, r1
 8008fa2:	607a      	str	r2, [r7, #4]
 8008fa4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8008fa6:	4b6c      	ldr	r3, [pc, #432]	; (8009158 <SDMMC_GetCmdResp1+0x1c0>)
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	4a6c      	ldr	r2, [pc, #432]	; (800915c <SDMMC_GetCmdResp1+0x1c4>)
 8008fac:	fba2 2303 	umull	r2, r3, r2, r3
 8008fb0:	0a5b      	lsrs	r3, r3, #9
 8008fb2:	687a      	ldr	r2, [r7, #4]
 8008fb4:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8008fb8:	4623      	mov	r3, r4
 8008fba:	1e5c      	subs	r4, r3, #1
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d102      	bne.n	8008fc6 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008fc0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008fc4:	e0c3      	b.n	800914e <SDMMC_GetCmdResp1+0x1b6>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008fca:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d0f2      	beq.n	8008fb8 <SDMMC_GetCmdResp1+0x20>
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008fd6:	f003 0304 	and.w	r3, r3, #4
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d004      	beq.n	8008fe8 <SDMMC_GetCmdResp1+0x50>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	2204      	movs	r2, #4
 8008fe2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008fe4:	2304      	movs	r3, #4
 8008fe6:	e0b2      	b.n	800914e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008fec:	f003 0301 	and.w	r3, r3, #1
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d004      	beq.n	8008ffe <SDMMC_GetCmdResp1+0x66>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	2201      	movs	r2, #1
 8008ff8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008ffa:	2301      	movs	r3, #1
 8008ffc:	e0a7      	b.n	800914e <SDMMC_GetCmdResp1+0x1b6>
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8008ffe:	68f8      	ldr	r0, [r7, #12]
 8009000:	f7ff fcfb 	bl	80089fa <SDIO_GetCommandResponse>
 8009004:	4603      	mov	r3, r0
 8009006:	461a      	mov	r2, r3
 8009008:	7afb      	ldrb	r3, [r7, #11]
 800900a:	4293      	cmp	r3, r2
 800900c:	d001      	beq.n	8009012 <SDMMC_GetCmdResp1+0x7a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800900e:	2301      	movs	r3, #1
 8009010:	e09d      	b.n	800914e <SDMMC_GetCmdResp1+0x1b6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8009018:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800901a:	2100      	movs	r1, #0
 800901c:	68f8      	ldr	r0, [r7, #12]
 800901e:	f7ff fcf9 	bl	8008a14 <SDIO_GetResponse>
 8009022:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8009024:	697a      	ldr	r2, [r7, #20]
 8009026:	4b4e      	ldr	r3, [pc, #312]	; (8009160 <SDMMC_GetCmdResp1+0x1c8>)
 8009028:	4013      	ands	r3, r2
 800902a:	2b00      	cmp	r3, #0
 800902c:	d101      	bne.n	8009032 <SDMMC_GetCmdResp1+0x9a>
  {
    return SDMMC_ERROR_NONE;
 800902e:	2300      	movs	r3, #0
 8009030:	e08d      	b.n	800914e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8009032:	697b      	ldr	r3, [r7, #20]
 8009034:	2b00      	cmp	r3, #0
 8009036:	da02      	bge.n	800903e <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8009038:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800903c:	e087      	b.n	800914e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800903e:	697b      	ldr	r3, [r7, #20]
 8009040:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009044:	2b00      	cmp	r3, #0
 8009046:	d001      	beq.n	800904c <SDMMC_GetCmdResp1+0xb4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8009048:	2340      	movs	r3, #64	; 0x40
 800904a:	e080      	b.n	800914e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800904c:	697b      	ldr	r3, [r7, #20]
 800904e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009052:	2b00      	cmp	r3, #0
 8009054:	d001      	beq.n	800905a <SDMMC_GetCmdResp1+0xc2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8009056:	2380      	movs	r3, #128	; 0x80
 8009058:	e079      	b.n	800914e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800905a:	697b      	ldr	r3, [r7, #20]
 800905c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009060:	2b00      	cmp	r3, #0
 8009062:	d002      	beq.n	800906a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8009064:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009068:	e071      	b.n	800914e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800906a:	697b      	ldr	r3, [r7, #20]
 800906c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009070:	2b00      	cmp	r3, #0
 8009072:	d002      	beq.n	800907a <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8009074:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009078:	e069      	b.n	800914e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800907a:	697b      	ldr	r3, [r7, #20]
 800907c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009080:	2b00      	cmp	r3, #0
 8009082:	d002      	beq.n	800908a <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8009084:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009088:	e061      	b.n	800914e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800908a:	697b      	ldr	r3, [r7, #20]
 800908c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009090:	2b00      	cmp	r3, #0
 8009092:	d002      	beq.n	800909a <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8009094:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009098:	e059      	b.n	800914e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800909a:	697b      	ldr	r3, [r7, #20]
 800909c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d002      	beq.n	80090aa <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80090a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80090a8:	e051      	b.n	800914e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80090aa:	697b      	ldr	r3, [r7, #20]
 80090ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d002      	beq.n	80090ba <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80090b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80090b8:	e049      	b.n	800914e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80090ba:	697b      	ldr	r3, [r7, #20]
 80090bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d002      	beq.n	80090ca <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80090c4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80090c8:	e041      	b.n	800914e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80090ca:	697b      	ldr	r3, [r7, #20]
 80090cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d002      	beq.n	80090da <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CC_ERR;
 80090d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80090d8:	e039      	b.n	800914e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80090da:	697b      	ldr	r3, [r7, #20]
 80090dc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d002      	beq.n	80090ea <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80090e4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80090e8:	e031      	b.n	800914e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80090ea:	697b      	ldr	r3, [r7, #20]
 80090ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d002      	beq.n	80090fa <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80090f4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80090f8:	e029      	b.n	800914e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80090fa:	697b      	ldr	r3, [r7, #20]
 80090fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009100:	2b00      	cmp	r3, #0
 8009102:	d002      	beq.n	800910a <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8009104:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009108:	e021      	b.n	800914e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800910a:	697b      	ldr	r3, [r7, #20]
 800910c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009110:	2b00      	cmp	r3, #0
 8009112:	d002      	beq.n	800911a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8009114:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8009118:	e019      	b.n	800914e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800911a:	697b      	ldr	r3, [r7, #20]
 800911c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009120:	2b00      	cmp	r3, #0
 8009122:	d002      	beq.n	800912a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8009124:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8009128:	e011      	b.n	800914e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800912a:	697b      	ldr	r3, [r7, #20]
 800912c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009130:	2b00      	cmp	r3, #0
 8009132:	d002      	beq.n	800913a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8009134:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009138:	e009      	b.n	800914e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800913a:	697b      	ldr	r3, [r7, #20]
 800913c:	f003 0308 	and.w	r3, r3, #8
 8009140:	2b00      	cmp	r3, #0
 8009142:	d002      	beq.n	800914a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8009144:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8009148:	e001      	b.n	800914e <SDMMC_GetCmdResp1+0x1b6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800914a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800914e:	4618      	mov	r0, r3
 8009150:	371c      	adds	r7, #28
 8009152:	46bd      	mov	sp, r7
 8009154:	bd90      	pop	{r4, r7, pc}
 8009156:	bf00      	nop
 8009158:	20000014 	.word	0x20000014
 800915c:	10624dd3 	.word	0x10624dd3
 8009160:	fdffe008 	.word	0xfdffe008

08009164 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8009164:	b490      	push	{r4, r7}
 8009166:	b082      	sub	sp, #8
 8009168:	af00      	add	r7, sp, #0
 800916a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800916c:	4b1b      	ldr	r3, [pc, #108]	; (80091dc <SDMMC_GetCmdResp2+0x78>)
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	4a1b      	ldr	r2, [pc, #108]	; (80091e0 <SDMMC_GetCmdResp2+0x7c>)
 8009172:	fba2 2303 	umull	r2, r3, r2, r3
 8009176:	0a5b      	lsrs	r3, r3, #9
 8009178:	f640 12c4 	movw	r2, #2500	; 0x9c4
 800917c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009180:	4623      	mov	r3, r4
 8009182:	1e5c      	subs	r4, r3, #1
 8009184:	2b00      	cmp	r3, #0
 8009186:	d102      	bne.n	800918e <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009188:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800918c:	e020      	b.n	80091d0 <SDMMC_GetCmdResp2+0x6c>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009192:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8009196:	2b00      	cmp	r3, #0
 8009198:	d0f2      	beq.n	8009180 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800919e:	f003 0304 	and.w	r3, r3, #4
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d004      	beq.n	80091b0 <SDMMC_GetCmdResp2+0x4c>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	2204      	movs	r2, #4
 80091aa:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80091ac:	2304      	movs	r3, #4
 80091ae:	e00f      	b.n	80091d0 <SDMMC_GetCmdResp2+0x6c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80091b4:	f003 0301 	and.w	r3, r3, #1
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d004      	beq.n	80091c6 <SDMMC_GetCmdResp2+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	2201      	movs	r2, #1
 80091c0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80091c2:	2301      	movs	r3, #1
 80091c4:	e004      	b.n	80091d0 <SDMMC_GetCmdResp2+0x6c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80091cc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80091ce:	2300      	movs	r3, #0
}
 80091d0:	4618      	mov	r0, r3
 80091d2:	3708      	adds	r7, #8
 80091d4:	46bd      	mov	sp, r7
 80091d6:	bc90      	pop	{r4, r7}
 80091d8:	4770      	bx	lr
 80091da:	bf00      	nop
 80091dc:	20000014 	.word	0x20000014
 80091e0:	10624dd3 	.word	0x10624dd3

080091e4 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 80091e4:	b490      	push	{r4, r7}
 80091e6:	b082      	sub	sp, #8
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80091ec:	4b15      	ldr	r3, [pc, #84]	; (8009244 <SDMMC_GetCmdResp3+0x60>)
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	4a15      	ldr	r2, [pc, #84]	; (8009248 <SDMMC_GetCmdResp3+0x64>)
 80091f2:	fba2 2303 	umull	r2, r3, r2, r3
 80091f6:	0a5b      	lsrs	r3, r3, #9
 80091f8:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80091fc:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009200:	4623      	mov	r3, r4
 8009202:	1e5c      	subs	r4, r3, #1
 8009204:	2b00      	cmp	r3, #0
 8009206:	d102      	bne.n	800920e <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009208:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800920c:	e015      	b.n	800923a <SDMMC_GetCmdResp3+0x56>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009212:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8009216:	2b00      	cmp	r3, #0
 8009218:	d0f2      	beq.n	8009200 <SDMMC_GetCmdResp3+0x1c>
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800921e:	f003 0304 	and.w	r3, r3, #4
 8009222:	2b00      	cmp	r3, #0
 8009224:	d004      	beq.n	8009230 <SDMMC_GetCmdResp3+0x4c>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	2204      	movs	r2, #4
 800922a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800922c:	2304      	movs	r3, #4
 800922e:	e004      	b.n	800923a <SDMMC_GetCmdResp3+0x56>
  }
  else
 
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8009236:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8009238:	2300      	movs	r3, #0
}
 800923a:	4618      	mov	r0, r3
 800923c:	3708      	adds	r7, #8
 800923e:	46bd      	mov	sp, r7
 8009240:	bc90      	pop	{r4, r7}
 8009242:	4770      	bx	lr
 8009244:	20000014 	.word	0x20000014
 8009248:	10624dd3 	.word	0x10624dd3

0800924c <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800924c:	b590      	push	{r4, r7, lr}
 800924e:	b087      	sub	sp, #28
 8009250:	af00      	add	r7, sp, #0
 8009252:	60f8      	str	r0, [r7, #12]
 8009254:	460b      	mov	r3, r1
 8009256:	607a      	str	r2, [r7, #4]
 8009258:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800925a:	4b31      	ldr	r3, [pc, #196]	; (8009320 <SDMMC_GetCmdResp6+0xd4>)
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	4a31      	ldr	r2, [pc, #196]	; (8009324 <SDMMC_GetCmdResp6+0xd8>)
 8009260:	fba2 2303 	umull	r2, r3, r2, r3
 8009264:	0a5b      	lsrs	r3, r3, #9
 8009266:	f640 12c4 	movw	r2, #2500	; 0x9c4
 800926a:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800926e:	4623      	mov	r3, r4
 8009270:	1e5c      	subs	r4, r3, #1
 8009272:	2b00      	cmp	r3, #0
 8009274:	d102      	bne.n	800927c <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009276:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800927a:	e04c      	b.n	8009316 <SDMMC_GetCmdResp6+0xca>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009280:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8009284:	2b00      	cmp	r3, #0
 8009286:	d0f2      	beq.n	800926e <SDMMC_GetCmdResp6+0x22>
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800928c:	f003 0304 	and.w	r3, r3, #4
 8009290:	2b00      	cmp	r3, #0
 8009292:	d004      	beq.n	800929e <SDMMC_GetCmdResp6+0x52>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	2204      	movs	r2, #4
 8009298:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800929a:	2304      	movs	r3, #4
 800929c:	e03b      	b.n	8009316 <SDMMC_GetCmdResp6+0xca>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80092a2:	f003 0301 	and.w	r3, r3, #1
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d004      	beq.n	80092b4 <SDMMC_GetCmdResp6+0x68>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	2201      	movs	r2, #1
 80092ae:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80092b0:	2301      	movs	r3, #1
 80092b2:	e030      	b.n	8009316 <SDMMC_GetCmdResp6+0xca>
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80092b4:	68f8      	ldr	r0, [r7, #12]
 80092b6:	f7ff fba0 	bl	80089fa <SDIO_GetCommandResponse>
 80092ba:	4603      	mov	r3, r0
 80092bc:	461a      	mov	r2, r3
 80092be:	7afb      	ldrb	r3, [r7, #11]
 80092c0:	4293      	cmp	r3, r2
 80092c2:	d001      	beq.n	80092c8 <SDMMC_GetCmdResp6+0x7c>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80092c4:	2301      	movs	r3, #1
 80092c6:	e026      	b.n	8009316 <SDMMC_GetCmdResp6+0xca>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80092ce:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 80092d0:	2100      	movs	r1, #0
 80092d2:	68f8      	ldr	r0, [r7, #12]
 80092d4:	f7ff fb9e 	bl	8008a14 <SDIO_GetResponse>
 80092d8:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 80092da:	697b      	ldr	r3, [r7, #20]
 80092dc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d106      	bne.n	80092f2 <SDMMC_GetCmdResp6+0xa6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 80092e4:	697b      	ldr	r3, [r7, #20]
 80092e6:	0c1b      	lsrs	r3, r3, #16
 80092e8:	b29a      	uxth	r2, r3
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 80092ee:	2300      	movs	r3, #0
 80092f0:	e011      	b.n	8009316 <SDMMC_GetCmdResp6+0xca>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80092f2:	697b      	ldr	r3, [r7, #20]
 80092f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d002      	beq.n	8009302 <SDMMC_GetCmdResp6+0xb6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80092fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009300:	e009      	b.n	8009316 <SDMMC_GetCmdResp6+0xca>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8009302:	697b      	ldr	r3, [r7, #20]
 8009304:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009308:	2b00      	cmp	r3, #0
 800930a:	d002      	beq.n	8009312 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800930c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009310:	e001      	b.n	8009316 <SDMMC_GetCmdResp6+0xca>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8009312:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8009316:	4618      	mov	r0, r3
 8009318:	371c      	adds	r7, #28
 800931a:	46bd      	mov	sp, r7
 800931c:	bd90      	pop	{r4, r7, pc}
 800931e:	bf00      	nop
 8009320:	20000014 	.word	0x20000014
 8009324:	10624dd3 	.word	0x10624dd3

08009328 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8009328:	b490      	push	{r4, r7}
 800932a:	b082      	sub	sp, #8
 800932c:	af00      	add	r7, sp, #0
 800932e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009330:	4b18      	ldr	r3, [pc, #96]	; (8009394 <SDMMC_GetCmdResp7+0x6c>)
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	4a18      	ldr	r2, [pc, #96]	; (8009398 <SDMMC_GetCmdResp7+0x70>)
 8009336:	fba2 2303 	umull	r2, r3, r2, r3
 800933a:	0a5b      	lsrs	r3, r3, #9
 800933c:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8009340:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009344:	4623      	mov	r3, r4
 8009346:	1e5c      	subs	r4, r3, #1
 8009348:	2b00      	cmp	r3, #0
 800934a:	d102      	bne.n	8009352 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800934c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009350:	e01a      	b.n	8009388 <SDMMC_GetCmdResp7+0x60>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009356:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800935a:	2b00      	cmp	r3, #0
 800935c:	d0f2      	beq.n	8009344 <SDMMC_GetCmdResp7+0x1c>

  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009362:	f003 0304 	and.w	r3, r3, #4
 8009366:	2b00      	cmp	r3, #0
 8009368:	d004      	beq.n	8009374 <SDMMC_GetCmdResp7+0x4c>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	2240      	movs	r2, #64	; 0x40
 800936e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009370:	2304      	movs	r3, #4
 8009372:	e009      	b.n	8009388 <SDMMC_GetCmdResp7+0x60>
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009378:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800937c:	2b00      	cmp	r3, #0
 800937e:	d002      	beq.n	8009386 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	2240      	movs	r2, #64	; 0x40
 8009384:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8009386:	2300      	movs	r3, #0
  
}
 8009388:	4618      	mov	r0, r3
 800938a:	3708      	adds	r7, #8
 800938c:	46bd      	mov	sp, r7
 800938e:	bc90      	pop	{r4, r7}
 8009390:	4770      	bx	lr
 8009392:	bf00      	nop
 8009394:	20000014 	.word	0x20000014
 8009398:	10624dd3 	.word	0x10624dd3

0800939c <_write>:
//
//	return _n;
//}

int _write(int file, char *data, int len)
{
 800939c:	b580      	push	{r7, lr}
 800939e:	b086      	sub	sp, #24
 80093a0:	af00      	add	r7, sp, #0
 80093a2:	60f8      	str	r0, [r7, #12]
 80093a4:	60b9      	str	r1, [r7, #8]
 80093a6:	607a      	str	r2, [r7, #4]
   if ((file != STDOUT_FILENO) && (file != STDERR_FILENO))
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	2b01      	cmp	r3, #1
 80093ac:	d00a      	beq.n	80093c4 <_write+0x28>
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	2b02      	cmp	r3, #2
 80093b2:	d007      	beq.n	80093c4 <_write+0x28>
   {
      errno = EBADF;
 80093b4:	f003 fe64 	bl	800d080 <__errno>
 80093b8:	4603      	mov	r3, r0
 80093ba:	2209      	movs	r2, #9
 80093bc:	601a      	str	r2, [r3, #0]
      return -1;
 80093be:	f04f 33ff 	mov.w	r3, #4294967295
 80093c2:	e010      	b.n	80093e6 <_write+0x4a>
   }

   // arbitrary timeout 1000
   HAL_StatusTypeDef status =
      HAL_UART_Transmit((UART_HandleTypeDef *)COMM, (uint8_t*)data, len, 1000);
 80093c4:	4b0a      	ldr	r3, [pc, #40]	; (80093f0 <_write+0x54>)
 80093c6:	6818      	ldr	r0, [r3, #0]
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	b29a      	uxth	r2, r3
 80093cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80093d0:	68b9      	ldr	r1, [r7, #8]
 80093d2:	f7fe fc26 	bl	8007c22 <HAL_UART_Transmit>
 80093d6:	4603      	mov	r3, r0
 80093d8:	75fb      	strb	r3, [r7, #23]

   // return # of bytes written - as best we can tell
   return (status == HAL_OK ? len : 0);
 80093da:	7dfb      	ldrb	r3, [r7, #23]
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d101      	bne.n	80093e4 <_write+0x48>
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	e000      	b.n	80093e6 <_write+0x4a>
 80093e4:	2300      	movs	r3, #0
}
 80093e6:	4618      	mov	r0, r3
 80093e8:	3718      	adds	r7, #24
 80093ea:	46bd      	mov	sp, r7
 80093ec:	bd80      	pop	{r7, pc}
 80093ee:	bf00      	nop
 80093f0:	20000004 	.word	0x20000004

080093f4 <SystemClock_Config>:
*/

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 80093f4:	b580      	push	{r7, lr}
 80093f6:	b0a0      	sub	sp, #128	; 0x80
 80093f8:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

    /**Configure the main internal regulator output voltage
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 80093fa:	2300      	movs	r3, #0
 80093fc:	60bb      	str	r3, [r7, #8]
 80093fe:	4b3b      	ldr	r3, [pc, #236]	; (80094ec <SystemClock_Config+0xf8>)
 8009400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009402:	4a3a      	ldr	r2, [pc, #232]	; (80094ec <SystemClock_Config+0xf8>)
 8009404:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009408:	6413      	str	r3, [r2, #64]	; 0x40
 800940a:	4b38      	ldr	r3, [pc, #224]	; (80094ec <SystemClock_Config+0xf8>)
 800940c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800940e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009412:	60bb      	str	r3, [r7, #8]
 8009414:	68bb      	ldr	r3, [r7, #8]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8009416:	2300      	movs	r3, #0
 8009418:	607b      	str	r3, [r7, #4]
 800941a:	4b35      	ldr	r3, [pc, #212]	; (80094f0 <SystemClock_Config+0xfc>)
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8009422:	4a33      	ldr	r2, [pc, #204]	; (80094f0 <SystemClock_Config+0xfc>)
 8009424:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009428:	6013      	str	r3, [r2, #0]
 800942a:	4b31      	ldr	r3, [pc, #196]	; (80094f0 <SystemClock_Config+0xfc>)
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8009432:	607b      	str	r3, [r7, #4]
 8009434:	687b      	ldr	r3, [r7, #4]

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8009436:	2305      	movs	r3, #5
 8009438:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800943a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800943e:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8009440:	2301      	movs	r3, #1
 8009442:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8009444:	2302      	movs	r3, #2
 8009446:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8009448:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800944c:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLM = 16;
 800944e:	2310      	movs	r3, #16
 8009450:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLN = 192;
 8009452:	23c0      	movs	r3, #192	; 0xc0
 8009454:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8009456:	2302      	movs	r3, #2
 8009458:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800945a:	2304      	movs	r3, #4
 800945c:	67fb      	str	r3, [r7, #124]	; 0x7c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800945e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8009462:	4618      	mov	r0, r3
 8009464:	f7fb fee4 	bl	8005230 <HAL_RCC_OscConfig>
 8009468:	4603      	mov	r3, r0
 800946a:	2b00      	cmp	r3, #0
 800946c:	d001      	beq.n	8009472 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 800946e:	f7fa fa7b 	bl	8003968 <Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8009472:	230f      	movs	r3, #15
 8009474:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8009476:	2302      	movs	r3, #2
 8009478:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800947a:	2300      	movs	r3, #0
 800947c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800947e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8009482:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8009484:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009488:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800948a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800948e:	2103      	movs	r1, #3
 8009490:	4618      	mov	r0, r3
 8009492:	f7fc f925 	bl	80056e0 <HAL_RCC_ClockConfig>
 8009496:	4603      	mov	r3, r0
 8009498:	2b00      	cmp	r3, #0
 800949a:	d001      	beq.n	80094a0 <SystemClock_Config+0xac>
  {
    Error_Handler();
 800949c:	f7fa fa64 	bl	8003968 <Error_Handler>
  }

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80094a0:	2320      	movs	r3, #32
 80094a2:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80094a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80094a8:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80094aa:	f107 030c 	add.w	r3, r7, #12
 80094ae:	4618      	mov	r0, r3
 80094b0:	f7fc fb2a 	bl	8005b08 <HAL_RCCEx_PeriphCLKConfig>
 80094b4:	4603      	mov	r3, r0
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d001      	beq.n	80094be <SystemClock_Config+0xca>
  {
    Error_Handler();
 80094ba:	f7fa fa55 	bl	8003968 <Error_Handler>
  }

    /**Configure the Systick interrupt time
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80094be:	f7fc faa1 	bl	8005a04 <HAL_RCC_GetHCLKFreq>
 80094c2:	4603      	mov	r3, r0
 80094c4:	4a0b      	ldr	r2, [pc, #44]	; (80094f4 <SystemClock_Config+0x100>)
 80094c6:	fba2 2303 	umull	r2, r3, r2, r3
 80094ca:	099b      	lsrs	r3, r3, #6
 80094cc:	4618      	mov	r0, r3
 80094ce:	f7fa fbf8 	bl	8003cc2 <HAL_SYSTICK_Config>

    /**Configure the Systick
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80094d2:	2004      	movs	r0, #4
 80094d4:	f7fa fc02 	bl	8003cdc <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 80094d8:	2200      	movs	r2, #0
 80094da:	210f      	movs	r1, #15
 80094dc:	f04f 30ff 	mov.w	r0, #4294967295
 80094e0:	f7fa fbc5 	bl	8003c6e <HAL_NVIC_SetPriority>
}
 80094e4:	bf00      	nop
 80094e6:	3780      	adds	r7, #128	; 0x80
 80094e8:	46bd      	mov	sp, r7
 80094ea:	bd80      	pop	{r7, pc}
 80094ec:	40023800 	.word	0x40023800
 80094f0:	40007000 	.word	0x40007000
 80094f4:	10624dd3 	.word	0x10624dd3

080094f8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80094f8:	b580      	push	{r7, lr}
 80094fa:	b08e      	sub	sp, #56	; 0x38
 80094fc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80094fe:	2300      	movs	r3, #0
 8009500:	623b      	str	r3, [r7, #32]
 8009502:	4bb2      	ldr	r3, [pc, #712]	; (80097cc <MX_GPIO_Init+0x2d4>)
 8009504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009506:	4ab1      	ldr	r2, [pc, #708]	; (80097cc <MX_GPIO_Init+0x2d4>)
 8009508:	f043 0310 	orr.w	r3, r3, #16
 800950c:	6313      	str	r3, [r2, #48]	; 0x30
 800950e:	4baf      	ldr	r3, [pc, #700]	; (80097cc <MX_GPIO_Init+0x2d4>)
 8009510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009512:	f003 0310 	and.w	r3, r3, #16
 8009516:	623b      	str	r3, [r7, #32]
 8009518:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800951a:	2300      	movs	r3, #0
 800951c:	61fb      	str	r3, [r7, #28]
 800951e:	4bab      	ldr	r3, [pc, #684]	; (80097cc <MX_GPIO_Init+0x2d4>)
 8009520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009522:	4aaa      	ldr	r2, [pc, #680]	; (80097cc <MX_GPIO_Init+0x2d4>)
 8009524:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009528:	6313      	str	r3, [r2, #48]	; 0x30
 800952a:	4ba8      	ldr	r3, [pc, #672]	; (80097cc <MX_GPIO_Init+0x2d4>)
 800952c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800952e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009532:	61fb      	str	r3, [r7, #28]
 8009534:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8009536:	2300      	movs	r3, #0
 8009538:	61bb      	str	r3, [r7, #24]
 800953a:	4ba4      	ldr	r3, [pc, #656]	; (80097cc <MX_GPIO_Init+0x2d4>)
 800953c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800953e:	4aa3      	ldr	r2, [pc, #652]	; (80097cc <MX_GPIO_Init+0x2d4>)
 8009540:	f043 0304 	orr.w	r3, r3, #4
 8009544:	6313      	str	r3, [r2, #48]	; 0x30
 8009546:	4ba1      	ldr	r3, [pc, #644]	; (80097cc <MX_GPIO_Init+0x2d4>)
 8009548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800954a:	f003 0304 	and.w	r3, r3, #4
 800954e:	61bb      	str	r3, [r7, #24]
 8009550:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8009552:	2300      	movs	r3, #0
 8009554:	617b      	str	r3, [r7, #20]
 8009556:	4b9d      	ldr	r3, [pc, #628]	; (80097cc <MX_GPIO_Init+0x2d4>)
 8009558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800955a:	4a9c      	ldr	r2, [pc, #624]	; (80097cc <MX_GPIO_Init+0x2d4>)
 800955c:	f043 0320 	orr.w	r3, r3, #32
 8009560:	6313      	str	r3, [r2, #48]	; 0x30
 8009562:	4b9a      	ldr	r3, [pc, #616]	; (80097cc <MX_GPIO_Init+0x2d4>)
 8009564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009566:	f003 0320 	and.w	r3, r3, #32
 800956a:	617b      	str	r3, [r7, #20]
 800956c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800956e:	2300      	movs	r3, #0
 8009570:	613b      	str	r3, [r7, #16]
 8009572:	4b96      	ldr	r3, [pc, #600]	; (80097cc <MX_GPIO_Init+0x2d4>)
 8009574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009576:	4a95      	ldr	r2, [pc, #596]	; (80097cc <MX_GPIO_Init+0x2d4>)
 8009578:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800957c:	6313      	str	r3, [r2, #48]	; 0x30
 800957e:	4b93      	ldr	r3, [pc, #588]	; (80097cc <MX_GPIO_Init+0x2d4>)
 8009580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009582:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009586:	613b      	str	r3, [r7, #16]
 8009588:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800958a:	2300      	movs	r3, #0
 800958c:	60fb      	str	r3, [r7, #12]
 800958e:	4b8f      	ldr	r3, [pc, #572]	; (80097cc <MX_GPIO_Init+0x2d4>)
 8009590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009592:	4a8e      	ldr	r2, [pc, #568]	; (80097cc <MX_GPIO_Init+0x2d4>)
 8009594:	f043 0301 	orr.w	r3, r3, #1
 8009598:	6313      	str	r3, [r2, #48]	; 0x30
 800959a:	4b8c      	ldr	r3, [pc, #560]	; (80097cc <MX_GPIO_Init+0x2d4>)
 800959c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800959e:	f003 0301 	and.w	r3, r3, #1
 80095a2:	60fb      	str	r3, [r7, #12]
 80095a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80095a6:	2300      	movs	r3, #0
 80095a8:	60bb      	str	r3, [r7, #8]
 80095aa:	4b88      	ldr	r3, [pc, #544]	; (80097cc <MX_GPIO_Init+0x2d4>)
 80095ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095ae:	4a87      	ldr	r2, [pc, #540]	; (80097cc <MX_GPIO_Init+0x2d4>)
 80095b0:	f043 0302 	orr.w	r3, r3, #2
 80095b4:	6313      	str	r3, [r2, #48]	; 0x30
 80095b6:	4b85      	ldr	r3, [pc, #532]	; (80097cc <MX_GPIO_Init+0x2d4>)
 80095b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095ba:	f003 0302 	and.w	r3, r3, #2
 80095be:	60bb      	str	r3, [r7, #8]
 80095c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80095c2:	2300      	movs	r3, #0
 80095c4:	607b      	str	r3, [r7, #4]
 80095c6:	4b81      	ldr	r3, [pc, #516]	; (80097cc <MX_GPIO_Init+0x2d4>)
 80095c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095ca:	4a80      	ldr	r2, [pc, #512]	; (80097cc <MX_GPIO_Init+0x2d4>)
 80095cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80095d0:	6313      	str	r3, [r2, #48]	; 0x30
 80095d2:	4b7e      	ldr	r3, [pc, #504]	; (80097cc <MX_GPIO_Init+0x2d4>)
 80095d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80095da:	607b      	str	r3, [r7, #4]
 80095dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80095de:	2300      	movs	r3, #0
 80095e0:	603b      	str	r3, [r7, #0]
 80095e2:	4b7a      	ldr	r3, [pc, #488]	; (80097cc <MX_GPIO_Init+0x2d4>)
 80095e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095e6:	4a79      	ldr	r2, [pc, #484]	; (80097cc <MX_GPIO_Init+0x2d4>)
 80095e8:	f043 0308 	orr.w	r3, r3, #8
 80095ec:	6313      	str	r3, [r2, #48]	; 0x30
 80095ee:	4b77      	ldr	r3, [pc, #476]	; (80097cc <MX_GPIO_Init+0x2d4>)
 80095f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095f2:	f003 0308 	and.w	r3, r3, #8
 80095f6:	603b      	str	r3, [r7, #0]
 80095f8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PAN4_VGY_GPIO_Port, PAN4_VGY_Pin, GPIO_PIN_RESET);
 80095fa:	2200      	movs	r2, #0
 80095fc:	2104      	movs	r1, #4
 80095fe:	4874      	ldr	r0, [pc, #464]	; (80097d0 <MX_GPIO_Init+0x2d8>)
 8009600:	f7fa fee4 	bl	80043cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PAN5_CS2_Pin|LED_G_Pin|LED_Y_Pin, GPIO_PIN_SET);
 8009604:	2201      	movs	r2, #1
 8009606:	f242 0130 	movw	r1, #8240	; 0x2030
 800960a:	4872      	ldr	r0, [pc, #456]	; (80097d4 <MX_GPIO_Init+0x2dc>)
 800960c:	f7fa fede 	bl	80043cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, PAN5_CS1_Pin|PAN6_CS2_Pin|PAN6_CS1_Pin|PAN1_CS2_Pin
 8009610:	2201      	movs	r2, #1
 8009612:	f640 61ff 	movw	r1, #3839	; 0xeff
 8009616:	4870      	ldr	r0, [pc, #448]	; (80097d8 <MX_GPIO_Init+0x2e0>)
 8009618:	f7fa fed8 	bl	80043cc <HAL_GPIO_WritePin>
                          |PAN1_CS1_Pin|PAN2_CS2_Pin|PAN2_CS1_Pin|PAN3_CS2_Pin
                          |PAN3_CS1_Pin|PAN4_CS2_Pin|PAN4_CS1_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SBAND_CS_GPIO_Port, SBAND_CS_Pin, GPIO_PIN_RESET);
 800961c:	2200      	movs	r2, #0
 800961e:	2140      	movs	r1, #64	; 0x40
 8009620:	486e      	ldr	r0, [pc, #440]	; (80097dc <MX_GPIO_Init+0x2e4>)
 8009622:	f7fa fed3 	bl	80043cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, PAN5_DIR1_Pin|PAN5_DIR2_Pin|PAN6_DIR1_Pin|PAN6_DIR2_Pin
 8009626:	2200      	movs	r2, #0
 8009628:	f24e 217c 	movw	r1, #57980	; 0xe27c
 800962c:	486c      	ldr	r0, [pc, #432]	; (80097e0 <MX_GPIO_Init+0x2e8>)
 800962e:	f7fa fecd 	bl	80043cc <HAL_GPIO_WritePin>
  // Turn-off the second MAG sensor due lack of I2C arbitration MAG1/MAG2
  HAL_GPIO_WritePin(GPIOH, MAG1_EN_Pin|MAG2_EN_Pin, GPIO_PIN_SET);
#endif

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8009632:	2201      	movs	r2, #1
 8009634:	2110      	movs	r1, #16
 8009636:	486b      	ldr	r0, [pc, #428]	; (80097e4 <MX_GPIO_Init+0x2ec>)
 8009638:	f7fa fec8 	bl	80043cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PAN5_VGY_Pin|PAN6_VGY_Pin|PAN1_VGY_Pin|PAN2_VGY_Pin
 800963c:	2200      	movs	r2, #0
 800963e:	21e6      	movs	r1, #230	; 0xe6
 8009640:	4869      	ldr	r0, [pc, #420]	; (80097e8 <MX_GPIO_Init+0x2f0>)
 8009642:	f7fa fec3 	bl	80043cc <HAL_GPIO_WritePin>
                          |PAN3_VGY_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, OBC_OUT5_Pin|PAN4_DIR1_Pin|FLASH_NCS_Pin|OBC_OUT3_Pin
 8009646:	2200      	movs	r2, #0
 8009648:	f44f 617c 	mov.w	r1, #4032	; 0xfc0
 800964c:	4867      	ldr	r0, [pc, #412]	; (80097ec <MX_GPIO_Init+0x2f4>)
 800964e:	f7fa febd 	bl	80043cc <HAL_GPIO_WritePin>
                          |OBC_OUT2_Pin|OBC_OUT1_Pin, GPIO_PIN_RESET);

  /* Camera power supply disable by default */
  HAL_GPIO_WritePin(GPIOG, OBC_OUT1_Pin, GPIO_PIN_RESET);
 8009652:	2200      	movs	r2, #0
 8009654:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009658:	4864      	ldr	r0, [pc, #400]	; (80097ec <MX_GPIO_Init+0x2f4>)
 800965a:	f7fa feb7 	bl	80043cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SD_EN_Pin|OBC_OUT4_Pin, GPIO_PIN_RESET);
 800965e:	2200      	movs	r2, #0
 8009660:	2148      	movs	r1, #72	; 0x48
 8009662:	4863      	ldr	r0, [pc, #396]	; (80097f0 <MX_GPIO_Init+0x2f8>)
 8009664:	f7fa feb2 	bl	80043cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PAN4_VGY_Pin */
  GPIO_InitStruct.Pin = PAN4_VGY_Pin;
 8009668:	2304      	movs	r3, #4
 800966a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800966c:	2311      	movs	r3, #17
 800966e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009670:	2300      	movs	r3, #0
 8009672:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009674:	2300      	movs	r3, #0
 8009676:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(PAN4_VGY_GPIO_Port, &GPIO_InitStruct);
 8009678:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800967c:	4619      	mov	r1, r3
 800967e:	4854      	ldr	r0, [pc, #336]	; (80097d0 <MX_GPIO_Init+0x2d8>)
 8009680:	f7fa fcf8 	bl	8004074 <HAL_GPIO_Init>

  /*Configure GPIO pin : M2_IRQ_Pin */
  GPIO_InitStruct.Pin = M2_IRQ_Pin;
 8009684:	2340      	movs	r3, #64	; 0x40
 8009686:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8009688:	4b5a      	ldr	r3, [pc, #360]	; (80097f4 <MX_GPIO_Init+0x2fc>)
 800968a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800968c:	2300      	movs	r3, #0
 800968e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(M2_IRQ_GPIO_Port, &GPIO_InitStruct);
 8009690:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009694:	4619      	mov	r1, r3
 8009696:	484e      	ldr	r0, [pc, #312]	; (80097d0 <MX_GPIO_Init+0x2d8>)
 8009698:	f7fa fcec 	bl	8004074 <HAL_GPIO_Init>

  /*Configure GPIO pin : M1_IRQ_Pin */
  GPIO_InitStruct.Pin = M1_IRQ_Pin;
 800969c:	f44f 7380 	mov.w	r3, #256	; 0x100
 80096a0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80096a2:	4b54      	ldr	r3, [pc, #336]	; (80097f4 <MX_GPIO_Init+0x2fc>)
 80096a4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80096a6:	2300      	movs	r3, #0
 80096a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(M1_IRQ_GPIO_Port, &GPIO_InitStruct);
 80096aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80096ae:	4619      	mov	r1, r3
 80096b0:	4849      	ldr	r0, [pc, #292]	; (80097d8 <MX_GPIO_Init+0x2e0>)
 80096b2:	f7fa fcdf 	bl	8004074 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAN5_CS2_Pin LED_G_Pin LED_Y_Pin */
  GPIO_InitStruct.Pin = PAN5_CS2_Pin|LED_G_Pin|LED_Y_Pin;
 80096b6:	f242 0330 	movw	r3, #8240	; 0x2030
 80096ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80096bc:	2301      	movs	r3, #1
 80096be:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80096c0:	2300      	movs	r3, #0
 80096c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80096c4:	2300      	movs	r3, #0
 80096c6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80096c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80096cc:	4619      	mov	r1, r3
 80096ce:	4841      	ldr	r0, [pc, #260]	; (80097d4 <MX_GPIO_Init+0x2dc>)
 80096d0:	f7fa fcd0 	bl	8004074 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAN5_CS1_Pin PAN6_CS2_Pin PAN6_CS1_Pin PAN1_CS2_Pin
                           PAN1_CS1_Pin PAN2_CS2_Pin PAN2_CS1_Pin PAN3_CS2_Pin
                           PAN3_CS1_Pin PAN4_CS2_Pin PAN4_CS1_Pin */
  GPIO_InitStruct.Pin = PAN5_CS1_Pin|PAN6_CS2_Pin|PAN6_CS1_Pin|PAN1_CS2_Pin
 80096d4:	f640 63ff 	movw	r3, #3839	; 0xeff
 80096d8:	627b      	str	r3, [r7, #36]	; 0x24
                          |PAN1_CS1_Pin|PAN2_CS2_Pin|PAN2_CS1_Pin|PAN3_CS2_Pin
                          |PAN3_CS1_Pin|PAN4_CS2_Pin|PAN4_CS1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80096da:	2301      	movs	r3, #1
 80096dc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80096de:	2300      	movs	r3, #0
 80096e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80096e2:	2300      	movs	r3, #0
 80096e4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80096e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80096ea:	4619      	mov	r1, r3
 80096ec:	483a      	ldr	r0, [pc, #232]	; (80097d8 <MX_GPIO_Init+0x2e0>)
 80096ee:	f7fa fcc1 	bl	8004074 <HAL_GPIO_Init>

  /*Configure GPIO pin : SBAND_CS_Pin */
  GPIO_InitStruct.Pin = SBAND_CS_Pin;
 80096f2:	2340      	movs	r3, #64	; 0x40
 80096f4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80096f6:	2301      	movs	r3, #1
 80096f8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80096fa:	2300      	movs	r3, #0
 80096fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80096fe:	2300      	movs	r3, #0
 8009700:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SBAND_CS_GPIO_Port, &GPIO_InitStruct);
 8009702:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009706:	4619      	mov	r1, r3
 8009708:	4834      	ldr	r0, [pc, #208]	; (80097dc <MX_GPIO_Init+0x2e4>)
 800970a:	f7fa fcb3 	bl	8004074 <HAL_GPIO_Init>

  /*Configure GPIO pin : SBAND_IRQ_Pin */
  GPIO_InitStruct.Pin = SBAND_IRQ_Pin;
 800970e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009712:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8009714:	4b37      	ldr	r3, [pc, #220]	; (80097f4 <MX_GPIO_Init+0x2fc>)
 8009716:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009718:	2300      	movs	r3, #0
 800971a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(SBAND_IRQ_GPIO_Port, &GPIO_InitStruct);
 800971c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009720:	4619      	mov	r1, r3
 8009722:	482e      	ldr	r0, [pc, #184]	; (80097dc <MX_GPIO_Init+0x2e4>)
 8009724:	f7fa fca6 	bl	8004074 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAN5_DIR1_Pin PAN5_DIR2_Pin PAN6_DIR1_Pin PAN6_DIR2_Pin
                           ACC1_EN_Pin ACC2_EN_Pin MAG1_EN_Pin MAG2_EN_Pin
                           PAN4_DIR2_Pin */
  GPIO_InitStruct.Pin = PAN5_DIR1_Pin|PAN5_DIR2_Pin|PAN6_DIR1_Pin|PAN6_DIR2_Pin
 8009728:	f24e 033c 	movw	r3, #57404	; 0xe03c
 800972c:	627b      	str	r3, [r7, #36]	; 0x24
                          |MAG1_EN_Pin|MAG2_EN_Pin
                          |PAN4_DIR2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800972e:	2301      	movs	r3, #1
 8009730:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009732:	2300      	movs	r3, #0
 8009734:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009736:	2300      	movs	r3, #0
 8009738:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800973a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800973e:	4619      	mov	r1, r3
 8009740:	4827      	ldr	r0, [pc, #156]	; (80097e0 <MX_GPIO_Init+0x2e8>)
 8009742:	f7fa fc97 	bl	8004074 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = ACC1_EN_Pin|ACC2_EN_Pin;
 8009746:	f44f 7310 	mov.w	r3, #576	; 0x240
 800974a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800974c:	2311      	movs	r3, #17
 800974e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009750:	2300      	movs	r3, #0
 8009752:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009754:	2300      	movs	r3, #0
 8009756:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8009758:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800975c:	4619      	mov	r1, r3
 800975e:	4820      	ldr	r0, [pc, #128]	; (80097e0 <MX_GPIO_Init+0x2e8>)
 8009760:	f7fa fc88 	bl	8004074 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8009764:	2310      	movs	r3, #16
 8009766:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009768:	2301      	movs	r3, #1
 800976a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800976c:	2300      	movs	r3, #0
 800976e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009770:	2300      	movs	r3, #0
 8009772:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8009774:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009778:	4619      	mov	r1, r3
 800977a:	481a      	ldr	r0, [pc, #104]	; (80097e4 <MX_GPIO_Init+0x2ec>)
 800977c:	f7fa fc7a 	bl	8004074 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAN5_VGY_Pin PAN6_VGY_Pin PAN1_VGY_Pin PAN2_VGY_Pin
                           PAN3_VGY_Pin */
  GPIO_InitStruct.Pin = PAN5_VGY_Pin|PAN6_VGY_Pin|PAN1_VGY_Pin|PAN2_VGY_Pin
 8009780:	23e6      	movs	r3, #230	; 0xe6
 8009782:	627b      	str	r3, [r7, #36]	; 0x24
                          |PAN3_VGY_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8009784:	2311      	movs	r3, #17
 8009786:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009788:	2300      	movs	r3, #0
 800978a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800978c:	2300      	movs	r3, #0
 800978e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009790:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009794:	4619      	mov	r1, r3
 8009796:	4814      	ldr	r0, [pc, #80]	; (80097e8 <MX_GPIO_Init+0x2f0>)
 8009798:	f7fa fc6c 	bl	8004074 <HAL_GPIO_Init>

  /*Configure GPIO pins : OBC_OUT5_Pin PAN4_DIR1_Pin FLASH_NCS_Pin OBC_OUT3_Pin
                           OBC_OUT2_Pin OBC_OUT1_Pin */
  GPIO_InitStruct.Pin = OBC_OUT5_Pin|PAN4_DIR1_Pin|FLASH_NCS_Pin|OBC_OUT3_Pin
 800979c:	f44f 637c 	mov.w	r3, #4032	; 0xfc0
 80097a0:	627b      	str	r3, [r7, #36]	; 0x24
                          |OBC_OUT2_Pin|OBC_OUT1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80097a2:	2301      	movs	r3, #1
 80097a4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80097a6:	2300      	movs	r3, #0
 80097a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80097aa:	2300      	movs	r3, #0
 80097ac:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80097ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80097b2:	4619      	mov	r1, r3
 80097b4:	480d      	ldr	r0, [pc, #52]	; (80097ec <MX_GPIO_Init+0x2f4>)
 80097b6:	f7fa fc5d 	bl	8004074 <HAL_GPIO_Init>

  /*Configure GPIO pins : SD_EN_Pin OBC_OUT4_Pin */
  GPIO_InitStruct.Pin = SD_EN_Pin|OBC_OUT4_Pin;
 80097ba:	2348      	movs	r3, #72	; 0x48
 80097bc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80097be:	2301      	movs	r3, #1
 80097c0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80097c2:	2300      	movs	r3, #0
 80097c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80097c6:	2300      	movs	r3, #0
 80097c8:	e016      	b.n	80097f8 <MX_GPIO_Init+0x300>
 80097ca:	bf00      	nop
 80097cc:	40023800 	.word	0x40023800
 80097d0:	40021000 	.word	0x40021000
 80097d4:	40020800 	.word	0x40020800
 80097d8:	40022000 	.word	0x40022000
 80097dc:	40021400 	.word	0x40021400
 80097e0:	40021c00 	.word	0x40021c00
 80097e4:	40020000 	.word	0x40020000
 80097e8:	40020400 	.word	0x40020400
 80097ec:	40021800 	.word	0x40021800
 80097f0:	40020c00 	.word	0x40020c00
 80097f4:	10110000 	.word	0x10110000
 80097f8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80097fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80097fe:	4619      	mov	r1, r3
 8009800:	4809      	ldr	r0, [pc, #36]	; (8009828 <MX_GPIO_Init+0x330>)
 8009802:	f7fa fc37 	bl	8004074 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_DET_Pin */
  GPIO_InitStruct.Pin = SD_DET_Pin;
 8009806:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800980a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800980c:	2300      	movs	r3, #0
 800980e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009810:	2300      	movs	r3, #0
 8009812:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(SD_DET_GPIO_Port, &GPIO_InitStruct);
 8009814:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009818:	4619      	mov	r1, r3
 800981a:	4804      	ldr	r0, [pc, #16]	; (800982c <MX_GPIO_Init+0x334>)
 800981c:	f7fa fc2a 	bl	8004074 <HAL_GPIO_Init>

}
 8009820:	bf00      	nop
 8009822:	3738      	adds	r7, #56	; 0x38
 8009824:	46bd      	mov	sp, r7
 8009826:	bd80      	pop	{r7, pc}
 8009828:	40020c00 	.word	0x40020c00
 800982c:	40021800 	.word	0x40021800

08009830 <MX_I2C1_Init>:

}

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8009830:	b580      	push	{r7, lr}
 8009832:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8009834:	4b12      	ldr	r3, [pc, #72]	; (8009880 <MX_I2C1_Init+0x50>)
 8009836:	4a13      	ldr	r2, [pc, #76]	; (8009884 <MX_I2C1_Init+0x54>)
 8009838:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800983a:	4b11      	ldr	r3, [pc, #68]	; (8009880 <MX_I2C1_Init+0x50>)
 800983c:	4a12      	ldr	r2, [pc, #72]	; (8009888 <MX_I2C1_Init+0x58>)
 800983e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8009840:	4b0f      	ldr	r3, [pc, #60]	; (8009880 <MX_I2C1_Init+0x50>)
 8009842:	2200      	movs	r2, #0
 8009844:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8009846:	4b0e      	ldr	r3, [pc, #56]	; (8009880 <MX_I2C1_Init+0x50>)
 8009848:	2200      	movs	r2, #0
 800984a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800984c:	4b0c      	ldr	r3, [pc, #48]	; (8009880 <MX_I2C1_Init+0x50>)
 800984e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009852:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8009854:	4b0a      	ldr	r3, [pc, #40]	; (8009880 <MX_I2C1_Init+0x50>)
 8009856:	2200      	movs	r2, #0
 8009858:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800985a:	4b09      	ldr	r3, [pc, #36]	; (8009880 <MX_I2C1_Init+0x50>)
 800985c:	2200      	movs	r2, #0
 800985e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8009860:	4b07      	ldr	r3, [pc, #28]	; (8009880 <MX_I2C1_Init+0x50>)
 8009862:	2200      	movs	r2, #0
 8009864:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8009866:	4b06      	ldr	r3, [pc, #24]	; (8009880 <MX_I2C1_Init+0x50>)
 8009868:	2200      	movs	r2, #0
 800986a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800986c:	4804      	ldr	r0, [pc, #16]	; (8009880 <MX_I2C1_Init+0x50>)
 800986e:	f7fa fdc7 	bl	8004400 <HAL_I2C_Init>
 8009872:	4603      	mov	r3, r0
 8009874:	2b00      	cmp	r3, #0
 8009876:	d001      	beq.n	800987c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8009878:	f7fa f876 	bl	8003968 <Error_Handler>
  }

}
 800987c:	bf00      	nop
 800987e:	bd80      	pop	{r7, pc}
 8009880:	200002a0 	.word	0x200002a0
 8009884:	40005400 	.word	0x40005400
 8009888:	00061a80 	.word	0x00061a80

0800988c <MX_SDIO_SD_Init>:

}

/* SDIO init function */
void MX_SDIO_SD_Init(void)
{
 800988c:	b480      	push	{r7}
 800988e:	af00      	add	r7, sp, #0

  hsd.Instance = SDIO;
 8009890:	4b0c      	ldr	r3, [pc, #48]	; (80098c4 <MX_SDIO_SD_Init+0x38>)
 8009892:	4a0d      	ldr	r2, [pc, #52]	; (80098c8 <MX_SDIO_SD_Init+0x3c>)
 8009894:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8009896:	4b0b      	ldr	r3, [pc, #44]	; (80098c4 <MX_SDIO_SD_Init+0x38>)
 8009898:	2200      	movs	r2, #0
 800989a:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 800989c:	4b09      	ldr	r3, [pc, #36]	; (80098c4 <MX_SDIO_SD_Init+0x38>)
 800989e:	2200      	movs	r2, #0
 80098a0:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80098a2:	4b08      	ldr	r3, [pc, #32]	; (80098c4 <MX_SDIO_SD_Init+0x38>)
 80098a4:	2200      	movs	r2, #0
 80098a6:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 80098a8:	4b06      	ldr	r3, [pc, #24]	; (80098c4 <MX_SDIO_SD_Init+0x38>)
 80098aa:	2200      	movs	r2, #0
 80098ac:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80098ae:	4b05      	ldr	r3, [pc, #20]	; (80098c4 <MX_SDIO_SD_Init+0x38>)
 80098b0:	2200      	movs	r2, #0
 80098b2:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = SDIO_TRANSFER_CLK_DIV;
 80098b4:	4b03      	ldr	r3, [pc, #12]	; (80098c4 <MX_SDIO_SD_Init+0x38>)
 80098b6:	2203      	movs	r2, #3
 80098b8:	619a      	str	r2, [r3, #24]

}
 80098ba:	bf00      	nop
 80098bc:	46bd      	mov	sp, r7
 80098be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c2:	4770      	bx	lr
 80098c4:	2000039c 	.word	0x2000039c
 80098c8:	40012c00 	.word	0x40012c00

080098cc <MX_UART4_Init>:

}

/* UART4 init function */
void MX_UART4_Init(void)
{
 80098cc:	b580      	push	{r7, lr}
 80098ce:	af00      	add	r7, sp, #0

  huart4.Instance = UART4;
 80098d0:	4b11      	ldr	r3, [pc, #68]	; (8009918 <MX_UART4_Init+0x4c>)
 80098d2:	4a12      	ldr	r2, [pc, #72]	; (800991c <MX_UART4_Init+0x50>)
 80098d4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80098d6:	4b10      	ldr	r3, [pc, #64]	; (8009918 <MX_UART4_Init+0x4c>)
 80098d8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80098dc:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80098de:	4b0e      	ldr	r3, [pc, #56]	; (8009918 <MX_UART4_Init+0x4c>)
 80098e0:	2200      	movs	r2, #0
 80098e2:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80098e4:	4b0c      	ldr	r3, [pc, #48]	; (8009918 <MX_UART4_Init+0x4c>)
 80098e6:	2200      	movs	r2, #0
 80098e8:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80098ea:	4b0b      	ldr	r3, [pc, #44]	; (8009918 <MX_UART4_Init+0x4c>)
 80098ec:	2200      	movs	r2, #0
 80098ee:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80098f0:	4b09      	ldr	r3, [pc, #36]	; (8009918 <MX_UART4_Init+0x4c>)
 80098f2:	220c      	movs	r2, #12
 80098f4:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80098f6:	4b08      	ldr	r3, [pc, #32]	; (8009918 <MX_UART4_Init+0x4c>)
 80098f8:	2200      	movs	r2, #0
 80098fa:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80098fc:	4b06      	ldr	r3, [pc, #24]	; (8009918 <MX_UART4_Init+0x4c>)
 80098fe:	2200      	movs	r2, #0
 8009900:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8009902:	4805      	ldr	r0, [pc, #20]	; (8009918 <MX_UART4_Init+0x4c>)
 8009904:	f7fe f940 	bl	8007b88 <HAL_UART_Init>
 8009908:	4603      	mov	r3, r0
 800990a:	2b00      	cmp	r3, #0
 800990c:	d001      	beq.n	8009912 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800990e:	f7fa f82b 	bl	8003968 <Error_Handler>
  }

}
 8009912:	bf00      	nop
 8009914:	bd80      	pop	{r7, pc}
 8009916:	bf00      	nop
 8009918:	2000067c 	.word	0x2000067c
 800991c:	40004c00 	.word	0x40004c00

08009920 <MX_USART1_UART_Init>:

/* USART1 init function */
void MX_USART1_UART_Init(void)
{
 8009920:	b580      	push	{r7, lr}
 8009922:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8009924:	4b11      	ldr	r3, [pc, #68]	; (800996c <MX_USART1_UART_Init+0x4c>)
 8009926:	4a12      	ldr	r2, [pc, #72]	; (8009970 <MX_USART1_UART_Init+0x50>)
 8009928:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800992a:	4b10      	ldr	r3, [pc, #64]	; (800996c <MX_USART1_UART_Init+0x4c>)
 800992c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8009930:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8009932:	4b0e      	ldr	r3, [pc, #56]	; (800996c <MX_USART1_UART_Init+0x4c>)
 8009934:	2200      	movs	r2, #0
 8009936:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8009938:	4b0c      	ldr	r3, [pc, #48]	; (800996c <MX_USART1_UART_Init+0x4c>)
 800993a:	2200      	movs	r2, #0
 800993c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800993e:	4b0b      	ldr	r3, [pc, #44]	; (800996c <MX_USART1_UART_Init+0x4c>)
 8009940:	2200      	movs	r2, #0
 8009942:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8009944:	4b09      	ldr	r3, [pc, #36]	; (800996c <MX_USART1_UART_Init+0x4c>)
 8009946:	220c      	movs	r2, #12
 8009948:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800994a:	4b08      	ldr	r3, [pc, #32]	; (800996c <MX_USART1_UART_Init+0x4c>)
 800994c:	2200      	movs	r2, #0
 800994e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8009950:	4b06      	ldr	r3, [pc, #24]	; (800996c <MX_USART1_UART_Init+0x4c>)
 8009952:	2200      	movs	r2, #0
 8009954:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8009956:	4805      	ldr	r0, [pc, #20]	; (800996c <MX_USART1_UART_Init+0x4c>)
 8009958:	f7fe f916 	bl	8007b88 <HAL_UART_Init>
 800995c:	4603      	mov	r3, r0
 800995e:	2b00      	cmp	r3, #0
 8009960:	d001      	beq.n	8009966 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8009962:	f7fa f801 	bl	8003968 <Error_Handler>
  }

}
 8009966:	bf00      	nop
 8009968:	bd80      	pop	{r7, pc}
 800996a:	bf00      	nop
 800996c:	200006bc 	.word	0x200006bc
 8009970:	40011000 	.word	0x40011000

08009974 <MX_USART6_UART_Init>:

/* USART6 init function */
void MX_USART6_UART_Init(void)
{
 8009974:	b580      	push	{r7, lr}
 8009976:	af00      	add	r7, sp, #0

  huart6.Instance = USART6;
 8009978:	4b15      	ldr	r3, [pc, #84]	; (80099d0 <MX_USART6_UART_Init+0x5c>)
 800997a:	4a16      	ldr	r2, [pc, #88]	; (80099d4 <MX_USART6_UART_Init+0x60>)
 800997c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800997e:	4b14      	ldr	r3, [pc, #80]	; (80099d0 <MX_USART6_UART_Init+0x5c>)
 8009980:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8009984:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8009986:	4b12      	ldr	r3, [pc, #72]	; (80099d0 <MX_USART6_UART_Init+0x5c>)
 8009988:	2200      	movs	r2, #0
 800998a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800998c:	4b10      	ldr	r3, [pc, #64]	; (80099d0 <MX_USART6_UART_Init+0x5c>)
 800998e:	2200      	movs	r2, #0
 8009990:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8009992:	4b0f      	ldr	r3, [pc, #60]	; (80099d0 <MX_USART6_UART_Init+0x5c>)
 8009994:	2200      	movs	r2, #0
 8009996:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8009998:	4b0d      	ldr	r3, [pc, #52]	; (80099d0 <MX_USART6_UART_Init+0x5c>)
 800999a:	220c      	movs	r2, #12
 800999c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800999e:	4b0c      	ldr	r3, [pc, #48]	; (80099d0 <MX_USART6_UART_Init+0x5c>)
 80099a0:	2200      	movs	r2, #0
 80099a2:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80099a4:	4b0a      	ldr	r3, [pc, #40]	; (80099d0 <MX_USART6_UART_Init+0x5c>)
 80099a6:	2200      	movs	r2, #0
 80099a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80099aa:	4809      	ldr	r0, [pc, #36]	; (80099d0 <MX_USART6_UART_Init+0x5c>)
 80099ac:	f7fe f8ec 	bl	8007b88 <HAL_UART_Init>
 80099b0:	4603      	mov	r3, r0
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d001      	beq.n	80099ba <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80099b6:	f7f9 ffd7 	bl	8003968 <Error_Handler>
  }
  //Enable interrupts
  HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80099ba:	2200      	movs	r2, #0
 80099bc:	2100      	movs	r1, #0
 80099be:	2047      	movs	r0, #71	; 0x47
 80099c0:	f7fa f955 	bl	8003c6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART6_IRQn);
 80099c4:	2047      	movs	r0, #71	; 0x47
 80099c6:	f7fa f96e 	bl	8003ca6 <HAL_NVIC_EnableIRQ>
}
 80099ca:	bf00      	nop
 80099cc:	bd80      	pop	{r7, pc}
 80099ce:	bf00      	nop
 80099d0:	200006fc 	.word	0x200006fc
 80099d4:	40011400 	.word	0x40011400

080099d8 <MX_WWDG_Init>:

}

/* WWDG init function */
void MX_WWDG_Init(void)
{
 80099d8:	b580      	push	{r7, lr}
 80099da:	af00      	add	r7, sp, #0

  hwwdg.Instance = WWDG;
 80099dc:	4b0d      	ldr	r3, [pc, #52]	; (8009a14 <MX_WWDG_Init+0x3c>)
 80099de:	4a0e      	ldr	r2, [pc, #56]	; (8009a18 <MX_WWDG_Init+0x40>)
 80099e0:	601a      	str	r2, [r3, #0]
  hwwdg.Init.Prescaler = WWDG_PRESCALER_8;
 80099e2:	4b0c      	ldr	r3, [pc, #48]	; (8009a14 <MX_WWDG_Init+0x3c>)
 80099e4:	f44f 72c0 	mov.w	r2, #384	; 0x180
 80099e8:	605a      	str	r2, [r3, #4]
  hwwdg.Init.Window = 64;
 80099ea:	4b0a      	ldr	r3, [pc, #40]	; (8009a14 <MX_WWDG_Init+0x3c>)
 80099ec:	2240      	movs	r2, #64	; 0x40
 80099ee:	609a      	str	r2, [r3, #8]
  hwwdg.Init.Counter = 64;
 80099f0:	4b08      	ldr	r3, [pc, #32]	; (8009a14 <MX_WWDG_Init+0x3c>)
 80099f2:	2240      	movs	r2, #64	; 0x40
 80099f4:	60da      	str	r2, [r3, #12]
  hwwdg.Init.EWIMode = WWDG_EWI_ENABLE;
 80099f6:	4b07      	ldr	r3, [pc, #28]	; (8009a14 <MX_WWDG_Init+0x3c>)
 80099f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80099fc:	611a      	str	r2, [r3, #16]
  if (HAL_WWDG_Init(&hwwdg) != HAL_OK)
 80099fe:	4805      	ldr	r0, [pc, #20]	; (8009a14 <MX_WWDG_Init+0x3c>)
 8009a00:	f7fe ff48 	bl	8008894 <HAL_WWDG_Init>
 8009a04:	4603      	mov	r3, r0
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d001      	beq.n	8009a0e <MX_WWDG_Init+0x36>
  {
    Error_Handler();
 8009a0a:	f7f9 ffad 	bl	8003968 <Error_Handler>
  }

}
 8009a0e:	bf00      	nop
 8009a10:	bd80      	pop	{r7, pc}
 8009a12:	bf00      	nop
 8009a14:	2000073c 	.word	0x2000073c
 8009a18:	40002c00 	.word	0x40002c00

08009a1c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
uint8_t BSP_SD_Init(void)
{
 8009a1c:	b580      	push	{r7, lr}
 8009a1e:	b082      	sub	sp, #8
 8009a20:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8009a22:	2300      	movs	r3, #0
 8009a24:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8009a26:	f000 f89d 	bl	8009b64 <BSP_SD_IsDetected>
 8009a2a:	4603      	mov	r3, r0
 8009a2c:	2b01      	cmp	r3, #1
 8009a2e:	d001      	beq.n	8009a34 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8009a30:	2301      	movs	r3, #1
 8009a32:	e012      	b.n	8009a5a <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8009a34:	480b      	ldr	r0, [pc, #44]	; (8009a64 <BSP_SD_Init+0x48>)
 8009a36:	f7fc fa85 	bl	8005f44 <HAL_SD_Init>
 8009a3a:	4603      	mov	r3, r0
 8009a3c:	71fb      	strb	r3, [r7, #7]
#ifdef BUS_4BITS
  /* Configure SD Bus width */
  if (sd_state == MSD_OK)
 8009a3e:	79fb      	ldrb	r3, [r7, #7]
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d109      	bne.n	8009a58 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8009a44:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009a48:	4806      	ldr	r0, [pc, #24]	; (8009a64 <BSP_SD_Init+0x48>)
 8009a4a:	f7fd f9fe 	bl	8006e4a <HAL_SD_ConfigWideBusOperation>
 8009a4e:	4603      	mov	r3, r0
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d001      	beq.n	8009a58 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8009a54:	2301      	movs	r3, #1
 8009a56:	71fb      	strb	r3, [r7, #7]
    }
  }
#endif
  return sd_state;
 8009a58:	79fb      	ldrb	r3, [r7, #7]
}
 8009a5a:	4618      	mov	r0, r3
 8009a5c:	3708      	adds	r7, #8
 8009a5e:	46bd      	mov	sp, r7
 8009a60:	bd80      	pop	{r7, pc}
 8009a62:	bf00      	nop
 8009a64:	2000039c 	.word	0x2000039c

08009a68 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read 
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8009a68:	b580      	push	{r7, lr}
 8009a6a:	b088      	sub	sp, #32
 8009a6c:	af02      	add	r7, sp, #8
 8009a6e:	60f8      	str	r0, [r7, #12]
 8009a70:	60b9      	str	r1, [r7, #8]
 8009a72:	607a      	str	r2, [r7, #4]
 8009a74:	603b      	str	r3, [r7, #0]
  uint8_t sd_state;

  __HAL_LOCK(&hsd);
 8009a76:	4b0d      	ldr	r3, [pc, #52]	; (8009aac <BSP_SD_ReadBlocks+0x44>)
 8009a78:	7f1b      	ldrb	r3, [r3, #28]
 8009a7a:	2b01      	cmp	r3, #1
 8009a7c:	d101      	bne.n	8009a82 <BSP_SD_ReadBlocks+0x1a>
 8009a7e:	2302      	movs	r3, #2
 8009a80:	e010      	b.n	8009aa4 <BSP_SD_ReadBlocks+0x3c>
 8009a82:	4b0a      	ldr	r3, [pc, #40]	; (8009aac <BSP_SD_ReadBlocks+0x44>)
 8009a84:	2201      	movs	r2, #1
 8009a86:	771a      	strb	r2, [r3, #28]
  sd_state = HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout);
 8009a88:	683b      	ldr	r3, [r7, #0]
 8009a8a:	9300      	str	r3, [sp, #0]
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	68ba      	ldr	r2, [r7, #8]
 8009a90:	68f9      	ldr	r1, [r7, #12]
 8009a92:	4806      	ldr	r0, [pc, #24]	; (8009aac <BSP_SD_ReadBlocks+0x44>)
 8009a94:	f7fc fade 	bl	8006054 <HAL_SD_ReadBlocks>
 8009a98:	4603      	mov	r3, r0
 8009a9a:	75fb      	strb	r3, [r7, #23]
  __HAL_UNLOCK(&hsd);
 8009a9c:	4b03      	ldr	r3, [pc, #12]	; (8009aac <BSP_SD_ReadBlocks+0x44>)
 8009a9e:	2200      	movs	r2, #0
 8009aa0:	771a      	strb	r2, [r3, #28]
  
  return sd_state;  
 8009aa2:	7dfb      	ldrb	r3, [r7, #23]
}
 8009aa4:	4618      	mov	r0, r3
 8009aa6:	3718      	adds	r7, #24
 8009aa8:	46bd      	mov	sp, r7
 8009aaa:	bd80      	pop	{r7, pc}
 8009aac:	2000039c 	.word	0x2000039c

08009ab0 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8009ab0:	b580      	push	{r7, lr}
 8009ab2:	b088      	sub	sp, #32
 8009ab4:	af02      	add	r7, sp, #8
 8009ab6:	60f8      	str	r0, [r7, #12]
 8009ab8:	60b9      	str	r1, [r7, #8]
 8009aba:	607a      	str	r2, [r7, #4]
 8009abc:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8009abe:	2300      	movs	r3, #0
 8009ac0:	75fb      	strb	r3, [r7, #23]

  __HAL_LOCK(&hsd);
 8009ac2:	4b0d      	ldr	r3, [pc, #52]	; (8009af8 <BSP_SD_WriteBlocks+0x48>)
 8009ac4:	7f1b      	ldrb	r3, [r3, #28]
 8009ac6:	2b01      	cmp	r3, #1
 8009ac8:	d101      	bne.n	8009ace <BSP_SD_WriteBlocks+0x1e>
 8009aca:	2302      	movs	r3, #2
 8009acc:	e010      	b.n	8009af0 <BSP_SD_WriteBlocks+0x40>
 8009ace:	4b0a      	ldr	r3, [pc, #40]	; (8009af8 <BSP_SD_WriteBlocks+0x48>)
 8009ad0:	2201      	movs	r2, #1
 8009ad2:	771a      	strb	r2, [r3, #28]
  sd_state = HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout);
 8009ad4:	683b      	ldr	r3, [r7, #0]
 8009ad6:	9300      	str	r3, [sp, #0]
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	68ba      	ldr	r2, [r7, #8]
 8009adc:	68f9      	ldr	r1, [r7, #12]
 8009ade:	4806      	ldr	r0, [pc, #24]	; (8009af8 <BSP_SD_WriteBlocks+0x48>)
 8009ae0:	f7fc fc4f 	bl	8006382 <HAL_SD_WriteBlocks>
 8009ae4:	4603      	mov	r3, r0
 8009ae6:	75fb      	strb	r3, [r7, #23]
  __HAL_UNLOCK(&hsd);
 8009ae8:	4b03      	ldr	r3, [pc, #12]	; (8009af8 <BSP_SD_WriteBlocks+0x48>)
 8009aea:	2200      	movs	r2, #0
 8009aec:	771a      	strb	r2, [r3, #28]

  return sd_state;  
 8009aee:	7dfb      	ldrb	r3, [r7, #23]
}
 8009af0:	4618      	mov	r0, r3
 8009af2:	3718      	adds	r7, #24
 8009af4:	46bd      	mov	sp, r7
 8009af6:	bd80      	pop	{r7, pc}
 8009af8:	2000039c 	.word	0x2000039c

08009afc <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
uint8_t BSP_SD_GetCardState(void)
{
 8009afc:	b580      	push	{r7, lr}
 8009afe:	b082      	sub	sp, #8
 8009b00:	af00      	add	r7, sp, #0
  uint8_t sd_state;  

  __HAL_LOCK(&hsd);
 8009b02:	4b0e      	ldr	r3, [pc, #56]	; (8009b3c <BSP_SD_GetCardState+0x40>)
 8009b04:	7f1b      	ldrb	r3, [r3, #28]
 8009b06:	2b01      	cmp	r3, #1
 8009b08:	d101      	bne.n	8009b0e <BSP_SD_GetCardState+0x12>
 8009b0a:	2302      	movs	r3, #2
 8009b0c:	e011      	b.n	8009b32 <BSP_SD_GetCardState+0x36>
 8009b0e:	4b0b      	ldr	r3, [pc, #44]	; (8009b3c <BSP_SD_GetCardState+0x40>)
 8009b10:	2201      	movs	r2, #1
 8009b12:	771a      	strb	r2, [r3, #28]
  if (HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER)
 8009b14:	4809      	ldr	r0, [pc, #36]	; (8009b3c <BSP_SD_GetCardState+0x40>)
 8009b16:	f7fd fa14 	bl	8006f42 <HAL_SD_GetCardState>
 8009b1a:	4603      	mov	r3, r0
 8009b1c:	2b04      	cmp	r3, #4
 8009b1e:	d102      	bne.n	8009b26 <BSP_SD_GetCardState+0x2a>
    sd_state = HAL_OK;
 8009b20:	2300      	movs	r3, #0
 8009b22:	71fb      	strb	r3, [r7, #7]
 8009b24:	e001      	b.n	8009b2a <BSP_SD_GetCardState+0x2e>
  else
    sd_state = HAL_ERROR;
 8009b26:	2301      	movs	r3, #1
 8009b28:	71fb      	strb	r3, [r7, #7]
  __HAL_UNLOCK(&hsd);
 8009b2a:	4b04      	ldr	r3, [pc, #16]	; (8009b3c <BSP_SD_GetCardState+0x40>)
 8009b2c:	2200      	movs	r2, #0
 8009b2e:	771a      	strb	r2, [r3, #28]
  
  return sd_state;
 8009b30:	79fb      	ldrb	r3, [r7, #7]
}
 8009b32:	4618      	mov	r0, r3
 8009b34:	3708      	adds	r7, #8
 8009b36:	46bd      	mov	sp, r7
 8009b38:	bd80      	pop	{r7, pc}
 8009b3a:	bf00      	nop
 8009b3c:	2000039c 	.word	0x2000039c

08009b40 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None 
  */
void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8009b40:	b580      	push	{r7, lr}
 8009b42:	b082      	sub	sp, #8
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8009b48:	b672      	cpsid	i
}
 8009b4a:	bf00      	nop
  /* Get SD card Information */
    __disable_irq();
    HAL_SD_GetCardInfo(&hsd, CardInfo);
 8009b4c:	6879      	ldr	r1, [r7, #4]
 8009b4e:	4804      	ldr	r0, [pc, #16]	; (8009b60 <BSP_SD_GetCardInfo+0x20>)
 8009b50:	f7fd f94f 	bl	8006df2 <HAL_SD_GetCardInfo>
  __ASM volatile ("cpsie i" : : : "memory");
 8009b54:	b662      	cpsie	i
}
 8009b56:	bf00      	nop
    __enable_irq();
}
 8009b58:	bf00      	nop
 8009b5a:	3708      	adds	r7, #8
 8009b5c:	46bd      	mov	sp, r7
 8009b5e:	bd80      	pop	{r7, pc}
 8009b60:	2000039c 	.word	0x2000039c

08009b64 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
uint8_t BSP_SD_IsDetected(void)
{
 8009b64:	b480      	push	{r7}
 8009b66:	b083      	sub	sp, #12
 8009b68:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8009b6a:	2301      	movs	r3, #1
 8009b6c:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */    	

  return status;
 8009b6e:	79fb      	ldrb	r3, [r7, #7]
 8009b70:	b2db      	uxtb	r3, r3
}
 8009b72:	4618      	mov	r0, r3
 8009b74:	370c      	adds	r7, #12
 8009b76:	46bd      	mov	sp, r7
 8009b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b7c:	4770      	bx	lr
	...

08009b80 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 8009b80:	b580      	push	{r7, lr}
 8009b82:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver((Diskio_drvTypeDef*)&SD_Driver, SD_Path);
 8009b84:	4904      	ldr	r1, [pc, #16]	; (8009b98 <MX_FATFS_Init+0x18>)
 8009b86:	4805      	ldr	r0, [pc, #20]	; (8009b9c <MX_FATFS_Init+0x1c>)
 8009b88:	f000 fc3c 	bl	800a404 <FATFS_LinkDriver>
 8009b8c:	4603      	mov	r3, r0
 8009b8e:	461a      	mov	r2, r3
 8009b90:	4b03      	ldr	r3, [pc, #12]	; (8009ba0 <MX_FATFS_Init+0x20>)
 8009b92:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 8009b94:	bf00      	nop
 8009b96:	bd80      	pop	{r7, pc}
 8009b98:	200007dc 	.word	0x200007dc
 8009b9c:	080103ac 	.word	0x080103ac
 8009ba0:	200007d8 	.word	0x200007d8

08009ba4 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used 
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8009ba4:	b580      	push	{r7, lr}
 8009ba6:	b082      	sub	sp, #8
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	4603      	mov	r3, r0
 8009bac:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8009bae:	4b0b      	ldr	r3, [pc, #44]	; (8009bdc <SD_initialize+0x38>)
 8009bb0:	2201      	movs	r2, #1
 8009bb2:	701a      	strb	r2, [r3, #0]
  
  /* Configure the uSD device */
  if(BSP_SD_Init() == MSD_OK)
 8009bb4:	f7ff ff32 	bl	8009a1c <BSP_SD_Init>
 8009bb8:	4603      	mov	r3, r0
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d107      	bne.n	8009bce <SD_initialize+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8009bbe:	4b07      	ldr	r3, [pc, #28]	; (8009bdc <SD_initialize+0x38>)
 8009bc0:	781b      	ldrb	r3, [r3, #0]
 8009bc2:	b2db      	uxtb	r3, r3
 8009bc4:	f023 0301 	bic.w	r3, r3, #1
 8009bc8:	b2da      	uxtb	r2, r3
 8009bca:	4b04      	ldr	r3, [pc, #16]	; (8009bdc <SD_initialize+0x38>)
 8009bcc:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8009bce:	4b03      	ldr	r3, [pc, #12]	; (8009bdc <SD_initialize+0x38>)
 8009bd0:	781b      	ldrb	r3, [r3, #0]
 8009bd2:	b2db      	uxtb	r3, r3
}
 8009bd4:	4618      	mov	r0, r3
 8009bd6:	3708      	adds	r7, #8
 8009bd8:	46bd      	mov	sp, r7
 8009bda:	bd80      	pop	{r7, pc}
 8009bdc:	20000010 	.word	0x20000010

08009be0 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8009be0:	b580      	push	{r7, lr}
 8009be2:	b082      	sub	sp, #8
 8009be4:	af00      	add	r7, sp, #0
 8009be6:	4603      	mov	r3, r0
 8009be8:	71fb      	strb	r3, [r7, #7]
  
  if(BSP_SD_GetCardState() != SD_TRANSFER_BUSY)
 8009bea:	f7ff ff87 	bl	8009afc <BSP_SD_GetCardState>
 8009bee:	4603      	mov	r3, r0
 8009bf0:	2b01      	cmp	r3, #1
 8009bf2:	d008      	beq.n	8009c06 <SD_status+0x26>
    Stat &= ~STA_BUSY;
 8009bf4:	4b0b      	ldr	r3, [pc, #44]	; (8009c24 <SD_status+0x44>)
 8009bf6:	781b      	ldrb	r3, [r3, #0]
 8009bf8:	b2db      	uxtb	r3, r3
 8009bfa:	f023 0308 	bic.w	r3, r3, #8
 8009bfe:	b2da      	uxtb	r2, r3
 8009c00:	4b08      	ldr	r3, [pc, #32]	; (8009c24 <SD_status+0x44>)
 8009c02:	701a      	strb	r2, [r3, #0]
 8009c04:	e007      	b.n	8009c16 <SD_status+0x36>
  else
    Stat |= STA_BUSY;
 8009c06:	4b07      	ldr	r3, [pc, #28]	; (8009c24 <SD_status+0x44>)
 8009c08:	781b      	ldrb	r3, [r3, #0]
 8009c0a:	b2db      	uxtb	r3, r3
 8009c0c:	f043 0308 	orr.w	r3, r3, #8
 8009c10:	b2da      	uxtb	r2, r3
 8009c12:	4b04      	ldr	r3, [pc, #16]	; (8009c24 <SD_status+0x44>)
 8009c14:	701a      	strb	r2, [r3, #0]
  
  return Stat;
 8009c16:	4b03      	ldr	r3, [pc, #12]	; (8009c24 <SD_status+0x44>)
 8009c18:	781b      	ldrb	r3, [r3, #0]
 8009c1a:	b2db      	uxtb	r3, r3
}
 8009c1c:	4618      	mov	r0, r3
 8009c1e:	3708      	adds	r7, #8
 8009c20:	46bd      	mov	sp, r7
 8009c22:	bd80      	pop	{r7, pc}
 8009c24:	20000010 	.word	0x20000010

08009c28 <SD_read>:
  */
    
#define MMC_RDWR_TRIES       20
#define MMC_STATUS_TRIES     500
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8009c28:	b580      	push	{r7, lr}
 8009c2a:	b086      	sub	sp, #24
 8009c2c:	af00      	add	r7, sp, #0
 8009c2e:	60b9      	str	r1, [r7, #8]
 8009c30:	607a      	str	r2, [r7, #4]
 8009c32:	603b      	str	r3, [r7, #0]
 8009c34:	4603      	mov	r3, r0
 8009c36:	73fb      	strb	r3, [r7, #15]
  uint32_t timeout = MMC_RDWR_TRIES;
 8009c38:	2314      	movs	r3, #20
 8009c3a:	617b      	str	r3, [r7, #20]

  while (BSP_SD_ReadBlocks((uint32_t*)buff, (uint32_t) (sector), count, SD_DATATIMEOUT) != HAL_OK)
 8009c3c:	e009      	b.n	8009c52 <SD_read+0x2a>
  {
    if (timeout-- == 0)
 8009c3e:	697b      	ldr	r3, [r7, #20]
 8009c40:	1e5a      	subs	r2, r3, #1
 8009c42:	617a      	str	r2, [r7, #20]
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d101      	bne.n	8009c4c <SD_read+0x24>
    {
      return RES_ERROR;
 8009c48:	2301      	movs	r3, #1
 8009c4a:	e020      	b.n	8009c8e <SD_read+0x66>
    }
    osDelay(1);
 8009c4c:	2001      	movs	r0, #1
 8009c4e:	f000 fc50 	bl	800a4f2 <osDelay>
  while (BSP_SD_ReadBlocks((uint32_t*)buff, (uint32_t) (sector), count, SD_DATATIMEOUT) != HAL_OK)
 8009c52:	f241 3388 	movw	r3, #5000	; 0x1388
 8009c56:	683a      	ldr	r2, [r7, #0]
 8009c58:	6879      	ldr	r1, [r7, #4]
 8009c5a:	68b8      	ldr	r0, [r7, #8]
 8009c5c:	f7ff ff04 	bl	8009a68 <BSP_SD_ReadBlocks>
 8009c60:	4603      	mov	r3, r0
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d1eb      	bne.n	8009c3e <SD_read+0x16>
  }
  timeout = MMC_STATUS_TRIES;
 8009c66:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8009c6a:	617b      	str	r3, [r7, #20]
  while (BSP_SD_GetCardState() != HAL_OK)
 8009c6c:	e009      	b.n	8009c82 <SD_read+0x5a>
  {
    if (timeout-- == 0)
 8009c6e:	697b      	ldr	r3, [r7, #20]
 8009c70:	1e5a      	subs	r2, r3, #1
 8009c72:	617a      	str	r2, [r7, #20]
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d101      	bne.n	8009c7c <SD_read+0x54>
    {
      return RES_ERROR;
 8009c78:	2301      	movs	r3, #1
 8009c7a:	e008      	b.n	8009c8e <SD_read+0x66>
    }
    osDelay(1);
 8009c7c:	2001      	movs	r0, #1
 8009c7e:	f000 fc38 	bl	800a4f2 <osDelay>
  while (BSP_SD_GetCardState() != HAL_OK)
 8009c82:	f7ff ff3b 	bl	8009afc <BSP_SD_GetCardState>
 8009c86:	4603      	mov	r3, r0
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d1f0      	bne.n	8009c6e <SD_read+0x46>
  }
  return RES_OK;
 8009c8c:	2300      	movs	r3, #0
}
 8009c8e:	4618      	mov	r0, r3
 8009c90:	3718      	adds	r7, #24
 8009c92:	46bd      	mov	sp, r7
 8009c94:	bd80      	pop	{r7, pc}

08009c96 <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8009c96:	b580      	push	{r7, lr}
 8009c98:	b086      	sub	sp, #24
 8009c9a:	af00      	add	r7, sp, #0
 8009c9c:	60b9      	str	r1, [r7, #8]
 8009c9e:	607a      	str	r2, [r7, #4]
 8009ca0:	603b      	str	r3, [r7, #0]
 8009ca2:	4603      	mov	r3, r0
 8009ca4:	73fb      	strb	r3, [r7, #15]
  uint32_t timeout = MMC_RDWR_TRIES;
 8009ca6:	2314      	movs	r3, #20
 8009ca8:	617b      	str	r3, [r7, #20]

  while (BSP_SD_WriteBlocks((uint32_t*)buff, (uint32_t)(sector), count, SD_DATATIMEOUT) != HAL_OK)
 8009caa:	e009      	b.n	8009cc0 <SD_write+0x2a>
  {
    if (timeout-- == 0)
 8009cac:	697b      	ldr	r3, [r7, #20]
 8009cae:	1e5a      	subs	r2, r3, #1
 8009cb0:	617a      	str	r2, [r7, #20]
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d101      	bne.n	8009cba <SD_write+0x24>
    {
      return RES_ERROR;
 8009cb6:	2301      	movs	r3, #1
 8009cb8:	e020      	b.n	8009cfc <SD_write+0x66>
    }
    osDelay(1);
 8009cba:	2001      	movs	r0, #1
 8009cbc:	f000 fc19 	bl	800a4f2 <osDelay>
  while (BSP_SD_WriteBlocks((uint32_t*)buff, (uint32_t)(sector), count, SD_DATATIMEOUT) != HAL_OK)
 8009cc0:	f241 3388 	movw	r3, #5000	; 0x1388
 8009cc4:	683a      	ldr	r2, [r7, #0]
 8009cc6:	6879      	ldr	r1, [r7, #4]
 8009cc8:	68b8      	ldr	r0, [r7, #8]
 8009cca:	f7ff fef1 	bl	8009ab0 <BSP_SD_WriteBlocks>
 8009cce:	4603      	mov	r3, r0
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d1eb      	bne.n	8009cac <SD_write+0x16>
  }
  timeout = MMC_STATUS_TRIES;
 8009cd4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8009cd8:	617b      	str	r3, [r7, #20]
  while(BSP_SD_GetCardState() != HAL_OK)
 8009cda:	e009      	b.n	8009cf0 <SD_write+0x5a>
  {
    if (timeout-- == 0)
 8009cdc:	697b      	ldr	r3, [r7, #20]
 8009cde:	1e5a      	subs	r2, r3, #1
 8009ce0:	617a      	str	r2, [r7, #20]
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d101      	bne.n	8009cea <SD_write+0x54>
    {
      return RES_ERROR;
 8009ce6:	2301      	movs	r3, #1
 8009ce8:	e008      	b.n	8009cfc <SD_write+0x66>
    }
    osDelay(1);
 8009cea:	2001      	movs	r0, #1
 8009cec:	f000 fc01 	bl	800a4f2 <osDelay>
  while(BSP_SD_GetCardState() != HAL_OK)
 8009cf0:	f7ff ff04 	bl	8009afc <BSP_SD_GetCardState>
 8009cf4:	4603      	mov	r3, r0
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d1f0      	bne.n	8009cdc <SD_write+0x46>
  }    
  return RES_OK;
 8009cfa:	2300      	movs	r3, #0
}
 8009cfc:	4618      	mov	r0, r3
 8009cfe:	3718      	adds	r7, #24
 8009d00:	46bd      	mov	sp, r7
 8009d02:	bd80      	pop	{r7, pc}

08009d04 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8009d04:	b580      	push	{r7, lr}
 8009d06:	b08c      	sub	sp, #48	; 0x30
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	4603      	mov	r3, r0
 8009d0c:	603a      	str	r2, [r7, #0]
 8009d0e:	71fb      	strb	r3, [r7, #7]
 8009d10:	460b      	mov	r3, r1
 8009d12:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8009d14:	2301      	movs	r3, #1
 8009d16:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;
  
  if (Stat & STA_NOINIT) 
 8009d1a:	4b24      	ldr	r3, [pc, #144]	; (8009dac <SD_ioctl+0xa8>)
 8009d1c:	781b      	ldrb	r3, [r3, #0]
 8009d1e:	b2db      	uxtb	r3, r3
 8009d20:	f003 0301 	and.w	r3, r3, #1
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d001      	beq.n	8009d2c <SD_ioctl+0x28>
    return RES_NOTRDY;
 8009d28:	2303      	movs	r3, #3
 8009d2a:	e03b      	b.n	8009da4 <SD_ioctl+0xa0>
  
  switch (cmd)
 8009d2c:	79bb      	ldrb	r3, [r7, #6]
 8009d2e:	2b03      	cmp	r3, #3
 8009d30:	d833      	bhi.n	8009d9a <SD_ioctl+0x96>
 8009d32:	a201      	add	r2, pc, #4	; (adr r2, 8009d38 <SD_ioctl+0x34>)
 8009d34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d38:	08009d49 	.word	0x08009d49
 8009d3c:	08009d51 	.word	0x08009d51
 8009d40:	08009d69 	.word	0x08009d69
 8009d44:	08009d83 	.word	0x08009d83
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8009d48:	2300      	movs	r3, #0
 8009d4a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8009d4e:	e027      	b.n	8009da0 <SD_ioctl+0x9c>
  
  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8009d50:	f107 030c 	add.w	r3, r7, #12
 8009d54:	4618      	mov	r0, r3
 8009d56:	f7ff fef3 	bl	8009b40 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8009d5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d5c:	683b      	ldr	r3, [r7, #0]
 8009d5e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8009d60:	2300      	movs	r3, #0
 8009d62:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8009d66:	e01b      	b.n	8009da0 <SD_ioctl+0x9c>
  
  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8009d68:	f107 030c 	add.w	r3, r7, #12
 8009d6c:	4618      	mov	r0, r3
 8009d6e:	f7ff fee7 	bl	8009b40 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8009d72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d74:	b29a      	uxth	r2, r3
 8009d76:	683b      	ldr	r3, [r7, #0]
 8009d78:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8009d7a:	2300      	movs	r3, #0
 8009d7c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8009d80:	e00e      	b.n	8009da0 <SD_ioctl+0x9c>
  
  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8009d82:	f107 030c 	add.w	r3, r7, #12
 8009d86:	4618      	mov	r0, r3
 8009d88:	f7ff feda 	bl	8009b40 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize;
 8009d8c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009d8e:	683b      	ldr	r3, [r7, #0]
 8009d90:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8009d92:	2300      	movs	r3, #0
 8009d94:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8009d98:	e002      	b.n	8009da0 <SD_ioctl+0x9c>
  
  default:
    res = RES_PARERR;
 8009d9a:	2304      	movs	r3, #4
 8009d9c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }
  
  return res;
 8009da0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8009da4:	4618      	mov	r0, r3
 8009da6:	3730      	adds	r7, #48	; 0x30
 8009da8:	46bd      	mov	sp, r7
 8009daa:	bd80      	pop	{r7, pc}
 8009dac:	20000010 	.word	0x20000010

08009db0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8009db0:	b580      	push	{r7, lr}
 8009db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8009db4:	2003      	movs	r0, #3
 8009db6:	f7f9 ff4f 	bl	8003c58 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8009dba:	2200      	movs	r2, #0
 8009dbc:	2100      	movs	r1, #0
 8009dbe:	f06f 000b 	mvn.w	r0, #11
 8009dc2:	f7f9 ff54 	bl	8003c6e <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8009dc6:	2200      	movs	r2, #0
 8009dc8:	2100      	movs	r1, #0
 8009dca:	f06f 000a 	mvn.w	r0, #10
 8009dce:	f7f9 ff4e 	bl	8003c6e <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8009dd2:	2200      	movs	r2, #0
 8009dd4:	2100      	movs	r1, #0
 8009dd6:	f06f 0009 	mvn.w	r0, #9
 8009dda:	f7f9 ff48 	bl	8003c6e <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8009dde:	2200      	movs	r2, #0
 8009de0:	2100      	movs	r1, #0
 8009de2:	f06f 0004 	mvn.w	r0, #4
 8009de6:	f7f9 ff42 	bl	8003c6e <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8009dea:	2200      	movs	r2, #0
 8009dec:	2100      	movs	r1, #0
 8009dee:	f06f 0003 	mvn.w	r0, #3
 8009df2:	f7f9 ff3c 	bl	8003c6e <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8009df6:	2200      	movs	r2, #0
 8009df8:	210f      	movs	r1, #15
 8009dfa:	f06f 0001 	mvn.w	r0, #1
 8009dfe:	f7f9 ff36 	bl	8003c6e <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8009e02:	2200      	movs	r2, #0
 8009e04:	210f      	movs	r1, #15
 8009e06:	f04f 30ff 	mov.w	r0, #4294967295
 8009e0a:	f7f9 ff30 	bl	8003c6e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8009e0e:	bf00      	nop
 8009e10:	bd80      	pop	{r7, pc}
	...

08009e14 <HAL_I2C_MspInit>:
  /* USER CODE END CAN1_MspDeInit 1 */

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8009e14:	b580      	push	{r7, lr}
 8009e16:	b08a      	sub	sp, #40	; 0x28
 8009e18:	af00      	add	r7, sp, #0
 8009e1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	4a37      	ldr	r2, [pc, #220]	; (8009f00 <HAL_I2C_MspInit+0xec>)
 8009e22:	4293      	cmp	r3, r2
 8009e24:	d11f      	bne.n	8009e66 <HAL_I2C_MspInit+0x52>
  
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = SYS_SCL_Pin|SYS_SDA_Pin;
 8009e26:	f44f 7340 	mov.w	r3, #768	; 0x300
 8009e2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8009e2c:	2312      	movs	r3, #18
 8009e2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009e30:	2301      	movs	r3, #1
 8009e32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009e34:	2303      	movs	r3, #3
 8009e36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8009e38:	2304      	movs	r3, #4
 8009e3a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009e3c:	f107 0314 	add.w	r3, r7, #20
 8009e40:	4619      	mov	r1, r3
 8009e42:	4830      	ldr	r0, [pc, #192]	; (8009f04 <HAL_I2C_MspInit+0xf0>)
 8009e44:	f7fa f916 	bl	8004074 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8009e48:	2300      	movs	r3, #0
 8009e4a:	613b      	str	r3, [r7, #16]
 8009e4c:	4b2e      	ldr	r3, [pc, #184]	; (8009f08 <HAL_I2C_MspInit+0xf4>)
 8009e4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e50:	4a2d      	ldr	r2, [pc, #180]	; (8009f08 <HAL_I2C_MspInit+0xf4>)
 8009e52:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009e56:	6413      	str	r3, [r2, #64]	; 0x40
 8009e58:	4b2b      	ldr	r3, [pc, #172]	; (8009f08 <HAL_I2C_MspInit+0xf4>)
 8009e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e5c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009e60:	613b      	str	r3, [r7, #16]
 8009e62:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8009e64:	e048      	b.n	8009ef8 <HAL_I2C_MspInit+0xe4>
  else if(hi2c->Instance==I2C2)
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	4a28      	ldr	r2, [pc, #160]	; (8009f0c <HAL_I2C_MspInit+0xf8>)
 8009e6c:	4293      	cmp	r3, r2
 8009e6e:	d11f      	bne.n	8009eb0 <HAL_I2C_MspInit+0x9c>
    GPIO_InitStruct.Pin = SEN_SCL_Pin|SEN_SDA_Pin;
 8009e70:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8009e74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8009e76:	2312      	movs	r3, #18
 8009e78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009e7a:	2301      	movs	r3, #1
 8009e7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009e7e:	2303      	movs	r3, #3
 8009e80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8009e82:	2304      	movs	r3, #4
 8009e84:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009e86:	f107 0314 	add.w	r3, r7, #20
 8009e8a:	4619      	mov	r1, r3
 8009e8c:	481d      	ldr	r0, [pc, #116]	; (8009f04 <HAL_I2C_MspInit+0xf0>)
 8009e8e:	f7fa f8f1 	bl	8004074 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8009e92:	2300      	movs	r3, #0
 8009e94:	60fb      	str	r3, [r7, #12]
 8009e96:	4b1c      	ldr	r3, [pc, #112]	; (8009f08 <HAL_I2C_MspInit+0xf4>)
 8009e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e9a:	4a1b      	ldr	r2, [pc, #108]	; (8009f08 <HAL_I2C_MspInit+0xf4>)
 8009e9c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8009ea0:	6413      	str	r3, [r2, #64]	; 0x40
 8009ea2:	4b19      	ldr	r3, [pc, #100]	; (8009f08 <HAL_I2C_MspInit+0xf4>)
 8009ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ea6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009eaa:	60fb      	str	r3, [r7, #12]
 8009eac:	68fb      	ldr	r3, [r7, #12]
}
 8009eae:	e023      	b.n	8009ef8 <HAL_I2C_MspInit+0xe4>
  else if(hi2c->Instance==I2C3)
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	4a16      	ldr	r2, [pc, #88]	; (8009f10 <HAL_I2C_MspInit+0xfc>)
 8009eb6:	4293      	cmp	r3, r2
 8009eb8:	d11e      	bne.n	8009ef8 <HAL_I2C_MspInit+0xe4>
    GPIO_InitStruct.Pin = PAY_SCL_Pin|PAY_SDA_Pin;
 8009eba:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8009ebe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8009ec0:	2312      	movs	r3, #18
 8009ec2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009ec4:	2301      	movs	r3, #1
 8009ec6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009ec8:	2303      	movs	r3, #3
 8009eca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8009ecc:	2304      	movs	r3, #4
 8009ece:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8009ed0:	f107 0314 	add.w	r3, r7, #20
 8009ed4:	4619      	mov	r1, r3
 8009ed6:	480f      	ldr	r0, [pc, #60]	; (8009f14 <HAL_I2C_MspInit+0x100>)
 8009ed8:	f7fa f8cc 	bl	8004074 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8009edc:	2300      	movs	r3, #0
 8009ede:	60bb      	str	r3, [r7, #8]
 8009ee0:	4b09      	ldr	r3, [pc, #36]	; (8009f08 <HAL_I2C_MspInit+0xf4>)
 8009ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ee4:	4a08      	ldr	r2, [pc, #32]	; (8009f08 <HAL_I2C_MspInit+0xf4>)
 8009ee6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8009eea:	6413      	str	r3, [r2, #64]	; 0x40
 8009eec:	4b06      	ldr	r3, [pc, #24]	; (8009f08 <HAL_I2C_MspInit+0xf4>)
 8009eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ef0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009ef4:	60bb      	str	r3, [r7, #8]
 8009ef6:	68bb      	ldr	r3, [r7, #8]
}
 8009ef8:	bf00      	nop
 8009efa:	3728      	adds	r7, #40	; 0x28
 8009efc:	46bd      	mov	sp, r7
 8009efe:	bd80      	pop	{r7, pc}
 8009f00:	40005400 	.word	0x40005400
 8009f04:	40020400 	.word	0x40020400
 8009f08:	40023800 	.word	0x40023800
 8009f0c:	40005800 	.word	0x40005800
 8009f10:	40005c00 	.word	0x40005c00
 8009f14:	40021c00 	.word	0x40021c00

08009f18 <HAL_SD_MspInit>:
  /* USER CODE END RTC_MspDeInit 1 */

}

void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8009f18:	b580      	push	{r7, lr}
 8009f1a:	b088      	sub	sp, #32
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hsd->Instance==SDIO)
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	4a1e      	ldr	r2, [pc, #120]	; (8009fa0 <HAL_SD_MspInit+0x88>)
 8009f26:	4293      	cmp	r3, r2
 8009f28:	d136      	bne.n	8009f98 <HAL_SD_MspInit+0x80>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8009f2a:	2300      	movs	r3, #0
 8009f2c:	60bb      	str	r3, [r7, #8]
 8009f2e:	4b1d      	ldr	r3, [pc, #116]	; (8009fa4 <HAL_SD_MspInit+0x8c>)
 8009f30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f32:	4a1c      	ldr	r2, [pc, #112]	; (8009fa4 <HAL_SD_MspInit+0x8c>)
 8009f34:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8009f38:	6453      	str	r3, [r2, #68]	; 0x44
 8009f3a:	4b1a      	ldr	r3, [pc, #104]	; (8009fa4 <HAL_SD_MspInit+0x8c>)
 8009f3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f3e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009f42:	60bb      	str	r3, [r7, #8]
 8009f44:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 8009f46:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8009f4a:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009f4c:	2302      	movs	r3, #2
 8009f4e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009f50:	2300      	movs	r3, #0
 8009f52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009f54:	2303      	movs	r3, #3
 8009f56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8009f58:	230c      	movs	r3, #12
 8009f5a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009f5c:	f107 030c 	add.w	r3, r7, #12
 8009f60:	4619      	mov	r1, r3
 8009f62:	4811      	ldr	r0, [pc, #68]	; (8009fa8 <HAL_SD_MspInit+0x90>)
 8009f64:	f7fa f886 	bl	8004074 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8009f68:	2304      	movs	r3, #4
 8009f6a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009f6c:	2302      	movs	r3, #2
 8009f6e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009f70:	2300      	movs	r3, #0
 8009f72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009f74:	2303      	movs	r3, #3
 8009f76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8009f78:	230c      	movs	r3, #12
 8009f7a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8009f7c:	f107 030c 	add.w	r3, r7, #12
 8009f80:	4619      	mov	r1, r3
 8009f82:	480a      	ldr	r0, [pc, #40]	; (8009fac <HAL_SD_MspInit+0x94>)
 8009f84:	f7fa f876 	bl	8004074 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(SDIO_IRQn, USER_INT_PRIORITY, 0);
 8009f88:	2200      	movs	r2, #0
 8009f8a:	2106      	movs	r1, #6
 8009f8c:	2031      	movs	r0, #49	; 0x31
 8009f8e:	f7f9 fe6e 	bl	8003c6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8009f92:	2031      	movs	r0, #49	; 0x31
 8009f94:	f7f9 fe87 	bl	8003ca6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8009f98:	bf00      	nop
 8009f9a:	3720      	adds	r7, #32
 8009f9c:	46bd      	mov	sp, r7
 8009f9e:	bd80      	pop	{r7, pc}
 8009fa0:	40012c00 	.word	0x40012c00
 8009fa4:	40023800 	.word	0x40023800
 8009fa8:	40020800 	.word	0x40020800
 8009fac:	40020c00 	.word	0x40020c00

08009fb0 <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8009fb0:	b480      	push	{r7}
 8009fb2:	b085      	sub	sp, #20
 8009fb4:	af00      	add	r7, sp, #0
 8009fb6:	6078      	str	r0, [r7, #4]

  if(htim_base->Instance==TIM5)
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	4a0b      	ldr	r2, [pc, #44]	; (8009fec <HAL_TIM_Base_MspInit+0x3c>)
 8009fbe:	4293      	cmp	r3, r2
 8009fc0:	d10d      	bne.n	8009fde <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8009fc2:	2300      	movs	r3, #0
 8009fc4:	60fb      	str	r3, [r7, #12]
 8009fc6:	4b0a      	ldr	r3, [pc, #40]	; (8009ff0 <HAL_TIM_Base_MspInit+0x40>)
 8009fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fca:	4a09      	ldr	r2, [pc, #36]	; (8009ff0 <HAL_TIM_Base_MspInit+0x40>)
 8009fcc:	f043 0308 	orr.w	r3, r3, #8
 8009fd0:	6413      	str	r3, [r2, #64]	; 0x40
 8009fd2:	4b07      	ldr	r3, [pc, #28]	; (8009ff0 <HAL_TIM_Base_MspInit+0x40>)
 8009fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fd6:	f003 0308 	and.w	r3, r3, #8
 8009fda:	60fb      	str	r3, [r7, #12]
 8009fdc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8009fde:	bf00      	nop
 8009fe0:	3714      	adds	r7, #20
 8009fe2:	46bd      	mov	sp, r7
 8009fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe8:	4770      	bx	lr
 8009fea:	bf00      	nop
 8009fec:	40000c00 	.word	0x40000c00
 8009ff0:	40023800 	.word	0x40023800

08009ff4 <HAL_UART_MspInit>:
  /* USER CODE END TIM5_MspDeInit 1 */

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8009ff4:	b580      	push	{r7, lr}
 8009ff6:	b08a      	sub	sp, #40	; 0x28
 8009ff8:	af00      	add	r7, sp, #0
 8009ffa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==UART4)
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	4a42      	ldr	r2, [pc, #264]	; (800a10c <HAL_UART_MspInit+0x118>)
 800a002:	4293      	cmp	r3, r2
 800a004:	d126      	bne.n	800a054 <HAL_UART_MspInit+0x60>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800a006:	2300      	movs	r3, #0
 800a008:	613b      	str	r3, [r7, #16]
 800a00a:	4b41      	ldr	r3, [pc, #260]	; (800a110 <HAL_UART_MspInit+0x11c>)
 800a00c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a00e:	4a40      	ldr	r2, [pc, #256]	; (800a110 <HAL_UART_MspInit+0x11c>)
 800a010:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a014:	6413      	str	r3, [r2, #64]	; 0x40
 800a016:	4b3e      	ldr	r3, [pc, #248]	; (800a110 <HAL_UART_MspInit+0x11c>)
 800a018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a01a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a01e:	613b      	str	r3, [r7, #16]
 800a020:	693b      	ldr	r3, [r7, #16]
  
    /**UART4 GPIO Configuration    
    PA0/WKUP     ------> UART4_TX
    PA1     ------> UART4_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800a022:	2303      	movs	r3, #3
 800a024:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a026:	2302      	movs	r3, #2
 800a028:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800a02a:	2301      	movs	r3, #1
 800a02c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a02e:	2303      	movs	r3, #3
 800a030:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800a032:	2308      	movs	r3, #8
 800a034:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a036:	f107 0314 	add.w	r3, r7, #20
 800a03a:	4619      	mov	r1, r3
 800a03c:	4835      	ldr	r0, [pc, #212]	; (800a114 <HAL_UART_MspInit+0x120>)
 800a03e:	f7fa f819 	bl	8004074 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(UART4_IRQn, USER_INT_PRIORITY, 0);
 800a042:	2200      	movs	r2, #0
 800a044:	2106      	movs	r1, #6
 800a046:	2034      	movs	r0, #52	; 0x34
 800a048:	f7f9 fe11 	bl	8003c6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800a04c:	2034      	movs	r0, #52	; 0x34
 800a04e:	f7f9 fe2a 	bl	8003ca6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800a052:	e057      	b.n	800a104 <HAL_UART_MspInit+0x110>
  else if(huart->Instance==USART1)
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	4a2f      	ldr	r2, [pc, #188]	; (800a118 <HAL_UART_MspInit+0x124>)
 800a05a:	4293      	cmp	r3, r2
 800a05c:	d127      	bne.n	800a0ae <HAL_UART_MspInit+0xba>
    __HAL_RCC_USART1_CLK_ENABLE();
 800a05e:	2300      	movs	r3, #0
 800a060:	60fb      	str	r3, [r7, #12]
 800a062:	4b2b      	ldr	r3, [pc, #172]	; (800a110 <HAL_UART_MspInit+0x11c>)
 800a064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a066:	4a2a      	ldr	r2, [pc, #168]	; (800a110 <HAL_UART_MspInit+0x11c>)
 800a068:	f043 0310 	orr.w	r3, r3, #16
 800a06c:	6453      	str	r3, [r2, #68]	; 0x44
 800a06e:	4b28      	ldr	r3, [pc, #160]	; (800a110 <HAL_UART_MspInit+0x11c>)
 800a070:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a072:	f003 0310 	and.w	r3, r3, #16
 800a076:	60fb      	str	r3, [r7, #12]
 800a078:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800a07a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800a07e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a080:	2302      	movs	r3, #2
 800a082:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800a084:	2301      	movs	r3, #1
 800a086:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a088:	2303      	movs	r3, #3
 800a08a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800a08c:	2307      	movs	r3, #7
 800a08e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a090:	f107 0314 	add.w	r3, r7, #20
 800a094:	4619      	mov	r1, r3
 800a096:	481f      	ldr	r0, [pc, #124]	; (800a114 <HAL_UART_MspInit+0x120>)
 800a098:	f7f9 ffec 	bl	8004074 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, USER_INT_PRIORITY, 0);
 800a09c:	2200      	movs	r2, #0
 800a09e:	2106      	movs	r1, #6
 800a0a0:	2025      	movs	r0, #37	; 0x25
 800a0a2:	f7f9 fde4 	bl	8003c6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);    
 800a0a6:	2025      	movs	r0, #37	; 0x25
 800a0a8:	f7f9 fdfd 	bl	8003ca6 <HAL_NVIC_EnableIRQ>
}
 800a0ac:	e02a      	b.n	800a104 <HAL_UART_MspInit+0x110>
  else if(huart->Instance==USART6)
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	4a1a      	ldr	r2, [pc, #104]	; (800a11c <HAL_UART_MspInit+0x128>)
 800a0b4:	4293      	cmp	r3, r2
 800a0b6:	d125      	bne.n	800a104 <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART6_CLK_ENABLE();
 800a0b8:	2300      	movs	r3, #0
 800a0ba:	60bb      	str	r3, [r7, #8]
 800a0bc:	4b14      	ldr	r3, [pc, #80]	; (800a110 <HAL_UART_MspInit+0x11c>)
 800a0be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a0c0:	4a13      	ldr	r2, [pc, #76]	; (800a110 <HAL_UART_MspInit+0x11c>)
 800a0c2:	f043 0320 	orr.w	r3, r3, #32
 800a0c6:	6453      	str	r3, [r2, #68]	; 0x44
 800a0c8:	4b11      	ldr	r3, [pc, #68]	; (800a110 <HAL_UART_MspInit+0x11c>)
 800a0ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a0cc:	f003 0320 	and.w	r3, r3, #32
 800a0d0:	60bb      	str	r3, [r7, #8]
 800a0d2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PAY_TX_Pin|PAY_RX_Pin;
 800a0d4:	23c0      	movs	r3, #192	; 0xc0
 800a0d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a0d8:	2302      	movs	r3, #2
 800a0da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800a0dc:	2301      	movs	r3, #1
 800a0de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a0e0:	2303      	movs	r3, #3
 800a0e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800a0e4:	2308      	movs	r3, #8
 800a0e6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a0e8:	f107 0314 	add.w	r3, r7, #20
 800a0ec:	4619      	mov	r1, r3
 800a0ee:	480c      	ldr	r0, [pc, #48]	; (800a120 <HAL_UART_MspInit+0x12c>)
 800a0f0:	f7f9 ffc0 	bl	8004074 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, USER_INT_PRIORITY, 0);
 800a0f4:	2200      	movs	r2, #0
 800a0f6:	2106      	movs	r1, #6
 800a0f8:	2047      	movs	r0, #71	; 0x47
 800a0fa:	f7f9 fdb8 	bl	8003c6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800a0fe:	2047      	movs	r0, #71	; 0x47
 800a100:	f7f9 fdd1 	bl	8003ca6 <HAL_NVIC_EnableIRQ>
}
 800a104:	bf00      	nop
 800a106:	3728      	adds	r7, #40	; 0x28
 800a108:	46bd      	mov	sp, r7
 800a10a:	bd80      	pop	{r7, pc}
 800a10c:	40004c00 	.word	0x40004c00
 800a110:	40023800 	.word	0x40023800
 800a114:	40020000 	.word	0x40020000
 800a118:	40011000 	.word	0x40011000
 800a11c:	40011400 	.word	0x40011400
 800a120:	40020800 	.word	0x40020800

0800a124 <HAL_WWDG_MspInit>:
  }

}

void HAL_WWDG_MspInit(WWDG_HandleTypeDef* hwwdg)
{
 800a124:	b480      	push	{r7}
 800a126:	b085      	sub	sp, #20
 800a128:	af00      	add	r7, sp, #0
 800a12a:	6078      	str	r0, [r7, #4]

  if(hwwdg->Instance==WWDG)
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	4a0b      	ldr	r2, [pc, #44]	; (800a160 <HAL_WWDG_MspInit+0x3c>)
 800a132:	4293      	cmp	r3, r2
 800a134:	d10d      	bne.n	800a152 <HAL_WWDG_MspInit+0x2e>
  {
  /* USER CODE BEGIN WWDG_MspInit 0 */

  /* USER CODE END WWDG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_WWDG_CLK_ENABLE();
 800a136:	2300      	movs	r3, #0
 800a138:	60fb      	str	r3, [r7, #12]
 800a13a:	4b0a      	ldr	r3, [pc, #40]	; (800a164 <HAL_WWDG_MspInit+0x40>)
 800a13c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a13e:	4a09      	ldr	r2, [pc, #36]	; (800a164 <HAL_WWDG_MspInit+0x40>)
 800a140:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a144:	6413      	str	r3, [r2, #64]	; 0x40
 800a146:	4b07      	ldr	r3, [pc, #28]	; (800a164 <HAL_WWDG_MspInit+0x40>)
 800a148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a14a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a14e:	60fb      	str	r3, [r7, #12]
 800a150:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN WWDG_MspInit 1 */

  /* USER CODE END WWDG_MspInit 1 */
  }

}
 800a152:	bf00      	nop
 800a154:	3714      	adds	r7, #20
 800a156:	46bd      	mov	sp, r7
 800a158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a15c:	4770      	bx	lr
 800a15e:	bf00      	nop
 800a160:	40002c00 	.word	0x40002c00
 800a164:	40023800 	.word	0x40023800

0800a168 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800a168:	b580      	push	{r7, lr}
 800a16a:	b08c      	sub	sp, #48	; 0x30
 800a16c:	af00      	add	r7, sp, #0
 800a16e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800a170:	2300      	movs	r3, #0
 800a172:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800a174:	2300      	movs	r3, #0
 800a176:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 800a178:	2200      	movs	r2, #0
 800a17a:	6879      	ldr	r1, [r7, #4]
 800a17c:	2019      	movs	r0, #25
 800a17e:	f7f9 fd76 	bl	8003c6e <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); 
 800a182:	2019      	movs	r0, #25
 800a184:	f7f9 fd8f 	bl	8003ca6 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800a188:	2300      	movs	r3, #0
 800a18a:	60fb      	str	r3, [r7, #12]
 800a18c:	4b1f      	ldr	r3, [pc, #124]	; (800a20c <HAL_InitTick+0xa4>)
 800a18e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a190:	4a1e      	ldr	r2, [pc, #120]	; (800a20c <HAL_InitTick+0xa4>)
 800a192:	f043 0301 	orr.w	r3, r3, #1
 800a196:	6453      	str	r3, [r2, #68]	; 0x44
 800a198:	4b1c      	ldr	r3, [pc, #112]	; (800a20c <HAL_InitTick+0xa4>)
 800a19a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a19c:	f003 0301 	and.w	r3, r3, #1
 800a1a0:	60fb      	str	r3, [r7, #12]
 800a1a2:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800a1a4:	f107 0210 	add.w	r2, r7, #16
 800a1a8:	f107 0314 	add.w	r3, r7, #20
 800a1ac:	4611      	mov	r1, r2
 800a1ae:	4618      	mov	r0, r3
 800a1b0:	f7fb fc78 	bl	8005aa4 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 800a1b4:	f7fb fc54 	bl	8005a60 <HAL_RCC_GetPCLK2Freq>
 800a1b8:	4603      	mov	r3, r0
 800a1ba:	005b      	lsls	r3, r3, #1
 800a1bc:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800a1be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1c0:	4a13      	ldr	r2, [pc, #76]	; (800a210 <HAL_InitTick+0xa8>)
 800a1c2:	fba2 2303 	umull	r2, r3, r2, r3
 800a1c6:	0c9b      	lsrs	r3, r3, #18
 800a1c8:	3b01      	subs	r3, #1
 800a1ca:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800a1cc:	4b11      	ldr	r3, [pc, #68]	; (800a214 <HAL_InitTick+0xac>)
 800a1ce:	4a12      	ldr	r2, [pc, #72]	; (800a218 <HAL_InitTick+0xb0>)
 800a1d0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 800a1d2:	4b10      	ldr	r3, [pc, #64]	; (800a214 <HAL_InitTick+0xac>)
 800a1d4:	f240 32e7 	movw	r2, #999	; 0x3e7
 800a1d8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800a1da:	4a0e      	ldr	r2, [pc, #56]	; (800a214 <HAL_InitTick+0xac>)
 800a1dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1de:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800a1e0:	4b0c      	ldr	r3, [pc, #48]	; (800a214 <HAL_InitTick+0xac>)
 800a1e2:	2200      	movs	r2, #0
 800a1e4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a1e6:	4b0b      	ldr	r3, [pc, #44]	; (800a214 <HAL_InitTick+0xac>)
 800a1e8:	2200      	movs	r2, #0
 800a1ea:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 800a1ec:	4809      	ldr	r0, [pc, #36]	; (800a214 <HAL_InitTick+0xac>)
 800a1ee:	f7fd fa96 	bl	800771e <HAL_TIM_Base_Init>
 800a1f2:	4603      	mov	r3, r0
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	d104      	bne.n	800a202 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 800a1f8:	4806      	ldr	r0, [pc, #24]	; (800a214 <HAL_InitTick+0xac>)
 800a1fa:	f7fd fabb 	bl	8007774 <HAL_TIM_Base_Start_IT>
 800a1fe:	4603      	mov	r3, r0
 800a200:	e000      	b.n	800a204 <HAL_InitTick+0x9c>
  }
  
  /* Return function status */
  return HAL_ERROR;
 800a202:	2301      	movs	r3, #1
}
 800a204:	4618      	mov	r0, r3
 800a206:	3730      	adds	r7, #48	; 0x30
 800a208:	46bd      	mov	sp, r7
 800a20a:	bd80      	pop	{r7, pc}
 800a20c:	40023800 	.word	0x40023800
 800a210:	431bde83 	.word	0x431bde83
 800a214:	200007e0 	.word	0x200007e0
 800a218:	40010000 	.word	0x40010000

0800a21c <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 800a21c:	b480      	push	{r7}
 800a21e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800a220:	bf00      	nop
 800a222:	46bd      	mov	sp, r7
 800a224:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a228:	4770      	bx	lr
	...

0800a22c <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800a22c:	b580      	push	{r7, lr}
 800a22e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  *((__IO uint32_t*)MAILBOX_ADDRESS) = MAILBOX_VAL_HARD;
 800a230:	4b03      	ldr	r3, [pc, #12]	; (800a240 <HardFault_Handler+0x14>)
 800a232:	4a04      	ldr	r2, [pc, #16]	; (800a244 <HardFault_Handler+0x18>)
 800a234:	601a      	str	r2, [r3, #0]
  MX_WWDG_Init();
 800a236:	f7ff fbcf 	bl	80099d8 <MX_WWDG_Init>
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	Error_Handler();
 800a23a:	f7f9 fb95 	bl	8003968 <Error_Handler>
 800a23e:	e7fc      	b.n	800a23a <HardFault_Handler+0xe>
 800a240:	40002854 	.word	0x40002854
 800a244:	0bad0bad 	.word	0x0bad0bad

0800a248 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 800a248:	b480      	push	{r7}
 800a24a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800a24c:	e7fe      	b.n	800a24c <MemManage_Handler+0x4>

0800a24e <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 800a24e:	b480      	push	{r7}
 800a250:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800a252:	e7fe      	b.n	800a252 <BusFault_Handler+0x4>

0800a254 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 800a254:	b480      	push	{r7}
 800a256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800a258:	e7fe      	b.n	800a258 <UsageFault_Handler+0x4>

0800a25a <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 800a25a:	b480      	push	{r7}
 800a25c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800a25e:	bf00      	nop
 800a260:	46bd      	mov	sp, r7
 800a262:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a266:	4770      	bx	lr

0800a268 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 800a268:	b580      	push	{r7, lr}
 800a26a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  osSystickHandler();
 800a26c:	f000 f9e8 	bl	800a640 <osSystickHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800a270:	bf00      	nop
 800a272:	bd80      	pop	{r7, pc}

0800a274 <SDIO_IRQHandler>:

/**
* @brief This function handles SDIO global interrupt.
*/
void SDIO_IRQHandler(void)
{
 800a274:	b580      	push	{r7, lr}
 800a276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 800a278:	4802      	ldr	r0, [pc, #8]	; (800a284 <SDIO_IRQHandler+0x10>)
 800a27a:	f7fc fa03 	bl	8006684 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 800a27e:	bf00      	nop
 800a280:	bd80      	pop	{r7, pc}
 800a282:	bf00      	nop
 800a284:	2000039c 	.word	0x2000039c

0800a288 <USART1_IRQHandler>:

void  USART1_IRQHandler(void)
{
 800a288:	b580      	push	{r7, lr}
 800a28a:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart1);
 800a28c:	4802      	ldr	r0, [pc, #8]	; (800a298 <USART1_IRQHandler+0x10>)
 800a28e:	f7fd fe55 	bl	8007f3c <HAL_UART_IRQHandler>
}
 800a292:	bf00      	nop
 800a294:	bd80      	pop	{r7, pc}
 800a296:	bf00      	nop
 800a298:	200006bc 	.word	0x200006bc

0800a29c <UART4_IRQHandler>:
void  UART4_IRQHandler(void)
{
 800a29c:	b580      	push	{r7, lr}
 800a29e:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart4);
 800a2a0:	4802      	ldr	r0, [pc, #8]	; (800a2ac <UART4_IRQHandler+0x10>)
 800a2a2:	f7fd fe4b 	bl	8007f3c <HAL_UART_IRQHandler>
}
 800a2a6:	bf00      	nop
 800a2a8:	bd80      	pop	{r7, pc}
 800a2aa:	bf00      	nop
 800a2ac:	2000067c 	.word	0x2000067c

0800a2b0 <USART6_IRQHandler>:
void  USART6_IRQHandler(void)
{
 800a2b0:	b580      	push	{r7, lr}
 800a2b2:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart6);
 800a2b4:	4802      	ldr	r0, [pc, #8]	; (800a2c0 <USART6_IRQHandler+0x10>)
 800a2b6:	f7fd fe41 	bl	8007f3c <HAL_UART_IRQHandler>
}
 800a2ba:	bf00      	nop
 800a2bc:	bd80      	pop	{r7, pc}
 800a2be:	bf00      	nop
 800a2c0:	200006fc 	.word	0x200006fc

0800a2c4 <TIM1_UP_TIM10_IRQHandler>:

/**
* @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
*/
void TIM1_UP_TIM10_IRQHandler(void)
{
 800a2c4:	b580      	push	{r7, lr}
 800a2c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800a2c8:	4802      	ldr	r0, [pc, #8]	; (800a2d4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800a2ca:	f7fd fa6e 	bl	80077aa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800a2ce:	bf00      	nop
 800a2d0:	bd80      	pop	{r7, pc}
 800a2d2:	bf00      	nop
 800a2d4:	200007e0 	.word	0x200007e0

0800a2d8 <DMA2_Stream3_IRQHandler>:

/**
* @brief This function handles DMA2 stream3 global interrupt.
*/
void DMA2_Stream3_IRQHandler(void)
{
 800a2d8:	b580      	push	{r7, lr}
 800a2da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 800a2dc:	4802      	ldr	r0, [pc, #8]	; (800a2e8 <DMA2_Stream3_IRQHandler+0x10>)
 800a2de:	f7f9 fd3b 	bl	8003d58 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800a2e2:	bf00      	nop
 800a2e4:	bd80      	pop	{r7, pc}
 800a2e6:	bf00      	nop
 800a2e8:	20000420 	.word	0x20000420

0800a2ec <DMA2_Stream6_IRQHandler>:

/**
* @brief This function handles DMA2 stream6 global interrupt.
*/
void DMA2_Stream6_IRQHandler(void)
{
 800a2ec:	b580      	push	{r7, lr}
 800a2ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 800a2f0:	4802      	ldr	r0, [pc, #8]	; (800a2fc <DMA2_Stream6_IRQHandler+0x10>)
 800a2f2:	f7f9 fd31 	bl	8003d58 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800a2f6:	bf00      	nop
 800a2f8:	bd80      	pop	{r7, pc}
 800a2fa:	bf00      	nop
 800a2fc:	20000480 	.word	0x20000480

0800a300 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800a300:	b480      	push	{r7}
 800a302:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800a304:	4b16      	ldr	r3, [pc, #88]	; (800a360 <SystemInit+0x60>)
 800a306:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a30a:	4a15      	ldr	r2, [pc, #84]	; (800a360 <SystemInit+0x60>)
 800a30c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a310:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800a314:	4b13      	ldr	r3, [pc, #76]	; (800a364 <SystemInit+0x64>)
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	4a12      	ldr	r2, [pc, #72]	; (800a364 <SystemInit+0x64>)
 800a31a:	f043 0301 	orr.w	r3, r3, #1
 800a31e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800a320:	4b10      	ldr	r3, [pc, #64]	; (800a364 <SystemInit+0x64>)
 800a322:	2200      	movs	r2, #0
 800a324:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800a326:	4b0f      	ldr	r3, [pc, #60]	; (800a364 <SystemInit+0x64>)
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	4a0e      	ldr	r2, [pc, #56]	; (800a364 <SystemInit+0x64>)
 800a32c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800a330:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a334:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800a336:	4b0b      	ldr	r3, [pc, #44]	; (800a364 <SystemInit+0x64>)
 800a338:	4a0b      	ldr	r2, [pc, #44]	; (800a368 <SystemInit+0x68>)
 800a33a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800a33c:	4b09      	ldr	r3, [pc, #36]	; (800a364 <SystemInit+0x64>)
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	4a08      	ldr	r2, [pc, #32]	; (800a364 <SystemInit+0x64>)
 800a342:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a346:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800a348:	4b06      	ldr	r3, [pc, #24]	; (800a364 <SystemInit+0x64>)
 800a34a:	2200      	movs	r2, #0
 800a34c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800a34e:	4b04      	ldr	r3, [pc, #16]	; (800a360 <SystemInit+0x60>)
 800a350:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800a354:	609a      	str	r2, [r3, #8]
#endif
}
 800a356:	bf00      	nop
 800a358:	46bd      	mov	sp, r7
 800a35a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a35e:	4770      	bx	lr
 800a360:	e000ed00 	.word	0xe000ed00
 800a364:	40023800 	.word	0x40023800
 800a368:	24003010 	.word	0x24003010

0800a36c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800a36c:	b480      	push	{r7}
 800a36e:	b087      	sub	sp, #28
 800a370:	af00      	add	r7, sp, #0
 800a372:	60f8      	str	r0, [r7, #12]
 800a374:	60b9      	str	r1, [r7, #8]
 800a376:	4613      	mov	r3, r2
 800a378:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800a37a:	2301      	movs	r3, #1
 800a37c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800a37e:	2300      	movs	r3, #0
 800a380:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 800a382:	4b1f      	ldr	r3, [pc, #124]	; (800a400 <FATFS_LinkDriverEx+0x94>)
 800a384:	7a5b      	ldrb	r3, [r3, #9]
 800a386:	b2db      	uxtb	r3, r3
 800a388:	2b01      	cmp	r3, #1
 800a38a:	d831      	bhi.n	800a3f0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800a38c:	4b1c      	ldr	r3, [pc, #112]	; (800a400 <FATFS_LinkDriverEx+0x94>)
 800a38e:	7a5b      	ldrb	r3, [r3, #9]
 800a390:	b2db      	uxtb	r3, r3
 800a392:	461a      	mov	r2, r3
 800a394:	4b1a      	ldr	r3, [pc, #104]	; (800a400 <FATFS_LinkDriverEx+0x94>)
 800a396:	2100      	movs	r1, #0
 800a398:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 800a39a:	4b19      	ldr	r3, [pc, #100]	; (800a400 <FATFS_LinkDriverEx+0x94>)
 800a39c:	7a5b      	ldrb	r3, [r3, #9]
 800a39e:	b2db      	uxtb	r3, r3
 800a3a0:	4a17      	ldr	r2, [pc, #92]	; (800a400 <FATFS_LinkDriverEx+0x94>)
 800a3a2:	009b      	lsls	r3, r3, #2
 800a3a4:	4413      	add	r3, r2
 800a3a6:	68fa      	ldr	r2, [r7, #12]
 800a3a8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 800a3aa:	4b15      	ldr	r3, [pc, #84]	; (800a400 <FATFS_LinkDriverEx+0x94>)
 800a3ac:	7a5b      	ldrb	r3, [r3, #9]
 800a3ae:	b2db      	uxtb	r3, r3
 800a3b0:	461a      	mov	r2, r3
 800a3b2:	4b13      	ldr	r3, [pc, #76]	; (800a400 <FATFS_LinkDriverEx+0x94>)
 800a3b4:	4413      	add	r3, r2
 800a3b6:	79fa      	ldrb	r2, [r7, #7]
 800a3b8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800a3ba:	4b11      	ldr	r3, [pc, #68]	; (800a400 <FATFS_LinkDriverEx+0x94>)
 800a3bc:	7a5b      	ldrb	r3, [r3, #9]
 800a3be:	b2db      	uxtb	r3, r3
 800a3c0:	1c5a      	adds	r2, r3, #1
 800a3c2:	b2d1      	uxtb	r1, r2
 800a3c4:	4a0e      	ldr	r2, [pc, #56]	; (800a400 <FATFS_LinkDriverEx+0x94>)
 800a3c6:	7251      	strb	r1, [r2, #9]
 800a3c8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800a3ca:	7dbb      	ldrb	r3, [r7, #22]
 800a3cc:	3330      	adds	r3, #48	; 0x30
 800a3ce:	b2da      	uxtb	r2, r3
 800a3d0:	68bb      	ldr	r3, [r7, #8]
 800a3d2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800a3d4:	68bb      	ldr	r3, [r7, #8]
 800a3d6:	3301      	adds	r3, #1
 800a3d8:	223a      	movs	r2, #58	; 0x3a
 800a3da:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800a3dc:	68bb      	ldr	r3, [r7, #8]
 800a3de:	3302      	adds	r3, #2
 800a3e0:	222f      	movs	r2, #47	; 0x2f
 800a3e2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800a3e4:	68bb      	ldr	r3, [r7, #8]
 800a3e6:	3303      	adds	r3, #3
 800a3e8:	2200      	movs	r2, #0
 800a3ea:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800a3ec:	2300      	movs	r3, #0
 800a3ee:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 800a3f0:	7dfb      	ldrb	r3, [r7, #23]
}
 800a3f2:	4618      	mov	r0, r3
 800a3f4:	371c      	adds	r7, #28
 800a3f6:	46bd      	mov	sp, r7
 800a3f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3fc:	4770      	bx	lr
 800a3fe:	bf00      	nop
 800a400:	20000820 	.word	0x20000820

0800a404 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 800a404:	b580      	push	{r7, lr}
 800a406:	b082      	sub	sp, #8
 800a408:	af00      	add	r7, sp, #0
 800a40a:	6078      	str	r0, [r7, #4]
 800a40c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800a40e:	2200      	movs	r2, #0
 800a410:	6839      	ldr	r1, [r7, #0]
 800a412:	6878      	ldr	r0, [r7, #4]
 800a414:	f7ff ffaa 	bl	800a36c <FATFS_LinkDriverEx>
 800a418:	4603      	mov	r3, r0
}
 800a41a:	4618      	mov	r0, r3
 800a41c:	3708      	adds	r7, #8
 800a41e:	46bd      	mov	sp, r7
 800a420:	bd80      	pop	{r7, pc}

0800a422 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800a422:	b480      	push	{r7}
 800a424:	b085      	sub	sp, #20
 800a426:	af00      	add	r7, sp, #0
 800a428:	4603      	mov	r3, r0
 800a42a:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800a42c:	2300      	movs	r3, #0
 800a42e:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800a430:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a434:	2b84      	cmp	r3, #132	; 0x84
 800a436:	d005      	beq.n	800a444 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800a438:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	4413      	add	r3, r2
 800a440:	3303      	adds	r3, #3
 800a442:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800a444:	68fb      	ldr	r3, [r7, #12]
}
 800a446:	4618      	mov	r0, r3
 800a448:	3714      	adds	r7, #20
 800a44a:	46bd      	mov	sp, r7
 800a44c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a450:	4770      	bx	lr

0800a452 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800a452:	b480      	push	{r7}
 800a454:	b083      	sub	sp, #12
 800a456:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a458:	f3ef 8305 	mrs	r3, IPSR
 800a45c:	607b      	str	r3, [r7, #4]
  return(result);
 800a45e:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800a460:	2b00      	cmp	r3, #0
 800a462:	bf14      	ite	ne
 800a464:	2301      	movne	r3, #1
 800a466:	2300      	moveq	r3, #0
 800a468:	b2db      	uxtb	r3, r3
}
 800a46a:	4618      	mov	r0, r3
 800a46c:	370c      	adds	r7, #12
 800a46e:	46bd      	mov	sp, r7
 800a470:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a474:	4770      	bx	lr

0800a476 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800a476:	b580      	push	{r7, lr}
 800a478:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800a47a:	f001 f937 	bl	800b6ec <vTaskStartScheduler>
  
  return osOK;
 800a47e:	2300      	movs	r3, #0
}
 800a480:	4618      	mov	r0, r3
 800a482:	bd80      	pop	{r7, pc}

0800a484 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800a484:	b580      	push	{r7, lr}
 800a486:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800a488:	f7ff ffe3 	bl	800a452 <inHandlerMode>
 800a48c:	4603      	mov	r3, r0
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d003      	beq.n	800a49a <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800a492:	f001 fa33 	bl	800b8fc <xTaskGetTickCountFromISR>
 800a496:	4603      	mov	r3, r0
 800a498:	e002      	b.n	800a4a0 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800a49a:	f001 fa1f 	bl	800b8dc <xTaskGetTickCount>
 800a49e:	4603      	mov	r3, r0
  }
}
 800a4a0:	4618      	mov	r0, r3
 800a4a2:	bd80      	pop	{r7, pc}

0800a4a4 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800a4a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a4a6:	b087      	sub	sp, #28
 800a4a8:	af02      	add	r7, sp, #8
 800a4aa:	6078      	str	r0, [r7, #4]
 800a4ac:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	685c      	ldr	r4, [r3, #4]
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a4ba:	b29e      	uxth	r6, r3
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a4c2:	4618      	mov	r0, r3
 800a4c4:	f7ff ffad 	bl	800a422 <makeFreeRtosPriority>
 800a4c8:	4602      	mov	r2, r0
 800a4ca:	f107 030c 	add.w	r3, r7, #12
 800a4ce:	9301      	str	r3, [sp, #4]
 800a4d0:	9200      	str	r2, [sp, #0]
 800a4d2:	683b      	ldr	r3, [r7, #0]
 800a4d4:	4632      	mov	r2, r6
 800a4d6:	4629      	mov	r1, r5
 800a4d8:	4620      	mov	r0, r4
 800a4da:	f000 ff9d 	bl	800b418 <xTaskCreate>
 800a4de:	4603      	mov	r3, r0
 800a4e0:	2b01      	cmp	r3, #1
 800a4e2:	d001      	beq.n	800a4e8 <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 800a4e4:	2300      	movs	r3, #0
 800a4e6:	e000      	b.n	800a4ea <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 800a4e8:	68fb      	ldr	r3, [r7, #12]
}
 800a4ea:	4618      	mov	r0, r3
 800a4ec:	3714      	adds	r7, #20
 800a4ee:	46bd      	mov	sp, r7
 800a4f0:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a4f2 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800a4f2:	b580      	push	{r7, lr}
 800a4f4:	b084      	sub	sp, #16
 800a4f6:	af00      	add	r7, sp, #0
 800a4f8:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	2b00      	cmp	r3, #0
 800a502:	d001      	beq.n	800a508 <osDelay+0x16>
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	e000      	b.n	800a50a <osDelay+0x18>
 800a508:	2301      	movs	r3, #1
 800a50a:	4618      	mov	r0, r3
 800a50c:	f001 f8ba 	bl	800b684 <vTaskDelay>
  
  return osOK;
 800a510:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800a512:	4618      	mov	r0, r3
 800a514:	3710      	adds	r7, #16
 800a516:	46bd      	mov	sp, r7
 800a518:	bd80      	pop	{r7, pc}

0800a51a <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800a51a:	b580      	push	{r7, lr}
 800a51c:	b082      	sub	sp, #8
 800a51e:	af00      	add	r7, sp, #0
 800a520:	6078      	str	r0, [r7, #4]
    return xSemaphoreCreateMutex(); 
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
#else  
    return xSemaphoreCreateMutex(); 
 800a522:	2001      	movs	r0, #1
 800a524:	f000 fa37 	bl	800a996 <xQueueCreateMutex>
 800a528:	4603      	mov	r3, r0
#endif
#else
  return NULL;
#endif
}
 800a52a:	4618      	mov	r0, r3
 800a52c:	3708      	adds	r7, #8
 800a52e:	46bd      	mov	sp, r7
 800a530:	bd80      	pop	{r7, pc}
	...

0800a534 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 800a534:	b580      	push	{r7, lr}
 800a536:	b084      	sub	sp, #16
 800a538:	af00      	add	r7, sp, #0
 800a53a:	6078      	str	r0, [r7, #4]
 800a53c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800a53e:	2300      	movs	r3, #0
 800a540:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	2b00      	cmp	r3, #0
 800a546:	d101      	bne.n	800a54c <osMutexWait+0x18>
    return osErrorParameter;
 800a548:	2380      	movs	r3, #128	; 0x80
 800a54a:	e03c      	b.n	800a5c6 <osMutexWait+0x92>
  }
  
  ticks = 0;
 800a54c:	2300      	movs	r3, #0
 800a54e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800a550:	683b      	ldr	r3, [r7, #0]
 800a552:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a556:	d103      	bne.n	800a560 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800a558:	f04f 33ff 	mov.w	r3, #4294967295
 800a55c:	60fb      	str	r3, [r7, #12]
 800a55e:	e009      	b.n	800a574 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 800a560:	683b      	ldr	r3, [r7, #0]
 800a562:	2b00      	cmp	r3, #0
 800a564:	d006      	beq.n	800a574 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800a566:	683b      	ldr	r3, [r7, #0]
 800a568:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d101      	bne.n	800a574 <osMutexWait+0x40>
      ticks = 1;
 800a570:	2301      	movs	r3, #1
 800a572:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800a574:	f7ff ff6d 	bl	800a452 <inHandlerMode>
 800a578:	4603      	mov	r3, r0
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d017      	beq.n	800a5ae <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800a57e:	f107 0308 	add.w	r3, r7, #8
 800a582:	461a      	mov	r2, r3
 800a584:	2100      	movs	r1, #0
 800a586:	6878      	ldr	r0, [r7, #4]
 800a588:	f000 fd58 	bl	800b03c <xQueueReceiveFromISR>
 800a58c:	4603      	mov	r3, r0
 800a58e:	2b01      	cmp	r3, #1
 800a590:	d001      	beq.n	800a596 <osMutexWait+0x62>
      return osErrorOS;
 800a592:	23ff      	movs	r3, #255	; 0xff
 800a594:	e017      	b.n	800a5c6 <osMutexWait+0x92>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800a596:	68bb      	ldr	r3, [r7, #8]
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d013      	beq.n	800a5c4 <osMutexWait+0x90>
 800a59c:	4b0c      	ldr	r3, [pc, #48]	; (800a5d0 <osMutexWait+0x9c>)
 800a59e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a5a2:	601a      	str	r2, [r3, #0]
 800a5a4:	f3bf 8f4f 	dsb	sy
 800a5a8:	f3bf 8f6f 	isb	sy
 800a5ac:	e00a      	b.n	800a5c4 <osMutexWait+0x90>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800a5ae:	2300      	movs	r3, #0
 800a5b0:	68fa      	ldr	r2, [r7, #12]
 800a5b2:	2100      	movs	r1, #0
 800a5b4:	6878      	ldr	r0, [r7, #4]
 800a5b6:	f000 fc2b 	bl	800ae10 <xQueueGenericReceive>
 800a5ba:	4603      	mov	r3, r0
 800a5bc:	2b01      	cmp	r3, #1
 800a5be:	d001      	beq.n	800a5c4 <osMutexWait+0x90>
    return osErrorOS;
 800a5c0:	23ff      	movs	r3, #255	; 0xff
 800a5c2:	e000      	b.n	800a5c6 <osMutexWait+0x92>
  }
  
  return osOK;
 800a5c4:	2300      	movs	r3, #0
}
 800a5c6:	4618      	mov	r0, r3
 800a5c8:	3710      	adds	r7, #16
 800a5ca:	46bd      	mov	sp, r7
 800a5cc:	bd80      	pop	{r7, pc}
 800a5ce:	bf00      	nop
 800a5d0:	e000ed04 	.word	0xe000ed04

0800a5d4 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 800a5d4:	b580      	push	{r7, lr}
 800a5d6:	b084      	sub	sp, #16
 800a5d8:	af00      	add	r7, sp, #0
 800a5da:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800a5dc:	2300      	movs	r3, #0
 800a5de:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800a5e0:	2300      	movs	r3, #0
 800a5e2:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 800a5e4:	f7ff ff35 	bl	800a452 <inHandlerMode>
 800a5e8:	4603      	mov	r3, r0
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d016      	beq.n	800a61c <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800a5ee:	f107 0308 	add.w	r3, r7, #8
 800a5f2:	4619      	mov	r1, r3
 800a5f4:	6878      	ldr	r0, [r7, #4]
 800a5f6:	f000 fb7d 	bl	800acf4 <xQueueGiveFromISR>
 800a5fa:	4603      	mov	r3, r0
 800a5fc:	2b01      	cmp	r3, #1
 800a5fe:	d001      	beq.n	800a604 <osMutexRelease+0x30>
      return osErrorOS;
 800a600:	23ff      	movs	r3, #255	; 0xff
 800a602:	e017      	b.n	800a634 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800a604:	68bb      	ldr	r3, [r7, #8]
 800a606:	2b00      	cmp	r3, #0
 800a608:	d013      	beq.n	800a632 <osMutexRelease+0x5e>
 800a60a:	4b0c      	ldr	r3, [pc, #48]	; (800a63c <osMutexRelease+0x68>)
 800a60c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a610:	601a      	str	r2, [r3, #0]
 800a612:	f3bf 8f4f 	dsb	sy
 800a616:	f3bf 8f6f 	isb	sy
 800a61a:	e00a      	b.n	800a632 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 800a61c:	2300      	movs	r3, #0
 800a61e:	2200      	movs	r2, #0
 800a620:	2100      	movs	r1, #0
 800a622:	6878      	ldr	r0, [r7, #4]
 800a624:	f000 f9d0 	bl	800a9c8 <xQueueGenericSend>
 800a628:	4603      	mov	r3, r0
 800a62a:	2b01      	cmp	r3, #1
 800a62c:	d001      	beq.n	800a632 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800a62e:	23ff      	movs	r3, #255	; 0xff
 800a630:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800a632:	68fb      	ldr	r3, [r7, #12]
}
 800a634:	4618      	mov	r0, r3
 800a636:	3710      	adds	r7, #16
 800a638:	46bd      	mov	sp, r7
 800a63a:	bd80      	pop	{r7, pc}
 800a63c:	e000ed04 	.word	0xe000ed04

0800a640 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 800a640:	b580      	push	{r7, lr}
 800a642:	af00      	add	r7, sp, #0

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800a644:	f001 fc92 	bl	800bf6c <xTaskGetSchedulerState>
 800a648:	4603      	mov	r3, r0
 800a64a:	2b01      	cmp	r3, #1
 800a64c:	d001      	beq.n	800a652 <osSystickHandler+0x12>
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 800a64e:	f002 fa8b 	bl	800cb68 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 800a652:	bf00      	nop
 800a654:	bd80      	pop	{r7, pc}

0800a656 <osDelayUntil>:
*          prior to its first use (PreviousWakeTime = osKernelSysTick() )
* @param   millisec    time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelayUntil (uint32_t *PreviousWakeTime, uint32_t millisec)
{
 800a656:	b480      	push	{r7}
 800a658:	b083      	sub	sp, #12
 800a65a:	af00      	add	r7, sp, #0
 800a65c:	6078      	str	r0, [r7, #4]
 800a65e:	6039      	str	r1, [r7, #0]
  return osOK;
#else
  (void) millisec;
  (void) PreviousWakeTime;
  
  return osErrorResource;
 800a660:	2381      	movs	r3, #129	; 0x81
#endif
}
 800a662:	4618      	mov	r0, r3
 800a664:	370c      	adds	r7, #12
 800a666:	46bd      	mov	sp, r7
 800a668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a66c:	4770      	bx	lr

0800a66e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a66e:	b480      	push	{r7}
 800a670:	b083      	sub	sp, #12
 800a672:	af00      	add	r7, sp, #0
 800a674:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	f103 0208 	add.w	r2, r3, #8
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	f04f 32ff 	mov.w	r2, #4294967295
 800a686:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	f103 0208 	add.w	r2, r3, #8
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	f103 0208 	add.w	r2, r3, #8
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	2200      	movs	r2, #0
 800a6a0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a6a2:	bf00      	nop
 800a6a4:	370c      	adds	r7, #12
 800a6a6:	46bd      	mov	sp, r7
 800a6a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ac:	4770      	bx	lr

0800a6ae <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a6ae:	b480      	push	{r7}
 800a6b0:	b083      	sub	sp, #12
 800a6b2:	af00      	add	r7, sp, #0
 800a6b4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	2200      	movs	r2, #0
 800a6ba:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a6bc:	bf00      	nop
 800a6be:	370c      	adds	r7, #12
 800a6c0:	46bd      	mov	sp, r7
 800a6c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c6:	4770      	bx	lr

0800a6c8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a6c8:	b480      	push	{r7}
 800a6ca:	b085      	sub	sp, #20
 800a6cc:	af00      	add	r7, sp, #0
 800a6ce:	6078      	str	r0, [r7, #4]
 800a6d0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	685b      	ldr	r3, [r3, #4]
 800a6d6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a6d8:	683b      	ldr	r3, [r7, #0]
 800a6da:	68fa      	ldr	r2, [r7, #12]
 800a6dc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	689a      	ldr	r2, [r3, #8]
 800a6e2:	683b      	ldr	r3, [r7, #0]
 800a6e4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	689b      	ldr	r3, [r3, #8]
 800a6ea:	683a      	ldr	r2, [r7, #0]
 800a6ec:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	683a      	ldr	r2, [r7, #0]
 800a6f2:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800a6f4:	683b      	ldr	r3, [r7, #0]
 800a6f6:	687a      	ldr	r2, [r7, #4]
 800a6f8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	1c5a      	adds	r2, r3, #1
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	601a      	str	r2, [r3, #0]
}
 800a704:	bf00      	nop
 800a706:	3714      	adds	r7, #20
 800a708:	46bd      	mov	sp, r7
 800a70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a70e:	4770      	bx	lr

0800a710 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a710:	b480      	push	{r7}
 800a712:	b085      	sub	sp, #20
 800a714:	af00      	add	r7, sp, #0
 800a716:	6078      	str	r0, [r7, #4]
 800a718:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a71a:	683b      	ldr	r3, [r7, #0]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a720:	68bb      	ldr	r3, [r7, #8]
 800a722:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a726:	d103      	bne.n	800a730 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	691b      	ldr	r3, [r3, #16]
 800a72c:	60fb      	str	r3, [r7, #12]
 800a72e:	e00c      	b.n	800a74a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	3308      	adds	r3, #8
 800a734:	60fb      	str	r3, [r7, #12]
 800a736:	e002      	b.n	800a73e <vListInsert+0x2e>
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	685b      	ldr	r3, [r3, #4]
 800a73c:	60fb      	str	r3, [r7, #12]
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	685b      	ldr	r3, [r3, #4]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	68ba      	ldr	r2, [r7, #8]
 800a746:	429a      	cmp	r2, r3
 800a748:	d2f6      	bcs.n	800a738 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	685a      	ldr	r2, [r3, #4]
 800a74e:	683b      	ldr	r3, [r7, #0]
 800a750:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a752:	683b      	ldr	r3, [r7, #0]
 800a754:	685b      	ldr	r3, [r3, #4]
 800a756:	683a      	ldr	r2, [r7, #0]
 800a758:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a75a:	683b      	ldr	r3, [r7, #0]
 800a75c:	68fa      	ldr	r2, [r7, #12]
 800a75e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	683a      	ldr	r2, [r7, #0]
 800a764:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800a766:	683b      	ldr	r3, [r7, #0]
 800a768:	687a      	ldr	r2, [r7, #4]
 800a76a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	1c5a      	adds	r2, r3, #1
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	601a      	str	r2, [r3, #0]
}
 800a776:	bf00      	nop
 800a778:	3714      	adds	r7, #20
 800a77a:	46bd      	mov	sp, r7
 800a77c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a780:	4770      	bx	lr

0800a782 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a782:	b480      	push	{r7}
 800a784:	b085      	sub	sp, #20
 800a786:	af00      	add	r7, sp, #0
 800a788:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	691b      	ldr	r3, [r3, #16]
 800a78e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	685b      	ldr	r3, [r3, #4]
 800a794:	687a      	ldr	r2, [r7, #4]
 800a796:	6892      	ldr	r2, [r2, #8]
 800a798:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	689b      	ldr	r3, [r3, #8]
 800a79e:	687a      	ldr	r2, [r7, #4]
 800a7a0:	6852      	ldr	r2, [r2, #4]
 800a7a2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	685b      	ldr	r3, [r3, #4]
 800a7a8:	687a      	ldr	r2, [r7, #4]
 800a7aa:	429a      	cmp	r2, r3
 800a7ac:	d103      	bne.n	800a7b6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	689a      	ldr	r2, [r3, #8]
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	2200      	movs	r2, #0
 800a7ba:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	1e5a      	subs	r2, r3, #1
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	681b      	ldr	r3, [r3, #0]
}
 800a7ca:	4618      	mov	r0, r3
 800a7cc:	3714      	adds	r7, #20
 800a7ce:	46bd      	mov	sp, r7
 800a7d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7d4:	4770      	bx	lr
	...

0800a7d8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a7d8:	b580      	push	{r7, lr}
 800a7da:	b084      	sub	sp, #16
 800a7dc:	af00      	add	r7, sp, #0
 800a7de:	6078      	str	r0, [r7, #4]
 800a7e0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d10a      	bne.n	800a802 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a7ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7f0:	f383 8811 	msr	BASEPRI, r3
 800a7f4:	f3bf 8f6f 	isb	sy
 800a7f8:	f3bf 8f4f 	dsb	sy
 800a7fc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);
}
 800a7fe:	bf00      	nop
 800a800:	e7fe      	b.n	800a800 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a802:	f002 f91f 	bl	800ca44 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	681a      	ldr	r2, [r3, #0]
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a80e:	68f9      	ldr	r1, [r7, #12]
 800a810:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a812:	fb01 f303 	mul.w	r3, r1, r3
 800a816:	441a      	add	r2, r3
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	2200      	movs	r2, #0
 800a820:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	681a      	ldr	r2, [r3, #0]
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	681a      	ldr	r2, [r3, #0]
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a832:	3b01      	subs	r3, #1
 800a834:	68f9      	ldr	r1, [r7, #12]
 800a836:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a838:	fb01 f303 	mul.w	r3, r1, r3
 800a83c:	441a      	add	r2, r3
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	22ff      	movs	r2, #255	; 0xff
 800a846:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	22ff      	movs	r2, #255	; 0xff
 800a84e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800a852:	683b      	ldr	r3, [r7, #0]
 800a854:	2b00      	cmp	r3, #0
 800a856:	d114      	bne.n	800a882 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	691b      	ldr	r3, [r3, #16]
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d01a      	beq.n	800a896 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	3310      	adds	r3, #16
 800a864:	4618      	mov	r0, r3
 800a866:	f001 f9c5 	bl	800bbf4 <xTaskRemoveFromEventList>
 800a86a:	4603      	mov	r3, r0
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d012      	beq.n	800a896 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a870:	4b0c      	ldr	r3, [pc, #48]	; (800a8a4 <xQueueGenericReset+0xcc>)
 800a872:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a876:	601a      	str	r2, [r3, #0]
 800a878:	f3bf 8f4f 	dsb	sy
 800a87c:	f3bf 8f6f 	isb	sy
 800a880:	e009      	b.n	800a896 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	3310      	adds	r3, #16
 800a886:	4618      	mov	r0, r3
 800a888:	f7ff fef1 	bl	800a66e <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	3324      	adds	r3, #36	; 0x24
 800a890:	4618      	mov	r0, r3
 800a892:	f7ff feec 	bl	800a66e <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a896:	f002 f905 	bl	800caa4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a89a:	2301      	movs	r3, #1
}
 800a89c:	4618      	mov	r0, r3
 800a89e:	3710      	adds	r7, #16
 800a8a0:	46bd      	mov	sp, r7
 800a8a2:	bd80      	pop	{r7, pc}
 800a8a4:	e000ed04 	.word	0xe000ed04

0800a8a8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a8a8:	b580      	push	{r7, lr}
 800a8aa:	b08a      	sub	sp, #40	; 0x28
 800a8ac:	af02      	add	r7, sp, #8
 800a8ae:	60f8      	str	r0, [r7, #12]
 800a8b0:	60b9      	str	r1, [r7, #8]
 800a8b2:	4613      	mov	r3, r2
 800a8b4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d10a      	bne.n	800a8d2 <xQueueGenericCreate+0x2a>
	__asm volatile
 800a8bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8c0:	f383 8811 	msr	BASEPRI, r3
 800a8c4:	f3bf 8f6f 	isb	sy
 800a8c8:	f3bf 8f4f 	dsb	sy
 800a8cc:	613b      	str	r3, [r7, #16]
}
 800a8ce:	bf00      	nop
 800a8d0:	e7fe      	b.n	800a8d0 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800a8d2:	68bb      	ldr	r3, [r7, #8]
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d102      	bne.n	800a8de <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800a8d8:	2300      	movs	r3, #0
 800a8da:	61fb      	str	r3, [r7, #28]
 800a8dc:	e004      	b.n	800a8e8 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	68ba      	ldr	r2, [r7, #8]
 800a8e2:	fb02 f303 	mul.w	r3, r2, r3
 800a8e6:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800a8e8:	69fb      	ldr	r3, [r7, #28]
 800a8ea:	3350      	adds	r3, #80	; 0x50
 800a8ec:	4618      	mov	r0, r3
 800a8ee:	f002 f9c3 	bl	800cc78 <pvPortMalloc>
 800a8f2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a8f4:	69bb      	ldr	r3, [r7, #24]
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d00b      	beq.n	800a912 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800a8fa:	69bb      	ldr	r3, [r7, #24]
 800a8fc:	3350      	adds	r3, #80	; 0x50
 800a8fe:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a900:	79fa      	ldrb	r2, [r7, #7]
 800a902:	69bb      	ldr	r3, [r7, #24]
 800a904:	9300      	str	r3, [sp, #0]
 800a906:	4613      	mov	r3, r2
 800a908:	697a      	ldr	r2, [r7, #20]
 800a90a:	68b9      	ldr	r1, [r7, #8]
 800a90c:	68f8      	ldr	r0, [r7, #12]
 800a90e:	f000 f805 	bl	800a91c <prvInitialiseNewQueue>
		}

		return pxNewQueue;
 800a912:	69bb      	ldr	r3, [r7, #24]
	}
 800a914:	4618      	mov	r0, r3
 800a916:	3720      	adds	r7, #32
 800a918:	46bd      	mov	sp, r7
 800a91a:	bd80      	pop	{r7, pc}

0800a91c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a91c:	b580      	push	{r7, lr}
 800a91e:	b084      	sub	sp, #16
 800a920:	af00      	add	r7, sp, #0
 800a922:	60f8      	str	r0, [r7, #12]
 800a924:	60b9      	str	r1, [r7, #8]
 800a926:	607a      	str	r2, [r7, #4]
 800a928:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a92a:	68bb      	ldr	r3, [r7, #8]
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d103      	bne.n	800a938 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a930:	69bb      	ldr	r3, [r7, #24]
 800a932:	69ba      	ldr	r2, [r7, #24]
 800a934:	601a      	str	r2, [r3, #0]
 800a936:	e002      	b.n	800a93e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a938:	69bb      	ldr	r3, [r7, #24]
 800a93a:	687a      	ldr	r2, [r7, #4]
 800a93c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a93e:	69bb      	ldr	r3, [r7, #24]
 800a940:	68fa      	ldr	r2, [r7, #12]
 800a942:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a944:	69bb      	ldr	r3, [r7, #24]
 800a946:	68ba      	ldr	r2, [r7, #8]
 800a948:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a94a:	2101      	movs	r1, #1
 800a94c:	69b8      	ldr	r0, [r7, #24]
 800a94e:	f7ff ff43 	bl	800a7d8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a952:	69bb      	ldr	r3, [r7, #24]
 800a954:	78fa      	ldrb	r2, [r7, #3]
 800a956:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a95a:	bf00      	nop
 800a95c:	3710      	adds	r7, #16
 800a95e:	46bd      	mov	sp, r7
 800a960:	bd80      	pop	{r7, pc}

0800a962 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800a962:	b580      	push	{r7, lr}
 800a964:	b082      	sub	sp, #8
 800a966:	af00      	add	r7, sp, #0
 800a968:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d00e      	beq.n	800a98e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	2200      	movs	r2, #0
 800a974:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	2200      	movs	r2, #0
 800a97a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	2200      	movs	r2, #0
 800a980:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800a982:	2300      	movs	r3, #0
 800a984:	2200      	movs	r2, #0
 800a986:	2100      	movs	r1, #0
 800a988:	6878      	ldr	r0, [r7, #4]
 800a98a:	f000 f81d 	bl	800a9c8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800a98e:	bf00      	nop
 800a990:	3708      	adds	r7, #8
 800a992:	46bd      	mov	sp, r7
 800a994:	bd80      	pop	{r7, pc}

0800a996 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800a996:	b580      	push	{r7, lr}
 800a998:	b086      	sub	sp, #24
 800a99a:	af00      	add	r7, sp, #0
 800a99c:	4603      	mov	r3, r0
 800a99e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800a9a0:	2301      	movs	r3, #1
 800a9a2:	617b      	str	r3, [r7, #20]
 800a9a4:	2300      	movs	r3, #0
 800a9a6:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800a9a8:	79fb      	ldrb	r3, [r7, #7]
 800a9aa:	461a      	mov	r2, r3
 800a9ac:	6939      	ldr	r1, [r7, #16]
 800a9ae:	6978      	ldr	r0, [r7, #20]
 800a9b0:	f7ff ff7a 	bl	800a8a8 <xQueueGenericCreate>
 800a9b4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 800a9b6:	68f8      	ldr	r0, [r7, #12]
 800a9b8:	f7ff ffd3 	bl	800a962 <prvInitialiseMutex>

		return pxNewQueue;
 800a9bc:	68fb      	ldr	r3, [r7, #12]
	}
 800a9be:	4618      	mov	r0, r3
 800a9c0:	3718      	adds	r7, #24
 800a9c2:	46bd      	mov	sp, r7
 800a9c4:	bd80      	pop	{r7, pc}
	...

0800a9c8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a9c8:	b580      	push	{r7, lr}
 800a9ca:	b08e      	sub	sp, #56	; 0x38
 800a9cc:	af00      	add	r7, sp, #0
 800a9ce:	60f8      	str	r0, [r7, #12]
 800a9d0:	60b9      	str	r1, [r7, #8]
 800a9d2:	607a      	str	r2, [r7, #4]
 800a9d4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a9d6:	2300      	movs	r3, #0
 800a9d8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a9de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d10a      	bne.n	800a9fa <xQueueGenericSend+0x32>
	__asm volatile
 800a9e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9e8:	f383 8811 	msr	BASEPRI, r3
 800a9ec:	f3bf 8f6f 	isb	sy
 800a9f0:	f3bf 8f4f 	dsb	sy
 800a9f4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a9f6:	bf00      	nop
 800a9f8:	e7fe      	b.n	800a9f8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a9fa:	68bb      	ldr	r3, [r7, #8]
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d103      	bne.n	800aa08 <xQueueGenericSend+0x40>
 800aa00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d101      	bne.n	800aa0c <xQueueGenericSend+0x44>
 800aa08:	2301      	movs	r3, #1
 800aa0a:	e000      	b.n	800aa0e <xQueueGenericSend+0x46>
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d10a      	bne.n	800aa28 <xQueueGenericSend+0x60>
	__asm volatile
 800aa12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa16:	f383 8811 	msr	BASEPRI, r3
 800aa1a:	f3bf 8f6f 	isb	sy
 800aa1e:	f3bf 8f4f 	dsb	sy
 800aa22:	627b      	str	r3, [r7, #36]	; 0x24
}
 800aa24:	bf00      	nop
 800aa26:	e7fe      	b.n	800aa26 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800aa28:	683b      	ldr	r3, [r7, #0]
 800aa2a:	2b02      	cmp	r3, #2
 800aa2c:	d103      	bne.n	800aa36 <xQueueGenericSend+0x6e>
 800aa2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa32:	2b01      	cmp	r3, #1
 800aa34:	d101      	bne.n	800aa3a <xQueueGenericSend+0x72>
 800aa36:	2301      	movs	r3, #1
 800aa38:	e000      	b.n	800aa3c <xQueueGenericSend+0x74>
 800aa3a:	2300      	movs	r3, #0
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d10a      	bne.n	800aa56 <xQueueGenericSend+0x8e>
	__asm volatile
 800aa40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa44:	f383 8811 	msr	BASEPRI, r3
 800aa48:	f3bf 8f6f 	isb	sy
 800aa4c:	f3bf 8f4f 	dsb	sy
 800aa50:	623b      	str	r3, [r7, #32]
}
 800aa52:	bf00      	nop
 800aa54:	e7fe      	b.n	800aa54 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800aa56:	f001 fa89 	bl	800bf6c <xTaskGetSchedulerState>
 800aa5a:	4603      	mov	r3, r0
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d102      	bne.n	800aa66 <xQueueGenericSend+0x9e>
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d101      	bne.n	800aa6a <xQueueGenericSend+0xa2>
 800aa66:	2301      	movs	r3, #1
 800aa68:	e000      	b.n	800aa6c <xQueueGenericSend+0xa4>
 800aa6a:	2300      	movs	r3, #0
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d10a      	bne.n	800aa86 <xQueueGenericSend+0xbe>
	__asm volatile
 800aa70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa74:	f383 8811 	msr	BASEPRI, r3
 800aa78:	f3bf 8f6f 	isb	sy
 800aa7c:	f3bf 8f4f 	dsb	sy
 800aa80:	61fb      	str	r3, [r7, #28]
}
 800aa82:	bf00      	nop
 800aa84:	e7fe      	b.n	800aa84 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800aa86:	f001 ffdd 	bl	800ca44 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800aa8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa8c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800aa8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa92:	429a      	cmp	r2, r3
 800aa94:	d302      	bcc.n	800aa9c <xQueueGenericSend+0xd4>
 800aa96:	683b      	ldr	r3, [r7, #0]
 800aa98:	2b02      	cmp	r3, #2
 800aa9a:	d129      	bne.n	800aaf0 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800aa9c:	683a      	ldr	r2, [r7, #0]
 800aa9e:	68b9      	ldr	r1, [r7, #8]
 800aaa0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aaa2:	f000 fb4b 	bl	800b13c <prvCopyDataToQueue>
 800aaa6:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800aaa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aaaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d010      	beq.n	800aad2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800aab0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aab2:	3324      	adds	r3, #36	; 0x24
 800aab4:	4618      	mov	r0, r3
 800aab6:	f001 f89d 	bl	800bbf4 <xTaskRemoveFromEventList>
 800aaba:	4603      	mov	r3, r0
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d013      	beq.n	800aae8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800aac0:	4b3f      	ldr	r3, [pc, #252]	; (800abc0 <xQueueGenericSend+0x1f8>)
 800aac2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aac6:	601a      	str	r2, [r3, #0]
 800aac8:	f3bf 8f4f 	dsb	sy
 800aacc:	f3bf 8f6f 	isb	sy
 800aad0:	e00a      	b.n	800aae8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800aad2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d007      	beq.n	800aae8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800aad8:	4b39      	ldr	r3, [pc, #228]	; (800abc0 <xQueueGenericSend+0x1f8>)
 800aada:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aade:	601a      	str	r2, [r3, #0]
 800aae0:	f3bf 8f4f 	dsb	sy
 800aae4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800aae8:	f001 ffdc 	bl	800caa4 <vPortExitCritical>
				return pdPASS;
 800aaec:	2301      	movs	r3, #1
 800aaee:	e063      	b.n	800abb8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d103      	bne.n	800aafe <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800aaf6:	f001 ffd5 	bl	800caa4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800aafa:	2300      	movs	r3, #0
 800aafc:	e05c      	b.n	800abb8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800aafe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d106      	bne.n	800ab12 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 800ab04:	f107 0314 	add.w	r3, r7, #20
 800ab08:	4618      	mov	r0, r3
 800ab0a:	f001 f8d5 	bl	800bcb8 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ab0e:	2301      	movs	r3, #1
 800ab10:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ab12:	f001 ffc7 	bl	800caa4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ab16:	f000 fe37 	bl	800b788 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ab1a:	f001 ff93 	bl	800ca44 <vPortEnterCritical>
 800ab1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab20:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ab24:	b25b      	sxtb	r3, r3
 800ab26:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab2a:	d103      	bne.n	800ab34 <xQueueGenericSend+0x16c>
 800ab2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab2e:	2200      	movs	r2, #0
 800ab30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ab34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab36:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ab3a:	b25b      	sxtb	r3, r3
 800ab3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab40:	d103      	bne.n	800ab4a <xQueueGenericSend+0x182>
 800ab42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab44:	2200      	movs	r2, #0
 800ab46:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ab4a:	f001 ffab 	bl	800caa4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ab4e:	1d3a      	adds	r2, r7, #4
 800ab50:	f107 0314 	add.w	r3, r7, #20
 800ab54:	4611      	mov	r1, r2
 800ab56:	4618      	mov	r0, r3
 800ab58:	f001 f8d2 	bl	800bd00 <xTaskCheckForTimeOut>
 800ab5c:	4603      	mov	r3, r0
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d124      	bne.n	800abac <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800ab62:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ab64:	f000 fbe2 	bl	800b32c <prvIsQueueFull>
 800ab68:	4603      	mov	r3, r0
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d018      	beq.n	800aba0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800ab6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab70:	3310      	adds	r3, #16
 800ab72:	687a      	ldr	r2, [r7, #4]
 800ab74:	4611      	mov	r1, r2
 800ab76:	4618      	mov	r0, r3
 800ab78:	f000 ffec 	bl	800bb54 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800ab7c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ab7e:	f000 fb6d 	bl	800b25c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800ab82:	f000 fe0f 	bl	800b7a4 <xTaskResumeAll>
 800ab86:	4603      	mov	r3, r0
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	f47f af7c 	bne.w	800aa86 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800ab8e:	4b0c      	ldr	r3, [pc, #48]	; (800abc0 <xQueueGenericSend+0x1f8>)
 800ab90:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab94:	601a      	str	r2, [r3, #0]
 800ab96:	f3bf 8f4f 	dsb	sy
 800ab9a:	f3bf 8f6f 	isb	sy
 800ab9e:	e772      	b.n	800aa86 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800aba0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aba2:	f000 fb5b 	bl	800b25c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800aba6:	f000 fdfd 	bl	800b7a4 <xTaskResumeAll>
 800abaa:	e76c      	b.n	800aa86 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800abac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800abae:	f000 fb55 	bl	800b25c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800abb2:	f000 fdf7 	bl	800b7a4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800abb6:	2300      	movs	r3, #0
		}
	}
}
 800abb8:	4618      	mov	r0, r3
 800abba:	3738      	adds	r7, #56	; 0x38
 800abbc:	46bd      	mov	sp, r7
 800abbe:	bd80      	pop	{r7, pc}
 800abc0:	e000ed04 	.word	0xe000ed04

0800abc4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800abc4:	b580      	push	{r7, lr}
 800abc6:	b08e      	sub	sp, #56	; 0x38
 800abc8:	af00      	add	r7, sp, #0
 800abca:	60f8      	str	r0, [r7, #12]
 800abcc:	60b9      	str	r1, [r7, #8]
 800abce:	607a      	str	r2, [r7, #4]
 800abd0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800abd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d10a      	bne.n	800abf2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800abdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abe0:	f383 8811 	msr	BASEPRI, r3
 800abe4:	f3bf 8f6f 	isb	sy
 800abe8:	f3bf 8f4f 	dsb	sy
 800abec:	627b      	str	r3, [r7, #36]	; 0x24
}
 800abee:	bf00      	nop
 800abf0:	e7fe      	b.n	800abf0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800abf2:	68bb      	ldr	r3, [r7, #8]
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d103      	bne.n	800ac00 <xQueueGenericSendFromISR+0x3c>
 800abf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d101      	bne.n	800ac04 <xQueueGenericSendFromISR+0x40>
 800ac00:	2301      	movs	r3, #1
 800ac02:	e000      	b.n	800ac06 <xQueueGenericSendFromISR+0x42>
 800ac04:	2300      	movs	r3, #0
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d10a      	bne.n	800ac20 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800ac0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac0e:	f383 8811 	msr	BASEPRI, r3
 800ac12:	f3bf 8f6f 	isb	sy
 800ac16:	f3bf 8f4f 	dsb	sy
 800ac1a:	623b      	str	r3, [r7, #32]
}
 800ac1c:	bf00      	nop
 800ac1e:	e7fe      	b.n	800ac1e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ac20:	683b      	ldr	r3, [r7, #0]
 800ac22:	2b02      	cmp	r3, #2
 800ac24:	d103      	bne.n	800ac2e <xQueueGenericSendFromISR+0x6a>
 800ac26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac2a:	2b01      	cmp	r3, #1
 800ac2c:	d101      	bne.n	800ac32 <xQueueGenericSendFromISR+0x6e>
 800ac2e:	2301      	movs	r3, #1
 800ac30:	e000      	b.n	800ac34 <xQueueGenericSendFromISR+0x70>
 800ac32:	2300      	movs	r3, #0
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d10a      	bne.n	800ac4e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800ac38:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac3c:	f383 8811 	msr	BASEPRI, r3
 800ac40:	f3bf 8f6f 	isb	sy
 800ac44:	f3bf 8f4f 	dsb	sy
 800ac48:	61fb      	str	r3, [r7, #28]
}
 800ac4a:	bf00      	nop
 800ac4c:	e7fe      	b.n	800ac4c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ac4e:	f001 ffd3 	bl	800cbf8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800ac52:	f3ef 8211 	mrs	r2, BASEPRI
 800ac56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac5a:	f383 8811 	msr	BASEPRI, r3
 800ac5e:	f3bf 8f6f 	isb	sy
 800ac62:	f3bf 8f4f 	dsb	sy
 800ac66:	61ba      	str	r2, [r7, #24]
 800ac68:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800ac6a:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ac6c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ac6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac70:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ac72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac76:	429a      	cmp	r2, r3
 800ac78:	d302      	bcc.n	800ac80 <xQueueGenericSendFromISR+0xbc>
 800ac7a:	683b      	ldr	r3, [r7, #0]
 800ac7c:	2b02      	cmp	r3, #2
 800ac7e:	d12c      	bne.n	800acda <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800ac80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac82:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ac86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ac8a:	683a      	ldr	r2, [r7, #0]
 800ac8c:	68b9      	ldr	r1, [r7, #8]
 800ac8e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ac90:	f000 fa54 	bl	800b13c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800ac94:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800ac98:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac9c:	d112      	bne.n	800acc4 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ac9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d016      	beq.n	800acd4 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800aca6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aca8:	3324      	adds	r3, #36	; 0x24
 800acaa:	4618      	mov	r0, r3
 800acac:	f000 ffa2 	bl	800bbf4 <xTaskRemoveFromEventList>
 800acb0:	4603      	mov	r3, r0
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d00e      	beq.n	800acd4 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d00b      	beq.n	800acd4 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	2201      	movs	r2, #1
 800acc0:	601a      	str	r2, [r3, #0]
 800acc2:	e007      	b.n	800acd4 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800acc4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800acc8:	3301      	adds	r3, #1
 800acca:	b2db      	uxtb	r3, r3
 800accc:	b25a      	sxtb	r2, r3
 800acce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800acd0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800acd4:	2301      	movs	r3, #1
 800acd6:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800acd8:	e001      	b.n	800acde <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800acda:	2300      	movs	r3, #0
 800acdc:	637b      	str	r3, [r7, #52]	; 0x34
 800acde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ace0:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800ace2:	693b      	ldr	r3, [r7, #16]
 800ace4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue )
	);
}
 800ace8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800acea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800acec:	4618      	mov	r0, r3
 800acee:	3738      	adds	r7, #56	; 0x38
 800acf0:	46bd      	mov	sp, r7
 800acf2:	bd80      	pop	{r7, pc}

0800acf4 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800acf4:	b580      	push	{r7, lr}
 800acf6:	b08e      	sub	sp, #56	; 0x38
 800acf8:	af00      	add	r7, sp, #0
 800acfa:	6078      	str	r0, [r7, #4]
 800acfc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800ad02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d10a      	bne.n	800ad1e <xQueueGiveFromISR+0x2a>
	__asm volatile
 800ad08:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad0c:	f383 8811 	msr	BASEPRI, r3
 800ad10:	f3bf 8f6f 	isb	sy
 800ad14:	f3bf 8f4f 	dsb	sy
 800ad18:	623b      	str	r3, [r7, #32]
}
 800ad1a:	bf00      	nop
 800ad1c:	e7fe      	b.n	800ad1c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800ad1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d00a      	beq.n	800ad3c <xQueueGiveFromISR+0x48>
	__asm volatile
 800ad26:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad2a:	f383 8811 	msr	BASEPRI, r3
 800ad2e:	f3bf 8f6f 	isb	sy
 800ad32:	f3bf 8f4f 	dsb	sy
 800ad36:	61fb      	str	r3, [r7, #28]
}
 800ad38:	bf00      	nop
 800ad3a:	e7fe      	b.n	800ad3a <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 800ad3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d103      	bne.n	800ad4c <xQueueGiveFromISR+0x58>
 800ad44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad46:	685b      	ldr	r3, [r3, #4]
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d101      	bne.n	800ad50 <xQueueGiveFromISR+0x5c>
 800ad4c:	2301      	movs	r3, #1
 800ad4e:	e000      	b.n	800ad52 <xQueueGiveFromISR+0x5e>
 800ad50:	2300      	movs	r3, #0
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d10a      	bne.n	800ad6c <xQueueGiveFromISR+0x78>
	__asm volatile
 800ad56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad5a:	f383 8811 	msr	BASEPRI, r3
 800ad5e:	f3bf 8f6f 	isb	sy
 800ad62:	f3bf 8f4f 	dsb	sy
 800ad66:	61bb      	str	r3, [r7, #24]
}
 800ad68:	bf00      	nop
 800ad6a:	e7fe      	b.n	800ad6a <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ad6c:	f001 ff44 	bl	800cbf8 <vPortValidateInterruptPriority>
	__asm volatile
 800ad70:	f3ef 8211 	mrs	r2, BASEPRI
 800ad74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad78:	f383 8811 	msr	BASEPRI, r3
 800ad7c:	f3bf 8f6f 	isb	sy
 800ad80:	f3bf 8f4f 	dsb	sy
 800ad84:	617a      	str	r2, [r7, #20]
 800ad86:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800ad88:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ad8a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ad8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad90:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800ad92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad96:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ad98:	429a      	cmp	r2, r3
 800ad9a:	d22b      	bcs.n	800adf4 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800ad9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad9e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ada2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 800ada6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ada8:	1c5a      	adds	r2, r3, #1
 800adaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adac:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800adae:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800adb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adb6:	d112      	bne.n	800adde <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800adb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d016      	beq.n	800adee <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800adc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adc2:	3324      	adds	r3, #36	; 0x24
 800adc4:	4618      	mov	r0, r3
 800adc6:	f000 ff15 	bl	800bbf4 <xTaskRemoveFromEventList>
 800adca:	4603      	mov	r3, r0
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d00e      	beq.n	800adee <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800add0:	683b      	ldr	r3, [r7, #0]
 800add2:	2b00      	cmp	r3, #0
 800add4:	d00b      	beq.n	800adee <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800add6:	683b      	ldr	r3, [r7, #0]
 800add8:	2201      	movs	r2, #1
 800adda:	601a      	str	r2, [r3, #0]
 800addc:	e007      	b.n	800adee <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800adde:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ade2:	3301      	adds	r3, #1
 800ade4:	b2db      	uxtb	r3, r3
 800ade6:	b25a      	sxtb	r2, r3
 800ade8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800adee:	2301      	movs	r3, #1
 800adf0:	637b      	str	r3, [r7, #52]	; 0x34
 800adf2:	e001      	b.n	800adf8 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800adf4:	2300      	movs	r3, #0
 800adf6:	637b      	str	r3, [r7, #52]	; 0x34
 800adf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800adfa:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	f383 8811 	msr	BASEPRI, r3
}
 800ae02:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ae04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800ae06:	4618      	mov	r0, r3
 800ae08:	3738      	adds	r7, #56	; 0x38
 800ae0a:	46bd      	mov	sp, r7
 800ae0c:	bd80      	pop	{r7, pc}
	...

0800ae10 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
 800ae10:	b580      	push	{r7, lr}
 800ae12:	b08e      	sub	sp, #56	; 0x38
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	60f8      	str	r0, [r7, #12]
 800ae18:	60b9      	str	r1, [r7, #8]
 800ae1a:	607a      	str	r2, [r7, #4]
 800ae1c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800ae1e:	2300      	movs	r3, #0
 800ae20:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800ae26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d10a      	bne.n	800ae42 <xQueueGenericReceive+0x32>
	__asm volatile
 800ae2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae30:	f383 8811 	msr	BASEPRI, r3
 800ae34:	f3bf 8f6f 	isb	sy
 800ae38:	f3bf 8f4f 	dsb	sy
 800ae3c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ae3e:	bf00      	nop
 800ae40:	e7fe      	b.n	800ae40 <xQueueGenericReceive+0x30>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ae42:	68bb      	ldr	r3, [r7, #8]
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d103      	bne.n	800ae50 <xQueueGenericReceive+0x40>
 800ae48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	d101      	bne.n	800ae54 <xQueueGenericReceive+0x44>
 800ae50:	2301      	movs	r3, #1
 800ae52:	e000      	b.n	800ae56 <xQueueGenericReceive+0x46>
 800ae54:	2300      	movs	r3, #0
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d10a      	bne.n	800ae70 <xQueueGenericReceive+0x60>
	__asm volatile
 800ae5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae5e:	f383 8811 	msr	BASEPRI, r3
 800ae62:	f3bf 8f6f 	isb	sy
 800ae66:	f3bf 8f4f 	dsb	sy
 800ae6a:	623b      	str	r3, [r7, #32]
}
 800ae6c:	bf00      	nop
 800ae6e:	e7fe      	b.n	800ae6e <xQueueGenericReceive+0x5e>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ae70:	f001 f87c 	bl	800bf6c <xTaskGetSchedulerState>
 800ae74:	4603      	mov	r3, r0
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d102      	bne.n	800ae80 <xQueueGenericReceive+0x70>
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d101      	bne.n	800ae84 <xQueueGenericReceive+0x74>
 800ae80:	2301      	movs	r3, #1
 800ae82:	e000      	b.n	800ae86 <xQueueGenericReceive+0x76>
 800ae84:	2300      	movs	r3, #0
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d10a      	bne.n	800aea0 <xQueueGenericReceive+0x90>
	__asm volatile
 800ae8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae8e:	f383 8811 	msr	BASEPRI, r3
 800ae92:	f3bf 8f6f 	isb	sy
 800ae96:	f3bf 8f4f 	dsb	sy
 800ae9a:	61fb      	str	r3, [r7, #28]
}
 800ae9c:	bf00      	nop
 800ae9e:	e7fe      	b.n	800ae9e <xQueueGenericReceive+0x8e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800aea0:	f001 fdd0 	bl	800ca44 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800aea4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aea6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aea8:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800aeaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d046      	beq.n	800af3e <xQueueGenericReceive+0x12e>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 800aeb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aeb2:	68db      	ldr	r3, [r3, #12]
 800aeb4:	62bb      	str	r3, [r7, #40]	; 0x28

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800aeb6:	68b9      	ldr	r1, [r7, #8]
 800aeb8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aeba:	f000 f9a9 	bl	800b210 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 800aebe:	683b      	ldr	r3, [r7, #0]
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d121      	bne.n	800af08 <xQueueGenericReceive+0xf8>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 800aec4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aec6:	1e5a      	subs	r2, r3, #1
 800aec8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aeca:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800aecc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d104      	bne.n	800aede <xQueueGenericReceive+0xce>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800aed4:	f001 f964 	bl	800c1a0 <pvTaskIncrementMutexHeldCount>
 800aed8:	4602      	mov	r2, r0
 800aeda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aedc:	605a      	str	r2, [r3, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800aede:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aee0:	691b      	ldr	r3, [r3, #16]
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d027      	beq.n	800af36 <xQueueGenericReceive+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800aee6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aee8:	3310      	adds	r3, #16
 800aeea:	4618      	mov	r0, r3
 800aeec:	f000 fe82 	bl	800bbf4 <xTaskRemoveFromEventList>
 800aef0:	4603      	mov	r3, r0
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d01f      	beq.n	800af36 <xQueueGenericReceive+0x126>
						{
							queueYIELD_IF_USING_PREEMPTION();
 800aef6:	4b50      	ldr	r3, [pc, #320]	; (800b038 <xQueueGenericReceive+0x228>)
 800aef8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aefc:	601a      	str	r2, [r3, #0]
 800aefe:	f3bf 8f4f 	dsb	sy
 800af02:	f3bf 8f6f 	isb	sy
 800af06:	e016      	b.n	800af36 <xQueueGenericReceive+0x126>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 800af08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af0a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800af0c:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800af0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af12:	2b00      	cmp	r3, #0
 800af14:	d00f      	beq.n	800af36 <xQueueGenericReceive+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800af16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af18:	3324      	adds	r3, #36	; 0x24
 800af1a:	4618      	mov	r0, r3
 800af1c:	f000 fe6a 	bl	800bbf4 <xTaskRemoveFromEventList>
 800af20:	4603      	mov	r3, r0
 800af22:	2b00      	cmp	r3, #0
 800af24:	d007      	beq.n	800af36 <xQueueGenericReceive+0x126>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
 800af26:	4b44      	ldr	r3, [pc, #272]	; (800b038 <xQueueGenericReceive+0x228>)
 800af28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800af2c:	601a      	str	r2, [r3, #0]
 800af2e:	f3bf 8f4f 	dsb	sy
 800af32:	f3bf 8f6f 	isb	sy
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
 800af36:	f001 fdb5 	bl	800caa4 <vPortExitCritical>
				return pdPASS;
 800af3a:	2301      	movs	r3, #1
 800af3c:	e077      	b.n	800b02e <xQueueGenericReceive+0x21e>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	2b00      	cmp	r3, #0
 800af42:	d103      	bne.n	800af4c <xQueueGenericReceive+0x13c>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800af44:	f001 fdae 	bl	800caa4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800af48:	2300      	movs	r3, #0
 800af4a:	e070      	b.n	800b02e <xQueueGenericReceive+0x21e>
				}
				else if( xEntryTimeSet == pdFALSE )
 800af4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d106      	bne.n	800af60 <xQueueGenericReceive+0x150>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 800af52:	f107 0314 	add.w	r3, r7, #20
 800af56:	4618      	mov	r0, r3
 800af58:	f000 feae 	bl	800bcb8 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800af5c:	2301      	movs	r3, #1
 800af5e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800af60:	f001 fda0 	bl	800caa4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800af64:	f000 fc10 	bl	800b788 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800af68:	f001 fd6c 	bl	800ca44 <vPortEnterCritical>
 800af6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af6e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800af72:	b25b      	sxtb	r3, r3
 800af74:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af78:	d103      	bne.n	800af82 <xQueueGenericReceive+0x172>
 800af7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af7c:	2200      	movs	r2, #0
 800af7e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800af82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af84:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800af88:	b25b      	sxtb	r3, r3
 800af8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af8e:	d103      	bne.n	800af98 <xQueueGenericReceive+0x188>
 800af90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af92:	2200      	movs	r2, #0
 800af94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800af98:	f001 fd84 	bl	800caa4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800af9c:	1d3a      	adds	r2, r7, #4
 800af9e:	f107 0314 	add.w	r3, r7, #20
 800afa2:	4611      	mov	r1, r2
 800afa4:	4618      	mov	r0, r3
 800afa6:	f000 feab 	bl	800bd00 <xTaskCheckForTimeOut>
 800afaa:	4603      	mov	r3, r0
 800afac:	2b00      	cmp	r3, #0
 800afae:	d131      	bne.n	800b014 <xQueueGenericReceive+0x204>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800afb0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800afb2:	f000 f9a5 	bl	800b300 <prvIsQueueEmpty>
 800afb6:	4603      	mov	r3, r0
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d025      	beq.n	800b008 <xQueueGenericReceive+0x1f8>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800afbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d108      	bne.n	800afd6 <xQueueGenericReceive+0x1c6>
					{
						taskENTER_CRITICAL();
 800afc4:	f001 fd3e 	bl	800ca44 <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 800afc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afca:	685b      	ldr	r3, [r3, #4]
 800afcc:	4618      	mov	r0, r3
 800afce:	f000 ffeb 	bl	800bfa8 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
 800afd2:	f001 fd67 	bl	800caa4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800afd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afd8:	3324      	adds	r3, #36	; 0x24
 800afda:	687a      	ldr	r2, [r7, #4]
 800afdc:	4611      	mov	r1, r2
 800afde:	4618      	mov	r0, r3
 800afe0:	f000 fdb8 	bl	800bb54 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800afe4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800afe6:	f000 f939 	bl	800b25c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800afea:	f000 fbdb 	bl	800b7a4 <xTaskResumeAll>
 800afee:	4603      	mov	r3, r0
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	f47f af55 	bne.w	800aea0 <xQueueGenericReceive+0x90>
				{
					portYIELD_WITHIN_API();
 800aff6:	4b10      	ldr	r3, [pc, #64]	; (800b038 <xQueueGenericReceive+0x228>)
 800aff8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800affc:	601a      	str	r2, [r3, #0]
 800affe:	f3bf 8f4f 	dsb	sy
 800b002:	f3bf 8f6f 	isb	sy
 800b006:	e74b      	b.n	800aea0 <xQueueGenericReceive+0x90>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b008:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b00a:	f000 f927 	bl	800b25c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b00e:	f000 fbc9 	bl	800b7a4 <xTaskResumeAll>
 800b012:	e745      	b.n	800aea0 <xQueueGenericReceive+0x90>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 800b014:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b016:	f000 f921 	bl	800b25c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b01a:	f000 fbc3 	bl	800b7a4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b01e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b020:	f000 f96e 	bl	800b300 <prvIsQueueEmpty>
 800b024:	4603      	mov	r3, r0
 800b026:	2b00      	cmp	r3, #0
 800b028:	f43f af3a 	beq.w	800aea0 <xQueueGenericReceive+0x90>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b02c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800b02e:	4618      	mov	r0, r3
 800b030:	3738      	adds	r7, #56	; 0x38
 800b032:	46bd      	mov	sp, r7
 800b034:	bd80      	pop	{r7, pc}
 800b036:	bf00      	nop
 800b038:	e000ed04 	.word	0xe000ed04

0800b03c <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800b03c:	b580      	push	{r7, lr}
 800b03e:	b08e      	sub	sp, #56	; 0x38
 800b040:	af00      	add	r7, sp, #0
 800b042:	60f8      	str	r0, [r7, #12]
 800b044:	60b9      	str	r1, [r7, #8]
 800b046:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b04c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d10a      	bne.n	800b068 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800b052:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b056:	f383 8811 	msr	BASEPRI, r3
 800b05a:	f3bf 8f6f 	isb	sy
 800b05e:	f3bf 8f4f 	dsb	sy
 800b062:	623b      	str	r3, [r7, #32]
}
 800b064:	bf00      	nop
 800b066:	e7fe      	b.n	800b066 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b068:	68bb      	ldr	r3, [r7, #8]
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d103      	bne.n	800b076 <xQueueReceiveFromISR+0x3a>
 800b06e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b072:	2b00      	cmp	r3, #0
 800b074:	d101      	bne.n	800b07a <xQueueReceiveFromISR+0x3e>
 800b076:	2301      	movs	r3, #1
 800b078:	e000      	b.n	800b07c <xQueueReceiveFromISR+0x40>
 800b07a:	2300      	movs	r3, #0
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d10a      	bne.n	800b096 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800b080:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b084:	f383 8811 	msr	BASEPRI, r3
 800b088:	f3bf 8f6f 	isb	sy
 800b08c:	f3bf 8f4f 	dsb	sy
 800b090:	61fb      	str	r3, [r7, #28]
}
 800b092:	bf00      	nop
 800b094:	e7fe      	b.n	800b094 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b096:	f001 fdaf 	bl	800cbf8 <vPortValidateInterruptPriority>
	__asm volatile
 800b09a:	f3ef 8211 	mrs	r2, BASEPRI
 800b09e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0a2:	f383 8811 	msr	BASEPRI, r3
 800b0a6:	f3bf 8f6f 	isb	sy
 800b0aa:	f3bf 8f4f 	dsb	sy
 800b0ae:	61ba      	str	r2, [r7, #24]
 800b0b0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800b0b2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b0b4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b0b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0ba:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b0bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d02f      	beq.n	800b122 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800b0c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0c4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b0c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b0cc:	68b9      	ldr	r1, [r7, #8]
 800b0ce:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b0d0:	f000 f89e 	bl	800b210 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 800b0d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0d6:	1e5a      	subs	r2, r3, #1
 800b0d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0da:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800b0dc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b0e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0e4:	d112      	bne.n	800b10c <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b0e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0e8:	691b      	ldr	r3, [r3, #16]
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d016      	beq.n	800b11c <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b0ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0f0:	3310      	adds	r3, #16
 800b0f2:	4618      	mov	r0, r3
 800b0f4:	f000 fd7e 	bl	800bbf4 <xTaskRemoveFromEventList>
 800b0f8:	4603      	mov	r3, r0
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d00e      	beq.n	800b11c <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	2b00      	cmp	r3, #0
 800b102:	d00b      	beq.n	800b11c <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	2201      	movs	r2, #1
 800b108:	601a      	str	r2, [r3, #0]
 800b10a:	e007      	b.n	800b11c <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800b10c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b110:	3301      	adds	r3, #1
 800b112:	b2db      	uxtb	r3, r3
 800b114:	b25a      	sxtb	r2, r3
 800b116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b118:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800b11c:	2301      	movs	r3, #1
 800b11e:	637b      	str	r3, [r7, #52]	; 0x34
 800b120:	e001      	b.n	800b126 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800b122:	2300      	movs	r3, #0
 800b124:	637b      	str	r3, [r7, #52]	; 0x34
 800b126:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b128:	613b      	str	r3, [r7, #16]
	__asm volatile
 800b12a:	693b      	ldr	r3, [r7, #16]
 800b12c:	f383 8811 	msr	BASEPRI, r3
}
 800b130:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b132:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800b134:	4618      	mov	r0, r3
 800b136:	3738      	adds	r7, #56	; 0x38
 800b138:	46bd      	mov	sp, r7
 800b13a:	bd80      	pop	{r7, pc}

0800b13c <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b13c:	b580      	push	{r7, lr}
 800b13e:	b086      	sub	sp, #24
 800b140:	af00      	add	r7, sp, #0
 800b142:	60f8      	str	r0, [r7, #12]
 800b144:	60b9      	str	r1, [r7, #8]
 800b146:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b148:	2300      	movs	r3, #0
 800b14a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b150:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b156:	2b00      	cmp	r3, #0
 800b158:	d10d      	bne.n	800b176 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d14d      	bne.n	800b1fe <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	685b      	ldr	r3, [r3, #4]
 800b166:	4618      	mov	r0, r3
 800b168:	f000 ff94 	bl	800c094 <xTaskPriorityDisinherit>
 800b16c:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	2200      	movs	r2, #0
 800b172:	605a      	str	r2, [r3, #4]
 800b174:	e043      	b.n	800b1fe <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d119      	bne.n	800b1b0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	6898      	ldr	r0, [r3, #8]
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b184:	461a      	mov	r2, r3
 800b186:	68b9      	ldr	r1, [r7, #8]
 800b188:	f001 ffb4 	bl	800d0f4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	689a      	ldr	r2, [r3, #8]
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b194:	441a      	add	r2, r3
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	689a      	ldr	r2, [r3, #8]
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	685b      	ldr	r3, [r3, #4]
 800b1a2:	429a      	cmp	r2, r3
 800b1a4:	d32b      	bcc.n	800b1fe <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	681a      	ldr	r2, [r3, #0]
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	609a      	str	r2, [r3, #8]
 800b1ae:	e026      	b.n	800b1fe <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	68d8      	ldr	r0, [r3, #12]
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1b8:	461a      	mov	r2, r3
 800b1ba:	68b9      	ldr	r1, [r7, #8]
 800b1bc:	f001 ff9a 	bl	800d0f4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	68da      	ldr	r2, [r3, #12]
 800b1c4:	68fb      	ldr	r3, [r7, #12]
 800b1c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1c8:	425b      	negs	r3, r3
 800b1ca:	441a      	add	r2, r3
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	68da      	ldr	r2, [r3, #12]
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	429a      	cmp	r2, r3
 800b1da:	d207      	bcs.n	800b1ec <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	685a      	ldr	r2, [r3, #4]
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1e4:	425b      	negs	r3, r3
 800b1e6:	441a      	add	r2, r3
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	2b02      	cmp	r3, #2
 800b1f0:	d105      	bne.n	800b1fe <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b1f2:	693b      	ldr	r3, [r7, #16]
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d002      	beq.n	800b1fe <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b1f8:	693b      	ldr	r3, [r7, #16]
 800b1fa:	3b01      	subs	r3, #1
 800b1fc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 800b1fe:	693b      	ldr	r3, [r7, #16]
 800b200:	1c5a      	adds	r2, r3, #1
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800b206:	697b      	ldr	r3, [r7, #20]
}
 800b208:	4618      	mov	r0, r3
 800b20a:	3718      	adds	r7, #24
 800b20c:	46bd      	mov	sp, r7
 800b20e:	bd80      	pop	{r7, pc}

0800b210 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b210:	b580      	push	{r7, lr}
 800b212:	b082      	sub	sp, #8
 800b214:	af00      	add	r7, sp, #0
 800b216:	6078      	str	r0, [r7, #4]
 800b218:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d018      	beq.n	800b254 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	68da      	ldr	r2, [r3, #12]
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b22a:	441a      	add	r2, r3
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	68da      	ldr	r2, [r3, #12]
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	685b      	ldr	r3, [r3, #4]
 800b238:	429a      	cmp	r2, r3
 800b23a:	d303      	bcc.n	800b244 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	681a      	ldr	r2, [r3, #0]
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	68d9      	ldr	r1, [r3, #12]
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b24c:	461a      	mov	r2, r3
 800b24e:	6838      	ldr	r0, [r7, #0]
 800b250:	f001 ff50 	bl	800d0f4 <memcpy>
	}
}
 800b254:	bf00      	nop
 800b256:	3708      	adds	r7, #8
 800b258:	46bd      	mov	sp, r7
 800b25a:	bd80      	pop	{r7, pc}

0800b25c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b25c:	b580      	push	{r7, lr}
 800b25e:	b084      	sub	sp, #16
 800b260:	af00      	add	r7, sp, #0
 800b262:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b264:	f001 fbee 	bl	800ca44 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b26e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b270:	e011      	b.n	800b296 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b276:	2b00      	cmp	r3, #0
 800b278:	d012      	beq.n	800b2a0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	3324      	adds	r3, #36	; 0x24
 800b27e:	4618      	mov	r0, r3
 800b280:	f000 fcb8 	bl	800bbf4 <xTaskRemoveFromEventList>
 800b284:	4603      	mov	r3, r0
 800b286:	2b00      	cmp	r3, #0
 800b288:	d001      	beq.n	800b28e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b28a:	f000 fd99 	bl	800bdc0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b28e:	7bfb      	ldrb	r3, [r7, #15]
 800b290:	3b01      	subs	r3, #1
 800b292:	b2db      	uxtb	r3, r3
 800b294:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b296:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	dce9      	bgt.n	800b272 <prvUnlockQueue+0x16>
 800b29e:	e000      	b.n	800b2a2 <prvUnlockQueue+0x46>
					break;
 800b2a0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	22ff      	movs	r2, #255	; 0xff
 800b2a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800b2aa:	f001 fbfb 	bl	800caa4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b2ae:	f001 fbc9 	bl	800ca44 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b2b8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b2ba:	e011      	b.n	800b2e0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	691b      	ldr	r3, [r3, #16]
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d012      	beq.n	800b2ea <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	3310      	adds	r3, #16
 800b2c8:	4618      	mov	r0, r3
 800b2ca:	f000 fc93 	bl	800bbf4 <xTaskRemoveFromEventList>
 800b2ce:	4603      	mov	r3, r0
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d001      	beq.n	800b2d8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b2d4:	f000 fd74 	bl	800bdc0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b2d8:	7bbb      	ldrb	r3, [r7, #14]
 800b2da:	3b01      	subs	r3, #1
 800b2dc:	b2db      	uxtb	r3, r3
 800b2de:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b2e0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	dce9      	bgt.n	800b2bc <prvUnlockQueue+0x60>
 800b2e8:	e000      	b.n	800b2ec <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b2ea:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	22ff      	movs	r2, #255	; 0xff
 800b2f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800b2f4:	f001 fbd6 	bl	800caa4 <vPortExitCritical>
}
 800b2f8:	bf00      	nop
 800b2fa:	3710      	adds	r7, #16
 800b2fc:	46bd      	mov	sp, r7
 800b2fe:	bd80      	pop	{r7, pc}

0800b300 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b300:	b580      	push	{r7, lr}
 800b302:	b084      	sub	sp, #16
 800b304:	af00      	add	r7, sp, #0
 800b306:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b308:	f001 fb9c 	bl	800ca44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b310:	2b00      	cmp	r3, #0
 800b312:	d102      	bne.n	800b31a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b314:	2301      	movs	r3, #1
 800b316:	60fb      	str	r3, [r7, #12]
 800b318:	e001      	b.n	800b31e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b31a:	2300      	movs	r3, #0
 800b31c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b31e:	f001 fbc1 	bl	800caa4 <vPortExitCritical>

	return xReturn;
 800b322:	68fb      	ldr	r3, [r7, #12]
}
 800b324:	4618      	mov	r0, r3
 800b326:	3710      	adds	r7, #16
 800b328:	46bd      	mov	sp, r7
 800b32a:	bd80      	pop	{r7, pc}

0800b32c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b32c:	b580      	push	{r7, lr}
 800b32e:	b084      	sub	sp, #16
 800b330:	af00      	add	r7, sp, #0
 800b332:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b334:	f001 fb86 	bl	800ca44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b340:	429a      	cmp	r2, r3
 800b342:	d102      	bne.n	800b34a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b344:	2301      	movs	r3, #1
 800b346:	60fb      	str	r3, [r7, #12]
 800b348:	e001      	b.n	800b34e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b34a:	2300      	movs	r3, #0
 800b34c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b34e:	f001 fba9 	bl	800caa4 <vPortExitCritical>

	return xReturn;
 800b352:	68fb      	ldr	r3, [r7, #12]
}
 800b354:	4618      	mov	r0, r3
 800b356:	3710      	adds	r7, #16
 800b358:	46bd      	mov	sp, r7
 800b35a:	bd80      	pop	{r7, pc}

0800b35c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b35c:	b480      	push	{r7}
 800b35e:	b085      	sub	sp, #20
 800b360:	af00      	add	r7, sp, #0
 800b362:	6078      	str	r0, [r7, #4]
 800b364:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b366:	2300      	movs	r3, #0
 800b368:	60fb      	str	r3, [r7, #12]
 800b36a:	e014      	b.n	800b396 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b36c:	4a0f      	ldr	r2, [pc, #60]	; (800b3ac <vQueueAddToRegistry+0x50>)
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b374:	2b00      	cmp	r3, #0
 800b376:	d10b      	bne.n	800b390 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b378:	490c      	ldr	r1, [pc, #48]	; (800b3ac <vQueueAddToRegistry+0x50>)
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	683a      	ldr	r2, [r7, #0]
 800b37e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b382:	4a0a      	ldr	r2, [pc, #40]	; (800b3ac <vQueueAddToRegistry+0x50>)
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	00db      	lsls	r3, r3, #3
 800b388:	4413      	add	r3, r2
 800b38a:	687a      	ldr	r2, [r7, #4]
 800b38c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b38e:	e006      	b.n	800b39e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	3301      	adds	r3, #1
 800b394:	60fb      	str	r3, [r7, #12]
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	2b07      	cmp	r3, #7
 800b39a:	d9e7      	bls.n	800b36c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b39c:	bf00      	nop
 800b39e:	bf00      	nop
 800b3a0:	3714      	adds	r7, #20
 800b3a2:	46bd      	mov	sp, r7
 800b3a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3a8:	4770      	bx	lr
 800b3aa:	bf00      	nop
 800b3ac:	2000082c 	.word	0x2000082c

0800b3b0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b3b0:	b580      	push	{r7, lr}
 800b3b2:	b086      	sub	sp, #24
 800b3b4:	af00      	add	r7, sp, #0
 800b3b6:	60f8      	str	r0, [r7, #12]
 800b3b8:	60b9      	str	r1, [r7, #8]
 800b3ba:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b3c0:	f001 fb40 	bl	800ca44 <vPortEnterCritical>
 800b3c4:	697b      	ldr	r3, [r7, #20]
 800b3c6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b3ca:	b25b      	sxtb	r3, r3
 800b3cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3d0:	d103      	bne.n	800b3da <vQueueWaitForMessageRestricted+0x2a>
 800b3d2:	697b      	ldr	r3, [r7, #20]
 800b3d4:	2200      	movs	r2, #0
 800b3d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b3da:	697b      	ldr	r3, [r7, #20]
 800b3dc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b3e0:	b25b      	sxtb	r3, r3
 800b3e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3e6:	d103      	bne.n	800b3f0 <vQueueWaitForMessageRestricted+0x40>
 800b3e8:	697b      	ldr	r3, [r7, #20]
 800b3ea:	2200      	movs	r2, #0
 800b3ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b3f0:	f001 fb58 	bl	800caa4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b3f4:	697b      	ldr	r3, [r7, #20]
 800b3f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d106      	bne.n	800b40a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b3fc:	697b      	ldr	r3, [r7, #20]
 800b3fe:	3324      	adds	r3, #36	; 0x24
 800b400:	687a      	ldr	r2, [r7, #4]
 800b402:	68b9      	ldr	r1, [r7, #8]
 800b404:	4618      	mov	r0, r3
 800b406:	f000 fbc9 	bl	800bb9c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b40a:	6978      	ldr	r0, [r7, #20]
 800b40c:	f7ff ff26 	bl	800b25c <prvUnlockQueue>
	}
 800b410:	bf00      	nop
 800b412:	3718      	adds	r7, #24
 800b414:	46bd      	mov	sp, r7
 800b416:	bd80      	pop	{r7, pc}

0800b418 <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b418:	b580      	push	{r7, lr}
 800b41a:	b08c      	sub	sp, #48	; 0x30
 800b41c:	af04      	add	r7, sp, #16
 800b41e:	60f8      	str	r0, [r7, #12]
 800b420:	60b9      	str	r1, [r7, #8]
 800b422:	603b      	str	r3, [r7, #0]
 800b424:	4613      	mov	r3, r2
 800b426:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b428:	88fb      	ldrh	r3, [r7, #6]
 800b42a:	009b      	lsls	r3, r3, #2
 800b42c:	4618      	mov	r0, r3
 800b42e:	f001 fc23 	bl	800cc78 <pvPortMalloc>
 800b432:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b434:	697b      	ldr	r3, [r7, #20]
 800b436:	2b00      	cmp	r3, #0
 800b438:	d00e      	beq.n	800b458 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800b43a:	205c      	movs	r0, #92	; 0x5c
 800b43c:	f001 fc1c 	bl	800cc78 <pvPortMalloc>
 800b440:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b442:	69fb      	ldr	r3, [r7, #28]
 800b444:	2b00      	cmp	r3, #0
 800b446:	d003      	beq.n	800b450 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b448:	69fb      	ldr	r3, [r7, #28]
 800b44a:	697a      	ldr	r2, [r7, #20]
 800b44c:	631a      	str	r2, [r3, #48]	; 0x30
 800b44e:	e005      	b.n	800b45c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b450:	6978      	ldr	r0, [r7, #20]
 800b452:	f001 fcd5 	bl	800ce00 <vPortFree>
 800b456:	e001      	b.n	800b45c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b458:	2300      	movs	r3, #0
 800b45a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b45c:	69fb      	ldr	r3, [r7, #28]
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d013      	beq.n	800b48a <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b462:	88fa      	ldrh	r2, [r7, #6]
 800b464:	2300      	movs	r3, #0
 800b466:	9303      	str	r3, [sp, #12]
 800b468:	69fb      	ldr	r3, [r7, #28]
 800b46a:	9302      	str	r3, [sp, #8]
 800b46c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b46e:	9301      	str	r3, [sp, #4]
 800b470:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b472:	9300      	str	r3, [sp, #0]
 800b474:	683b      	ldr	r3, [r7, #0]
 800b476:	68b9      	ldr	r1, [r7, #8]
 800b478:	68f8      	ldr	r0, [r7, #12]
 800b47a:	f000 f80e 	bl	800b49a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b47e:	69f8      	ldr	r0, [r7, #28]
 800b480:	f000 f892 	bl	800b5a8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b484:	2301      	movs	r3, #1
 800b486:	61bb      	str	r3, [r7, #24]
 800b488:	e002      	b.n	800b490 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b48a:	f04f 33ff 	mov.w	r3, #4294967295
 800b48e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b490:	69bb      	ldr	r3, [r7, #24]
	}
 800b492:	4618      	mov	r0, r3
 800b494:	3720      	adds	r7, #32
 800b496:	46bd      	mov	sp, r7
 800b498:	bd80      	pop	{r7, pc}

0800b49a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 800b49a:	b580      	push	{r7, lr}
 800b49c:	b088      	sub	sp, #32
 800b49e:	af00      	add	r7, sp, #0
 800b4a0:	60f8      	str	r0, [r7, #12]
 800b4a2:	60b9      	str	r1, [r7, #8]
 800b4a4:	607a      	str	r2, [r7, #4]
 800b4a6:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b4a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4aa:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	009b      	lsls	r3, r3, #2
 800b4b0:	461a      	mov	r2, r3
 800b4b2:	21a5      	movs	r1, #165	; 0xa5
 800b4b4:	f001 fe2c 	bl	800d110 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800b4b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800b4c2:	3b01      	subs	r3, #1
 800b4c4:	009b      	lsls	r3, r3, #2
 800b4c6:	4413      	add	r3, r2
 800b4c8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800b4ca:	69bb      	ldr	r3, [r7, #24]
 800b4cc:	f023 0307 	bic.w	r3, r3, #7
 800b4d0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b4d2:	69bb      	ldr	r3, [r7, #24]
 800b4d4:	f003 0307 	and.w	r3, r3, #7
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d00a      	beq.n	800b4f2 <prvInitialiseNewTask+0x58>
	__asm volatile
 800b4dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4e0:	f383 8811 	msr	BASEPRI, r3
 800b4e4:	f3bf 8f6f 	isb	sy
 800b4e8:	f3bf 8f4f 	dsb	sy
 800b4ec:	617b      	str	r3, [r7, #20]
}
 800b4ee:	bf00      	nop
 800b4f0:	e7fe      	b.n	800b4f0 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b4f2:	2300      	movs	r3, #0
 800b4f4:	61fb      	str	r3, [r7, #28]
 800b4f6:	e012      	b.n	800b51e <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b4f8:	68ba      	ldr	r2, [r7, #8]
 800b4fa:	69fb      	ldr	r3, [r7, #28]
 800b4fc:	4413      	add	r3, r2
 800b4fe:	7819      	ldrb	r1, [r3, #0]
 800b500:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b502:	69fb      	ldr	r3, [r7, #28]
 800b504:	4413      	add	r3, r2
 800b506:	3334      	adds	r3, #52	; 0x34
 800b508:	460a      	mov	r2, r1
 800b50a:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800b50c:	68ba      	ldr	r2, [r7, #8]
 800b50e:	69fb      	ldr	r3, [r7, #28]
 800b510:	4413      	add	r3, r2
 800b512:	781b      	ldrb	r3, [r3, #0]
 800b514:	2b00      	cmp	r3, #0
 800b516:	d006      	beq.n	800b526 <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b518:	69fb      	ldr	r3, [r7, #28]
 800b51a:	3301      	adds	r3, #1
 800b51c:	61fb      	str	r3, [r7, #28]
 800b51e:	69fb      	ldr	r3, [r7, #28]
 800b520:	2b0f      	cmp	r3, #15
 800b522:	d9e9      	bls.n	800b4f8 <prvInitialiseNewTask+0x5e>
 800b524:	e000      	b.n	800b528 <prvInitialiseNewTask+0x8e>
		{
			break;
 800b526:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b528:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b52a:	2200      	movs	r2, #0
 800b52c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b530:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b532:	2b06      	cmp	r3, #6
 800b534:	d901      	bls.n	800b53a <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b536:	2306      	movs	r3, #6
 800b538:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b53a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b53c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b53e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b540:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b542:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b544:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b546:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b548:	2200      	movs	r2, #0
 800b54a:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b54c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b54e:	3304      	adds	r3, #4
 800b550:	4618      	mov	r0, r3
 800b552:	f7ff f8ac 	bl	800a6ae <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b556:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b558:	3318      	adds	r3, #24
 800b55a:	4618      	mov	r0, r3
 800b55c:	f7ff f8a7 	bl	800a6ae <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b560:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b562:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b564:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b566:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b568:	f1c3 0207 	rsb	r2, r3, #7
 800b56c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b56e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b570:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b572:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b574:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b576:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b578:	2200      	movs	r2, #0
 800b57a:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b57c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b57e:	2200      	movs	r2, #0
 800b580:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b584:	683a      	ldr	r2, [r7, #0]
 800b586:	68f9      	ldr	r1, [r7, #12]
 800b588:	69b8      	ldr	r0, [r7, #24]
 800b58a:	f001 f955 	bl	800c838 <pxPortInitialiseStack>
 800b58e:	4602      	mov	r2, r0
 800b590:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b592:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800b594:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b596:	2b00      	cmp	r3, #0
 800b598:	d002      	beq.n	800b5a0 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b59a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b59c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b59e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b5a0:	bf00      	nop
 800b5a2:	3720      	adds	r7, #32
 800b5a4:	46bd      	mov	sp, r7
 800b5a6:	bd80      	pop	{r7, pc}

0800b5a8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b5a8:	b580      	push	{r7, lr}
 800b5aa:	b082      	sub	sp, #8
 800b5ac:	af00      	add	r7, sp, #0
 800b5ae:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b5b0:	f001 fa48 	bl	800ca44 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b5b4:	4b2c      	ldr	r3, [pc, #176]	; (800b668 <prvAddNewTaskToReadyList+0xc0>)
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	3301      	adds	r3, #1
 800b5ba:	4a2b      	ldr	r2, [pc, #172]	; (800b668 <prvAddNewTaskToReadyList+0xc0>)
 800b5bc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b5be:	4b2b      	ldr	r3, [pc, #172]	; (800b66c <prvAddNewTaskToReadyList+0xc4>)
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d109      	bne.n	800b5da <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b5c6:	4a29      	ldr	r2, [pc, #164]	; (800b66c <prvAddNewTaskToReadyList+0xc4>)
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b5cc:	4b26      	ldr	r3, [pc, #152]	; (800b668 <prvAddNewTaskToReadyList+0xc0>)
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	2b01      	cmp	r3, #1
 800b5d2:	d110      	bne.n	800b5f6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b5d4:	f000 fc18 	bl	800be08 <prvInitialiseTaskLists>
 800b5d8:	e00d      	b.n	800b5f6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b5da:	4b25      	ldr	r3, [pc, #148]	; (800b670 <prvAddNewTaskToReadyList+0xc8>)
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d109      	bne.n	800b5f6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b5e2:	4b22      	ldr	r3, [pc, #136]	; (800b66c <prvAddNewTaskToReadyList+0xc4>)
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5ec:	429a      	cmp	r2, r3
 800b5ee:	d802      	bhi.n	800b5f6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b5f0:	4a1e      	ldr	r2, [pc, #120]	; (800b66c <prvAddNewTaskToReadyList+0xc4>)
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b5f6:	4b1f      	ldr	r3, [pc, #124]	; (800b674 <prvAddNewTaskToReadyList+0xcc>)
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	3301      	adds	r3, #1
 800b5fc:	4a1d      	ldr	r2, [pc, #116]	; (800b674 <prvAddNewTaskToReadyList+0xcc>)
 800b5fe:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b600:	4b1c      	ldr	r3, [pc, #112]	; (800b674 <prvAddNewTaskToReadyList+0xcc>)
 800b602:	681a      	ldr	r2, [r3, #0]
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b60c:	2201      	movs	r2, #1
 800b60e:	409a      	lsls	r2, r3
 800b610:	4b19      	ldr	r3, [pc, #100]	; (800b678 <prvAddNewTaskToReadyList+0xd0>)
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	4313      	orrs	r3, r2
 800b616:	4a18      	ldr	r2, [pc, #96]	; (800b678 <prvAddNewTaskToReadyList+0xd0>)
 800b618:	6013      	str	r3, [r2, #0]
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b61e:	4613      	mov	r3, r2
 800b620:	009b      	lsls	r3, r3, #2
 800b622:	4413      	add	r3, r2
 800b624:	009b      	lsls	r3, r3, #2
 800b626:	4a15      	ldr	r2, [pc, #84]	; (800b67c <prvAddNewTaskToReadyList+0xd4>)
 800b628:	441a      	add	r2, r3
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	3304      	adds	r3, #4
 800b62e:	4619      	mov	r1, r3
 800b630:	4610      	mov	r0, r2
 800b632:	f7ff f849 	bl	800a6c8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b636:	f001 fa35 	bl	800caa4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b63a:	4b0d      	ldr	r3, [pc, #52]	; (800b670 <prvAddNewTaskToReadyList+0xc8>)
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d00e      	beq.n	800b660 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b642:	4b0a      	ldr	r3, [pc, #40]	; (800b66c <prvAddNewTaskToReadyList+0xc4>)
 800b644:	681b      	ldr	r3, [r3, #0]
 800b646:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b64c:	429a      	cmp	r2, r3
 800b64e:	d207      	bcs.n	800b660 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b650:	4b0b      	ldr	r3, [pc, #44]	; (800b680 <prvAddNewTaskToReadyList+0xd8>)
 800b652:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b656:	601a      	str	r2, [r3, #0]
 800b658:	f3bf 8f4f 	dsb	sy
 800b65c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b660:	bf00      	nop
 800b662:	3708      	adds	r7, #8
 800b664:	46bd      	mov	sp, r7
 800b666:	bd80      	pop	{r7, pc}
 800b668:	2000096c 	.word	0x2000096c
 800b66c:	2000086c 	.word	0x2000086c
 800b670:	20000978 	.word	0x20000978
 800b674:	20000988 	.word	0x20000988
 800b678:	20000974 	.word	0x20000974
 800b67c:	20000870 	.word	0x20000870
 800b680:	e000ed04 	.word	0xe000ed04

0800b684 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b684:	b580      	push	{r7, lr}
 800b686:	b084      	sub	sp, #16
 800b688:	af00      	add	r7, sp, #0
 800b68a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b68c:	2300      	movs	r3, #0
 800b68e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	2b00      	cmp	r3, #0
 800b694:	d017      	beq.n	800b6c6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b696:	4b13      	ldr	r3, [pc, #76]	; (800b6e4 <vTaskDelay+0x60>)
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d00a      	beq.n	800b6b4 <vTaskDelay+0x30>
	__asm volatile
 800b69e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6a2:	f383 8811 	msr	BASEPRI, r3
 800b6a6:	f3bf 8f6f 	isb	sy
 800b6aa:	f3bf 8f4f 	dsb	sy
 800b6ae:	60bb      	str	r3, [r7, #8]
}
 800b6b0:	bf00      	nop
 800b6b2:	e7fe      	b.n	800b6b2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b6b4:	f000 f868 	bl	800b788 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b6b8:	2100      	movs	r1, #0
 800b6ba:	6878      	ldr	r0, [r7, #4]
 800b6bc:	f000 fd84 	bl	800c1c8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b6c0:	f000 f870 	bl	800b7a4 <xTaskResumeAll>
 800b6c4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d107      	bne.n	800b6dc <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800b6cc:	4b06      	ldr	r3, [pc, #24]	; (800b6e8 <vTaskDelay+0x64>)
 800b6ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b6d2:	601a      	str	r2, [r3, #0]
 800b6d4:	f3bf 8f4f 	dsb	sy
 800b6d8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b6dc:	bf00      	nop
 800b6de:	3710      	adds	r7, #16
 800b6e0:	46bd      	mov	sp, r7
 800b6e2:	bd80      	pop	{r7, pc}
 800b6e4:	20000994 	.word	0x20000994
 800b6e8:	e000ed04 	.word	0xe000ed04

0800b6ec <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b6ec:	b580      	push	{r7, lr}
 800b6ee:	b086      	sub	sp, #24
 800b6f0:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800b6f2:	4b1f      	ldr	r3, [pc, #124]	; (800b770 <vTaskStartScheduler+0x84>)
 800b6f4:	9301      	str	r3, [sp, #4]
 800b6f6:	2300      	movs	r3, #0
 800b6f8:	9300      	str	r3, [sp, #0]
 800b6fa:	2300      	movs	r3, #0
 800b6fc:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b700:	491c      	ldr	r1, [pc, #112]	; (800b774 <vTaskStartScheduler+0x88>)
 800b702:	481d      	ldr	r0, [pc, #116]	; (800b778 <vTaskStartScheduler+0x8c>)
 800b704:	f7ff fe88 	bl	800b418 <xTaskCreate>
 800b708:	60f8      	str	r0, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	2b01      	cmp	r3, #1
 800b70e:	d102      	bne.n	800b716 <vTaskStartScheduler+0x2a>
		{
			xReturn = xTimerCreateTimerTask();
 800b710:	f000 fdc0 	bl	800c294 <xTimerCreateTimerTask>
 800b714:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	2b01      	cmp	r3, #1
 800b71a:	d116      	bne.n	800b74a <vTaskStartScheduler+0x5e>
	__asm volatile
 800b71c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b720:	f383 8811 	msr	BASEPRI, r3
 800b724:	f3bf 8f6f 	isb	sy
 800b728:	f3bf 8f4f 	dsb	sy
 800b72c:	60bb      	str	r3, [r7, #8]
}
 800b72e:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b730:	4b12      	ldr	r3, [pc, #72]	; (800b77c <vTaskStartScheduler+0x90>)
 800b732:	f04f 32ff 	mov.w	r2, #4294967295
 800b736:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b738:	4b11      	ldr	r3, [pc, #68]	; (800b780 <vTaskStartScheduler+0x94>)
 800b73a:	2201      	movs	r2, #1
 800b73c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800b73e:	4b11      	ldr	r3, [pc, #68]	; (800b784 <vTaskStartScheduler+0x98>)
 800b740:	2200      	movs	r2, #0
 800b742:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b744:	f001 f8f0 	bl	800c928 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b748:	e00e      	b.n	800b768 <vTaskStartScheduler+0x7c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b74a:	68fb      	ldr	r3, [r7, #12]
 800b74c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b750:	d10a      	bne.n	800b768 <vTaskStartScheduler+0x7c>
	__asm volatile
 800b752:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b756:	f383 8811 	msr	BASEPRI, r3
 800b75a:	f3bf 8f6f 	isb	sy
 800b75e:	f3bf 8f4f 	dsb	sy
 800b762:	607b      	str	r3, [r7, #4]
}
 800b764:	bf00      	nop
 800b766:	e7fe      	b.n	800b766 <vTaskStartScheduler+0x7a>
}
 800b768:	bf00      	nop
 800b76a:	3710      	adds	r7, #16
 800b76c:	46bd      	mov	sp, r7
 800b76e:	bd80      	pop	{r7, pc}
 800b770:	20000990 	.word	0x20000990
 800b774:	080103d8 	.word	0x080103d8
 800b778:	0800bdd9 	.word	0x0800bdd9
 800b77c:	2000098c 	.word	0x2000098c
 800b780:	20000978 	.word	0x20000978
 800b784:	20000970 	.word	0x20000970

0800b788 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b788:	b480      	push	{r7}
 800b78a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800b78c:	4b04      	ldr	r3, [pc, #16]	; (800b7a0 <vTaskSuspendAll+0x18>)
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	3301      	adds	r3, #1
 800b792:	4a03      	ldr	r2, [pc, #12]	; (800b7a0 <vTaskSuspendAll+0x18>)
 800b794:	6013      	str	r3, [r2, #0]
}
 800b796:	bf00      	nop
 800b798:	46bd      	mov	sp, r7
 800b79a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b79e:	4770      	bx	lr
 800b7a0:	20000994 	.word	0x20000994

0800b7a4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b7a4:	b580      	push	{r7, lr}
 800b7a6:	b084      	sub	sp, #16
 800b7a8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b7aa:	2300      	movs	r3, #0
 800b7ac:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b7ae:	2300      	movs	r3, #0
 800b7b0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b7b2:	4b41      	ldr	r3, [pc, #260]	; (800b8b8 <xTaskResumeAll+0x114>)
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d10a      	bne.n	800b7d0 <xTaskResumeAll+0x2c>
	__asm volatile
 800b7ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7be:	f383 8811 	msr	BASEPRI, r3
 800b7c2:	f3bf 8f6f 	isb	sy
 800b7c6:	f3bf 8f4f 	dsb	sy
 800b7ca:	603b      	str	r3, [r7, #0]
}
 800b7cc:	bf00      	nop
 800b7ce:	e7fe      	b.n	800b7ce <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b7d0:	f001 f938 	bl	800ca44 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b7d4:	4b38      	ldr	r3, [pc, #224]	; (800b8b8 <xTaskResumeAll+0x114>)
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	3b01      	subs	r3, #1
 800b7da:	4a37      	ldr	r2, [pc, #220]	; (800b8b8 <xTaskResumeAll+0x114>)
 800b7dc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b7de:	4b36      	ldr	r3, [pc, #216]	; (800b8b8 <xTaskResumeAll+0x114>)
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d161      	bne.n	800b8aa <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b7e6:	4b35      	ldr	r3, [pc, #212]	; (800b8bc <xTaskResumeAll+0x118>)
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d05d      	beq.n	800b8aa <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b7ee:	e02e      	b.n	800b84e <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800b7f0:	4b33      	ldr	r3, [pc, #204]	; (800b8c0 <xTaskResumeAll+0x11c>)
 800b7f2:	68db      	ldr	r3, [r3, #12]
 800b7f4:	68db      	ldr	r3, [r3, #12]
 800b7f6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	3318      	adds	r3, #24
 800b7fc:	4618      	mov	r0, r3
 800b7fe:	f7fe ffc0 	bl	800a782 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	3304      	adds	r3, #4
 800b806:	4618      	mov	r0, r3
 800b808:	f7fe ffbb 	bl	800a782 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b80c:	68fb      	ldr	r3, [r7, #12]
 800b80e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b810:	2201      	movs	r2, #1
 800b812:	409a      	lsls	r2, r3
 800b814:	4b2b      	ldr	r3, [pc, #172]	; (800b8c4 <xTaskResumeAll+0x120>)
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	4313      	orrs	r3, r2
 800b81a:	4a2a      	ldr	r2, [pc, #168]	; (800b8c4 <xTaskResumeAll+0x120>)
 800b81c:	6013      	str	r3, [r2, #0]
 800b81e:	68fb      	ldr	r3, [r7, #12]
 800b820:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b822:	4613      	mov	r3, r2
 800b824:	009b      	lsls	r3, r3, #2
 800b826:	4413      	add	r3, r2
 800b828:	009b      	lsls	r3, r3, #2
 800b82a:	4a27      	ldr	r2, [pc, #156]	; (800b8c8 <xTaskResumeAll+0x124>)
 800b82c:	441a      	add	r2, r3
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	3304      	adds	r3, #4
 800b832:	4619      	mov	r1, r3
 800b834:	4610      	mov	r0, r2
 800b836:	f7fe ff47 	bl	800a6c8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b83a:	68fb      	ldr	r3, [r7, #12]
 800b83c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b83e:	4b23      	ldr	r3, [pc, #140]	; (800b8cc <xTaskResumeAll+0x128>)
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b844:	429a      	cmp	r2, r3
 800b846:	d302      	bcc.n	800b84e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800b848:	4b21      	ldr	r3, [pc, #132]	; (800b8d0 <xTaskResumeAll+0x12c>)
 800b84a:	2201      	movs	r2, #1
 800b84c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b84e:	4b1c      	ldr	r3, [pc, #112]	; (800b8c0 <xTaskResumeAll+0x11c>)
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	2b00      	cmp	r3, #0
 800b854:	d1cc      	bne.n	800b7f0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d001      	beq.n	800b860 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b85c:	f000 fb60 	bl	800bf20 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800b860:	4b1c      	ldr	r3, [pc, #112]	; (800b8d4 <xTaskResumeAll+0x130>)
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	2b00      	cmp	r3, #0
 800b86a:	d010      	beq.n	800b88e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b86c:	f000 f858 	bl	800b920 <xTaskIncrementTick>
 800b870:	4603      	mov	r3, r0
 800b872:	2b00      	cmp	r3, #0
 800b874:	d002      	beq.n	800b87c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800b876:	4b16      	ldr	r3, [pc, #88]	; (800b8d0 <xTaskResumeAll+0x12c>)
 800b878:	2201      	movs	r2, #1
 800b87a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	3b01      	subs	r3, #1
 800b880:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	2b00      	cmp	r3, #0
 800b886:	d1f1      	bne.n	800b86c <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 800b888:	4b12      	ldr	r3, [pc, #72]	; (800b8d4 <xTaskResumeAll+0x130>)
 800b88a:	2200      	movs	r2, #0
 800b88c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b88e:	4b10      	ldr	r3, [pc, #64]	; (800b8d0 <xTaskResumeAll+0x12c>)
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	2b00      	cmp	r3, #0
 800b894:	d009      	beq.n	800b8aa <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b896:	2301      	movs	r3, #1
 800b898:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b89a:	4b0f      	ldr	r3, [pc, #60]	; (800b8d8 <xTaskResumeAll+0x134>)
 800b89c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b8a0:	601a      	str	r2, [r3, #0]
 800b8a2:	f3bf 8f4f 	dsb	sy
 800b8a6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b8aa:	f001 f8fb 	bl	800caa4 <vPortExitCritical>

	return xAlreadyYielded;
 800b8ae:	68bb      	ldr	r3, [r7, #8]
}
 800b8b0:	4618      	mov	r0, r3
 800b8b2:	3710      	adds	r7, #16
 800b8b4:	46bd      	mov	sp, r7
 800b8b6:	bd80      	pop	{r7, pc}
 800b8b8:	20000994 	.word	0x20000994
 800b8bc:	2000096c 	.word	0x2000096c
 800b8c0:	2000092c 	.word	0x2000092c
 800b8c4:	20000974 	.word	0x20000974
 800b8c8:	20000870 	.word	0x20000870
 800b8cc:	2000086c 	.word	0x2000086c
 800b8d0:	20000980 	.word	0x20000980
 800b8d4:	2000097c 	.word	0x2000097c
 800b8d8:	e000ed04 	.word	0xe000ed04

0800b8dc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b8dc:	b480      	push	{r7}
 800b8de:	b083      	sub	sp, #12
 800b8e0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b8e2:	4b05      	ldr	r3, [pc, #20]	; (800b8f8 <xTaskGetTickCount+0x1c>)
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b8e8:	687b      	ldr	r3, [r7, #4]
}
 800b8ea:	4618      	mov	r0, r3
 800b8ec:	370c      	adds	r7, #12
 800b8ee:	46bd      	mov	sp, r7
 800b8f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8f4:	4770      	bx	lr
 800b8f6:	bf00      	nop
 800b8f8:	20000970 	.word	0x20000970

0800b8fc <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800b8fc:	b580      	push	{r7, lr}
 800b8fe:	b082      	sub	sp, #8
 800b900:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b902:	f001 f979 	bl	800cbf8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800b906:	2300      	movs	r3, #0
 800b908:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800b90a:	4b04      	ldr	r3, [pc, #16]	; (800b91c <xTaskGetTickCountFromISR+0x20>)
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b910:	683b      	ldr	r3, [r7, #0]
}
 800b912:	4618      	mov	r0, r3
 800b914:	3708      	adds	r7, #8
 800b916:	46bd      	mov	sp, r7
 800b918:	bd80      	pop	{r7, pc}
 800b91a:	bf00      	nop
 800b91c:	20000970 	.word	0x20000970

0800b920 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b920:	b580      	push	{r7, lr}
 800b922:	b086      	sub	sp, #24
 800b924:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b926:	2300      	movs	r3, #0
 800b928:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b92a:	4b51      	ldr	r3, [pc, #324]	; (800ba70 <xTaskIncrementTick+0x150>)
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	2b00      	cmp	r3, #0
 800b930:	f040 808d 	bne.w	800ba4e <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 800b934:	4b4f      	ldr	r3, [pc, #316]	; (800ba74 <xTaskIncrementTick+0x154>)
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	3301      	adds	r3, #1
 800b93a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b93c:	4a4d      	ldr	r2, [pc, #308]	; (800ba74 <xTaskIncrementTick+0x154>)
 800b93e:	693b      	ldr	r3, [r7, #16]
 800b940:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 800b942:	693b      	ldr	r3, [r7, #16]
 800b944:	2b00      	cmp	r3, #0
 800b946:	d120      	bne.n	800b98a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800b948:	4b4b      	ldr	r3, [pc, #300]	; (800ba78 <xTaskIncrementTick+0x158>)
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d00a      	beq.n	800b968 <xTaskIncrementTick+0x48>
	__asm volatile
 800b952:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b956:	f383 8811 	msr	BASEPRI, r3
 800b95a:	f3bf 8f6f 	isb	sy
 800b95e:	f3bf 8f4f 	dsb	sy
 800b962:	603b      	str	r3, [r7, #0]
}
 800b964:	bf00      	nop
 800b966:	e7fe      	b.n	800b966 <xTaskIncrementTick+0x46>
 800b968:	4b43      	ldr	r3, [pc, #268]	; (800ba78 <xTaskIncrementTick+0x158>)
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	60fb      	str	r3, [r7, #12]
 800b96e:	4b43      	ldr	r3, [pc, #268]	; (800ba7c <xTaskIncrementTick+0x15c>)
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	4a41      	ldr	r2, [pc, #260]	; (800ba78 <xTaskIncrementTick+0x158>)
 800b974:	6013      	str	r3, [r2, #0]
 800b976:	4a41      	ldr	r2, [pc, #260]	; (800ba7c <xTaskIncrementTick+0x15c>)
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	6013      	str	r3, [r2, #0]
 800b97c:	4b40      	ldr	r3, [pc, #256]	; (800ba80 <xTaskIncrementTick+0x160>)
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	3301      	adds	r3, #1
 800b982:	4a3f      	ldr	r2, [pc, #252]	; (800ba80 <xTaskIncrementTick+0x160>)
 800b984:	6013      	str	r3, [r2, #0]
 800b986:	f000 facb 	bl	800bf20 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b98a:	4b3e      	ldr	r3, [pc, #248]	; (800ba84 <xTaskIncrementTick+0x164>)
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	693a      	ldr	r2, [r7, #16]
 800b990:	429a      	cmp	r2, r3
 800b992:	d34d      	bcc.n	800ba30 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b994:	4b38      	ldr	r3, [pc, #224]	; (800ba78 <xTaskIncrementTick+0x158>)
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	681b      	ldr	r3, [r3, #0]
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d101      	bne.n	800b9a2 <xTaskIncrementTick+0x82>
 800b99e:	2301      	movs	r3, #1
 800b9a0:	e000      	b.n	800b9a4 <xTaskIncrementTick+0x84>
 800b9a2:	2300      	movs	r3, #0
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d004      	beq.n	800b9b2 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b9a8:	4b36      	ldr	r3, [pc, #216]	; (800ba84 <xTaskIncrementTick+0x164>)
 800b9aa:	f04f 32ff 	mov.w	r2, #4294967295
 800b9ae:	601a      	str	r2, [r3, #0]
					break;
 800b9b0:	e03e      	b.n	800ba30 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800b9b2:	4b31      	ldr	r3, [pc, #196]	; (800ba78 <xTaskIncrementTick+0x158>)
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	68db      	ldr	r3, [r3, #12]
 800b9b8:	68db      	ldr	r3, [r3, #12]
 800b9ba:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b9bc:	68bb      	ldr	r3, [r7, #8]
 800b9be:	685b      	ldr	r3, [r3, #4]
 800b9c0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b9c2:	693a      	ldr	r2, [r7, #16]
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	429a      	cmp	r2, r3
 800b9c8:	d203      	bcs.n	800b9d2 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b9ca:	4a2e      	ldr	r2, [pc, #184]	; (800ba84 <xTaskIncrementTick+0x164>)
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	6013      	str	r3, [r2, #0]
						break;
 800b9d0:	e02e      	b.n	800ba30 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b9d2:	68bb      	ldr	r3, [r7, #8]
 800b9d4:	3304      	adds	r3, #4
 800b9d6:	4618      	mov	r0, r3
 800b9d8:	f7fe fed3 	bl	800a782 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b9dc:	68bb      	ldr	r3, [r7, #8]
 800b9de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d004      	beq.n	800b9ee <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b9e4:	68bb      	ldr	r3, [r7, #8]
 800b9e6:	3318      	adds	r3, #24
 800b9e8:	4618      	mov	r0, r3
 800b9ea:	f7fe feca 	bl	800a782 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b9ee:	68bb      	ldr	r3, [r7, #8]
 800b9f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9f2:	2201      	movs	r2, #1
 800b9f4:	409a      	lsls	r2, r3
 800b9f6:	4b24      	ldr	r3, [pc, #144]	; (800ba88 <xTaskIncrementTick+0x168>)
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	4313      	orrs	r3, r2
 800b9fc:	4a22      	ldr	r2, [pc, #136]	; (800ba88 <xTaskIncrementTick+0x168>)
 800b9fe:	6013      	str	r3, [r2, #0]
 800ba00:	68bb      	ldr	r3, [r7, #8]
 800ba02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba04:	4613      	mov	r3, r2
 800ba06:	009b      	lsls	r3, r3, #2
 800ba08:	4413      	add	r3, r2
 800ba0a:	009b      	lsls	r3, r3, #2
 800ba0c:	4a1f      	ldr	r2, [pc, #124]	; (800ba8c <xTaskIncrementTick+0x16c>)
 800ba0e:	441a      	add	r2, r3
 800ba10:	68bb      	ldr	r3, [r7, #8]
 800ba12:	3304      	adds	r3, #4
 800ba14:	4619      	mov	r1, r3
 800ba16:	4610      	mov	r0, r2
 800ba18:	f7fe fe56 	bl	800a6c8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ba1c:	68bb      	ldr	r3, [r7, #8]
 800ba1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba20:	4b1b      	ldr	r3, [pc, #108]	; (800ba90 <xTaskIncrementTick+0x170>)
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba26:	429a      	cmp	r2, r3
 800ba28:	d3b4      	bcc.n	800b994 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800ba2a:	2301      	movs	r3, #1
 800ba2c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ba2e:	e7b1      	b.n	800b994 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ba30:	4b17      	ldr	r3, [pc, #92]	; (800ba90 <xTaskIncrementTick+0x170>)
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba36:	4915      	ldr	r1, [pc, #84]	; (800ba8c <xTaskIncrementTick+0x16c>)
 800ba38:	4613      	mov	r3, r2
 800ba3a:	009b      	lsls	r3, r3, #2
 800ba3c:	4413      	add	r3, r2
 800ba3e:	009b      	lsls	r3, r3, #2
 800ba40:	440b      	add	r3, r1
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	2b01      	cmp	r3, #1
 800ba46:	d907      	bls.n	800ba58 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 800ba48:	2301      	movs	r3, #1
 800ba4a:	617b      	str	r3, [r7, #20]
 800ba4c:	e004      	b.n	800ba58 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800ba4e:	4b11      	ldr	r3, [pc, #68]	; (800ba94 <xTaskIncrementTick+0x174>)
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	3301      	adds	r3, #1
 800ba54:	4a0f      	ldr	r2, [pc, #60]	; (800ba94 <xTaskIncrementTick+0x174>)
 800ba56:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800ba58:	4b0f      	ldr	r3, [pc, #60]	; (800ba98 <xTaskIncrementTick+0x178>)
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d001      	beq.n	800ba64 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 800ba60:	2301      	movs	r3, #1
 800ba62:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800ba64:	697b      	ldr	r3, [r7, #20]
}
 800ba66:	4618      	mov	r0, r3
 800ba68:	3718      	adds	r7, #24
 800ba6a:	46bd      	mov	sp, r7
 800ba6c:	bd80      	pop	{r7, pc}
 800ba6e:	bf00      	nop
 800ba70:	20000994 	.word	0x20000994
 800ba74:	20000970 	.word	0x20000970
 800ba78:	20000924 	.word	0x20000924
 800ba7c:	20000928 	.word	0x20000928
 800ba80:	20000984 	.word	0x20000984
 800ba84:	2000098c 	.word	0x2000098c
 800ba88:	20000974 	.word	0x20000974
 800ba8c:	20000870 	.word	0x20000870
 800ba90:	2000086c 	.word	0x2000086c
 800ba94:	2000097c 	.word	0x2000097c
 800ba98:	20000980 	.word	0x20000980

0800ba9c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ba9c:	b480      	push	{r7}
 800ba9e:	b087      	sub	sp, #28
 800baa0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800baa2:	4b27      	ldr	r3, [pc, #156]	; (800bb40 <vTaskSwitchContext+0xa4>)
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d003      	beq.n	800bab2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800baaa:	4b26      	ldr	r3, [pc, #152]	; (800bb44 <vTaskSwitchContext+0xa8>)
 800baac:	2201      	movs	r2, #1
 800baae:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800bab0:	e03f      	b.n	800bb32 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800bab2:	4b24      	ldr	r3, [pc, #144]	; (800bb44 <vTaskSwitchContext+0xa8>)
 800bab4:	2200      	movs	r2, #0
 800bab6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800bab8:	4b23      	ldr	r3, [pc, #140]	; (800bb48 <vTaskSwitchContext+0xac>)
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 800babe:	68fb      	ldr	r3, [r7, #12]
 800bac0:	fab3 f383 	clz	r3, r3
 800bac4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800bac6:	7afb      	ldrb	r3, [r7, #11]
 800bac8:	f1c3 031f 	rsb	r3, r3, #31
 800bacc:	617b      	str	r3, [r7, #20]
 800bace:	491f      	ldr	r1, [pc, #124]	; (800bb4c <vTaskSwitchContext+0xb0>)
 800bad0:	697a      	ldr	r2, [r7, #20]
 800bad2:	4613      	mov	r3, r2
 800bad4:	009b      	lsls	r3, r3, #2
 800bad6:	4413      	add	r3, r2
 800bad8:	009b      	lsls	r3, r3, #2
 800bada:	440b      	add	r3, r1
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	2b00      	cmp	r3, #0
 800bae0:	d10a      	bne.n	800baf8 <vTaskSwitchContext+0x5c>
	__asm volatile
 800bae2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bae6:	f383 8811 	msr	BASEPRI, r3
 800baea:	f3bf 8f6f 	isb	sy
 800baee:	f3bf 8f4f 	dsb	sy
 800baf2:	607b      	str	r3, [r7, #4]
}
 800baf4:	bf00      	nop
 800baf6:	e7fe      	b.n	800baf6 <vTaskSwitchContext+0x5a>
 800baf8:	697a      	ldr	r2, [r7, #20]
 800bafa:	4613      	mov	r3, r2
 800bafc:	009b      	lsls	r3, r3, #2
 800bafe:	4413      	add	r3, r2
 800bb00:	009b      	lsls	r3, r3, #2
 800bb02:	4a12      	ldr	r2, [pc, #72]	; (800bb4c <vTaskSwitchContext+0xb0>)
 800bb04:	4413      	add	r3, r2
 800bb06:	613b      	str	r3, [r7, #16]
 800bb08:	693b      	ldr	r3, [r7, #16]
 800bb0a:	685b      	ldr	r3, [r3, #4]
 800bb0c:	685a      	ldr	r2, [r3, #4]
 800bb0e:	693b      	ldr	r3, [r7, #16]
 800bb10:	605a      	str	r2, [r3, #4]
 800bb12:	693b      	ldr	r3, [r7, #16]
 800bb14:	685a      	ldr	r2, [r3, #4]
 800bb16:	693b      	ldr	r3, [r7, #16]
 800bb18:	3308      	adds	r3, #8
 800bb1a:	429a      	cmp	r2, r3
 800bb1c:	d104      	bne.n	800bb28 <vTaskSwitchContext+0x8c>
 800bb1e:	693b      	ldr	r3, [r7, #16]
 800bb20:	685b      	ldr	r3, [r3, #4]
 800bb22:	685a      	ldr	r2, [r3, #4]
 800bb24:	693b      	ldr	r3, [r7, #16]
 800bb26:	605a      	str	r2, [r3, #4]
 800bb28:	693b      	ldr	r3, [r7, #16]
 800bb2a:	685b      	ldr	r3, [r3, #4]
 800bb2c:	68db      	ldr	r3, [r3, #12]
 800bb2e:	4a08      	ldr	r2, [pc, #32]	; (800bb50 <vTaskSwitchContext+0xb4>)
 800bb30:	6013      	str	r3, [r2, #0]
}
 800bb32:	bf00      	nop
 800bb34:	371c      	adds	r7, #28
 800bb36:	46bd      	mov	sp, r7
 800bb38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb3c:	4770      	bx	lr
 800bb3e:	bf00      	nop
 800bb40:	20000994 	.word	0x20000994
 800bb44:	20000980 	.word	0x20000980
 800bb48:	20000974 	.word	0x20000974
 800bb4c:	20000870 	.word	0x20000870
 800bb50:	2000086c 	.word	0x2000086c

0800bb54 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800bb54:	b580      	push	{r7, lr}
 800bb56:	b084      	sub	sp, #16
 800bb58:	af00      	add	r7, sp, #0
 800bb5a:	6078      	str	r0, [r7, #4]
 800bb5c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d10a      	bne.n	800bb7a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800bb64:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb68:	f383 8811 	msr	BASEPRI, r3
 800bb6c:	f3bf 8f6f 	isb	sy
 800bb70:	f3bf 8f4f 	dsb	sy
 800bb74:	60fb      	str	r3, [r7, #12]
}
 800bb76:	bf00      	nop
 800bb78:	e7fe      	b.n	800bb78 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bb7a:	4b07      	ldr	r3, [pc, #28]	; (800bb98 <vTaskPlaceOnEventList+0x44>)
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	3318      	adds	r3, #24
 800bb80:	4619      	mov	r1, r3
 800bb82:	6878      	ldr	r0, [r7, #4]
 800bb84:	f7fe fdc4 	bl	800a710 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800bb88:	2101      	movs	r1, #1
 800bb8a:	6838      	ldr	r0, [r7, #0]
 800bb8c:	f000 fb1c 	bl	800c1c8 <prvAddCurrentTaskToDelayedList>
}
 800bb90:	bf00      	nop
 800bb92:	3710      	adds	r7, #16
 800bb94:	46bd      	mov	sp, r7
 800bb96:	bd80      	pop	{r7, pc}
 800bb98:	2000086c 	.word	0x2000086c

0800bb9c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bb9c:	b580      	push	{r7, lr}
 800bb9e:	b086      	sub	sp, #24
 800bba0:	af00      	add	r7, sp, #0
 800bba2:	60f8      	str	r0, [r7, #12]
 800bba4:	60b9      	str	r1, [r7, #8]
 800bba6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d10a      	bne.n	800bbc4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800bbae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbb2:	f383 8811 	msr	BASEPRI, r3
 800bbb6:	f3bf 8f6f 	isb	sy
 800bbba:	f3bf 8f4f 	dsb	sy
 800bbbe:	617b      	str	r3, [r7, #20]
}
 800bbc0:	bf00      	nop
 800bbc2:	e7fe      	b.n	800bbc2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bbc4:	4b0a      	ldr	r3, [pc, #40]	; (800bbf0 <vTaskPlaceOnEventListRestricted+0x54>)
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	3318      	adds	r3, #24
 800bbca:	4619      	mov	r1, r3
 800bbcc:	68f8      	ldr	r0, [r7, #12]
 800bbce:	f7fe fd7b 	bl	800a6c8 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d002      	beq.n	800bbde <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800bbd8:	f04f 33ff 	mov.w	r3, #4294967295
 800bbdc:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800bbde:	6879      	ldr	r1, [r7, #4]
 800bbe0:	68b8      	ldr	r0, [r7, #8]
 800bbe2:	f000 faf1 	bl	800c1c8 <prvAddCurrentTaskToDelayedList>
	}
 800bbe6:	bf00      	nop
 800bbe8:	3718      	adds	r7, #24
 800bbea:	46bd      	mov	sp, r7
 800bbec:	bd80      	pop	{r7, pc}
 800bbee:	bf00      	nop
 800bbf0:	2000086c 	.word	0x2000086c

0800bbf4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800bbf4:	b580      	push	{r7, lr}
 800bbf6:	b086      	sub	sp, #24
 800bbf8:	af00      	add	r7, sp, #0
 800bbfa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	68db      	ldr	r3, [r3, #12]
 800bc00:	68db      	ldr	r3, [r3, #12]
 800bc02:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800bc04:	693b      	ldr	r3, [r7, #16]
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d10a      	bne.n	800bc20 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800bc0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc0e:	f383 8811 	msr	BASEPRI, r3
 800bc12:	f3bf 8f6f 	isb	sy
 800bc16:	f3bf 8f4f 	dsb	sy
 800bc1a:	60fb      	str	r3, [r7, #12]
}
 800bc1c:	bf00      	nop
 800bc1e:	e7fe      	b.n	800bc1e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800bc20:	693b      	ldr	r3, [r7, #16]
 800bc22:	3318      	adds	r3, #24
 800bc24:	4618      	mov	r0, r3
 800bc26:	f7fe fdac 	bl	800a782 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bc2a:	4b1d      	ldr	r3, [pc, #116]	; (800bca0 <xTaskRemoveFromEventList+0xac>)
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d11c      	bne.n	800bc6c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800bc32:	693b      	ldr	r3, [r7, #16]
 800bc34:	3304      	adds	r3, #4
 800bc36:	4618      	mov	r0, r3
 800bc38:	f7fe fda3 	bl	800a782 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800bc3c:	693b      	ldr	r3, [r7, #16]
 800bc3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc40:	2201      	movs	r2, #1
 800bc42:	409a      	lsls	r2, r3
 800bc44:	4b17      	ldr	r3, [pc, #92]	; (800bca4 <xTaskRemoveFromEventList+0xb0>)
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	4313      	orrs	r3, r2
 800bc4a:	4a16      	ldr	r2, [pc, #88]	; (800bca4 <xTaskRemoveFromEventList+0xb0>)
 800bc4c:	6013      	str	r3, [r2, #0]
 800bc4e:	693b      	ldr	r3, [r7, #16]
 800bc50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc52:	4613      	mov	r3, r2
 800bc54:	009b      	lsls	r3, r3, #2
 800bc56:	4413      	add	r3, r2
 800bc58:	009b      	lsls	r3, r3, #2
 800bc5a:	4a13      	ldr	r2, [pc, #76]	; (800bca8 <xTaskRemoveFromEventList+0xb4>)
 800bc5c:	441a      	add	r2, r3
 800bc5e:	693b      	ldr	r3, [r7, #16]
 800bc60:	3304      	adds	r3, #4
 800bc62:	4619      	mov	r1, r3
 800bc64:	4610      	mov	r0, r2
 800bc66:	f7fe fd2f 	bl	800a6c8 <vListInsertEnd>
 800bc6a:	e005      	b.n	800bc78 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800bc6c:	693b      	ldr	r3, [r7, #16]
 800bc6e:	3318      	adds	r3, #24
 800bc70:	4619      	mov	r1, r3
 800bc72:	480e      	ldr	r0, [pc, #56]	; (800bcac <xTaskRemoveFromEventList+0xb8>)
 800bc74:	f7fe fd28 	bl	800a6c8 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bc78:	693b      	ldr	r3, [r7, #16]
 800bc7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc7c:	4b0c      	ldr	r3, [pc, #48]	; (800bcb0 <xTaskRemoveFromEventList+0xbc>)
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc82:	429a      	cmp	r2, r3
 800bc84:	d905      	bls.n	800bc92 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800bc86:	2301      	movs	r3, #1
 800bc88:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800bc8a:	4b0a      	ldr	r3, [pc, #40]	; (800bcb4 <xTaskRemoveFromEventList+0xc0>)
 800bc8c:	2201      	movs	r2, #1
 800bc8e:	601a      	str	r2, [r3, #0]
 800bc90:	e001      	b.n	800bc96 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800bc92:	2300      	movs	r3, #0
 800bc94:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800bc96:	697b      	ldr	r3, [r7, #20]
}
 800bc98:	4618      	mov	r0, r3
 800bc9a:	3718      	adds	r7, #24
 800bc9c:	46bd      	mov	sp, r7
 800bc9e:	bd80      	pop	{r7, pc}
 800bca0:	20000994 	.word	0x20000994
 800bca4:	20000974 	.word	0x20000974
 800bca8:	20000870 	.word	0x20000870
 800bcac:	2000092c 	.word	0x2000092c
 800bcb0:	2000086c 	.word	0x2000086c
 800bcb4:	20000980 	.word	0x20000980

0800bcb8 <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800bcb8:	b480      	push	{r7}
 800bcba:	b085      	sub	sp, #20
 800bcbc:	af00      	add	r7, sp, #0
 800bcbe:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	2b00      	cmp	r3, #0
 800bcc4:	d10a      	bne.n	800bcdc <vTaskSetTimeOutState+0x24>
	__asm volatile
 800bcc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcca:	f383 8811 	msr	BASEPRI, r3
 800bcce:	f3bf 8f6f 	isb	sy
 800bcd2:	f3bf 8f4f 	dsb	sy
 800bcd6:	60fb      	str	r3, [r7, #12]
}
 800bcd8:	bf00      	nop
 800bcda:	e7fe      	b.n	800bcda <vTaskSetTimeOutState+0x22>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800bcdc:	4b06      	ldr	r3, [pc, #24]	; (800bcf8 <vTaskSetTimeOutState+0x40>)
 800bcde:	681a      	ldr	r2, [r3, #0]
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800bce4:	4b05      	ldr	r3, [pc, #20]	; (800bcfc <vTaskSetTimeOutState+0x44>)
 800bce6:	681a      	ldr	r2, [r3, #0]
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	605a      	str	r2, [r3, #4]
}
 800bcec:	bf00      	nop
 800bcee:	3714      	adds	r7, #20
 800bcf0:	46bd      	mov	sp, r7
 800bcf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcf6:	4770      	bx	lr
 800bcf8:	20000984 	.word	0x20000984
 800bcfc:	20000970 	.word	0x20000970

0800bd00 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800bd00:	b580      	push	{r7, lr}
 800bd02:	b086      	sub	sp, #24
 800bd04:	af00      	add	r7, sp, #0
 800bd06:	6078      	str	r0, [r7, #4]
 800bd08:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	d10a      	bne.n	800bd26 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800bd10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd14:	f383 8811 	msr	BASEPRI, r3
 800bd18:	f3bf 8f6f 	isb	sy
 800bd1c:	f3bf 8f4f 	dsb	sy
 800bd20:	60fb      	str	r3, [r7, #12]
}
 800bd22:	bf00      	nop
 800bd24:	e7fe      	b.n	800bd24 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800bd26:	683b      	ldr	r3, [r7, #0]
 800bd28:	2b00      	cmp	r3, #0
 800bd2a:	d10a      	bne.n	800bd42 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800bd2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd30:	f383 8811 	msr	BASEPRI, r3
 800bd34:	f3bf 8f6f 	isb	sy
 800bd38:	f3bf 8f4f 	dsb	sy
 800bd3c:	60bb      	str	r3, [r7, #8]
}
 800bd3e:	bf00      	nop
 800bd40:	e7fe      	b.n	800bd40 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800bd42:	f000 fe7f 	bl	800ca44 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800bd46:	4b1c      	ldr	r3, [pc, #112]	; (800bdb8 <xTaskCheckForTimeOut+0xb8>)
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	613b      	str	r3, [r7, #16]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800bd4c:	683b      	ldr	r3, [r7, #0]
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd54:	d102      	bne.n	800bd5c <xTaskCheckForTimeOut+0x5c>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800bd56:	2300      	movs	r3, #0
 800bd58:	617b      	str	r3, [r7, #20]
 800bd5a:	e026      	b.n	800bdaa <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	681a      	ldr	r2, [r3, #0]
 800bd60:	4b16      	ldr	r3, [pc, #88]	; (800bdbc <xTaskCheckForTimeOut+0xbc>)
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	429a      	cmp	r2, r3
 800bd66:	d007      	beq.n	800bd78 <xTaskCheckForTimeOut+0x78>
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	685b      	ldr	r3, [r3, #4]
 800bd6c:	693a      	ldr	r2, [r7, #16]
 800bd6e:	429a      	cmp	r2, r3
 800bd70:	d302      	bcc.n	800bd78 <xTaskCheckForTimeOut+0x78>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800bd72:	2301      	movs	r3, #1
 800bd74:	617b      	str	r3, [r7, #20]
 800bd76:	e018      	b.n	800bdaa <xTaskCheckForTimeOut+0xaa>
		}
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	685b      	ldr	r3, [r3, #4]
 800bd7c:	693a      	ldr	r2, [r7, #16]
 800bd7e:	1ad2      	subs	r2, r2, r3
 800bd80:	683b      	ldr	r3, [r7, #0]
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	429a      	cmp	r2, r3
 800bd86:	d20e      	bcs.n	800bda6 <xTaskCheckForTimeOut+0xa6>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 800bd88:	683b      	ldr	r3, [r7, #0]
 800bd8a:	681a      	ldr	r2, [r3, #0]
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	6859      	ldr	r1, [r3, #4]
 800bd90:	693b      	ldr	r3, [r7, #16]
 800bd92:	1acb      	subs	r3, r1, r3
 800bd94:	441a      	add	r2, r3
 800bd96:	683b      	ldr	r3, [r7, #0]
 800bd98:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 800bd9a:	6878      	ldr	r0, [r7, #4]
 800bd9c:	f7ff ff8c 	bl	800bcb8 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 800bda0:	2300      	movs	r3, #0
 800bda2:	617b      	str	r3, [r7, #20]
 800bda4:	e001      	b.n	800bdaa <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			xReturn = pdTRUE;
 800bda6:	2301      	movs	r3, #1
 800bda8:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800bdaa:	f000 fe7b 	bl	800caa4 <vPortExitCritical>

	return xReturn;
 800bdae:	697b      	ldr	r3, [r7, #20]
}
 800bdb0:	4618      	mov	r0, r3
 800bdb2:	3718      	adds	r7, #24
 800bdb4:	46bd      	mov	sp, r7
 800bdb6:	bd80      	pop	{r7, pc}
 800bdb8:	20000970 	.word	0x20000970
 800bdbc:	20000984 	.word	0x20000984

0800bdc0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800bdc0:	b480      	push	{r7}
 800bdc2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800bdc4:	4b03      	ldr	r3, [pc, #12]	; (800bdd4 <vTaskMissedYield+0x14>)
 800bdc6:	2201      	movs	r2, #1
 800bdc8:	601a      	str	r2, [r3, #0]
}
 800bdca:	bf00      	nop
 800bdcc:	46bd      	mov	sp, r7
 800bdce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdd2:	4770      	bx	lr
 800bdd4:	20000980 	.word	0x20000980

0800bdd8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800bdd8:	b580      	push	{r7, lr}
 800bdda:	b082      	sub	sp, #8
 800bddc:	af00      	add	r7, sp, #0
 800bdde:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800bde0:	f000 f852 	bl	800be88 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800bde4:	4b06      	ldr	r3, [pc, #24]	; (800be00 <prvIdleTask+0x28>)
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	2b01      	cmp	r3, #1
 800bdea:	d9f9      	bls.n	800bde0 <prvIdleTask+0x8>
			{
				taskYIELD();
 800bdec:	4b05      	ldr	r3, [pc, #20]	; (800be04 <prvIdleTask+0x2c>)
 800bdee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bdf2:	601a      	str	r2, [r3, #0]
 800bdf4:	f3bf 8f4f 	dsb	sy
 800bdf8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800bdfc:	e7f0      	b.n	800bde0 <prvIdleTask+0x8>
 800bdfe:	bf00      	nop
 800be00:	20000870 	.word	0x20000870
 800be04:	e000ed04 	.word	0xe000ed04

0800be08 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800be08:	b580      	push	{r7, lr}
 800be0a:	b082      	sub	sp, #8
 800be0c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800be0e:	2300      	movs	r3, #0
 800be10:	607b      	str	r3, [r7, #4]
 800be12:	e00c      	b.n	800be2e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800be14:	687a      	ldr	r2, [r7, #4]
 800be16:	4613      	mov	r3, r2
 800be18:	009b      	lsls	r3, r3, #2
 800be1a:	4413      	add	r3, r2
 800be1c:	009b      	lsls	r3, r3, #2
 800be1e:	4a12      	ldr	r2, [pc, #72]	; (800be68 <prvInitialiseTaskLists+0x60>)
 800be20:	4413      	add	r3, r2
 800be22:	4618      	mov	r0, r3
 800be24:	f7fe fc23 	bl	800a66e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	3301      	adds	r3, #1
 800be2c:	607b      	str	r3, [r7, #4]
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	2b06      	cmp	r3, #6
 800be32:	d9ef      	bls.n	800be14 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800be34:	480d      	ldr	r0, [pc, #52]	; (800be6c <prvInitialiseTaskLists+0x64>)
 800be36:	f7fe fc1a 	bl	800a66e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800be3a:	480d      	ldr	r0, [pc, #52]	; (800be70 <prvInitialiseTaskLists+0x68>)
 800be3c:	f7fe fc17 	bl	800a66e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800be40:	480c      	ldr	r0, [pc, #48]	; (800be74 <prvInitialiseTaskLists+0x6c>)
 800be42:	f7fe fc14 	bl	800a66e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800be46:	480c      	ldr	r0, [pc, #48]	; (800be78 <prvInitialiseTaskLists+0x70>)
 800be48:	f7fe fc11 	bl	800a66e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800be4c:	480b      	ldr	r0, [pc, #44]	; (800be7c <prvInitialiseTaskLists+0x74>)
 800be4e:	f7fe fc0e 	bl	800a66e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800be52:	4b0b      	ldr	r3, [pc, #44]	; (800be80 <prvInitialiseTaskLists+0x78>)
 800be54:	4a05      	ldr	r2, [pc, #20]	; (800be6c <prvInitialiseTaskLists+0x64>)
 800be56:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800be58:	4b0a      	ldr	r3, [pc, #40]	; (800be84 <prvInitialiseTaskLists+0x7c>)
 800be5a:	4a05      	ldr	r2, [pc, #20]	; (800be70 <prvInitialiseTaskLists+0x68>)
 800be5c:	601a      	str	r2, [r3, #0]
}
 800be5e:	bf00      	nop
 800be60:	3708      	adds	r7, #8
 800be62:	46bd      	mov	sp, r7
 800be64:	bd80      	pop	{r7, pc}
 800be66:	bf00      	nop
 800be68:	20000870 	.word	0x20000870
 800be6c:	200008fc 	.word	0x200008fc
 800be70:	20000910 	.word	0x20000910
 800be74:	2000092c 	.word	0x2000092c
 800be78:	20000940 	.word	0x20000940
 800be7c:	20000958 	.word	0x20000958
 800be80:	20000924 	.word	0x20000924
 800be84:	20000928 	.word	0x20000928

0800be88 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800be88:	b580      	push	{r7, lr}
 800be8a:	b082      	sub	sp, #8
 800be8c:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800be8e:	e028      	b.n	800bee2 <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 800be90:	f7ff fc7a 	bl	800b788 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 800be94:	4b17      	ldr	r3, [pc, #92]	; (800bef4 <prvCheckTasksWaitingTermination+0x6c>)
 800be96:	681b      	ldr	r3, [r3, #0]
 800be98:	2b00      	cmp	r3, #0
 800be9a:	bf0c      	ite	eq
 800be9c:	2301      	moveq	r3, #1
 800be9e:	2300      	movne	r3, #0
 800bea0:	b2db      	uxtb	r3, r3
 800bea2:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 800bea4:	f7ff fc7e 	bl	800b7a4 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d119      	bne.n	800bee2 <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 800beae:	f000 fdc9 	bl	800ca44 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800beb2:	4b10      	ldr	r3, [pc, #64]	; (800bef4 <prvCheckTasksWaitingTermination+0x6c>)
 800beb4:	68db      	ldr	r3, [r3, #12]
 800beb6:	68db      	ldr	r3, [r3, #12]
 800beb8:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800beba:	683b      	ldr	r3, [r7, #0]
 800bebc:	3304      	adds	r3, #4
 800bebe:	4618      	mov	r0, r3
 800bec0:	f7fe fc5f 	bl	800a782 <uxListRemove>
					--uxCurrentNumberOfTasks;
 800bec4:	4b0c      	ldr	r3, [pc, #48]	; (800bef8 <prvCheckTasksWaitingTermination+0x70>)
 800bec6:	681b      	ldr	r3, [r3, #0]
 800bec8:	3b01      	subs	r3, #1
 800beca:	4a0b      	ldr	r2, [pc, #44]	; (800bef8 <prvCheckTasksWaitingTermination+0x70>)
 800becc:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 800bece:	4b0b      	ldr	r3, [pc, #44]	; (800befc <prvCheckTasksWaitingTermination+0x74>)
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	3b01      	subs	r3, #1
 800bed4:	4a09      	ldr	r2, [pc, #36]	; (800befc <prvCheckTasksWaitingTermination+0x74>)
 800bed6:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 800bed8:	f000 fde4 	bl	800caa4 <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 800bedc:	6838      	ldr	r0, [r7, #0]
 800bede:	f000 f80f 	bl	800bf00 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bee2:	4b06      	ldr	r3, [pc, #24]	; (800befc <prvCheckTasksWaitingTermination+0x74>)
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	d1d2      	bne.n	800be90 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800beea:	bf00      	nop
 800beec:	bf00      	nop
 800beee:	3708      	adds	r7, #8
 800bef0:	46bd      	mov	sp, r7
 800bef2:	bd80      	pop	{r7, pc}
 800bef4:	20000940 	.word	0x20000940
 800bef8:	2000096c 	.word	0x2000096c
 800befc:	20000954 	.word	0x20000954

0800bf00 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800bf00:	b580      	push	{r7, lr}
 800bf02:	b082      	sub	sp, #8
 800bf04:	af00      	add	r7, sp, #0
 800bf06:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf0c:	4618      	mov	r0, r3
 800bf0e:	f000 ff77 	bl	800ce00 <vPortFree>
			vPortFree( pxTCB );
 800bf12:	6878      	ldr	r0, [r7, #4]
 800bf14:	f000 ff74 	bl	800ce00 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800bf18:	bf00      	nop
 800bf1a:	3708      	adds	r7, #8
 800bf1c:	46bd      	mov	sp, r7
 800bf1e:	bd80      	pop	{r7, pc}

0800bf20 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800bf20:	b480      	push	{r7}
 800bf22:	b083      	sub	sp, #12
 800bf24:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bf26:	4b0f      	ldr	r3, [pc, #60]	; (800bf64 <prvResetNextTaskUnblockTime+0x44>)
 800bf28:	681b      	ldr	r3, [r3, #0]
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d101      	bne.n	800bf34 <prvResetNextTaskUnblockTime+0x14>
 800bf30:	2301      	movs	r3, #1
 800bf32:	e000      	b.n	800bf36 <prvResetNextTaskUnblockTime+0x16>
 800bf34:	2300      	movs	r3, #0
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d004      	beq.n	800bf44 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800bf3a:	4b0b      	ldr	r3, [pc, #44]	; (800bf68 <prvResetNextTaskUnblockTime+0x48>)
 800bf3c:	f04f 32ff 	mov.w	r2, #4294967295
 800bf40:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800bf42:	e008      	b.n	800bf56 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800bf44:	4b07      	ldr	r3, [pc, #28]	; (800bf64 <prvResetNextTaskUnblockTime+0x44>)
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	68db      	ldr	r3, [r3, #12]
 800bf4a:	68db      	ldr	r3, [r3, #12]
 800bf4c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	685b      	ldr	r3, [r3, #4]
 800bf52:	4a05      	ldr	r2, [pc, #20]	; (800bf68 <prvResetNextTaskUnblockTime+0x48>)
 800bf54:	6013      	str	r3, [r2, #0]
}
 800bf56:	bf00      	nop
 800bf58:	370c      	adds	r7, #12
 800bf5a:	46bd      	mov	sp, r7
 800bf5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf60:	4770      	bx	lr
 800bf62:	bf00      	nop
 800bf64:	20000924 	.word	0x20000924
 800bf68:	2000098c 	.word	0x2000098c

0800bf6c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800bf6c:	b480      	push	{r7}
 800bf6e:	b083      	sub	sp, #12
 800bf70:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800bf72:	4b0b      	ldr	r3, [pc, #44]	; (800bfa0 <xTaskGetSchedulerState+0x34>)
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d102      	bne.n	800bf80 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800bf7a:	2301      	movs	r3, #1
 800bf7c:	607b      	str	r3, [r7, #4]
 800bf7e:	e008      	b.n	800bf92 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bf80:	4b08      	ldr	r3, [pc, #32]	; (800bfa4 <xTaskGetSchedulerState+0x38>)
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d102      	bne.n	800bf8e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800bf88:	2302      	movs	r3, #2
 800bf8a:	607b      	str	r3, [r7, #4]
 800bf8c:	e001      	b.n	800bf92 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800bf8e:	2300      	movs	r3, #0
 800bf90:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800bf92:	687b      	ldr	r3, [r7, #4]
	}
 800bf94:	4618      	mov	r0, r3
 800bf96:	370c      	adds	r7, #12
 800bf98:	46bd      	mov	sp, r7
 800bf9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf9e:	4770      	bx	lr
 800bfa0:	20000978 	.word	0x20000978
 800bfa4:	20000994 	.word	0x20000994

0800bfa8 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800bfa8:	b580      	push	{r7, lr}
 800bfaa:	b084      	sub	sp, #16
 800bfac:	af00      	add	r7, sp, #0
 800bfae:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d062      	beq.n	800c080 <vTaskPriorityInherit+0xd8>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 800bfba:	68fb      	ldr	r3, [r7, #12]
 800bfbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bfbe:	4b32      	ldr	r3, [pc, #200]	; (800c088 <vTaskPriorityInherit+0xe0>)
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfc4:	429a      	cmp	r2, r3
 800bfc6:	d25b      	bcs.n	800c080 <vTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	699b      	ldr	r3, [r3, #24]
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	db06      	blt.n	800bfde <vTaskPriorityInherit+0x36>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bfd0:	4b2d      	ldr	r3, [pc, #180]	; (800c088 <vTaskPriorityInherit+0xe0>)
 800bfd2:	681b      	ldr	r3, [r3, #0]
 800bfd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfd6:	f1c3 0207 	rsb	r2, r3, #7
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	6959      	ldr	r1, [r3, #20]
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bfe6:	4613      	mov	r3, r2
 800bfe8:	009b      	lsls	r3, r3, #2
 800bfea:	4413      	add	r3, r2
 800bfec:	009b      	lsls	r3, r3, #2
 800bfee:	4a27      	ldr	r2, [pc, #156]	; (800c08c <vTaskPriorityInherit+0xe4>)
 800bff0:	4413      	add	r3, r2
 800bff2:	4299      	cmp	r1, r3
 800bff4:	d101      	bne.n	800bffa <vTaskPriorityInherit+0x52>
 800bff6:	2301      	movs	r3, #1
 800bff8:	e000      	b.n	800bffc <vTaskPriorityInherit+0x54>
 800bffa:	2300      	movs	r3, #0
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d03a      	beq.n	800c076 <vTaskPriorityInherit+0xce>
				{
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	3304      	adds	r3, #4
 800c004:	4618      	mov	r0, r3
 800c006:	f7fe fbbc 	bl	800a782 <uxListRemove>
 800c00a:	4603      	mov	r3, r0
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	d115      	bne.n	800c03c <vTaskPriorityInherit+0x94>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800c010:	68fb      	ldr	r3, [r7, #12]
 800c012:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c014:	491d      	ldr	r1, [pc, #116]	; (800c08c <vTaskPriorityInherit+0xe4>)
 800c016:	4613      	mov	r3, r2
 800c018:	009b      	lsls	r3, r3, #2
 800c01a:	4413      	add	r3, r2
 800c01c:	009b      	lsls	r3, r3, #2
 800c01e:	440b      	add	r3, r1
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	2b00      	cmp	r3, #0
 800c024:	d10a      	bne.n	800c03c <vTaskPriorityInherit+0x94>
 800c026:	68fb      	ldr	r3, [r7, #12]
 800c028:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c02a:	2201      	movs	r2, #1
 800c02c:	fa02 f303 	lsl.w	r3, r2, r3
 800c030:	43da      	mvns	r2, r3
 800c032:	4b17      	ldr	r3, [pc, #92]	; (800c090 <vTaskPriorityInherit+0xe8>)
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	4013      	ands	r3, r2
 800c038:	4a15      	ldr	r2, [pc, #84]	; (800c090 <vTaskPriorityInherit+0xe8>)
 800c03a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c03c:	4b12      	ldr	r3, [pc, #72]	; (800c088 <vTaskPriorityInherit+0xe0>)
 800c03e:	681b      	ldr	r3, [r3, #0]
 800c040:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c042:	68fb      	ldr	r3, [r7, #12]
 800c044:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c04a:	2201      	movs	r2, #1
 800c04c:	409a      	lsls	r2, r3
 800c04e:	4b10      	ldr	r3, [pc, #64]	; (800c090 <vTaskPriorityInherit+0xe8>)
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	4313      	orrs	r3, r2
 800c054:	4a0e      	ldr	r2, [pc, #56]	; (800c090 <vTaskPriorityInherit+0xe8>)
 800c056:	6013      	str	r3, [r2, #0]
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c05c:	4613      	mov	r3, r2
 800c05e:	009b      	lsls	r3, r3, #2
 800c060:	4413      	add	r3, r2
 800c062:	009b      	lsls	r3, r3, #2
 800c064:	4a09      	ldr	r2, [pc, #36]	; (800c08c <vTaskPriorityInherit+0xe4>)
 800c066:	441a      	add	r2, r3
 800c068:	68fb      	ldr	r3, [r7, #12]
 800c06a:	3304      	adds	r3, #4
 800c06c:	4619      	mov	r1, r3
 800c06e:	4610      	mov	r0, r2
 800c070:	f7fe fb2a 	bl	800a6c8 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c074:	e004      	b.n	800c080 <vTaskPriorityInherit+0xd8>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c076:	4b04      	ldr	r3, [pc, #16]	; (800c088 <vTaskPriorityInherit+0xe0>)
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	62da      	str	r2, [r3, #44]	; 0x2c
	}
 800c080:	bf00      	nop
 800c082:	3710      	adds	r7, #16
 800c084:	46bd      	mov	sp, r7
 800c086:	bd80      	pop	{r7, pc}
 800c088:	2000086c 	.word	0x2000086c
 800c08c:	20000870 	.word	0x20000870
 800c090:	20000974 	.word	0x20000974

0800c094 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c094:	b580      	push	{r7, lr}
 800c096:	b086      	sub	sp, #24
 800c098:	af00      	add	r7, sp, #0
 800c09a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c0a0:	2300      	movs	r3, #0
 800c0a2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	d06e      	beq.n	800c188 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c0aa:	4b3a      	ldr	r3, [pc, #232]	; (800c194 <xTaskPriorityDisinherit+0x100>)
 800c0ac:	681b      	ldr	r3, [r3, #0]
 800c0ae:	693a      	ldr	r2, [r7, #16]
 800c0b0:	429a      	cmp	r2, r3
 800c0b2:	d00a      	beq.n	800c0ca <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800c0b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0b8:	f383 8811 	msr	BASEPRI, r3
 800c0bc:	f3bf 8f6f 	isb	sy
 800c0c0:	f3bf 8f4f 	dsb	sy
 800c0c4:	60fb      	str	r3, [r7, #12]
}
 800c0c6:	bf00      	nop
 800c0c8:	e7fe      	b.n	800c0c8 <xTaskPriorityDisinherit+0x34>

			configASSERT( pxTCB->uxMutexesHeld );
 800c0ca:	693b      	ldr	r3, [r7, #16]
 800c0cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d10a      	bne.n	800c0e8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800c0d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0d6:	f383 8811 	msr	BASEPRI, r3
 800c0da:	f3bf 8f6f 	isb	sy
 800c0de:	f3bf 8f4f 	dsb	sy
 800c0e2:	60bb      	str	r3, [r7, #8]
}
 800c0e4:	bf00      	nop
 800c0e6:	e7fe      	b.n	800c0e6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800c0e8:	693b      	ldr	r3, [r7, #16]
 800c0ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c0ec:	1e5a      	subs	r2, r3, #1
 800c0ee:	693b      	ldr	r3, [r7, #16]
 800c0f0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c0f2:	693b      	ldr	r3, [r7, #16]
 800c0f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0f6:	693b      	ldr	r3, [r7, #16]
 800c0f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c0fa:	429a      	cmp	r2, r3
 800c0fc:	d044      	beq.n	800c188 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c0fe:	693b      	ldr	r3, [r7, #16]
 800c100:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c102:	2b00      	cmp	r3, #0
 800c104:	d140      	bne.n	800c188 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c106:	693b      	ldr	r3, [r7, #16]
 800c108:	3304      	adds	r3, #4
 800c10a:	4618      	mov	r0, r3
 800c10c:	f7fe fb39 	bl	800a782 <uxListRemove>
 800c110:	4603      	mov	r3, r0
 800c112:	2b00      	cmp	r3, #0
 800c114:	d115      	bne.n	800c142 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800c116:	693b      	ldr	r3, [r7, #16]
 800c118:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c11a:	491f      	ldr	r1, [pc, #124]	; (800c198 <xTaskPriorityDisinherit+0x104>)
 800c11c:	4613      	mov	r3, r2
 800c11e:	009b      	lsls	r3, r3, #2
 800c120:	4413      	add	r3, r2
 800c122:	009b      	lsls	r3, r3, #2
 800c124:	440b      	add	r3, r1
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d10a      	bne.n	800c142 <xTaskPriorityDisinherit+0xae>
 800c12c:	693b      	ldr	r3, [r7, #16]
 800c12e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c130:	2201      	movs	r2, #1
 800c132:	fa02 f303 	lsl.w	r3, r2, r3
 800c136:	43da      	mvns	r2, r3
 800c138:	4b18      	ldr	r3, [pc, #96]	; (800c19c <xTaskPriorityDisinherit+0x108>)
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	4013      	ands	r3, r2
 800c13e:	4a17      	ldr	r2, [pc, #92]	; (800c19c <xTaskPriorityDisinherit+0x108>)
 800c140:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c142:	693b      	ldr	r3, [r7, #16]
 800c144:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c146:	693b      	ldr	r3, [r7, #16]
 800c148:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c14a:	693b      	ldr	r3, [r7, #16]
 800c14c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c14e:	f1c3 0207 	rsb	r2, r3, #7
 800c152:	693b      	ldr	r3, [r7, #16]
 800c154:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c156:	693b      	ldr	r3, [r7, #16]
 800c158:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c15a:	2201      	movs	r2, #1
 800c15c:	409a      	lsls	r2, r3
 800c15e:	4b0f      	ldr	r3, [pc, #60]	; (800c19c <xTaskPriorityDisinherit+0x108>)
 800c160:	681b      	ldr	r3, [r3, #0]
 800c162:	4313      	orrs	r3, r2
 800c164:	4a0d      	ldr	r2, [pc, #52]	; (800c19c <xTaskPriorityDisinherit+0x108>)
 800c166:	6013      	str	r3, [r2, #0]
 800c168:	693b      	ldr	r3, [r7, #16]
 800c16a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c16c:	4613      	mov	r3, r2
 800c16e:	009b      	lsls	r3, r3, #2
 800c170:	4413      	add	r3, r2
 800c172:	009b      	lsls	r3, r3, #2
 800c174:	4a08      	ldr	r2, [pc, #32]	; (800c198 <xTaskPriorityDisinherit+0x104>)
 800c176:	441a      	add	r2, r3
 800c178:	693b      	ldr	r3, [r7, #16]
 800c17a:	3304      	adds	r3, #4
 800c17c:	4619      	mov	r1, r3
 800c17e:	4610      	mov	r0, r2
 800c180:	f7fe faa2 	bl	800a6c8 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c184:	2301      	movs	r3, #1
 800c186:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c188:	697b      	ldr	r3, [r7, #20]
	}
 800c18a:	4618      	mov	r0, r3
 800c18c:	3718      	adds	r7, #24
 800c18e:	46bd      	mov	sp, r7
 800c190:	bd80      	pop	{r7, pc}
 800c192:	bf00      	nop
 800c194:	2000086c 	.word	0x2000086c
 800c198:	20000870 	.word	0x20000870
 800c19c:	20000974 	.word	0x20000974

0800c1a0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 800c1a0:	b480      	push	{r7}
 800c1a2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800c1a4:	4b07      	ldr	r3, [pc, #28]	; (800c1c4 <pvTaskIncrementMutexHeldCount+0x24>)
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d004      	beq.n	800c1b6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800c1ac:	4b05      	ldr	r3, [pc, #20]	; (800c1c4 <pvTaskIncrementMutexHeldCount+0x24>)
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800c1b2:	3201      	adds	r2, #1
 800c1b4:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800c1b6:	4b03      	ldr	r3, [pc, #12]	; (800c1c4 <pvTaskIncrementMutexHeldCount+0x24>)
 800c1b8:	681b      	ldr	r3, [r3, #0]
	}
 800c1ba:	4618      	mov	r0, r3
 800c1bc:	46bd      	mov	sp, r7
 800c1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1c2:	4770      	bx	lr
 800c1c4:	2000086c 	.word	0x2000086c

0800c1c8 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c1c8:	b580      	push	{r7, lr}
 800c1ca:	b084      	sub	sp, #16
 800c1cc:	af00      	add	r7, sp, #0
 800c1ce:	6078      	str	r0, [r7, #4]
 800c1d0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c1d2:	4b29      	ldr	r3, [pc, #164]	; (800c278 <prvAddCurrentTaskToDelayedList+0xb0>)
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c1d8:	4b28      	ldr	r3, [pc, #160]	; (800c27c <prvAddCurrentTaskToDelayedList+0xb4>)
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	3304      	adds	r3, #4
 800c1de:	4618      	mov	r0, r3
 800c1e0:	f7fe facf 	bl	800a782 <uxListRemove>
 800c1e4:	4603      	mov	r3, r0
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	d10b      	bne.n	800c202 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800c1ea:	4b24      	ldr	r3, [pc, #144]	; (800c27c <prvAddCurrentTaskToDelayedList+0xb4>)
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c1f0:	2201      	movs	r2, #1
 800c1f2:	fa02 f303 	lsl.w	r3, r2, r3
 800c1f6:	43da      	mvns	r2, r3
 800c1f8:	4b21      	ldr	r3, [pc, #132]	; (800c280 <prvAddCurrentTaskToDelayedList+0xb8>)
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	4013      	ands	r3, r2
 800c1fe:	4a20      	ldr	r2, [pc, #128]	; (800c280 <prvAddCurrentTaskToDelayedList+0xb8>)
 800c200:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c208:	d10a      	bne.n	800c220 <prvAddCurrentTaskToDelayedList+0x58>
 800c20a:	683b      	ldr	r3, [r7, #0]
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d007      	beq.n	800c220 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c210:	4b1a      	ldr	r3, [pc, #104]	; (800c27c <prvAddCurrentTaskToDelayedList+0xb4>)
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	3304      	adds	r3, #4
 800c216:	4619      	mov	r1, r3
 800c218:	481a      	ldr	r0, [pc, #104]	; (800c284 <prvAddCurrentTaskToDelayedList+0xbc>)
 800c21a:	f7fe fa55 	bl	800a6c8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c21e:	e026      	b.n	800c26e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c220:	68fa      	ldr	r2, [r7, #12]
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	4413      	add	r3, r2
 800c226:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c228:	4b14      	ldr	r3, [pc, #80]	; (800c27c <prvAddCurrentTaskToDelayedList+0xb4>)
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	68ba      	ldr	r2, [r7, #8]
 800c22e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c230:	68ba      	ldr	r2, [r7, #8]
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	429a      	cmp	r2, r3
 800c236:	d209      	bcs.n	800c24c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c238:	4b13      	ldr	r3, [pc, #76]	; (800c288 <prvAddCurrentTaskToDelayedList+0xc0>)
 800c23a:	681a      	ldr	r2, [r3, #0]
 800c23c:	4b0f      	ldr	r3, [pc, #60]	; (800c27c <prvAddCurrentTaskToDelayedList+0xb4>)
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	3304      	adds	r3, #4
 800c242:	4619      	mov	r1, r3
 800c244:	4610      	mov	r0, r2
 800c246:	f7fe fa63 	bl	800a710 <vListInsert>
}
 800c24a:	e010      	b.n	800c26e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c24c:	4b0f      	ldr	r3, [pc, #60]	; (800c28c <prvAddCurrentTaskToDelayedList+0xc4>)
 800c24e:	681a      	ldr	r2, [r3, #0]
 800c250:	4b0a      	ldr	r3, [pc, #40]	; (800c27c <prvAddCurrentTaskToDelayedList+0xb4>)
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	3304      	adds	r3, #4
 800c256:	4619      	mov	r1, r3
 800c258:	4610      	mov	r0, r2
 800c25a:	f7fe fa59 	bl	800a710 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c25e:	4b0c      	ldr	r3, [pc, #48]	; (800c290 <prvAddCurrentTaskToDelayedList+0xc8>)
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	68ba      	ldr	r2, [r7, #8]
 800c264:	429a      	cmp	r2, r3
 800c266:	d202      	bcs.n	800c26e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800c268:	4a09      	ldr	r2, [pc, #36]	; (800c290 <prvAddCurrentTaskToDelayedList+0xc8>)
 800c26a:	68bb      	ldr	r3, [r7, #8]
 800c26c:	6013      	str	r3, [r2, #0]
}
 800c26e:	bf00      	nop
 800c270:	3710      	adds	r7, #16
 800c272:	46bd      	mov	sp, r7
 800c274:	bd80      	pop	{r7, pc}
 800c276:	bf00      	nop
 800c278:	20000970 	.word	0x20000970
 800c27c:	2000086c 	.word	0x2000086c
 800c280:	20000974 	.word	0x20000974
 800c284:	20000958 	.word	0x20000958
 800c288:	20000928 	.word	0x20000928
 800c28c:	20000924 	.word	0x20000924
 800c290:	2000098c 	.word	0x2000098c

0800c294 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION; /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c294:	b580      	push	{r7, lr}
 800c296:	b084      	sub	sp, #16
 800c298:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
 800c29a:	2300      	movs	r3, #0
 800c29c:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c29e:	f000 fa95 	bl	800c7cc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c2a2:	4b11      	ldr	r3, [pc, #68]	; (800c2e8 <xTimerCreateTimerTask+0x54>)
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d00b      	beq.n	800c2c2 <xTimerCreateTimerTask+0x2e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 800c2aa:	4b10      	ldr	r3, [pc, #64]	; (800c2ec <xTimerCreateTimerTask+0x58>)
 800c2ac:	9301      	str	r3, [sp, #4]
 800c2ae:	2303      	movs	r3, #3
 800c2b0:	9300      	str	r3, [sp, #0]
 800c2b2:	2300      	movs	r3, #0
 800c2b4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c2b8:	490d      	ldr	r1, [pc, #52]	; (800c2f0 <xTimerCreateTimerTask+0x5c>)
 800c2ba:	480e      	ldr	r0, [pc, #56]	; (800c2f4 <xTimerCreateTimerTask+0x60>)
 800c2bc:	f7ff f8ac 	bl	800b418 <xTaskCreate>
 800c2c0:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	d10a      	bne.n	800c2de <xTimerCreateTimerTask+0x4a>
	__asm volatile
 800c2c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2cc:	f383 8811 	msr	BASEPRI, r3
 800c2d0:	f3bf 8f6f 	isb	sy
 800c2d4:	f3bf 8f4f 	dsb	sy
 800c2d8:	603b      	str	r3, [r7, #0]
}
 800c2da:	bf00      	nop
 800c2dc:	e7fe      	b.n	800c2dc <xTimerCreateTimerTask+0x48>
	return xReturn;
 800c2de:	687b      	ldr	r3, [r7, #4]
}
 800c2e0:	4618      	mov	r0, r3
 800c2e2:	3708      	adds	r7, #8
 800c2e4:	46bd      	mov	sp, r7
 800c2e6:	bd80      	pop	{r7, pc}
 800c2e8:	200009c8 	.word	0x200009c8
 800c2ec:	200009cc 	.word	0x200009cc
 800c2f0:	080103e0 	.word	0x080103e0
 800c2f4:	0800c415 	.word	0x0800c415

0800c2f8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c2f8:	b580      	push	{r7, lr}
 800c2fa:	b08a      	sub	sp, #40	; 0x28
 800c2fc:	af00      	add	r7, sp, #0
 800c2fe:	60f8      	str	r0, [r7, #12]
 800c300:	60b9      	str	r1, [r7, #8]
 800c302:	607a      	str	r2, [r7, #4]
 800c304:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c306:	2300      	movs	r3, #0
 800c308:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c30a:	68fb      	ldr	r3, [r7, #12]
 800c30c:	2b00      	cmp	r3, #0
 800c30e:	d10a      	bne.n	800c326 <xTimerGenericCommand+0x2e>
	__asm volatile
 800c310:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c314:	f383 8811 	msr	BASEPRI, r3
 800c318:	f3bf 8f6f 	isb	sy
 800c31c:	f3bf 8f4f 	dsb	sy
 800c320:	623b      	str	r3, [r7, #32]
}
 800c322:	bf00      	nop
 800c324:	e7fe      	b.n	800c324 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c326:	4b1a      	ldr	r3, [pc, #104]	; (800c390 <xTimerGenericCommand+0x98>)
 800c328:	681b      	ldr	r3, [r3, #0]
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	d02a      	beq.n	800c384 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c32e:	68bb      	ldr	r3, [r7, #8]
 800c330:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c33a:	68bb      	ldr	r3, [r7, #8]
 800c33c:	2b05      	cmp	r3, #5
 800c33e:	dc18      	bgt.n	800c372 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c340:	f7ff fe14 	bl	800bf6c <xTaskGetSchedulerState>
 800c344:	4603      	mov	r3, r0
 800c346:	2b02      	cmp	r3, #2
 800c348:	d109      	bne.n	800c35e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c34a:	4b11      	ldr	r3, [pc, #68]	; (800c390 <xTimerGenericCommand+0x98>)
 800c34c:	6818      	ldr	r0, [r3, #0]
 800c34e:	f107 0114 	add.w	r1, r7, #20
 800c352:	2300      	movs	r3, #0
 800c354:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c356:	f7fe fb37 	bl	800a9c8 <xQueueGenericSend>
 800c35a:	6278      	str	r0, [r7, #36]	; 0x24
 800c35c:	e012      	b.n	800c384 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c35e:	4b0c      	ldr	r3, [pc, #48]	; (800c390 <xTimerGenericCommand+0x98>)
 800c360:	6818      	ldr	r0, [r3, #0]
 800c362:	f107 0114 	add.w	r1, r7, #20
 800c366:	2300      	movs	r3, #0
 800c368:	2200      	movs	r2, #0
 800c36a:	f7fe fb2d 	bl	800a9c8 <xQueueGenericSend>
 800c36e:	6278      	str	r0, [r7, #36]	; 0x24
 800c370:	e008      	b.n	800c384 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c372:	4b07      	ldr	r3, [pc, #28]	; (800c390 <xTimerGenericCommand+0x98>)
 800c374:	6818      	ldr	r0, [r3, #0]
 800c376:	f107 0114 	add.w	r1, r7, #20
 800c37a:	2300      	movs	r3, #0
 800c37c:	683a      	ldr	r2, [r7, #0]
 800c37e:	f7fe fc21 	bl	800abc4 <xQueueGenericSendFromISR>
 800c382:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c386:	4618      	mov	r0, r3
 800c388:	3728      	adds	r7, #40	; 0x28
 800c38a:	46bd      	mov	sp, r7
 800c38c:	bd80      	pop	{r7, pc}
 800c38e:	bf00      	nop
 800c390:	200009c8 	.word	0x200009c8

0800c394 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c394:	b580      	push	{r7, lr}
 800c396:	b088      	sub	sp, #32
 800c398:	af02      	add	r7, sp, #8
 800c39a:	6078      	str	r0, [r7, #4]
 800c39c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c39e:	4b1c      	ldr	r3, [pc, #112]	; (800c410 <prvProcessExpiredTimer+0x7c>)
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	68db      	ldr	r3, [r3, #12]
 800c3a4:	68db      	ldr	r3, [r3, #12]
 800c3a6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c3a8:	697b      	ldr	r3, [r7, #20]
 800c3aa:	3304      	adds	r3, #4
 800c3ac:	4618      	mov	r0, r3
 800c3ae:	f7fe f9e8 	bl	800a782 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800c3b2:	697b      	ldr	r3, [r7, #20]
 800c3b4:	69db      	ldr	r3, [r3, #28]
 800c3b6:	2b01      	cmp	r3, #1
 800c3b8:	d122      	bne.n	800c400 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c3ba:	697b      	ldr	r3, [r7, #20]
 800c3bc:	699a      	ldr	r2, [r3, #24]
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	18d1      	adds	r1, r2, r3
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	683a      	ldr	r2, [r7, #0]
 800c3c6:	6978      	ldr	r0, [r7, #20]
 800c3c8:	f000 f8c8 	bl	800c55c <prvInsertTimerInActiveList>
 800c3cc:	4603      	mov	r3, r0
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d016      	beq.n	800c400 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c3d2:	2300      	movs	r3, #0
 800c3d4:	9300      	str	r3, [sp, #0]
 800c3d6:	2300      	movs	r3, #0
 800c3d8:	687a      	ldr	r2, [r7, #4]
 800c3da:	2100      	movs	r1, #0
 800c3dc:	6978      	ldr	r0, [r7, #20]
 800c3de:	f7ff ff8b 	bl	800c2f8 <xTimerGenericCommand>
 800c3e2:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c3e4:	693b      	ldr	r3, [r7, #16]
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d10a      	bne.n	800c400 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 800c3ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3ee:	f383 8811 	msr	BASEPRI, r3
 800c3f2:	f3bf 8f6f 	isb	sy
 800c3f6:	f3bf 8f4f 	dsb	sy
 800c3fa:	60fb      	str	r3, [r7, #12]
}
 800c3fc:	bf00      	nop
 800c3fe:	e7fe      	b.n	800c3fe <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c400:	697b      	ldr	r3, [r7, #20]
 800c402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c404:	6978      	ldr	r0, [r7, #20]
 800c406:	4798      	blx	r3
}
 800c408:	bf00      	nop
 800c40a:	3718      	adds	r7, #24
 800c40c:	46bd      	mov	sp, r7
 800c40e:	bd80      	pop	{r7, pc}
 800c410:	200009c0 	.word	0x200009c0

0800c414 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 800c414:	b580      	push	{r7, lr}
 800c416:	b084      	sub	sp, #16
 800c418:	af00      	add	r7, sp, #0
 800c41a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c41c:	f107 0308 	add.w	r3, r7, #8
 800c420:	4618      	mov	r0, r3
 800c422:	f000 f857 	bl	800c4d4 <prvGetNextExpireTime>
 800c426:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c428:	68bb      	ldr	r3, [r7, #8]
 800c42a:	4619      	mov	r1, r3
 800c42c:	68f8      	ldr	r0, [r7, #12]
 800c42e:	f000 f803 	bl	800c438 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c432:	f000 f8d5 	bl	800c5e0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c436:	e7f1      	b.n	800c41c <prvTimerTask+0x8>

0800c438 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c438:	b580      	push	{r7, lr}
 800c43a:	b084      	sub	sp, #16
 800c43c:	af00      	add	r7, sp, #0
 800c43e:	6078      	str	r0, [r7, #4]
 800c440:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c442:	f7ff f9a1 	bl	800b788 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c446:	f107 0308 	add.w	r3, r7, #8
 800c44a:	4618      	mov	r0, r3
 800c44c:	f000 f866 	bl	800c51c <prvSampleTimeNow>
 800c450:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c452:	68bb      	ldr	r3, [r7, #8]
 800c454:	2b00      	cmp	r3, #0
 800c456:	d130      	bne.n	800c4ba <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c458:	683b      	ldr	r3, [r7, #0]
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	d10a      	bne.n	800c474 <prvProcessTimerOrBlockTask+0x3c>
 800c45e:	687a      	ldr	r2, [r7, #4]
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	429a      	cmp	r2, r3
 800c464:	d806      	bhi.n	800c474 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c466:	f7ff f99d 	bl	800b7a4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c46a:	68f9      	ldr	r1, [r7, #12]
 800c46c:	6878      	ldr	r0, [r7, #4]
 800c46e:	f7ff ff91 	bl	800c394 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c472:	e024      	b.n	800c4be <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c474:	683b      	ldr	r3, [r7, #0]
 800c476:	2b00      	cmp	r3, #0
 800c478:	d008      	beq.n	800c48c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c47a:	4b13      	ldr	r3, [pc, #76]	; (800c4c8 <prvProcessTimerOrBlockTask+0x90>)
 800c47c:	681b      	ldr	r3, [r3, #0]
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	2b00      	cmp	r3, #0
 800c482:	bf0c      	ite	eq
 800c484:	2301      	moveq	r3, #1
 800c486:	2300      	movne	r3, #0
 800c488:	b2db      	uxtb	r3, r3
 800c48a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c48c:	4b0f      	ldr	r3, [pc, #60]	; (800c4cc <prvProcessTimerOrBlockTask+0x94>)
 800c48e:	6818      	ldr	r0, [r3, #0]
 800c490:	687a      	ldr	r2, [r7, #4]
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	1ad3      	subs	r3, r2, r3
 800c496:	683a      	ldr	r2, [r7, #0]
 800c498:	4619      	mov	r1, r3
 800c49a:	f7fe ff89 	bl	800b3b0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c49e:	f7ff f981 	bl	800b7a4 <xTaskResumeAll>
 800c4a2:	4603      	mov	r3, r0
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	d10a      	bne.n	800c4be <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c4a8:	4b09      	ldr	r3, [pc, #36]	; (800c4d0 <prvProcessTimerOrBlockTask+0x98>)
 800c4aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c4ae:	601a      	str	r2, [r3, #0]
 800c4b0:	f3bf 8f4f 	dsb	sy
 800c4b4:	f3bf 8f6f 	isb	sy
}
 800c4b8:	e001      	b.n	800c4be <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c4ba:	f7ff f973 	bl	800b7a4 <xTaskResumeAll>
}
 800c4be:	bf00      	nop
 800c4c0:	3710      	adds	r7, #16
 800c4c2:	46bd      	mov	sp, r7
 800c4c4:	bd80      	pop	{r7, pc}
 800c4c6:	bf00      	nop
 800c4c8:	200009c4 	.word	0x200009c4
 800c4cc:	200009c8 	.word	0x200009c8
 800c4d0:	e000ed04 	.word	0xe000ed04

0800c4d4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c4d4:	b480      	push	{r7}
 800c4d6:	b085      	sub	sp, #20
 800c4d8:	af00      	add	r7, sp, #0
 800c4da:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c4dc:	4b0e      	ldr	r3, [pc, #56]	; (800c518 <prvGetNextExpireTime+0x44>)
 800c4de:	681b      	ldr	r3, [r3, #0]
 800c4e0:	681b      	ldr	r3, [r3, #0]
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	bf0c      	ite	eq
 800c4e6:	2301      	moveq	r3, #1
 800c4e8:	2300      	movne	r3, #0
 800c4ea:	b2db      	uxtb	r3, r3
 800c4ec:	461a      	mov	r2, r3
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d105      	bne.n	800c506 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c4fa:	4b07      	ldr	r3, [pc, #28]	; (800c518 <prvGetNextExpireTime+0x44>)
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	68db      	ldr	r3, [r3, #12]
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	60fb      	str	r3, [r7, #12]
 800c504:	e001      	b.n	800c50a <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c506:	2300      	movs	r3, #0
 800c508:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c50a:	68fb      	ldr	r3, [r7, #12]
}
 800c50c:	4618      	mov	r0, r3
 800c50e:	3714      	adds	r7, #20
 800c510:	46bd      	mov	sp, r7
 800c512:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c516:	4770      	bx	lr
 800c518:	200009c0 	.word	0x200009c0

0800c51c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c51c:	b580      	push	{r7, lr}
 800c51e:	b084      	sub	sp, #16
 800c520:	af00      	add	r7, sp, #0
 800c522:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c524:	f7ff f9da 	bl	800b8dc <xTaskGetTickCount>
 800c528:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c52a:	4b0b      	ldr	r3, [pc, #44]	; (800c558 <prvSampleTimeNow+0x3c>)
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	68fa      	ldr	r2, [r7, #12]
 800c530:	429a      	cmp	r2, r3
 800c532:	d205      	bcs.n	800c540 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c534:	f000 f8e8 	bl	800c708 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	2201      	movs	r2, #1
 800c53c:	601a      	str	r2, [r3, #0]
 800c53e:	e002      	b.n	800c546 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	2200      	movs	r2, #0
 800c544:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c546:	4a04      	ldr	r2, [pc, #16]	; (800c558 <prvSampleTimeNow+0x3c>)
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c54c:	68fb      	ldr	r3, [r7, #12]
}
 800c54e:	4618      	mov	r0, r3
 800c550:	3710      	adds	r7, #16
 800c552:	46bd      	mov	sp, r7
 800c554:	bd80      	pop	{r7, pc}
 800c556:	bf00      	nop
 800c558:	200009d0 	.word	0x200009d0

0800c55c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c55c:	b580      	push	{r7, lr}
 800c55e:	b086      	sub	sp, #24
 800c560:	af00      	add	r7, sp, #0
 800c562:	60f8      	str	r0, [r7, #12]
 800c564:	60b9      	str	r1, [r7, #8]
 800c566:	607a      	str	r2, [r7, #4]
 800c568:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c56a:	2300      	movs	r3, #0
 800c56c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c56e:	68fb      	ldr	r3, [r7, #12]
 800c570:	68ba      	ldr	r2, [r7, #8]
 800c572:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c574:	68fb      	ldr	r3, [r7, #12]
 800c576:	68fa      	ldr	r2, [r7, #12]
 800c578:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c57a:	68ba      	ldr	r2, [r7, #8]
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	429a      	cmp	r2, r3
 800c580:	d812      	bhi.n	800c5a8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c582:	687a      	ldr	r2, [r7, #4]
 800c584:	683b      	ldr	r3, [r7, #0]
 800c586:	1ad2      	subs	r2, r2, r3
 800c588:	68fb      	ldr	r3, [r7, #12]
 800c58a:	699b      	ldr	r3, [r3, #24]
 800c58c:	429a      	cmp	r2, r3
 800c58e:	d302      	bcc.n	800c596 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c590:	2301      	movs	r3, #1
 800c592:	617b      	str	r3, [r7, #20]
 800c594:	e01b      	b.n	800c5ce <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c596:	4b10      	ldr	r3, [pc, #64]	; (800c5d8 <prvInsertTimerInActiveList+0x7c>)
 800c598:	681a      	ldr	r2, [r3, #0]
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	3304      	adds	r3, #4
 800c59e:	4619      	mov	r1, r3
 800c5a0:	4610      	mov	r0, r2
 800c5a2:	f7fe f8b5 	bl	800a710 <vListInsert>
 800c5a6:	e012      	b.n	800c5ce <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c5a8:	687a      	ldr	r2, [r7, #4]
 800c5aa:	683b      	ldr	r3, [r7, #0]
 800c5ac:	429a      	cmp	r2, r3
 800c5ae:	d206      	bcs.n	800c5be <prvInsertTimerInActiveList+0x62>
 800c5b0:	68ba      	ldr	r2, [r7, #8]
 800c5b2:	683b      	ldr	r3, [r7, #0]
 800c5b4:	429a      	cmp	r2, r3
 800c5b6:	d302      	bcc.n	800c5be <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c5b8:	2301      	movs	r3, #1
 800c5ba:	617b      	str	r3, [r7, #20]
 800c5bc:	e007      	b.n	800c5ce <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c5be:	4b07      	ldr	r3, [pc, #28]	; (800c5dc <prvInsertTimerInActiveList+0x80>)
 800c5c0:	681a      	ldr	r2, [r3, #0]
 800c5c2:	68fb      	ldr	r3, [r7, #12]
 800c5c4:	3304      	adds	r3, #4
 800c5c6:	4619      	mov	r1, r3
 800c5c8:	4610      	mov	r0, r2
 800c5ca:	f7fe f8a1 	bl	800a710 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c5ce:	697b      	ldr	r3, [r7, #20]
}
 800c5d0:	4618      	mov	r0, r3
 800c5d2:	3718      	adds	r7, #24
 800c5d4:	46bd      	mov	sp, r7
 800c5d6:	bd80      	pop	{r7, pc}
 800c5d8:	200009c4 	.word	0x200009c4
 800c5dc:	200009c0 	.word	0x200009c0

0800c5e0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c5e0:	b580      	push	{r7, lr}
 800c5e2:	b08c      	sub	sp, #48	; 0x30
 800c5e4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c5e6:	e07c      	b.n	800c6e2 <prvProcessReceivedCommands+0x102>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c5e8:	68bb      	ldr	r3, [r7, #8]
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	db78      	blt.n	800c6e0 <prvProcessReceivedCommands+0x100>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c5ee:	693b      	ldr	r3, [r7, #16]
 800c5f0:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 800c5f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5f4:	695b      	ldr	r3, [r3, #20]
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	d004      	beq.n	800c604 <prvProcessReceivedCommands+0x24>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c5fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5fc:	3304      	adds	r3, #4
 800c5fe:	4618      	mov	r0, r3
 800c600:	f7fe f8bf 	bl	800a782 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c604:	1d3b      	adds	r3, r7, #4
 800c606:	4618      	mov	r0, r3
 800c608:	f7ff ff88 	bl	800c51c <prvSampleTimeNow>
 800c60c:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 800c60e:	68bb      	ldr	r3, [r7, #8]
 800c610:	2b09      	cmp	r3, #9
 800c612:	d866      	bhi.n	800c6e2 <prvProcessReceivedCommands+0x102>
 800c614:	a201      	add	r2, pc, #4	; (adr r2, 800c61c <prvProcessReceivedCommands+0x3c>)
 800c616:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c61a:	bf00      	nop
 800c61c:	0800c645 	.word	0x0800c645
 800c620:	0800c645 	.word	0x0800c645
 800c624:	0800c645 	.word	0x0800c645
 800c628:	0800c6e3 	.word	0x0800c6e3
 800c62c:	0800c6a1 	.word	0x0800c6a1
 800c630:	0800c6d9 	.word	0x0800c6d9
 800c634:	0800c645 	.word	0x0800c645
 800c638:	0800c645 	.word	0x0800c645
 800c63c:	0800c6e3 	.word	0x0800c6e3
 800c640:	0800c6a1 	.word	0x0800c6a1
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c644:	68fa      	ldr	r2, [r7, #12]
 800c646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c648:	699b      	ldr	r3, [r3, #24]
 800c64a:	18d1      	adds	r1, r2, r3
 800c64c:	68fb      	ldr	r3, [r7, #12]
 800c64e:	6a3a      	ldr	r2, [r7, #32]
 800c650:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c652:	f7ff ff83 	bl	800c55c <prvInsertTimerInActiveList>
 800c656:	4603      	mov	r3, r0
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d042      	beq.n	800c6e2 <prvProcessReceivedCommands+0x102>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c65c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c65e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c660:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c662:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800c664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c666:	69db      	ldr	r3, [r3, #28]
 800c668:	2b01      	cmp	r3, #1
 800c66a:	d13a      	bne.n	800c6e2 <prvProcessReceivedCommands+0x102>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c66c:	68fa      	ldr	r2, [r7, #12]
 800c66e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c670:	699b      	ldr	r3, [r3, #24]
 800c672:	441a      	add	r2, r3
 800c674:	2300      	movs	r3, #0
 800c676:	9300      	str	r3, [sp, #0]
 800c678:	2300      	movs	r3, #0
 800c67a:	2100      	movs	r1, #0
 800c67c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c67e:	f7ff fe3b 	bl	800c2f8 <xTimerGenericCommand>
 800c682:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 800c684:	69fb      	ldr	r3, [r7, #28]
 800c686:	2b00      	cmp	r3, #0
 800c688:	d12b      	bne.n	800c6e2 <prvProcessReceivedCommands+0x102>
	__asm volatile
 800c68a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c68e:	f383 8811 	msr	BASEPRI, r3
 800c692:	f3bf 8f6f 	isb	sy
 800c696:	f3bf 8f4f 	dsb	sy
 800c69a:	61bb      	str	r3, [r7, #24]
}
 800c69c:	bf00      	nop
 800c69e:	e7fe      	b.n	800c69e <prvProcessReceivedCommands+0xbe>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c6a0:	68fa      	ldr	r2, [r7, #12]
 800c6a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6a4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c6a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6a8:	699b      	ldr	r3, [r3, #24]
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	d10a      	bne.n	800c6c4 <prvProcessReceivedCommands+0xe4>
	__asm volatile
 800c6ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6b2:	f383 8811 	msr	BASEPRI, r3
 800c6b6:	f3bf 8f6f 	isb	sy
 800c6ba:	f3bf 8f4f 	dsb	sy
 800c6be:	617b      	str	r3, [r7, #20]
}
 800c6c0:	bf00      	nop
 800c6c2:	e7fe      	b.n	800c6c2 <prvProcessReceivedCommands+0xe2>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c6c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6c6:	699a      	ldr	r2, [r3, #24]
 800c6c8:	6a3b      	ldr	r3, [r7, #32]
 800c6ca:	18d1      	adds	r1, r2, r3
 800c6cc:	6a3b      	ldr	r3, [r7, #32]
 800c6ce:	6a3a      	ldr	r2, [r7, #32]
 800c6d0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c6d2:	f7ff ff43 	bl	800c55c <prvInsertTimerInActiveList>
					break;
 800c6d6:	e004      	b.n	800c6e2 <prvProcessReceivedCommands+0x102>
					allocated. */
					#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
					{
						/* The timer can only have been allocated dynamically -
						free it again. */
						vPortFree( pxTimer );
 800c6d8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c6da:	f000 fb91 	bl	800ce00 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800c6de:	e000      	b.n	800c6e2 <prvProcessReceivedCommands+0x102>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800c6e0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c6e2:	4b08      	ldr	r3, [pc, #32]	; (800c704 <prvProcessReceivedCommands+0x124>)
 800c6e4:	6818      	ldr	r0, [r3, #0]
 800c6e6:	f107 0108 	add.w	r1, r7, #8
 800c6ea:	2300      	movs	r3, #0
 800c6ec:	2200      	movs	r2, #0
 800c6ee:	f7fe fb8f 	bl	800ae10 <xQueueGenericReceive>
 800c6f2:	4603      	mov	r3, r0
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	f47f af77 	bne.w	800c5e8 <prvProcessReceivedCommands+0x8>
	}
}
 800c6fa:	bf00      	nop
 800c6fc:	bf00      	nop
 800c6fe:	3728      	adds	r7, #40	; 0x28
 800c700:	46bd      	mov	sp, r7
 800c702:	bd80      	pop	{r7, pc}
 800c704:	200009c8 	.word	0x200009c8

0800c708 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800c708:	b580      	push	{r7, lr}
 800c70a:	b088      	sub	sp, #32
 800c70c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c70e:	e045      	b.n	800c79c <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c710:	4b2c      	ldr	r3, [pc, #176]	; (800c7c4 <prvSwitchTimerLists+0xbc>)
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	68db      	ldr	r3, [r3, #12]
 800c716:	681b      	ldr	r3, [r3, #0]
 800c718:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c71a:	4b2a      	ldr	r3, [pc, #168]	; (800c7c4 <prvSwitchTimerLists+0xbc>)
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	68db      	ldr	r3, [r3, #12]
 800c720:	68db      	ldr	r3, [r3, #12]
 800c722:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	3304      	adds	r3, #4
 800c728:	4618      	mov	r0, r3
 800c72a:	f7fe f82a 	bl	800a782 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c732:	68f8      	ldr	r0, [r7, #12]
 800c734:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800c736:	68fb      	ldr	r3, [r7, #12]
 800c738:	69db      	ldr	r3, [r3, #28]
 800c73a:	2b01      	cmp	r3, #1
 800c73c:	d12e      	bne.n	800c79c <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800c73e:	68fb      	ldr	r3, [r7, #12]
 800c740:	699b      	ldr	r3, [r3, #24]
 800c742:	693a      	ldr	r2, [r7, #16]
 800c744:	4413      	add	r3, r2
 800c746:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800c748:	68ba      	ldr	r2, [r7, #8]
 800c74a:	693b      	ldr	r3, [r7, #16]
 800c74c:	429a      	cmp	r2, r3
 800c74e:	d90e      	bls.n	800c76e <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	68ba      	ldr	r2, [r7, #8]
 800c754:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c756:	68fb      	ldr	r3, [r7, #12]
 800c758:	68fa      	ldr	r2, [r7, #12]
 800c75a:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c75c:	4b19      	ldr	r3, [pc, #100]	; (800c7c4 <prvSwitchTimerLists+0xbc>)
 800c75e:	681a      	ldr	r2, [r3, #0]
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	3304      	adds	r3, #4
 800c764:	4619      	mov	r1, r3
 800c766:	4610      	mov	r0, r2
 800c768:	f7fd ffd2 	bl	800a710 <vListInsert>
 800c76c:	e016      	b.n	800c79c <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c76e:	2300      	movs	r3, #0
 800c770:	9300      	str	r3, [sp, #0]
 800c772:	2300      	movs	r3, #0
 800c774:	693a      	ldr	r2, [r7, #16]
 800c776:	2100      	movs	r1, #0
 800c778:	68f8      	ldr	r0, [r7, #12]
 800c77a:	f7ff fdbd 	bl	800c2f8 <xTimerGenericCommand>
 800c77e:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	2b00      	cmp	r3, #0
 800c784:	d10a      	bne.n	800c79c <prvSwitchTimerLists+0x94>
	__asm volatile
 800c786:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c78a:	f383 8811 	msr	BASEPRI, r3
 800c78e:	f3bf 8f6f 	isb	sy
 800c792:	f3bf 8f4f 	dsb	sy
 800c796:	603b      	str	r3, [r7, #0]
}
 800c798:	bf00      	nop
 800c79a:	e7fe      	b.n	800c79a <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c79c:	4b09      	ldr	r3, [pc, #36]	; (800c7c4 <prvSwitchTimerLists+0xbc>)
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	681b      	ldr	r3, [r3, #0]
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	d1b4      	bne.n	800c710 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c7a6:	4b07      	ldr	r3, [pc, #28]	; (800c7c4 <prvSwitchTimerLists+0xbc>)
 800c7a8:	681b      	ldr	r3, [r3, #0]
 800c7aa:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c7ac:	4b06      	ldr	r3, [pc, #24]	; (800c7c8 <prvSwitchTimerLists+0xc0>)
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	4a04      	ldr	r2, [pc, #16]	; (800c7c4 <prvSwitchTimerLists+0xbc>)
 800c7b2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c7b4:	4a04      	ldr	r2, [pc, #16]	; (800c7c8 <prvSwitchTimerLists+0xc0>)
 800c7b6:	697b      	ldr	r3, [r7, #20]
 800c7b8:	6013      	str	r3, [r2, #0]
}
 800c7ba:	bf00      	nop
 800c7bc:	3718      	adds	r7, #24
 800c7be:	46bd      	mov	sp, r7
 800c7c0:	bd80      	pop	{r7, pc}
 800c7c2:	bf00      	nop
 800c7c4:	200009c0 	.word	0x200009c0
 800c7c8:	200009c4 	.word	0x200009c4

0800c7cc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c7cc:	b580      	push	{r7, lr}
 800c7ce:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c7d0:	f000 f938 	bl	800ca44 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c7d4:	4b12      	ldr	r3, [pc, #72]	; (800c820 <prvCheckForValidListAndQueue+0x54>)
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	d11d      	bne.n	800c818 <prvCheckForValidListAndQueue+0x4c>
		{
			vListInitialise( &xActiveTimerList1 );
 800c7dc:	4811      	ldr	r0, [pc, #68]	; (800c824 <prvCheckForValidListAndQueue+0x58>)
 800c7de:	f7fd ff46 	bl	800a66e <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c7e2:	4811      	ldr	r0, [pc, #68]	; (800c828 <prvCheckForValidListAndQueue+0x5c>)
 800c7e4:	f7fd ff43 	bl	800a66e <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c7e8:	4b10      	ldr	r3, [pc, #64]	; (800c82c <prvCheckForValidListAndQueue+0x60>)
 800c7ea:	4a0e      	ldr	r2, [pc, #56]	; (800c824 <prvCheckForValidListAndQueue+0x58>)
 800c7ec:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c7ee:	4b10      	ldr	r3, [pc, #64]	; (800c830 <prvCheckForValidListAndQueue+0x64>)
 800c7f0:	4a0d      	ldr	r2, [pc, #52]	; (800c828 <prvCheckForValidListAndQueue+0x5c>)
 800c7f2:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 800c7f4:	2200      	movs	r2, #0
 800c7f6:	210c      	movs	r1, #12
 800c7f8:	200a      	movs	r0, #10
 800c7fa:	f7fe f855 	bl	800a8a8 <xQueueGenericCreate>
 800c7fe:	4603      	mov	r3, r0
 800c800:	4a07      	ldr	r2, [pc, #28]	; (800c820 <prvCheckForValidListAndQueue+0x54>)
 800c802:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c804:	4b06      	ldr	r3, [pc, #24]	; (800c820 <prvCheckForValidListAndQueue+0x54>)
 800c806:	681b      	ldr	r3, [r3, #0]
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d005      	beq.n	800c818 <prvCheckForValidListAndQueue+0x4c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c80c:	4b04      	ldr	r3, [pc, #16]	; (800c820 <prvCheckForValidListAndQueue+0x54>)
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	4908      	ldr	r1, [pc, #32]	; (800c834 <prvCheckForValidListAndQueue+0x68>)
 800c812:	4618      	mov	r0, r3
 800c814:	f7fe fda2 	bl	800b35c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c818:	f000 f944 	bl	800caa4 <vPortExitCritical>
}
 800c81c:	bf00      	nop
 800c81e:	bd80      	pop	{r7, pc}
 800c820:	200009c8 	.word	0x200009c8
 800c824:	20000998 	.word	0x20000998
 800c828:	200009ac 	.word	0x200009ac
 800c82c:	200009c0 	.word	0x200009c0
 800c830:	200009c4 	.word	0x200009c4
 800c834:	080103e8 	.word	0x080103e8

0800c838 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c838:	b480      	push	{r7}
 800c83a:	b085      	sub	sp, #20
 800c83c:	af00      	add	r7, sp, #0
 800c83e:	60f8      	str	r0, [r7, #12]
 800c840:	60b9      	str	r1, [r7, #8]
 800c842:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c844:	68fb      	ldr	r3, [r7, #12]
 800c846:	3b04      	subs	r3, #4
 800c848:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c84a:	68fb      	ldr	r3, [r7, #12]
 800c84c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800c850:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c852:	68fb      	ldr	r3, [r7, #12]
 800c854:	3b04      	subs	r3, #4
 800c856:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c858:	68bb      	ldr	r3, [r7, #8]
 800c85a:	f023 0201 	bic.w	r2, r3, #1
 800c85e:	68fb      	ldr	r3, [r7, #12]
 800c860:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c862:	68fb      	ldr	r3, [r7, #12]
 800c864:	3b04      	subs	r3, #4
 800c866:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c868:	4a0c      	ldr	r2, [pc, #48]	; (800c89c <pxPortInitialiseStack+0x64>)
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c86e:	68fb      	ldr	r3, [r7, #12]
 800c870:	3b14      	subs	r3, #20
 800c872:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c874:	687a      	ldr	r2, [r7, #4]
 800c876:	68fb      	ldr	r3, [r7, #12]
 800c878:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c87a:	68fb      	ldr	r3, [r7, #12]
 800c87c:	3b04      	subs	r3, #4
 800c87e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	f06f 0202 	mvn.w	r2, #2
 800c886:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c888:	68fb      	ldr	r3, [r7, #12]
 800c88a:	3b20      	subs	r3, #32
 800c88c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c88e:	68fb      	ldr	r3, [r7, #12]
}
 800c890:	4618      	mov	r0, r3
 800c892:	3714      	adds	r7, #20
 800c894:	46bd      	mov	sp, r7
 800c896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c89a:	4770      	bx	lr
 800c89c:	0800c8a1 	.word	0x0800c8a1

0800c8a0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c8a0:	b480      	push	{r7}
 800c8a2:	b083      	sub	sp, #12
 800c8a4:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c8a6:	4b0d      	ldr	r3, [pc, #52]	; (800c8dc <prvTaskExitError+0x3c>)
 800c8a8:	681b      	ldr	r3, [r3, #0]
 800c8aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c8ae:	d00a      	beq.n	800c8c6 <prvTaskExitError+0x26>
	__asm volatile
 800c8b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8b4:	f383 8811 	msr	BASEPRI, r3
 800c8b8:	f3bf 8f6f 	isb	sy
 800c8bc:	f3bf 8f4f 	dsb	sy
 800c8c0:	607b      	str	r3, [r7, #4]
}
 800c8c2:	bf00      	nop
 800c8c4:	e7fe      	b.n	800c8c4 <prvTaskExitError+0x24>
	__asm volatile
 800c8c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8ca:	f383 8811 	msr	BASEPRI, r3
 800c8ce:	f3bf 8f6f 	isb	sy
 800c8d2:	f3bf 8f4f 	dsb	sy
 800c8d6:	603b      	str	r3, [r7, #0]
}
 800c8d8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	for( ;; );
 800c8da:	e7fe      	b.n	800c8da <prvTaskExitError+0x3a>
 800c8dc:	20000018 	.word	0x20000018

0800c8e0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c8e0:	4b07      	ldr	r3, [pc, #28]	; (800c900 <pxCurrentTCBConst2>)
 800c8e2:	6819      	ldr	r1, [r3, #0]
 800c8e4:	6808      	ldr	r0, [r1, #0]
 800c8e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8ea:	f380 8809 	msr	PSP, r0
 800c8ee:	f3bf 8f6f 	isb	sy
 800c8f2:	f04f 0000 	mov.w	r0, #0
 800c8f6:	f380 8811 	msr	BASEPRI, r0
 800c8fa:	4770      	bx	lr
 800c8fc:	f3af 8000 	nop.w

0800c900 <pxCurrentTCBConst2>:
 800c900:	2000086c 	.word	0x2000086c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c904:	bf00      	nop
 800c906:	bf00      	nop

0800c908 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800c908:	4806      	ldr	r0, [pc, #24]	; (800c924 <prvPortStartFirstTask+0x1c>)
 800c90a:	6800      	ldr	r0, [r0, #0]
 800c90c:	6800      	ldr	r0, [r0, #0]
 800c90e:	f380 8808 	msr	MSP, r0
 800c912:	b662      	cpsie	i
 800c914:	b661      	cpsie	f
 800c916:	f3bf 8f4f 	dsb	sy
 800c91a:	f3bf 8f6f 	isb	sy
 800c91e:	df00      	svc	0
 800c920:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c922:	bf00      	nop
 800c924:	e000ed08 	.word	0xe000ed08

0800c928 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c928:	b580      	push	{r7, lr}
 800c92a:	b086      	sub	sp, #24
 800c92c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c92e:	4b3c      	ldr	r3, [pc, #240]	; (800ca20 <xPortStartScheduler+0xf8>)
 800c930:	681b      	ldr	r3, [r3, #0]
 800c932:	4a3c      	ldr	r2, [pc, #240]	; (800ca24 <xPortStartScheduler+0xfc>)
 800c934:	4293      	cmp	r3, r2
 800c936:	d10a      	bne.n	800c94e <xPortStartScheduler+0x26>
	__asm volatile
 800c938:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c93c:	f383 8811 	msr	BASEPRI, r3
 800c940:	f3bf 8f6f 	isb	sy
 800c944:	f3bf 8f4f 	dsb	sy
 800c948:	613b      	str	r3, [r7, #16]
}
 800c94a:	bf00      	nop
 800c94c:	e7fe      	b.n	800c94c <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c94e:	4b34      	ldr	r3, [pc, #208]	; (800ca20 <xPortStartScheduler+0xf8>)
 800c950:	681b      	ldr	r3, [r3, #0]
 800c952:	4a35      	ldr	r2, [pc, #212]	; (800ca28 <xPortStartScheduler+0x100>)
 800c954:	4293      	cmp	r3, r2
 800c956:	d10a      	bne.n	800c96e <xPortStartScheduler+0x46>
	__asm volatile
 800c958:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c95c:	f383 8811 	msr	BASEPRI, r3
 800c960:	f3bf 8f6f 	isb	sy
 800c964:	f3bf 8f4f 	dsb	sy
 800c968:	60fb      	str	r3, [r7, #12]
}
 800c96a:	bf00      	nop
 800c96c:	e7fe      	b.n	800c96c <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c96e:	4b2f      	ldr	r3, [pc, #188]	; (800ca2c <xPortStartScheduler+0x104>)
 800c970:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c972:	697b      	ldr	r3, [r7, #20]
 800c974:	781b      	ldrb	r3, [r3, #0]
 800c976:	b2db      	uxtb	r3, r3
 800c978:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c97a:	697b      	ldr	r3, [r7, #20]
 800c97c:	22ff      	movs	r2, #255	; 0xff
 800c97e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c980:	697b      	ldr	r3, [r7, #20]
 800c982:	781b      	ldrb	r3, [r3, #0]
 800c984:	b2db      	uxtb	r3, r3
 800c986:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c988:	79fb      	ldrb	r3, [r7, #7]
 800c98a:	b2db      	uxtb	r3, r3
 800c98c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800c990:	b2da      	uxtb	r2, r3
 800c992:	4b27      	ldr	r3, [pc, #156]	; (800ca30 <xPortStartScheduler+0x108>)
 800c994:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c996:	4b27      	ldr	r3, [pc, #156]	; (800ca34 <xPortStartScheduler+0x10c>)
 800c998:	2207      	movs	r2, #7
 800c99a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c99c:	e009      	b.n	800c9b2 <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800c99e:	4b25      	ldr	r3, [pc, #148]	; (800ca34 <xPortStartScheduler+0x10c>)
 800c9a0:	681b      	ldr	r3, [r3, #0]
 800c9a2:	3b01      	subs	r3, #1
 800c9a4:	4a23      	ldr	r2, [pc, #140]	; (800ca34 <xPortStartScheduler+0x10c>)
 800c9a6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c9a8:	79fb      	ldrb	r3, [r7, #7]
 800c9aa:	b2db      	uxtb	r3, r3
 800c9ac:	005b      	lsls	r3, r3, #1
 800c9ae:	b2db      	uxtb	r3, r3
 800c9b0:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c9b2:	79fb      	ldrb	r3, [r7, #7]
 800c9b4:	b2db      	uxtb	r3, r3
 800c9b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c9ba:	2b80      	cmp	r3, #128	; 0x80
 800c9bc:	d0ef      	beq.n	800c99e <xPortStartScheduler+0x76>
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c9be:	4b1d      	ldr	r3, [pc, #116]	; (800ca34 <xPortStartScheduler+0x10c>)
 800c9c0:	681b      	ldr	r3, [r3, #0]
 800c9c2:	021b      	lsls	r3, r3, #8
 800c9c4:	4a1b      	ldr	r2, [pc, #108]	; (800ca34 <xPortStartScheduler+0x10c>)
 800c9c6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c9c8:	4b1a      	ldr	r3, [pc, #104]	; (800ca34 <xPortStartScheduler+0x10c>)
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c9d0:	4a18      	ldr	r2, [pc, #96]	; (800ca34 <xPortStartScheduler+0x10c>)
 800c9d2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c9d4:	68bb      	ldr	r3, [r7, #8]
 800c9d6:	b2da      	uxtb	r2, r3
 800c9d8:	697b      	ldr	r3, [r7, #20]
 800c9da:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c9dc:	4b16      	ldr	r3, [pc, #88]	; (800ca38 <xPortStartScheduler+0x110>)
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	4a15      	ldr	r2, [pc, #84]	; (800ca38 <xPortStartScheduler+0x110>)
 800c9e2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c9e6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c9e8:	4b13      	ldr	r3, [pc, #76]	; (800ca38 <xPortStartScheduler+0x110>)
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	4a12      	ldr	r2, [pc, #72]	; (800ca38 <xPortStartScheduler+0x110>)
 800c9ee:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800c9f2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c9f4:	f000 f8da 	bl	800cbac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c9f8:	4b10      	ldr	r3, [pc, #64]	; (800ca3c <xPortStartScheduler+0x114>)
 800c9fa:	2200      	movs	r2, #0
 800c9fc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c9fe:	f000 f8f1 	bl	800cbe4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ca02:	4b0f      	ldr	r3, [pc, #60]	; (800ca40 <xPortStartScheduler+0x118>)
 800ca04:	681b      	ldr	r3, [r3, #0]
 800ca06:	4a0e      	ldr	r2, [pc, #56]	; (800ca40 <xPortStartScheduler+0x118>)
 800ca08:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800ca0c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ca0e:	f7ff ff7b 	bl	800c908 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 800ca12:	f7ff ff45 	bl	800c8a0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ca16:	2300      	movs	r3, #0
}
 800ca18:	4618      	mov	r0, r3
 800ca1a:	3718      	adds	r7, #24
 800ca1c:	46bd      	mov	sp, r7
 800ca1e:	bd80      	pop	{r7, pc}
 800ca20:	e000ed00 	.word	0xe000ed00
 800ca24:	410fc271 	.word	0x410fc271
 800ca28:	410fc270 	.word	0x410fc270
 800ca2c:	e000e400 	.word	0xe000e400
 800ca30:	200009d4 	.word	0x200009d4
 800ca34:	200009d8 	.word	0x200009d8
 800ca38:	e000ed20 	.word	0xe000ed20
 800ca3c:	20000018 	.word	0x20000018
 800ca40:	e000ef34 	.word	0xe000ef34

0800ca44 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ca44:	b480      	push	{r7}
 800ca46:	b083      	sub	sp, #12
 800ca48:	af00      	add	r7, sp, #0
	__asm volatile
 800ca4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca4e:	f383 8811 	msr	BASEPRI, r3
 800ca52:	f3bf 8f6f 	isb	sy
 800ca56:	f3bf 8f4f 	dsb	sy
 800ca5a:	607b      	str	r3, [r7, #4]
}
 800ca5c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ca5e:	4b0f      	ldr	r3, [pc, #60]	; (800ca9c <vPortEnterCritical+0x58>)
 800ca60:	681b      	ldr	r3, [r3, #0]
 800ca62:	3301      	adds	r3, #1
 800ca64:	4a0d      	ldr	r2, [pc, #52]	; (800ca9c <vPortEnterCritical+0x58>)
 800ca66:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ca68:	4b0c      	ldr	r3, [pc, #48]	; (800ca9c <vPortEnterCritical+0x58>)
 800ca6a:	681b      	ldr	r3, [r3, #0]
 800ca6c:	2b01      	cmp	r3, #1
 800ca6e:	d10f      	bne.n	800ca90 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ca70:	4b0b      	ldr	r3, [pc, #44]	; (800caa0 <vPortEnterCritical+0x5c>)
 800ca72:	681b      	ldr	r3, [r3, #0]
 800ca74:	b2db      	uxtb	r3, r3
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	d00a      	beq.n	800ca90 <vPortEnterCritical+0x4c>
	__asm volatile
 800ca7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca7e:	f383 8811 	msr	BASEPRI, r3
 800ca82:	f3bf 8f6f 	isb	sy
 800ca86:	f3bf 8f4f 	dsb	sy
 800ca8a:	603b      	str	r3, [r7, #0]
}
 800ca8c:	bf00      	nop
 800ca8e:	e7fe      	b.n	800ca8e <vPortEnterCritical+0x4a>
	}
}
 800ca90:	bf00      	nop
 800ca92:	370c      	adds	r7, #12
 800ca94:	46bd      	mov	sp, r7
 800ca96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca9a:	4770      	bx	lr
 800ca9c:	20000018 	.word	0x20000018
 800caa0:	e000ed04 	.word	0xe000ed04

0800caa4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800caa4:	b480      	push	{r7}
 800caa6:	b083      	sub	sp, #12
 800caa8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800caaa:	4b12      	ldr	r3, [pc, #72]	; (800caf4 <vPortExitCritical+0x50>)
 800caac:	681b      	ldr	r3, [r3, #0]
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d10a      	bne.n	800cac8 <vPortExitCritical+0x24>
	__asm volatile
 800cab2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cab6:	f383 8811 	msr	BASEPRI, r3
 800caba:	f3bf 8f6f 	isb	sy
 800cabe:	f3bf 8f4f 	dsb	sy
 800cac2:	607b      	str	r3, [r7, #4]
}
 800cac4:	bf00      	nop
 800cac6:	e7fe      	b.n	800cac6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800cac8:	4b0a      	ldr	r3, [pc, #40]	; (800caf4 <vPortExitCritical+0x50>)
 800caca:	681b      	ldr	r3, [r3, #0]
 800cacc:	3b01      	subs	r3, #1
 800cace:	4a09      	ldr	r2, [pc, #36]	; (800caf4 <vPortExitCritical+0x50>)
 800cad0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800cad2:	4b08      	ldr	r3, [pc, #32]	; (800caf4 <vPortExitCritical+0x50>)
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	2b00      	cmp	r3, #0
 800cad8:	d105      	bne.n	800cae6 <vPortExitCritical+0x42>
 800cada:	2300      	movs	r3, #0
 800cadc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cade:	683b      	ldr	r3, [r7, #0]
 800cae0:	f383 8811 	msr	BASEPRI, r3
}
 800cae4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800cae6:	bf00      	nop
 800cae8:	370c      	adds	r7, #12
 800caea:	46bd      	mov	sp, r7
 800caec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caf0:	4770      	bx	lr
 800caf2:	bf00      	nop
 800caf4:	20000018 	.word	0x20000018
	...

0800cb00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800cb00:	f3ef 8009 	mrs	r0, PSP
 800cb04:	f3bf 8f6f 	isb	sy
 800cb08:	4b15      	ldr	r3, [pc, #84]	; (800cb60 <pxCurrentTCBConst>)
 800cb0a:	681a      	ldr	r2, [r3, #0]
 800cb0c:	f01e 0f10 	tst.w	lr, #16
 800cb10:	bf08      	it	eq
 800cb12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800cb16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb1a:	6010      	str	r0, [r2, #0]
 800cb1c:	f84d 3d04 	str.w	r3, [sp, #-4]!
 800cb20:	f04f 0050 	mov.w	r0, #80	; 0x50
 800cb24:	f380 8811 	msr	BASEPRI, r0
 800cb28:	f3bf 8f4f 	dsb	sy
 800cb2c:	f3bf 8f6f 	isb	sy
 800cb30:	f7fe ffb4 	bl	800ba9c <vTaskSwitchContext>
 800cb34:	f04f 0000 	mov.w	r0, #0
 800cb38:	f380 8811 	msr	BASEPRI, r0
 800cb3c:	bc08      	pop	{r3}
 800cb3e:	6819      	ldr	r1, [r3, #0]
 800cb40:	6808      	ldr	r0, [r1, #0]
 800cb42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb46:	f01e 0f10 	tst.w	lr, #16
 800cb4a:	bf08      	it	eq
 800cb4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800cb50:	f380 8809 	msr	PSP, r0
 800cb54:	f3bf 8f6f 	isb	sy
 800cb58:	4770      	bx	lr
 800cb5a:	bf00      	nop
 800cb5c:	f3af 8000 	nop.w

0800cb60 <pxCurrentTCBConst>:
 800cb60:	2000086c 	.word	0x2000086c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800cb64:	bf00      	nop
 800cb66:	bf00      	nop

0800cb68 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800cb68:	b580      	push	{r7, lr}
 800cb6a:	b082      	sub	sp, #8
 800cb6c:	af00      	add	r7, sp, #0
	__asm volatile
 800cb6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb72:	f383 8811 	msr	BASEPRI, r3
 800cb76:	f3bf 8f6f 	isb	sy
 800cb7a:	f3bf 8f4f 	dsb	sy
 800cb7e:	607b      	str	r3, [r7, #4]
}
 800cb80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800cb82:	f7fe fecd 	bl	800b920 <xTaskIncrementTick>
 800cb86:	4603      	mov	r3, r0
 800cb88:	2b00      	cmp	r3, #0
 800cb8a:	d003      	beq.n	800cb94 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800cb8c:	4b06      	ldr	r3, [pc, #24]	; (800cba8 <xPortSysTickHandler+0x40>)
 800cb8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cb92:	601a      	str	r2, [r3, #0]
 800cb94:	2300      	movs	r3, #0
 800cb96:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cb98:	683b      	ldr	r3, [r7, #0]
 800cb9a:	f383 8811 	msr	BASEPRI, r3
}
 800cb9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800cba0:	bf00      	nop
 800cba2:	3708      	adds	r7, #8
 800cba4:	46bd      	mov	sp, r7
 800cba6:	bd80      	pop	{r7, pc}
 800cba8:	e000ed04 	.word	0xe000ed04

0800cbac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800cbac:	b480      	push	{r7}
 800cbae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800cbb0:	4b08      	ldr	r3, [pc, #32]	; (800cbd4 <vPortSetupTimerInterrupt+0x28>)
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	4a08      	ldr	r2, [pc, #32]	; (800cbd8 <vPortSetupTimerInterrupt+0x2c>)
 800cbb6:	fba2 2303 	umull	r2, r3, r2, r3
 800cbba:	099b      	lsrs	r3, r3, #6
 800cbbc:	4a07      	ldr	r2, [pc, #28]	; (800cbdc <vPortSetupTimerInterrupt+0x30>)
 800cbbe:	3b01      	subs	r3, #1
 800cbc0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800cbc2:	4b07      	ldr	r3, [pc, #28]	; (800cbe0 <vPortSetupTimerInterrupt+0x34>)
 800cbc4:	2207      	movs	r2, #7
 800cbc6:	601a      	str	r2, [r3, #0]
}
 800cbc8:	bf00      	nop
 800cbca:	46bd      	mov	sp, r7
 800cbcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbd0:	4770      	bx	lr
 800cbd2:	bf00      	nop
 800cbd4:	20000014 	.word	0x20000014
 800cbd8:	10624dd3 	.word	0x10624dd3
 800cbdc:	e000e014 	.word	0xe000e014
 800cbe0:	e000e010 	.word	0xe000e010

0800cbe4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800cbe4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800cbf4 <vPortEnableVFP+0x10>
 800cbe8:	6801      	ldr	r1, [r0, #0]
 800cbea:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800cbee:	6001      	str	r1, [r0, #0]
 800cbf0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800cbf2:	bf00      	nop
 800cbf4:	e000ed88 	.word	0xe000ed88

0800cbf8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800cbf8:	b480      	push	{r7}
 800cbfa:	b085      	sub	sp, #20
 800cbfc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 800cbfe:	f3ef 8305 	mrs	r3, IPSR
 800cc02:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800cc04:	68fb      	ldr	r3, [r7, #12]
 800cc06:	2b0f      	cmp	r3, #15
 800cc08:	d914      	bls.n	800cc34 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800cc0a:	4a17      	ldr	r2, [pc, #92]	; (800cc68 <vPortValidateInterruptPriority+0x70>)
 800cc0c:	68fb      	ldr	r3, [r7, #12]
 800cc0e:	4413      	add	r3, r2
 800cc10:	781b      	ldrb	r3, [r3, #0]
 800cc12:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800cc14:	4b15      	ldr	r3, [pc, #84]	; (800cc6c <vPortValidateInterruptPriority+0x74>)
 800cc16:	781b      	ldrb	r3, [r3, #0]
 800cc18:	7afa      	ldrb	r2, [r7, #11]
 800cc1a:	429a      	cmp	r2, r3
 800cc1c:	d20a      	bcs.n	800cc34 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800cc1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc22:	f383 8811 	msr	BASEPRI, r3
 800cc26:	f3bf 8f6f 	isb	sy
 800cc2a:	f3bf 8f4f 	dsb	sy
 800cc2e:	607b      	str	r3, [r7, #4]
}
 800cc30:	bf00      	nop
 800cc32:	e7fe      	b.n	800cc32 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800cc34:	4b0e      	ldr	r3, [pc, #56]	; (800cc70 <vPortValidateInterruptPriority+0x78>)
 800cc36:	681b      	ldr	r3, [r3, #0]
 800cc38:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800cc3c:	4b0d      	ldr	r3, [pc, #52]	; (800cc74 <vPortValidateInterruptPriority+0x7c>)
 800cc3e:	681b      	ldr	r3, [r3, #0]
 800cc40:	429a      	cmp	r2, r3
 800cc42:	d90a      	bls.n	800cc5a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800cc44:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc48:	f383 8811 	msr	BASEPRI, r3
 800cc4c:	f3bf 8f6f 	isb	sy
 800cc50:	f3bf 8f4f 	dsb	sy
 800cc54:	603b      	str	r3, [r7, #0]
}
 800cc56:	bf00      	nop
 800cc58:	e7fe      	b.n	800cc58 <vPortValidateInterruptPriority+0x60>
	}
 800cc5a:	bf00      	nop
 800cc5c:	3714      	adds	r7, #20
 800cc5e:	46bd      	mov	sp, r7
 800cc60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc64:	4770      	bx	lr
 800cc66:	bf00      	nop
 800cc68:	e000e3f0 	.word	0xe000e3f0
 800cc6c:	200009d4 	.word	0x200009d4
 800cc70:	e000ed0c 	.word	0xe000ed0c
 800cc74:	200009d8 	.word	0x200009d8

0800cc78 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800cc78:	b580      	push	{r7, lr}
 800cc7a:	b08a      	sub	sp, #40	; 0x28
 800cc7c:	af00      	add	r7, sp, #0
 800cc7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800cc80:	2300      	movs	r3, #0
 800cc82:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800cc84:	f7fe fd80 	bl	800b788 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800cc88:	4b58      	ldr	r3, [pc, #352]	; (800cdec <pvPortMalloc+0x174>)
 800cc8a:	681b      	ldr	r3, [r3, #0]
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	d101      	bne.n	800cc94 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800cc90:	f000 f910 	bl	800ceb4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800cc94:	4b56      	ldr	r3, [pc, #344]	; (800cdf0 <pvPortMalloc+0x178>)
 800cc96:	681a      	ldr	r2, [r3, #0]
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	4013      	ands	r3, r2
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	f040 808e 	bne.w	800cdbe <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d01d      	beq.n	800cce4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800cca8:	2208      	movs	r2, #8
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	4413      	add	r3, r2
 800ccae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	f003 0307 	and.w	r3, r3, #7
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	d014      	beq.n	800cce4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	f023 0307 	bic.w	r3, r3, #7
 800ccc0:	3308      	adds	r3, #8
 800ccc2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	f003 0307 	and.w	r3, r3, #7
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d00a      	beq.n	800cce4 <pvPortMalloc+0x6c>
	__asm volatile
 800ccce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccd2:	f383 8811 	msr	BASEPRI, r3
 800ccd6:	f3bf 8f6f 	isb	sy
 800ccda:	f3bf 8f4f 	dsb	sy
 800ccde:	617b      	str	r3, [r7, #20]
}
 800cce0:	bf00      	nop
 800cce2:	e7fe      	b.n	800cce2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	d069      	beq.n	800cdbe <pvPortMalloc+0x146>
 800ccea:	4b42      	ldr	r3, [pc, #264]	; (800cdf4 <pvPortMalloc+0x17c>)
 800ccec:	681b      	ldr	r3, [r3, #0]
 800ccee:	687a      	ldr	r2, [r7, #4]
 800ccf0:	429a      	cmp	r2, r3
 800ccf2:	d864      	bhi.n	800cdbe <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ccf4:	4b40      	ldr	r3, [pc, #256]	; (800cdf8 <pvPortMalloc+0x180>)
 800ccf6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ccf8:	4b3f      	ldr	r3, [pc, #252]	; (800cdf8 <pvPortMalloc+0x180>)
 800ccfa:	681b      	ldr	r3, [r3, #0]
 800ccfc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ccfe:	e004      	b.n	800cd0a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800cd00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd02:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800cd04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd06:	681b      	ldr	r3, [r3, #0]
 800cd08:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cd0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd0c:	685b      	ldr	r3, [r3, #4]
 800cd0e:	687a      	ldr	r2, [r7, #4]
 800cd10:	429a      	cmp	r2, r3
 800cd12:	d903      	bls.n	800cd1c <pvPortMalloc+0xa4>
 800cd14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	2b00      	cmp	r3, #0
 800cd1a:	d1f1      	bne.n	800cd00 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800cd1c:	4b33      	ldr	r3, [pc, #204]	; (800cdec <pvPortMalloc+0x174>)
 800cd1e:	681b      	ldr	r3, [r3, #0]
 800cd20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cd22:	429a      	cmp	r2, r3
 800cd24:	d04b      	beq.n	800cdbe <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800cd26:	6a3b      	ldr	r3, [r7, #32]
 800cd28:	681b      	ldr	r3, [r3, #0]
 800cd2a:	2208      	movs	r2, #8
 800cd2c:	4413      	add	r3, r2
 800cd2e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800cd30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd32:	681a      	ldr	r2, [r3, #0]
 800cd34:	6a3b      	ldr	r3, [r7, #32]
 800cd36:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800cd38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd3a:	685a      	ldr	r2, [r3, #4]
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	1ad2      	subs	r2, r2, r3
 800cd40:	2308      	movs	r3, #8
 800cd42:	005b      	lsls	r3, r3, #1
 800cd44:	429a      	cmp	r2, r3
 800cd46:	d91f      	bls.n	800cd88 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800cd48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	4413      	add	r3, r2
 800cd4e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cd50:	69bb      	ldr	r3, [r7, #24]
 800cd52:	f003 0307 	and.w	r3, r3, #7
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	d00a      	beq.n	800cd70 <pvPortMalloc+0xf8>
	__asm volatile
 800cd5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd5e:	f383 8811 	msr	BASEPRI, r3
 800cd62:	f3bf 8f6f 	isb	sy
 800cd66:	f3bf 8f4f 	dsb	sy
 800cd6a:	613b      	str	r3, [r7, #16]
}
 800cd6c:	bf00      	nop
 800cd6e:	e7fe      	b.n	800cd6e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800cd70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd72:	685a      	ldr	r2, [r3, #4]
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	1ad2      	subs	r2, r2, r3
 800cd78:	69bb      	ldr	r3, [r7, #24]
 800cd7a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800cd7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd7e:	687a      	ldr	r2, [r7, #4]
 800cd80:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800cd82:	69b8      	ldr	r0, [r7, #24]
 800cd84:	f000 f8f8 	bl	800cf78 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800cd88:	4b1a      	ldr	r3, [pc, #104]	; (800cdf4 <pvPortMalloc+0x17c>)
 800cd8a:	681a      	ldr	r2, [r3, #0]
 800cd8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd8e:	685b      	ldr	r3, [r3, #4]
 800cd90:	1ad3      	subs	r3, r2, r3
 800cd92:	4a18      	ldr	r2, [pc, #96]	; (800cdf4 <pvPortMalloc+0x17c>)
 800cd94:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800cd96:	4b17      	ldr	r3, [pc, #92]	; (800cdf4 <pvPortMalloc+0x17c>)
 800cd98:	681a      	ldr	r2, [r3, #0]
 800cd9a:	4b18      	ldr	r3, [pc, #96]	; (800cdfc <pvPortMalloc+0x184>)
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	429a      	cmp	r2, r3
 800cda0:	d203      	bcs.n	800cdaa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800cda2:	4b14      	ldr	r3, [pc, #80]	; (800cdf4 <pvPortMalloc+0x17c>)
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	4a15      	ldr	r2, [pc, #84]	; (800cdfc <pvPortMalloc+0x184>)
 800cda8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800cdaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cdac:	685a      	ldr	r2, [r3, #4]
 800cdae:	4b10      	ldr	r3, [pc, #64]	; (800cdf0 <pvPortMalloc+0x178>)
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	431a      	orrs	r2, r3
 800cdb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cdb6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800cdb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cdba:	2200      	movs	r2, #0
 800cdbc:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800cdbe:	f7fe fcf1 	bl	800b7a4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800cdc2:	69fb      	ldr	r3, [r7, #28]
 800cdc4:	f003 0307 	and.w	r3, r3, #7
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	d00a      	beq.n	800cde2 <pvPortMalloc+0x16a>
	__asm volatile
 800cdcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdd0:	f383 8811 	msr	BASEPRI, r3
 800cdd4:	f3bf 8f6f 	isb	sy
 800cdd8:	f3bf 8f4f 	dsb	sy
 800cddc:	60fb      	str	r3, [r7, #12]
}
 800cdde:	bf00      	nop
 800cde0:	e7fe      	b.n	800cde0 <pvPortMalloc+0x168>
	return pvReturn;
 800cde2:	69fb      	ldr	r3, [r7, #28]
}
 800cde4:	4618      	mov	r0, r3
 800cde6:	3728      	adds	r7, #40	; 0x28
 800cde8:	46bd      	mov	sp, r7
 800cdea:	bd80      	pop	{r7, pc}
 800cdec:	200081e4 	.word	0x200081e4
 800cdf0:	200081f0 	.word	0x200081f0
 800cdf4:	200081e8 	.word	0x200081e8
 800cdf8:	200081dc 	.word	0x200081dc
 800cdfc:	200081ec 	.word	0x200081ec

0800ce00 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ce00:	b580      	push	{r7, lr}
 800ce02:	b086      	sub	sp, #24
 800ce04:	af00      	add	r7, sp, #0
 800ce06:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d048      	beq.n	800cea4 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ce12:	2308      	movs	r3, #8
 800ce14:	425b      	negs	r3, r3
 800ce16:	697a      	ldr	r2, [r7, #20]
 800ce18:	4413      	add	r3, r2
 800ce1a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ce1c:	697b      	ldr	r3, [r7, #20]
 800ce1e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ce20:	693b      	ldr	r3, [r7, #16]
 800ce22:	685a      	ldr	r2, [r3, #4]
 800ce24:	4b21      	ldr	r3, [pc, #132]	; (800ceac <vPortFree+0xac>)
 800ce26:	681b      	ldr	r3, [r3, #0]
 800ce28:	4013      	ands	r3, r2
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	d10a      	bne.n	800ce44 <vPortFree+0x44>
	__asm volatile
 800ce2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce32:	f383 8811 	msr	BASEPRI, r3
 800ce36:	f3bf 8f6f 	isb	sy
 800ce3a:	f3bf 8f4f 	dsb	sy
 800ce3e:	60fb      	str	r3, [r7, #12]
}
 800ce40:	bf00      	nop
 800ce42:	e7fe      	b.n	800ce42 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ce44:	693b      	ldr	r3, [r7, #16]
 800ce46:	681b      	ldr	r3, [r3, #0]
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	d00a      	beq.n	800ce62 <vPortFree+0x62>
	__asm volatile
 800ce4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce50:	f383 8811 	msr	BASEPRI, r3
 800ce54:	f3bf 8f6f 	isb	sy
 800ce58:	f3bf 8f4f 	dsb	sy
 800ce5c:	60bb      	str	r3, [r7, #8]
}
 800ce5e:	bf00      	nop
 800ce60:	e7fe      	b.n	800ce60 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ce62:	693b      	ldr	r3, [r7, #16]
 800ce64:	685a      	ldr	r2, [r3, #4]
 800ce66:	4b11      	ldr	r3, [pc, #68]	; (800ceac <vPortFree+0xac>)
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	4013      	ands	r3, r2
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d019      	beq.n	800cea4 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ce70:	693b      	ldr	r3, [r7, #16]
 800ce72:	681b      	ldr	r3, [r3, #0]
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	d115      	bne.n	800cea4 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ce78:	693b      	ldr	r3, [r7, #16]
 800ce7a:	685a      	ldr	r2, [r3, #4]
 800ce7c:	4b0b      	ldr	r3, [pc, #44]	; (800ceac <vPortFree+0xac>)
 800ce7e:	681b      	ldr	r3, [r3, #0]
 800ce80:	43db      	mvns	r3, r3
 800ce82:	401a      	ands	r2, r3
 800ce84:	693b      	ldr	r3, [r7, #16]
 800ce86:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ce88:	f7fe fc7e 	bl	800b788 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ce8c:	693b      	ldr	r3, [r7, #16]
 800ce8e:	685a      	ldr	r2, [r3, #4]
 800ce90:	4b07      	ldr	r3, [pc, #28]	; (800ceb0 <vPortFree+0xb0>)
 800ce92:	681b      	ldr	r3, [r3, #0]
 800ce94:	4413      	add	r3, r2
 800ce96:	4a06      	ldr	r2, [pc, #24]	; (800ceb0 <vPortFree+0xb0>)
 800ce98:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ce9a:	6938      	ldr	r0, [r7, #16]
 800ce9c:	f000 f86c 	bl	800cf78 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800cea0:	f7fe fc80 	bl	800b7a4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800cea4:	bf00      	nop
 800cea6:	3718      	adds	r7, #24
 800cea8:	46bd      	mov	sp, r7
 800ceaa:	bd80      	pop	{r7, pc}
 800ceac:	200081f0 	.word	0x200081f0
 800ceb0:	200081e8 	.word	0x200081e8

0800ceb4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ceb4:	b480      	push	{r7}
 800ceb6:	b085      	sub	sp, #20
 800ceb8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ceba:	f44f 43f0 	mov.w	r3, #30720	; 0x7800
 800cebe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800cec0:	4b27      	ldr	r3, [pc, #156]	; (800cf60 <prvHeapInit+0xac>)
 800cec2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800cec4:	68fb      	ldr	r3, [r7, #12]
 800cec6:	f003 0307 	and.w	r3, r3, #7
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	d00c      	beq.n	800cee8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800cece:	68fb      	ldr	r3, [r7, #12]
 800ced0:	3307      	adds	r3, #7
 800ced2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ced4:	68fb      	ldr	r3, [r7, #12]
 800ced6:	f023 0307 	bic.w	r3, r3, #7
 800ceda:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800cedc:	68ba      	ldr	r2, [r7, #8]
 800cede:	68fb      	ldr	r3, [r7, #12]
 800cee0:	1ad3      	subs	r3, r2, r3
 800cee2:	4a1f      	ldr	r2, [pc, #124]	; (800cf60 <prvHeapInit+0xac>)
 800cee4:	4413      	add	r3, r2
 800cee6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800cee8:	68fb      	ldr	r3, [r7, #12]
 800ceea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ceec:	4a1d      	ldr	r2, [pc, #116]	; (800cf64 <prvHeapInit+0xb0>)
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800cef2:	4b1c      	ldr	r3, [pc, #112]	; (800cf64 <prvHeapInit+0xb0>)
 800cef4:	2200      	movs	r2, #0
 800cef6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	68ba      	ldr	r2, [r7, #8]
 800cefc:	4413      	add	r3, r2
 800cefe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800cf00:	2208      	movs	r2, #8
 800cf02:	68fb      	ldr	r3, [r7, #12]
 800cf04:	1a9b      	subs	r3, r3, r2
 800cf06:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800cf08:	68fb      	ldr	r3, [r7, #12]
 800cf0a:	f023 0307 	bic.w	r3, r3, #7
 800cf0e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800cf10:	68fb      	ldr	r3, [r7, #12]
 800cf12:	4a15      	ldr	r2, [pc, #84]	; (800cf68 <prvHeapInit+0xb4>)
 800cf14:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800cf16:	4b14      	ldr	r3, [pc, #80]	; (800cf68 <prvHeapInit+0xb4>)
 800cf18:	681b      	ldr	r3, [r3, #0]
 800cf1a:	2200      	movs	r2, #0
 800cf1c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800cf1e:	4b12      	ldr	r3, [pc, #72]	; (800cf68 <prvHeapInit+0xb4>)
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	2200      	movs	r2, #0
 800cf24:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800cf2a:	683b      	ldr	r3, [r7, #0]
 800cf2c:	68fa      	ldr	r2, [r7, #12]
 800cf2e:	1ad2      	subs	r2, r2, r3
 800cf30:	683b      	ldr	r3, [r7, #0]
 800cf32:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800cf34:	4b0c      	ldr	r3, [pc, #48]	; (800cf68 <prvHeapInit+0xb4>)
 800cf36:	681a      	ldr	r2, [r3, #0]
 800cf38:	683b      	ldr	r3, [r7, #0]
 800cf3a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800cf3c:	683b      	ldr	r3, [r7, #0]
 800cf3e:	685b      	ldr	r3, [r3, #4]
 800cf40:	4a0a      	ldr	r2, [pc, #40]	; (800cf6c <prvHeapInit+0xb8>)
 800cf42:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800cf44:	683b      	ldr	r3, [r7, #0]
 800cf46:	685b      	ldr	r3, [r3, #4]
 800cf48:	4a09      	ldr	r2, [pc, #36]	; (800cf70 <prvHeapInit+0xbc>)
 800cf4a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800cf4c:	4b09      	ldr	r3, [pc, #36]	; (800cf74 <prvHeapInit+0xc0>)
 800cf4e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800cf52:	601a      	str	r2, [r3, #0]
}
 800cf54:	bf00      	nop
 800cf56:	3714      	adds	r7, #20
 800cf58:	46bd      	mov	sp, r7
 800cf5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf5e:	4770      	bx	lr
 800cf60:	200009dc 	.word	0x200009dc
 800cf64:	200081dc 	.word	0x200081dc
 800cf68:	200081e4 	.word	0x200081e4
 800cf6c:	200081ec 	.word	0x200081ec
 800cf70:	200081e8 	.word	0x200081e8
 800cf74:	200081f0 	.word	0x200081f0

0800cf78 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800cf78:	b480      	push	{r7}
 800cf7a:	b085      	sub	sp, #20
 800cf7c:	af00      	add	r7, sp, #0
 800cf7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800cf80:	4b28      	ldr	r3, [pc, #160]	; (800d024 <prvInsertBlockIntoFreeList+0xac>)
 800cf82:	60fb      	str	r3, [r7, #12]
 800cf84:	e002      	b.n	800cf8c <prvInsertBlockIntoFreeList+0x14>
 800cf86:	68fb      	ldr	r3, [r7, #12]
 800cf88:	681b      	ldr	r3, [r3, #0]
 800cf8a:	60fb      	str	r3, [r7, #12]
 800cf8c:	68fb      	ldr	r3, [r7, #12]
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	687a      	ldr	r2, [r7, #4]
 800cf92:	429a      	cmp	r2, r3
 800cf94:	d8f7      	bhi.n	800cf86 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800cf96:	68fb      	ldr	r3, [r7, #12]
 800cf98:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800cf9a:	68fb      	ldr	r3, [r7, #12]
 800cf9c:	685b      	ldr	r3, [r3, #4]
 800cf9e:	68ba      	ldr	r2, [r7, #8]
 800cfa0:	4413      	add	r3, r2
 800cfa2:	687a      	ldr	r2, [r7, #4]
 800cfa4:	429a      	cmp	r2, r3
 800cfa6:	d108      	bne.n	800cfba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800cfa8:	68fb      	ldr	r3, [r7, #12]
 800cfaa:	685a      	ldr	r2, [r3, #4]
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	685b      	ldr	r3, [r3, #4]
 800cfb0:	441a      	add	r2, r3
 800cfb2:	68fb      	ldr	r3, [r7, #12]
 800cfb4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800cfb6:	68fb      	ldr	r3, [r7, #12]
 800cfb8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	685b      	ldr	r3, [r3, #4]
 800cfc2:	68ba      	ldr	r2, [r7, #8]
 800cfc4:	441a      	add	r2, r3
 800cfc6:	68fb      	ldr	r3, [r7, #12]
 800cfc8:	681b      	ldr	r3, [r3, #0]
 800cfca:	429a      	cmp	r2, r3
 800cfcc:	d118      	bne.n	800d000 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800cfce:	68fb      	ldr	r3, [r7, #12]
 800cfd0:	681a      	ldr	r2, [r3, #0]
 800cfd2:	4b15      	ldr	r3, [pc, #84]	; (800d028 <prvInsertBlockIntoFreeList+0xb0>)
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	429a      	cmp	r2, r3
 800cfd8:	d00d      	beq.n	800cff6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	685a      	ldr	r2, [r3, #4]
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	681b      	ldr	r3, [r3, #0]
 800cfe2:	685b      	ldr	r3, [r3, #4]
 800cfe4:	441a      	add	r2, r3
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800cfea:	68fb      	ldr	r3, [r7, #12]
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	681a      	ldr	r2, [r3, #0]
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	601a      	str	r2, [r3, #0]
 800cff4:	e008      	b.n	800d008 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800cff6:	4b0c      	ldr	r3, [pc, #48]	; (800d028 <prvInsertBlockIntoFreeList+0xb0>)
 800cff8:	681a      	ldr	r2, [r3, #0]
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	601a      	str	r2, [r3, #0]
 800cffe:	e003      	b.n	800d008 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	681a      	ldr	r2, [r3, #0]
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d008:	68fa      	ldr	r2, [r7, #12]
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	429a      	cmp	r2, r3
 800d00e:	d002      	beq.n	800d016 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d010:	68fb      	ldr	r3, [r7, #12]
 800d012:	687a      	ldr	r2, [r7, #4]
 800d014:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d016:	bf00      	nop
 800d018:	3714      	adds	r7, #20
 800d01a:	46bd      	mov	sp, r7
 800d01c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d020:	4770      	bx	lr
 800d022:	bf00      	nop
 800d024:	200081dc 	.word	0x200081dc
 800d028:	200081e4 	.word	0x200081e4

0800d02c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800d02c:	f8df d034 	ldr.w	sp, [pc, #52]	; 800d064 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800d030:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800d032:	e003      	b.n	800d03c <LoopCopyDataInit>

0800d034 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800d034:	4b0c      	ldr	r3, [pc, #48]	; (800d068 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800d036:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800d038:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800d03a:	3104      	adds	r1, #4

0800d03c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800d03c:	480b      	ldr	r0, [pc, #44]	; (800d06c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800d03e:	4b0c      	ldr	r3, [pc, #48]	; (800d070 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800d040:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800d042:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800d044:	d3f6      	bcc.n	800d034 <CopyDataInit>
  ldr  r2, =_sbss
 800d046:	4a0b      	ldr	r2, [pc, #44]	; (800d074 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800d048:	e002      	b.n	800d050 <LoopFillZerobss>

0800d04a <FillZerobss>:

/* Zero fill the bss segment. */  
 FillZerobss:
  movs  r3, #0
 800d04a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800d04c:	f842 3b04 	str.w	r3, [r2], #4

0800d050 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800d050:	4b09      	ldr	r3, [pc, #36]	; (800d078 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800d052:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800d054:	d3f9      	bcc.n	800d04a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800d056:	f7fd f953 	bl	800a300 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800d05a:	f000 f817 	bl	800d08c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800d05e:	f7f6 fbe3 	bl	8003828 <main>
  bx  lr    
 800d062:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800d064:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 800d068:	080107d4 	.word	0x080107d4
  ldr  r0, =_sdata
 800d06c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800d070:	200001ec 	.word	0x200001ec
  ldr  r2, =_sbss
 800d074:	200001ec 	.word	0x200001ec
  ldr  r3, = _ebss
 800d078:	20008208 	.word	0x20008208

0800d07c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800d07c:	e7fe      	b.n	800d07c <ADC_IRQHandler>
	...

0800d080 <__errno>:
 800d080:	4b01      	ldr	r3, [pc, #4]	; (800d088 <__errno+0x8>)
 800d082:	6818      	ldr	r0, [r3, #0]
 800d084:	4770      	bx	lr
 800d086:	bf00      	nop
 800d088:	2000001c 	.word	0x2000001c

0800d08c <__libc_init_array>:
 800d08c:	b570      	push	{r4, r5, r6, lr}
 800d08e:	4d0d      	ldr	r5, [pc, #52]	; (800d0c4 <__libc_init_array+0x38>)
 800d090:	4c0d      	ldr	r4, [pc, #52]	; (800d0c8 <__libc_init_array+0x3c>)
 800d092:	1b64      	subs	r4, r4, r5
 800d094:	10a4      	asrs	r4, r4, #2
 800d096:	2600      	movs	r6, #0
 800d098:	42a6      	cmp	r6, r4
 800d09a:	d109      	bne.n	800d0b0 <__libc_init_array+0x24>
 800d09c:	4d0b      	ldr	r5, [pc, #44]	; (800d0cc <__libc_init_array+0x40>)
 800d09e:	4c0c      	ldr	r4, [pc, #48]	; (800d0d0 <__libc_init_array+0x44>)
 800d0a0:	f002 ff8e 	bl	800ffc0 <_init>
 800d0a4:	1b64      	subs	r4, r4, r5
 800d0a6:	10a4      	asrs	r4, r4, #2
 800d0a8:	2600      	movs	r6, #0
 800d0aa:	42a6      	cmp	r6, r4
 800d0ac:	d105      	bne.n	800d0ba <__libc_init_array+0x2e>
 800d0ae:	bd70      	pop	{r4, r5, r6, pc}
 800d0b0:	f855 3b04 	ldr.w	r3, [r5], #4
 800d0b4:	4798      	blx	r3
 800d0b6:	3601      	adds	r6, #1
 800d0b8:	e7ee      	b.n	800d098 <__libc_init_array+0xc>
 800d0ba:	f855 3b04 	ldr.w	r3, [r5], #4
 800d0be:	4798      	blx	r3
 800d0c0:	3601      	adds	r6, #1
 800d0c2:	e7f2      	b.n	800d0aa <__libc_init_array+0x1e>
 800d0c4:	080107cc 	.word	0x080107cc
 800d0c8:	080107cc 	.word	0x080107cc
 800d0cc:	080107cc 	.word	0x080107cc
 800d0d0:	080107d0 	.word	0x080107d0

0800d0d4 <malloc>:
 800d0d4:	4b02      	ldr	r3, [pc, #8]	; (800d0e0 <malloc+0xc>)
 800d0d6:	4601      	mov	r1, r0
 800d0d8:	6818      	ldr	r0, [r3, #0]
 800d0da:	f000 b88d 	b.w	800d1f8 <_malloc_r>
 800d0de:	bf00      	nop
 800d0e0:	2000001c 	.word	0x2000001c

0800d0e4 <free>:
 800d0e4:	4b02      	ldr	r3, [pc, #8]	; (800d0f0 <free+0xc>)
 800d0e6:	4601      	mov	r1, r0
 800d0e8:	6818      	ldr	r0, [r3, #0]
 800d0ea:	f000 b819 	b.w	800d120 <_free_r>
 800d0ee:	bf00      	nop
 800d0f0:	2000001c 	.word	0x2000001c

0800d0f4 <memcpy>:
 800d0f4:	440a      	add	r2, r1
 800d0f6:	4291      	cmp	r1, r2
 800d0f8:	f100 33ff 	add.w	r3, r0, #4294967295
 800d0fc:	d100      	bne.n	800d100 <memcpy+0xc>
 800d0fe:	4770      	bx	lr
 800d100:	b510      	push	{r4, lr}
 800d102:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d106:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d10a:	4291      	cmp	r1, r2
 800d10c:	d1f9      	bne.n	800d102 <memcpy+0xe>
 800d10e:	bd10      	pop	{r4, pc}

0800d110 <memset>:
 800d110:	4402      	add	r2, r0
 800d112:	4603      	mov	r3, r0
 800d114:	4293      	cmp	r3, r2
 800d116:	d100      	bne.n	800d11a <memset+0xa>
 800d118:	4770      	bx	lr
 800d11a:	f803 1b01 	strb.w	r1, [r3], #1
 800d11e:	e7f9      	b.n	800d114 <memset+0x4>

0800d120 <_free_r>:
 800d120:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d122:	2900      	cmp	r1, #0
 800d124:	d044      	beq.n	800d1b0 <_free_r+0x90>
 800d126:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d12a:	9001      	str	r0, [sp, #4]
 800d12c:	2b00      	cmp	r3, #0
 800d12e:	f1a1 0404 	sub.w	r4, r1, #4
 800d132:	bfb8      	it	lt
 800d134:	18e4      	addlt	r4, r4, r3
 800d136:	f001 fd1f 	bl	800eb78 <__malloc_lock>
 800d13a:	4a1e      	ldr	r2, [pc, #120]	; (800d1b4 <_free_r+0x94>)
 800d13c:	9801      	ldr	r0, [sp, #4]
 800d13e:	6813      	ldr	r3, [r2, #0]
 800d140:	b933      	cbnz	r3, 800d150 <_free_r+0x30>
 800d142:	6063      	str	r3, [r4, #4]
 800d144:	6014      	str	r4, [r2, #0]
 800d146:	b003      	add	sp, #12
 800d148:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d14c:	f001 bd1a 	b.w	800eb84 <__malloc_unlock>
 800d150:	42a3      	cmp	r3, r4
 800d152:	d908      	bls.n	800d166 <_free_r+0x46>
 800d154:	6825      	ldr	r5, [r4, #0]
 800d156:	1961      	adds	r1, r4, r5
 800d158:	428b      	cmp	r3, r1
 800d15a:	bf01      	itttt	eq
 800d15c:	6819      	ldreq	r1, [r3, #0]
 800d15e:	685b      	ldreq	r3, [r3, #4]
 800d160:	1949      	addeq	r1, r1, r5
 800d162:	6021      	streq	r1, [r4, #0]
 800d164:	e7ed      	b.n	800d142 <_free_r+0x22>
 800d166:	461a      	mov	r2, r3
 800d168:	685b      	ldr	r3, [r3, #4]
 800d16a:	b10b      	cbz	r3, 800d170 <_free_r+0x50>
 800d16c:	42a3      	cmp	r3, r4
 800d16e:	d9fa      	bls.n	800d166 <_free_r+0x46>
 800d170:	6811      	ldr	r1, [r2, #0]
 800d172:	1855      	adds	r5, r2, r1
 800d174:	42a5      	cmp	r5, r4
 800d176:	d10b      	bne.n	800d190 <_free_r+0x70>
 800d178:	6824      	ldr	r4, [r4, #0]
 800d17a:	4421      	add	r1, r4
 800d17c:	1854      	adds	r4, r2, r1
 800d17e:	42a3      	cmp	r3, r4
 800d180:	6011      	str	r1, [r2, #0]
 800d182:	d1e0      	bne.n	800d146 <_free_r+0x26>
 800d184:	681c      	ldr	r4, [r3, #0]
 800d186:	685b      	ldr	r3, [r3, #4]
 800d188:	6053      	str	r3, [r2, #4]
 800d18a:	4421      	add	r1, r4
 800d18c:	6011      	str	r1, [r2, #0]
 800d18e:	e7da      	b.n	800d146 <_free_r+0x26>
 800d190:	d902      	bls.n	800d198 <_free_r+0x78>
 800d192:	230c      	movs	r3, #12
 800d194:	6003      	str	r3, [r0, #0]
 800d196:	e7d6      	b.n	800d146 <_free_r+0x26>
 800d198:	6825      	ldr	r5, [r4, #0]
 800d19a:	1961      	adds	r1, r4, r5
 800d19c:	428b      	cmp	r3, r1
 800d19e:	bf04      	itt	eq
 800d1a0:	6819      	ldreq	r1, [r3, #0]
 800d1a2:	685b      	ldreq	r3, [r3, #4]
 800d1a4:	6063      	str	r3, [r4, #4]
 800d1a6:	bf04      	itt	eq
 800d1a8:	1949      	addeq	r1, r1, r5
 800d1aa:	6021      	streq	r1, [r4, #0]
 800d1ac:	6054      	str	r4, [r2, #4]
 800d1ae:	e7ca      	b.n	800d146 <_free_r+0x26>
 800d1b0:	b003      	add	sp, #12
 800d1b2:	bd30      	pop	{r4, r5, pc}
 800d1b4:	200081f4 	.word	0x200081f4

0800d1b8 <sbrk_aligned>:
 800d1b8:	b570      	push	{r4, r5, r6, lr}
 800d1ba:	4e0e      	ldr	r6, [pc, #56]	; (800d1f4 <sbrk_aligned+0x3c>)
 800d1bc:	460c      	mov	r4, r1
 800d1be:	6831      	ldr	r1, [r6, #0]
 800d1c0:	4605      	mov	r5, r0
 800d1c2:	b911      	cbnz	r1, 800d1ca <sbrk_aligned+0x12>
 800d1c4:	f000 fcf6 	bl	800dbb4 <_sbrk_r>
 800d1c8:	6030      	str	r0, [r6, #0]
 800d1ca:	4621      	mov	r1, r4
 800d1cc:	4628      	mov	r0, r5
 800d1ce:	f000 fcf1 	bl	800dbb4 <_sbrk_r>
 800d1d2:	1c43      	adds	r3, r0, #1
 800d1d4:	d00a      	beq.n	800d1ec <sbrk_aligned+0x34>
 800d1d6:	1cc4      	adds	r4, r0, #3
 800d1d8:	f024 0403 	bic.w	r4, r4, #3
 800d1dc:	42a0      	cmp	r0, r4
 800d1de:	d007      	beq.n	800d1f0 <sbrk_aligned+0x38>
 800d1e0:	1a21      	subs	r1, r4, r0
 800d1e2:	4628      	mov	r0, r5
 800d1e4:	f000 fce6 	bl	800dbb4 <_sbrk_r>
 800d1e8:	3001      	adds	r0, #1
 800d1ea:	d101      	bne.n	800d1f0 <sbrk_aligned+0x38>
 800d1ec:	f04f 34ff 	mov.w	r4, #4294967295
 800d1f0:	4620      	mov	r0, r4
 800d1f2:	bd70      	pop	{r4, r5, r6, pc}
 800d1f4:	200081f8 	.word	0x200081f8

0800d1f8 <_malloc_r>:
 800d1f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d1fc:	1ccd      	adds	r5, r1, #3
 800d1fe:	f025 0503 	bic.w	r5, r5, #3
 800d202:	3508      	adds	r5, #8
 800d204:	2d0c      	cmp	r5, #12
 800d206:	bf38      	it	cc
 800d208:	250c      	movcc	r5, #12
 800d20a:	2d00      	cmp	r5, #0
 800d20c:	4607      	mov	r7, r0
 800d20e:	db01      	blt.n	800d214 <_malloc_r+0x1c>
 800d210:	42a9      	cmp	r1, r5
 800d212:	d905      	bls.n	800d220 <_malloc_r+0x28>
 800d214:	230c      	movs	r3, #12
 800d216:	603b      	str	r3, [r7, #0]
 800d218:	2600      	movs	r6, #0
 800d21a:	4630      	mov	r0, r6
 800d21c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d220:	4e2e      	ldr	r6, [pc, #184]	; (800d2dc <_malloc_r+0xe4>)
 800d222:	f001 fca9 	bl	800eb78 <__malloc_lock>
 800d226:	6833      	ldr	r3, [r6, #0]
 800d228:	461c      	mov	r4, r3
 800d22a:	bb34      	cbnz	r4, 800d27a <_malloc_r+0x82>
 800d22c:	4629      	mov	r1, r5
 800d22e:	4638      	mov	r0, r7
 800d230:	f7ff ffc2 	bl	800d1b8 <sbrk_aligned>
 800d234:	1c43      	adds	r3, r0, #1
 800d236:	4604      	mov	r4, r0
 800d238:	d14d      	bne.n	800d2d6 <_malloc_r+0xde>
 800d23a:	6834      	ldr	r4, [r6, #0]
 800d23c:	4626      	mov	r6, r4
 800d23e:	2e00      	cmp	r6, #0
 800d240:	d140      	bne.n	800d2c4 <_malloc_r+0xcc>
 800d242:	6823      	ldr	r3, [r4, #0]
 800d244:	4631      	mov	r1, r6
 800d246:	4638      	mov	r0, r7
 800d248:	eb04 0803 	add.w	r8, r4, r3
 800d24c:	f000 fcb2 	bl	800dbb4 <_sbrk_r>
 800d250:	4580      	cmp	r8, r0
 800d252:	d13a      	bne.n	800d2ca <_malloc_r+0xd2>
 800d254:	6821      	ldr	r1, [r4, #0]
 800d256:	3503      	adds	r5, #3
 800d258:	1a6d      	subs	r5, r5, r1
 800d25a:	f025 0503 	bic.w	r5, r5, #3
 800d25e:	3508      	adds	r5, #8
 800d260:	2d0c      	cmp	r5, #12
 800d262:	bf38      	it	cc
 800d264:	250c      	movcc	r5, #12
 800d266:	4629      	mov	r1, r5
 800d268:	4638      	mov	r0, r7
 800d26a:	f7ff ffa5 	bl	800d1b8 <sbrk_aligned>
 800d26e:	3001      	adds	r0, #1
 800d270:	d02b      	beq.n	800d2ca <_malloc_r+0xd2>
 800d272:	6823      	ldr	r3, [r4, #0]
 800d274:	442b      	add	r3, r5
 800d276:	6023      	str	r3, [r4, #0]
 800d278:	e00e      	b.n	800d298 <_malloc_r+0xa0>
 800d27a:	6822      	ldr	r2, [r4, #0]
 800d27c:	1b52      	subs	r2, r2, r5
 800d27e:	d41e      	bmi.n	800d2be <_malloc_r+0xc6>
 800d280:	2a0b      	cmp	r2, #11
 800d282:	d916      	bls.n	800d2b2 <_malloc_r+0xba>
 800d284:	1961      	adds	r1, r4, r5
 800d286:	42a3      	cmp	r3, r4
 800d288:	6025      	str	r5, [r4, #0]
 800d28a:	bf18      	it	ne
 800d28c:	6059      	strne	r1, [r3, #4]
 800d28e:	6863      	ldr	r3, [r4, #4]
 800d290:	bf08      	it	eq
 800d292:	6031      	streq	r1, [r6, #0]
 800d294:	5162      	str	r2, [r4, r5]
 800d296:	604b      	str	r3, [r1, #4]
 800d298:	4638      	mov	r0, r7
 800d29a:	f104 060b 	add.w	r6, r4, #11
 800d29e:	f001 fc71 	bl	800eb84 <__malloc_unlock>
 800d2a2:	f026 0607 	bic.w	r6, r6, #7
 800d2a6:	1d23      	adds	r3, r4, #4
 800d2a8:	1af2      	subs	r2, r6, r3
 800d2aa:	d0b6      	beq.n	800d21a <_malloc_r+0x22>
 800d2ac:	1b9b      	subs	r3, r3, r6
 800d2ae:	50a3      	str	r3, [r4, r2]
 800d2b0:	e7b3      	b.n	800d21a <_malloc_r+0x22>
 800d2b2:	6862      	ldr	r2, [r4, #4]
 800d2b4:	42a3      	cmp	r3, r4
 800d2b6:	bf0c      	ite	eq
 800d2b8:	6032      	streq	r2, [r6, #0]
 800d2ba:	605a      	strne	r2, [r3, #4]
 800d2bc:	e7ec      	b.n	800d298 <_malloc_r+0xa0>
 800d2be:	4623      	mov	r3, r4
 800d2c0:	6864      	ldr	r4, [r4, #4]
 800d2c2:	e7b2      	b.n	800d22a <_malloc_r+0x32>
 800d2c4:	4634      	mov	r4, r6
 800d2c6:	6876      	ldr	r6, [r6, #4]
 800d2c8:	e7b9      	b.n	800d23e <_malloc_r+0x46>
 800d2ca:	230c      	movs	r3, #12
 800d2cc:	603b      	str	r3, [r7, #0]
 800d2ce:	4638      	mov	r0, r7
 800d2d0:	f001 fc58 	bl	800eb84 <__malloc_unlock>
 800d2d4:	e7a1      	b.n	800d21a <_malloc_r+0x22>
 800d2d6:	6025      	str	r5, [r4, #0]
 800d2d8:	e7de      	b.n	800d298 <_malloc_r+0xa0>
 800d2da:	bf00      	nop
 800d2dc:	200081f4 	.word	0x200081f4

0800d2e0 <__cvt>:
 800d2e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d2e4:	ec55 4b10 	vmov	r4, r5, d0
 800d2e8:	2d00      	cmp	r5, #0
 800d2ea:	460e      	mov	r6, r1
 800d2ec:	4619      	mov	r1, r3
 800d2ee:	462b      	mov	r3, r5
 800d2f0:	bfbb      	ittet	lt
 800d2f2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800d2f6:	461d      	movlt	r5, r3
 800d2f8:	2300      	movge	r3, #0
 800d2fa:	232d      	movlt	r3, #45	; 0x2d
 800d2fc:	700b      	strb	r3, [r1, #0]
 800d2fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d300:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800d304:	4691      	mov	r9, r2
 800d306:	f023 0820 	bic.w	r8, r3, #32
 800d30a:	bfbc      	itt	lt
 800d30c:	4622      	movlt	r2, r4
 800d30e:	4614      	movlt	r4, r2
 800d310:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800d314:	d005      	beq.n	800d322 <__cvt+0x42>
 800d316:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800d31a:	d100      	bne.n	800d31e <__cvt+0x3e>
 800d31c:	3601      	adds	r6, #1
 800d31e:	2102      	movs	r1, #2
 800d320:	e000      	b.n	800d324 <__cvt+0x44>
 800d322:	2103      	movs	r1, #3
 800d324:	ab03      	add	r3, sp, #12
 800d326:	9301      	str	r3, [sp, #4]
 800d328:	ab02      	add	r3, sp, #8
 800d32a:	9300      	str	r3, [sp, #0]
 800d32c:	ec45 4b10 	vmov	d0, r4, r5
 800d330:	4653      	mov	r3, sl
 800d332:	4632      	mov	r2, r6
 800d334:	f000 fd34 	bl	800dda0 <_dtoa_r>
 800d338:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800d33c:	4607      	mov	r7, r0
 800d33e:	d102      	bne.n	800d346 <__cvt+0x66>
 800d340:	f019 0f01 	tst.w	r9, #1
 800d344:	d022      	beq.n	800d38c <__cvt+0xac>
 800d346:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800d34a:	eb07 0906 	add.w	r9, r7, r6
 800d34e:	d110      	bne.n	800d372 <__cvt+0x92>
 800d350:	783b      	ldrb	r3, [r7, #0]
 800d352:	2b30      	cmp	r3, #48	; 0x30
 800d354:	d10a      	bne.n	800d36c <__cvt+0x8c>
 800d356:	2200      	movs	r2, #0
 800d358:	2300      	movs	r3, #0
 800d35a:	4620      	mov	r0, r4
 800d35c:	4629      	mov	r1, r5
 800d35e:	f7f3 fbc3 	bl	8000ae8 <__aeabi_dcmpeq>
 800d362:	b918      	cbnz	r0, 800d36c <__cvt+0x8c>
 800d364:	f1c6 0601 	rsb	r6, r6, #1
 800d368:	f8ca 6000 	str.w	r6, [sl]
 800d36c:	f8da 3000 	ldr.w	r3, [sl]
 800d370:	4499      	add	r9, r3
 800d372:	2200      	movs	r2, #0
 800d374:	2300      	movs	r3, #0
 800d376:	4620      	mov	r0, r4
 800d378:	4629      	mov	r1, r5
 800d37a:	f7f3 fbb5 	bl	8000ae8 <__aeabi_dcmpeq>
 800d37e:	b108      	cbz	r0, 800d384 <__cvt+0xa4>
 800d380:	f8cd 900c 	str.w	r9, [sp, #12]
 800d384:	2230      	movs	r2, #48	; 0x30
 800d386:	9b03      	ldr	r3, [sp, #12]
 800d388:	454b      	cmp	r3, r9
 800d38a:	d307      	bcc.n	800d39c <__cvt+0xbc>
 800d38c:	9b03      	ldr	r3, [sp, #12]
 800d38e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d390:	1bdb      	subs	r3, r3, r7
 800d392:	4638      	mov	r0, r7
 800d394:	6013      	str	r3, [r2, #0]
 800d396:	b004      	add	sp, #16
 800d398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d39c:	1c59      	adds	r1, r3, #1
 800d39e:	9103      	str	r1, [sp, #12]
 800d3a0:	701a      	strb	r2, [r3, #0]
 800d3a2:	e7f0      	b.n	800d386 <__cvt+0xa6>

0800d3a4 <__exponent>:
 800d3a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d3a6:	4603      	mov	r3, r0
 800d3a8:	2900      	cmp	r1, #0
 800d3aa:	bfb8      	it	lt
 800d3ac:	4249      	neglt	r1, r1
 800d3ae:	f803 2b02 	strb.w	r2, [r3], #2
 800d3b2:	bfb4      	ite	lt
 800d3b4:	222d      	movlt	r2, #45	; 0x2d
 800d3b6:	222b      	movge	r2, #43	; 0x2b
 800d3b8:	2909      	cmp	r1, #9
 800d3ba:	7042      	strb	r2, [r0, #1]
 800d3bc:	dd2a      	ble.n	800d414 <__exponent+0x70>
 800d3be:	f10d 0407 	add.w	r4, sp, #7
 800d3c2:	46a4      	mov	ip, r4
 800d3c4:	270a      	movs	r7, #10
 800d3c6:	46a6      	mov	lr, r4
 800d3c8:	460a      	mov	r2, r1
 800d3ca:	fb91 f6f7 	sdiv	r6, r1, r7
 800d3ce:	fb07 1516 	mls	r5, r7, r6, r1
 800d3d2:	3530      	adds	r5, #48	; 0x30
 800d3d4:	2a63      	cmp	r2, #99	; 0x63
 800d3d6:	f104 34ff 	add.w	r4, r4, #4294967295
 800d3da:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800d3de:	4631      	mov	r1, r6
 800d3e0:	dcf1      	bgt.n	800d3c6 <__exponent+0x22>
 800d3e2:	3130      	adds	r1, #48	; 0x30
 800d3e4:	f1ae 0502 	sub.w	r5, lr, #2
 800d3e8:	f804 1c01 	strb.w	r1, [r4, #-1]
 800d3ec:	1c44      	adds	r4, r0, #1
 800d3ee:	4629      	mov	r1, r5
 800d3f0:	4561      	cmp	r1, ip
 800d3f2:	d30a      	bcc.n	800d40a <__exponent+0x66>
 800d3f4:	f10d 0209 	add.w	r2, sp, #9
 800d3f8:	eba2 020e 	sub.w	r2, r2, lr
 800d3fc:	4565      	cmp	r5, ip
 800d3fe:	bf88      	it	hi
 800d400:	2200      	movhi	r2, #0
 800d402:	4413      	add	r3, r2
 800d404:	1a18      	subs	r0, r3, r0
 800d406:	b003      	add	sp, #12
 800d408:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d40a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d40e:	f804 2f01 	strb.w	r2, [r4, #1]!
 800d412:	e7ed      	b.n	800d3f0 <__exponent+0x4c>
 800d414:	2330      	movs	r3, #48	; 0x30
 800d416:	3130      	adds	r1, #48	; 0x30
 800d418:	7083      	strb	r3, [r0, #2]
 800d41a:	70c1      	strb	r1, [r0, #3]
 800d41c:	1d03      	adds	r3, r0, #4
 800d41e:	e7f1      	b.n	800d404 <__exponent+0x60>

0800d420 <_printf_float>:
 800d420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d424:	ed2d 8b02 	vpush	{d8}
 800d428:	b08d      	sub	sp, #52	; 0x34
 800d42a:	460c      	mov	r4, r1
 800d42c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800d430:	4616      	mov	r6, r2
 800d432:	461f      	mov	r7, r3
 800d434:	4605      	mov	r5, r0
 800d436:	f001 fb97 	bl	800eb68 <_localeconv_r>
 800d43a:	f8d0 a000 	ldr.w	sl, [r0]
 800d43e:	4650      	mov	r0, sl
 800d440:	f7f2 fed6 	bl	80001f0 <strlen>
 800d444:	2300      	movs	r3, #0
 800d446:	930a      	str	r3, [sp, #40]	; 0x28
 800d448:	6823      	ldr	r3, [r4, #0]
 800d44a:	9305      	str	r3, [sp, #20]
 800d44c:	f8d8 3000 	ldr.w	r3, [r8]
 800d450:	f894 b018 	ldrb.w	fp, [r4, #24]
 800d454:	3307      	adds	r3, #7
 800d456:	f023 0307 	bic.w	r3, r3, #7
 800d45a:	f103 0208 	add.w	r2, r3, #8
 800d45e:	f8c8 2000 	str.w	r2, [r8]
 800d462:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d466:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800d46a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800d46e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800d472:	9307      	str	r3, [sp, #28]
 800d474:	f8cd 8018 	str.w	r8, [sp, #24]
 800d478:	ee08 0a10 	vmov	s16, r0
 800d47c:	4b9f      	ldr	r3, [pc, #636]	; (800d6fc <_printf_float+0x2dc>)
 800d47e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d482:	f04f 32ff 	mov.w	r2, #4294967295
 800d486:	f7f3 fb61 	bl	8000b4c <__aeabi_dcmpun>
 800d48a:	bb88      	cbnz	r0, 800d4f0 <_printf_float+0xd0>
 800d48c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d490:	4b9a      	ldr	r3, [pc, #616]	; (800d6fc <_printf_float+0x2dc>)
 800d492:	f04f 32ff 	mov.w	r2, #4294967295
 800d496:	f7f3 fb3b 	bl	8000b10 <__aeabi_dcmple>
 800d49a:	bb48      	cbnz	r0, 800d4f0 <_printf_float+0xd0>
 800d49c:	2200      	movs	r2, #0
 800d49e:	2300      	movs	r3, #0
 800d4a0:	4640      	mov	r0, r8
 800d4a2:	4649      	mov	r1, r9
 800d4a4:	f7f3 fb2a 	bl	8000afc <__aeabi_dcmplt>
 800d4a8:	b110      	cbz	r0, 800d4b0 <_printf_float+0x90>
 800d4aa:	232d      	movs	r3, #45	; 0x2d
 800d4ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d4b0:	4b93      	ldr	r3, [pc, #588]	; (800d700 <_printf_float+0x2e0>)
 800d4b2:	4894      	ldr	r0, [pc, #592]	; (800d704 <_printf_float+0x2e4>)
 800d4b4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800d4b8:	bf94      	ite	ls
 800d4ba:	4698      	movls	r8, r3
 800d4bc:	4680      	movhi	r8, r0
 800d4be:	2303      	movs	r3, #3
 800d4c0:	6123      	str	r3, [r4, #16]
 800d4c2:	9b05      	ldr	r3, [sp, #20]
 800d4c4:	f023 0204 	bic.w	r2, r3, #4
 800d4c8:	6022      	str	r2, [r4, #0]
 800d4ca:	f04f 0900 	mov.w	r9, #0
 800d4ce:	9700      	str	r7, [sp, #0]
 800d4d0:	4633      	mov	r3, r6
 800d4d2:	aa0b      	add	r2, sp, #44	; 0x2c
 800d4d4:	4621      	mov	r1, r4
 800d4d6:	4628      	mov	r0, r5
 800d4d8:	f000 f9d8 	bl	800d88c <_printf_common>
 800d4dc:	3001      	adds	r0, #1
 800d4de:	f040 8090 	bne.w	800d602 <_printf_float+0x1e2>
 800d4e2:	f04f 30ff 	mov.w	r0, #4294967295
 800d4e6:	b00d      	add	sp, #52	; 0x34
 800d4e8:	ecbd 8b02 	vpop	{d8}
 800d4ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4f0:	4642      	mov	r2, r8
 800d4f2:	464b      	mov	r3, r9
 800d4f4:	4640      	mov	r0, r8
 800d4f6:	4649      	mov	r1, r9
 800d4f8:	f7f3 fb28 	bl	8000b4c <__aeabi_dcmpun>
 800d4fc:	b140      	cbz	r0, 800d510 <_printf_float+0xf0>
 800d4fe:	464b      	mov	r3, r9
 800d500:	2b00      	cmp	r3, #0
 800d502:	bfbc      	itt	lt
 800d504:	232d      	movlt	r3, #45	; 0x2d
 800d506:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800d50a:	487f      	ldr	r0, [pc, #508]	; (800d708 <_printf_float+0x2e8>)
 800d50c:	4b7f      	ldr	r3, [pc, #508]	; (800d70c <_printf_float+0x2ec>)
 800d50e:	e7d1      	b.n	800d4b4 <_printf_float+0x94>
 800d510:	6863      	ldr	r3, [r4, #4]
 800d512:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800d516:	9206      	str	r2, [sp, #24]
 800d518:	1c5a      	adds	r2, r3, #1
 800d51a:	d13f      	bne.n	800d59c <_printf_float+0x17c>
 800d51c:	2306      	movs	r3, #6
 800d51e:	6063      	str	r3, [r4, #4]
 800d520:	9b05      	ldr	r3, [sp, #20]
 800d522:	6861      	ldr	r1, [r4, #4]
 800d524:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800d528:	2300      	movs	r3, #0
 800d52a:	9303      	str	r3, [sp, #12]
 800d52c:	ab0a      	add	r3, sp, #40	; 0x28
 800d52e:	e9cd b301 	strd	fp, r3, [sp, #4]
 800d532:	ab09      	add	r3, sp, #36	; 0x24
 800d534:	ec49 8b10 	vmov	d0, r8, r9
 800d538:	9300      	str	r3, [sp, #0]
 800d53a:	6022      	str	r2, [r4, #0]
 800d53c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800d540:	4628      	mov	r0, r5
 800d542:	f7ff fecd 	bl	800d2e0 <__cvt>
 800d546:	9b06      	ldr	r3, [sp, #24]
 800d548:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d54a:	2b47      	cmp	r3, #71	; 0x47
 800d54c:	4680      	mov	r8, r0
 800d54e:	d108      	bne.n	800d562 <_printf_float+0x142>
 800d550:	1cc8      	adds	r0, r1, #3
 800d552:	db02      	blt.n	800d55a <_printf_float+0x13a>
 800d554:	6863      	ldr	r3, [r4, #4]
 800d556:	4299      	cmp	r1, r3
 800d558:	dd41      	ble.n	800d5de <_printf_float+0x1be>
 800d55a:	f1ab 0b02 	sub.w	fp, fp, #2
 800d55e:	fa5f fb8b 	uxtb.w	fp, fp
 800d562:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800d566:	d820      	bhi.n	800d5aa <_printf_float+0x18a>
 800d568:	3901      	subs	r1, #1
 800d56a:	465a      	mov	r2, fp
 800d56c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800d570:	9109      	str	r1, [sp, #36]	; 0x24
 800d572:	f7ff ff17 	bl	800d3a4 <__exponent>
 800d576:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d578:	1813      	adds	r3, r2, r0
 800d57a:	2a01      	cmp	r2, #1
 800d57c:	4681      	mov	r9, r0
 800d57e:	6123      	str	r3, [r4, #16]
 800d580:	dc02      	bgt.n	800d588 <_printf_float+0x168>
 800d582:	6822      	ldr	r2, [r4, #0]
 800d584:	07d2      	lsls	r2, r2, #31
 800d586:	d501      	bpl.n	800d58c <_printf_float+0x16c>
 800d588:	3301      	adds	r3, #1
 800d58a:	6123      	str	r3, [r4, #16]
 800d58c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800d590:	2b00      	cmp	r3, #0
 800d592:	d09c      	beq.n	800d4ce <_printf_float+0xae>
 800d594:	232d      	movs	r3, #45	; 0x2d
 800d596:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d59a:	e798      	b.n	800d4ce <_printf_float+0xae>
 800d59c:	9a06      	ldr	r2, [sp, #24]
 800d59e:	2a47      	cmp	r2, #71	; 0x47
 800d5a0:	d1be      	bne.n	800d520 <_printf_float+0x100>
 800d5a2:	2b00      	cmp	r3, #0
 800d5a4:	d1bc      	bne.n	800d520 <_printf_float+0x100>
 800d5a6:	2301      	movs	r3, #1
 800d5a8:	e7b9      	b.n	800d51e <_printf_float+0xfe>
 800d5aa:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800d5ae:	d118      	bne.n	800d5e2 <_printf_float+0x1c2>
 800d5b0:	2900      	cmp	r1, #0
 800d5b2:	6863      	ldr	r3, [r4, #4]
 800d5b4:	dd0b      	ble.n	800d5ce <_printf_float+0x1ae>
 800d5b6:	6121      	str	r1, [r4, #16]
 800d5b8:	b913      	cbnz	r3, 800d5c0 <_printf_float+0x1a0>
 800d5ba:	6822      	ldr	r2, [r4, #0]
 800d5bc:	07d0      	lsls	r0, r2, #31
 800d5be:	d502      	bpl.n	800d5c6 <_printf_float+0x1a6>
 800d5c0:	3301      	adds	r3, #1
 800d5c2:	440b      	add	r3, r1
 800d5c4:	6123      	str	r3, [r4, #16]
 800d5c6:	65a1      	str	r1, [r4, #88]	; 0x58
 800d5c8:	f04f 0900 	mov.w	r9, #0
 800d5cc:	e7de      	b.n	800d58c <_printf_float+0x16c>
 800d5ce:	b913      	cbnz	r3, 800d5d6 <_printf_float+0x1b6>
 800d5d0:	6822      	ldr	r2, [r4, #0]
 800d5d2:	07d2      	lsls	r2, r2, #31
 800d5d4:	d501      	bpl.n	800d5da <_printf_float+0x1ba>
 800d5d6:	3302      	adds	r3, #2
 800d5d8:	e7f4      	b.n	800d5c4 <_printf_float+0x1a4>
 800d5da:	2301      	movs	r3, #1
 800d5dc:	e7f2      	b.n	800d5c4 <_printf_float+0x1a4>
 800d5de:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800d5e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d5e4:	4299      	cmp	r1, r3
 800d5e6:	db05      	blt.n	800d5f4 <_printf_float+0x1d4>
 800d5e8:	6823      	ldr	r3, [r4, #0]
 800d5ea:	6121      	str	r1, [r4, #16]
 800d5ec:	07d8      	lsls	r0, r3, #31
 800d5ee:	d5ea      	bpl.n	800d5c6 <_printf_float+0x1a6>
 800d5f0:	1c4b      	adds	r3, r1, #1
 800d5f2:	e7e7      	b.n	800d5c4 <_printf_float+0x1a4>
 800d5f4:	2900      	cmp	r1, #0
 800d5f6:	bfd4      	ite	le
 800d5f8:	f1c1 0202 	rsble	r2, r1, #2
 800d5fc:	2201      	movgt	r2, #1
 800d5fe:	4413      	add	r3, r2
 800d600:	e7e0      	b.n	800d5c4 <_printf_float+0x1a4>
 800d602:	6823      	ldr	r3, [r4, #0]
 800d604:	055a      	lsls	r2, r3, #21
 800d606:	d407      	bmi.n	800d618 <_printf_float+0x1f8>
 800d608:	6923      	ldr	r3, [r4, #16]
 800d60a:	4642      	mov	r2, r8
 800d60c:	4631      	mov	r1, r6
 800d60e:	4628      	mov	r0, r5
 800d610:	47b8      	blx	r7
 800d612:	3001      	adds	r0, #1
 800d614:	d12c      	bne.n	800d670 <_printf_float+0x250>
 800d616:	e764      	b.n	800d4e2 <_printf_float+0xc2>
 800d618:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800d61c:	f240 80e0 	bls.w	800d7e0 <_printf_float+0x3c0>
 800d620:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d624:	2200      	movs	r2, #0
 800d626:	2300      	movs	r3, #0
 800d628:	f7f3 fa5e 	bl	8000ae8 <__aeabi_dcmpeq>
 800d62c:	2800      	cmp	r0, #0
 800d62e:	d034      	beq.n	800d69a <_printf_float+0x27a>
 800d630:	4a37      	ldr	r2, [pc, #220]	; (800d710 <_printf_float+0x2f0>)
 800d632:	2301      	movs	r3, #1
 800d634:	4631      	mov	r1, r6
 800d636:	4628      	mov	r0, r5
 800d638:	47b8      	blx	r7
 800d63a:	3001      	adds	r0, #1
 800d63c:	f43f af51 	beq.w	800d4e2 <_printf_float+0xc2>
 800d640:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d644:	429a      	cmp	r2, r3
 800d646:	db02      	blt.n	800d64e <_printf_float+0x22e>
 800d648:	6823      	ldr	r3, [r4, #0]
 800d64a:	07d8      	lsls	r0, r3, #31
 800d64c:	d510      	bpl.n	800d670 <_printf_float+0x250>
 800d64e:	ee18 3a10 	vmov	r3, s16
 800d652:	4652      	mov	r2, sl
 800d654:	4631      	mov	r1, r6
 800d656:	4628      	mov	r0, r5
 800d658:	47b8      	blx	r7
 800d65a:	3001      	adds	r0, #1
 800d65c:	f43f af41 	beq.w	800d4e2 <_printf_float+0xc2>
 800d660:	f04f 0800 	mov.w	r8, #0
 800d664:	f104 091a 	add.w	r9, r4, #26
 800d668:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d66a:	3b01      	subs	r3, #1
 800d66c:	4543      	cmp	r3, r8
 800d66e:	dc09      	bgt.n	800d684 <_printf_float+0x264>
 800d670:	6823      	ldr	r3, [r4, #0]
 800d672:	079b      	lsls	r3, r3, #30
 800d674:	f100 8105 	bmi.w	800d882 <_printf_float+0x462>
 800d678:	68e0      	ldr	r0, [r4, #12]
 800d67a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d67c:	4298      	cmp	r0, r3
 800d67e:	bfb8      	it	lt
 800d680:	4618      	movlt	r0, r3
 800d682:	e730      	b.n	800d4e6 <_printf_float+0xc6>
 800d684:	2301      	movs	r3, #1
 800d686:	464a      	mov	r2, r9
 800d688:	4631      	mov	r1, r6
 800d68a:	4628      	mov	r0, r5
 800d68c:	47b8      	blx	r7
 800d68e:	3001      	adds	r0, #1
 800d690:	f43f af27 	beq.w	800d4e2 <_printf_float+0xc2>
 800d694:	f108 0801 	add.w	r8, r8, #1
 800d698:	e7e6      	b.n	800d668 <_printf_float+0x248>
 800d69a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d69c:	2b00      	cmp	r3, #0
 800d69e:	dc39      	bgt.n	800d714 <_printf_float+0x2f4>
 800d6a0:	4a1b      	ldr	r2, [pc, #108]	; (800d710 <_printf_float+0x2f0>)
 800d6a2:	2301      	movs	r3, #1
 800d6a4:	4631      	mov	r1, r6
 800d6a6:	4628      	mov	r0, r5
 800d6a8:	47b8      	blx	r7
 800d6aa:	3001      	adds	r0, #1
 800d6ac:	f43f af19 	beq.w	800d4e2 <_printf_float+0xc2>
 800d6b0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d6b4:	4313      	orrs	r3, r2
 800d6b6:	d102      	bne.n	800d6be <_printf_float+0x29e>
 800d6b8:	6823      	ldr	r3, [r4, #0]
 800d6ba:	07d9      	lsls	r1, r3, #31
 800d6bc:	d5d8      	bpl.n	800d670 <_printf_float+0x250>
 800d6be:	ee18 3a10 	vmov	r3, s16
 800d6c2:	4652      	mov	r2, sl
 800d6c4:	4631      	mov	r1, r6
 800d6c6:	4628      	mov	r0, r5
 800d6c8:	47b8      	blx	r7
 800d6ca:	3001      	adds	r0, #1
 800d6cc:	f43f af09 	beq.w	800d4e2 <_printf_float+0xc2>
 800d6d0:	f04f 0900 	mov.w	r9, #0
 800d6d4:	f104 0a1a 	add.w	sl, r4, #26
 800d6d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d6da:	425b      	negs	r3, r3
 800d6dc:	454b      	cmp	r3, r9
 800d6de:	dc01      	bgt.n	800d6e4 <_printf_float+0x2c4>
 800d6e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d6e2:	e792      	b.n	800d60a <_printf_float+0x1ea>
 800d6e4:	2301      	movs	r3, #1
 800d6e6:	4652      	mov	r2, sl
 800d6e8:	4631      	mov	r1, r6
 800d6ea:	4628      	mov	r0, r5
 800d6ec:	47b8      	blx	r7
 800d6ee:	3001      	adds	r0, #1
 800d6f0:	f43f aef7 	beq.w	800d4e2 <_printf_float+0xc2>
 800d6f4:	f109 0901 	add.w	r9, r9, #1
 800d6f8:	e7ee      	b.n	800d6d8 <_printf_float+0x2b8>
 800d6fa:	bf00      	nop
 800d6fc:	7fefffff 	.word	0x7fefffff
 800d700:	080103f4 	.word	0x080103f4
 800d704:	080103f8 	.word	0x080103f8
 800d708:	08010400 	.word	0x08010400
 800d70c:	080103fc 	.word	0x080103fc
 800d710:	08010404 	.word	0x08010404
 800d714:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d716:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d718:	429a      	cmp	r2, r3
 800d71a:	bfa8      	it	ge
 800d71c:	461a      	movge	r2, r3
 800d71e:	2a00      	cmp	r2, #0
 800d720:	4691      	mov	r9, r2
 800d722:	dc37      	bgt.n	800d794 <_printf_float+0x374>
 800d724:	f04f 0b00 	mov.w	fp, #0
 800d728:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d72c:	f104 021a 	add.w	r2, r4, #26
 800d730:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d732:	9305      	str	r3, [sp, #20]
 800d734:	eba3 0309 	sub.w	r3, r3, r9
 800d738:	455b      	cmp	r3, fp
 800d73a:	dc33      	bgt.n	800d7a4 <_printf_float+0x384>
 800d73c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d740:	429a      	cmp	r2, r3
 800d742:	db3b      	blt.n	800d7bc <_printf_float+0x39c>
 800d744:	6823      	ldr	r3, [r4, #0]
 800d746:	07da      	lsls	r2, r3, #31
 800d748:	d438      	bmi.n	800d7bc <_printf_float+0x39c>
 800d74a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d74c:	9a05      	ldr	r2, [sp, #20]
 800d74e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d750:	1a9a      	subs	r2, r3, r2
 800d752:	eba3 0901 	sub.w	r9, r3, r1
 800d756:	4591      	cmp	r9, r2
 800d758:	bfa8      	it	ge
 800d75a:	4691      	movge	r9, r2
 800d75c:	f1b9 0f00 	cmp.w	r9, #0
 800d760:	dc35      	bgt.n	800d7ce <_printf_float+0x3ae>
 800d762:	f04f 0800 	mov.w	r8, #0
 800d766:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d76a:	f104 0a1a 	add.w	sl, r4, #26
 800d76e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d772:	1a9b      	subs	r3, r3, r2
 800d774:	eba3 0309 	sub.w	r3, r3, r9
 800d778:	4543      	cmp	r3, r8
 800d77a:	f77f af79 	ble.w	800d670 <_printf_float+0x250>
 800d77e:	2301      	movs	r3, #1
 800d780:	4652      	mov	r2, sl
 800d782:	4631      	mov	r1, r6
 800d784:	4628      	mov	r0, r5
 800d786:	47b8      	blx	r7
 800d788:	3001      	adds	r0, #1
 800d78a:	f43f aeaa 	beq.w	800d4e2 <_printf_float+0xc2>
 800d78e:	f108 0801 	add.w	r8, r8, #1
 800d792:	e7ec      	b.n	800d76e <_printf_float+0x34e>
 800d794:	4613      	mov	r3, r2
 800d796:	4631      	mov	r1, r6
 800d798:	4642      	mov	r2, r8
 800d79a:	4628      	mov	r0, r5
 800d79c:	47b8      	blx	r7
 800d79e:	3001      	adds	r0, #1
 800d7a0:	d1c0      	bne.n	800d724 <_printf_float+0x304>
 800d7a2:	e69e      	b.n	800d4e2 <_printf_float+0xc2>
 800d7a4:	2301      	movs	r3, #1
 800d7a6:	4631      	mov	r1, r6
 800d7a8:	4628      	mov	r0, r5
 800d7aa:	9205      	str	r2, [sp, #20]
 800d7ac:	47b8      	blx	r7
 800d7ae:	3001      	adds	r0, #1
 800d7b0:	f43f ae97 	beq.w	800d4e2 <_printf_float+0xc2>
 800d7b4:	9a05      	ldr	r2, [sp, #20]
 800d7b6:	f10b 0b01 	add.w	fp, fp, #1
 800d7ba:	e7b9      	b.n	800d730 <_printf_float+0x310>
 800d7bc:	ee18 3a10 	vmov	r3, s16
 800d7c0:	4652      	mov	r2, sl
 800d7c2:	4631      	mov	r1, r6
 800d7c4:	4628      	mov	r0, r5
 800d7c6:	47b8      	blx	r7
 800d7c8:	3001      	adds	r0, #1
 800d7ca:	d1be      	bne.n	800d74a <_printf_float+0x32a>
 800d7cc:	e689      	b.n	800d4e2 <_printf_float+0xc2>
 800d7ce:	9a05      	ldr	r2, [sp, #20]
 800d7d0:	464b      	mov	r3, r9
 800d7d2:	4442      	add	r2, r8
 800d7d4:	4631      	mov	r1, r6
 800d7d6:	4628      	mov	r0, r5
 800d7d8:	47b8      	blx	r7
 800d7da:	3001      	adds	r0, #1
 800d7dc:	d1c1      	bne.n	800d762 <_printf_float+0x342>
 800d7de:	e680      	b.n	800d4e2 <_printf_float+0xc2>
 800d7e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d7e2:	2a01      	cmp	r2, #1
 800d7e4:	dc01      	bgt.n	800d7ea <_printf_float+0x3ca>
 800d7e6:	07db      	lsls	r3, r3, #31
 800d7e8:	d538      	bpl.n	800d85c <_printf_float+0x43c>
 800d7ea:	2301      	movs	r3, #1
 800d7ec:	4642      	mov	r2, r8
 800d7ee:	4631      	mov	r1, r6
 800d7f0:	4628      	mov	r0, r5
 800d7f2:	47b8      	blx	r7
 800d7f4:	3001      	adds	r0, #1
 800d7f6:	f43f ae74 	beq.w	800d4e2 <_printf_float+0xc2>
 800d7fa:	ee18 3a10 	vmov	r3, s16
 800d7fe:	4652      	mov	r2, sl
 800d800:	4631      	mov	r1, r6
 800d802:	4628      	mov	r0, r5
 800d804:	47b8      	blx	r7
 800d806:	3001      	adds	r0, #1
 800d808:	f43f ae6b 	beq.w	800d4e2 <_printf_float+0xc2>
 800d80c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d810:	2200      	movs	r2, #0
 800d812:	2300      	movs	r3, #0
 800d814:	f7f3 f968 	bl	8000ae8 <__aeabi_dcmpeq>
 800d818:	b9d8      	cbnz	r0, 800d852 <_printf_float+0x432>
 800d81a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d81c:	f108 0201 	add.w	r2, r8, #1
 800d820:	3b01      	subs	r3, #1
 800d822:	4631      	mov	r1, r6
 800d824:	4628      	mov	r0, r5
 800d826:	47b8      	blx	r7
 800d828:	3001      	adds	r0, #1
 800d82a:	d10e      	bne.n	800d84a <_printf_float+0x42a>
 800d82c:	e659      	b.n	800d4e2 <_printf_float+0xc2>
 800d82e:	2301      	movs	r3, #1
 800d830:	4652      	mov	r2, sl
 800d832:	4631      	mov	r1, r6
 800d834:	4628      	mov	r0, r5
 800d836:	47b8      	blx	r7
 800d838:	3001      	adds	r0, #1
 800d83a:	f43f ae52 	beq.w	800d4e2 <_printf_float+0xc2>
 800d83e:	f108 0801 	add.w	r8, r8, #1
 800d842:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d844:	3b01      	subs	r3, #1
 800d846:	4543      	cmp	r3, r8
 800d848:	dcf1      	bgt.n	800d82e <_printf_float+0x40e>
 800d84a:	464b      	mov	r3, r9
 800d84c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800d850:	e6dc      	b.n	800d60c <_printf_float+0x1ec>
 800d852:	f04f 0800 	mov.w	r8, #0
 800d856:	f104 0a1a 	add.w	sl, r4, #26
 800d85a:	e7f2      	b.n	800d842 <_printf_float+0x422>
 800d85c:	2301      	movs	r3, #1
 800d85e:	4642      	mov	r2, r8
 800d860:	e7df      	b.n	800d822 <_printf_float+0x402>
 800d862:	2301      	movs	r3, #1
 800d864:	464a      	mov	r2, r9
 800d866:	4631      	mov	r1, r6
 800d868:	4628      	mov	r0, r5
 800d86a:	47b8      	blx	r7
 800d86c:	3001      	adds	r0, #1
 800d86e:	f43f ae38 	beq.w	800d4e2 <_printf_float+0xc2>
 800d872:	f108 0801 	add.w	r8, r8, #1
 800d876:	68e3      	ldr	r3, [r4, #12]
 800d878:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d87a:	1a5b      	subs	r3, r3, r1
 800d87c:	4543      	cmp	r3, r8
 800d87e:	dcf0      	bgt.n	800d862 <_printf_float+0x442>
 800d880:	e6fa      	b.n	800d678 <_printf_float+0x258>
 800d882:	f04f 0800 	mov.w	r8, #0
 800d886:	f104 0919 	add.w	r9, r4, #25
 800d88a:	e7f4      	b.n	800d876 <_printf_float+0x456>

0800d88c <_printf_common>:
 800d88c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d890:	4616      	mov	r6, r2
 800d892:	4699      	mov	r9, r3
 800d894:	688a      	ldr	r2, [r1, #8]
 800d896:	690b      	ldr	r3, [r1, #16]
 800d898:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d89c:	4293      	cmp	r3, r2
 800d89e:	bfb8      	it	lt
 800d8a0:	4613      	movlt	r3, r2
 800d8a2:	6033      	str	r3, [r6, #0]
 800d8a4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d8a8:	4607      	mov	r7, r0
 800d8aa:	460c      	mov	r4, r1
 800d8ac:	b10a      	cbz	r2, 800d8b2 <_printf_common+0x26>
 800d8ae:	3301      	adds	r3, #1
 800d8b0:	6033      	str	r3, [r6, #0]
 800d8b2:	6823      	ldr	r3, [r4, #0]
 800d8b4:	0699      	lsls	r1, r3, #26
 800d8b6:	bf42      	ittt	mi
 800d8b8:	6833      	ldrmi	r3, [r6, #0]
 800d8ba:	3302      	addmi	r3, #2
 800d8bc:	6033      	strmi	r3, [r6, #0]
 800d8be:	6825      	ldr	r5, [r4, #0]
 800d8c0:	f015 0506 	ands.w	r5, r5, #6
 800d8c4:	d106      	bne.n	800d8d4 <_printf_common+0x48>
 800d8c6:	f104 0a19 	add.w	sl, r4, #25
 800d8ca:	68e3      	ldr	r3, [r4, #12]
 800d8cc:	6832      	ldr	r2, [r6, #0]
 800d8ce:	1a9b      	subs	r3, r3, r2
 800d8d0:	42ab      	cmp	r3, r5
 800d8d2:	dc26      	bgt.n	800d922 <_printf_common+0x96>
 800d8d4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800d8d8:	1e13      	subs	r3, r2, #0
 800d8da:	6822      	ldr	r2, [r4, #0]
 800d8dc:	bf18      	it	ne
 800d8de:	2301      	movne	r3, #1
 800d8e0:	0692      	lsls	r2, r2, #26
 800d8e2:	d42b      	bmi.n	800d93c <_printf_common+0xb0>
 800d8e4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d8e8:	4649      	mov	r1, r9
 800d8ea:	4638      	mov	r0, r7
 800d8ec:	47c0      	blx	r8
 800d8ee:	3001      	adds	r0, #1
 800d8f0:	d01e      	beq.n	800d930 <_printf_common+0xa4>
 800d8f2:	6823      	ldr	r3, [r4, #0]
 800d8f4:	68e5      	ldr	r5, [r4, #12]
 800d8f6:	6832      	ldr	r2, [r6, #0]
 800d8f8:	f003 0306 	and.w	r3, r3, #6
 800d8fc:	2b04      	cmp	r3, #4
 800d8fe:	bf08      	it	eq
 800d900:	1aad      	subeq	r5, r5, r2
 800d902:	68a3      	ldr	r3, [r4, #8]
 800d904:	6922      	ldr	r2, [r4, #16]
 800d906:	bf0c      	ite	eq
 800d908:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d90c:	2500      	movne	r5, #0
 800d90e:	4293      	cmp	r3, r2
 800d910:	bfc4      	itt	gt
 800d912:	1a9b      	subgt	r3, r3, r2
 800d914:	18ed      	addgt	r5, r5, r3
 800d916:	2600      	movs	r6, #0
 800d918:	341a      	adds	r4, #26
 800d91a:	42b5      	cmp	r5, r6
 800d91c:	d11a      	bne.n	800d954 <_printf_common+0xc8>
 800d91e:	2000      	movs	r0, #0
 800d920:	e008      	b.n	800d934 <_printf_common+0xa8>
 800d922:	2301      	movs	r3, #1
 800d924:	4652      	mov	r2, sl
 800d926:	4649      	mov	r1, r9
 800d928:	4638      	mov	r0, r7
 800d92a:	47c0      	blx	r8
 800d92c:	3001      	adds	r0, #1
 800d92e:	d103      	bne.n	800d938 <_printf_common+0xac>
 800d930:	f04f 30ff 	mov.w	r0, #4294967295
 800d934:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d938:	3501      	adds	r5, #1
 800d93a:	e7c6      	b.n	800d8ca <_printf_common+0x3e>
 800d93c:	18e1      	adds	r1, r4, r3
 800d93e:	1c5a      	adds	r2, r3, #1
 800d940:	2030      	movs	r0, #48	; 0x30
 800d942:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d946:	4422      	add	r2, r4
 800d948:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d94c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d950:	3302      	adds	r3, #2
 800d952:	e7c7      	b.n	800d8e4 <_printf_common+0x58>
 800d954:	2301      	movs	r3, #1
 800d956:	4622      	mov	r2, r4
 800d958:	4649      	mov	r1, r9
 800d95a:	4638      	mov	r0, r7
 800d95c:	47c0      	blx	r8
 800d95e:	3001      	adds	r0, #1
 800d960:	d0e6      	beq.n	800d930 <_printf_common+0xa4>
 800d962:	3601      	adds	r6, #1
 800d964:	e7d9      	b.n	800d91a <_printf_common+0x8e>
	...

0800d968 <_printf_i>:
 800d968:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d96c:	7e0f      	ldrb	r7, [r1, #24]
 800d96e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800d970:	2f78      	cmp	r7, #120	; 0x78
 800d972:	4691      	mov	r9, r2
 800d974:	4680      	mov	r8, r0
 800d976:	460c      	mov	r4, r1
 800d978:	469a      	mov	sl, r3
 800d97a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800d97e:	d807      	bhi.n	800d990 <_printf_i+0x28>
 800d980:	2f62      	cmp	r7, #98	; 0x62
 800d982:	d80a      	bhi.n	800d99a <_printf_i+0x32>
 800d984:	2f00      	cmp	r7, #0
 800d986:	f000 80d8 	beq.w	800db3a <_printf_i+0x1d2>
 800d98a:	2f58      	cmp	r7, #88	; 0x58
 800d98c:	f000 80a3 	beq.w	800dad6 <_printf_i+0x16e>
 800d990:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d994:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800d998:	e03a      	b.n	800da10 <_printf_i+0xa8>
 800d99a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800d99e:	2b15      	cmp	r3, #21
 800d9a0:	d8f6      	bhi.n	800d990 <_printf_i+0x28>
 800d9a2:	a101      	add	r1, pc, #4	; (adr r1, 800d9a8 <_printf_i+0x40>)
 800d9a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d9a8:	0800da01 	.word	0x0800da01
 800d9ac:	0800da15 	.word	0x0800da15
 800d9b0:	0800d991 	.word	0x0800d991
 800d9b4:	0800d991 	.word	0x0800d991
 800d9b8:	0800d991 	.word	0x0800d991
 800d9bc:	0800d991 	.word	0x0800d991
 800d9c0:	0800da15 	.word	0x0800da15
 800d9c4:	0800d991 	.word	0x0800d991
 800d9c8:	0800d991 	.word	0x0800d991
 800d9cc:	0800d991 	.word	0x0800d991
 800d9d0:	0800d991 	.word	0x0800d991
 800d9d4:	0800db21 	.word	0x0800db21
 800d9d8:	0800da45 	.word	0x0800da45
 800d9dc:	0800db03 	.word	0x0800db03
 800d9e0:	0800d991 	.word	0x0800d991
 800d9e4:	0800d991 	.word	0x0800d991
 800d9e8:	0800db43 	.word	0x0800db43
 800d9ec:	0800d991 	.word	0x0800d991
 800d9f0:	0800da45 	.word	0x0800da45
 800d9f4:	0800d991 	.word	0x0800d991
 800d9f8:	0800d991 	.word	0x0800d991
 800d9fc:	0800db0b 	.word	0x0800db0b
 800da00:	682b      	ldr	r3, [r5, #0]
 800da02:	1d1a      	adds	r2, r3, #4
 800da04:	681b      	ldr	r3, [r3, #0]
 800da06:	602a      	str	r2, [r5, #0]
 800da08:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800da0c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800da10:	2301      	movs	r3, #1
 800da12:	e0a3      	b.n	800db5c <_printf_i+0x1f4>
 800da14:	6820      	ldr	r0, [r4, #0]
 800da16:	6829      	ldr	r1, [r5, #0]
 800da18:	0606      	lsls	r6, r0, #24
 800da1a:	f101 0304 	add.w	r3, r1, #4
 800da1e:	d50a      	bpl.n	800da36 <_printf_i+0xce>
 800da20:	680e      	ldr	r6, [r1, #0]
 800da22:	602b      	str	r3, [r5, #0]
 800da24:	2e00      	cmp	r6, #0
 800da26:	da03      	bge.n	800da30 <_printf_i+0xc8>
 800da28:	232d      	movs	r3, #45	; 0x2d
 800da2a:	4276      	negs	r6, r6
 800da2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800da30:	485e      	ldr	r0, [pc, #376]	; (800dbac <_printf_i+0x244>)
 800da32:	230a      	movs	r3, #10
 800da34:	e019      	b.n	800da6a <_printf_i+0x102>
 800da36:	680e      	ldr	r6, [r1, #0]
 800da38:	602b      	str	r3, [r5, #0]
 800da3a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800da3e:	bf18      	it	ne
 800da40:	b236      	sxthne	r6, r6
 800da42:	e7ef      	b.n	800da24 <_printf_i+0xbc>
 800da44:	682b      	ldr	r3, [r5, #0]
 800da46:	6820      	ldr	r0, [r4, #0]
 800da48:	1d19      	adds	r1, r3, #4
 800da4a:	6029      	str	r1, [r5, #0]
 800da4c:	0601      	lsls	r1, r0, #24
 800da4e:	d501      	bpl.n	800da54 <_printf_i+0xec>
 800da50:	681e      	ldr	r6, [r3, #0]
 800da52:	e002      	b.n	800da5a <_printf_i+0xf2>
 800da54:	0646      	lsls	r6, r0, #25
 800da56:	d5fb      	bpl.n	800da50 <_printf_i+0xe8>
 800da58:	881e      	ldrh	r6, [r3, #0]
 800da5a:	4854      	ldr	r0, [pc, #336]	; (800dbac <_printf_i+0x244>)
 800da5c:	2f6f      	cmp	r7, #111	; 0x6f
 800da5e:	bf0c      	ite	eq
 800da60:	2308      	moveq	r3, #8
 800da62:	230a      	movne	r3, #10
 800da64:	2100      	movs	r1, #0
 800da66:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800da6a:	6865      	ldr	r5, [r4, #4]
 800da6c:	60a5      	str	r5, [r4, #8]
 800da6e:	2d00      	cmp	r5, #0
 800da70:	bfa2      	ittt	ge
 800da72:	6821      	ldrge	r1, [r4, #0]
 800da74:	f021 0104 	bicge.w	r1, r1, #4
 800da78:	6021      	strge	r1, [r4, #0]
 800da7a:	b90e      	cbnz	r6, 800da80 <_printf_i+0x118>
 800da7c:	2d00      	cmp	r5, #0
 800da7e:	d04d      	beq.n	800db1c <_printf_i+0x1b4>
 800da80:	4615      	mov	r5, r2
 800da82:	fbb6 f1f3 	udiv	r1, r6, r3
 800da86:	fb03 6711 	mls	r7, r3, r1, r6
 800da8a:	5dc7      	ldrb	r7, [r0, r7]
 800da8c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800da90:	4637      	mov	r7, r6
 800da92:	42bb      	cmp	r3, r7
 800da94:	460e      	mov	r6, r1
 800da96:	d9f4      	bls.n	800da82 <_printf_i+0x11a>
 800da98:	2b08      	cmp	r3, #8
 800da9a:	d10b      	bne.n	800dab4 <_printf_i+0x14c>
 800da9c:	6823      	ldr	r3, [r4, #0]
 800da9e:	07de      	lsls	r6, r3, #31
 800daa0:	d508      	bpl.n	800dab4 <_printf_i+0x14c>
 800daa2:	6923      	ldr	r3, [r4, #16]
 800daa4:	6861      	ldr	r1, [r4, #4]
 800daa6:	4299      	cmp	r1, r3
 800daa8:	bfde      	ittt	le
 800daaa:	2330      	movle	r3, #48	; 0x30
 800daac:	f805 3c01 	strble.w	r3, [r5, #-1]
 800dab0:	f105 35ff 	addle.w	r5, r5, #4294967295
 800dab4:	1b52      	subs	r2, r2, r5
 800dab6:	6122      	str	r2, [r4, #16]
 800dab8:	f8cd a000 	str.w	sl, [sp]
 800dabc:	464b      	mov	r3, r9
 800dabe:	aa03      	add	r2, sp, #12
 800dac0:	4621      	mov	r1, r4
 800dac2:	4640      	mov	r0, r8
 800dac4:	f7ff fee2 	bl	800d88c <_printf_common>
 800dac8:	3001      	adds	r0, #1
 800daca:	d14c      	bne.n	800db66 <_printf_i+0x1fe>
 800dacc:	f04f 30ff 	mov.w	r0, #4294967295
 800dad0:	b004      	add	sp, #16
 800dad2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dad6:	4835      	ldr	r0, [pc, #212]	; (800dbac <_printf_i+0x244>)
 800dad8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800dadc:	6829      	ldr	r1, [r5, #0]
 800dade:	6823      	ldr	r3, [r4, #0]
 800dae0:	f851 6b04 	ldr.w	r6, [r1], #4
 800dae4:	6029      	str	r1, [r5, #0]
 800dae6:	061d      	lsls	r5, r3, #24
 800dae8:	d514      	bpl.n	800db14 <_printf_i+0x1ac>
 800daea:	07df      	lsls	r7, r3, #31
 800daec:	bf44      	itt	mi
 800daee:	f043 0320 	orrmi.w	r3, r3, #32
 800daf2:	6023      	strmi	r3, [r4, #0]
 800daf4:	b91e      	cbnz	r6, 800dafe <_printf_i+0x196>
 800daf6:	6823      	ldr	r3, [r4, #0]
 800daf8:	f023 0320 	bic.w	r3, r3, #32
 800dafc:	6023      	str	r3, [r4, #0]
 800dafe:	2310      	movs	r3, #16
 800db00:	e7b0      	b.n	800da64 <_printf_i+0xfc>
 800db02:	6823      	ldr	r3, [r4, #0]
 800db04:	f043 0320 	orr.w	r3, r3, #32
 800db08:	6023      	str	r3, [r4, #0]
 800db0a:	2378      	movs	r3, #120	; 0x78
 800db0c:	4828      	ldr	r0, [pc, #160]	; (800dbb0 <_printf_i+0x248>)
 800db0e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800db12:	e7e3      	b.n	800dadc <_printf_i+0x174>
 800db14:	0659      	lsls	r1, r3, #25
 800db16:	bf48      	it	mi
 800db18:	b2b6      	uxthmi	r6, r6
 800db1a:	e7e6      	b.n	800daea <_printf_i+0x182>
 800db1c:	4615      	mov	r5, r2
 800db1e:	e7bb      	b.n	800da98 <_printf_i+0x130>
 800db20:	682b      	ldr	r3, [r5, #0]
 800db22:	6826      	ldr	r6, [r4, #0]
 800db24:	6961      	ldr	r1, [r4, #20]
 800db26:	1d18      	adds	r0, r3, #4
 800db28:	6028      	str	r0, [r5, #0]
 800db2a:	0635      	lsls	r5, r6, #24
 800db2c:	681b      	ldr	r3, [r3, #0]
 800db2e:	d501      	bpl.n	800db34 <_printf_i+0x1cc>
 800db30:	6019      	str	r1, [r3, #0]
 800db32:	e002      	b.n	800db3a <_printf_i+0x1d2>
 800db34:	0670      	lsls	r0, r6, #25
 800db36:	d5fb      	bpl.n	800db30 <_printf_i+0x1c8>
 800db38:	8019      	strh	r1, [r3, #0]
 800db3a:	2300      	movs	r3, #0
 800db3c:	6123      	str	r3, [r4, #16]
 800db3e:	4615      	mov	r5, r2
 800db40:	e7ba      	b.n	800dab8 <_printf_i+0x150>
 800db42:	682b      	ldr	r3, [r5, #0]
 800db44:	1d1a      	adds	r2, r3, #4
 800db46:	602a      	str	r2, [r5, #0]
 800db48:	681d      	ldr	r5, [r3, #0]
 800db4a:	6862      	ldr	r2, [r4, #4]
 800db4c:	2100      	movs	r1, #0
 800db4e:	4628      	mov	r0, r5
 800db50:	f7f2 fb56 	bl	8000200 <memchr>
 800db54:	b108      	cbz	r0, 800db5a <_printf_i+0x1f2>
 800db56:	1b40      	subs	r0, r0, r5
 800db58:	6060      	str	r0, [r4, #4]
 800db5a:	6863      	ldr	r3, [r4, #4]
 800db5c:	6123      	str	r3, [r4, #16]
 800db5e:	2300      	movs	r3, #0
 800db60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800db64:	e7a8      	b.n	800dab8 <_printf_i+0x150>
 800db66:	6923      	ldr	r3, [r4, #16]
 800db68:	462a      	mov	r2, r5
 800db6a:	4649      	mov	r1, r9
 800db6c:	4640      	mov	r0, r8
 800db6e:	47d0      	blx	sl
 800db70:	3001      	adds	r0, #1
 800db72:	d0ab      	beq.n	800dacc <_printf_i+0x164>
 800db74:	6823      	ldr	r3, [r4, #0]
 800db76:	079b      	lsls	r3, r3, #30
 800db78:	d413      	bmi.n	800dba2 <_printf_i+0x23a>
 800db7a:	68e0      	ldr	r0, [r4, #12]
 800db7c:	9b03      	ldr	r3, [sp, #12]
 800db7e:	4298      	cmp	r0, r3
 800db80:	bfb8      	it	lt
 800db82:	4618      	movlt	r0, r3
 800db84:	e7a4      	b.n	800dad0 <_printf_i+0x168>
 800db86:	2301      	movs	r3, #1
 800db88:	4632      	mov	r2, r6
 800db8a:	4649      	mov	r1, r9
 800db8c:	4640      	mov	r0, r8
 800db8e:	47d0      	blx	sl
 800db90:	3001      	adds	r0, #1
 800db92:	d09b      	beq.n	800dacc <_printf_i+0x164>
 800db94:	3501      	adds	r5, #1
 800db96:	68e3      	ldr	r3, [r4, #12]
 800db98:	9903      	ldr	r1, [sp, #12]
 800db9a:	1a5b      	subs	r3, r3, r1
 800db9c:	42ab      	cmp	r3, r5
 800db9e:	dcf2      	bgt.n	800db86 <_printf_i+0x21e>
 800dba0:	e7eb      	b.n	800db7a <_printf_i+0x212>
 800dba2:	2500      	movs	r5, #0
 800dba4:	f104 0619 	add.w	r6, r4, #25
 800dba8:	e7f5      	b.n	800db96 <_printf_i+0x22e>
 800dbaa:	bf00      	nop
 800dbac:	08010406 	.word	0x08010406
 800dbb0:	08010417 	.word	0x08010417

0800dbb4 <_sbrk_r>:
 800dbb4:	b538      	push	{r3, r4, r5, lr}
 800dbb6:	4d06      	ldr	r5, [pc, #24]	; (800dbd0 <_sbrk_r+0x1c>)
 800dbb8:	2300      	movs	r3, #0
 800dbba:	4604      	mov	r4, r0
 800dbbc:	4608      	mov	r0, r1
 800dbbe:	602b      	str	r3, [r5, #0]
 800dbc0:	f002 f9ee 	bl	800ffa0 <_sbrk>
 800dbc4:	1c43      	adds	r3, r0, #1
 800dbc6:	d102      	bne.n	800dbce <_sbrk_r+0x1a>
 800dbc8:	682b      	ldr	r3, [r5, #0]
 800dbca:	b103      	cbz	r3, 800dbce <_sbrk_r+0x1a>
 800dbcc:	6023      	str	r3, [r4, #0]
 800dbce:	bd38      	pop	{r3, r4, r5, pc}
 800dbd0:	20008200 	.word	0x20008200

0800dbd4 <siprintf>:
 800dbd4:	b40e      	push	{r1, r2, r3}
 800dbd6:	b500      	push	{lr}
 800dbd8:	b09c      	sub	sp, #112	; 0x70
 800dbda:	ab1d      	add	r3, sp, #116	; 0x74
 800dbdc:	9002      	str	r0, [sp, #8]
 800dbde:	9006      	str	r0, [sp, #24]
 800dbe0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800dbe4:	4809      	ldr	r0, [pc, #36]	; (800dc0c <siprintf+0x38>)
 800dbe6:	9107      	str	r1, [sp, #28]
 800dbe8:	9104      	str	r1, [sp, #16]
 800dbea:	4909      	ldr	r1, [pc, #36]	; (800dc10 <siprintf+0x3c>)
 800dbec:	f853 2b04 	ldr.w	r2, [r3], #4
 800dbf0:	9105      	str	r1, [sp, #20]
 800dbf2:	6800      	ldr	r0, [r0, #0]
 800dbf4:	9301      	str	r3, [sp, #4]
 800dbf6:	a902      	add	r1, sp, #8
 800dbf8:	f001 fbc0 	bl	800f37c <_svfiprintf_r>
 800dbfc:	9b02      	ldr	r3, [sp, #8]
 800dbfe:	2200      	movs	r2, #0
 800dc00:	701a      	strb	r2, [r3, #0]
 800dc02:	b01c      	add	sp, #112	; 0x70
 800dc04:	f85d eb04 	ldr.w	lr, [sp], #4
 800dc08:	b003      	add	sp, #12
 800dc0a:	4770      	bx	lr
 800dc0c:	2000001c 	.word	0x2000001c
 800dc10:	ffff0208 	.word	0xffff0208

0800dc14 <_vsniprintf_r>:
 800dc14:	b530      	push	{r4, r5, lr}
 800dc16:	4614      	mov	r4, r2
 800dc18:	2c00      	cmp	r4, #0
 800dc1a:	b09b      	sub	sp, #108	; 0x6c
 800dc1c:	4605      	mov	r5, r0
 800dc1e:	461a      	mov	r2, r3
 800dc20:	da05      	bge.n	800dc2e <_vsniprintf_r+0x1a>
 800dc22:	238b      	movs	r3, #139	; 0x8b
 800dc24:	6003      	str	r3, [r0, #0]
 800dc26:	f04f 30ff 	mov.w	r0, #4294967295
 800dc2a:	b01b      	add	sp, #108	; 0x6c
 800dc2c:	bd30      	pop	{r4, r5, pc}
 800dc2e:	f44f 7302 	mov.w	r3, #520	; 0x208
 800dc32:	f8ad 300c 	strh.w	r3, [sp, #12]
 800dc36:	bf14      	ite	ne
 800dc38:	f104 33ff 	addne.w	r3, r4, #4294967295
 800dc3c:	4623      	moveq	r3, r4
 800dc3e:	9302      	str	r3, [sp, #8]
 800dc40:	9305      	str	r3, [sp, #20]
 800dc42:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800dc46:	9100      	str	r1, [sp, #0]
 800dc48:	9104      	str	r1, [sp, #16]
 800dc4a:	f8ad 300e 	strh.w	r3, [sp, #14]
 800dc4e:	4669      	mov	r1, sp
 800dc50:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800dc52:	f001 fb93 	bl	800f37c <_svfiprintf_r>
 800dc56:	1c43      	adds	r3, r0, #1
 800dc58:	bfbc      	itt	lt
 800dc5a:	238b      	movlt	r3, #139	; 0x8b
 800dc5c:	602b      	strlt	r3, [r5, #0]
 800dc5e:	2c00      	cmp	r4, #0
 800dc60:	d0e3      	beq.n	800dc2a <_vsniprintf_r+0x16>
 800dc62:	9b00      	ldr	r3, [sp, #0]
 800dc64:	2200      	movs	r2, #0
 800dc66:	701a      	strb	r2, [r3, #0]
 800dc68:	e7df      	b.n	800dc2a <_vsniprintf_r+0x16>
	...

0800dc6c <vsniprintf>:
 800dc6c:	b507      	push	{r0, r1, r2, lr}
 800dc6e:	9300      	str	r3, [sp, #0]
 800dc70:	4613      	mov	r3, r2
 800dc72:	460a      	mov	r2, r1
 800dc74:	4601      	mov	r1, r0
 800dc76:	4803      	ldr	r0, [pc, #12]	; (800dc84 <vsniprintf+0x18>)
 800dc78:	6800      	ldr	r0, [r0, #0]
 800dc7a:	f7ff ffcb 	bl	800dc14 <_vsniprintf_r>
 800dc7e:	b003      	add	sp, #12
 800dc80:	f85d fb04 	ldr.w	pc, [sp], #4
 800dc84:	2000001c 	.word	0x2000001c

0800dc88 <quorem>:
 800dc88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc8c:	6903      	ldr	r3, [r0, #16]
 800dc8e:	690c      	ldr	r4, [r1, #16]
 800dc90:	42a3      	cmp	r3, r4
 800dc92:	4607      	mov	r7, r0
 800dc94:	f2c0 8081 	blt.w	800dd9a <quorem+0x112>
 800dc98:	3c01      	subs	r4, #1
 800dc9a:	f101 0814 	add.w	r8, r1, #20
 800dc9e:	f100 0514 	add.w	r5, r0, #20
 800dca2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800dca6:	9301      	str	r3, [sp, #4]
 800dca8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800dcac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800dcb0:	3301      	adds	r3, #1
 800dcb2:	429a      	cmp	r2, r3
 800dcb4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800dcb8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800dcbc:	fbb2 f6f3 	udiv	r6, r2, r3
 800dcc0:	d331      	bcc.n	800dd26 <quorem+0x9e>
 800dcc2:	f04f 0e00 	mov.w	lr, #0
 800dcc6:	4640      	mov	r0, r8
 800dcc8:	46ac      	mov	ip, r5
 800dcca:	46f2      	mov	sl, lr
 800dccc:	f850 2b04 	ldr.w	r2, [r0], #4
 800dcd0:	b293      	uxth	r3, r2
 800dcd2:	fb06 e303 	mla	r3, r6, r3, lr
 800dcd6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800dcda:	b29b      	uxth	r3, r3
 800dcdc:	ebaa 0303 	sub.w	r3, sl, r3
 800dce0:	f8dc a000 	ldr.w	sl, [ip]
 800dce4:	0c12      	lsrs	r2, r2, #16
 800dce6:	fa13 f38a 	uxtah	r3, r3, sl
 800dcea:	fb06 e202 	mla	r2, r6, r2, lr
 800dcee:	9300      	str	r3, [sp, #0]
 800dcf0:	9b00      	ldr	r3, [sp, #0]
 800dcf2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800dcf6:	b292      	uxth	r2, r2
 800dcf8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800dcfc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800dd00:	f8bd 3000 	ldrh.w	r3, [sp]
 800dd04:	4581      	cmp	r9, r0
 800dd06:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dd0a:	f84c 3b04 	str.w	r3, [ip], #4
 800dd0e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800dd12:	d2db      	bcs.n	800dccc <quorem+0x44>
 800dd14:	f855 300b 	ldr.w	r3, [r5, fp]
 800dd18:	b92b      	cbnz	r3, 800dd26 <quorem+0x9e>
 800dd1a:	9b01      	ldr	r3, [sp, #4]
 800dd1c:	3b04      	subs	r3, #4
 800dd1e:	429d      	cmp	r5, r3
 800dd20:	461a      	mov	r2, r3
 800dd22:	d32e      	bcc.n	800dd82 <quorem+0xfa>
 800dd24:	613c      	str	r4, [r7, #16]
 800dd26:	4638      	mov	r0, r7
 800dd28:	f001 f9b4 	bl	800f094 <__mcmp>
 800dd2c:	2800      	cmp	r0, #0
 800dd2e:	db24      	blt.n	800dd7a <quorem+0xf2>
 800dd30:	3601      	adds	r6, #1
 800dd32:	4628      	mov	r0, r5
 800dd34:	f04f 0c00 	mov.w	ip, #0
 800dd38:	f858 2b04 	ldr.w	r2, [r8], #4
 800dd3c:	f8d0 e000 	ldr.w	lr, [r0]
 800dd40:	b293      	uxth	r3, r2
 800dd42:	ebac 0303 	sub.w	r3, ip, r3
 800dd46:	0c12      	lsrs	r2, r2, #16
 800dd48:	fa13 f38e 	uxtah	r3, r3, lr
 800dd4c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800dd50:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800dd54:	b29b      	uxth	r3, r3
 800dd56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dd5a:	45c1      	cmp	r9, r8
 800dd5c:	f840 3b04 	str.w	r3, [r0], #4
 800dd60:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800dd64:	d2e8      	bcs.n	800dd38 <quorem+0xb0>
 800dd66:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800dd6a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800dd6e:	b922      	cbnz	r2, 800dd7a <quorem+0xf2>
 800dd70:	3b04      	subs	r3, #4
 800dd72:	429d      	cmp	r5, r3
 800dd74:	461a      	mov	r2, r3
 800dd76:	d30a      	bcc.n	800dd8e <quorem+0x106>
 800dd78:	613c      	str	r4, [r7, #16]
 800dd7a:	4630      	mov	r0, r6
 800dd7c:	b003      	add	sp, #12
 800dd7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd82:	6812      	ldr	r2, [r2, #0]
 800dd84:	3b04      	subs	r3, #4
 800dd86:	2a00      	cmp	r2, #0
 800dd88:	d1cc      	bne.n	800dd24 <quorem+0x9c>
 800dd8a:	3c01      	subs	r4, #1
 800dd8c:	e7c7      	b.n	800dd1e <quorem+0x96>
 800dd8e:	6812      	ldr	r2, [r2, #0]
 800dd90:	3b04      	subs	r3, #4
 800dd92:	2a00      	cmp	r2, #0
 800dd94:	d1f0      	bne.n	800dd78 <quorem+0xf0>
 800dd96:	3c01      	subs	r4, #1
 800dd98:	e7eb      	b.n	800dd72 <quorem+0xea>
 800dd9a:	2000      	movs	r0, #0
 800dd9c:	e7ee      	b.n	800dd7c <quorem+0xf4>
	...

0800dda0 <_dtoa_r>:
 800dda0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dda4:	ed2d 8b04 	vpush	{d8-d9}
 800dda8:	ec57 6b10 	vmov	r6, r7, d0
 800ddac:	b093      	sub	sp, #76	; 0x4c
 800ddae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ddb0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800ddb4:	9106      	str	r1, [sp, #24]
 800ddb6:	ee10 aa10 	vmov	sl, s0
 800ddba:	4604      	mov	r4, r0
 800ddbc:	9209      	str	r2, [sp, #36]	; 0x24
 800ddbe:	930c      	str	r3, [sp, #48]	; 0x30
 800ddc0:	46bb      	mov	fp, r7
 800ddc2:	b975      	cbnz	r5, 800dde2 <_dtoa_r+0x42>
 800ddc4:	2010      	movs	r0, #16
 800ddc6:	f7ff f985 	bl	800d0d4 <malloc>
 800ddca:	4602      	mov	r2, r0
 800ddcc:	6260      	str	r0, [r4, #36]	; 0x24
 800ddce:	b920      	cbnz	r0, 800ddda <_dtoa_r+0x3a>
 800ddd0:	4ba7      	ldr	r3, [pc, #668]	; (800e070 <_dtoa_r+0x2d0>)
 800ddd2:	21ea      	movs	r1, #234	; 0xea
 800ddd4:	48a7      	ldr	r0, [pc, #668]	; (800e074 <_dtoa_r+0x2d4>)
 800ddd6:	f001 fe41 	bl	800fa5c <__assert_func>
 800ddda:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ddde:	6005      	str	r5, [r0, #0]
 800dde0:	60c5      	str	r5, [r0, #12]
 800dde2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dde4:	6819      	ldr	r1, [r3, #0]
 800dde6:	b151      	cbz	r1, 800ddfe <_dtoa_r+0x5e>
 800dde8:	685a      	ldr	r2, [r3, #4]
 800ddea:	604a      	str	r2, [r1, #4]
 800ddec:	2301      	movs	r3, #1
 800ddee:	4093      	lsls	r3, r2
 800ddf0:	608b      	str	r3, [r1, #8]
 800ddf2:	4620      	mov	r0, r4
 800ddf4:	f000 ff0c 	bl	800ec10 <_Bfree>
 800ddf8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ddfa:	2200      	movs	r2, #0
 800ddfc:	601a      	str	r2, [r3, #0]
 800ddfe:	1e3b      	subs	r3, r7, #0
 800de00:	bfaa      	itet	ge
 800de02:	2300      	movge	r3, #0
 800de04:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800de08:	f8c8 3000 	strge.w	r3, [r8]
 800de0c:	4b9a      	ldr	r3, [pc, #616]	; (800e078 <_dtoa_r+0x2d8>)
 800de0e:	bfbc      	itt	lt
 800de10:	2201      	movlt	r2, #1
 800de12:	f8c8 2000 	strlt.w	r2, [r8]
 800de16:	ea33 030b 	bics.w	r3, r3, fp
 800de1a:	d11b      	bne.n	800de54 <_dtoa_r+0xb4>
 800de1c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800de1e:	f242 730f 	movw	r3, #9999	; 0x270f
 800de22:	6013      	str	r3, [r2, #0]
 800de24:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800de28:	4333      	orrs	r3, r6
 800de2a:	f000 8592 	beq.w	800e952 <_dtoa_r+0xbb2>
 800de2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800de30:	b963      	cbnz	r3, 800de4c <_dtoa_r+0xac>
 800de32:	4b92      	ldr	r3, [pc, #584]	; (800e07c <_dtoa_r+0x2dc>)
 800de34:	e022      	b.n	800de7c <_dtoa_r+0xdc>
 800de36:	4b92      	ldr	r3, [pc, #584]	; (800e080 <_dtoa_r+0x2e0>)
 800de38:	9301      	str	r3, [sp, #4]
 800de3a:	3308      	adds	r3, #8
 800de3c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800de3e:	6013      	str	r3, [r2, #0]
 800de40:	9801      	ldr	r0, [sp, #4]
 800de42:	b013      	add	sp, #76	; 0x4c
 800de44:	ecbd 8b04 	vpop	{d8-d9}
 800de48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de4c:	4b8b      	ldr	r3, [pc, #556]	; (800e07c <_dtoa_r+0x2dc>)
 800de4e:	9301      	str	r3, [sp, #4]
 800de50:	3303      	adds	r3, #3
 800de52:	e7f3      	b.n	800de3c <_dtoa_r+0x9c>
 800de54:	2200      	movs	r2, #0
 800de56:	2300      	movs	r3, #0
 800de58:	4650      	mov	r0, sl
 800de5a:	4659      	mov	r1, fp
 800de5c:	f7f2 fe44 	bl	8000ae8 <__aeabi_dcmpeq>
 800de60:	ec4b ab19 	vmov	d9, sl, fp
 800de64:	4680      	mov	r8, r0
 800de66:	b158      	cbz	r0, 800de80 <_dtoa_r+0xe0>
 800de68:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800de6a:	2301      	movs	r3, #1
 800de6c:	6013      	str	r3, [r2, #0]
 800de6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800de70:	2b00      	cmp	r3, #0
 800de72:	f000 856b 	beq.w	800e94c <_dtoa_r+0xbac>
 800de76:	4883      	ldr	r0, [pc, #524]	; (800e084 <_dtoa_r+0x2e4>)
 800de78:	6018      	str	r0, [r3, #0]
 800de7a:	1e43      	subs	r3, r0, #1
 800de7c:	9301      	str	r3, [sp, #4]
 800de7e:	e7df      	b.n	800de40 <_dtoa_r+0xa0>
 800de80:	ec4b ab10 	vmov	d0, sl, fp
 800de84:	aa10      	add	r2, sp, #64	; 0x40
 800de86:	a911      	add	r1, sp, #68	; 0x44
 800de88:	4620      	mov	r0, r4
 800de8a:	f001 f9a9 	bl	800f1e0 <__d2b>
 800de8e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800de92:	ee08 0a10 	vmov	s16, r0
 800de96:	2d00      	cmp	r5, #0
 800de98:	f000 8084 	beq.w	800dfa4 <_dtoa_r+0x204>
 800de9c:	ee19 3a90 	vmov	r3, s19
 800dea0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dea4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800dea8:	4656      	mov	r6, sl
 800deaa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800deae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800deb2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800deb6:	4b74      	ldr	r3, [pc, #464]	; (800e088 <_dtoa_r+0x2e8>)
 800deb8:	2200      	movs	r2, #0
 800deba:	4630      	mov	r0, r6
 800debc:	4639      	mov	r1, r7
 800debe:	f7f2 f9f3 	bl	80002a8 <__aeabi_dsub>
 800dec2:	a365      	add	r3, pc, #404	; (adr r3, 800e058 <_dtoa_r+0x2b8>)
 800dec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dec8:	f7f2 fba6 	bl	8000618 <__aeabi_dmul>
 800decc:	a364      	add	r3, pc, #400	; (adr r3, 800e060 <_dtoa_r+0x2c0>)
 800dece:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ded2:	f7f2 f9eb 	bl	80002ac <__adddf3>
 800ded6:	4606      	mov	r6, r0
 800ded8:	4628      	mov	r0, r5
 800deda:	460f      	mov	r7, r1
 800dedc:	f7f2 fb32 	bl	8000544 <__aeabi_i2d>
 800dee0:	a361      	add	r3, pc, #388	; (adr r3, 800e068 <_dtoa_r+0x2c8>)
 800dee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dee6:	f7f2 fb97 	bl	8000618 <__aeabi_dmul>
 800deea:	4602      	mov	r2, r0
 800deec:	460b      	mov	r3, r1
 800deee:	4630      	mov	r0, r6
 800def0:	4639      	mov	r1, r7
 800def2:	f7f2 f9db 	bl	80002ac <__adddf3>
 800def6:	4606      	mov	r6, r0
 800def8:	460f      	mov	r7, r1
 800defa:	f7f2 fe3d 	bl	8000b78 <__aeabi_d2iz>
 800defe:	2200      	movs	r2, #0
 800df00:	9000      	str	r0, [sp, #0]
 800df02:	2300      	movs	r3, #0
 800df04:	4630      	mov	r0, r6
 800df06:	4639      	mov	r1, r7
 800df08:	f7f2 fdf8 	bl	8000afc <__aeabi_dcmplt>
 800df0c:	b150      	cbz	r0, 800df24 <_dtoa_r+0x184>
 800df0e:	9800      	ldr	r0, [sp, #0]
 800df10:	f7f2 fb18 	bl	8000544 <__aeabi_i2d>
 800df14:	4632      	mov	r2, r6
 800df16:	463b      	mov	r3, r7
 800df18:	f7f2 fde6 	bl	8000ae8 <__aeabi_dcmpeq>
 800df1c:	b910      	cbnz	r0, 800df24 <_dtoa_r+0x184>
 800df1e:	9b00      	ldr	r3, [sp, #0]
 800df20:	3b01      	subs	r3, #1
 800df22:	9300      	str	r3, [sp, #0]
 800df24:	9b00      	ldr	r3, [sp, #0]
 800df26:	2b16      	cmp	r3, #22
 800df28:	d85a      	bhi.n	800dfe0 <_dtoa_r+0x240>
 800df2a:	9a00      	ldr	r2, [sp, #0]
 800df2c:	4b57      	ldr	r3, [pc, #348]	; (800e08c <_dtoa_r+0x2ec>)
 800df2e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800df32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df36:	ec51 0b19 	vmov	r0, r1, d9
 800df3a:	f7f2 fddf 	bl	8000afc <__aeabi_dcmplt>
 800df3e:	2800      	cmp	r0, #0
 800df40:	d050      	beq.n	800dfe4 <_dtoa_r+0x244>
 800df42:	9b00      	ldr	r3, [sp, #0]
 800df44:	3b01      	subs	r3, #1
 800df46:	9300      	str	r3, [sp, #0]
 800df48:	2300      	movs	r3, #0
 800df4a:	930b      	str	r3, [sp, #44]	; 0x2c
 800df4c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800df4e:	1b5d      	subs	r5, r3, r5
 800df50:	1e6b      	subs	r3, r5, #1
 800df52:	9305      	str	r3, [sp, #20]
 800df54:	bf45      	ittet	mi
 800df56:	f1c5 0301 	rsbmi	r3, r5, #1
 800df5a:	9304      	strmi	r3, [sp, #16]
 800df5c:	2300      	movpl	r3, #0
 800df5e:	2300      	movmi	r3, #0
 800df60:	bf4c      	ite	mi
 800df62:	9305      	strmi	r3, [sp, #20]
 800df64:	9304      	strpl	r3, [sp, #16]
 800df66:	9b00      	ldr	r3, [sp, #0]
 800df68:	2b00      	cmp	r3, #0
 800df6a:	db3d      	blt.n	800dfe8 <_dtoa_r+0x248>
 800df6c:	9b05      	ldr	r3, [sp, #20]
 800df6e:	9a00      	ldr	r2, [sp, #0]
 800df70:	920a      	str	r2, [sp, #40]	; 0x28
 800df72:	4413      	add	r3, r2
 800df74:	9305      	str	r3, [sp, #20]
 800df76:	2300      	movs	r3, #0
 800df78:	9307      	str	r3, [sp, #28]
 800df7a:	9b06      	ldr	r3, [sp, #24]
 800df7c:	2b09      	cmp	r3, #9
 800df7e:	f200 8089 	bhi.w	800e094 <_dtoa_r+0x2f4>
 800df82:	2b05      	cmp	r3, #5
 800df84:	bfc4      	itt	gt
 800df86:	3b04      	subgt	r3, #4
 800df88:	9306      	strgt	r3, [sp, #24]
 800df8a:	9b06      	ldr	r3, [sp, #24]
 800df8c:	f1a3 0302 	sub.w	r3, r3, #2
 800df90:	bfcc      	ite	gt
 800df92:	2500      	movgt	r5, #0
 800df94:	2501      	movle	r5, #1
 800df96:	2b03      	cmp	r3, #3
 800df98:	f200 8087 	bhi.w	800e0aa <_dtoa_r+0x30a>
 800df9c:	e8df f003 	tbb	[pc, r3]
 800dfa0:	59383a2d 	.word	0x59383a2d
 800dfa4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800dfa8:	441d      	add	r5, r3
 800dfaa:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800dfae:	2b20      	cmp	r3, #32
 800dfb0:	bfc1      	itttt	gt
 800dfb2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800dfb6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800dfba:	fa0b f303 	lslgt.w	r3, fp, r3
 800dfbe:	fa26 f000 	lsrgt.w	r0, r6, r0
 800dfc2:	bfda      	itte	le
 800dfc4:	f1c3 0320 	rsble	r3, r3, #32
 800dfc8:	fa06 f003 	lslle.w	r0, r6, r3
 800dfcc:	4318      	orrgt	r0, r3
 800dfce:	f7f2 faa9 	bl	8000524 <__aeabi_ui2d>
 800dfd2:	2301      	movs	r3, #1
 800dfd4:	4606      	mov	r6, r0
 800dfd6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800dfda:	3d01      	subs	r5, #1
 800dfdc:	930e      	str	r3, [sp, #56]	; 0x38
 800dfde:	e76a      	b.n	800deb6 <_dtoa_r+0x116>
 800dfe0:	2301      	movs	r3, #1
 800dfe2:	e7b2      	b.n	800df4a <_dtoa_r+0x1aa>
 800dfe4:	900b      	str	r0, [sp, #44]	; 0x2c
 800dfe6:	e7b1      	b.n	800df4c <_dtoa_r+0x1ac>
 800dfe8:	9b04      	ldr	r3, [sp, #16]
 800dfea:	9a00      	ldr	r2, [sp, #0]
 800dfec:	1a9b      	subs	r3, r3, r2
 800dfee:	9304      	str	r3, [sp, #16]
 800dff0:	4253      	negs	r3, r2
 800dff2:	9307      	str	r3, [sp, #28]
 800dff4:	2300      	movs	r3, #0
 800dff6:	930a      	str	r3, [sp, #40]	; 0x28
 800dff8:	e7bf      	b.n	800df7a <_dtoa_r+0x1da>
 800dffa:	2300      	movs	r3, #0
 800dffc:	9308      	str	r3, [sp, #32]
 800dffe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e000:	2b00      	cmp	r3, #0
 800e002:	dc55      	bgt.n	800e0b0 <_dtoa_r+0x310>
 800e004:	2301      	movs	r3, #1
 800e006:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800e00a:	461a      	mov	r2, r3
 800e00c:	9209      	str	r2, [sp, #36]	; 0x24
 800e00e:	e00c      	b.n	800e02a <_dtoa_r+0x28a>
 800e010:	2301      	movs	r3, #1
 800e012:	e7f3      	b.n	800dffc <_dtoa_r+0x25c>
 800e014:	2300      	movs	r3, #0
 800e016:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e018:	9308      	str	r3, [sp, #32]
 800e01a:	9b00      	ldr	r3, [sp, #0]
 800e01c:	4413      	add	r3, r2
 800e01e:	9302      	str	r3, [sp, #8]
 800e020:	3301      	adds	r3, #1
 800e022:	2b01      	cmp	r3, #1
 800e024:	9303      	str	r3, [sp, #12]
 800e026:	bfb8      	it	lt
 800e028:	2301      	movlt	r3, #1
 800e02a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800e02c:	2200      	movs	r2, #0
 800e02e:	6042      	str	r2, [r0, #4]
 800e030:	2204      	movs	r2, #4
 800e032:	f102 0614 	add.w	r6, r2, #20
 800e036:	429e      	cmp	r6, r3
 800e038:	6841      	ldr	r1, [r0, #4]
 800e03a:	d93d      	bls.n	800e0b8 <_dtoa_r+0x318>
 800e03c:	4620      	mov	r0, r4
 800e03e:	f000 fda7 	bl	800eb90 <_Balloc>
 800e042:	9001      	str	r0, [sp, #4]
 800e044:	2800      	cmp	r0, #0
 800e046:	d13b      	bne.n	800e0c0 <_dtoa_r+0x320>
 800e048:	4b11      	ldr	r3, [pc, #68]	; (800e090 <_dtoa_r+0x2f0>)
 800e04a:	4602      	mov	r2, r0
 800e04c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800e050:	e6c0      	b.n	800ddd4 <_dtoa_r+0x34>
 800e052:	2301      	movs	r3, #1
 800e054:	e7df      	b.n	800e016 <_dtoa_r+0x276>
 800e056:	bf00      	nop
 800e058:	636f4361 	.word	0x636f4361
 800e05c:	3fd287a7 	.word	0x3fd287a7
 800e060:	8b60c8b3 	.word	0x8b60c8b3
 800e064:	3fc68a28 	.word	0x3fc68a28
 800e068:	509f79fb 	.word	0x509f79fb
 800e06c:	3fd34413 	.word	0x3fd34413
 800e070:	08010435 	.word	0x08010435
 800e074:	0801044c 	.word	0x0801044c
 800e078:	7ff00000 	.word	0x7ff00000
 800e07c:	08010431 	.word	0x08010431
 800e080:	08010428 	.word	0x08010428
 800e084:	08010405 	.word	0x08010405
 800e088:	3ff80000 	.word	0x3ff80000
 800e08c:	080105a0 	.word	0x080105a0
 800e090:	080104a7 	.word	0x080104a7
 800e094:	2501      	movs	r5, #1
 800e096:	2300      	movs	r3, #0
 800e098:	9306      	str	r3, [sp, #24]
 800e09a:	9508      	str	r5, [sp, #32]
 800e09c:	f04f 33ff 	mov.w	r3, #4294967295
 800e0a0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800e0a4:	2200      	movs	r2, #0
 800e0a6:	2312      	movs	r3, #18
 800e0a8:	e7b0      	b.n	800e00c <_dtoa_r+0x26c>
 800e0aa:	2301      	movs	r3, #1
 800e0ac:	9308      	str	r3, [sp, #32]
 800e0ae:	e7f5      	b.n	800e09c <_dtoa_r+0x2fc>
 800e0b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e0b2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800e0b6:	e7b8      	b.n	800e02a <_dtoa_r+0x28a>
 800e0b8:	3101      	adds	r1, #1
 800e0ba:	6041      	str	r1, [r0, #4]
 800e0bc:	0052      	lsls	r2, r2, #1
 800e0be:	e7b8      	b.n	800e032 <_dtoa_r+0x292>
 800e0c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e0c2:	9a01      	ldr	r2, [sp, #4]
 800e0c4:	601a      	str	r2, [r3, #0]
 800e0c6:	9b03      	ldr	r3, [sp, #12]
 800e0c8:	2b0e      	cmp	r3, #14
 800e0ca:	f200 809d 	bhi.w	800e208 <_dtoa_r+0x468>
 800e0ce:	2d00      	cmp	r5, #0
 800e0d0:	f000 809a 	beq.w	800e208 <_dtoa_r+0x468>
 800e0d4:	9b00      	ldr	r3, [sp, #0]
 800e0d6:	2b00      	cmp	r3, #0
 800e0d8:	dd32      	ble.n	800e140 <_dtoa_r+0x3a0>
 800e0da:	4ab7      	ldr	r2, [pc, #732]	; (800e3b8 <_dtoa_r+0x618>)
 800e0dc:	f003 030f 	and.w	r3, r3, #15
 800e0e0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800e0e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e0e8:	9b00      	ldr	r3, [sp, #0]
 800e0ea:	05d8      	lsls	r0, r3, #23
 800e0ec:	ea4f 1723 	mov.w	r7, r3, asr #4
 800e0f0:	d516      	bpl.n	800e120 <_dtoa_r+0x380>
 800e0f2:	4bb2      	ldr	r3, [pc, #712]	; (800e3bc <_dtoa_r+0x61c>)
 800e0f4:	ec51 0b19 	vmov	r0, r1, d9
 800e0f8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e0fc:	f7f2 fbb6 	bl	800086c <__aeabi_ddiv>
 800e100:	f007 070f 	and.w	r7, r7, #15
 800e104:	4682      	mov	sl, r0
 800e106:	468b      	mov	fp, r1
 800e108:	2503      	movs	r5, #3
 800e10a:	4eac      	ldr	r6, [pc, #688]	; (800e3bc <_dtoa_r+0x61c>)
 800e10c:	b957      	cbnz	r7, 800e124 <_dtoa_r+0x384>
 800e10e:	4642      	mov	r2, r8
 800e110:	464b      	mov	r3, r9
 800e112:	4650      	mov	r0, sl
 800e114:	4659      	mov	r1, fp
 800e116:	f7f2 fba9 	bl	800086c <__aeabi_ddiv>
 800e11a:	4682      	mov	sl, r0
 800e11c:	468b      	mov	fp, r1
 800e11e:	e028      	b.n	800e172 <_dtoa_r+0x3d2>
 800e120:	2502      	movs	r5, #2
 800e122:	e7f2      	b.n	800e10a <_dtoa_r+0x36a>
 800e124:	07f9      	lsls	r1, r7, #31
 800e126:	d508      	bpl.n	800e13a <_dtoa_r+0x39a>
 800e128:	4640      	mov	r0, r8
 800e12a:	4649      	mov	r1, r9
 800e12c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e130:	f7f2 fa72 	bl	8000618 <__aeabi_dmul>
 800e134:	3501      	adds	r5, #1
 800e136:	4680      	mov	r8, r0
 800e138:	4689      	mov	r9, r1
 800e13a:	107f      	asrs	r7, r7, #1
 800e13c:	3608      	adds	r6, #8
 800e13e:	e7e5      	b.n	800e10c <_dtoa_r+0x36c>
 800e140:	f000 809b 	beq.w	800e27a <_dtoa_r+0x4da>
 800e144:	9b00      	ldr	r3, [sp, #0]
 800e146:	4f9d      	ldr	r7, [pc, #628]	; (800e3bc <_dtoa_r+0x61c>)
 800e148:	425e      	negs	r6, r3
 800e14a:	4b9b      	ldr	r3, [pc, #620]	; (800e3b8 <_dtoa_r+0x618>)
 800e14c:	f006 020f 	and.w	r2, r6, #15
 800e150:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e154:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e158:	ec51 0b19 	vmov	r0, r1, d9
 800e15c:	f7f2 fa5c 	bl	8000618 <__aeabi_dmul>
 800e160:	1136      	asrs	r6, r6, #4
 800e162:	4682      	mov	sl, r0
 800e164:	468b      	mov	fp, r1
 800e166:	2300      	movs	r3, #0
 800e168:	2502      	movs	r5, #2
 800e16a:	2e00      	cmp	r6, #0
 800e16c:	d17a      	bne.n	800e264 <_dtoa_r+0x4c4>
 800e16e:	2b00      	cmp	r3, #0
 800e170:	d1d3      	bne.n	800e11a <_dtoa_r+0x37a>
 800e172:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e174:	2b00      	cmp	r3, #0
 800e176:	f000 8082 	beq.w	800e27e <_dtoa_r+0x4de>
 800e17a:	4b91      	ldr	r3, [pc, #580]	; (800e3c0 <_dtoa_r+0x620>)
 800e17c:	2200      	movs	r2, #0
 800e17e:	4650      	mov	r0, sl
 800e180:	4659      	mov	r1, fp
 800e182:	f7f2 fcbb 	bl	8000afc <__aeabi_dcmplt>
 800e186:	2800      	cmp	r0, #0
 800e188:	d079      	beq.n	800e27e <_dtoa_r+0x4de>
 800e18a:	9b03      	ldr	r3, [sp, #12]
 800e18c:	2b00      	cmp	r3, #0
 800e18e:	d076      	beq.n	800e27e <_dtoa_r+0x4de>
 800e190:	9b02      	ldr	r3, [sp, #8]
 800e192:	2b00      	cmp	r3, #0
 800e194:	dd36      	ble.n	800e204 <_dtoa_r+0x464>
 800e196:	9b00      	ldr	r3, [sp, #0]
 800e198:	4650      	mov	r0, sl
 800e19a:	4659      	mov	r1, fp
 800e19c:	1e5f      	subs	r7, r3, #1
 800e19e:	2200      	movs	r2, #0
 800e1a0:	4b88      	ldr	r3, [pc, #544]	; (800e3c4 <_dtoa_r+0x624>)
 800e1a2:	f7f2 fa39 	bl	8000618 <__aeabi_dmul>
 800e1a6:	9e02      	ldr	r6, [sp, #8]
 800e1a8:	4682      	mov	sl, r0
 800e1aa:	468b      	mov	fp, r1
 800e1ac:	3501      	adds	r5, #1
 800e1ae:	4628      	mov	r0, r5
 800e1b0:	f7f2 f9c8 	bl	8000544 <__aeabi_i2d>
 800e1b4:	4652      	mov	r2, sl
 800e1b6:	465b      	mov	r3, fp
 800e1b8:	f7f2 fa2e 	bl	8000618 <__aeabi_dmul>
 800e1bc:	4b82      	ldr	r3, [pc, #520]	; (800e3c8 <_dtoa_r+0x628>)
 800e1be:	2200      	movs	r2, #0
 800e1c0:	f7f2 f874 	bl	80002ac <__adddf3>
 800e1c4:	46d0      	mov	r8, sl
 800e1c6:	46d9      	mov	r9, fp
 800e1c8:	4682      	mov	sl, r0
 800e1ca:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800e1ce:	2e00      	cmp	r6, #0
 800e1d0:	d158      	bne.n	800e284 <_dtoa_r+0x4e4>
 800e1d2:	4b7e      	ldr	r3, [pc, #504]	; (800e3cc <_dtoa_r+0x62c>)
 800e1d4:	2200      	movs	r2, #0
 800e1d6:	4640      	mov	r0, r8
 800e1d8:	4649      	mov	r1, r9
 800e1da:	f7f2 f865 	bl	80002a8 <__aeabi_dsub>
 800e1de:	4652      	mov	r2, sl
 800e1e0:	465b      	mov	r3, fp
 800e1e2:	4680      	mov	r8, r0
 800e1e4:	4689      	mov	r9, r1
 800e1e6:	f7f2 fca7 	bl	8000b38 <__aeabi_dcmpgt>
 800e1ea:	2800      	cmp	r0, #0
 800e1ec:	f040 8295 	bne.w	800e71a <_dtoa_r+0x97a>
 800e1f0:	4652      	mov	r2, sl
 800e1f2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800e1f6:	4640      	mov	r0, r8
 800e1f8:	4649      	mov	r1, r9
 800e1fa:	f7f2 fc7f 	bl	8000afc <__aeabi_dcmplt>
 800e1fe:	2800      	cmp	r0, #0
 800e200:	f040 8289 	bne.w	800e716 <_dtoa_r+0x976>
 800e204:	ec5b ab19 	vmov	sl, fp, d9
 800e208:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e20a:	2b00      	cmp	r3, #0
 800e20c:	f2c0 8148 	blt.w	800e4a0 <_dtoa_r+0x700>
 800e210:	9a00      	ldr	r2, [sp, #0]
 800e212:	2a0e      	cmp	r2, #14
 800e214:	f300 8144 	bgt.w	800e4a0 <_dtoa_r+0x700>
 800e218:	4b67      	ldr	r3, [pc, #412]	; (800e3b8 <_dtoa_r+0x618>)
 800e21a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e21e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e222:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e224:	2b00      	cmp	r3, #0
 800e226:	f280 80d5 	bge.w	800e3d4 <_dtoa_r+0x634>
 800e22a:	9b03      	ldr	r3, [sp, #12]
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	f300 80d1 	bgt.w	800e3d4 <_dtoa_r+0x634>
 800e232:	f040 826f 	bne.w	800e714 <_dtoa_r+0x974>
 800e236:	4b65      	ldr	r3, [pc, #404]	; (800e3cc <_dtoa_r+0x62c>)
 800e238:	2200      	movs	r2, #0
 800e23a:	4640      	mov	r0, r8
 800e23c:	4649      	mov	r1, r9
 800e23e:	f7f2 f9eb 	bl	8000618 <__aeabi_dmul>
 800e242:	4652      	mov	r2, sl
 800e244:	465b      	mov	r3, fp
 800e246:	f7f2 fc6d 	bl	8000b24 <__aeabi_dcmpge>
 800e24a:	9e03      	ldr	r6, [sp, #12]
 800e24c:	4637      	mov	r7, r6
 800e24e:	2800      	cmp	r0, #0
 800e250:	f040 8245 	bne.w	800e6de <_dtoa_r+0x93e>
 800e254:	9d01      	ldr	r5, [sp, #4]
 800e256:	2331      	movs	r3, #49	; 0x31
 800e258:	f805 3b01 	strb.w	r3, [r5], #1
 800e25c:	9b00      	ldr	r3, [sp, #0]
 800e25e:	3301      	adds	r3, #1
 800e260:	9300      	str	r3, [sp, #0]
 800e262:	e240      	b.n	800e6e6 <_dtoa_r+0x946>
 800e264:	07f2      	lsls	r2, r6, #31
 800e266:	d505      	bpl.n	800e274 <_dtoa_r+0x4d4>
 800e268:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e26c:	f7f2 f9d4 	bl	8000618 <__aeabi_dmul>
 800e270:	3501      	adds	r5, #1
 800e272:	2301      	movs	r3, #1
 800e274:	1076      	asrs	r6, r6, #1
 800e276:	3708      	adds	r7, #8
 800e278:	e777      	b.n	800e16a <_dtoa_r+0x3ca>
 800e27a:	2502      	movs	r5, #2
 800e27c:	e779      	b.n	800e172 <_dtoa_r+0x3d2>
 800e27e:	9f00      	ldr	r7, [sp, #0]
 800e280:	9e03      	ldr	r6, [sp, #12]
 800e282:	e794      	b.n	800e1ae <_dtoa_r+0x40e>
 800e284:	9901      	ldr	r1, [sp, #4]
 800e286:	4b4c      	ldr	r3, [pc, #304]	; (800e3b8 <_dtoa_r+0x618>)
 800e288:	4431      	add	r1, r6
 800e28a:	910d      	str	r1, [sp, #52]	; 0x34
 800e28c:	9908      	ldr	r1, [sp, #32]
 800e28e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800e292:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e296:	2900      	cmp	r1, #0
 800e298:	d043      	beq.n	800e322 <_dtoa_r+0x582>
 800e29a:	494d      	ldr	r1, [pc, #308]	; (800e3d0 <_dtoa_r+0x630>)
 800e29c:	2000      	movs	r0, #0
 800e29e:	f7f2 fae5 	bl	800086c <__aeabi_ddiv>
 800e2a2:	4652      	mov	r2, sl
 800e2a4:	465b      	mov	r3, fp
 800e2a6:	f7f1 ffff 	bl	80002a8 <__aeabi_dsub>
 800e2aa:	9d01      	ldr	r5, [sp, #4]
 800e2ac:	4682      	mov	sl, r0
 800e2ae:	468b      	mov	fp, r1
 800e2b0:	4649      	mov	r1, r9
 800e2b2:	4640      	mov	r0, r8
 800e2b4:	f7f2 fc60 	bl	8000b78 <__aeabi_d2iz>
 800e2b8:	4606      	mov	r6, r0
 800e2ba:	f7f2 f943 	bl	8000544 <__aeabi_i2d>
 800e2be:	4602      	mov	r2, r0
 800e2c0:	460b      	mov	r3, r1
 800e2c2:	4640      	mov	r0, r8
 800e2c4:	4649      	mov	r1, r9
 800e2c6:	f7f1 ffef 	bl	80002a8 <__aeabi_dsub>
 800e2ca:	3630      	adds	r6, #48	; 0x30
 800e2cc:	f805 6b01 	strb.w	r6, [r5], #1
 800e2d0:	4652      	mov	r2, sl
 800e2d2:	465b      	mov	r3, fp
 800e2d4:	4680      	mov	r8, r0
 800e2d6:	4689      	mov	r9, r1
 800e2d8:	f7f2 fc10 	bl	8000afc <__aeabi_dcmplt>
 800e2dc:	2800      	cmp	r0, #0
 800e2de:	d163      	bne.n	800e3a8 <_dtoa_r+0x608>
 800e2e0:	4642      	mov	r2, r8
 800e2e2:	464b      	mov	r3, r9
 800e2e4:	4936      	ldr	r1, [pc, #216]	; (800e3c0 <_dtoa_r+0x620>)
 800e2e6:	2000      	movs	r0, #0
 800e2e8:	f7f1 ffde 	bl	80002a8 <__aeabi_dsub>
 800e2ec:	4652      	mov	r2, sl
 800e2ee:	465b      	mov	r3, fp
 800e2f0:	f7f2 fc04 	bl	8000afc <__aeabi_dcmplt>
 800e2f4:	2800      	cmp	r0, #0
 800e2f6:	f040 80b5 	bne.w	800e464 <_dtoa_r+0x6c4>
 800e2fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e2fc:	429d      	cmp	r5, r3
 800e2fe:	d081      	beq.n	800e204 <_dtoa_r+0x464>
 800e300:	4b30      	ldr	r3, [pc, #192]	; (800e3c4 <_dtoa_r+0x624>)
 800e302:	2200      	movs	r2, #0
 800e304:	4650      	mov	r0, sl
 800e306:	4659      	mov	r1, fp
 800e308:	f7f2 f986 	bl	8000618 <__aeabi_dmul>
 800e30c:	4b2d      	ldr	r3, [pc, #180]	; (800e3c4 <_dtoa_r+0x624>)
 800e30e:	4682      	mov	sl, r0
 800e310:	468b      	mov	fp, r1
 800e312:	4640      	mov	r0, r8
 800e314:	4649      	mov	r1, r9
 800e316:	2200      	movs	r2, #0
 800e318:	f7f2 f97e 	bl	8000618 <__aeabi_dmul>
 800e31c:	4680      	mov	r8, r0
 800e31e:	4689      	mov	r9, r1
 800e320:	e7c6      	b.n	800e2b0 <_dtoa_r+0x510>
 800e322:	4650      	mov	r0, sl
 800e324:	4659      	mov	r1, fp
 800e326:	f7f2 f977 	bl	8000618 <__aeabi_dmul>
 800e32a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e32c:	9d01      	ldr	r5, [sp, #4]
 800e32e:	930f      	str	r3, [sp, #60]	; 0x3c
 800e330:	4682      	mov	sl, r0
 800e332:	468b      	mov	fp, r1
 800e334:	4649      	mov	r1, r9
 800e336:	4640      	mov	r0, r8
 800e338:	f7f2 fc1e 	bl	8000b78 <__aeabi_d2iz>
 800e33c:	4606      	mov	r6, r0
 800e33e:	f7f2 f901 	bl	8000544 <__aeabi_i2d>
 800e342:	3630      	adds	r6, #48	; 0x30
 800e344:	4602      	mov	r2, r0
 800e346:	460b      	mov	r3, r1
 800e348:	4640      	mov	r0, r8
 800e34a:	4649      	mov	r1, r9
 800e34c:	f7f1 ffac 	bl	80002a8 <__aeabi_dsub>
 800e350:	f805 6b01 	strb.w	r6, [r5], #1
 800e354:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e356:	429d      	cmp	r5, r3
 800e358:	4680      	mov	r8, r0
 800e35a:	4689      	mov	r9, r1
 800e35c:	f04f 0200 	mov.w	r2, #0
 800e360:	d124      	bne.n	800e3ac <_dtoa_r+0x60c>
 800e362:	4b1b      	ldr	r3, [pc, #108]	; (800e3d0 <_dtoa_r+0x630>)
 800e364:	4650      	mov	r0, sl
 800e366:	4659      	mov	r1, fp
 800e368:	f7f1 ffa0 	bl	80002ac <__adddf3>
 800e36c:	4602      	mov	r2, r0
 800e36e:	460b      	mov	r3, r1
 800e370:	4640      	mov	r0, r8
 800e372:	4649      	mov	r1, r9
 800e374:	f7f2 fbe0 	bl	8000b38 <__aeabi_dcmpgt>
 800e378:	2800      	cmp	r0, #0
 800e37a:	d173      	bne.n	800e464 <_dtoa_r+0x6c4>
 800e37c:	4652      	mov	r2, sl
 800e37e:	465b      	mov	r3, fp
 800e380:	4913      	ldr	r1, [pc, #76]	; (800e3d0 <_dtoa_r+0x630>)
 800e382:	2000      	movs	r0, #0
 800e384:	f7f1 ff90 	bl	80002a8 <__aeabi_dsub>
 800e388:	4602      	mov	r2, r0
 800e38a:	460b      	mov	r3, r1
 800e38c:	4640      	mov	r0, r8
 800e38e:	4649      	mov	r1, r9
 800e390:	f7f2 fbb4 	bl	8000afc <__aeabi_dcmplt>
 800e394:	2800      	cmp	r0, #0
 800e396:	f43f af35 	beq.w	800e204 <_dtoa_r+0x464>
 800e39a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800e39c:	1e6b      	subs	r3, r5, #1
 800e39e:	930f      	str	r3, [sp, #60]	; 0x3c
 800e3a0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e3a4:	2b30      	cmp	r3, #48	; 0x30
 800e3a6:	d0f8      	beq.n	800e39a <_dtoa_r+0x5fa>
 800e3a8:	9700      	str	r7, [sp, #0]
 800e3aa:	e049      	b.n	800e440 <_dtoa_r+0x6a0>
 800e3ac:	4b05      	ldr	r3, [pc, #20]	; (800e3c4 <_dtoa_r+0x624>)
 800e3ae:	f7f2 f933 	bl	8000618 <__aeabi_dmul>
 800e3b2:	4680      	mov	r8, r0
 800e3b4:	4689      	mov	r9, r1
 800e3b6:	e7bd      	b.n	800e334 <_dtoa_r+0x594>
 800e3b8:	080105a0 	.word	0x080105a0
 800e3bc:	08010578 	.word	0x08010578
 800e3c0:	3ff00000 	.word	0x3ff00000
 800e3c4:	40240000 	.word	0x40240000
 800e3c8:	401c0000 	.word	0x401c0000
 800e3cc:	40140000 	.word	0x40140000
 800e3d0:	3fe00000 	.word	0x3fe00000
 800e3d4:	9d01      	ldr	r5, [sp, #4]
 800e3d6:	4656      	mov	r6, sl
 800e3d8:	465f      	mov	r7, fp
 800e3da:	4642      	mov	r2, r8
 800e3dc:	464b      	mov	r3, r9
 800e3de:	4630      	mov	r0, r6
 800e3e0:	4639      	mov	r1, r7
 800e3e2:	f7f2 fa43 	bl	800086c <__aeabi_ddiv>
 800e3e6:	f7f2 fbc7 	bl	8000b78 <__aeabi_d2iz>
 800e3ea:	4682      	mov	sl, r0
 800e3ec:	f7f2 f8aa 	bl	8000544 <__aeabi_i2d>
 800e3f0:	4642      	mov	r2, r8
 800e3f2:	464b      	mov	r3, r9
 800e3f4:	f7f2 f910 	bl	8000618 <__aeabi_dmul>
 800e3f8:	4602      	mov	r2, r0
 800e3fa:	460b      	mov	r3, r1
 800e3fc:	4630      	mov	r0, r6
 800e3fe:	4639      	mov	r1, r7
 800e400:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800e404:	f7f1 ff50 	bl	80002a8 <__aeabi_dsub>
 800e408:	f805 6b01 	strb.w	r6, [r5], #1
 800e40c:	9e01      	ldr	r6, [sp, #4]
 800e40e:	9f03      	ldr	r7, [sp, #12]
 800e410:	1bae      	subs	r6, r5, r6
 800e412:	42b7      	cmp	r7, r6
 800e414:	4602      	mov	r2, r0
 800e416:	460b      	mov	r3, r1
 800e418:	d135      	bne.n	800e486 <_dtoa_r+0x6e6>
 800e41a:	f7f1 ff47 	bl	80002ac <__adddf3>
 800e41e:	4642      	mov	r2, r8
 800e420:	464b      	mov	r3, r9
 800e422:	4606      	mov	r6, r0
 800e424:	460f      	mov	r7, r1
 800e426:	f7f2 fb87 	bl	8000b38 <__aeabi_dcmpgt>
 800e42a:	b9d0      	cbnz	r0, 800e462 <_dtoa_r+0x6c2>
 800e42c:	4642      	mov	r2, r8
 800e42e:	464b      	mov	r3, r9
 800e430:	4630      	mov	r0, r6
 800e432:	4639      	mov	r1, r7
 800e434:	f7f2 fb58 	bl	8000ae8 <__aeabi_dcmpeq>
 800e438:	b110      	cbz	r0, 800e440 <_dtoa_r+0x6a0>
 800e43a:	f01a 0f01 	tst.w	sl, #1
 800e43e:	d110      	bne.n	800e462 <_dtoa_r+0x6c2>
 800e440:	4620      	mov	r0, r4
 800e442:	ee18 1a10 	vmov	r1, s16
 800e446:	f000 fbe3 	bl	800ec10 <_Bfree>
 800e44a:	2300      	movs	r3, #0
 800e44c:	9800      	ldr	r0, [sp, #0]
 800e44e:	702b      	strb	r3, [r5, #0]
 800e450:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e452:	3001      	adds	r0, #1
 800e454:	6018      	str	r0, [r3, #0]
 800e456:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e458:	2b00      	cmp	r3, #0
 800e45a:	f43f acf1 	beq.w	800de40 <_dtoa_r+0xa0>
 800e45e:	601d      	str	r5, [r3, #0]
 800e460:	e4ee      	b.n	800de40 <_dtoa_r+0xa0>
 800e462:	9f00      	ldr	r7, [sp, #0]
 800e464:	462b      	mov	r3, r5
 800e466:	461d      	mov	r5, r3
 800e468:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e46c:	2a39      	cmp	r2, #57	; 0x39
 800e46e:	d106      	bne.n	800e47e <_dtoa_r+0x6de>
 800e470:	9a01      	ldr	r2, [sp, #4]
 800e472:	429a      	cmp	r2, r3
 800e474:	d1f7      	bne.n	800e466 <_dtoa_r+0x6c6>
 800e476:	9901      	ldr	r1, [sp, #4]
 800e478:	2230      	movs	r2, #48	; 0x30
 800e47a:	3701      	adds	r7, #1
 800e47c:	700a      	strb	r2, [r1, #0]
 800e47e:	781a      	ldrb	r2, [r3, #0]
 800e480:	3201      	adds	r2, #1
 800e482:	701a      	strb	r2, [r3, #0]
 800e484:	e790      	b.n	800e3a8 <_dtoa_r+0x608>
 800e486:	4ba6      	ldr	r3, [pc, #664]	; (800e720 <_dtoa_r+0x980>)
 800e488:	2200      	movs	r2, #0
 800e48a:	f7f2 f8c5 	bl	8000618 <__aeabi_dmul>
 800e48e:	2200      	movs	r2, #0
 800e490:	2300      	movs	r3, #0
 800e492:	4606      	mov	r6, r0
 800e494:	460f      	mov	r7, r1
 800e496:	f7f2 fb27 	bl	8000ae8 <__aeabi_dcmpeq>
 800e49a:	2800      	cmp	r0, #0
 800e49c:	d09d      	beq.n	800e3da <_dtoa_r+0x63a>
 800e49e:	e7cf      	b.n	800e440 <_dtoa_r+0x6a0>
 800e4a0:	9a08      	ldr	r2, [sp, #32]
 800e4a2:	2a00      	cmp	r2, #0
 800e4a4:	f000 80d7 	beq.w	800e656 <_dtoa_r+0x8b6>
 800e4a8:	9a06      	ldr	r2, [sp, #24]
 800e4aa:	2a01      	cmp	r2, #1
 800e4ac:	f300 80ba 	bgt.w	800e624 <_dtoa_r+0x884>
 800e4b0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e4b2:	2a00      	cmp	r2, #0
 800e4b4:	f000 80b2 	beq.w	800e61c <_dtoa_r+0x87c>
 800e4b8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800e4bc:	9e07      	ldr	r6, [sp, #28]
 800e4be:	9d04      	ldr	r5, [sp, #16]
 800e4c0:	9a04      	ldr	r2, [sp, #16]
 800e4c2:	441a      	add	r2, r3
 800e4c4:	9204      	str	r2, [sp, #16]
 800e4c6:	9a05      	ldr	r2, [sp, #20]
 800e4c8:	2101      	movs	r1, #1
 800e4ca:	441a      	add	r2, r3
 800e4cc:	4620      	mov	r0, r4
 800e4ce:	9205      	str	r2, [sp, #20]
 800e4d0:	f000 fc56 	bl	800ed80 <__i2b>
 800e4d4:	4607      	mov	r7, r0
 800e4d6:	2d00      	cmp	r5, #0
 800e4d8:	dd0c      	ble.n	800e4f4 <_dtoa_r+0x754>
 800e4da:	9b05      	ldr	r3, [sp, #20]
 800e4dc:	2b00      	cmp	r3, #0
 800e4de:	dd09      	ble.n	800e4f4 <_dtoa_r+0x754>
 800e4e0:	42ab      	cmp	r3, r5
 800e4e2:	9a04      	ldr	r2, [sp, #16]
 800e4e4:	bfa8      	it	ge
 800e4e6:	462b      	movge	r3, r5
 800e4e8:	1ad2      	subs	r2, r2, r3
 800e4ea:	9204      	str	r2, [sp, #16]
 800e4ec:	9a05      	ldr	r2, [sp, #20]
 800e4ee:	1aed      	subs	r5, r5, r3
 800e4f0:	1ad3      	subs	r3, r2, r3
 800e4f2:	9305      	str	r3, [sp, #20]
 800e4f4:	9b07      	ldr	r3, [sp, #28]
 800e4f6:	b31b      	cbz	r3, 800e540 <_dtoa_r+0x7a0>
 800e4f8:	9b08      	ldr	r3, [sp, #32]
 800e4fa:	2b00      	cmp	r3, #0
 800e4fc:	f000 80af 	beq.w	800e65e <_dtoa_r+0x8be>
 800e500:	2e00      	cmp	r6, #0
 800e502:	dd13      	ble.n	800e52c <_dtoa_r+0x78c>
 800e504:	4639      	mov	r1, r7
 800e506:	4632      	mov	r2, r6
 800e508:	4620      	mov	r0, r4
 800e50a:	f000 fcf9 	bl	800ef00 <__pow5mult>
 800e50e:	ee18 2a10 	vmov	r2, s16
 800e512:	4601      	mov	r1, r0
 800e514:	4607      	mov	r7, r0
 800e516:	4620      	mov	r0, r4
 800e518:	f000 fc48 	bl	800edac <__multiply>
 800e51c:	ee18 1a10 	vmov	r1, s16
 800e520:	4680      	mov	r8, r0
 800e522:	4620      	mov	r0, r4
 800e524:	f000 fb74 	bl	800ec10 <_Bfree>
 800e528:	ee08 8a10 	vmov	s16, r8
 800e52c:	9b07      	ldr	r3, [sp, #28]
 800e52e:	1b9a      	subs	r2, r3, r6
 800e530:	d006      	beq.n	800e540 <_dtoa_r+0x7a0>
 800e532:	ee18 1a10 	vmov	r1, s16
 800e536:	4620      	mov	r0, r4
 800e538:	f000 fce2 	bl	800ef00 <__pow5mult>
 800e53c:	ee08 0a10 	vmov	s16, r0
 800e540:	2101      	movs	r1, #1
 800e542:	4620      	mov	r0, r4
 800e544:	f000 fc1c 	bl	800ed80 <__i2b>
 800e548:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e54a:	2b00      	cmp	r3, #0
 800e54c:	4606      	mov	r6, r0
 800e54e:	f340 8088 	ble.w	800e662 <_dtoa_r+0x8c2>
 800e552:	461a      	mov	r2, r3
 800e554:	4601      	mov	r1, r0
 800e556:	4620      	mov	r0, r4
 800e558:	f000 fcd2 	bl	800ef00 <__pow5mult>
 800e55c:	9b06      	ldr	r3, [sp, #24]
 800e55e:	2b01      	cmp	r3, #1
 800e560:	4606      	mov	r6, r0
 800e562:	f340 8081 	ble.w	800e668 <_dtoa_r+0x8c8>
 800e566:	f04f 0800 	mov.w	r8, #0
 800e56a:	6933      	ldr	r3, [r6, #16]
 800e56c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800e570:	6918      	ldr	r0, [r3, #16]
 800e572:	f000 fbb5 	bl	800ece0 <__hi0bits>
 800e576:	f1c0 0020 	rsb	r0, r0, #32
 800e57a:	9b05      	ldr	r3, [sp, #20]
 800e57c:	4418      	add	r0, r3
 800e57e:	f010 001f 	ands.w	r0, r0, #31
 800e582:	f000 8092 	beq.w	800e6aa <_dtoa_r+0x90a>
 800e586:	f1c0 0320 	rsb	r3, r0, #32
 800e58a:	2b04      	cmp	r3, #4
 800e58c:	f340 808a 	ble.w	800e6a4 <_dtoa_r+0x904>
 800e590:	f1c0 001c 	rsb	r0, r0, #28
 800e594:	9b04      	ldr	r3, [sp, #16]
 800e596:	4403      	add	r3, r0
 800e598:	9304      	str	r3, [sp, #16]
 800e59a:	9b05      	ldr	r3, [sp, #20]
 800e59c:	4403      	add	r3, r0
 800e59e:	4405      	add	r5, r0
 800e5a0:	9305      	str	r3, [sp, #20]
 800e5a2:	9b04      	ldr	r3, [sp, #16]
 800e5a4:	2b00      	cmp	r3, #0
 800e5a6:	dd07      	ble.n	800e5b8 <_dtoa_r+0x818>
 800e5a8:	ee18 1a10 	vmov	r1, s16
 800e5ac:	461a      	mov	r2, r3
 800e5ae:	4620      	mov	r0, r4
 800e5b0:	f000 fd00 	bl	800efb4 <__lshift>
 800e5b4:	ee08 0a10 	vmov	s16, r0
 800e5b8:	9b05      	ldr	r3, [sp, #20]
 800e5ba:	2b00      	cmp	r3, #0
 800e5bc:	dd05      	ble.n	800e5ca <_dtoa_r+0x82a>
 800e5be:	4631      	mov	r1, r6
 800e5c0:	461a      	mov	r2, r3
 800e5c2:	4620      	mov	r0, r4
 800e5c4:	f000 fcf6 	bl	800efb4 <__lshift>
 800e5c8:	4606      	mov	r6, r0
 800e5ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d06e      	beq.n	800e6ae <_dtoa_r+0x90e>
 800e5d0:	ee18 0a10 	vmov	r0, s16
 800e5d4:	4631      	mov	r1, r6
 800e5d6:	f000 fd5d 	bl	800f094 <__mcmp>
 800e5da:	2800      	cmp	r0, #0
 800e5dc:	da67      	bge.n	800e6ae <_dtoa_r+0x90e>
 800e5de:	9b00      	ldr	r3, [sp, #0]
 800e5e0:	3b01      	subs	r3, #1
 800e5e2:	ee18 1a10 	vmov	r1, s16
 800e5e6:	9300      	str	r3, [sp, #0]
 800e5e8:	220a      	movs	r2, #10
 800e5ea:	2300      	movs	r3, #0
 800e5ec:	4620      	mov	r0, r4
 800e5ee:	f000 fb31 	bl	800ec54 <__multadd>
 800e5f2:	9b08      	ldr	r3, [sp, #32]
 800e5f4:	ee08 0a10 	vmov	s16, r0
 800e5f8:	2b00      	cmp	r3, #0
 800e5fa:	f000 81b1 	beq.w	800e960 <_dtoa_r+0xbc0>
 800e5fe:	2300      	movs	r3, #0
 800e600:	4639      	mov	r1, r7
 800e602:	220a      	movs	r2, #10
 800e604:	4620      	mov	r0, r4
 800e606:	f000 fb25 	bl	800ec54 <__multadd>
 800e60a:	9b02      	ldr	r3, [sp, #8]
 800e60c:	2b00      	cmp	r3, #0
 800e60e:	4607      	mov	r7, r0
 800e610:	f300 808e 	bgt.w	800e730 <_dtoa_r+0x990>
 800e614:	9b06      	ldr	r3, [sp, #24]
 800e616:	2b02      	cmp	r3, #2
 800e618:	dc51      	bgt.n	800e6be <_dtoa_r+0x91e>
 800e61a:	e089      	b.n	800e730 <_dtoa_r+0x990>
 800e61c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e61e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800e622:	e74b      	b.n	800e4bc <_dtoa_r+0x71c>
 800e624:	9b03      	ldr	r3, [sp, #12]
 800e626:	1e5e      	subs	r6, r3, #1
 800e628:	9b07      	ldr	r3, [sp, #28]
 800e62a:	42b3      	cmp	r3, r6
 800e62c:	bfbf      	itttt	lt
 800e62e:	9b07      	ldrlt	r3, [sp, #28]
 800e630:	9607      	strlt	r6, [sp, #28]
 800e632:	1af2      	sublt	r2, r6, r3
 800e634:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800e636:	bfb6      	itet	lt
 800e638:	189b      	addlt	r3, r3, r2
 800e63a:	1b9e      	subge	r6, r3, r6
 800e63c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800e63e:	9b03      	ldr	r3, [sp, #12]
 800e640:	bfb8      	it	lt
 800e642:	2600      	movlt	r6, #0
 800e644:	2b00      	cmp	r3, #0
 800e646:	bfb7      	itett	lt
 800e648:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800e64c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800e650:	1a9d      	sublt	r5, r3, r2
 800e652:	2300      	movlt	r3, #0
 800e654:	e734      	b.n	800e4c0 <_dtoa_r+0x720>
 800e656:	9e07      	ldr	r6, [sp, #28]
 800e658:	9d04      	ldr	r5, [sp, #16]
 800e65a:	9f08      	ldr	r7, [sp, #32]
 800e65c:	e73b      	b.n	800e4d6 <_dtoa_r+0x736>
 800e65e:	9a07      	ldr	r2, [sp, #28]
 800e660:	e767      	b.n	800e532 <_dtoa_r+0x792>
 800e662:	9b06      	ldr	r3, [sp, #24]
 800e664:	2b01      	cmp	r3, #1
 800e666:	dc18      	bgt.n	800e69a <_dtoa_r+0x8fa>
 800e668:	f1ba 0f00 	cmp.w	sl, #0
 800e66c:	d115      	bne.n	800e69a <_dtoa_r+0x8fa>
 800e66e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e672:	b993      	cbnz	r3, 800e69a <_dtoa_r+0x8fa>
 800e674:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800e678:	0d1b      	lsrs	r3, r3, #20
 800e67a:	051b      	lsls	r3, r3, #20
 800e67c:	b183      	cbz	r3, 800e6a0 <_dtoa_r+0x900>
 800e67e:	9b04      	ldr	r3, [sp, #16]
 800e680:	3301      	adds	r3, #1
 800e682:	9304      	str	r3, [sp, #16]
 800e684:	9b05      	ldr	r3, [sp, #20]
 800e686:	3301      	adds	r3, #1
 800e688:	9305      	str	r3, [sp, #20]
 800e68a:	f04f 0801 	mov.w	r8, #1
 800e68e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e690:	2b00      	cmp	r3, #0
 800e692:	f47f af6a 	bne.w	800e56a <_dtoa_r+0x7ca>
 800e696:	2001      	movs	r0, #1
 800e698:	e76f      	b.n	800e57a <_dtoa_r+0x7da>
 800e69a:	f04f 0800 	mov.w	r8, #0
 800e69e:	e7f6      	b.n	800e68e <_dtoa_r+0x8ee>
 800e6a0:	4698      	mov	r8, r3
 800e6a2:	e7f4      	b.n	800e68e <_dtoa_r+0x8ee>
 800e6a4:	f43f af7d 	beq.w	800e5a2 <_dtoa_r+0x802>
 800e6a8:	4618      	mov	r0, r3
 800e6aa:	301c      	adds	r0, #28
 800e6ac:	e772      	b.n	800e594 <_dtoa_r+0x7f4>
 800e6ae:	9b03      	ldr	r3, [sp, #12]
 800e6b0:	2b00      	cmp	r3, #0
 800e6b2:	dc37      	bgt.n	800e724 <_dtoa_r+0x984>
 800e6b4:	9b06      	ldr	r3, [sp, #24]
 800e6b6:	2b02      	cmp	r3, #2
 800e6b8:	dd34      	ble.n	800e724 <_dtoa_r+0x984>
 800e6ba:	9b03      	ldr	r3, [sp, #12]
 800e6bc:	9302      	str	r3, [sp, #8]
 800e6be:	9b02      	ldr	r3, [sp, #8]
 800e6c0:	b96b      	cbnz	r3, 800e6de <_dtoa_r+0x93e>
 800e6c2:	4631      	mov	r1, r6
 800e6c4:	2205      	movs	r2, #5
 800e6c6:	4620      	mov	r0, r4
 800e6c8:	f000 fac4 	bl	800ec54 <__multadd>
 800e6cc:	4601      	mov	r1, r0
 800e6ce:	4606      	mov	r6, r0
 800e6d0:	ee18 0a10 	vmov	r0, s16
 800e6d4:	f000 fcde 	bl	800f094 <__mcmp>
 800e6d8:	2800      	cmp	r0, #0
 800e6da:	f73f adbb 	bgt.w	800e254 <_dtoa_r+0x4b4>
 800e6de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e6e0:	9d01      	ldr	r5, [sp, #4]
 800e6e2:	43db      	mvns	r3, r3
 800e6e4:	9300      	str	r3, [sp, #0]
 800e6e6:	f04f 0800 	mov.w	r8, #0
 800e6ea:	4631      	mov	r1, r6
 800e6ec:	4620      	mov	r0, r4
 800e6ee:	f000 fa8f 	bl	800ec10 <_Bfree>
 800e6f2:	2f00      	cmp	r7, #0
 800e6f4:	f43f aea4 	beq.w	800e440 <_dtoa_r+0x6a0>
 800e6f8:	f1b8 0f00 	cmp.w	r8, #0
 800e6fc:	d005      	beq.n	800e70a <_dtoa_r+0x96a>
 800e6fe:	45b8      	cmp	r8, r7
 800e700:	d003      	beq.n	800e70a <_dtoa_r+0x96a>
 800e702:	4641      	mov	r1, r8
 800e704:	4620      	mov	r0, r4
 800e706:	f000 fa83 	bl	800ec10 <_Bfree>
 800e70a:	4639      	mov	r1, r7
 800e70c:	4620      	mov	r0, r4
 800e70e:	f000 fa7f 	bl	800ec10 <_Bfree>
 800e712:	e695      	b.n	800e440 <_dtoa_r+0x6a0>
 800e714:	2600      	movs	r6, #0
 800e716:	4637      	mov	r7, r6
 800e718:	e7e1      	b.n	800e6de <_dtoa_r+0x93e>
 800e71a:	9700      	str	r7, [sp, #0]
 800e71c:	4637      	mov	r7, r6
 800e71e:	e599      	b.n	800e254 <_dtoa_r+0x4b4>
 800e720:	40240000 	.word	0x40240000
 800e724:	9b08      	ldr	r3, [sp, #32]
 800e726:	2b00      	cmp	r3, #0
 800e728:	f000 80ca 	beq.w	800e8c0 <_dtoa_r+0xb20>
 800e72c:	9b03      	ldr	r3, [sp, #12]
 800e72e:	9302      	str	r3, [sp, #8]
 800e730:	2d00      	cmp	r5, #0
 800e732:	dd05      	ble.n	800e740 <_dtoa_r+0x9a0>
 800e734:	4639      	mov	r1, r7
 800e736:	462a      	mov	r2, r5
 800e738:	4620      	mov	r0, r4
 800e73a:	f000 fc3b 	bl	800efb4 <__lshift>
 800e73e:	4607      	mov	r7, r0
 800e740:	f1b8 0f00 	cmp.w	r8, #0
 800e744:	d05b      	beq.n	800e7fe <_dtoa_r+0xa5e>
 800e746:	6879      	ldr	r1, [r7, #4]
 800e748:	4620      	mov	r0, r4
 800e74a:	f000 fa21 	bl	800eb90 <_Balloc>
 800e74e:	4605      	mov	r5, r0
 800e750:	b928      	cbnz	r0, 800e75e <_dtoa_r+0x9be>
 800e752:	4b87      	ldr	r3, [pc, #540]	; (800e970 <_dtoa_r+0xbd0>)
 800e754:	4602      	mov	r2, r0
 800e756:	f240 21ea 	movw	r1, #746	; 0x2ea
 800e75a:	f7ff bb3b 	b.w	800ddd4 <_dtoa_r+0x34>
 800e75e:	693a      	ldr	r2, [r7, #16]
 800e760:	3202      	adds	r2, #2
 800e762:	0092      	lsls	r2, r2, #2
 800e764:	f107 010c 	add.w	r1, r7, #12
 800e768:	300c      	adds	r0, #12
 800e76a:	f7fe fcc3 	bl	800d0f4 <memcpy>
 800e76e:	2201      	movs	r2, #1
 800e770:	4629      	mov	r1, r5
 800e772:	4620      	mov	r0, r4
 800e774:	f000 fc1e 	bl	800efb4 <__lshift>
 800e778:	9b01      	ldr	r3, [sp, #4]
 800e77a:	f103 0901 	add.w	r9, r3, #1
 800e77e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800e782:	4413      	add	r3, r2
 800e784:	9305      	str	r3, [sp, #20]
 800e786:	f00a 0301 	and.w	r3, sl, #1
 800e78a:	46b8      	mov	r8, r7
 800e78c:	9304      	str	r3, [sp, #16]
 800e78e:	4607      	mov	r7, r0
 800e790:	4631      	mov	r1, r6
 800e792:	ee18 0a10 	vmov	r0, s16
 800e796:	f7ff fa77 	bl	800dc88 <quorem>
 800e79a:	4641      	mov	r1, r8
 800e79c:	9002      	str	r0, [sp, #8]
 800e79e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800e7a2:	ee18 0a10 	vmov	r0, s16
 800e7a6:	f000 fc75 	bl	800f094 <__mcmp>
 800e7aa:	463a      	mov	r2, r7
 800e7ac:	9003      	str	r0, [sp, #12]
 800e7ae:	4631      	mov	r1, r6
 800e7b0:	4620      	mov	r0, r4
 800e7b2:	f000 fc8b 	bl	800f0cc <__mdiff>
 800e7b6:	68c2      	ldr	r2, [r0, #12]
 800e7b8:	f109 3bff 	add.w	fp, r9, #4294967295
 800e7bc:	4605      	mov	r5, r0
 800e7be:	bb02      	cbnz	r2, 800e802 <_dtoa_r+0xa62>
 800e7c0:	4601      	mov	r1, r0
 800e7c2:	ee18 0a10 	vmov	r0, s16
 800e7c6:	f000 fc65 	bl	800f094 <__mcmp>
 800e7ca:	4602      	mov	r2, r0
 800e7cc:	4629      	mov	r1, r5
 800e7ce:	4620      	mov	r0, r4
 800e7d0:	9207      	str	r2, [sp, #28]
 800e7d2:	f000 fa1d 	bl	800ec10 <_Bfree>
 800e7d6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800e7da:	ea43 0102 	orr.w	r1, r3, r2
 800e7de:	9b04      	ldr	r3, [sp, #16]
 800e7e0:	430b      	orrs	r3, r1
 800e7e2:	464d      	mov	r5, r9
 800e7e4:	d10f      	bne.n	800e806 <_dtoa_r+0xa66>
 800e7e6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e7ea:	d02a      	beq.n	800e842 <_dtoa_r+0xaa2>
 800e7ec:	9b03      	ldr	r3, [sp, #12]
 800e7ee:	2b00      	cmp	r3, #0
 800e7f0:	dd02      	ble.n	800e7f8 <_dtoa_r+0xa58>
 800e7f2:	9b02      	ldr	r3, [sp, #8]
 800e7f4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800e7f8:	f88b a000 	strb.w	sl, [fp]
 800e7fc:	e775      	b.n	800e6ea <_dtoa_r+0x94a>
 800e7fe:	4638      	mov	r0, r7
 800e800:	e7ba      	b.n	800e778 <_dtoa_r+0x9d8>
 800e802:	2201      	movs	r2, #1
 800e804:	e7e2      	b.n	800e7cc <_dtoa_r+0xa2c>
 800e806:	9b03      	ldr	r3, [sp, #12]
 800e808:	2b00      	cmp	r3, #0
 800e80a:	db04      	blt.n	800e816 <_dtoa_r+0xa76>
 800e80c:	9906      	ldr	r1, [sp, #24]
 800e80e:	430b      	orrs	r3, r1
 800e810:	9904      	ldr	r1, [sp, #16]
 800e812:	430b      	orrs	r3, r1
 800e814:	d122      	bne.n	800e85c <_dtoa_r+0xabc>
 800e816:	2a00      	cmp	r2, #0
 800e818:	ddee      	ble.n	800e7f8 <_dtoa_r+0xa58>
 800e81a:	ee18 1a10 	vmov	r1, s16
 800e81e:	2201      	movs	r2, #1
 800e820:	4620      	mov	r0, r4
 800e822:	f000 fbc7 	bl	800efb4 <__lshift>
 800e826:	4631      	mov	r1, r6
 800e828:	ee08 0a10 	vmov	s16, r0
 800e82c:	f000 fc32 	bl	800f094 <__mcmp>
 800e830:	2800      	cmp	r0, #0
 800e832:	dc03      	bgt.n	800e83c <_dtoa_r+0xa9c>
 800e834:	d1e0      	bne.n	800e7f8 <_dtoa_r+0xa58>
 800e836:	f01a 0f01 	tst.w	sl, #1
 800e83a:	d0dd      	beq.n	800e7f8 <_dtoa_r+0xa58>
 800e83c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e840:	d1d7      	bne.n	800e7f2 <_dtoa_r+0xa52>
 800e842:	2339      	movs	r3, #57	; 0x39
 800e844:	f88b 3000 	strb.w	r3, [fp]
 800e848:	462b      	mov	r3, r5
 800e84a:	461d      	mov	r5, r3
 800e84c:	3b01      	subs	r3, #1
 800e84e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e852:	2a39      	cmp	r2, #57	; 0x39
 800e854:	d071      	beq.n	800e93a <_dtoa_r+0xb9a>
 800e856:	3201      	adds	r2, #1
 800e858:	701a      	strb	r2, [r3, #0]
 800e85a:	e746      	b.n	800e6ea <_dtoa_r+0x94a>
 800e85c:	2a00      	cmp	r2, #0
 800e85e:	dd07      	ble.n	800e870 <_dtoa_r+0xad0>
 800e860:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800e864:	d0ed      	beq.n	800e842 <_dtoa_r+0xaa2>
 800e866:	f10a 0301 	add.w	r3, sl, #1
 800e86a:	f88b 3000 	strb.w	r3, [fp]
 800e86e:	e73c      	b.n	800e6ea <_dtoa_r+0x94a>
 800e870:	9b05      	ldr	r3, [sp, #20]
 800e872:	f809 ac01 	strb.w	sl, [r9, #-1]
 800e876:	4599      	cmp	r9, r3
 800e878:	d047      	beq.n	800e90a <_dtoa_r+0xb6a>
 800e87a:	ee18 1a10 	vmov	r1, s16
 800e87e:	2300      	movs	r3, #0
 800e880:	220a      	movs	r2, #10
 800e882:	4620      	mov	r0, r4
 800e884:	f000 f9e6 	bl	800ec54 <__multadd>
 800e888:	45b8      	cmp	r8, r7
 800e88a:	ee08 0a10 	vmov	s16, r0
 800e88e:	f04f 0300 	mov.w	r3, #0
 800e892:	f04f 020a 	mov.w	r2, #10
 800e896:	4641      	mov	r1, r8
 800e898:	4620      	mov	r0, r4
 800e89a:	d106      	bne.n	800e8aa <_dtoa_r+0xb0a>
 800e89c:	f000 f9da 	bl	800ec54 <__multadd>
 800e8a0:	4680      	mov	r8, r0
 800e8a2:	4607      	mov	r7, r0
 800e8a4:	f109 0901 	add.w	r9, r9, #1
 800e8a8:	e772      	b.n	800e790 <_dtoa_r+0x9f0>
 800e8aa:	f000 f9d3 	bl	800ec54 <__multadd>
 800e8ae:	4639      	mov	r1, r7
 800e8b0:	4680      	mov	r8, r0
 800e8b2:	2300      	movs	r3, #0
 800e8b4:	220a      	movs	r2, #10
 800e8b6:	4620      	mov	r0, r4
 800e8b8:	f000 f9cc 	bl	800ec54 <__multadd>
 800e8bc:	4607      	mov	r7, r0
 800e8be:	e7f1      	b.n	800e8a4 <_dtoa_r+0xb04>
 800e8c0:	9b03      	ldr	r3, [sp, #12]
 800e8c2:	9302      	str	r3, [sp, #8]
 800e8c4:	9d01      	ldr	r5, [sp, #4]
 800e8c6:	ee18 0a10 	vmov	r0, s16
 800e8ca:	4631      	mov	r1, r6
 800e8cc:	f7ff f9dc 	bl	800dc88 <quorem>
 800e8d0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800e8d4:	9b01      	ldr	r3, [sp, #4]
 800e8d6:	f805 ab01 	strb.w	sl, [r5], #1
 800e8da:	1aea      	subs	r2, r5, r3
 800e8dc:	9b02      	ldr	r3, [sp, #8]
 800e8de:	4293      	cmp	r3, r2
 800e8e0:	dd09      	ble.n	800e8f6 <_dtoa_r+0xb56>
 800e8e2:	ee18 1a10 	vmov	r1, s16
 800e8e6:	2300      	movs	r3, #0
 800e8e8:	220a      	movs	r2, #10
 800e8ea:	4620      	mov	r0, r4
 800e8ec:	f000 f9b2 	bl	800ec54 <__multadd>
 800e8f0:	ee08 0a10 	vmov	s16, r0
 800e8f4:	e7e7      	b.n	800e8c6 <_dtoa_r+0xb26>
 800e8f6:	9b02      	ldr	r3, [sp, #8]
 800e8f8:	2b00      	cmp	r3, #0
 800e8fa:	bfc8      	it	gt
 800e8fc:	461d      	movgt	r5, r3
 800e8fe:	9b01      	ldr	r3, [sp, #4]
 800e900:	bfd8      	it	le
 800e902:	2501      	movle	r5, #1
 800e904:	441d      	add	r5, r3
 800e906:	f04f 0800 	mov.w	r8, #0
 800e90a:	ee18 1a10 	vmov	r1, s16
 800e90e:	2201      	movs	r2, #1
 800e910:	4620      	mov	r0, r4
 800e912:	f000 fb4f 	bl	800efb4 <__lshift>
 800e916:	4631      	mov	r1, r6
 800e918:	ee08 0a10 	vmov	s16, r0
 800e91c:	f000 fbba 	bl	800f094 <__mcmp>
 800e920:	2800      	cmp	r0, #0
 800e922:	dc91      	bgt.n	800e848 <_dtoa_r+0xaa8>
 800e924:	d102      	bne.n	800e92c <_dtoa_r+0xb8c>
 800e926:	f01a 0f01 	tst.w	sl, #1
 800e92a:	d18d      	bne.n	800e848 <_dtoa_r+0xaa8>
 800e92c:	462b      	mov	r3, r5
 800e92e:	461d      	mov	r5, r3
 800e930:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e934:	2a30      	cmp	r2, #48	; 0x30
 800e936:	d0fa      	beq.n	800e92e <_dtoa_r+0xb8e>
 800e938:	e6d7      	b.n	800e6ea <_dtoa_r+0x94a>
 800e93a:	9a01      	ldr	r2, [sp, #4]
 800e93c:	429a      	cmp	r2, r3
 800e93e:	d184      	bne.n	800e84a <_dtoa_r+0xaaa>
 800e940:	9b00      	ldr	r3, [sp, #0]
 800e942:	3301      	adds	r3, #1
 800e944:	9300      	str	r3, [sp, #0]
 800e946:	2331      	movs	r3, #49	; 0x31
 800e948:	7013      	strb	r3, [r2, #0]
 800e94a:	e6ce      	b.n	800e6ea <_dtoa_r+0x94a>
 800e94c:	4b09      	ldr	r3, [pc, #36]	; (800e974 <_dtoa_r+0xbd4>)
 800e94e:	f7ff ba95 	b.w	800de7c <_dtoa_r+0xdc>
 800e952:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e954:	2b00      	cmp	r3, #0
 800e956:	f47f aa6e 	bne.w	800de36 <_dtoa_r+0x96>
 800e95a:	4b07      	ldr	r3, [pc, #28]	; (800e978 <_dtoa_r+0xbd8>)
 800e95c:	f7ff ba8e 	b.w	800de7c <_dtoa_r+0xdc>
 800e960:	9b02      	ldr	r3, [sp, #8]
 800e962:	2b00      	cmp	r3, #0
 800e964:	dcae      	bgt.n	800e8c4 <_dtoa_r+0xb24>
 800e966:	9b06      	ldr	r3, [sp, #24]
 800e968:	2b02      	cmp	r3, #2
 800e96a:	f73f aea8 	bgt.w	800e6be <_dtoa_r+0x91e>
 800e96e:	e7a9      	b.n	800e8c4 <_dtoa_r+0xb24>
 800e970:	080104a7 	.word	0x080104a7
 800e974:	08010404 	.word	0x08010404
 800e978:	08010428 	.word	0x08010428

0800e97c <std>:
 800e97c:	2300      	movs	r3, #0
 800e97e:	b510      	push	{r4, lr}
 800e980:	4604      	mov	r4, r0
 800e982:	e9c0 3300 	strd	r3, r3, [r0]
 800e986:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e98a:	6083      	str	r3, [r0, #8]
 800e98c:	8181      	strh	r1, [r0, #12]
 800e98e:	6643      	str	r3, [r0, #100]	; 0x64
 800e990:	81c2      	strh	r2, [r0, #14]
 800e992:	6183      	str	r3, [r0, #24]
 800e994:	4619      	mov	r1, r3
 800e996:	2208      	movs	r2, #8
 800e998:	305c      	adds	r0, #92	; 0x5c
 800e99a:	f7fe fbb9 	bl	800d110 <memset>
 800e99e:	4b05      	ldr	r3, [pc, #20]	; (800e9b4 <std+0x38>)
 800e9a0:	6263      	str	r3, [r4, #36]	; 0x24
 800e9a2:	4b05      	ldr	r3, [pc, #20]	; (800e9b8 <std+0x3c>)
 800e9a4:	62a3      	str	r3, [r4, #40]	; 0x28
 800e9a6:	4b05      	ldr	r3, [pc, #20]	; (800e9bc <std+0x40>)
 800e9a8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e9aa:	4b05      	ldr	r3, [pc, #20]	; (800e9c0 <std+0x44>)
 800e9ac:	6224      	str	r4, [r4, #32]
 800e9ae:	6323      	str	r3, [r4, #48]	; 0x30
 800e9b0:	bd10      	pop	{r4, pc}
 800e9b2:	bf00      	nop
 800e9b4:	0800f831 	.word	0x0800f831
 800e9b8:	0800f853 	.word	0x0800f853
 800e9bc:	0800f88b 	.word	0x0800f88b
 800e9c0:	0800f8af 	.word	0x0800f8af

0800e9c4 <_cleanup_r>:
 800e9c4:	4901      	ldr	r1, [pc, #4]	; (800e9cc <_cleanup_r+0x8>)
 800e9c6:	f000 b8af 	b.w	800eb28 <_fwalk_reent>
 800e9ca:	bf00      	nop
 800e9cc:	0800fbc5 	.word	0x0800fbc5

0800e9d0 <__sfmoreglue>:
 800e9d0:	b570      	push	{r4, r5, r6, lr}
 800e9d2:	2268      	movs	r2, #104	; 0x68
 800e9d4:	1e4d      	subs	r5, r1, #1
 800e9d6:	4355      	muls	r5, r2
 800e9d8:	460e      	mov	r6, r1
 800e9da:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e9de:	f7fe fc0b 	bl	800d1f8 <_malloc_r>
 800e9e2:	4604      	mov	r4, r0
 800e9e4:	b140      	cbz	r0, 800e9f8 <__sfmoreglue+0x28>
 800e9e6:	2100      	movs	r1, #0
 800e9e8:	e9c0 1600 	strd	r1, r6, [r0]
 800e9ec:	300c      	adds	r0, #12
 800e9ee:	60a0      	str	r0, [r4, #8]
 800e9f0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e9f4:	f7fe fb8c 	bl	800d110 <memset>
 800e9f8:	4620      	mov	r0, r4
 800e9fa:	bd70      	pop	{r4, r5, r6, pc}

0800e9fc <__sfp_lock_acquire>:
 800e9fc:	4801      	ldr	r0, [pc, #4]	; (800ea04 <__sfp_lock_acquire+0x8>)
 800e9fe:	f000 b8b8 	b.w	800eb72 <__retarget_lock_acquire_recursive>
 800ea02:	bf00      	nop
 800ea04:	200081fd 	.word	0x200081fd

0800ea08 <__sfp_lock_release>:
 800ea08:	4801      	ldr	r0, [pc, #4]	; (800ea10 <__sfp_lock_release+0x8>)
 800ea0a:	f000 b8b3 	b.w	800eb74 <__retarget_lock_release_recursive>
 800ea0e:	bf00      	nop
 800ea10:	200081fd 	.word	0x200081fd

0800ea14 <__sinit_lock_acquire>:
 800ea14:	4801      	ldr	r0, [pc, #4]	; (800ea1c <__sinit_lock_acquire+0x8>)
 800ea16:	f000 b8ac 	b.w	800eb72 <__retarget_lock_acquire_recursive>
 800ea1a:	bf00      	nop
 800ea1c:	200081fe 	.word	0x200081fe

0800ea20 <__sinit_lock_release>:
 800ea20:	4801      	ldr	r0, [pc, #4]	; (800ea28 <__sinit_lock_release+0x8>)
 800ea22:	f000 b8a7 	b.w	800eb74 <__retarget_lock_release_recursive>
 800ea26:	bf00      	nop
 800ea28:	200081fe 	.word	0x200081fe

0800ea2c <__sinit>:
 800ea2c:	b510      	push	{r4, lr}
 800ea2e:	4604      	mov	r4, r0
 800ea30:	f7ff fff0 	bl	800ea14 <__sinit_lock_acquire>
 800ea34:	69a3      	ldr	r3, [r4, #24]
 800ea36:	b11b      	cbz	r3, 800ea40 <__sinit+0x14>
 800ea38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ea3c:	f7ff bff0 	b.w	800ea20 <__sinit_lock_release>
 800ea40:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800ea44:	6523      	str	r3, [r4, #80]	; 0x50
 800ea46:	4b13      	ldr	r3, [pc, #76]	; (800ea94 <__sinit+0x68>)
 800ea48:	4a13      	ldr	r2, [pc, #76]	; (800ea98 <__sinit+0x6c>)
 800ea4a:	681b      	ldr	r3, [r3, #0]
 800ea4c:	62a2      	str	r2, [r4, #40]	; 0x28
 800ea4e:	42a3      	cmp	r3, r4
 800ea50:	bf04      	itt	eq
 800ea52:	2301      	moveq	r3, #1
 800ea54:	61a3      	streq	r3, [r4, #24]
 800ea56:	4620      	mov	r0, r4
 800ea58:	f000 f820 	bl	800ea9c <__sfp>
 800ea5c:	6060      	str	r0, [r4, #4]
 800ea5e:	4620      	mov	r0, r4
 800ea60:	f000 f81c 	bl	800ea9c <__sfp>
 800ea64:	60a0      	str	r0, [r4, #8]
 800ea66:	4620      	mov	r0, r4
 800ea68:	f000 f818 	bl	800ea9c <__sfp>
 800ea6c:	2200      	movs	r2, #0
 800ea6e:	60e0      	str	r0, [r4, #12]
 800ea70:	2104      	movs	r1, #4
 800ea72:	6860      	ldr	r0, [r4, #4]
 800ea74:	f7ff ff82 	bl	800e97c <std>
 800ea78:	68a0      	ldr	r0, [r4, #8]
 800ea7a:	2201      	movs	r2, #1
 800ea7c:	2109      	movs	r1, #9
 800ea7e:	f7ff ff7d 	bl	800e97c <std>
 800ea82:	68e0      	ldr	r0, [r4, #12]
 800ea84:	2202      	movs	r2, #2
 800ea86:	2112      	movs	r1, #18
 800ea88:	f7ff ff78 	bl	800e97c <std>
 800ea8c:	2301      	movs	r3, #1
 800ea8e:	61a3      	str	r3, [r4, #24]
 800ea90:	e7d2      	b.n	800ea38 <__sinit+0xc>
 800ea92:	bf00      	nop
 800ea94:	080103f0 	.word	0x080103f0
 800ea98:	0800e9c5 	.word	0x0800e9c5

0800ea9c <__sfp>:
 800ea9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea9e:	4607      	mov	r7, r0
 800eaa0:	f7ff ffac 	bl	800e9fc <__sfp_lock_acquire>
 800eaa4:	4b1e      	ldr	r3, [pc, #120]	; (800eb20 <__sfp+0x84>)
 800eaa6:	681e      	ldr	r6, [r3, #0]
 800eaa8:	69b3      	ldr	r3, [r6, #24]
 800eaaa:	b913      	cbnz	r3, 800eab2 <__sfp+0x16>
 800eaac:	4630      	mov	r0, r6
 800eaae:	f7ff ffbd 	bl	800ea2c <__sinit>
 800eab2:	3648      	adds	r6, #72	; 0x48
 800eab4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800eab8:	3b01      	subs	r3, #1
 800eaba:	d503      	bpl.n	800eac4 <__sfp+0x28>
 800eabc:	6833      	ldr	r3, [r6, #0]
 800eabe:	b30b      	cbz	r3, 800eb04 <__sfp+0x68>
 800eac0:	6836      	ldr	r6, [r6, #0]
 800eac2:	e7f7      	b.n	800eab4 <__sfp+0x18>
 800eac4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800eac8:	b9d5      	cbnz	r5, 800eb00 <__sfp+0x64>
 800eaca:	4b16      	ldr	r3, [pc, #88]	; (800eb24 <__sfp+0x88>)
 800eacc:	60e3      	str	r3, [r4, #12]
 800eace:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ead2:	6665      	str	r5, [r4, #100]	; 0x64
 800ead4:	f000 f84c 	bl	800eb70 <__retarget_lock_init_recursive>
 800ead8:	f7ff ff96 	bl	800ea08 <__sfp_lock_release>
 800eadc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800eae0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800eae4:	6025      	str	r5, [r4, #0]
 800eae6:	61a5      	str	r5, [r4, #24]
 800eae8:	2208      	movs	r2, #8
 800eaea:	4629      	mov	r1, r5
 800eaec:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800eaf0:	f7fe fb0e 	bl	800d110 <memset>
 800eaf4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800eaf8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800eafc:	4620      	mov	r0, r4
 800eafe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eb00:	3468      	adds	r4, #104	; 0x68
 800eb02:	e7d9      	b.n	800eab8 <__sfp+0x1c>
 800eb04:	2104      	movs	r1, #4
 800eb06:	4638      	mov	r0, r7
 800eb08:	f7ff ff62 	bl	800e9d0 <__sfmoreglue>
 800eb0c:	4604      	mov	r4, r0
 800eb0e:	6030      	str	r0, [r6, #0]
 800eb10:	2800      	cmp	r0, #0
 800eb12:	d1d5      	bne.n	800eac0 <__sfp+0x24>
 800eb14:	f7ff ff78 	bl	800ea08 <__sfp_lock_release>
 800eb18:	230c      	movs	r3, #12
 800eb1a:	603b      	str	r3, [r7, #0]
 800eb1c:	e7ee      	b.n	800eafc <__sfp+0x60>
 800eb1e:	bf00      	nop
 800eb20:	080103f0 	.word	0x080103f0
 800eb24:	ffff0001 	.word	0xffff0001

0800eb28 <_fwalk_reent>:
 800eb28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eb2c:	4606      	mov	r6, r0
 800eb2e:	4688      	mov	r8, r1
 800eb30:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800eb34:	2700      	movs	r7, #0
 800eb36:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800eb3a:	f1b9 0901 	subs.w	r9, r9, #1
 800eb3e:	d505      	bpl.n	800eb4c <_fwalk_reent+0x24>
 800eb40:	6824      	ldr	r4, [r4, #0]
 800eb42:	2c00      	cmp	r4, #0
 800eb44:	d1f7      	bne.n	800eb36 <_fwalk_reent+0xe>
 800eb46:	4638      	mov	r0, r7
 800eb48:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eb4c:	89ab      	ldrh	r3, [r5, #12]
 800eb4e:	2b01      	cmp	r3, #1
 800eb50:	d907      	bls.n	800eb62 <_fwalk_reent+0x3a>
 800eb52:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800eb56:	3301      	adds	r3, #1
 800eb58:	d003      	beq.n	800eb62 <_fwalk_reent+0x3a>
 800eb5a:	4629      	mov	r1, r5
 800eb5c:	4630      	mov	r0, r6
 800eb5e:	47c0      	blx	r8
 800eb60:	4307      	orrs	r7, r0
 800eb62:	3568      	adds	r5, #104	; 0x68
 800eb64:	e7e9      	b.n	800eb3a <_fwalk_reent+0x12>
	...

0800eb68 <_localeconv_r>:
 800eb68:	4800      	ldr	r0, [pc, #0]	; (800eb6c <_localeconv_r+0x4>)
 800eb6a:	4770      	bx	lr
 800eb6c:	20000170 	.word	0x20000170

0800eb70 <__retarget_lock_init_recursive>:
 800eb70:	4770      	bx	lr

0800eb72 <__retarget_lock_acquire_recursive>:
 800eb72:	4770      	bx	lr

0800eb74 <__retarget_lock_release_recursive>:
 800eb74:	4770      	bx	lr
	...

0800eb78 <__malloc_lock>:
 800eb78:	4801      	ldr	r0, [pc, #4]	; (800eb80 <__malloc_lock+0x8>)
 800eb7a:	f7ff bffa 	b.w	800eb72 <__retarget_lock_acquire_recursive>
 800eb7e:	bf00      	nop
 800eb80:	200081fc 	.word	0x200081fc

0800eb84 <__malloc_unlock>:
 800eb84:	4801      	ldr	r0, [pc, #4]	; (800eb8c <__malloc_unlock+0x8>)
 800eb86:	f7ff bff5 	b.w	800eb74 <__retarget_lock_release_recursive>
 800eb8a:	bf00      	nop
 800eb8c:	200081fc 	.word	0x200081fc

0800eb90 <_Balloc>:
 800eb90:	b570      	push	{r4, r5, r6, lr}
 800eb92:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800eb94:	4604      	mov	r4, r0
 800eb96:	460d      	mov	r5, r1
 800eb98:	b976      	cbnz	r6, 800ebb8 <_Balloc+0x28>
 800eb9a:	2010      	movs	r0, #16
 800eb9c:	f7fe fa9a 	bl	800d0d4 <malloc>
 800eba0:	4602      	mov	r2, r0
 800eba2:	6260      	str	r0, [r4, #36]	; 0x24
 800eba4:	b920      	cbnz	r0, 800ebb0 <_Balloc+0x20>
 800eba6:	4b18      	ldr	r3, [pc, #96]	; (800ec08 <_Balloc+0x78>)
 800eba8:	4818      	ldr	r0, [pc, #96]	; (800ec0c <_Balloc+0x7c>)
 800ebaa:	2166      	movs	r1, #102	; 0x66
 800ebac:	f000 ff56 	bl	800fa5c <__assert_func>
 800ebb0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ebb4:	6006      	str	r6, [r0, #0]
 800ebb6:	60c6      	str	r6, [r0, #12]
 800ebb8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ebba:	68f3      	ldr	r3, [r6, #12]
 800ebbc:	b183      	cbz	r3, 800ebe0 <_Balloc+0x50>
 800ebbe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ebc0:	68db      	ldr	r3, [r3, #12]
 800ebc2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ebc6:	b9b8      	cbnz	r0, 800ebf8 <_Balloc+0x68>
 800ebc8:	2101      	movs	r1, #1
 800ebca:	fa01 f605 	lsl.w	r6, r1, r5
 800ebce:	1d72      	adds	r2, r6, #5
 800ebd0:	0092      	lsls	r2, r2, #2
 800ebd2:	4620      	mov	r0, r4
 800ebd4:	f000 fb60 	bl	800f298 <_calloc_r>
 800ebd8:	b160      	cbz	r0, 800ebf4 <_Balloc+0x64>
 800ebda:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ebde:	e00e      	b.n	800ebfe <_Balloc+0x6e>
 800ebe0:	2221      	movs	r2, #33	; 0x21
 800ebe2:	2104      	movs	r1, #4
 800ebe4:	4620      	mov	r0, r4
 800ebe6:	f000 fb57 	bl	800f298 <_calloc_r>
 800ebea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ebec:	60f0      	str	r0, [r6, #12]
 800ebee:	68db      	ldr	r3, [r3, #12]
 800ebf0:	2b00      	cmp	r3, #0
 800ebf2:	d1e4      	bne.n	800ebbe <_Balloc+0x2e>
 800ebf4:	2000      	movs	r0, #0
 800ebf6:	bd70      	pop	{r4, r5, r6, pc}
 800ebf8:	6802      	ldr	r2, [r0, #0]
 800ebfa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ebfe:	2300      	movs	r3, #0
 800ec00:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ec04:	e7f7      	b.n	800ebf6 <_Balloc+0x66>
 800ec06:	bf00      	nop
 800ec08:	08010435 	.word	0x08010435
 800ec0c:	08010518 	.word	0x08010518

0800ec10 <_Bfree>:
 800ec10:	b570      	push	{r4, r5, r6, lr}
 800ec12:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ec14:	4605      	mov	r5, r0
 800ec16:	460c      	mov	r4, r1
 800ec18:	b976      	cbnz	r6, 800ec38 <_Bfree+0x28>
 800ec1a:	2010      	movs	r0, #16
 800ec1c:	f7fe fa5a 	bl	800d0d4 <malloc>
 800ec20:	4602      	mov	r2, r0
 800ec22:	6268      	str	r0, [r5, #36]	; 0x24
 800ec24:	b920      	cbnz	r0, 800ec30 <_Bfree+0x20>
 800ec26:	4b09      	ldr	r3, [pc, #36]	; (800ec4c <_Bfree+0x3c>)
 800ec28:	4809      	ldr	r0, [pc, #36]	; (800ec50 <_Bfree+0x40>)
 800ec2a:	218a      	movs	r1, #138	; 0x8a
 800ec2c:	f000 ff16 	bl	800fa5c <__assert_func>
 800ec30:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ec34:	6006      	str	r6, [r0, #0]
 800ec36:	60c6      	str	r6, [r0, #12]
 800ec38:	b13c      	cbz	r4, 800ec4a <_Bfree+0x3a>
 800ec3a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ec3c:	6862      	ldr	r2, [r4, #4]
 800ec3e:	68db      	ldr	r3, [r3, #12]
 800ec40:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ec44:	6021      	str	r1, [r4, #0]
 800ec46:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ec4a:	bd70      	pop	{r4, r5, r6, pc}
 800ec4c:	08010435 	.word	0x08010435
 800ec50:	08010518 	.word	0x08010518

0800ec54 <__multadd>:
 800ec54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec58:	690d      	ldr	r5, [r1, #16]
 800ec5a:	4607      	mov	r7, r0
 800ec5c:	460c      	mov	r4, r1
 800ec5e:	461e      	mov	r6, r3
 800ec60:	f101 0c14 	add.w	ip, r1, #20
 800ec64:	2000      	movs	r0, #0
 800ec66:	f8dc 3000 	ldr.w	r3, [ip]
 800ec6a:	b299      	uxth	r1, r3
 800ec6c:	fb02 6101 	mla	r1, r2, r1, r6
 800ec70:	0c1e      	lsrs	r6, r3, #16
 800ec72:	0c0b      	lsrs	r3, r1, #16
 800ec74:	fb02 3306 	mla	r3, r2, r6, r3
 800ec78:	b289      	uxth	r1, r1
 800ec7a:	3001      	adds	r0, #1
 800ec7c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ec80:	4285      	cmp	r5, r0
 800ec82:	f84c 1b04 	str.w	r1, [ip], #4
 800ec86:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ec8a:	dcec      	bgt.n	800ec66 <__multadd+0x12>
 800ec8c:	b30e      	cbz	r6, 800ecd2 <__multadd+0x7e>
 800ec8e:	68a3      	ldr	r3, [r4, #8]
 800ec90:	42ab      	cmp	r3, r5
 800ec92:	dc19      	bgt.n	800ecc8 <__multadd+0x74>
 800ec94:	6861      	ldr	r1, [r4, #4]
 800ec96:	4638      	mov	r0, r7
 800ec98:	3101      	adds	r1, #1
 800ec9a:	f7ff ff79 	bl	800eb90 <_Balloc>
 800ec9e:	4680      	mov	r8, r0
 800eca0:	b928      	cbnz	r0, 800ecae <__multadd+0x5a>
 800eca2:	4602      	mov	r2, r0
 800eca4:	4b0c      	ldr	r3, [pc, #48]	; (800ecd8 <__multadd+0x84>)
 800eca6:	480d      	ldr	r0, [pc, #52]	; (800ecdc <__multadd+0x88>)
 800eca8:	21b5      	movs	r1, #181	; 0xb5
 800ecaa:	f000 fed7 	bl	800fa5c <__assert_func>
 800ecae:	6922      	ldr	r2, [r4, #16]
 800ecb0:	3202      	adds	r2, #2
 800ecb2:	f104 010c 	add.w	r1, r4, #12
 800ecb6:	0092      	lsls	r2, r2, #2
 800ecb8:	300c      	adds	r0, #12
 800ecba:	f7fe fa1b 	bl	800d0f4 <memcpy>
 800ecbe:	4621      	mov	r1, r4
 800ecc0:	4638      	mov	r0, r7
 800ecc2:	f7ff ffa5 	bl	800ec10 <_Bfree>
 800ecc6:	4644      	mov	r4, r8
 800ecc8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800eccc:	3501      	adds	r5, #1
 800ecce:	615e      	str	r6, [r3, #20]
 800ecd0:	6125      	str	r5, [r4, #16]
 800ecd2:	4620      	mov	r0, r4
 800ecd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ecd8:	080104a7 	.word	0x080104a7
 800ecdc:	08010518 	.word	0x08010518

0800ece0 <__hi0bits>:
 800ece0:	0c03      	lsrs	r3, r0, #16
 800ece2:	041b      	lsls	r3, r3, #16
 800ece4:	b9d3      	cbnz	r3, 800ed1c <__hi0bits+0x3c>
 800ece6:	0400      	lsls	r0, r0, #16
 800ece8:	2310      	movs	r3, #16
 800ecea:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ecee:	bf04      	itt	eq
 800ecf0:	0200      	lsleq	r0, r0, #8
 800ecf2:	3308      	addeq	r3, #8
 800ecf4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ecf8:	bf04      	itt	eq
 800ecfa:	0100      	lsleq	r0, r0, #4
 800ecfc:	3304      	addeq	r3, #4
 800ecfe:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800ed02:	bf04      	itt	eq
 800ed04:	0080      	lsleq	r0, r0, #2
 800ed06:	3302      	addeq	r3, #2
 800ed08:	2800      	cmp	r0, #0
 800ed0a:	db05      	blt.n	800ed18 <__hi0bits+0x38>
 800ed0c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ed10:	f103 0301 	add.w	r3, r3, #1
 800ed14:	bf08      	it	eq
 800ed16:	2320      	moveq	r3, #32
 800ed18:	4618      	mov	r0, r3
 800ed1a:	4770      	bx	lr
 800ed1c:	2300      	movs	r3, #0
 800ed1e:	e7e4      	b.n	800ecea <__hi0bits+0xa>

0800ed20 <__lo0bits>:
 800ed20:	6803      	ldr	r3, [r0, #0]
 800ed22:	f013 0207 	ands.w	r2, r3, #7
 800ed26:	4601      	mov	r1, r0
 800ed28:	d00b      	beq.n	800ed42 <__lo0bits+0x22>
 800ed2a:	07da      	lsls	r2, r3, #31
 800ed2c:	d423      	bmi.n	800ed76 <__lo0bits+0x56>
 800ed2e:	0798      	lsls	r0, r3, #30
 800ed30:	bf49      	itett	mi
 800ed32:	085b      	lsrmi	r3, r3, #1
 800ed34:	089b      	lsrpl	r3, r3, #2
 800ed36:	2001      	movmi	r0, #1
 800ed38:	600b      	strmi	r3, [r1, #0]
 800ed3a:	bf5c      	itt	pl
 800ed3c:	600b      	strpl	r3, [r1, #0]
 800ed3e:	2002      	movpl	r0, #2
 800ed40:	4770      	bx	lr
 800ed42:	b298      	uxth	r0, r3
 800ed44:	b9a8      	cbnz	r0, 800ed72 <__lo0bits+0x52>
 800ed46:	0c1b      	lsrs	r3, r3, #16
 800ed48:	2010      	movs	r0, #16
 800ed4a:	b2da      	uxtb	r2, r3
 800ed4c:	b90a      	cbnz	r2, 800ed52 <__lo0bits+0x32>
 800ed4e:	3008      	adds	r0, #8
 800ed50:	0a1b      	lsrs	r3, r3, #8
 800ed52:	071a      	lsls	r2, r3, #28
 800ed54:	bf04      	itt	eq
 800ed56:	091b      	lsreq	r3, r3, #4
 800ed58:	3004      	addeq	r0, #4
 800ed5a:	079a      	lsls	r2, r3, #30
 800ed5c:	bf04      	itt	eq
 800ed5e:	089b      	lsreq	r3, r3, #2
 800ed60:	3002      	addeq	r0, #2
 800ed62:	07da      	lsls	r2, r3, #31
 800ed64:	d403      	bmi.n	800ed6e <__lo0bits+0x4e>
 800ed66:	085b      	lsrs	r3, r3, #1
 800ed68:	f100 0001 	add.w	r0, r0, #1
 800ed6c:	d005      	beq.n	800ed7a <__lo0bits+0x5a>
 800ed6e:	600b      	str	r3, [r1, #0]
 800ed70:	4770      	bx	lr
 800ed72:	4610      	mov	r0, r2
 800ed74:	e7e9      	b.n	800ed4a <__lo0bits+0x2a>
 800ed76:	2000      	movs	r0, #0
 800ed78:	4770      	bx	lr
 800ed7a:	2020      	movs	r0, #32
 800ed7c:	4770      	bx	lr
	...

0800ed80 <__i2b>:
 800ed80:	b510      	push	{r4, lr}
 800ed82:	460c      	mov	r4, r1
 800ed84:	2101      	movs	r1, #1
 800ed86:	f7ff ff03 	bl	800eb90 <_Balloc>
 800ed8a:	4602      	mov	r2, r0
 800ed8c:	b928      	cbnz	r0, 800ed9a <__i2b+0x1a>
 800ed8e:	4b05      	ldr	r3, [pc, #20]	; (800eda4 <__i2b+0x24>)
 800ed90:	4805      	ldr	r0, [pc, #20]	; (800eda8 <__i2b+0x28>)
 800ed92:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800ed96:	f000 fe61 	bl	800fa5c <__assert_func>
 800ed9a:	2301      	movs	r3, #1
 800ed9c:	6144      	str	r4, [r0, #20]
 800ed9e:	6103      	str	r3, [r0, #16]
 800eda0:	bd10      	pop	{r4, pc}
 800eda2:	bf00      	nop
 800eda4:	080104a7 	.word	0x080104a7
 800eda8:	08010518 	.word	0x08010518

0800edac <__multiply>:
 800edac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800edb0:	4691      	mov	r9, r2
 800edb2:	690a      	ldr	r2, [r1, #16]
 800edb4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800edb8:	429a      	cmp	r2, r3
 800edba:	bfb8      	it	lt
 800edbc:	460b      	movlt	r3, r1
 800edbe:	460c      	mov	r4, r1
 800edc0:	bfbc      	itt	lt
 800edc2:	464c      	movlt	r4, r9
 800edc4:	4699      	movlt	r9, r3
 800edc6:	6927      	ldr	r7, [r4, #16]
 800edc8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800edcc:	68a3      	ldr	r3, [r4, #8]
 800edce:	6861      	ldr	r1, [r4, #4]
 800edd0:	eb07 060a 	add.w	r6, r7, sl
 800edd4:	42b3      	cmp	r3, r6
 800edd6:	b085      	sub	sp, #20
 800edd8:	bfb8      	it	lt
 800edda:	3101      	addlt	r1, #1
 800eddc:	f7ff fed8 	bl	800eb90 <_Balloc>
 800ede0:	b930      	cbnz	r0, 800edf0 <__multiply+0x44>
 800ede2:	4602      	mov	r2, r0
 800ede4:	4b44      	ldr	r3, [pc, #272]	; (800eef8 <__multiply+0x14c>)
 800ede6:	4845      	ldr	r0, [pc, #276]	; (800eefc <__multiply+0x150>)
 800ede8:	f240 115d 	movw	r1, #349	; 0x15d
 800edec:	f000 fe36 	bl	800fa5c <__assert_func>
 800edf0:	f100 0514 	add.w	r5, r0, #20
 800edf4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800edf8:	462b      	mov	r3, r5
 800edfa:	2200      	movs	r2, #0
 800edfc:	4543      	cmp	r3, r8
 800edfe:	d321      	bcc.n	800ee44 <__multiply+0x98>
 800ee00:	f104 0314 	add.w	r3, r4, #20
 800ee04:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ee08:	f109 0314 	add.w	r3, r9, #20
 800ee0c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ee10:	9202      	str	r2, [sp, #8]
 800ee12:	1b3a      	subs	r2, r7, r4
 800ee14:	3a15      	subs	r2, #21
 800ee16:	f022 0203 	bic.w	r2, r2, #3
 800ee1a:	3204      	adds	r2, #4
 800ee1c:	f104 0115 	add.w	r1, r4, #21
 800ee20:	428f      	cmp	r7, r1
 800ee22:	bf38      	it	cc
 800ee24:	2204      	movcc	r2, #4
 800ee26:	9201      	str	r2, [sp, #4]
 800ee28:	9a02      	ldr	r2, [sp, #8]
 800ee2a:	9303      	str	r3, [sp, #12]
 800ee2c:	429a      	cmp	r2, r3
 800ee2e:	d80c      	bhi.n	800ee4a <__multiply+0x9e>
 800ee30:	2e00      	cmp	r6, #0
 800ee32:	dd03      	ble.n	800ee3c <__multiply+0x90>
 800ee34:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ee38:	2b00      	cmp	r3, #0
 800ee3a:	d05a      	beq.n	800eef2 <__multiply+0x146>
 800ee3c:	6106      	str	r6, [r0, #16]
 800ee3e:	b005      	add	sp, #20
 800ee40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee44:	f843 2b04 	str.w	r2, [r3], #4
 800ee48:	e7d8      	b.n	800edfc <__multiply+0x50>
 800ee4a:	f8b3 a000 	ldrh.w	sl, [r3]
 800ee4e:	f1ba 0f00 	cmp.w	sl, #0
 800ee52:	d024      	beq.n	800ee9e <__multiply+0xf2>
 800ee54:	f104 0e14 	add.w	lr, r4, #20
 800ee58:	46a9      	mov	r9, r5
 800ee5a:	f04f 0c00 	mov.w	ip, #0
 800ee5e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800ee62:	f8d9 1000 	ldr.w	r1, [r9]
 800ee66:	fa1f fb82 	uxth.w	fp, r2
 800ee6a:	b289      	uxth	r1, r1
 800ee6c:	fb0a 110b 	mla	r1, sl, fp, r1
 800ee70:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800ee74:	f8d9 2000 	ldr.w	r2, [r9]
 800ee78:	4461      	add	r1, ip
 800ee7a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ee7e:	fb0a c20b 	mla	r2, sl, fp, ip
 800ee82:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ee86:	b289      	uxth	r1, r1
 800ee88:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ee8c:	4577      	cmp	r7, lr
 800ee8e:	f849 1b04 	str.w	r1, [r9], #4
 800ee92:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ee96:	d8e2      	bhi.n	800ee5e <__multiply+0xb2>
 800ee98:	9a01      	ldr	r2, [sp, #4]
 800ee9a:	f845 c002 	str.w	ip, [r5, r2]
 800ee9e:	9a03      	ldr	r2, [sp, #12]
 800eea0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800eea4:	3304      	adds	r3, #4
 800eea6:	f1b9 0f00 	cmp.w	r9, #0
 800eeaa:	d020      	beq.n	800eeee <__multiply+0x142>
 800eeac:	6829      	ldr	r1, [r5, #0]
 800eeae:	f104 0c14 	add.w	ip, r4, #20
 800eeb2:	46ae      	mov	lr, r5
 800eeb4:	f04f 0a00 	mov.w	sl, #0
 800eeb8:	f8bc b000 	ldrh.w	fp, [ip]
 800eebc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800eec0:	fb09 220b 	mla	r2, r9, fp, r2
 800eec4:	4492      	add	sl, r2
 800eec6:	b289      	uxth	r1, r1
 800eec8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800eecc:	f84e 1b04 	str.w	r1, [lr], #4
 800eed0:	f85c 2b04 	ldr.w	r2, [ip], #4
 800eed4:	f8be 1000 	ldrh.w	r1, [lr]
 800eed8:	0c12      	lsrs	r2, r2, #16
 800eeda:	fb09 1102 	mla	r1, r9, r2, r1
 800eede:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800eee2:	4567      	cmp	r7, ip
 800eee4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800eee8:	d8e6      	bhi.n	800eeb8 <__multiply+0x10c>
 800eeea:	9a01      	ldr	r2, [sp, #4]
 800eeec:	50a9      	str	r1, [r5, r2]
 800eeee:	3504      	adds	r5, #4
 800eef0:	e79a      	b.n	800ee28 <__multiply+0x7c>
 800eef2:	3e01      	subs	r6, #1
 800eef4:	e79c      	b.n	800ee30 <__multiply+0x84>
 800eef6:	bf00      	nop
 800eef8:	080104a7 	.word	0x080104a7
 800eefc:	08010518 	.word	0x08010518

0800ef00 <__pow5mult>:
 800ef00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ef04:	4615      	mov	r5, r2
 800ef06:	f012 0203 	ands.w	r2, r2, #3
 800ef0a:	4606      	mov	r6, r0
 800ef0c:	460f      	mov	r7, r1
 800ef0e:	d007      	beq.n	800ef20 <__pow5mult+0x20>
 800ef10:	4c25      	ldr	r4, [pc, #148]	; (800efa8 <__pow5mult+0xa8>)
 800ef12:	3a01      	subs	r2, #1
 800ef14:	2300      	movs	r3, #0
 800ef16:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ef1a:	f7ff fe9b 	bl	800ec54 <__multadd>
 800ef1e:	4607      	mov	r7, r0
 800ef20:	10ad      	asrs	r5, r5, #2
 800ef22:	d03d      	beq.n	800efa0 <__pow5mult+0xa0>
 800ef24:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ef26:	b97c      	cbnz	r4, 800ef48 <__pow5mult+0x48>
 800ef28:	2010      	movs	r0, #16
 800ef2a:	f7fe f8d3 	bl	800d0d4 <malloc>
 800ef2e:	4602      	mov	r2, r0
 800ef30:	6270      	str	r0, [r6, #36]	; 0x24
 800ef32:	b928      	cbnz	r0, 800ef40 <__pow5mult+0x40>
 800ef34:	4b1d      	ldr	r3, [pc, #116]	; (800efac <__pow5mult+0xac>)
 800ef36:	481e      	ldr	r0, [pc, #120]	; (800efb0 <__pow5mult+0xb0>)
 800ef38:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800ef3c:	f000 fd8e 	bl	800fa5c <__assert_func>
 800ef40:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ef44:	6004      	str	r4, [r0, #0]
 800ef46:	60c4      	str	r4, [r0, #12]
 800ef48:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ef4c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ef50:	b94c      	cbnz	r4, 800ef66 <__pow5mult+0x66>
 800ef52:	f240 2171 	movw	r1, #625	; 0x271
 800ef56:	4630      	mov	r0, r6
 800ef58:	f7ff ff12 	bl	800ed80 <__i2b>
 800ef5c:	2300      	movs	r3, #0
 800ef5e:	f8c8 0008 	str.w	r0, [r8, #8]
 800ef62:	4604      	mov	r4, r0
 800ef64:	6003      	str	r3, [r0, #0]
 800ef66:	f04f 0900 	mov.w	r9, #0
 800ef6a:	07eb      	lsls	r3, r5, #31
 800ef6c:	d50a      	bpl.n	800ef84 <__pow5mult+0x84>
 800ef6e:	4639      	mov	r1, r7
 800ef70:	4622      	mov	r2, r4
 800ef72:	4630      	mov	r0, r6
 800ef74:	f7ff ff1a 	bl	800edac <__multiply>
 800ef78:	4639      	mov	r1, r7
 800ef7a:	4680      	mov	r8, r0
 800ef7c:	4630      	mov	r0, r6
 800ef7e:	f7ff fe47 	bl	800ec10 <_Bfree>
 800ef82:	4647      	mov	r7, r8
 800ef84:	106d      	asrs	r5, r5, #1
 800ef86:	d00b      	beq.n	800efa0 <__pow5mult+0xa0>
 800ef88:	6820      	ldr	r0, [r4, #0]
 800ef8a:	b938      	cbnz	r0, 800ef9c <__pow5mult+0x9c>
 800ef8c:	4622      	mov	r2, r4
 800ef8e:	4621      	mov	r1, r4
 800ef90:	4630      	mov	r0, r6
 800ef92:	f7ff ff0b 	bl	800edac <__multiply>
 800ef96:	6020      	str	r0, [r4, #0]
 800ef98:	f8c0 9000 	str.w	r9, [r0]
 800ef9c:	4604      	mov	r4, r0
 800ef9e:	e7e4      	b.n	800ef6a <__pow5mult+0x6a>
 800efa0:	4638      	mov	r0, r7
 800efa2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800efa6:	bf00      	nop
 800efa8:	08010668 	.word	0x08010668
 800efac:	08010435 	.word	0x08010435
 800efb0:	08010518 	.word	0x08010518

0800efb4 <__lshift>:
 800efb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800efb8:	460c      	mov	r4, r1
 800efba:	6849      	ldr	r1, [r1, #4]
 800efbc:	6923      	ldr	r3, [r4, #16]
 800efbe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800efc2:	68a3      	ldr	r3, [r4, #8]
 800efc4:	4607      	mov	r7, r0
 800efc6:	4691      	mov	r9, r2
 800efc8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800efcc:	f108 0601 	add.w	r6, r8, #1
 800efd0:	42b3      	cmp	r3, r6
 800efd2:	db0b      	blt.n	800efec <__lshift+0x38>
 800efd4:	4638      	mov	r0, r7
 800efd6:	f7ff fddb 	bl	800eb90 <_Balloc>
 800efda:	4605      	mov	r5, r0
 800efdc:	b948      	cbnz	r0, 800eff2 <__lshift+0x3e>
 800efde:	4602      	mov	r2, r0
 800efe0:	4b2a      	ldr	r3, [pc, #168]	; (800f08c <__lshift+0xd8>)
 800efe2:	482b      	ldr	r0, [pc, #172]	; (800f090 <__lshift+0xdc>)
 800efe4:	f240 11d9 	movw	r1, #473	; 0x1d9
 800efe8:	f000 fd38 	bl	800fa5c <__assert_func>
 800efec:	3101      	adds	r1, #1
 800efee:	005b      	lsls	r3, r3, #1
 800eff0:	e7ee      	b.n	800efd0 <__lshift+0x1c>
 800eff2:	2300      	movs	r3, #0
 800eff4:	f100 0114 	add.w	r1, r0, #20
 800eff8:	f100 0210 	add.w	r2, r0, #16
 800effc:	4618      	mov	r0, r3
 800effe:	4553      	cmp	r3, sl
 800f000:	db37      	blt.n	800f072 <__lshift+0xbe>
 800f002:	6920      	ldr	r0, [r4, #16]
 800f004:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f008:	f104 0314 	add.w	r3, r4, #20
 800f00c:	f019 091f 	ands.w	r9, r9, #31
 800f010:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f014:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800f018:	d02f      	beq.n	800f07a <__lshift+0xc6>
 800f01a:	f1c9 0e20 	rsb	lr, r9, #32
 800f01e:	468a      	mov	sl, r1
 800f020:	f04f 0c00 	mov.w	ip, #0
 800f024:	681a      	ldr	r2, [r3, #0]
 800f026:	fa02 f209 	lsl.w	r2, r2, r9
 800f02a:	ea42 020c 	orr.w	r2, r2, ip
 800f02e:	f84a 2b04 	str.w	r2, [sl], #4
 800f032:	f853 2b04 	ldr.w	r2, [r3], #4
 800f036:	4298      	cmp	r0, r3
 800f038:	fa22 fc0e 	lsr.w	ip, r2, lr
 800f03c:	d8f2      	bhi.n	800f024 <__lshift+0x70>
 800f03e:	1b03      	subs	r3, r0, r4
 800f040:	3b15      	subs	r3, #21
 800f042:	f023 0303 	bic.w	r3, r3, #3
 800f046:	3304      	adds	r3, #4
 800f048:	f104 0215 	add.w	r2, r4, #21
 800f04c:	4290      	cmp	r0, r2
 800f04e:	bf38      	it	cc
 800f050:	2304      	movcc	r3, #4
 800f052:	f841 c003 	str.w	ip, [r1, r3]
 800f056:	f1bc 0f00 	cmp.w	ip, #0
 800f05a:	d001      	beq.n	800f060 <__lshift+0xac>
 800f05c:	f108 0602 	add.w	r6, r8, #2
 800f060:	3e01      	subs	r6, #1
 800f062:	4638      	mov	r0, r7
 800f064:	612e      	str	r6, [r5, #16]
 800f066:	4621      	mov	r1, r4
 800f068:	f7ff fdd2 	bl	800ec10 <_Bfree>
 800f06c:	4628      	mov	r0, r5
 800f06e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f072:	f842 0f04 	str.w	r0, [r2, #4]!
 800f076:	3301      	adds	r3, #1
 800f078:	e7c1      	b.n	800effe <__lshift+0x4a>
 800f07a:	3904      	subs	r1, #4
 800f07c:	f853 2b04 	ldr.w	r2, [r3], #4
 800f080:	f841 2f04 	str.w	r2, [r1, #4]!
 800f084:	4298      	cmp	r0, r3
 800f086:	d8f9      	bhi.n	800f07c <__lshift+0xc8>
 800f088:	e7ea      	b.n	800f060 <__lshift+0xac>
 800f08a:	bf00      	nop
 800f08c:	080104a7 	.word	0x080104a7
 800f090:	08010518 	.word	0x08010518

0800f094 <__mcmp>:
 800f094:	b530      	push	{r4, r5, lr}
 800f096:	6902      	ldr	r2, [r0, #16]
 800f098:	690c      	ldr	r4, [r1, #16]
 800f09a:	1b12      	subs	r2, r2, r4
 800f09c:	d10e      	bne.n	800f0bc <__mcmp+0x28>
 800f09e:	f100 0314 	add.w	r3, r0, #20
 800f0a2:	3114      	adds	r1, #20
 800f0a4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800f0a8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800f0ac:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800f0b0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800f0b4:	42a5      	cmp	r5, r4
 800f0b6:	d003      	beq.n	800f0c0 <__mcmp+0x2c>
 800f0b8:	d305      	bcc.n	800f0c6 <__mcmp+0x32>
 800f0ba:	2201      	movs	r2, #1
 800f0bc:	4610      	mov	r0, r2
 800f0be:	bd30      	pop	{r4, r5, pc}
 800f0c0:	4283      	cmp	r3, r0
 800f0c2:	d3f3      	bcc.n	800f0ac <__mcmp+0x18>
 800f0c4:	e7fa      	b.n	800f0bc <__mcmp+0x28>
 800f0c6:	f04f 32ff 	mov.w	r2, #4294967295
 800f0ca:	e7f7      	b.n	800f0bc <__mcmp+0x28>

0800f0cc <__mdiff>:
 800f0cc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0d0:	460c      	mov	r4, r1
 800f0d2:	4606      	mov	r6, r0
 800f0d4:	4611      	mov	r1, r2
 800f0d6:	4620      	mov	r0, r4
 800f0d8:	4690      	mov	r8, r2
 800f0da:	f7ff ffdb 	bl	800f094 <__mcmp>
 800f0de:	1e05      	subs	r5, r0, #0
 800f0e0:	d110      	bne.n	800f104 <__mdiff+0x38>
 800f0e2:	4629      	mov	r1, r5
 800f0e4:	4630      	mov	r0, r6
 800f0e6:	f7ff fd53 	bl	800eb90 <_Balloc>
 800f0ea:	b930      	cbnz	r0, 800f0fa <__mdiff+0x2e>
 800f0ec:	4b3a      	ldr	r3, [pc, #232]	; (800f1d8 <__mdiff+0x10c>)
 800f0ee:	4602      	mov	r2, r0
 800f0f0:	f240 2132 	movw	r1, #562	; 0x232
 800f0f4:	4839      	ldr	r0, [pc, #228]	; (800f1dc <__mdiff+0x110>)
 800f0f6:	f000 fcb1 	bl	800fa5c <__assert_func>
 800f0fa:	2301      	movs	r3, #1
 800f0fc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f100:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f104:	bfa4      	itt	ge
 800f106:	4643      	movge	r3, r8
 800f108:	46a0      	movge	r8, r4
 800f10a:	4630      	mov	r0, r6
 800f10c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800f110:	bfa6      	itte	ge
 800f112:	461c      	movge	r4, r3
 800f114:	2500      	movge	r5, #0
 800f116:	2501      	movlt	r5, #1
 800f118:	f7ff fd3a 	bl	800eb90 <_Balloc>
 800f11c:	b920      	cbnz	r0, 800f128 <__mdiff+0x5c>
 800f11e:	4b2e      	ldr	r3, [pc, #184]	; (800f1d8 <__mdiff+0x10c>)
 800f120:	4602      	mov	r2, r0
 800f122:	f44f 7110 	mov.w	r1, #576	; 0x240
 800f126:	e7e5      	b.n	800f0f4 <__mdiff+0x28>
 800f128:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800f12c:	6926      	ldr	r6, [r4, #16]
 800f12e:	60c5      	str	r5, [r0, #12]
 800f130:	f104 0914 	add.w	r9, r4, #20
 800f134:	f108 0514 	add.w	r5, r8, #20
 800f138:	f100 0e14 	add.w	lr, r0, #20
 800f13c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800f140:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800f144:	f108 0210 	add.w	r2, r8, #16
 800f148:	46f2      	mov	sl, lr
 800f14a:	2100      	movs	r1, #0
 800f14c:	f859 3b04 	ldr.w	r3, [r9], #4
 800f150:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800f154:	fa1f f883 	uxth.w	r8, r3
 800f158:	fa11 f18b 	uxtah	r1, r1, fp
 800f15c:	0c1b      	lsrs	r3, r3, #16
 800f15e:	eba1 0808 	sub.w	r8, r1, r8
 800f162:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800f166:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800f16a:	fa1f f888 	uxth.w	r8, r8
 800f16e:	1419      	asrs	r1, r3, #16
 800f170:	454e      	cmp	r6, r9
 800f172:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800f176:	f84a 3b04 	str.w	r3, [sl], #4
 800f17a:	d8e7      	bhi.n	800f14c <__mdiff+0x80>
 800f17c:	1b33      	subs	r3, r6, r4
 800f17e:	3b15      	subs	r3, #21
 800f180:	f023 0303 	bic.w	r3, r3, #3
 800f184:	3304      	adds	r3, #4
 800f186:	3415      	adds	r4, #21
 800f188:	42a6      	cmp	r6, r4
 800f18a:	bf38      	it	cc
 800f18c:	2304      	movcc	r3, #4
 800f18e:	441d      	add	r5, r3
 800f190:	4473      	add	r3, lr
 800f192:	469e      	mov	lr, r3
 800f194:	462e      	mov	r6, r5
 800f196:	4566      	cmp	r6, ip
 800f198:	d30e      	bcc.n	800f1b8 <__mdiff+0xec>
 800f19a:	f10c 0203 	add.w	r2, ip, #3
 800f19e:	1b52      	subs	r2, r2, r5
 800f1a0:	f022 0203 	bic.w	r2, r2, #3
 800f1a4:	3d03      	subs	r5, #3
 800f1a6:	45ac      	cmp	ip, r5
 800f1a8:	bf38      	it	cc
 800f1aa:	2200      	movcc	r2, #0
 800f1ac:	441a      	add	r2, r3
 800f1ae:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800f1b2:	b17b      	cbz	r3, 800f1d4 <__mdiff+0x108>
 800f1b4:	6107      	str	r7, [r0, #16]
 800f1b6:	e7a3      	b.n	800f100 <__mdiff+0x34>
 800f1b8:	f856 8b04 	ldr.w	r8, [r6], #4
 800f1bc:	fa11 f288 	uxtah	r2, r1, r8
 800f1c0:	1414      	asrs	r4, r2, #16
 800f1c2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800f1c6:	b292      	uxth	r2, r2
 800f1c8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800f1cc:	f84e 2b04 	str.w	r2, [lr], #4
 800f1d0:	1421      	asrs	r1, r4, #16
 800f1d2:	e7e0      	b.n	800f196 <__mdiff+0xca>
 800f1d4:	3f01      	subs	r7, #1
 800f1d6:	e7ea      	b.n	800f1ae <__mdiff+0xe2>
 800f1d8:	080104a7 	.word	0x080104a7
 800f1dc:	08010518 	.word	0x08010518

0800f1e0 <__d2b>:
 800f1e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f1e4:	4689      	mov	r9, r1
 800f1e6:	2101      	movs	r1, #1
 800f1e8:	ec57 6b10 	vmov	r6, r7, d0
 800f1ec:	4690      	mov	r8, r2
 800f1ee:	f7ff fccf 	bl	800eb90 <_Balloc>
 800f1f2:	4604      	mov	r4, r0
 800f1f4:	b930      	cbnz	r0, 800f204 <__d2b+0x24>
 800f1f6:	4602      	mov	r2, r0
 800f1f8:	4b25      	ldr	r3, [pc, #148]	; (800f290 <__d2b+0xb0>)
 800f1fa:	4826      	ldr	r0, [pc, #152]	; (800f294 <__d2b+0xb4>)
 800f1fc:	f240 310a 	movw	r1, #778	; 0x30a
 800f200:	f000 fc2c 	bl	800fa5c <__assert_func>
 800f204:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800f208:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f20c:	bb35      	cbnz	r5, 800f25c <__d2b+0x7c>
 800f20e:	2e00      	cmp	r6, #0
 800f210:	9301      	str	r3, [sp, #4]
 800f212:	d028      	beq.n	800f266 <__d2b+0x86>
 800f214:	4668      	mov	r0, sp
 800f216:	9600      	str	r6, [sp, #0]
 800f218:	f7ff fd82 	bl	800ed20 <__lo0bits>
 800f21c:	9900      	ldr	r1, [sp, #0]
 800f21e:	b300      	cbz	r0, 800f262 <__d2b+0x82>
 800f220:	9a01      	ldr	r2, [sp, #4]
 800f222:	f1c0 0320 	rsb	r3, r0, #32
 800f226:	fa02 f303 	lsl.w	r3, r2, r3
 800f22a:	430b      	orrs	r3, r1
 800f22c:	40c2      	lsrs	r2, r0
 800f22e:	6163      	str	r3, [r4, #20]
 800f230:	9201      	str	r2, [sp, #4]
 800f232:	9b01      	ldr	r3, [sp, #4]
 800f234:	61a3      	str	r3, [r4, #24]
 800f236:	2b00      	cmp	r3, #0
 800f238:	bf14      	ite	ne
 800f23a:	2202      	movne	r2, #2
 800f23c:	2201      	moveq	r2, #1
 800f23e:	6122      	str	r2, [r4, #16]
 800f240:	b1d5      	cbz	r5, 800f278 <__d2b+0x98>
 800f242:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800f246:	4405      	add	r5, r0
 800f248:	f8c9 5000 	str.w	r5, [r9]
 800f24c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800f250:	f8c8 0000 	str.w	r0, [r8]
 800f254:	4620      	mov	r0, r4
 800f256:	b003      	add	sp, #12
 800f258:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f25c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f260:	e7d5      	b.n	800f20e <__d2b+0x2e>
 800f262:	6161      	str	r1, [r4, #20]
 800f264:	e7e5      	b.n	800f232 <__d2b+0x52>
 800f266:	a801      	add	r0, sp, #4
 800f268:	f7ff fd5a 	bl	800ed20 <__lo0bits>
 800f26c:	9b01      	ldr	r3, [sp, #4]
 800f26e:	6163      	str	r3, [r4, #20]
 800f270:	2201      	movs	r2, #1
 800f272:	6122      	str	r2, [r4, #16]
 800f274:	3020      	adds	r0, #32
 800f276:	e7e3      	b.n	800f240 <__d2b+0x60>
 800f278:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f27c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800f280:	f8c9 0000 	str.w	r0, [r9]
 800f284:	6918      	ldr	r0, [r3, #16]
 800f286:	f7ff fd2b 	bl	800ece0 <__hi0bits>
 800f28a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f28e:	e7df      	b.n	800f250 <__d2b+0x70>
 800f290:	080104a7 	.word	0x080104a7
 800f294:	08010518 	.word	0x08010518

0800f298 <_calloc_r>:
 800f298:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f29a:	fba1 2402 	umull	r2, r4, r1, r2
 800f29e:	b94c      	cbnz	r4, 800f2b4 <_calloc_r+0x1c>
 800f2a0:	4611      	mov	r1, r2
 800f2a2:	9201      	str	r2, [sp, #4]
 800f2a4:	f7fd ffa8 	bl	800d1f8 <_malloc_r>
 800f2a8:	9a01      	ldr	r2, [sp, #4]
 800f2aa:	4605      	mov	r5, r0
 800f2ac:	b930      	cbnz	r0, 800f2bc <_calloc_r+0x24>
 800f2ae:	4628      	mov	r0, r5
 800f2b0:	b003      	add	sp, #12
 800f2b2:	bd30      	pop	{r4, r5, pc}
 800f2b4:	220c      	movs	r2, #12
 800f2b6:	6002      	str	r2, [r0, #0]
 800f2b8:	2500      	movs	r5, #0
 800f2ba:	e7f8      	b.n	800f2ae <_calloc_r+0x16>
 800f2bc:	4621      	mov	r1, r4
 800f2be:	f7fd ff27 	bl	800d110 <memset>
 800f2c2:	e7f4      	b.n	800f2ae <_calloc_r+0x16>

0800f2c4 <__ssputs_r>:
 800f2c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f2c8:	688e      	ldr	r6, [r1, #8]
 800f2ca:	429e      	cmp	r6, r3
 800f2cc:	4682      	mov	sl, r0
 800f2ce:	460c      	mov	r4, r1
 800f2d0:	4690      	mov	r8, r2
 800f2d2:	461f      	mov	r7, r3
 800f2d4:	d838      	bhi.n	800f348 <__ssputs_r+0x84>
 800f2d6:	898a      	ldrh	r2, [r1, #12]
 800f2d8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f2dc:	d032      	beq.n	800f344 <__ssputs_r+0x80>
 800f2de:	6825      	ldr	r5, [r4, #0]
 800f2e0:	6909      	ldr	r1, [r1, #16]
 800f2e2:	eba5 0901 	sub.w	r9, r5, r1
 800f2e6:	6965      	ldr	r5, [r4, #20]
 800f2e8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f2ec:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f2f0:	3301      	adds	r3, #1
 800f2f2:	444b      	add	r3, r9
 800f2f4:	106d      	asrs	r5, r5, #1
 800f2f6:	429d      	cmp	r5, r3
 800f2f8:	bf38      	it	cc
 800f2fa:	461d      	movcc	r5, r3
 800f2fc:	0553      	lsls	r3, r2, #21
 800f2fe:	d531      	bpl.n	800f364 <__ssputs_r+0xa0>
 800f300:	4629      	mov	r1, r5
 800f302:	f7fd ff79 	bl	800d1f8 <_malloc_r>
 800f306:	4606      	mov	r6, r0
 800f308:	b950      	cbnz	r0, 800f320 <__ssputs_r+0x5c>
 800f30a:	230c      	movs	r3, #12
 800f30c:	f8ca 3000 	str.w	r3, [sl]
 800f310:	89a3      	ldrh	r3, [r4, #12]
 800f312:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f316:	81a3      	strh	r3, [r4, #12]
 800f318:	f04f 30ff 	mov.w	r0, #4294967295
 800f31c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f320:	6921      	ldr	r1, [r4, #16]
 800f322:	464a      	mov	r2, r9
 800f324:	f7fd fee6 	bl	800d0f4 <memcpy>
 800f328:	89a3      	ldrh	r3, [r4, #12]
 800f32a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f32e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f332:	81a3      	strh	r3, [r4, #12]
 800f334:	6126      	str	r6, [r4, #16]
 800f336:	6165      	str	r5, [r4, #20]
 800f338:	444e      	add	r6, r9
 800f33a:	eba5 0509 	sub.w	r5, r5, r9
 800f33e:	6026      	str	r6, [r4, #0]
 800f340:	60a5      	str	r5, [r4, #8]
 800f342:	463e      	mov	r6, r7
 800f344:	42be      	cmp	r6, r7
 800f346:	d900      	bls.n	800f34a <__ssputs_r+0x86>
 800f348:	463e      	mov	r6, r7
 800f34a:	6820      	ldr	r0, [r4, #0]
 800f34c:	4632      	mov	r2, r6
 800f34e:	4641      	mov	r1, r8
 800f350:	f000 fd10 	bl	800fd74 <memmove>
 800f354:	68a3      	ldr	r3, [r4, #8]
 800f356:	1b9b      	subs	r3, r3, r6
 800f358:	60a3      	str	r3, [r4, #8]
 800f35a:	6823      	ldr	r3, [r4, #0]
 800f35c:	4433      	add	r3, r6
 800f35e:	6023      	str	r3, [r4, #0]
 800f360:	2000      	movs	r0, #0
 800f362:	e7db      	b.n	800f31c <__ssputs_r+0x58>
 800f364:	462a      	mov	r2, r5
 800f366:	f000 fd1f 	bl	800fda8 <_realloc_r>
 800f36a:	4606      	mov	r6, r0
 800f36c:	2800      	cmp	r0, #0
 800f36e:	d1e1      	bne.n	800f334 <__ssputs_r+0x70>
 800f370:	6921      	ldr	r1, [r4, #16]
 800f372:	4650      	mov	r0, sl
 800f374:	f7fd fed4 	bl	800d120 <_free_r>
 800f378:	e7c7      	b.n	800f30a <__ssputs_r+0x46>
	...

0800f37c <_svfiprintf_r>:
 800f37c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f380:	4698      	mov	r8, r3
 800f382:	898b      	ldrh	r3, [r1, #12]
 800f384:	061b      	lsls	r3, r3, #24
 800f386:	b09d      	sub	sp, #116	; 0x74
 800f388:	4607      	mov	r7, r0
 800f38a:	460d      	mov	r5, r1
 800f38c:	4614      	mov	r4, r2
 800f38e:	d50e      	bpl.n	800f3ae <_svfiprintf_r+0x32>
 800f390:	690b      	ldr	r3, [r1, #16]
 800f392:	b963      	cbnz	r3, 800f3ae <_svfiprintf_r+0x32>
 800f394:	2140      	movs	r1, #64	; 0x40
 800f396:	f7fd ff2f 	bl	800d1f8 <_malloc_r>
 800f39a:	6028      	str	r0, [r5, #0]
 800f39c:	6128      	str	r0, [r5, #16]
 800f39e:	b920      	cbnz	r0, 800f3aa <_svfiprintf_r+0x2e>
 800f3a0:	230c      	movs	r3, #12
 800f3a2:	603b      	str	r3, [r7, #0]
 800f3a4:	f04f 30ff 	mov.w	r0, #4294967295
 800f3a8:	e0d1      	b.n	800f54e <_svfiprintf_r+0x1d2>
 800f3aa:	2340      	movs	r3, #64	; 0x40
 800f3ac:	616b      	str	r3, [r5, #20]
 800f3ae:	2300      	movs	r3, #0
 800f3b0:	9309      	str	r3, [sp, #36]	; 0x24
 800f3b2:	2320      	movs	r3, #32
 800f3b4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f3b8:	f8cd 800c 	str.w	r8, [sp, #12]
 800f3bc:	2330      	movs	r3, #48	; 0x30
 800f3be:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800f568 <_svfiprintf_r+0x1ec>
 800f3c2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f3c6:	f04f 0901 	mov.w	r9, #1
 800f3ca:	4623      	mov	r3, r4
 800f3cc:	469a      	mov	sl, r3
 800f3ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f3d2:	b10a      	cbz	r2, 800f3d8 <_svfiprintf_r+0x5c>
 800f3d4:	2a25      	cmp	r2, #37	; 0x25
 800f3d6:	d1f9      	bne.n	800f3cc <_svfiprintf_r+0x50>
 800f3d8:	ebba 0b04 	subs.w	fp, sl, r4
 800f3dc:	d00b      	beq.n	800f3f6 <_svfiprintf_r+0x7a>
 800f3de:	465b      	mov	r3, fp
 800f3e0:	4622      	mov	r2, r4
 800f3e2:	4629      	mov	r1, r5
 800f3e4:	4638      	mov	r0, r7
 800f3e6:	f7ff ff6d 	bl	800f2c4 <__ssputs_r>
 800f3ea:	3001      	adds	r0, #1
 800f3ec:	f000 80aa 	beq.w	800f544 <_svfiprintf_r+0x1c8>
 800f3f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f3f2:	445a      	add	r2, fp
 800f3f4:	9209      	str	r2, [sp, #36]	; 0x24
 800f3f6:	f89a 3000 	ldrb.w	r3, [sl]
 800f3fa:	2b00      	cmp	r3, #0
 800f3fc:	f000 80a2 	beq.w	800f544 <_svfiprintf_r+0x1c8>
 800f400:	2300      	movs	r3, #0
 800f402:	f04f 32ff 	mov.w	r2, #4294967295
 800f406:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f40a:	f10a 0a01 	add.w	sl, sl, #1
 800f40e:	9304      	str	r3, [sp, #16]
 800f410:	9307      	str	r3, [sp, #28]
 800f412:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f416:	931a      	str	r3, [sp, #104]	; 0x68
 800f418:	4654      	mov	r4, sl
 800f41a:	2205      	movs	r2, #5
 800f41c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f420:	4851      	ldr	r0, [pc, #324]	; (800f568 <_svfiprintf_r+0x1ec>)
 800f422:	f7f0 feed 	bl	8000200 <memchr>
 800f426:	9a04      	ldr	r2, [sp, #16]
 800f428:	b9d8      	cbnz	r0, 800f462 <_svfiprintf_r+0xe6>
 800f42a:	06d0      	lsls	r0, r2, #27
 800f42c:	bf44      	itt	mi
 800f42e:	2320      	movmi	r3, #32
 800f430:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f434:	0711      	lsls	r1, r2, #28
 800f436:	bf44      	itt	mi
 800f438:	232b      	movmi	r3, #43	; 0x2b
 800f43a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f43e:	f89a 3000 	ldrb.w	r3, [sl]
 800f442:	2b2a      	cmp	r3, #42	; 0x2a
 800f444:	d015      	beq.n	800f472 <_svfiprintf_r+0xf6>
 800f446:	9a07      	ldr	r2, [sp, #28]
 800f448:	4654      	mov	r4, sl
 800f44a:	2000      	movs	r0, #0
 800f44c:	f04f 0c0a 	mov.w	ip, #10
 800f450:	4621      	mov	r1, r4
 800f452:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f456:	3b30      	subs	r3, #48	; 0x30
 800f458:	2b09      	cmp	r3, #9
 800f45a:	d94e      	bls.n	800f4fa <_svfiprintf_r+0x17e>
 800f45c:	b1b0      	cbz	r0, 800f48c <_svfiprintf_r+0x110>
 800f45e:	9207      	str	r2, [sp, #28]
 800f460:	e014      	b.n	800f48c <_svfiprintf_r+0x110>
 800f462:	eba0 0308 	sub.w	r3, r0, r8
 800f466:	fa09 f303 	lsl.w	r3, r9, r3
 800f46a:	4313      	orrs	r3, r2
 800f46c:	9304      	str	r3, [sp, #16]
 800f46e:	46a2      	mov	sl, r4
 800f470:	e7d2      	b.n	800f418 <_svfiprintf_r+0x9c>
 800f472:	9b03      	ldr	r3, [sp, #12]
 800f474:	1d19      	adds	r1, r3, #4
 800f476:	681b      	ldr	r3, [r3, #0]
 800f478:	9103      	str	r1, [sp, #12]
 800f47a:	2b00      	cmp	r3, #0
 800f47c:	bfbb      	ittet	lt
 800f47e:	425b      	neglt	r3, r3
 800f480:	f042 0202 	orrlt.w	r2, r2, #2
 800f484:	9307      	strge	r3, [sp, #28]
 800f486:	9307      	strlt	r3, [sp, #28]
 800f488:	bfb8      	it	lt
 800f48a:	9204      	strlt	r2, [sp, #16]
 800f48c:	7823      	ldrb	r3, [r4, #0]
 800f48e:	2b2e      	cmp	r3, #46	; 0x2e
 800f490:	d10c      	bne.n	800f4ac <_svfiprintf_r+0x130>
 800f492:	7863      	ldrb	r3, [r4, #1]
 800f494:	2b2a      	cmp	r3, #42	; 0x2a
 800f496:	d135      	bne.n	800f504 <_svfiprintf_r+0x188>
 800f498:	9b03      	ldr	r3, [sp, #12]
 800f49a:	1d1a      	adds	r2, r3, #4
 800f49c:	681b      	ldr	r3, [r3, #0]
 800f49e:	9203      	str	r2, [sp, #12]
 800f4a0:	2b00      	cmp	r3, #0
 800f4a2:	bfb8      	it	lt
 800f4a4:	f04f 33ff 	movlt.w	r3, #4294967295
 800f4a8:	3402      	adds	r4, #2
 800f4aa:	9305      	str	r3, [sp, #20]
 800f4ac:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800f578 <_svfiprintf_r+0x1fc>
 800f4b0:	7821      	ldrb	r1, [r4, #0]
 800f4b2:	2203      	movs	r2, #3
 800f4b4:	4650      	mov	r0, sl
 800f4b6:	f7f0 fea3 	bl	8000200 <memchr>
 800f4ba:	b140      	cbz	r0, 800f4ce <_svfiprintf_r+0x152>
 800f4bc:	2340      	movs	r3, #64	; 0x40
 800f4be:	eba0 000a 	sub.w	r0, r0, sl
 800f4c2:	fa03 f000 	lsl.w	r0, r3, r0
 800f4c6:	9b04      	ldr	r3, [sp, #16]
 800f4c8:	4303      	orrs	r3, r0
 800f4ca:	3401      	adds	r4, #1
 800f4cc:	9304      	str	r3, [sp, #16]
 800f4ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f4d2:	4826      	ldr	r0, [pc, #152]	; (800f56c <_svfiprintf_r+0x1f0>)
 800f4d4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f4d8:	2206      	movs	r2, #6
 800f4da:	f7f0 fe91 	bl	8000200 <memchr>
 800f4de:	2800      	cmp	r0, #0
 800f4e0:	d038      	beq.n	800f554 <_svfiprintf_r+0x1d8>
 800f4e2:	4b23      	ldr	r3, [pc, #140]	; (800f570 <_svfiprintf_r+0x1f4>)
 800f4e4:	bb1b      	cbnz	r3, 800f52e <_svfiprintf_r+0x1b2>
 800f4e6:	9b03      	ldr	r3, [sp, #12]
 800f4e8:	3307      	adds	r3, #7
 800f4ea:	f023 0307 	bic.w	r3, r3, #7
 800f4ee:	3308      	adds	r3, #8
 800f4f0:	9303      	str	r3, [sp, #12]
 800f4f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f4f4:	4433      	add	r3, r6
 800f4f6:	9309      	str	r3, [sp, #36]	; 0x24
 800f4f8:	e767      	b.n	800f3ca <_svfiprintf_r+0x4e>
 800f4fa:	fb0c 3202 	mla	r2, ip, r2, r3
 800f4fe:	460c      	mov	r4, r1
 800f500:	2001      	movs	r0, #1
 800f502:	e7a5      	b.n	800f450 <_svfiprintf_r+0xd4>
 800f504:	2300      	movs	r3, #0
 800f506:	3401      	adds	r4, #1
 800f508:	9305      	str	r3, [sp, #20]
 800f50a:	4619      	mov	r1, r3
 800f50c:	f04f 0c0a 	mov.w	ip, #10
 800f510:	4620      	mov	r0, r4
 800f512:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f516:	3a30      	subs	r2, #48	; 0x30
 800f518:	2a09      	cmp	r2, #9
 800f51a:	d903      	bls.n	800f524 <_svfiprintf_r+0x1a8>
 800f51c:	2b00      	cmp	r3, #0
 800f51e:	d0c5      	beq.n	800f4ac <_svfiprintf_r+0x130>
 800f520:	9105      	str	r1, [sp, #20]
 800f522:	e7c3      	b.n	800f4ac <_svfiprintf_r+0x130>
 800f524:	fb0c 2101 	mla	r1, ip, r1, r2
 800f528:	4604      	mov	r4, r0
 800f52a:	2301      	movs	r3, #1
 800f52c:	e7f0      	b.n	800f510 <_svfiprintf_r+0x194>
 800f52e:	ab03      	add	r3, sp, #12
 800f530:	9300      	str	r3, [sp, #0]
 800f532:	462a      	mov	r2, r5
 800f534:	4b0f      	ldr	r3, [pc, #60]	; (800f574 <_svfiprintf_r+0x1f8>)
 800f536:	a904      	add	r1, sp, #16
 800f538:	4638      	mov	r0, r7
 800f53a:	f7fd ff71 	bl	800d420 <_printf_float>
 800f53e:	1c42      	adds	r2, r0, #1
 800f540:	4606      	mov	r6, r0
 800f542:	d1d6      	bne.n	800f4f2 <_svfiprintf_r+0x176>
 800f544:	89ab      	ldrh	r3, [r5, #12]
 800f546:	065b      	lsls	r3, r3, #25
 800f548:	f53f af2c 	bmi.w	800f3a4 <_svfiprintf_r+0x28>
 800f54c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f54e:	b01d      	add	sp, #116	; 0x74
 800f550:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f554:	ab03      	add	r3, sp, #12
 800f556:	9300      	str	r3, [sp, #0]
 800f558:	462a      	mov	r2, r5
 800f55a:	4b06      	ldr	r3, [pc, #24]	; (800f574 <_svfiprintf_r+0x1f8>)
 800f55c:	a904      	add	r1, sp, #16
 800f55e:	4638      	mov	r0, r7
 800f560:	f7fe fa02 	bl	800d968 <_printf_i>
 800f564:	e7eb      	b.n	800f53e <_svfiprintf_r+0x1c2>
 800f566:	bf00      	nop
 800f568:	08010674 	.word	0x08010674
 800f56c:	0801067e 	.word	0x0801067e
 800f570:	0800d421 	.word	0x0800d421
 800f574:	0800f2c5 	.word	0x0800f2c5
 800f578:	0801067a 	.word	0x0801067a

0800f57c <__sfputc_r>:
 800f57c:	6893      	ldr	r3, [r2, #8]
 800f57e:	3b01      	subs	r3, #1
 800f580:	2b00      	cmp	r3, #0
 800f582:	b410      	push	{r4}
 800f584:	6093      	str	r3, [r2, #8]
 800f586:	da08      	bge.n	800f59a <__sfputc_r+0x1e>
 800f588:	6994      	ldr	r4, [r2, #24]
 800f58a:	42a3      	cmp	r3, r4
 800f58c:	db01      	blt.n	800f592 <__sfputc_r+0x16>
 800f58e:	290a      	cmp	r1, #10
 800f590:	d103      	bne.n	800f59a <__sfputc_r+0x1e>
 800f592:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f596:	f000 b98f 	b.w	800f8b8 <__swbuf_r>
 800f59a:	6813      	ldr	r3, [r2, #0]
 800f59c:	1c58      	adds	r0, r3, #1
 800f59e:	6010      	str	r0, [r2, #0]
 800f5a0:	7019      	strb	r1, [r3, #0]
 800f5a2:	4608      	mov	r0, r1
 800f5a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f5a8:	4770      	bx	lr

0800f5aa <__sfputs_r>:
 800f5aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5ac:	4606      	mov	r6, r0
 800f5ae:	460f      	mov	r7, r1
 800f5b0:	4614      	mov	r4, r2
 800f5b2:	18d5      	adds	r5, r2, r3
 800f5b4:	42ac      	cmp	r4, r5
 800f5b6:	d101      	bne.n	800f5bc <__sfputs_r+0x12>
 800f5b8:	2000      	movs	r0, #0
 800f5ba:	e007      	b.n	800f5cc <__sfputs_r+0x22>
 800f5bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f5c0:	463a      	mov	r2, r7
 800f5c2:	4630      	mov	r0, r6
 800f5c4:	f7ff ffda 	bl	800f57c <__sfputc_r>
 800f5c8:	1c43      	adds	r3, r0, #1
 800f5ca:	d1f3      	bne.n	800f5b4 <__sfputs_r+0xa>
 800f5cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f5d0 <_vfiprintf_r>:
 800f5d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f5d4:	460d      	mov	r5, r1
 800f5d6:	b09d      	sub	sp, #116	; 0x74
 800f5d8:	4614      	mov	r4, r2
 800f5da:	4698      	mov	r8, r3
 800f5dc:	4606      	mov	r6, r0
 800f5de:	b118      	cbz	r0, 800f5e8 <_vfiprintf_r+0x18>
 800f5e0:	6983      	ldr	r3, [r0, #24]
 800f5e2:	b90b      	cbnz	r3, 800f5e8 <_vfiprintf_r+0x18>
 800f5e4:	f7ff fa22 	bl	800ea2c <__sinit>
 800f5e8:	4b89      	ldr	r3, [pc, #548]	; (800f810 <_vfiprintf_r+0x240>)
 800f5ea:	429d      	cmp	r5, r3
 800f5ec:	d11b      	bne.n	800f626 <_vfiprintf_r+0x56>
 800f5ee:	6875      	ldr	r5, [r6, #4]
 800f5f0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f5f2:	07d9      	lsls	r1, r3, #31
 800f5f4:	d405      	bmi.n	800f602 <_vfiprintf_r+0x32>
 800f5f6:	89ab      	ldrh	r3, [r5, #12]
 800f5f8:	059a      	lsls	r2, r3, #22
 800f5fa:	d402      	bmi.n	800f602 <_vfiprintf_r+0x32>
 800f5fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f5fe:	f7ff fab8 	bl	800eb72 <__retarget_lock_acquire_recursive>
 800f602:	89ab      	ldrh	r3, [r5, #12]
 800f604:	071b      	lsls	r3, r3, #28
 800f606:	d501      	bpl.n	800f60c <_vfiprintf_r+0x3c>
 800f608:	692b      	ldr	r3, [r5, #16]
 800f60a:	b9eb      	cbnz	r3, 800f648 <_vfiprintf_r+0x78>
 800f60c:	4629      	mov	r1, r5
 800f60e:	4630      	mov	r0, r6
 800f610:	f000 f9b6 	bl	800f980 <__swsetup_r>
 800f614:	b1c0      	cbz	r0, 800f648 <_vfiprintf_r+0x78>
 800f616:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f618:	07dc      	lsls	r4, r3, #31
 800f61a:	d50e      	bpl.n	800f63a <_vfiprintf_r+0x6a>
 800f61c:	f04f 30ff 	mov.w	r0, #4294967295
 800f620:	b01d      	add	sp, #116	; 0x74
 800f622:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f626:	4b7b      	ldr	r3, [pc, #492]	; (800f814 <_vfiprintf_r+0x244>)
 800f628:	429d      	cmp	r5, r3
 800f62a:	d101      	bne.n	800f630 <_vfiprintf_r+0x60>
 800f62c:	68b5      	ldr	r5, [r6, #8]
 800f62e:	e7df      	b.n	800f5f0 <_vfiprintf_r+0x20>
 800f630:	4b79      	ldr	r3, [pc, #484]	; (800f818 <_vfiprintf_r+0x248>)
 800f632:	429d      	cmp	r5, r3
 800f634:	bf08      	it	eq
 800f636:	68f5      	ldreq	r5, [r6, #12]
 800f638:	e7da      	b.n	800f5f0 <_vfiprintf_r+0x20>
 800f63a:	89ab      	ldrh	r3, [r5, #12]
 800f63c:	0598      	lsls	r0, r3, #22
 800f63e:	d4ed      	bmi.n	800f61c <_vfiprintf_r+0x4c>
 800f640:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f642:	f7ff fa97 	bl	800eb74 <__retarget_lock_release_recursive>
 800f646:	e7e9      	b.n	800f61c <_vfiprintf_r+0x4c>
 800f648:	2300      	movs	r3, #0
 800f64a:	9309      	str	r3, [sp, #36]	; 0x24
 800f64c:	2320      	movs	r3, #32
 800f64e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f652:	f8cd 800c 	str.w	r8, [sp, #12]
 800f656:	2330      	movs	r3, #48	; 0x30
 800f658:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800f81c <_vfiprintf_r+0x24c>
 800f65c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f660:	f04f 0901 	mov.w	r9, #1
 800f664:	4623      	mov	r3, r4
 800f666:	469a      	mov	sl, r3
 800f668:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f66c:	b10a      	cbz	r2, 800f672 <_vfiprintf_r+0xa2>
 800f66e:	2a25      	cmp	r2, #37	; 0x25
 800f670:	d1f9      	bne.n	800f666 <_vfiprintf_r+0x96>
 800f672:	ebba 0b04 	subs.w	fp, sl, r4
 800f676:	d00b      	beq.n	800f690 <_vfiprintf_r+0xc0>
 800f678:	465b      	mov	r3, fp
 800f67a:	4622      	mov	r2, r4
 800f67c:	4629      	mov	r1, r5
 800f67e:	4630      	mov	r0, r6
 800f680:	f7ff ff93 	bl	800f5aa <__sfputs_r>
 800f684:	3001      	adds	r0, #1
 800f686:	f000 80aa 	beq.w	800f7de <_vfiprintf_r+0x20e>
 800f68a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f68c:	445a      	add	r2, fp
 800f68e:	9209      	str	r2, [sp, #36]	; 0x24
 800f690:	f89a 3000 	ldrb.w	r3, [sl]
 800f694:	2b00      	cmp	r3, #0
 800f696:	f000 80a2 	beq.w	800f7de <_vfiprintf_r+0x20e>
 800f69a:	2300      	movs	r3, #0
 800f69c:	f04f 32ff 	mov.w	r2, #4294967295
 800f6a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f6a4:	f10a 0a01 	add.w	sl, sl, #1
 800f6a8:	9304      	str	r3, [sp, #16]
 800f6aa:	9307      	str	r3, [sp, #28]
 800f6ac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f6b0:	931a      	str	r3, [sp, #104]	; 0x68
 800f6b2:	4654      	mov	r4, sl
 800f6b4:	2205      	movs	r2, #5
 800f6b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f6ba:	4858      	ldr	r0, [pc, #352]	; (800f81c <_vfiprintf_r+0x24c>)
 800f6bc:	f7f0 fda0 	bl	8000200 <memchr>
 800f6c0:	9a04      	ldr	r2, [sp, #16]
 800f6c2:	b9d8      	cbnz	r0, 800f6fc <_vfiprintf_r+0x12c>
 800f6c4:	06d1      	lsls	r1, r2, #27
 800f6c6:	bf44      	itt	mi
 800f6c8:	2320      	movmi	r3, #32
 800f6ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f6ce:	0713      	lsls	r3, r2, #28
 800f6d0:	bf44      	itt	mi
 800f6d2:	232b      	movmi	r3, #43	; 0x2b
 800f6d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f6d8:	f89a 3000 	ldrb.w	r3, [sl]
 800f6dc:	2b2a      	cmp	r3, #42	; 0x2a
 800f6de:	d015      	beq.n	800f70c <_vfiprintf_r+0x13c>
 800f6e0:	9a07      	ldr	r2, [sp, #28]
 800f6e2:	4654      	mov	r4, sl
 800f6e4:	2000      	movs	r0, #0
 800f6e6:	f04f 0c0a 	mov.w	ip, #10
 800f6ea:	4621      	mov	r1, r4
 800f6ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f6f0:	3b30      	subs	r3, #48	; 0x30
 800f6f2:	2b09      	cmp	r3, #9
 800f6f4:	d94e      	bls.n	800f794 <_vfiprintf_r+0x1c4>
 800f6f6:	b1b0      	cbz	r0, 800f726 <_vfiprintf_r+0x156>
 800f6f8:	9207      	str	r2, [sp, #28]
 800f6fa:	e014      	b.n	800f726 <_vfiprintf_r+0x156>
 800f6fc:	eba0 0308 	sub.w	r3, r0, r8
 800f700:	fa09 f303 	lsl.w	r3, r9, r3
 800f704:	4313      	orrs	r3, r2
 800f706:	9304      	str	r3, [sp, #16]
 800f708:	46a2      	mov	sl, r4
 800f70a:	e7d2      	b.n	800f6b2 <_vfiprintf_r+0xe2>
 800f70c:	9b03      	ldr	r3, [sp, #12]
 800f70e:	1d19      	adds	r1, r3, #4
 800f710:	681b      	ldr	r3, [r3, #0]
 800f712:	9103      	str	r1, [sp, #12]
 800f714:	2b00      	cmp	r3, #0
 800f716:	bfbb      	ittet	lt
 800f718:	425b      	neglt	r3, r3
 800f71a:	f042 0202 	orrlt.w	r2, r2, #2
 800f71e:	9307      	strge	r3, [sp, #28]
 800f720:	9307      	strlt	r3, [sp, #28]
 800f722:	bfb8      	it	lt
 800f724:	9204      	strlt	r2, [sp, #16]
 800f726:	7823      	ldrb	r3, [r4, #0]
 800f728:	2b2e      	cmp	r3, #46	; 0x2e
 800f72a:	d10c      	bne.n	800f746 <_vfiprintf_r+0x176>
 800f72c:	7863      	ldrb	r3, [r4, #1]
 800f72e:	2b2a      	cmp	r3, #42	; 0x2a
 800f730:	d135      	bne.n	800f79e <_vfiprintf_r+0x1ce>
 800f732:	9b03      	ldr	r3, [sp, #12]
 800f734:	1d1a      	adds	r2, r3, #4
 800f736:	681b      	ldr	r3, [r3, #0]
 800f738:	9203      	str	r2, [sp, #12]
 800f73a:	2b00      	cmp	r3, #0
 800f73c:	bfb8      	it	lt
 800f73e:	f04f 33ff 	movlt.w	r3, #4294967295
 800f742:	3402      	adds	r4, #2
 800f744:	9305      	str	r3, [sp, #20]
 800f746:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800f82c <_vfiprintf_r+0x25c>
 800f74a:	7821      	ldrb	r1, [r4, #0]
 800f74c:	2203      	movs	r2, #3
 800f74e:	4650      	mov	r0, sl
 800f750:	f7f0 fd56 	bl	8000200 <memchr>
 800f754:	b140      	cbz	r0, 800f768 <_vfiprintf_r+0x198>
 800f756:	2340      	movs	r3, #64	; 0x40
 800f758:	eba0 000a 	sub.w	r0, r0, sl
 800f75c:	fa03 f000 	lsl.w	r0, r3, r0
 800f760:	9b04      	ldr	r3, [sp, #16]
 800f762:	4303      	orrs	r3, r0
 800f764:	3401      	adds	r4, #1
 800f766:	9304      	str	r3, [sp, #16]
 800f768:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f76c:	482c      	ldr	r0, [pc, #176]	; (800f820 <_vfiprintf_r+0x250>)
 800f76e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f772:	2206      	movs	r2, #6
 800f774:	f7f0 fd44 	bl	8000200 <memchr>
 800f778:	2800      	cmp	r0, #0
 800f77a:	d03f      	beq.n	800f7fc <_vfiprintf_r+0x22c>
 800f77c:	4b29      	ldr	r3, [pc, #164]	; (800f824 <_vfiprintf_r+0x254>)
 800f77e:	bb1b      	cbnz	r3, 800f7c8 <_vfiprintf_r+0x1f8>
 800f780:	9b03      	ldr	r3, [sp, #12]
 800f782:	3307      	adds	r3, #7
 800f784:	f023 0307 	bic.w	r3, r3, #7
 800f788:	3308      	adds	r3, #8
 800f78a:	9303      	str	r3, [sp, #12]
 800f78c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f78e:	443b      	add	r3, r7
 800f790:	9309      	str	r3, [sp, #36]	; 0x24
 800f792:	e767      	b.n	800f664 <_vfiprintf_r+0x94>
 800f794:	fb0c 3202 	mla	r2, ip, r2, r3
 800f798:	460c      	mov	r4, r1
 800f79a:	2001      	movs	r0, #1
 800f79c:	e7a5      	b.n	800f6ea <_vfiprintf_r+0x11a>
 800f79e:	2300      	movs	r3, #0
 800f7a0:	3401      	adds	r4, #1
 800f7a2:	9305      	str	r3, [sp, #20]
 800f7a4:	4619      	mov	r1, r3
 800f7a6:	f04f 0c0a 	mov.w	ip, #10
 800f7aa:	4620      	mov	r0, r4
 800f7ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f7b0:	3a30      	subs	r2, #48	; 0x30
 800f7b2:	2a09      	cmp	r2, #9
 800f7b4:	d903      	bls.n	800f7be <_vfiprintf_r+0x1ee>
 800f7b6:	2b00      	cmp	r3, #0
 800f7b8:	d0c5      	beq.n	800f746 <_vfiprintf_r+0x176>
 800f7ba:	9105      	str	r1, [sp, #20]
 800f7bc:	e7c3      	b.n	800f746 <_vfiprintf_r+0x176>
 800f7be:	fb0c 2101 	mla	r1, ip, r1, r2
 800f7c2:	4604      	mov	r4, r0
 800f7c4:	2301      	movs	r3, #1
 800f7c6:	e7f0      	b.n	800f7aa <_vfiprintf_r+0x1da>
 800f7c8:	ab03      	add	r3, sp, #12
 800f7ca:	9300      	str	r3, [sp, #0]
 800f7cc:	462a      	mov	r2, r5
 800f7ce:	4b16      	ldr	r3, [pc, #88]	; (800f828 <_vfiprintf_r+0x258>)
 800f7d0:	a904      	add	r1, sp, #16
 800f7d2:	4630      	mov	r0, r6
 800f7d4:	f7fd fe24 	bl	800d420 <_printf_float>
 800f7d8:	4607      	mov	r7, r0
 800f7da:	1c78      	adds	r0, r7, #1
 800f7dc:	d1d6      	bne.n	800f78c <_vfiprintf_r+0x1bc>
 800f7de:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f7e0:	07d9      	lsls	r1, r3, #31
 800f7e2:	d405      	bmi.n	800f7f0 <_vfiprintf_r+0x220>
 800f7e4:	89ab      	ldrh	r3, [r5, #12]
 800f7e6:	059a      	lsls	r2, r3, #22
 800f7e8:	d402      	bmi.n	800f7f0 <_vfiprintf_r+0x220>
 800f7ea:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f7ec:	f7ff f9c2 	bl	800eb74 <__retarget_lock_release_recursive>
 800f7f0:	89ab      	ldrh	r3, [r5, #12]
 800f7f2:	065b      	lsls	r3, r3, #25
 800f7f4:	f53f af12 	bmi.w	800f61c <_vfiprintf_r+0x4c>
 800f7f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f7fa:	e711      	b.n	800f620 <_vfiprintf_r+0x50>
 800f7fc:	ab03      	add	r3, sp, #12
 800f7fe:	9300      	str	r3, [sp, #0]
 800f800:	462a      	mov	r2, r5
 800f802:	4b09      	ldr	r3, [pc, #36]	; (800f828 <_vfiprintf_r+0x258>)
 800f804:	a904      	add	r1, sp, #16
 800f806:	4630      	mov	r0, r6
 800f808:	f7fe f8ae 	bl	800d968 <_printf_i>
 800f80c:	e7e4      	b.n	800f7d8 <_vfiprintf_r+0x208>
 800f80e:	bf00      	nop
 800f810:	080104d8 	.word	0x080104d8
 800f814:	080104f8 	.word	0x080104f8
 800f818:	080104b8 	.word	0x080104b8
 800f81c:	08010674 	.word	0x08010674
 800f820:	0801067e 	.word	0x0801067e
 800f824:	0800d421 	.word	0x0800d421
 800f828:	0800f5ab 	.word	0x0800f5ab
 800f82c:	0801067a 	.word	0x0801067a

0800f830 <__sread>:
 800f830:	b510      	push	{r4, lr}
 800f832:	460c      	mov	r4, r1
 800f834:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f838:	f000 fae6 	bl	800fe08 <_read_r>
 800f83c:	2800      	cmp	r0, #0
 800f83e:	bfab      	itete	ge
 800f840:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f842:	89a3      	ldrhlt	r3, [r4, #12]
 800f844:	181b      	addge	r3, r3, r0
 800f846:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f84a:	bfac      	ite	ge
 800f84c:	6563      	strge	r3, [r4, #84]	; 0x54
 800f84e:	81a3      	strhlt	r3, [r4, #12]
 800f850:	bd10      	pop	{r4, pc}

0800f852 <__swrite>:
 800f852:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f856:	461f      	mov	r7, r3
 800f858:	898b      	ldrh	r3, [r1, #12]
 800f85a:	05db      	lsls	r3, r3, #23
 800f85c:	4605      	mov	r5, r0
 800f85e:	460c      	mov	r4, r1
 800f860:	4616      	mov	r6, r2
 800f862:	d505      	bpl.n	800f870 <__swrite+0x1e>
 800f864:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f868:	2302      	movs	r3, #2
 800f86a:	2200      	movs	r2, #0
 800f86c:	f000 f9f8 	bl	800fc60 <_lseek_r>
 800f870:	89a3      	ldrh	r3, [r4, #12]
 800f872:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f876:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f87a:	81a3      	strh	r3, [r4, #12]
 800f87c:	4632      	mov	r2, r6
 800f87e:	463b      	mov	r3, r7
 800f880:	4628      	mov	r0, r5
 800f882:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f886:	f000 b869 	b.w	800f95c <_write_r>

0800f88a <__sseek>:
 800f88a:	b510      	push	{r4, lr}
 800f88c:	460c      	mov	r4, r1
 800f88e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f892:	f000 f9e5 	bl	800fc60 <_lseek_r>
 800f896:	1c43      	adds	r3, r0, #1
 800f898:	89a3      	ldrh	r3, [r4, #12]
 800f89a:	bf15      	itete	ne
 800f89c:	6560      	strne	r0, [r4, #84]	; 0x54
 800f89e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f8a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f8a6:	81a3      	strheq	r3, [r4, #12]
 800f8a8:	bf18      	it	ne
 800f8aa:	81a3      	strhne	r3, [r4, #12]
 800f8ac:	bd10      	pop	{r4, pc}

0800f8ae <__sclose>:
 800f8ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f8b2:	f000 b8f1 	b.w	800fa98 <_close_r>
	...

0800f8b8 <__swbuf_r>:
 800f8b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f8ba:	460e      	mov	r6, r1
 800f8bc:	4614      	mov	r4, r2
 800f8be:	4605      	mov	r5, r0
 800f8c0:	b118      	cbz	r0, 800f8ca <__swbuf_r+0x12>
 800f8c2:	6983      	ldr	r3, [r0, #24]
 800f8c4:	b90b      	cbnz	r3, 800f8ca <__swbuf_r+0x12>
 800f8c6:	f7ff f8b1 	bl	800ea2c <__sinit>
 800f8ca:	4b21      	ldr	r3, [pc, #132]	; (800f950 <__swbuf_r+0x98>)
 800f8cc:	429c      	cmp	r4, r3
 800f8ce:	d12b      	bne.n	800f928 <__swbuf_r+0x70>
 800f8d0:	686c      	ldr	r4, [r5, #4]
 800f8d2:	69a3      	ldr	r3, [r4, #24]
 800f8d4:	60a3      	str	r3, [r4, #8]
 800f8d6:	89a3      	ldrh	r3, [r4, #12]
 800f8d8:	071a      	lsls	r2, r3, #28
 800f8da:	d52f      	bpl.n	800f93c <__swbuf_r+0x84>
 800f8dc:	6923      	ldr	r3, [r4, #16]
 800f8de:	b36b      	cbz	r3, 800f93c <__swbuf_r+0x84>
 800f8e0:	6923      	ldr	r3, [r4, #16]
 800f8e2:	6820      	ldr	r0, [r4, #0]
 800f8e4:	1ac0      	subs	r0, r0, r3
 800f8e6:	6963      	ldr	r3, [r4, #20]
 800f8e8:	b2f6      	uxtb	r6, r6
 800f8ea:	4283      	cmp	r3, r0
 800f8ec:	4637      	mov	r7, r6
 800f8ee:	dc04      	bgt.n	800f8fa <__swbuf_r+0x42>
 800f8f0:	4621      	mov	r1, r4
 800f8f2:	4628      	mov	r0, r5
 800f8f4:	f000 f966 	bl	800fbc4 <_fflush_r>
 800f8f8:	bb30      	cbnz	r0, 800f948 <__swbuf_r+0x90>
 800f8fa:	68a3      	ldr	r3, [r4, #8]
 800f8fc:	3b01      	subs	r3, #1
 800f8fe:	60a3      	str	r3, [r4, #8]
 800f900:	6823      	ldr	r3, [r4, #0]
 800f902:	1c5a      	adds	r2, r3, #1
 800f904:	6022      	str	r2, [r4, #0]
 800f906:	701e      	strb	r6, [r3, #0]
 800f908:	6963      	ldr	r3, [r4, #20]
 800f90a:	3001      	adds	r0, #1
 800f90c:	4283      	cmp	r3, r0
 800f90e:	d004      	beq.n	800f91a <__swbuf_r+0x62>
 800f910:	89a3      	ldrh	r3, [r4, #12]
 800f912:	07db      	lsls	r3, r3, #31
 800f914:	d506      	bpl.n	800f924 <__swbuf_r+0x6c>
 800f916:	2e0a      	cmp	r6, #10
 800f918:	d104      	bne.n	800f924 <__swbuf_r+0x6c>
 800f91a:	4621      	mov	r1, r4
 800f91c:	4628      	mov	r0, r5
 800f91e:	f000 f951 	bl	800fbc4 <_fflush_r>
 800f922:	b988      	cbnz	r0, 800f948 <__swbuf_r+0x90>
 800f924:	4638      	mov	r0, r7
 800f926:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f928:	4b0a      	ldr	r3, [pc, #40]	; (800f954 <__swbuf_r+0x9c>)
 800f92a:	429c      	cmp	r4, r3
 800f92c:	d101      	bne.n	800f932 <__swbuf_r+0x7a>
 800f92e:	68ac      	ldr	r4, [r5, #8]
 800f930:	e7cf      	b.n	800f8d2 <__swbuf_r+0x1a>
 800f932:	4b09      	ldr	r3, [pc, #36]	; (800f958 <__swbuf_r+0xa0>)
 800f934:	429c      	cmp	r4, r3
 800f936:	bf08      	it	eq
 800f938:	68ec      	ldreq	r4, [r5, #12]
 800f93a:	e7ca      	b.n	800f8d2 <__swbuf_r+0x1a>
 800f93c:	4621      	mov	r1, r4
 800f93e:	4628      	mov	r0, r5
 800f940:	f000 f81e 	bl	800f980 <__swsetup_r>
 800f944:	2800      	cmp	r0, #0
 800f946:	d0cb      	beq.n	800f8e0 <__swbuf_r+0x28>
 800f948:	f04f 37ff 	mov.w	r7, #4294967295
 800f94c:	e7ea      	b.n	800f924 <__swbuf_r+0x6c>
 800f94e:	bf00      	nop
 800f950:	080104d8 	.word	0x080104d8
 800f954:	080104f8 	.word	0x080104f8
 800f958:	080104b8 	.word	0x080104b8

0800f95c <_write_r>:
 800f95c:	b538      	push	{r3, r4, r5, lr}
 800f95e:	4d07      	ldr	r5, [pc, #28]	; (800f97c <_write_r+0x20>)
 800f960:	4604      	mov	r4, r0
 800f962:	4608      	mov	r0, r1
 800f964:	4611      	mov	r1, r2
 800f966:	2200      	movs	r2, #0
 800f968:	602a      	str	r2, [r5, #0]
 800f96a:	461a      	mov	r2, r3
 800f96c:	f7f9 fd16 	bl	800939c <_write>
 800f970:	1c43      	adds	r3, r0, #1
 800f972:	d102      	bne.n	800f97a <_write_r+0x1e>
 800f974:	682b      	ldr	r3, [r5, #0]
 800f976:	b103      	cbz	r3, 800f97a <_write_r+0x1e>
 800f978:	6023      	str	r3, [r4, #0]
 800f97a:	bd38      	pop	{r3, r4, r5, pc}
 800f97c:	20008200 	.word	0x20008200

0800f980 <__swsetup_r>:
 800f980:	4b32      	ldr	r3, [pc, #200]	; (800fa4c <__swsetup_r+0xcc>)
 800f982:	b570      	push	{r4, r5, r6, lr}
 800f984:	681d      	ldr	r5, [r3, #0]
 800f986:	4606      	mov	r6, r0
 800f988:	460c      	mov	r4, r1
 800f98a:	b125      	cbz	r5, 800f996 <__swsetup_r+0x16>
 800f98c:	69ab      	ldr	r3, [r5, #24]
 800f98e:	b913      	cbnz	r3, 800f996 <__swsetup_r+0x16>
 800f990:	4628      	mov	r0, r5
 800f992:	f7ff f84b 	bl	800ea2c <__sinit>
 800f996:	4b2e      	ldr	r3, [pc, #184]	; (800fa50 <__swsetup_r+0xd0>)
 800f998:	429c      	cmp	r4, r3
 800f99a:	d10f      	bne.n	800f9bc <__swsetup_r+0x3c>
 800f99c:	686c      	ldr	r4, [r5, #4]
 800f99e:	89a3      	ldrh	r3, [r4, #12]
 800f9a0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f9a4:	0719      	lsls	r1, r3, #28
 800f9a6:	d42c      	bmi.n	800fa02 <__swsetup_r+0x82>
 800f9a8:	06dd      	lsls	r5, r3, #27
 800f9aa:	d411      	bmi.n	800f9d0 <__swsetup_r+0x50>
 800f9ac:	2309      	movs	r3, #9
 800f9ae:	6033      	str	r3, [r6, #0]
 800f9b0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f9b4:	81a3      	strh	r3, [r4, #12]
 800f9b6:	f04f 30ff 	mov.w	r0, #4294967295
 800f9ba:	e03e      	b.n	800fa3a <__swsetup_r+0xba>
 800f9bc:	4b25      	ldr	r3, [pc, #148]	; (800fa54 <__swsetup_r+0xd4>)
 800f9be:	429c      	cmp	r4, r3
 800f9c0:	d101      	bne.n	800f9c6 <__swsetup_r+0x46>
 800f9c2:	68ac      	ldr	r4, [r5, #8]
 800f9c4:	e7eb      	b.n	800f99e <__swsetup_r+0x1e>
 800f9c6:	4b24      	ldr	r3, [pc, #144]	; (800fa58 <__swsetup_r+0xd8>)
 800f9c8:	429c      	cmp	r4, r3
 800f9ca:	bf08      	it	eq
 800f9cc:	68ec      	ldreq	r4, [r5, #12]
 800f9ce:	e7e6      	b.n	800f99e <__swsetup_r+0x1e>
 800f9d0:	0758      	lsls	r0, r3, #29
 800f9d2:	d512      	bpl.n	800f9fa <__swsetup_r+0x7a>
 800f9d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f9d6:	b141      	cbz	r1, 800f9ea <__swsetup_r+0x6a>
 800f9d8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f9dc:	4299      	cmp	r1, r3
 800f9de:	d002      	beq.n	800f9e6 <__swsetup_r+0x66>
 800f9e0:	4630      	mov	r0, r6
 800f9e2:	f7fd fb9d 	bl	800d120 <_free_r>
 800f9e6:	2300      	movs	r3, #0
 800f9e8:	6363      	str	r3, [r4, #52]	; 0x34
 800f9ea:	89a3      	ldrh	r3, [r4, #12]
 800f9ec:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f9f0:	81a3      	strh	r3, [r4, #12]
 800f9f2:	2300      	movs	r3, #0
 800f9f4:	6063      	str	r3, [r4, #4]
 800f9f6:	6923      	ldr	r3, [r4, #16]
 800f9f8:	6023      	str	r3, [r4, #0]
 800f9fa:	89a3      	ldrh	r3, [r4, #12]
 800f9fc:	f043 0308 	orr.w	r3, r3, #8
 800fa00:	81a3      	strh	r3, [r4, #12]
 800fa02:	6923      	ldr	r3, [r4, #16]
 800fa04:	b94b      	cbnz	r3, 800fa1a <__swsetup_r+0x9a>
 800fa06:	89a3      	ldrh	r3, [r4, #12]
 800fa08:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800fa0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800fa10:	d003      	beq.n	800fa1a <__swsetup_r+0x9a>
 800fa12:	4621      	mov	r1, r4
 800fa14:	4630      	mov	r0, r6
 800fa16:	f000 f95b 	bl	800fcd0 <__smakebuf_r>
 800fa1a:	89a0      	ldrh	r0, [r4, #12]
 800fa1c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fa20:	f010 0301 	ands.w	r3, r0, #1
 800fa24:	d00a      	beq.n	800fa3c <__swsetup_r+0xbc>
 800fa26:	2300      	movs	r3, #0
 800fa28:	60a3      	str	r3, [r4, #8]
 800fa2a:	6963      	ldr	r3, [r4, #20]
 800fa2c:	425b      	negs	r3, r3
 800fa2e:	61a3      	str	r3, [r4, #24]
 800fa30:	6923      	ldr	r3, [r4, #16]
 800fa32:	b943      	cbnz	r3, 800fa46 <__swsetup_r+0xc6>
 800fa34:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800fa38:	d1ba      	bne.n	800f9b0 <__swsetup_r+0x30>
 800fa3a:	bd70      	pop	{r4, r5, r6, pc}
 800fa3c:	0781      	lsls	r1, r0, #30
 800fa3e:	bf58      	it	pl
 800fa40:	6963      	ldrpl	r3, [r4, #20]
 800fa42:	60a3      	str	r3, [r4, #8]
 800fa44:	e7f4      	b.n	800fa30 <__swsetup_r+0xb0>
 800fa46:	2000      	movs	r0, #0
 800fa48:	e7f7      	b.n	800fa3a <__swsetup_r+0xba>
 800fa4a:	bf00      	nop
 800fa4c:	2000001c 	.word	0x2000001c
 800fa50:	080104d8 	.word	0x080104d8
 800fa54:	080104f8 	.word	0x080104f8
 800fa58:	080104b8 	.word	0x080104b8

0800fa5c <__assert_func>:
 800fa5c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fa5e:	4614      	mov	r4, r2
 800fa60:	461a      	mov	r2, r3
 800fa62:	4b09      	ldr	r3, [pc, #36]	; (800fa88 <__assert_func+0x2c>)
 800fa64:	681b      	ldr	r3, [r3, #0]
 800fa66:	4605      	mov	r5, r0
 800fa68:	68d8      	ldr	r0, [r3, #12]
 800fa6a:	b14c      	cbz	r4, 800fa80 <__assert_func+0x24>
 800fa6c:	4b07      	ldr	r3, [pc, #28]	; (800fa8c <__assert_func+0x30>)
 800fa6e:	9100      	str	r1, [sp, #0]
 800fa70:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800fa74:	4906      	ldr	r1, [pc, #24]	; (800fa90 <__assert_func+0x34>)
 800fa76:	462b      	mov	r3, r5
 800fa78:	f000 f8e0 	bl	800fc3c <fiprintf>
 800fa7c:	f000 f9e3 	bl	800fe46 <abort>
 800fa80:	4b04      	ldr	r3, [pc, #16]	; (800fa94 <__assert_func+0x38>)
 800fa82:	461c      	mov	r4, r3
 800fa84:	e7f3      	b.n	800fa6e <__assert_func+0x12>
 800fa86:	bf00      	nop
 800fa88:	2000001c 	.word	0x2000001c
 800fa8c:	08010685 	.word	0x08010685
 800fa90:	08010692 	.word	0x08010692
 800fa94:	080106c0 	.word	0x080106c0

0800fa98 <_close_r>:
 800fa98:	b538      	push	{r3, r4, r5, lr}
 800fa9a:	4d06      	ldr	r5, [pc, #24]	; (800fab4 <_close_r+0x1c>)
 800fa9c:	2300      	movs	r3, #0
 800fa9e:	4604      	mov	r4, r0
 800faa0:	4608      	mov	r0, r1
 800faa2:	602b      	str	r3, [r5, #0]
 800faa4:	f000 fa44 	bl	800ff30 <_close>
 800faa8:	1c43      	adds	r3, r0, #1
 800faaa:	d102      	bne.n	800fab2 <_close_r+0x1a>
 800faac:	682b      	ldr	r3, [r5, #0]
 800faae:	b103      	cbz	r3, 800fab2 <_close_r+0x1a>
 800fab0:	6023      	str	r3, [r4, #0]
 800fab2:	bd38      	pop	{r3, r4, r5, pc}
 800fab4:	20008200 	.word	0x20008200

0800fab8 <__sflush_r>:
 800fab8:	898a      	ldrh	r2, [r1, #12]
 800faba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fabe:	4605      	mov	r5, r0
 800fac0:	0710      	lsls	r0, r2, #28
 800fac2:	460c      	mov	r4, r1
 800fac4:	d458      	bmi.n	800fb78 <__sflush_r+0xc0>
 800fac6:	684b      	ldr	r3, [r1, #4]
 800fac8:	2b00      	cmp	r3, #0
 800faca:	dc05      	bgt.n	800fad8 <__sflush_r+0x20>
 800facc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800face:	2b00      	cmp	r3, #0
 800fad0:	dc02      	bgt.n	800fad8 <__sflush_r+0x20>
 800fad2:	2000      	movs	r0, #0
 800fad4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fad8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fada:	2e00      	cmp	r6, #0
 800fadc:	d0f9      	beq.n	800fad2 <__sflush_r+0x1a>
 800fade:	2300      	movs	r3, #0
 800fae0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800fae4:	682f      	ldr	r7, [r5, #0]
 800fae6:	602b      	str	r3, [r5, #0]
 800fae8:	d032      	beq.n	800fb50 <__sflush_r+0x98>
 800faea:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800faec:	89a3      	ldrh	r3, [r4, #12]
 800faee:	075a      	lsls	r2, r3, #29
 800faf0:	d505      	bpl.n	800fafe <__sflush_r+0x46>
 800faf2:	6863      	ldr	r3, [r4, #4]
 800faf4:	1ac0      	subs	r0, r0, r3
 800faf6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800faf8:	b10b      	cbz	r3, 800fafe <__sflush_r+0x46>
 800fafa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800fafc:	1ac0      	subs	r0, r0, r3
 800fafe:	2300      	movs	r3, #0
 800fb00:	4602      	mov	r2, r0
 800fb02:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fb04:	6a21      	ldr	r1, [r4, #32]
 800fb06:	4628      	mov	r0, r5
 800fb08:	47b0      	blx	r6
 800fb0a:	1c43      	adds	r3, r0, #1
 800fb0c:	89a3      	ldrh	r3, [r4, #12]
 800fb0e:	d106      	bne.n	800fb1e <__sflush_r+0x66>
 800fb10:	6829      	ldr	r1, [r5, #0]
 800fb12:	291d      	cmp	r1, #29
 800fb14:	d82c      	bhi.n	800fb70 <__sflush_r+0xb8>
 800fb16:	4a2a      	ldr	r2, [pc, #168]	; (800fbc0 <__sflush_r+0x108>)
 800fb18:	40ca      	lsrs	r2, r1
 800fb1a:	07d6      	lsls	r6, r2, #31
 800fb1c:	d528      	bpl.n	800fb70 <__sflush_r+0xb8>
 800fb1e:	2200      	movs	r2, #0
 800fb20:	6062      	str	r2, [r4, #4]
 800fb22:	04d9      	lsls	r1, r3, #19
 800fb24:	6922      	ldr	r2, [r4, #16]
 800fb26:	6022      	str	r2, [r4, #0]
 800fb28:	d504      	bpl.n	800fb34 <__sflush_r+0x7c>
 800fb2a:	1c42      	adds	r2, r0, #1
 800fb2c:	d101      	bne.n	800fb32 <__sflush_r+0x7a>
 800fb2e:	682b      	ldr	r3, [r5, #0]
 800fb30:	b903      	cbnz	r3, 800fb34 <__sflush_r+0x7c>
 800fb32:	6560      	str	r0, [r4, #84]	; 0x54
 800fb34:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fb36:	602f      	str	r7, [r5, #0]
 800fb38:	2900      	cmp	r1, #0
 800fb3a:	d0ca      	beq.n	800fad2 <__sflush_r+0x1a>
 800fb3c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fb40:	4299      	cmp	r1, r3
 800fb42:	d002      	beq.n	800fb4a <__sflush_r+0x92>
 800fb44:	4628      	mov	r0, r5
 800fb46:	f7fd faeb 	bl	800d120 <_free_r>
 800fb4a:	2000      	movs	r0, #0
 800fb4c:	6360      	str	r0, [r4, #52]	; 0x34
 800fb4e:	e7c1      	b.n	800fad4 <__sflush_r+0x1c>
 800fb50:	6a21      	ldr	r1, [r4, #32]
 800fb52:	2301      	movs	r3, #1
 800fb54:	4628      	mov	r0, r5
 800fb56:	47b0      	blx	r6
 800fb58:	1c41      	adds	r1, r0, #1
 800fb5a:	d1c7      	bne.n	800faec <__sflush_r+0x34>
 800fb5c:	682b      	ldr	r3, [r5, #0]
 800fb5e:	2b00      	cmp	r3, #0
 800fb60:	d0c4      	beq.n	800faec <__sflush_r+0x34>
 800fb62:	2b1d      	cmp	r3, #29
 800fb64:	d001      	beq.n	800fb6a <__sflush_r+0xb2>
 800fb66:	2b16      	cmp	r3, #22
 800fb68:	d101      	bne.n	800fb6e <__sflush_r+0xb6>
 800fb6a:	602f      	str	r7, [r5, #0]
 800fb6c:	e7b1      	b.n	800fad2 <__sflush_r+0x1a>
 800fb6e:	89a3      	ldrh	r3, [r4, #12]
 800fb70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fb74:	81a3      	strh	r3, [r4, #12]
 800fb76:	e7ad      	b.n	800fad4 <__sflush_r+0x1c>
 800fb78:	690f      	ldr	r7, [r1, #16]
 800fb7a:	2f00      	cmp	r7, #0
 800fb7c:	d0a9      	beq.n	800fad2 <__sflush_r+0x1a>
 800fb7e:	0793      	lsls	r3, r2, #30
 800fb80:	680e      	ldr	r6, [r1, #0]
 800fb82:	bf08      	it	eq
 800fb84:	694b      	ldreq	r3, [r1, #20]
 800fb86:	600f      	str	r7, [r1, #0]
 800fb88:	bf18      	it	ne
 800fb8a:	2300      	movne	r3, #0
 800fb8c:	eba6 0807 	sub.w	r8, r6, r7
 800fb90:	608b      	str	r3, [r1, #8]
 800fb92:	f1b8 0f00 	cmp.w	r8, #0
 800fb96:	dd9c      	ble.n	800fad2 <__sflush_r+0x1a>
 800fb98:	6a21      	ldr	r1, [r4, #32]
 800fb9a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800fb9c:	4643      	mov	r3, r8
 800fb9e:	463a      	mov	r2, r7
 800fba0:	4628      	mov	r0, r5
 800fba2:	47b0      	blx	r6
 800fba4:	2800      	cmp	r0, #0
 800fba6:	dc06      	bgt.n	800fbb6 <__sflush_r+0xfe>
 800fba8:	89a3      	ldrh	r3, [r4, #12]
 800fbaa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fbae:	81a3      	strh	r3, [r4, #12]
 800fbb0:	f04f 30ff 	mov.w	r0, #4294967295
 800fbb4:	e78e      	b.n	800fad4 <__sflush_r+0x1c>
 800fbb6:	4407      	add	r7, r0
 800fbb8:	eba8 0800 	sub.w	r8, r8, r0
 800fbbc:	e7e9      	b.n	800fb92 <__sflush_r+0xda>
 800fbbe:	bf00      	nop
 800fbc0:	20400001 	.word	0x20400001

0800fbc4 <_fflush_r>:
 800fbc4:	b538      	push	{r3, r4, r5, lr}
 800fbc6:	690b      	ldr	r3, [r1, #16]
 800fbc8:	4605      	mov	r5, r0
 800fbca:	460c      	mov	r4, r1
 800fbcc:	b913      	cbnz	r3, 800fbd4 <_fflush_r+0x10>
 800fbce:	2500      	movs	r5, #0
 800fbd0:	4628      	mov	r0, r5
 800fbd2:	bd38      	pop	{r3, r4, r5, pc}
 800fbd4:	b118      	cbz	r0, 800fbde <_fflush_r+0x1a>
 800fbd6:	6983      	ldr	r3, [r0, #24]
 800fbd8:	b90b      	cbnz	r3, 800fbde <_fflush_r+0x1a>
 800fbda:	f7fe ff27 	bl	800ea2c <__sinit>
 800fbde:	4b14      	ldr	r3, [pc, #80]	; (800fc30 <_fflush_r+0x6c>)
 800fbe0:	429c      	cmp	r4, r3
 800fbe2:	d11b      	bne.n	800fc1c <_fflush_r+0x58>
 800fbe4:	686c      	ldr	r4, [r5, #4]
 800fbe6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fbea:	2b00      	cmp	r3, #0
 800fbec:	d0ef      	beq.n	800fbce <_fflush_r+0xa>
 800fbee:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800fbf0:	07d0      	lsls	r0, r2, #31
 800fbf2:	d404      	bmi.n	800fbfe <_fflush_r+0x3a>
 800fbf4:	0599      	lsls	r1, r3, #22
 800fbf6:	d402      	bmi.n	800fbfe <_fflush_r+0x3a>
 800fbf8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fbfa:	f7fe ffba 	bl	800eb72 <__retarget_lock_acquire_recursive>
 800fbfe:	4628      	mov	r0, r5
 800fc00:	4621      	mov	r1, r4
 800fc02:	f7ff ff59 	bl	800fab8 <__sflush_r>
 800fc06:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fc08:	07da      	lsls	r2, r3, #31
 800fc0a:	4605      	mov	r5, r0
 800fc0c:	d4e0      	bmi.n	800fbd0 <_fflush_r+0xc>
 800fc0e:	89a3      	ldrh	r3, [r4, #12]
 800fc10:	059b      	lsls	r3, r3, #22
 800fc12:	d4dd      	bmi.n	800fbd0 <_fflush_r+0xc>
 800fc14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fc16:	f7fe ffad 	bl	800eb74 <__retarget_lock_release_recursive>
 800fc1a:	e7d9      	b.n	800fbd0 <_fflush_r+0xc>
 800fc1c:	4b05      	ldr	r3, [pc, #20]	; (800fc34 <_fflush_r+0x70>)
 800fc1e:	429c      	cmp	r4, r3
 800fc20:	d101      	bne.n	800fc26 <_fflush_r+0x62>
 800fc22:	68ac      	ldr	r4, [r5, #8]
 800fc24:	e7df      	b.n	800fbe6 <_fflush_r+0x22>
 800fc26:	4b04      	ldr	r3, [pc, #16]	; (800fc38 <_fflush_r+0x74>)
 800fc28:	429c      	cmp	r4, r3
 800fc2a:	bf08      	it	eq
 800fc2c:	68ec      	ldreq	r4, [r5, #12]
 800fc2e:	e7da      	b.n	800fbe6 <_fflush_r+0x22>
 800fc30:	080104d8 	.word	0x080104d8
 800fc34:	080104f8 	.word	0x080104f8
 800fc38:	080104b8 	.word	0x080104b8

0800fc3c <fiprintf>:
 800fc3c:	b40e      	push	{r1, r2, r3}
 800fc3e:	b503      	push	{r0, r1, lr}
 800fc40:	4601      	mov	r1, r0
 800fc42:	ab03      	add	r3, sp, #12
 800fc44:	4805      	ldr	r0, [pc, #20]	; (800fc5c <fiprintf+0x20>)
 800fc46:	f853 2b04 	ldr.w	r2, [r3], #4
 800fc4a:	6800      	ldr	r0, [r0, #0]
 800fc4c:	9301      	str	r3, [sp, #4]
 800fc4e:	f7ff fcbf 	bl	800f5d0 <_vfiprintf_r>
 800fc52:	b002      	add	sp, #8
 800fc54:	f85d eb04 	ldr.w	lr, [sp], #4
 800fc58:	b003      	add	sp, #12
 800fc5a:	4770      	bx	lr
 800fc5c:	2000001c 	.word	0x2000001c

0800fc60 <_lseek_r>:
 800fc60:	b538      	push	{r3, r4, r5, lr}
 800fc62:	4d07      	ldr	r5, [pc, #28]	; (800fc80 <_lseek_r+0x20>)
 800fc64:	4604      	mov	r4, r0
 800fc66:	4608      	mov	r0, r1
 800fc68:	4611      	mov	r1, r2
 800fc6a:	2200      	movs	r2, #0
 800fc6c:	602a      	str	r2, [r5, #0]
 800fc6e:	461a      	mov	r2, r3
 800fc70:	f000 f986 	bl	800ff80 <_lseek>
 800fc74:	1c43      	adds	r3, r0, #1
 800fc76:	d102      	bne.n	800fc7e <_lseek_r+0x1e>
 800fc78:	682b      	ldr	r3, [r5, #0]
 800fc7a:	b103      	cbz	r3, 800fc7e <_lseek_r+0x1e>
 800fc7c:	6023      	str	r3, [r4, #0]
 800fc7e:	bd38      	pop	{r3, r4, r5, pc}
 800fc80:	20008200 	.word	0x20008200

0800fc84 <__swhatbuf_r>:
 800fc84:	b570      	push	{r4, r5, r6, lr}
 800fc86:	460e      	mov	r6, r1
 800fc88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fc8c:	2900      	cmp	r1, #0
 800fc8e:	b096      	sub	sp, #88	; 0x58
 800fc90:	4614      	mov	r4, r2
 800fc92:	461d      	mov	r5, r3
 800fc94:	da08      	bge.n	800fca8 <__swhatbuf_r+0x24>
 800fc96:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800fc9a:	2200      	movs	r2, #0
 800fc9c:	602a      	str	r2, [r5, #0]
 800fc9e:	061a      	lsls	r2, r3, #24
 800fca0:	d410      	bmi.n	800fcc4 <__swhatbuf_r+0x40>
 800fca2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800fca6:	e00e      	b.n	800fcc6 <__swhatbuf_r+0x42>
 800fca8:	466a      	mov	r2, sp
 800fcaa:	f000 f8d3 	bl	800fe54 <_fstat_r>
 800fcae:	2800      	cmp	r0, #0
 800fcb0:	dbf1      	blt.n	800fc96 <__swhatbuf_r+0x12>
 800fcb2:	9a01      	ldr	r2, [sp, #4]
 800fcb4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800fcb8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800fcbc:	425a      	negs	r2, r3
 800fcbe:	415a      	adcs	r2, r3
 800fcc0:	602a      	str	r2, [r5, #0]
 800fcc2:	e7ee      	b.n	800fca2 <__swhatbuf_r+0x1e>
 800fcc4:	2340      	movs	r3, #64	; 0x40
 800fcc6:	2000      	movs	r0, #0
 800fcc8:	6023      	str	r3, [r4, #0]
 800fcca:	b016      	add	sp, #88	; 0x58
 800fccc:	bd70      	pop	{r4, r5, r6, pc}
	...

0800fcd0 <__smakebuf_r>:
 800fcd0:	898b      	ldrh	r3, [r1, #12]
 800fcd2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800fcd4:	079d      	lsls	r5, r3, #30
 800fcd6:	4606      	mov	r6, r0
 800fcd8:	460c      	mov	r4, r1
 800fcda:	d507      	bpl.n	800fcec <__smakebuf_r+0x1c>
 800fcdc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800fce0:	6023      	str	r3, [r4, #0]
 800fce2:	6123      	str	r3, [r4, #16]
 800fce4:	2301      	movs	r3, #1
 800fce6:	6163      	str	r3, [r4, #20]
 800fce8:	b002      	add	sp, #8
 800fcea:	bd70      	pop	{r4, r5, r6, pc}
 800fcec:	ab01      	add	r3, sp, #4
 800fcee:	466a      	mov	r2, sp
 800fcf0:	f7ff ffc8 	bl	800fc84 <__swhatbuf_r>
 800fcf4:	9900      	ldr	r1, [sp, #0]
 800fcf6:	4605      	mov	r5, r0
 800fcf8:	4630      	mov	r0, r6
 800fcfa:	f7fd fa7d 	bl	800d1f8 <_malloc_r>
 800fcfe:	b948      	cbnz	r0, 800fd14 <__smakebuf_r+0x44>
 800fd00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fd04:	059a      	lsls	r2, r3, #22
 800fd06:	d4ef      	bmi.n	800fce8 <__smakebuf_r+0x18>
 800fd08:	f023 0303 	bic.w	r3, r3, #3
 800fd0c:	f043 0302 	orr.w	r3, r3, #2
 800fd10:	81a3      	strh	r3, [r4, #12]
 800fd12:	e7e3      	b.n	800fcdc <__smakebuf_r+0xc>
 800fd14:	4b0d      	ldr	r3, [pc, #52]	; (800fd4c <__smakebuf_r+0x7c>)
 800fd16:	62b3      	str	r3, [r6, #40]	; 0x28
 800fd18:	89a3      	ldrh	r3, [r4, #12]
 800fd1a:	6020      	str	r0, [r4, #0]
 800fd1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fd20:	81a3      	strh	r3, [r4, #12]
 800fd22:	9b00      	ldr	r3, [sp, #0]
 800fd24:	6163      	str	r3, [r4, #20]
 800fd26:	9b01      	ldr	r3, [sp, #4]
 800fd28:	6120      	str	r0, [r4, #16]
 800fd2a:	b15b      	cbz	r3, 800fd44 <__smakebuf_r+0x74>
 800fd2c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fd30:	4630      	mov	r0, r6
 800fd32:	f000 f8a1 	bl	800fe78 <_isatty_r>
 800fd36:	b128      	cbz	r0, 800fd44 <__smakebuf_r+0x74>
 800fd38:	89a3      	ldrh	r3, [r4, #12]
 800fd3a:	f023 0303 	bic.w	r3, r3, #3
 800fd3e:	f043 0301 	orr.w	r3, r3, #1
 800fd42:	81a3      	strh	r3, [r4, #12]
 800fd44:	89a0      	ldrh	r0, [r4, #12]
 800fd46:	4305      	orrs	r5, r0
 800fd48:	81a5      	strh	r5, [r4, #12]
 800fd4a:	e7cd      	b.n	800fce8 <__smakebuf_r+0x18>
 800fd4c:	0800e9c5 	.word	0x0800e9c5

0800fd50 <__ascii_mbtowc>:
 800fd50:	b082      	sub	sp, #8
 800fd52:	b901      	cbnz	r1, 800fd56 <__ascii_mbtowc+0x6>
 800fd54:	a901      	add	r1, sp, #4
 800fd56:	b142      	cbz	r2, 800fd6a <__ascii_mbtowc+0x1a>
 800fd58:	b14b      	cbz	r3, 800fd6e <__ascii_mbtowc+0x1e>
 800fd5a:	7813      	ldrb	r3, [r2, #0]
 800fd5c:	600b      	str	r3, [r1, #0]
 800fd5e:	7812      	ldrb	r2, [r2, #0]
 800fd60:	1e10      	subs	r0, r2, #0
 800fd62:	bf18      	it	ne
 800fd64:	2001      	movne	r0, #1
 800fd66:	b002      	add	sp, #8
 800fd68:	4770      	bx	lr
 800fd6a:	4610      	mov	r0, r2
 800fd6c:	e7fb      	b.n	800fd66 <__ascii_mbtowc+0x16>
 800fd6e:	f06f 0001 	mvn.w	r0, #1
 800fd72:	e7f8      	b.n	800fd66 <__ascii_mbtowc+0x16>

0800fd74 <memmove>:
 800fd74:	4288      	cmp	r0, r1
 800fd76:	b510      	push	{r4, lr}
 800fd78:	eb01 0402 	add.w	r4, r1, r2
 800fd7c:	d902      	bls.n	800fd84 <memmove+0x10>
 800fd7e:	4284      	cmp	r4, r0
 800fd80:	4623      	mov	r3, r4
 800fd82:	d807      	bhi.n	800fd94 <memmove+0x20>
 800fd84:	1e43      	subs	r3, r0, #1
 800fd86:	42a1      	cmp	r1, r4
 800fd88:	d008      	beq.n	800fd9c <memmove+0x28>
 800fd8a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fd8e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800fd92:	e7f8      	b.n	800fd86 <memmove+0x12>
 800fd94:	4402      	add	r2, r0
 800fd96:	4601      	mov	r1, r0
 800fd98:	428a      	cmp	r2, r1
 800fd9a:	d100      	bne.n	800fd9e <memmove+0x2a>
 800fd9c:	bd10      	pop	{r4, pc}
 800fd9e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fda2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800fda6:	e7f7      	b.n	800fd98 <memmove+0x24>

0800fda8 <_realloc_r>:
 800fda8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fdac:	4680      	mov	r8, r0
 800fdae:	4614      	mov	r4, r2
 800fdb0:	460e      	mov	r6, r1
 800fdb2:	b921      	cbnz	r1, 800fdbe <_realloc_r+0x16>
 800fdb4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fdb8:	4611      	mov	r1, r2
 800fdba:	f7fd ba1d 	b.w	800d1f8 <_malloc_r>
 800fdbe:	b92a      	cbnz	r2, 800fdcc <_realloc_r+0x24>
 800fdc0:	f7fd f9ae 	bl	800d120 <_free_r>
 800fdc4:	4625      	mov	r5, r4
 800fdc6:	4628      	mov	r0, r5
 800fdc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fdcc:	f000 f864 	bl	800fe98 <_malloc_usable_size_r>
 800fdd0:	4284      	cmp	r4, r0
 800fdd2:	4607      	mov	r7, r0
 800fdd4:	d802      	bhi.n	800fddc <_realloc_r+0x34>
 800fdd6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800fdda:	d812      	bhi.n	800fe02 <_realloc_r+0x5a>
 800fddc:	4621      	mov	r1, r4
 800fdde:	4640      	mov	r0, r8
 800fde0:	f7fd fa0a 	bl	800d1f8 <_malloc_r>
 800fde4:	4605      	mov	r5, r0
 800fde6:	2800      	cmp	r0, #0
 800fde8:	d0ed      	beq.n	800fdc6 <_realloc_r+0x1e>
 800fdea:	42bc      	cmp	r4, r7
 800fdec:	4622      	mov	r2, r4
 800fdee:	4631      	mov	r1, r6
 800fdf0:	bf28      	it	cs
 800fdf2:	463a      	movcs	r2, r7
 800fdf4:	f7fd f97e 	bl	800d0f4 <memcpy>
 800fdf8:	4631      	mov	r1, r6
 800fdfa:	4640      	mov	r0, r8
 800fdfc:	f7fd f990 	bl	800d120 <_free_r>
 800fe00:	e7e1      	b.n	800fdc6 <_realloc_r+0x1e>
 800fe02:	4635      	mov	r5, r6
 800fe04:	e7df      	b.n	800fdc6 <_realloc_r+0x1e>
	...

0800fe08 <_read_r>:
 800fe08:	b538      	push	{r3, r4, r5, lr}
 800fe0a:	4d07      	ldr	r5, [pc, #28]	; (800fe28 <_read_r+0x20>)
 800fe0c:	4604      	mov	r4, r0
 800fe0e:	4608      	mov	r0, r1
 800fe10:	4611      	mov	r1, r2
 800fe12:	2200      	movs	r2, #0
 800fe14:	602a      	str	r2, [r5, #0]
 800fe16:	461a      	mov	r2, r3
 800fe18:	f000 f8ba 	bl	800ff90 <_read>
 800fe1c:	1c43      	adds	r3, r0, #1
 800fe1e:	d102      	bne.n	800fe26 <_read_r+0x1e>
 800fe20:	682b      	ldr	r3, [r5, #0]
 800fe22:	b103      	cbz	r3, 800fe26 <_read_r+0x1e>
 800fe24:	6023      	str	r3, [r4, #0]
 800fe26:	bd38      	pop	{r3, r4, r5, pc}
 800fe28:	20008200 	.word	0x20008200

0800fe2c <__ascii_wctomb>:
 800fe2c:	b149      	cbz	r1, 800fe42 <__ascii_wctomb+0x16>
 800fe2e:	2aff      	cmp	r2, #255	; 0xff
 800fe30:	bf85      	ittet	hi
 800fe32:	238a      	movhi	r3, #138	; 0x8a
 800fe34:	6003      	strhi	r3, [r0, #0]
 800fe36:	700a      	strbls	r2, [r1, #0]
 800fe38:	f04f 30ff 	movhi.w	r0, #4294967295
 800fe3c:	bf98      	it	ls
 800fe3e:	2001      	movls	r0, #1
 800fe40:	4770      	bx	lr
 800fe42:	4608      	mov	r0, r1
 800fe44:	4770      	bx	lr

0800fe46 <abort>:
 800fe46:	b508      	push	{r3, lr}
 800fe48:	2006      	movs	r0, #6
 800fe4a:	f000 f855 	bl	800fef8 <raise>
 800fe4e:	2001      	movs	r0, #1
 800fe50:	f000 f8b4 	bl	800ffbc <_exit>

0800fe54 <_fstat_r>:
 800fe54:	b538      	push	{r3, r4, r5, lr}
 800fe56:	4d07      	ldr	r5, [pc, #28]	; (800fe74 <_fstat_r+0x20>)
 800fe58:	2300      	movs	r3, #0
 800fe5a:	4604      	mov	r4, r0
 800fe5c:	4608      	mov	r0, r1
 800fe5e:	4611      	mov	r1, r2
 800fe60:	602b      	str	r3, [r5, #0]
 800fe62:	f000 f86d 	bl	800ff40 <_fstat>
 800fe66:	1c43      	adds	r3, r0, #1
 800fe68:	d102      	bne.n	800fe70 <_fstat_r+0x1c>
 800fe6a:	682b      	ldr	r3, [r5, #0]
 800fe6c:	b103      	cbz	r3, 800fe70 <_fstat_r+0x1c>
 800fe6e:	6023      	str	r3, [r4, #0]
 800fe70:	bd38      	pop	{r3, r4, r5, pc}
 800fe72:	bf00      	nop
 800fe74:	20008200 	.word	0x20008200

0800fe78 <_isatty_r>:
 800fe78:	b538      	push	{r3, r4, r5, lr}
 800fe7a:	4d06      	ldr	r5, [pc, #24]	; (800fe94 <_isatty_r+0x1c>)
 800fe7c:	2300      	movs	r3, #0
 800fe7e:	4604      	mov	r4, r0
 800fe80:	4608      	mov	r0, r1
 800fe82:	602b      	str	r3, [r5, #0]
 800fe84:	f000 f86c 	bl	800ff60 <_isatty>
 800fe88:	1c43      	adds	r3, r0, #1
 800fe8a:	d102      	bne.n	800fe92 <_isatty_r+0x1a>
 800fe8c:	682b      	ldr	r3, [r5, #0]
 800fe8e:	b103      	cbz	r3, 800fe92 <_isatty_r+0x1a>
 800fe90:	6023      	str	r3, [r4, #0]
 800fe92:	bd38      	pop	{r3, r4, r5, pc}
 800fe94:	20008200 	.word	0x20008200

0800fe98 <_malloc_usable_size_r>:
 800fe98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fe9c:	1f18      	subs	r0, r3, #4
 800fe9e:	2b00      	cmp	r3, #0
 800fea0:	bfbc      	itt	lt
 800fea2:	580b      	ldrlt	r3, [r1, r0]
 800fea4:	18c0      	addlt	r0, r0, r3
 800fea6:	4770      	bx	lr

0800fea8 <_raise_r>:
 800fea8:	291f      	cmp	r1, #31
 800feaa:	b538      	push	{r3, r4, r5, lr}
 800feac:	4604      	mov	r4, r0
 800feae:	460d      	mov	r5, r1
 800feb0:	d904      	bls.n	800febc <_raise_r+0x14>
 800feb2:	2316      	movs	r3, #22
 800feb4:	6003      	str	r3, [r0, #0]
 800feb6:	f04f 30ff 	mov.w	r0, #4294967295
 800feba:	bd38      	pop	{r3, r4, r5, pc}
 800febc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800febe:	b112      	cbz	r2, 800fec6 <_raise_r+0x1e>
 800fec0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fec4:	b94b      	cbnz	r3, 800feda <_raise_r+0x32>
 800fec6:	4620      	mov	r0, r4
 800fec8:	f000 f830 	bl	800ff2c <_getpid_r>
 800fecc:	462a      	mov	r2, r5
 800fece:	4601      	mov	r1, r0
 800fed0:	4620      	mov	r0, r4
 800fed2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fed6:	f000 b817 	b.w	800ff08 <_kill_r>
 800feda:	2b01      	cmp	r3, #1
 800fedc:	d00a      	beq.n	800fef4 <_raise_r+0x4c>
 800fede:	1c59      	adds	r1, r3, #1
 800fee0:	d103      	bne.n	800feea <_raise_r+0x42>
 800fee2:	2316      	movs	r3, #22
 800fee4:	6003      	str	r3, [r0, #0]
 800fee6:	2001      	movs	r0, #1
 800fee8:	e7e7      	b.n	800feba <_raise_r+0x12>
 800feea:	2400      	movs	r4, #0
 800feec:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800fef0:	4628      	mov	r0, r5
 800fef2:	4798      	blx	r3
 800fef4:	2000      	movs	r0, #0
 800fef6:	e7e0      	b.n	800feba <_raise_r+0x12>

0800fef8 <raise>:
 800fef8:	4b02      	ldr	r3, [pc, #8]	; (800ff04 <raise+0xc>)
 800fefa:	4601      	mov	r1, r0
 800fefc:	6818      	ldr	r0, [r3, #0]
 800fefe:	f7ff bfd3 	b.w	800fea8 <_raise_r>
 800ff02:	bf00      	nop
 800ff04:	2000001c 	.word	0x2000001c

0800ff08 <_kill_r>:
 800ff08:	b538      	push	{r3, r4, r5, lr}
 800ff0a:	4d07      	ldr	r5, [pc, #28]	; (800ff28 <_kill_r+0x20>)
 800ff0c:	2300      	movs	r3, #0
 800ff0e:	4604      	mov	r4, r0
 800ff10:	4608      	mov	r0, r1
 800ff12:	4611      	mov	r1, r2
 800ff14:	602b      	str	r3, [r5, #0]
 800ff16:	f000 f82b 	bl	800ff70 <_kill>
 800ff1a:	1c43      	adds	r3, r0, #1
 800ff1c:	d102      	bne.n	800ff24 <_kill_r+0x1c>
 800ff1e:	682b      	ldr	r3, [r5, #0]
 800ff20:	b103      	cbz	r3, 800ff24 <_kill_r+0x1c>
 800ff22:	6023      	str	r3, [r4, #0]
 800ff24:	bd38      	pop	{r3, r4, r5, pc}
 800ff26:	bf00      	nop
 800ff28:	20008200 	.word	0x20008200

0800ff2c <_getpid_r>:
 800ff2c:	f000 b810 	b.w	800ff50 <_getpid>

0800ff30 <_close>:
 800ff30:	4b02      	ldr	r3, [pc, #8]	; (800ff3c <_close+0xc>)
 800ff32:	2258      	movs	r2, #88	; 0x58
 800ff34:	601a      	str	r2, [r3, #0]
 800ff36:	f04f 30ff 	mov.w	r0, #4294967295
 800ff3a:	4770      	bx	lr
 800ff3c:	20008200 	.word	0x20008200

0800ff40 <_fstat>:
 800ff40:	4b02      	ldr	r3, [pc, #8]	; (800ff4c <_fstat+0xc>)
 800ff42:	2258      	movs	r2, #88	; 0x58
 800ff44:	601a      	str	r2, [r3, #0]
 800ff46:	f04f 30ff 	mov.w	r0, #4294967295
 800ff4a:	4770      	bx	lr
 800ff4c:	20008200 	.word	0x20008200

0800ff50 <_getpid>:
 800ff50:	4b02      	ldr	r3, [pc, #8]	; (800ff5c <_getpid+0xc>)
 800ff52:	2258      	movs	r2, #88	; 0x58
 800ff54:	601a      	str	r2, [r3, #0]
 800ff56:	f04f 30ff 	mov.w	r0, #4294967295
 800ff5a:	4770      	bx	lr
 800ff5c:	20008200 	.word	0x20008200

0800ff60 <_isatty>:
 800ff60:	4b02      	ldr	r3, [pc, #8]	; (800ff6c <_isatty+0xc>)
 800ff62:	2258      	movs	r2, #88	; 0x58
 800ff64:	601a      	str	r2, [r3, #0]
 800ff66:	2000      	movs	r0, #0
 800ff68:	4770      	bx	lr
 800ff6a:	bf00      	nop
 800ff6c:	20008200 	.word	0x20008200

0800ff70 <_kill>:
 800ff70:	4b02      	ldr	r3, [pc, #8]	; (800ff7c <_kill+0xc>)
 800ff72:	2258      	movs	r2, #88	; 0x58
 800ff74:	601a      	str	r2, [r3, #0]
 800ff76:	f04f 30ff 	mov.w	r0, #4294967295
 800ff7a:	4770      	bx	lr
 800ff7c:	20008200 	.word	0x20008200

0800ff80 <_lseek>:
 800ff80:	4b02      	ldr	r3, [pc, #8]	; (800ff8c <_lseek+0xc>)
 800ff82:	2258      	movs	r2, #88	; 0x58
 800ff84:	601a      	str	r2, [r3, #0]
 800ff86:	f04f 30ff 	mov.w	r0, #4294967295
 800ff8a:	4770      	bx	lr
 800ff8c:	20008200 	.word	0x20008200

0800ff90 <_read>:
 800ff90:	4b02      	ldr	r3, [pc, #8]	; (800ff9c <_read+0xc>)
 800ff92:	2258      	movs	r2, #88	; 0x58
 800ff94:	601a      	str	r2, [r3, #0]
 800ff96:	f04f 30ff 	mov.w	r0, #4294967295
 800ff9a:	4770      	bx	lr
 800ff9c:	20008200 	.word	0x20008200

0800ffa0 <_sbrk>:
 800ffa0:	4a04      	ldr	r2, [pc, #16]	; (800ffb4 <_sbrk+0x14>)
 800ffa2:	6811      	ldr	r1, [r2, #0]
 800ffa4:	4603      	mov	r3, r0
 800ffa6:	b909      	cbnz	r1, 800ffac <_sbrk+0xc>
 800ffa8:	4903      	ldr	r1, [pc, #12]	; (800ffb8 <_sbrk+0x18>)
 800ffaa:	6011      	str	r1, [r2, #0]
 800ffac:	6810      	ldr	r0, [r2, #0]
 800ffae:	4403      	add	r3, r0
 800ffb0:	6013      	str	r3, [r2, #0]
 800ffb2:	4770      	bx	lr
 800ffb4:	20008204 	.word	0x20008204
 800ffb8:	20008208 	.word	0x20008208

0800ffbc <_exit>:
 800ffbc:	e7fe      	b.n	800ffbc <_exit>
	...

0800ffc0 <_init>:
 800ffc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ffc2:	bf00      	nop
 800ffc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ffc6:	bc08      	pop	{r3}
 800ffc8:	469e      	mov	lr, r3
 800ffca:	4770      	bx	lr

0800ffcc <_fini>:
 800ffcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ffce:	bf00      	nop
 800ffd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ffd2:	bc08      	pop	{r3}
 800ffd4:	469e      	mov	lr, r3
 800ffd6:	4770      	bx	lr
