;redcode
;assert 1
	SPL 0, <-32
	CMP -207, <-123
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
	JMP @-10, 9
	JMP @-10, 9
	SUB -20, 12
	ADD <130, 9
	DJN -1, @-20
	ADD <130, 9
	SLT 0, 900
	SPL @12, #200
	SPL @12, #200
	DAT #-1, #-20
	SUB 96, @-10
	JMZ @976, #200
	ADD @121, 126
	ADD <121, 806
	JMN -7, @-20
	JMZ @272, #200
	JMZ 92, <10
	MOV -1, <-20
	SUB @121, 103
	SUB @127, 106
	MOV -7, <-20
	SUB <121, 806
	SUB @127, 106
	ADD <130, 9
	SUB @127, 106
	JMZ 130, 9
	DJN -1, @-20
	JMZ @272, #200
	JMZ -0, -901
	SUB @127, 106
	MOV @-1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 30
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SUB @121, 126
	JMN <-1, @-20
	JMN <-1, @-20
	JMN <-1, @-20
	SPL 0, <-32
	SPL 0, <-32
	SPL 0, <-32
	SUB @121, 103
	SPL 0, <-32
	MOV -7, <-20
