[2023-09-25 13:47:53 UTC] iverilog '-Wall' design.sv testbench.sv  && unbuffer vvp a.out  
A=0, B=0, Cin=0, Sum=0, Cout=0
A=0, B=0, Cin=1, Sum=1, Cout=0
A=0, B=1, Cin=0, Sum=1, Cout=0
A=0, B=1, Cin=1, Sum=0, Cout=1
A=1, B=0, Cin=0, Sum=1, Cout=0
A=1, B=0, Cin=1, Sum=0, Cout=1
A=1, B=1, Cin=0, Sum=0, Cout=1
A=1, B=1, Cin=1, Sum=1, Cout=1