INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:27:27 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.132ns  (required time - arrival time)
  Source:                 buffer121/fifo/Memory_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Destination:            buffer68/outs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.700ns  (clk rise@8.700ns - clk rise@0.000ns)
  Data Path Delay:        5.315ns  (logic 0.826ns (15.541%)  route 4.489ns (84.459%))
  Logic Levels:           12  (LUT2=1 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.183 - 8.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2321, unset)         0.508     0.508    buffer121/fifo/clk
                         FDRE                                         r  buffer121/fifo/Memory_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer121/fifo/Memory_reg[0][1]/Q
                         net (fo=1, unplaced)         0.416     1.150    buffer121/fifo/fifo_out_0[1]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.269 f  buffer121/fifo/Memory[1][0]_i_3/O
                         net (fo=3, unplaced)         0.395     1.664    buffer121/fifo/Memory[1][0]_i_3_n_0
                         LUT6 (Prop_lut6_I3_O)        0.043     1.707 f  buffer121/fifo/Memory[1][0]_i_2__19/O
                         net (fo=28, unplaced)        0.312     2.019    buffer69/control/outputValid_reg_7
                         LUT5 (Prop_lut5_I2_O)        0.047     2.066 f  buffer69/control/transmitValue_i_3__42/O
                         net (fo=5, unplaced)         0.272     2.338    fork55/control/generateBlocks[0].regblock/dataReg[4]_i_4__1
                         LUT2 (Prop_lut2_I1_O)        0.043     2.381 r  fork55/control/generateBlocks[0].regblock/transmitValue_i_3__41/O
                         net (fo=4, unplaced)         0.401     2.782    control_merge5/tehb/control/transmitValue_reg_3
                         LUT6 (Prop_lut6_I1_O)        0.043     2.825 f  control_merge5/tehb/control/transmitValue_i_2__17/O
                         net (fo=2, unplaced)         0.716     3.541    fork56/control/generateBlocks[2].regblock/outs_reg[5]_0
                         LUT6 (Prop_lut6_I1_O)        0.043     3.584 f  fork56/control/generateBlocks[2].regblock/transmitValue_i_4__52/O
                         net (fo=11, unplaced)        0.268     3.852    fork56/control/generateBlocks[2].regblock/outputValid_reg_0
                         LUT6 (Prop_lut6_I3_O)        0.043     3.895 f  fork56/control/generateBlocks[2].regblock/transmitValue_i_2__73/O
                         net (fo=4, unplaced)         0.268     4.163    fork53/control/generateBlocks[1].regblock/transmitValue_reg_4
                         LUT4 (Prop_lut4_I3_O)        0.047     4.210 f  fork53/control/generateBlocks[1].regblock/transmitValue_i_8__5/O
                         net (fo=1, unplaced)         0.222     4.432    fork51/control/generateBlocks[1].regblock/transmitValue_i_2__13
                         LUT6 (Prop_lut6_I1_O)        0.043     4.475 f  fork51/control/generateBlocks[1].regblock/transmitValue_i_5__2/O
                         net (fo=1, unplaced)         0.377     4.852    fork51/control/generateBlocks[3].regblock/transmitValue_reg_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.895 f  fork51/control/generateBlocks[3].regblock/transmitValue_i_2__13/O
                         net (fo=7, unplaced)         0.279     5.174    fork50/control/generateBlocks[1].regblock/anyBlockStop
                         LUT5 (Prop_lut5_I3_O)        0.043     5.217 f  fork50/control/generateBlocks[1].regblock/fullReg_i_2__22/O
                         net (fo=9, unplaced)         0.285     5.502    fork50/control/generateBlocks[1].regblock/outputValid_reg
                         LUT4 (Prop_lut4_I0_O)        0.043     5.545 r  fork50/control/generateBlocks[1].regblock/outs[5]_i_1__2/O
                         net (fo=6, unplaced)         0.278     5.823    buffer68/E[0]
                         FDRE                                         r  buffer68/outs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.700     8.700 r  
                                                      0.000     8.700 r  clk (IN)
                         net (fo=2321, unset)         0.483     9.183    buffer68/clk
                         FDRE                                         r  buffer68/outs_reg[0]/C
                         clock pessimism              0.000     9.183    
                         clock uncertainty           -0.035     9.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     8.955    buffer68/outs_reg[0]
  -------------------------------------------------------------------
                         required time                          8.955    
                         arrival time                          -5.823    
  -------------------------------------------------------------------
                         slack                                  3.132    




