-- VHDL for IBM SMS ALD group AddrRegAndexit
-- Title: AddrRegAndexit
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 8/22/2020 11:18:42 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity AddrRegAndexit is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PS_AR_CH_0_BIT_STAR_VAL_CHK: in STD_LOGIC;
		MV_1ST_CHECK_TEST_SWITCH: in STD_LOGIC;
		MV_2ND_CHECK_TEST_SWITCH: in STD_LOGIC;
		PS_AR_CH_STAR_VAL_CHK_STAR_BUS: in STD_LOGIC_VECTOR (3 downTo 0);
		PS_AR_CH_STAR_TRANSLATOR_STAR_BUS: in STD_LOGIC_VECTOR (3 downTo 0);
		PS_AR_CH_VC_GROUP_ONE: out STD_LOGIC;
		PY_1ST_CHECK_TEST_STAR_SEE_NOTE_STAR: out STD_LOGIC;
		PY_2ND_CHECK_TEST_STAR_SEE_NOTE_STAR: out STD_LOGIC;
		PS_AR_CH_VC_GROUP_TWO: out STD_LOGIC;
		PS_AR_EXIT_CH_BUS: out STD_LOGIC_VECTOR (7 downTo 0));
end AddrRegAndexit;


ARCHITECTURE structural of AddrRegAndexit is

	 signal MS_AR_CH_VC_48_BIT: STD_LOGIC;

	 signal XX_PS_AR_EXIT_CH_1_BIT: STD_LOGIC;
	 signal XX_PS_AR_EXIT_CH_2_BIT: STD_LOGIC;
	 signal XX_PS_AR_EXIT_CH_8_BIT: STD_LOGIC;
	 signal XX_PS_AR_EXIT_CH_C_BIT: STD_LOGIC;

BEGIN


	PS_AR_EXIT_CH_BUS <= (
		XX_PS_AR_EXIT_CH_C_BIT,
		'0',
		'0',
		'0',
		XX_PS_AR_EXIT_CH_8_BIT,
		'0',
		XX_PS_AR_EXIT_CH_2_BIT,
		XX_PS_AR_EXIT_CH_1_BIT);

Page_14_16_03_1: ENTITY ALD_14_16_03_1_ADDR_REG_CHANNEL_VAL_CK_FEAT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_AR_CH_4_BIT_STAR_VAL_CHK_STAR =>
		PS_AR_CH_STAR_VAL_CHK_STAR_BUS(2),
	PS_AR_CH_8_BIT_STAR_VAL_CHK_STAR =>
		PS_AR_CH_STAR_VAL_CHK_STAR_BUS(3),
	PS_AR_CH_1_BIT_STAR_VAL_CHK_STAR =>
		PS_AR_CH_STAR_VAL_CHK_STAR_BUS(0),
	MV_1ST_CHECK_TEST_SWITCH =>
		MV_1ST_CHECK_TEST_SWITCH,
	MV_2ND_CHECK_TEST_SWITCH =>
		MV_2ND_CHECK_TEST_SWITCH,
	PS_AR_CH_0_BIT_STAR_VAL_CHK =>
		PS_AR_CH_0_BIT_STAR_VAL_CHK,
	PS_AR_CH_2_BIT_STAR_VAL_CHK_STAR =>
		PS_AR_CH_STAR_VAL_CHK_STAR_BUS(1),
	PS_AR_CH_VC_GROUP_ONE =>
		PS_AR_CH_VC_GROUP_ONE,
	MS_AR_CH_VC_48_BIT =>
		MS_AR_CH_VC_48_BIT,
	PY_1ST_CHECK_TEST_STAR_SEE_NOTE_STAR =>
		PY_1ST_CHECK_TEST_STAR_SEE_NOTE_STAR,
	PY_2ND_CHECK_TEST_STAR_SEE_NOTE_STAR =>
		PY_2ND_CHECK_TEST_STAR_SEE_NOTE_STAR,
	PS_AR_CH_VC_GROUP_TWO =>
		PS_AR_CH_VC_GROUP_TWO
	);

Page_14_16_04_1: ENTITY ALD_14_16_04_1_ADDRESS_EXIT_CHANNEL_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_AR_CH_1_BIT_STAR_TRANSLATOR_STAR =>
		PS_AR_CH_STAR_TRANSLATOR_STAR_BUS(0),
	MS_AR_CH_VC_48_BIT =>
		MS_AR_CH_VC_48_BIT,
	PS_AR_CH_2_BIT_STAR_TRANSLATOR_STAR =>
		PS_AR_CH_STAR_TRANSLATOR_STAR_BUS(1),
	PS_AR_CH_8_BIT_STAR_TRANSLATOR_STAR =>
		PS_AR_CH_STAR_TRANSLATOR_STAR_BUS(3),
	PS_AR_CH_4_BIT_STAR_TRANSLATOR_STAR =>
		PS_AR_CH_STAR_TRANSLATOR_STAR_BUS(2),
	PS_AR_CH_0_BIT_STAR_VAL_CHK =>
		PS_AR_CH_0_BIT_STAR_VAL_CHK,
	PS_AR_EXIT_CH_1_BIT =>
		XX_PS_AR_EXIT_CH_1_BIT,
	PS_AR_EXIT_CH_2_BIT =>
		XX_PS_AR_EXIT_CH_2_BIT,
	PS_AR_EXIT_CH_8_BIT =>
		XX_PS_AR_EXIT_CH_8_BIT,
	PS_AR_EXIT_CH_C_BIT =>
		XX_PS_AR_EXIT_CH_C_BIT
	);


END;
