// Seed: 1371010911
module module_0 (
    output tri0 id_0,
    output wor id_1,
    output tri id_2,
    output wire id_3,
    output supply0 id_4,
    input tri id_5,
    output wand id_6,
    input supply1 id_7,
    input tri1 id_8
);
  wire [1 : -1  -  -1] id_10;
endmodule
module module_1 (
    input tri1 id_0
    , id_5,
    output tri id_1,
    output supply1 id_2,
    input wire id_3
);
  assign id_1 = -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_3,
      id_2,
      id_0,
      id_3
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 #(
    parameter id_2 = 32'd70,
    parameter id_6 = 32'd68
) (
    input tri1 id_0
    , id_14,
    input wire id_1,
    input supply1 _id_2,
    input tri id_3,
    input wor id_4,
    input wor id_5,
    input supply0 _id_6,
    input uwire id_7,
    input wand id_8,
    output tri id_9,
    input wire id_10,
    output wand id_11,
    input uwire id_12
);
  logic [7:0] id_15;
  ;
  struct packed {
    logic [-1 : 1 'h0] id_16;
    id_17 id_18;
  } [-1 : id_2] id_19;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_4,
      id_11,
      id_12,
      id_8
  );
  assign id_15[-1] = 1;
  always @(1'b0 & 1 or posedge id_6) id_19.id_17[id_6+:1] = (-1);
endmodule
