INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CHINMAYA GANAPATHI K/.Xilinx/32 alu/32 alu.srcs/sim_1/new/alu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
