\hypertarget{group__UART__Hardware__Flow__Control}{}\doxysection{U\+A\+RT Hardware Flow Control}
\label{group__UART__Hardware__Flow__Control}\index{UART Hardware Flow Control@{UART Hardware Flow Control}}
Collaboration diagram for U\+A\+RT Hardware Flow Control\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__UART__Hardware__Flow__Control}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__UART__Hardware__Flow__Control_gae0569001c06b7760cd38c481f84116cf}\label{group__UART__Hardware__Flow__Control_gae0569001c06b7760cd38c481f84116cf}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+N\+O\+NE}~0x00000000U
\item 
\mbox{\Hypertarget{group__UART__Hardware__Flow__Control_ga6d5dad09c6abf30f252084ba0f8c0b7d}\label{group__UART__Hardware__Flow__Control_ga6d5dad09c6abf30f252084ba0f8c0b7d}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+TS}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+R\+T\+SE}})
\item 
\mbox{\Hypertarget{group__UART__Hardware__Flow__Control_ga352f517245986e3b86bc75f8472c51ea}\label{group__UART__Hardware__Flow__Control_ga352f517245986e3b86bc75f8472c51ea}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+C\+TS}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa125f026b1ca2d76eab48b191baed265}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+C\+T\+SE}})
\item 
\mbox{\Hypertarget{group__UART__Hardware__Flow__Control_ga7c91698e8f08ba7ed3f2a0ba9aa27d73}\label{group__UART__Hardware__Flow__Control_ga7c91698e8f08ba7ed3f2a0ba9aa27d73}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+H\+W\+C\+O\+N\+T\+R\+O\+L\+\_\+\+R\+T\+S\+\_\+\+C\+TS}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+R\+T\+SE}} $\vert$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa125f026b1ca2d76eab48b191baed265}{U\+S\+A\+R\+T\+\_\+\+C\+R3\+\_\+\+C\+T\+SE}}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
