$date
	Sun Oct 23 04:55:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#120495
b1 !
1"
#120498
b1 &
b1 %
1$
#120499
0"
#120502
1#
#120506
b0 &
b0 %
0#
0$
#1075986
b11 &
b11 %
1$
b11 !
1"
#1075987
0"
#1075990
b1010 &
b1010 %
#1075994
b101 &
b101 %
#1075998
b10000 &
b10000 %
#1076002
b1000 &
b1000 %
#1076006
b100 &
b100 %
#1076010
b10 &
b10 %
#1076014
b1 &
1#
b1 %
#1076018
b0 &
b0 %
0#
0$
#2106872
b11100 !
1"
#2106874
b11100 &
b11100 %
1$
#2106875
0"
#2106878
b1110 &
b1110 %
#2106882
b111 &
b111 %
#2106886
b10110 &
b10110 %
#2106890
b1011 &
b1011 %
#2106894
b100010 &
b100010 %
#2106898
b10001 &
b10001 %
#2106902
b110100 &
b110100 %
#2106906
b11010 &
b11010 %
#2106910
b1101 &
b1101 %
#2106914
b101000 &
b101000 %
#2106918
b10100 &
b10100 %
#2106922
b1010 &
b1010 %
#2106926
b101 &
b101 %
#2106930
b10000 &
b10000 %
#2106934
b1000 &
b1000 %
#2106938
b100 &
b100 %
#2106942
b10 &
b10 %
#2106946
b1 &
b1 %
1#
#2106950
b0 &
0#
b0 %
0$
#4500012
