Saurabh N. Adya , Igor L. Markov, Fixed-outline floorplanning: enabling hierarchical design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.6, p.1120-1135, December 2003[doi>10.1109/TVLSI.2003.817546]
ARM. 2008. ARM Processors. http://www.arm.com/products/processors/index.php.
Shekhar Borkar, Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation, IEEE Micro, v.25 n.6, p.10-16, November 2005[doi>10.1109/MM.2005.110]
P. Cyzak and A. Jaszkiewicz. 1998. Pareto simulated annealing—A metaheuristic technique for multiple objective combinatorial optimization. J. Multi-Criteria Decision Anal. 7.
Bharat P. Dave , Niraj K. Jha, COFTA: Hardware-Software Co-Synthesis of Heterogeneous Distributed Embedded Systems for Low Overhead Fault Tolerance, IEEE Transactions on Computers, v.48 n.4, p.417-441, April 1999[doi>10.1109/12.762534]
Shuguang Feng , Shantanu Gupta , Amin Ansari , Scott Mahlke, Maestro: orchestrating lifetime reliability in chip multiprocessors, Proceedings of the 5th international conference on High Performance Embedded Architectures and Compilers, January 25-27, 2010, Pisa, Italy[doi>10.1007/978-3-642-11515-8_15]
David Fick , Andrew DeOrio , Jin Hu , Valeria Bertacco , David Blaauw , Dennis Sylvester, Vicis: a reliable network for unreliable silicon, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630119]
Michael Glaß , Martin Lukasiewycz , Felix Reimann , Christian Haubelt , Jürgen Teich, Symbolic reliability analysis and optimization of ECU networks, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403416]
Zhenyu Gu , Changyun Zhu , Li Shang , Robert P. Dick, Application-specific MPSoC reliability optimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.5, p.603-608, May 2008[doi>10.1109/TVLSI.2008.917574]
Shantanu Gupta , Shuguang Feng , Amin Ansari , Scott Mahlke, StageNet: A Reconfigurable Fabric for Constructing Dependable CMPs, IEEE Transactions on Computers, v.60 n.1, p.5-19, January 2011[doi>10.1109/TC.2010.205]
Adam S. Hartman , Donald E. Thomas, Lifetime improvement through runtime wear-based task mapping, Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 07-12, 2012, Tampere, Finland[doi>10.1145/2380445.2380455]
Adam S. Hartman , Donald E. Thomas , Brett H. Meyer, A case for lifetime-aware task mapping in embedded chip multiprocessors, Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 24-29, 2010, Scottsdale, Arizona, USA[doi>10.1145/1878961.1878987]
Lin Huang , Qiang Xu, AgeSim: a simulation framework for evaluating the lifetime reliability of processor-based SoCs, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Lin Huang , Qiang Xu, Characterizing the lifetime reliability of manycore processors with core-level redundancy, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California
Lin Huang , Feng Yuan , Qiang Xu, Lifetime reliability-aware task allocation and scheduling for MPSoC platforms, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Eric Humenay , David Tarjan , Kevin Skadron, Impact of process variations on multicore performance symmetry, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
D. Iverson, D. Dickinson, J. Masson, C. Newman-LaBounty, D. Simmons, and W. Tanona. 2010. Redundant core testing on the cell be microprocessor. In Proceedings of the IEEE International Test Conference (ITC'10).
Antoine Jalabert , Srinivasan Murali , Luca Benini , Giovanni De Micheli, ×pipesCompiler: A Tool for Instantiating Application Specific Networks on Chip, Proceedings of the conference on Design, automation and test in Europe, p.20884, February 16-20, 2004
E. G.T. Jaspers , P. H.N. de With, Chip-set for video display of multimedia information, IEEE Transactions on Consumer Electronics, v.45 n.3, p.706-715, August 1999[doi>10.1109/30.793577]
J. A. Kahle , M. N. Day , H. P. Hofstee , C. R. Johns , T. R. Maeurer , D. Shippy, Introduction to the cell multiprocessor, IBM Journal of Research and Development, v.49 n.4/5, p.589-604, July 2005
J. Kneip, S. Bauer, J. Vollmer, B. Schmale, P. Kuhn, and M. Reimann. 1998. The MPEG-4 video coding standard — A VLSI point of view. In Proceedings of the IEEE Workshop on Signal Processing Systems (SiPS'98).
Israel Koren and Zahava Koren. 1998. Defect tolerance in VLSI circuits: Techniques and yield analysis. Proceed. IEEE 86, 9.
Xiaoyao Liang , David Brooks, Microarchitecture parameter selection to optimize system performance under process variation, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233587]
Diana Marculescu , Siddharth Garg, System-level process-driven variability analysis for single and multiple voltage-frequency island systems, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233611]
Yury Markovsky and John Wawrzynek. 2007. On the opportunity to improve system yield with multi-core architectures. In Proceedings of the IEEE International Workshop on Design for Manufacturalility and Yield (DFM&Y;'07).
Brett H. Meyer. 2009. Cost-effective lifetime and yield optimization for NoC-based MPSoCs. Ph.D. Dissertation. Carnegie Mellon University, Pittsburgh, PA.
Brett H. Meyer , Adam S. Hartman , Donald E. Thomas, Cost-effective slack allocation for lifetime improvement in NoC-based MPSoCs, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Brett H. Meyer, Adam S. Hartman, and Donald E. Thomas. 2010b. Slack allocation for yield improvement in NoC-based MPSoCs. In Proceedings of the International Symposium on Quality Electronic Design (ISQED'10).
Premkishore Shivakumar , Stephen W. Keckler , Charles R. Moore , Doug Burger, Exploiting Microarchitectural Redundancy For Defect Tolerance, Proceedings of the 21st International Conference on Computer Design, p.481, October 13-15, 2003
Tajana Simunic Rosing , Kresimir Mihic , Giovanni De Micheli, Power and reliability management of SoCs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.4, p.391-403, April 2007[doi>10.1109/TVLSI.2007.895245]
Stefan Rusu, Simon Tam, Harry Muljono, Jason Stinson, David Ayers, Jonathan Chang, Raj Varada, Matt Ratta, and Sailesh Kottapalli. 2009. A 45nm 8-core enterprise xeon® processor. In Proceedings of the IEEE International Conference on Solid-State Circuits (ISSCC'09).
Ethan Schuchman , T. N. Vijaykumar, Rescue: A Microarchitecture for Testability and Defect Tolerance, Proceedings of the 32nd annual international symposium on Computer Architecture, p.160-171, June 04-08, 2005[doi>10.1109/ISCA.2005.44]
Kevin Skadron , Mircea R. Stan , Wei Huang , Sivakumar Velusamy , Karthik Sankaranarayanan , David Tarjan, Temperature-aware microarchitecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859620]
Jared C. Smolens, Brian T. Gold, James C. Hoe, Babak Falsafi, and Ken Mai. 2007. Detecting emerging wearout faults. In Proceedings of the IEEE Workshop on Silicon Errors in Logic-System Effects (SELSE-3).
Jayanth Srinivasan , Sarita V. Adve , Pradip Bose , Jude A. Rivers, The Case for Lifetime Reliability-Aware Microprocessors, Proceedings of the 31st annual international symposium on Computer architecture, p.276, June 19-23, 2004, München, Germany
Jayanth Srinivasan , Sarita V. Adve , Pradip Bose , Jude A. Rivers, The Impact of Technology Scaling on Lifetime Reliability, Proceedings of the 2004 International Conference on Dependable Systems and Networks, p.177, June 28-July 01, 2004
Jayanth Srinivasan , Sarita V. Adve , Pradip Bose , Jude A. Rivers, Exploiting Structural Duplication for Lifetime Reliability Enhancement, Proceedings of the 32nd annual international symposium on Computer Architecture, p.520-531, June 04-08, 2005[doi>10.1109/ISCA.2005.28]
Andrzej Strojwas. 2009. Personal communication with Professor Andrzej Strojwas, Carnegie Mellon University.
K. Y. Tong, V. Rovner, L. Pileggi, and Veerbhan Kheterpal. 2006. Design methodology of regular logic bricks for robust integrated circuits. In Proceedings of the International Conference on Computer Design (ICCD'06).
Feng Wang , Xiaoxia Wu , Yuan Xie, Variability-driven module selection with joint design time optimization and post-silicon tuning, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
Hang-Sheng Wang , Li-Shiuan Peh , Sharad Malik, A Power Model for Routers: Modeling Alpha 21364 and InfiniBand Routers, IEEE Micro, v.23 n.1, p.26-35, January 2003[doi>10.1109/MM.2003.1179895]
Changyun Zhu , Zhenyu (Peter) Gu , Robert P. Dick , Li Shang, Reliable multiprocessor system-on-chip synthesis, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289816.1289874]
E. Zitzler. 1999. Evolutionary algorithms for multiobjective optimization: Methods and applications. Ph.D. Dissertation, ETH Zurich, Zurich, Switzerland.
