#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Feb 11 19:42:34 2025
# Process ID: 20052
# Current directory: C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11508 C:\Users\USER\Desktop\ML_DSA_syn\IMP\NTT\NTT2\NTT.xpr
# Log file: C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/vivado.log
# Journal file: C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2\vivado.jou
# Running On: LAPTOP-2P71OMBV, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 16542 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1481.805 ; gain = 389.039
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'NTT_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/MDCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/MDCU.v:60]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/MDCU.v:89]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/MDCU.v:92]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.MDCU(INIT_FILE="C:/Users/USER/De...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.MDCU(depth=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.MDCU(depth=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.MDCU(depth=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.MDCU(depth=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.MDCU(depth=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.MDCU(depth=1,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NTT_tb_behav -key {Behavioral:sim_1:Functional:NTT_tb} -tclbatch {NTT_tb.tcl} -view {C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT_tb_behav.wcfg
source NTT_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NTT_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1560.496 ; gain = 38.523
run 10 us
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'NTT_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
ERROR: [VRFC 10-2989] 'cnt' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:61]
ERROR: [VRFC 10-2989] 'depth' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:74]
ERROR: [VRFC 10-2989] 'cnt' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:148]
ERROR: [VRFC 10-2989] 'cnt' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:150]
ERROR: [VRFC 10-8530] module 'NTT' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'zeta' on this module [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:69]
ERROR: [VRFC 10-8530] module 'Dual_Port_Ram_Single_clk(INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT/NTT.srcs/sources_1/imports/NTT/s1_0.txt")' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v:1]
ERROR: [VRFC 10-8530] module 'rom(LENGTH=2)' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v:1]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'zeta' on this module [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:69]
ERROR: [VRFC 10-8530] module 'Dual_Port_Ram_Single_clk(INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT/NTT.srcs/sources_1/imports/NTT/s1_0.txt")' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v:1]
ERROR: [VRFC 10-8530] module 'rom(LENGTH=2)' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v:1]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'zeta' on this module [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:69]
ERROR: [VRFC 10-8530] module 'Dual_Port_Ram_Single_clk(INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT/NTT.srcs/sources_1/imports/NTT/s1_0.txt")' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v:1]
ERROR: [VRFC 10-8530] module 'rom(LENGTH=2)' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v:1]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 23 differs from formal bit length 1 for port 'zeta' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'b' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v:12]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'b' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v:13]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'b' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v:14]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" Line 1. Module NTT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" Line 35. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" Line 35. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT/NTT.srcs/sources_1/imports/NTT/s1_0.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" Line 1. Module NTT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" Line 35. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" Line 35. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT/NTT.srcs/sources_1/imports/NTT/s1_0.txt") doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1596.562 ; gain = 0.000
update_compile_order -fileset sources_1
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/BU0/in0}} {{/NTT_tb/uut/BU0/in1}} {{/NTT_tb/uut/BU0/zeta}} {{/NTT_tb/uut/BU0/out0}} {{/NTT_tb/uut/BU0/out1}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 23 differs from formal bit length 1 for port 'zeta' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'b' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v:12]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'b' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v:13]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'b' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v:14]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" Line 1. Module NTT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" Line 35. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" Line 35. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT/NTT.srcs/sources_1/imports/NTT/s1_0.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" Line 1. Module NTT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" Line 35. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" Line 35. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT/NTT.srcs/sources_1/imports/NTT/s1_0.txt") doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1628.141 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'out' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v:12]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'b' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v:13]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'b' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v:14]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" Line 1. Module NTT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" Line 35. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" Line 35. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT/NTT.srcs/sources_1/imports/NTT/s1_0.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" Line 1. Module NTT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" Line 35. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" Line 35. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT/NTT.srcs/sources_1/imports/NTT/s1_0.txt") doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1628.141 ; gain = 0.000
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/in_ready}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 46 differs from formal bit length 23 for port 'out' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v:14]
WARNING: [VRFC 10-3091] actual bit length 46 differs from formal bit length 23 for port 'b' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v:15]
WARNING: [VRFC 10-3091] actual bit length 46 differs from formal bit length 23 for port 'b' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" Line 1. Module NTT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" Line 35. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" Line 35. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT/NTT.srcs/sources_1/imports/NTT/s1_0.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" Line 1. Module NTT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" Line 1. Module BU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" Line 1. Module mod_mul doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" Line 35. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" Line 1. Module mod_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" Line 35. Module Modular_Reduction doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" Line 1. Module mod_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT/NTT.srcs/sources_1/imports/NTT/s1_0.txt") doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1628.141 ; gain = 0.000
run 10 us
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
ERROR: [VRFC 10-4982] syntax error near 'assign' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:69]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'assign' used in incorrect context [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:69]
ERROR: [VRFC 10-8413] extra comma in parameter association list is not allowed [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:96]
ERROR: [VRFC 10-8530] module 'NTT' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
ERROR: [VRFC 10-8413] extra comma in parameter association list is not allowed [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:98]
ERROR: [VRFC 10-8530] module 'NTT' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <RU> not found while processing module instance <RU1> [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:96]
ERROR: [VRFC 10-2063] Module <CONTR> not found while processing module instance <CONTR1> [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:110]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

add_files -norecurse {C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v}
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <RU> not found while processing module instance <RU1> [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:96]
ERROR: [VRFC 10-2063] Module <CONTR> not found while processing module instance <CONTR1> [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:110]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\NTT\NTT2\NTT.srcs\sources_1\new\NTT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\NTT\NTT2\NTT.srcs\sources_1\new\CONTR.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <RU> not found while processing module instance <RU1> [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:96]
ERROR: [VRFC 10-2063] Module <CONTR> not found while processing module instance <CONTR1> [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:110]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\NTT\NTT2\NTT.srcs\sources_1\new\NTT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\NTT\NTT2\NTT.srcs\sources_1\new\CONTR.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\NTT\NTT2\NTT.srcs\sources_1\new\NTT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\NTT\NTT2\NTT.srcs\sources_1\new\CONTR.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <RU> not found while processing module instance <RU1> [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:96]
ERROR: [VRFC 10-2063] Module <CONTR> not found while processing module instance <CONTR1> [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:110]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

export_ip_user_files -of_objects  [get_files C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v] -no_script -reset -force -quiet
remove_files  C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v
file delete -force C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\NTT\NTT2\NTT.srcs\sources_1\new\NTT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\NTT\NTT2\NTT.srcs\sources_1\new\CONTR.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\NTT\NTT2\NTT.srcs\sources_1\new\NTT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\NTT\NTT2\NTT.srcs\sources_1\new\CONTR.v:]
ERROR: [Common 17-180] Spawn failed: No error
close [ open C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v w ]
add_files C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\NTT\NTT2\NTT.srcs\sources_1\new\NTT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\NTT\NTT2\NTT.srcs\sources_1\new\CONTR.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\NTT\NTT2\NTT.srcs\sources_1\new\NTT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\NTT\NTT2\NTT.srcs\sources_1\new\CONTR.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\NTT\NTT2\NTT.srcs\sources_1\new\NTT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\NTT\NTT2\NTT.srcs\sources_1\new\CONTR.v:]
ERROR: [Common 17-180] Spawn failed: No error
export_ip_user_files -of_objects  [get_files C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v] -no_script -reset -force -quiet
remove_files  C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v
file delete -force C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v
update_compile_order -fileset sources_1
close [ open C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v w ]
add_files C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\NTT\NTT2\NTT.srcs\sources_1\new\NTT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\NTT\NTT2\NTT.srcs\sources_1\new\CONTR.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\NTT\NTT2\NTT.srcs\sources_1\new\NTT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\NTT\NTT2\NTT.srcs\sources_1\new\CONTR.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\NTT\NTT2\NTT.srcs\sources_1\new\NTT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\NTT\NTT2\NTT.srcs\sources_1\new\CONTR.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\NTT\NTT2\NTT.srcs\sources_1\new\NTT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\NTT\NTT2\NTT.srcs\sources_1\new\CONTR.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: No error
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <RU> not found while processing module instance <RU1> [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:96]
ERROR: [VRFC 10-2063] Module <CONTR> not found while processing module instance <CONTR1> [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:110]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\NTT\NTT2\NTT.srcs\sources_1\new\NTT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\NTT\NTT2\NTT.srcs\sources_1\new\CONTR.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\NTT\NTT2\NTT.srcs\sources_1\new\NTT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn\IMP\NTT\NTT2\NTT.srcs\sources_1\new\CONTR.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <RU> not found while processing module instance <RU_1> [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:96]
ERROR: [VRFC 10-2063] Module <CONTR> not found while processing module instance <CONTR_1> [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:110]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'NTT_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
ERROR: [VRFC 10-1280] procedural assignment to a non-register zeta_cnt is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:21]
ERROR: [VRFC 10-1280] procedural assignment to a non-register zeta_cnt is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:24]
ERROR: [VRFC 10-1280] procedural assignment to a non-register zeta_cnt is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:26]
ERROR: [VRFC 10-1280] procedural assignment to a non-register MEM_cnt is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:31]
ERROR: [VRFC 10-1280] procedural assignment to a non-register MEM_cnt is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:34]
ERROR: [VRFC 10-1280] procedural assignment to a non-register MEM_cnt is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:36]
ERROR: [VRFC 10-1280] procedural assignment to a non-register switch is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:41]
ERROR: [VRFC 10-1280] procedural assignment to a non-register switch is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:44]
ERROR: [VRFC 10-8530] module 'CONTR' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'NTT_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'MEM_cnt' is not allowed [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v:15]
WARNING: [VRFC 10-3594] non-net port 'MEM_cnt' cannot be of mode input [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v:8]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 46 differs from formal bit length 23 for port 'out' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v:14]
WARNING: [VRFC 10-3091] actual bit length 46 differs from formal bit length 23 for port 'b' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v:15]
WARNING: [VRFC 10-3091] actual bit length 46 differs from formal bit length 23 for port 'b' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v:16]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'MEM_cnt' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:103]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'MEM_cnt' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:119]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'MEM_cnt' is not permitted [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v:8]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'NTT_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'MEM_cnt' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:103]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'MEM_cnt' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:119]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="../impor...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NTT_tb_behav -key {Behavioral:sim_1:Functional:NTT_tb} -tclbatch {NTT_tb.tcl} -view {C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT_tb_behav.wcfg
WARNING: Simulation object /NTT_tb/uut/MDCU0/switch was not found in the design.
WARNING: Simulation object /NTT_tb/uut/MDCU0/a was not found in the design.
WARNING: Simulation object /NTT_tb/uut/MDCU0/b was not found in the design.
WARNING: Simulation object /NTT_tb/uut/MDCU0/out_u was not found in the design.
WARNING: Simulation object /NTT_tb/uut/MDCU0/out_d was not found in the design.
WARNING: Simulation object /NTT_tb/uut/MDCU0/zeta was not found in the design.
WARNING: Simulation object /NTT_tb/uut/MDCU1/a was not found in the design.
WARNING: Simulation object /NTT_tb/uut/MDCU1/b was not found in the design.
WARNING: Simulation object /NTT_tb/uut/MDCU1/zeta was not found in the design.
WARNING: Simulation object /NTT_tb/uut/MDCU2/a was not found in the design.
WARNING: Simulation object /NTT_tb/uut/MDCU2/b was not found in the design.
WARNING: Simulation object /NTT_tb/uut/MDCU2/BU_/mm/a_mul_b was not found in the design.
WARNING: Simulation object /NTT_tb/uut/MDCU2/BU_/mm/out was not found in the design.
WARNING: Simulation object /NTT_tb/uut/MDCU2/zeta was not found in the design.
WARNING: Simulation object /NTT_tb/uut/MDCU2/out_u was not found in the design.
WARNING: Simulation object /NTT_tb/uut/MDCU2/out_d was not found in the design.
WARNING: Simulation object /NTT_tb/uut/MDCU3/a was not found in the design.
WARNING: Simulation object /NTT_tb/uut/MDCU3/b was not found in the design.
WARNING: Simulation object /NTT_tb/uut/MDCU4/a was not found in the design.
WARNING: Simulation object /NTT_tb/uut/MDCU4/b was not found in the design.
WARNING: Simulation object /NTT_tb/uut/MDCU4/zeta was not found in the design.
source NTT_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File ../imports/MEM_zeta/MEM_zeta_1.txt referenced on C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v at line 47 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NTT_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1628.141 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
ERROR: [VRFC 10-4982] syntax error near ''' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:113]
ERROR: [VRFC 10-8530] module 'NTT' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'MEM_cnt' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:103]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'MEM_cnt' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:127]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="../impor...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
WARNING: File ../imports/MEM_zeta/MEM_zeta_1.txt referenced on C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v at line 47 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1628.141 ; gain = 0.000
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/BU_1/out0}} {{/NTT_tb/uut/BU_1/out1}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
WARNING: File ../imports/MEM_zeta/MEM_zeta_1.txt referenced on C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v at line 47 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'MEM_cnt' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:103]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'MEM_cnt' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:127]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1628.141 ; gain = 0.000
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/RU_1/out_u}} {{/NTT_tb/uut/RU_1/out_d}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'MEM_cnt' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:103]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'MEM_cnt' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:127]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1628.141 ; gain = 0.000
run 10 us
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/RU_1/MEM_cnt}} {{/NTT_tb/uut/RU_1/in_u}} {{/NTT_tb/uut/RU_1/in_d}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/BU_0/out0}} {{/NTT_tb/uut/BU_0/out1}} 
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/CONTR_1/MEM_cnt}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2684.660 ; gain = 0.000
run 10 us
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/BU_0/in0}} {{/NTT_tb/uut/BU_0/in1}} {{/NTT_tb/uut/BU_0/zeta}} {{/NTT_tb/uut/BU_0/out0}} {{/NTT_tb/uut/BU_0/out1}} 
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/BU_1/in0}} {{/NTT_tb/uut/BU_1/in1}} {{/NTT_tb/uut/BU_1/zeta}} {{/NTT_tb/uut/BU_1/out0}} {{/NTT_tb/uut/BU_1/out1}} 
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/MEM_zeta_1/addr}} {{/NTT_tb/uut/MEM_zeta_1/do}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2684.660 ; gain = 0.000
run 10 us
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/RU_1/MEM_cnt}} {{/NTT_tb/uut/RU_1/in_u}} {{/NTT_tb/uut/RU_1/in_d}} {{/NTT_tb/uut/RU_1/out_u}} {{/NTT_tb/uut/RU_1/out_d}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2687.512 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2687.512 ; gain = 0.000
run 10 us
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/BU_1/out0}} {{/NTT_tb/uut/BU_1/out1}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.NTT_default
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2687.512 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2687.512 ; gain = 0.000
run 10 us
save_wave_config {C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT_tb_behav.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
ERROR: [VRFC 10-4982] syntax error near 'wire' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:105]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'wire' used in incorrect context [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:105]
ERROR: [VRFC 10-2939] 'switch_6' is an unknown type [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:104]
ERROR: [VRFC 10-2989] 'switch_6' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:104]
ERROR: [VRFC 10-8530] module 'NTT' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'out2' on this module [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:216]
ERROR: [VRFC 10-3180] cannot find port 'in2' on this module [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:213]
ERROR: [VRFC 10-8530] module 'Dual_Port_Ram_Single_clk(INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT/NTT.srcs/sources_1/imports/NTT/s1_0.txt")' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v:1]
ERROR: [VRFC 10-8530] module 'rom(LENGTH=2,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MEM_zeta/MEM_zeta_1.txt")' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v:1]
ERROR: [VRFC 10-8530] module 'RU(depth=32)' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v:1]
ERROR: [VRFC 10-8530] module 'CONTR(depth=32)' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:1]
ERROR: [VRFC 10-8530] module 'BRAM(HLEN=6)' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v:3]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'out2' on this module [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:216]
ERROR: [VRFC 10-3180] cannot find port 'in2' on this module [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:213]
ERROR: [VRFC 10-8530] module 'Dual_Port_Ram_Single_clk(INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT/NTT.srcs/sources_1/imports/NTT/s1_0.txt")' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v:1]
ERROR: [VRFC 10-8530] module 'rom(LENGTH=2,INIT_FILE="C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MEM_zeta/MEM_zeta_1.txt")' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v:1]
ERROR: [VRFC 10-8530] module 'RU(depth=32)' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v:1]
ERROR: [VRFC 10-8530] module 'CONTR(depth=32)' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:1]
ERROR: [VRFC 10-8530] module 'BRAM(HLEN=6)' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v:3]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'a' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v:14]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'a' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v:15]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'a' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2687.512 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'a' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v:14]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'a' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v:15]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'a' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2687.512 ; gain = 0.000
current_wave_config {NTT_tb_behav.wcfg}
C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/BU_0/out_a}} {{/NTT_tb/uut/BU_0/out_b}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2687.512 ; gain = 0.000
run 10 us
current_wave_config {NTT_tb_behav.wcfg}
C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/BU_1/out_a}} {{/NTT_tb/uut/BU_1/out_b}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
current_wave_config {NTT_tb_behav.wcfg}
C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/BU_2/out_a}} {{/NTT_tb/uut/BU_2/out_b}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2687.512 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:254]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2687.512 ; gain = 0.000
current_wave_config {NTT_tb_behav.wcfg}
C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/BU_3/out_a}} {{/NTT_tb/uut/BU_3/out_b}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:254]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2687.512 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:254]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2687.512 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:259]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2687.512 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:259]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:306]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2687.512 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:259]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:306]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:352]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:398]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:444]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:31]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2687.512 ; gain = 0.000
current_wave_config {NTT_tb_behav.wcfg}
C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/BU_4/out_a}} {{/NTT_tb/uut/BU_4/out_b}} 
current_wave_config {NTT_tb_behav.wcfg}
C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/BU_5/out_a}} {{/NTT_tb/uut/BU_5/out_b}} 
current_wave_config {NTT_tb_behav.wcfg}
C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/BU_6/out_a}} {{/NTT_tb/uut/BU_6/out_b}} 
current_wave_config {NTT_tb_behav.wcfg}
C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/BU_7/out_a}} {{/NTT_tb/uut/BU_7/out_b}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
ERROR: [VRFC 10-4982] syntax error near 'assign' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v:24]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'assign' used in incorrect context [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v:24]
ERROR: [VRFC 10-4982] syntax error near 'assign' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v:30]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'assign' used in incorrect context [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v:30]
ERROR: [VRFC 10-8530] module 'BU' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
ERROR: [VRFC 10-4982] syntax error near 'assign' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v:24]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'assign' used in incorrect context [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v:24]
ERROR: [VRFC 10-4982] syntax error near 'assign' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v:30]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'assign' used in incorrect context [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v:30]
ERROR: [VRFC 10-8530] module 'BU' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
ERROR: [VRFC 10-4982] syntax error near 'assign' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v:37]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'assign' used in incorrect context [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v:37]
ERROR: [VRFC 10-8530] module 'BU' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:262]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:310]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:404]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:451]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:31]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2687.512 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:301]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:349]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:443]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:490]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:31]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2687.512 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:306]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:354]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:401]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:448]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:495]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:31]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2687.512 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:304]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:352]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:446]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:493]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:31]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2687.512 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:304]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:352]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:446]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:493]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:31]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2687.512 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:304]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:352]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:399]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:446]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:493]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:31]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2687.512 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:317]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:365]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:412]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:459]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:506]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:31]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2687.512 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:317]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:365]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:412]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:459]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:506]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:31]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2687.512 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:317]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:365]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:412]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:459]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:506]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:31]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2687.512 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:317]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:365]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:412]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:459]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:506]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:31]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2687.512 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:320]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:369]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:417]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:465]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:513]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2687.512 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:327]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:376]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:472]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:520]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2687.512 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:327]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:376]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:472]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:520]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2687.512 ; gain = 0.000
run 10 us
current_wave_config {NTT_tb_behav.wcfg}
C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/BU_7/a}} {{/NTT_tb/uut/BU_7/b}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
save_wave_config {C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
add_files -norecurse C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/s1_Hat_0.txt
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'NTT_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:327]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:376]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:472]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:520]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NTT_tb_behav -key {Behavioral:sim_1:Functional:NTT_tb} -tclbatch {NTT_tb.tcl} -view {C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT_tb_behav.wcfg
source NTT_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT/NTT.srcs/sources_1/imports/NTT/s1_Hat_0.txt referenced on C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v at line 36 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NTT_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2687.512 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:327]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:376]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:472]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:520]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
WARNING: File C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT/NTT.srcs/sources_1/imports/NTT/s1_Hat_0.txt referenced on C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v at line 36 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2687.512 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:327]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:376]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:472]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:520]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2687.512 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:327]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:376]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:472]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:520]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
WARNING: File C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT/NTT.srcs/sources_1/imports/NTT/s1_Hat_0.txt referenced on C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v at line 36 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2687.512 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:327]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:376]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:472]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:520]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2687.512 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:327]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:376]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:472]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:520]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2687.512 ; gain = 0.000
run 10 us
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/BU_7/mul_in_1}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:327]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:376]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:472]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:520]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2687.512 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:327]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:376]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:472]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:520]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2687.512 ; gain = 0.000
run 10 us
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/BU_7/neg_zeta}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 23 for port 'b' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v:39]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:327]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:376]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:472]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:520]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2687.512 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:327]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:376]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:472]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:520]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2687.512 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:327]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:376]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:472]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:520]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2687.512 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:327]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:376]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:472]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:520]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2687.512 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:327]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:376]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:472]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:520]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2740.488 ; gain = 39.148
run 10 us
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/CONTR_7/en}} 
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/CONTR_6/en}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2740.488 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2740.488 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:327]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:376]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:472]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:520]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2740.488 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2740.488 ; gain = 0.000
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 2740.488 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:327]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:376]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:472]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:520]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2740.488 ; gain = 0.000
run 10 us
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/done}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/CONTR_1/en}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:327]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:376]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:472]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:520]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2740.488 ; gain = 0.000
run 10 us
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/CONTR_7/zeta_cnt}} 
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/CONTR_7/MEM_cnt}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:327]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:376]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:472]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:520]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2740.488 ; gain = 0.000
run 10 us
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/CONTR_1/zeta_cnt}} 
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/CONTR_2/zeta_cnt}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:327]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:376]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:472]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:520]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2740.488 ; gain = 0.000
run 10 us
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/CONTR_1/en}} 
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/CONTR_7/en}} {{/NTT_tb/uut/CONTR_7/zeta_cnt}} 
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/CONTR_6/en}} {{/NTT_tb/uut/CONTR_6/zeta_cnt}} 
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/CONTR_5/en}} {{/NTT_tb/uut/CONTR_5/zeta_cnt}} 
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/CONTR_4/en}} {{/NTT_tb/uut/CONTR_4/zeta_cnt}} 
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/CONTR_3/en}} {{/NTT_tb/uut/CONTR_3/zeta_cnt}} 
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/CONTR_2/en}} {{/NTT_tb/uut/CONTR_2/zeta_cnt}} 
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/CONTR_1/en}} {{/NTT_tb/uut/CONTR_1/zeta_cnt}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:327]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:376]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:472]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:520]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2740.488 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:327]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:376]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:472]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:520]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2740.488 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:327]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:376]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:472]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:520]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2740.488 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:327]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:376]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:472]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:520]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2740.488 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:327]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:376]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:472]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:520]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2740.488 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
ERROR: [VRFC 10-4982] syntax error near 'and' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:576]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'and' used in incorrect context [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:576]
ERROR: [VRFC 10-4982] syntax error near 'else' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:578]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'else' used in incorrect context [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:578]
ERROR: [VRFC 10-8530] module 'NTT' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:327]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:376]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:472]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:520]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2740.488 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:327]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:376]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:472]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:520]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2740.488 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:329]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:378]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:426]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:474]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:522]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2740.488 ; gain = 0.000
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/NTT_out_u}} {{/NTT_tb/uut/NTT_out_d}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                1500 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8380161, NTT_addr=  z
                1510 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8380161, NTT_addr=  z
                1530 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                1540 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    512, NTT_addr=  z
                1550 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8380161, NTT_addr=  z
                1560 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=    512, NTT_addr=  z
                1570 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8379905, NTT_addr=  z
                1580 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    256, NTT_addr=  z
                1590 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=    512, NTT_addr=  z
                1600 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8380161, NTT_addr=  z
                1610 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                1620 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8379905, NTT_addr=  z
                1630 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                1640 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8380161, NTT_addr=  z
                1650 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=    512, NTT_addr=  z
                1660 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                1670 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8380161, NTT_addr=  z
                1680 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8380161, NTT_addr=  z
                1690 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                1700 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8380161, NTT_addr=  z
                1710 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8380161, NTT_addr=  z
                1720 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                1730 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    256, NTT_addr=  z
                1740 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8379905, NTT_addr=  z
                1750 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    512, NTT_addr=  z
                1760 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8380161, NTT_addr=  z
                1780 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8379905, NTT_addr=  z
                1790 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                1800 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8380161, NTT_addr=  z
                1810 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    512, NTT_addr=  z
                1820 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    512, NTT_addr=  z
                1830 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8379905, NTT_addr=  z
                1840 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                1850 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8379905, NTT_addr=  z
                1860 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8379905, NTT_addr=  z
                1870 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                1880 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    256, NTT_addr=  z
                1890 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8379905, NTT_addr=  z
                1900 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=      0, NTT_addr=  z
                1910 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                1920 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    256, NTT_addr=  z
                1930 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8379905, NTT_addr=  z
                1940 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8380161, NTT_addr=  z
                1950 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                1960 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    512, NTT_addr=  z
                1970 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8380161, NTT_addr=  z
                1980 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2000 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=    256, NTT_addr=  z
                2010 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                2020 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    256, NTT_addr=  z
                2030 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                2040 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                2050 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    512, NTT_addr=  z
                2060 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    512, NTT_addr=  z
                2070 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=      0, NTT_addr=  z
                2080 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2090 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=      0, NTT_addr=  z
                2100 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    512, NTT_addr=  z
                2110 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8379905, NTT_addr=  z
                2120 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2130 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8379905, NTT_addr=  z
                2140 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8380161, NTT_addr=  z
                2150 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                2160 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=      0, NTT_addr=  z
                2170 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8380161, NTT_addr=  z
                2180 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                2190 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=      0, NTT_addr=  z
                2200 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8379905, NTT_addr=  z
                2210 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    256, NTT_addr=  z
                2220 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2230 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    512, NTT_addr=  z
                2240 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8380161, NTT_addr=  z
                2250 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2260 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8380161, NTT_addr=  z
                2270 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8380161, NTT_addr=  z
                2280 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8379905, NTT_addr=  z
                2290 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    256, NTT_addr=  z
                2300 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                2320 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                2330 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=      0, NTT_addr=  z
                2340 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8380161, NTT_addr=  z
                2350 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=      0, NTT_addr=  z
                2360 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=    512, NTT_addr=  z
                2370 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    256, NTT_addr=  z
                2380 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2390 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=      0, NTT_addr=  z
                2400 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    512, NTT_addr=  z
                2410 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8379905, NTT_addr=  z
                2420 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    256, NTT_addr=  z
                2430 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    512, NTT_addr=  z
                2440 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                2450 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8379905, NTT_addr=  z
                2460 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    512, NTT_addr=  z
                2480 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    256, NTT_addr=  z
                2490 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                2500 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8380161, NTT_addr=  z
                2510 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                2520 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=      0, NTT_addr=  z
                2530 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                2540 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8380161, NTT_addr=  z
                2550 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    512, NTT_addr=  z
                2560 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    256, NTT_addr=  z
                2570 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8380161, NTT_addr=  z
                2580 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    256, NTT_addr=  z
                2590 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8379905, NTT_addr=  z
                2600 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    256, NTT_addr=  z
                2610 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8379905, NTT_addr=  z
                2620 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    512, NTT_addr=  z
                2630 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=      0, NTT_addr=  z
                2640 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2650 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    512, NTT_addr=  z
                2660 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                2680 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=      0, NTT_addr=  z
                2690 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8380161, NTT_addr=  z
                2700 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    256, NTT_addr=  z
                2710 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=      0, NTT_addr=  z
                2720 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                2730 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    512, NTT_addr=  z
                2740 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2750 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                2760 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8380161, NTT_addr=  z
                2770 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=      0, NTT_addr=  z
                2780 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6042756, NTT_out_d=6089814, NTT_addr=  z
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:332]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:381]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:429]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:477]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:525]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2755.137 ; gain = 14.648
run 10 us
                1500 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8380161, NTT_addr=  z
                1510 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8380161, NTT_addr=  z
                1530 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                1540 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    512, NTT_addr=  z
                1550 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8380161, NTT_addr=  z
                1560 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=    512, NTT_addr=  z
                1570 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8379905, NTT_addr=  z
                1580 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    256, NTT_addr=  z
                1590 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=    512, NTT_addr=  z
                1600 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8380161, NTT_addr=  z
                1610 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                1620 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8379905, NTT_addr=  z
                1630 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                1640 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8380161, NTT_addr=  z
                1650 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=    512, NTT_addr=  z
                1660 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                1670 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8380161, NTT_addr=  z
                1680 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8380161, NTT_addr=  z
                1690 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                1700 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8380161, NTT_addr=  z
                1710 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8380161, NTT_addr=  z
                1720 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                1730 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    256, NTT_addr=  z
                1740 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8379905, NTT_addr=  z
                1750 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    512, NTT_addr=  z
                1760 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8380161, NTT_addr=  z
                1780 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8379905, NTT_addr=  z
                1790 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                1800 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8380161, NTT_addr=  z
                1810 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    512, NTT_addr=  z
                1820 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    512, NTT_addr=  z
                1830 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8379905, NTT_addr=  z
                1840 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                1850 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8379905, NTT_addr=  z
                1860 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8379905, NTT_addr=  z
                1870 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                1880 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    256, NTT_addr=  z
                1890 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8379905, NTT_addr=  z
                1900 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=      0, NTT_addr=  z
                1910 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                1920 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    256, NTT_addr=  z
                1930 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8379905, NTT_addr=  z
                1940 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8380161, NTT_addr=  z
                1950 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                1960 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    512, NTT_addr=  z
                1970 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8380161, NTT_addr=  z
                1980 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2000 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=    256, NTT_addr=  z
                2010 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                2020 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    256, NTT_addr=  z
                2030 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                2040 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                2050 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    512, NTT_addr=  z
                2060 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    512, NTT_addr=  z
                2070 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=      0, NTT_addr=  z
                2080 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2090 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=      0, NTT_addr=  z
                2100 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    512, NTT_addr=  z
                2110 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8379905, NTT_addr=  z
                2120 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2130 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8379905, NTT_addr=  z
                2140 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8380161, NTT_addr=  z
                2150 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                2160 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=      0, NTT_addr=  z
                2170 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8380161, NTT_addr=  z
                2180 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                2190 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=      0, NTT_addr=  z
                2200 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8379905, NTT_addr=  z
                2210 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    256, NTT_addr=  z
                2220 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2230 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    512, NTT_addr=  z
                2240 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8380161, NTT_addr=  z
                2250 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2260 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8380161, NTT_addr=  z
                2270 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8380161, NTT_addr=  z
                2280 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8379905, NTT_addr=  z
                2290 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    256, NTT_addr=  z
                2300 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                2320 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                2330 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=      0, NTT_addr=  z
                2340 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8380161, NTT_addr=  z
                2350 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=      0, NTT_addr=  z
                2360 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=    512, NTT_addr=  z
                2370 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    256, NTT_addr=  z
                2380 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2390 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=      0, NTT_addr=  z
                2400 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    512, NTT_addr=  z
                2410 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8379905, NTT_addr=  z
                2420 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    256, NTT_addr=  z
                2430 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    512, NTT_addr=  z
                2440 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                2450 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8379905, NTT_addr=  z
                2460 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    512, NTT_addr=  z
                2480 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    256, NTT_addr=  z
                2490 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                2500 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8380161, NTT_addr=  z
                2510 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                2520 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=      0, NTT_addr=  z
                2530 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                2540 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8380161, NTT_addr=  z
                2550 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    512, NTT_addr=  z
                2560 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    256, NTT_addr=  z
                2570 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8380161, NTT_addr=  z
                2580 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    256, NTT_addr=  z
                2590 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8379905, NTT_addr=  z
                2600 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    256, NTT_addr=  z
                2610 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8379905, NTT_addr=  z
                2620 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    512, NTT_addr=  z
                2630 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=      0, NTT_addr=  z
                2640 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2650 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    512, NTT_addr=  z
                2660 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                2680 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=      0, NTT_addr=  z
                2690 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8380161, NTT_addr=  z
                2700 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    256, NTT_addr=  z
                2710 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=      0, NTT_addr=  z
                2720 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                2730 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    512, NTT_addr=  z
                2740 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2750 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                2760 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8380161, NTT_addr=  z
                2770 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=      0, NTT_addr=  z
                2780 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6042756, NTT_out_d=6089814, NTT_addr=  z
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:332]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:381]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:429]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:477]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:525]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2755.137 ; gain = 0.000
run 10 us
                1500 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8380161, NTT_addr=  z
                1510 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8380161, NTT_addr=  z
                1530 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                1540 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    512, NTT_addr=  z
                1550 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8380161, NTT_addr=  z
                1560 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=    512, NTT_addr=  z
                1570 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8379905, NTT_addr=  z
                1580 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    256, NTT_addr=  z
                1590 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=    512, NTT_addr=  z
                1600 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8380161, NTT_addr=  z
                1610 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                1620 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8379905, NTT_addr=  z
                1630 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                1640 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8380161, NTT_addr=  z
                1650 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=    512, NTT_addr=  z
                1660 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                1670 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8380161, NTT_addr=  z
                1680 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8380161, NTT_addr=  z
                1690 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                1700 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8380161, NTT_addr=  z
                1710 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8380161, NTT_addr=  z
                1720 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                1730 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    256, NTT_addr=  z
                1740 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8379905, NTT_addr=  z
                1750 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    512, NTT_addr=  z
                1760 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8380161, NTT_addr=  z
                1780 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8379905, NTT_addr=  z
                1790 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                1800 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8380161, NTT_addr=  z
                1810 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    512, NTT_addr=  z
                1820 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    512, NTT_addr=  z
                1830 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8379905, NTT_addr=  z
                1840 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                1850 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8379905, NTT_addr=  z
                1860 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8379905, NTT_addr=  z
                1870 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                1880 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    256, NTT_addr=  z
                1890 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8379905, NTT_addr=  z
                1900 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=      0, NTT_addr=  z
                1910 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                1920 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    256, NTT_addr=  z
                1930 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8379905, NTT_addr=  z
                1940 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8380161, NTT_addr=  z
                1950 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                1960 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    512, NTT_addr=  z
                1970 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8380161, NTT_addr=  z
                1980 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2000 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=    256, NTT_addr=  z
                2010 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                2020 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    256, NTT_addr=  z
                2030 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                2040 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                2050 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    512, NTT_addr=  z
                2060 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    512, NTT_addr=  z
                2070 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=      0, NTT_addr=  z
                2080 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2090 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=      0, NTT_addr=  z
                2100 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    512, NTT_addr=  z
                2110 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8379905, NTT_addr=  z
                2120 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2130 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8379905, NTT_addr=  z
                2140 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8380161, NTT_addr=  z
                2150 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                2160 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=      0, NTT_addr=  z
                2170 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8380161, NTT_addr=  z
                2180 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                2190 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=      0, NTT_addr=  z
                2200 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8379905, NTT_addr=  z
                2210 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    256, NTT_addr=  z
                2220 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2230 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    512, NTT_addr=  z
                2240 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8380161, NTT_addr=  z
                2250 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2260 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8380161, NTT_addr=  z
                2270 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8380161, NTT_addr=  z
                2280 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8379905, NTT_addr=  z
                2290 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    256, NTT_addr=  z
                2300 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                2320 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                2330 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=      0, NTT_addr=  z
                2340 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8380161, NTT_addr=  z
                2350 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=      0, NTT_addr=  z
                2360 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=    512, NTT_addr=  z
                2370 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    256, NTT_addr=  z
                2380 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2390 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=      0, NTT_addr=  z
                2400 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    512, NTT_addr=  z
                2410 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8379905, NTT_addr=  z
                2420 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    256, NTT_addr=  z
                2430 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    512, NTT_addr=  z
                2440 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                2450 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8379905, NTT_addr=  z
                2460 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    512, NTT_addr=  z
                2480 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    256, NTT_addr=  z
                2490 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                2500 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8380161, NTT_addr=  z
                2510 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                2520 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=      0, NTT_addr=  z
                2530 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                2540 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8380161, NTT_addr=  z
                2550 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    512, NTT_addr=  z
                2560 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    256, NTT_addr=  z
                2570 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8380161, NTT_addr=  z
                2580 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    256, NTT_addr=  z
                2590 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8379905, NTT_addr=  z
                2600 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    256, NTT_addr=  z
                2610 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8379905, NTT_addr=  z
                2620 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    512, NTT_addr=  z
                2630 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=      0, NTT_addr=  z
                2640 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2650 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    512, NTT_addr=  z
                2660 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                2680 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=      0, NTT_addr=  z
                2690 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8380161, NTT_addr=  z
                2700 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    256, NTT_addr=  z
                2710 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=      0, NTT_addr=  z
                2720 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                2730 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    512, NTT_addr=  z
                2740 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2750 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                2760 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8380161, NTT_addr=  z
                2770 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=      0, NTT_addr=  z
                2780 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6042756, NTT_out_d=6089814, NTT_addr=  z
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/out_ready}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                1500 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8380161, NTT_addr=  z
                1510 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8380161, NTT_addr=  z
                1530 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                1540 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    512, NTT_addr=  z
                1550 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8380161, NTT_addr=  z
                1560 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=    512, NTT_addr=  z
                1570 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8379905, NTT_addr=  z
                1580 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    256, NTT_addr=  z
                1590 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=    512, NTT_addr=  z
                1600 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8380161, NTT_addr=  z
                1610 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                1620 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8379905, NTT_addr=  z
                1630 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                1640 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8380161, NTT_addr=  z
                1650 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=    512, NTT_addr=  z
                1660 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                1670 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8380161, NTT_addr=  z
                1680 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8380161, NTT_addr=  z
                1690 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                1700 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8380161, NTT_addr=  z
                1710 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8380161, NTT_addr=  z
                1720 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                1730 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    256, NTT_addr=  z
                1740 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8379905, NTT_addr=  z
                1750 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    512, NTT_addr=  z
                1760 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8380161, NTT_addr=  z
                1780 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8379905, NTT_addr=  z
                1790 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                1800 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8380161, NTT_addr=  z
                1810 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    512, NTT_addr=  z
                1820 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    512, NTT_addr=  z
                1830 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8379905, NTT_addr=  z
                1840 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                1850 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8379905, NTT_addr=  z
                1860 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8379905, NTT_addr=  z
                1870 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                1880 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    256, NTT_addr=  z
                1890 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8379905, NTT_addr=  z
                1900 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=      0, NTT_addr=  z
                1910 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                1920 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    256, NTT_addr=  z
                1930 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8379905, NTT_addr=  z
                1940 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8380161, NTT_addr=  z
                1950 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                1960 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    512, NTT_addr=  z
                1970 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8380161, NTT_addr=  z
                1980 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2000 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=    256, NTT_addr=  z
                2010 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                2020 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    256, NTT_addr=  z
                2030 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                2040 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                2050 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    512, NTT_addr=  z
                2060 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    512, NTT_addr=  z
                2070 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=      0, NTT_addr=  z
                2080 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2090 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=      0, NTT_addr=  z
                2100 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    512, NTT_addr=  z
                2110 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8379905, NTT_addr=  z
                2120 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2130 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8379905, NTT_addr=  z
                2140 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8380161, NTT_addr=  z
                2150 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                2160 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=      0, NTT_addr=  z
                2170 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8380161, NTT_addr=  z
                2180 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                2190 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=      0, NTT_addr=  z
                2200 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8379905, NTT_addr=  z
                2210 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    256, NTT_addr=  z
                2220 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2230 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    512, NTT_addr=  z
                2240 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8380161, NTT_addr=  z
                2250 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2260 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8380161, NTT_addr=  z
                2270 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8380161, NTT_addr=  z
                2280 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8379905, NTT_addr=  z
                2290 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    256, NTT_addr=  z
                2300 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                2320 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                2330 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=      0, NTT_addr=  z
                2340 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8380161, NTT_addr=  z
                2350 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=      0, NTT_addr=  z
                2360 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=    512, NTT_addr=  z
                2370 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    256, NTT_addr=  z
                2380 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2390 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=      0, NTT_addr=  z
                2400 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    512, NTT_addr=  z
                2410 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8379905, NTT_addr=  z
                2420 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    256, NTT_addr=  z
                2430 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    512, NTT_addr=  z
                2440 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                2450 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8379905, NTT_addr=  z
                2460 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    512, NTT_addr=  z
                2480 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    256, NTT_addr=  z
                2490 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                2500 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8380161, NTT_addr=  z
                2510 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                2520 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=      0, NTT_addr=  z
                2530 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                2540 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8380161, NTT_addr=  z
                2550 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    512, NTT_addr=  z
                2560 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    256, NTT_addr=  z
                2570 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8380161, NTT_addr=  z
                2580 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    256, NTT_addr=  z
                2590 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8379905, NTT_addr=  z
                2600 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    256, NTT_addr=  z
                2610 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8379905, NTT_addr=  z
                2620 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    512, NTT_addr=  z
                2630 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=      0, NTT_addr=  z
                2640 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2650 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    512, NTT_addr=  z
                2660 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                2680 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=      0, NTT_addr=  z
                2690 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8380161, NTT_addr=  z
                2700 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    256, NTT_addr=  z
                2710 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=      0, NTT_addr=  z
                2720 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                2730 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    512, NTT_addr=  z
                2740 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2750 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                2760 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8380161, NTT_addr=  z
                2770 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=      0, NTT_addr=  z
                2780 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6042756, NTT_out_d=6089814, NTT_addr=  z
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:332]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:381]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:429]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:477]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:525]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2755.137 ; gain = 0.000
run 10 us
                1500 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8380161, NTT_addr=  z
                1510 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8380161, NTT_addr=  z
                1530 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                1540 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    512, NTT_addr=  z
                1550 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8380161, NTT_addr=  z
                1560 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=    512, NTT_addr=  z
                1570 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8379905, NTT_addr=  z
                1580 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    256, NTT_addr=  z
                1590 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=    512, NTT_addr=  z
                1600 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8380161, NTT_addr=  z
                1610 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                1620 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8379905, NTT_addr=  z
                1630 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                1640 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8380161, NTT_addr=  z
                1650 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=    512, NTT_addr=  z
                1660 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                1670 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8380161, NTT_addr=  z
                1680 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8380161, NTT_addr=  z
                1690 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                1700 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8380161, NTT_addr=  z
                1710 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8380161, NTT_addr=  z
                1720 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                1730 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    256, NTT_addr=  z
                1740 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8379905, NTT_addr=  z
                1750 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    512, NTT_addr=  z
                1760 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8380161, NTT_addr=  z
                1780 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8379905, NTT_addr=  z
                1790 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                1800 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8380161, NTT_addr=  z
                1810 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    512, NTT_addr=  z
                1820 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    512, NTT_addr=  z
                1830 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8379905, NTT_addr=  z
                1840 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                1850 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8379905, NTT_addr=  z
                1860 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8379905, NTT_addr=  z
                1870 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                1880 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    256, NTT_addr=  z
                1890 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8379905, NTT_addr=  z
                1900 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=      0, NTT_addr=  z
                1910 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                1920 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    256, NTT_addr=  z
                1930 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8379905, NTT_addr=  z
                1940 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8380161, NTT_addr=  z
                1950 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                1960 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    512, NTT_addr=  z
                1970 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8380161, NTT_addr=  z
                1980 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2000 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=    256, NTT_addr=  z
                2010 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                2020 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    256, NTT_addr=  z
                2030 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                2040 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                2050 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    512, NTT_addr=  z
                2060 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    512, NTT_addr=  z
                2070 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=      0, NTT_addr=  z
                2080 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2090 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=      0, NTT_addr=  z
                2100 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    512, NTT_addr=  z
                2110 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8379905, NTT_addr=  z
                2120 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2130 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8379905, NTT_addr=  z
                2140 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8380161, NTT_addr=  z
                2150 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                2160 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=      0, NTT_addr=  z
                2170 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8380161, NTT_addr=  z
                2180 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                2190 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=      0, NTT_addr=  z
                2200 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8379905, NTT_addr=  z
                2210 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    256, NTT_addr=  z
                2220 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2230 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    512, NTT_addr=  z
                2240 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8380161, NTT_addr=  z
                2250 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2260 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8380161, NTT_addr=  z
                2270 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8380161, NTT_addr=  z
                2280 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8379905, NTT_addr=  z
                2290 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    256, NTT_addr=  z
                2300 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                2320 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                2330 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=      0, NTT_addr=  z
                2340 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8380161, NTT_addr=  z
                2350 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=      0, NTT_addr=  z
                2360 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=    512, NTT_addr=  z
                2370 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    256, NTT_addr=  z
                2380 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2390 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=      0, NTT_addr=  z
                2400 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    512, NTT_addr=  z
                2410 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8379905, NTT_addr=  z
                2420 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    256, NTT_addr=  z
                2430 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    512, NTT_addr=  z
                2440 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                2450 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8379905, NTT_addr=  z
                2460 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    512, NTT_addr=  z
                2480 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    256, NTT_addr=  z
                2490 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                2500 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8380161, NTT_addr=  z
                2510 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                2520 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=      0, NTT_addr=  z
                2530 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                2540 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8380161, NTT_addr=  z
                2550 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    512, NTT_addr=  z
                2560 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    256, NTT_addr=  z
                2570 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8380161, NTT_addr=  z
                2580 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    256, NTT_addr=  z
                2590 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8379905, NTT_addr=  z
                2600 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    256, NTT_addr=  z
                2610 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8379905, NTT_addr=  z
                2620 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    512, NTT_addr=  z
                2630 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=      0, NTT_addr=  z
                2640 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2650 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    512, NTT_addr=  z
                2660 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                2680 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=      0, NTT_addr=  z
                2690 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8380161, NTT_addr=  z
                2700 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    256, NTT_addr=  z
                2710 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=      0, NTT_addr=  z
                2720 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                2730 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    512, NTT_addr=  z
                2740 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2750 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                2760 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8380161, NTT_addr=  z
                2770 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=      0, NTT_addr=  z
                2780 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6042756, NTT_out_d=6089814, NTT_addr=  z
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:332]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:381]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:429]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:477]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:525]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2755.137 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:332]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:381]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:429]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:477]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:525]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2755.137 ; gain = 0.000
run 10 us
                1500 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 827366, NTT_out_d=2588109, NTT_addr=  z
                1510 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3064700, NTT_out_d=4932982, NTT_addr=  z
                1520 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7302014, NTT_out_d=4967869, NTT_addr=  z
                1530 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8034231, NTT_out_d=2002522, NTT_addr=  z
                1540 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3722826, NTT_out_d= 863090, NTT_addr=  z
                1550 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3627007, NTT_out_d=3402640, NTT_addr=  z
                1560 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4405784, NTT_out_d=6090595, NTT_addr=  z
                1570 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 520593, NTT_out_d=6803952, NTT_addr=  z
                1580 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7131065, NTT_out_d=2880130, NTT_addr=  z
                1590 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2471730, NTT_out_d=6942673, NTT_addr=  z
                1600 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5823451, NTT_out_d=1703234, NTT_addr=  z
                1610 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7900822, NTT_out_d=6052608, NTT_addr=  z
                1620 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5088729, NTT_out_d=2506708, NTT_addr=  z
                1630 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2154779, NTT_out_d=7026982, NTT_addr=  z
                1640 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5907172, NTT_out_d=6378886, NTT_addr=  z
                1650 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7624205, NTT_out_d=1628917, NTT_addr=  z
                1660 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5079753, NTT_out_d=3700730, NTT_addr=  z
                1670 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3865869, NTT_out_d=3743419, NTT_addr=  z
                1680 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2472847, NTT_out_d=7432328, NTT_addr=  z
                1690 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3961305, NTT_out_d=3326651, NTT_addr=  z
                1700 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 699932, NTT_out_d=4086558, NTT_addr=  z
                1710 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5932973, NTT_out_d=2498999, NTT_addr=  z
                1720 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3496203, NTT_out_d=3654048, NTT_addr=  z
                1730 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7721304, NTT_out_d=2791826, NTT_addr=  z
                1740 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2758379, NTT_out_d=6722804, NTT_addr=  z
                1750 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3432582, NTT_out_d= 691503, NTT_addr=  z
                1760 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8280111, NTT_out_d=8288420, NTT_addr=  z
                1770 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6503098, NTT_out_d=1381276, NTT_addr=  z
                1780 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2799840, NTT_out_d=4134574, NTT_addr=  z
                1790 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 895474, NTT_out_d=1010095, NTT_addr=  z
                1800 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4423601, NTT_out_d= 371060, NTT_addr=  z
                1810 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 111383, NTT_out_d=1725331, NTT_addr=  z
                1820 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6024848, NTT_out_d=3659006, NTT_addr=  z
                1830 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4476381, NTT_out_d=7517617, NTT_addr=  z
                1840 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3584500, NTT_out_d= 405093, NTT_addr=  z
                1850 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5461888, NTT_out_d=4792021, NTT_addr=  z
                1860 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4933889, NTT_out_d= 593568, NTT_addr=  z
                1870 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 144498, NTT_out_d=7561479, NTT_addr=  z
                1880 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7694225, NTT_out_d=1565266, NTT_addr=  z
                1890 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 928295, NTT_out_d=4637432, NTT_addr=  z
                1900 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7941281, NTT_out_d=1413139, NTT_addr=  z
                1910 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6701142, NTT_out_d=1345227, NTT_addr=  z
                1920 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8261841, NTT_out_d=6125869, NTT_addr=  z
                1930 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2931292, NTT_out_d= 466955, NTT_addr=  z
                1940 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5183251, NTT_out_d=7176305, NTT_addr=  z
                1950 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4218492, NTT_out_d=5133842, NTT_addr=  z
                1960 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1181214, NTT_out_d=6405158, NTT_addr=  z
                1970 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1612162, NTT_out_d=5213194, NTT_addr=  z
                1980 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 270395, NTT_out_d=2717629, NTT_addr=  z
                1990 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1070812, NTT_out_d=7707359, NTT_addr=  z
                2000 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 188057, NTT_out_d=7290511, NTT_addr=  z
                2010 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5552666, NTT_out_d=5591293, NTT_addr=  z
                2020 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4239764, NTT_out_d=7442320, NTT_addr=  z
                2030 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3296877, NTT_out_d=6512088, NTT_addr=  z
                2040 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6758686, NTT_out_d=2838141, NTT_addr=  z
                2050 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1597854, NTT_out_d=1351093, NTT_addr=  z
                2060 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6099295, NTT_out_d=5035869, NTT_addr=  z
                2070 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7472484, NTT_out_d=6775427, NTT_addr=  z
                2080 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6582511, NTT_out_d=7707516, NTT_addr=  z
                2090 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7126635, NTT_out_d=2183231, NTT_addr=  z
                2100 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6296193, NTT_out_d=6669252, NTT_addr=  z
                2110 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5389436, NTT_out_d=2673574, NTT_addr=  z
                2120 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1803776, NTT_out_d=8039530, NTT_addr=  z
                2130 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 918738, NTT_out_d= 186557, NTT_addr=  z
                2140 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5751956, NTT_out_d=3888258, NTT_addr=  z
                2150 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6150608, NTT_out_d=2463814, NTT_addr=  z
                2160 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7770309, NTT_out_d=7519025, NTT_addr=  z
                2170 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2006527, NTT_out_d=5186718, NTT_addr=  z
                2180 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7077061, NTT_out_d= 270852, NTT_addr=  z
                2190 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1846578, NTT_out_d=4246268, NTT_addr=  z
                2200 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7082543, NTT_out_d=6095984, NTT_addr=  z
                2210 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4426586, NTT_out_d=4537645, NTT_addr=  z
                2220 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4383845, NTT_out_d=6617002, NTT_addr=  z
                2230 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2905471, NTT_out_d=3773136, NTT_addr=  z
                2240 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4432157, NTT_out_d=4107029, NTT_addr=  z
                2250 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3595641, NTT_out_d= 736832, NTT_addr=  z
                2260 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1857054, NTT_out_d=1979672, NTT_addr=  z
                2270 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4698578, NTT_out_d=1466410, NTT_addr=  z
                2280 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4952426, NTT_out_d=6545169, NTT_addr=  z
                2290 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1121362, NTT_out_d=1290776, NTT_addr=  z
                2300 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7840367, NTT_out_d=3928914, NTT_addr=  z
                2310 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4246295, NTT_out_d=2155156, NTT_addr=  z
                2320 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6562796, NTT_out_d=6610773, NTT_addr=  z
                2330 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7643785, NTT_out_d= 655732, NTT_addr=  z
                2340 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6325837, NTT_out_d=2841950, NTT_addr=  z
                2350 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 147552, NTT_out_d=7507499, NTT_addr=  z
                2360 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6538593, NTT_out_d= 197393, NTT_addr=  z
                2370 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1877705, NTT_out_d= 137027, NTT_addr=  z
                2380 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4607344, NTT_out_d=5476704, NTT_addr=  z
                2390 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1855606, NTT_out_d=2221271, NTT_addr=  z
                2400 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7521145, NTT_out_d=3398446, NTT_addr=  z
                2410 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5192457, NTT_out_d=3977592, NTT_addr=  z
                2420 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2377765, NTT_out_d=1360102, NTT_addr=  z
                2430 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5579336, NTT_out_d=3639106, NTT_addr=  z
                2440 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1516265, NTT_out_d=4680654, NTT_addr=  z
                2450 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1039349, NTT_out_d=4440765, NTT_addr=  z
                2460 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5318874, NTT_out_d=6290968, NTT_addr=  z
                2470 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1082279, NTT_out_d=3952920, NTT_addr=  z
                2480 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2725690, NTT_out_d=1836747, NTT_addr=  z
                2490 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 536189, NTT_out_d=4516927, NTT_addr=  z
                2500 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7958312, NTT_out_d=6252241, NTT_addr=  z
                2510 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1841779, NTT_out_d=6970667, NTT_addr=  z
                2520 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5963786, NTT_out_d=1608389, NTT_addr=  z
                2530 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3435051, NTT_out_d=6233220, NTT_addr=  z
                2540 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7972571, NTT_out_d= 714635, NTT_addr=  z
                2550 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2898654, NTT_out_d=6423177, NTT_addr=  z
                2560 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4639848, NTT_out_d=2628804, NTT_addr=  z
                2570 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3816034, NTT_out_d=1233647, NTT_addr=  z
                2580 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7018470, NTT_out_d=3856930, NTT_addr=  z
                2590 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1777331, NTT_out_d=7436295, NTT_addr=  z
                2600 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3205371, NTT_out_d=7058356, NTT_addr=  z
                2610 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2367694, NTT_out_d=4231146, NTT_addr=  z
                2620 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4319652, NTT_out_d=1078941, NTT_addr=  z
                2630 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5719810, NTT_out_d= 332082, NTT_addr=  z
                2640 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7847079, NTT_out_d=2450182, NTT_addr=  z
                2650 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3957586, NTT_out_d=3724921, NTT_addr=  z
                2660 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 614766, NTT_out_d=1691784, NTT_addr=  z
                2670 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7118893, NTT_out_d=6953724, NTT_addr=  z
                2680 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7254363, NTT_out_d=6880217, NTT_addr=  z
                2690 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3656372, NTT_out_d=1474475, NTT_addr=  z
                2700 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2956723, NTT_out_d= 193673, NTT_addr=  z
                2710 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5031747, NTT_out_d=4300736, NTT_addr=  z
                2720 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5940663, NTT_out_d=7276535, NTT_addr=  z
                2730 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6967820, NTT_out_d=2051400, NTT_addr=  z
                2740 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3793081, NTT_out_d=7466544, NTT_addr=  z
                2750 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2168270, NTT_out_d=7466561, NTT_addr=  z
                2760 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7132662, NTT_out_d=7833696, NTT_addr=  z
                2770 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1797616, NTT_out_d=5504385, NTT_addr=  z
                2780 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=      0, NTT_addr=  z
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:332]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:381]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:429]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:477]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:525]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2755.137 ; gain = 0.000
run 10 us
                1500 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 827366, NTT_out_d=2588109, NTT_addr=  z
                1510 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3064700, NTT_out_d=4932982, NTT_addr=  z
                1520 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7302014, NTT_out_d=4967869, NTT_addr=  z
                1530 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8034231, NTT_out_d=2002522, NTT_addr=  z
                1540 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3722826, NTT_out_d= 863090, NTT_addr=  z
                1550 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3627007, NTT_out_d=3402640, NTT_addr=  z
                1560 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4405784, NTT_out_d=6090595, NTT_addr=  z
                1570 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 520593, NTT_out_d=6803952, NTT_addr=  z
                1580 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7131065, NTT_out_d=2880130, NTT_addr=  z
                1590 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2471730, NTT_out_d=6942673, NTT_addr=  z
                1600 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5823451, NTT_out_d=1703234, NTT_addr=  z
                1610 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7900822, NTT_out_d=6052608, NTT_addr=  z
                1620 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5088729, NTT_out_d=2506708, NTT_addr=  z
                1630 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2154779, NTT_out_d=7026982, NTT_addr=  z
                1640 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5907172, NTT_out_d=6378886, NTT_addr=  z
                1650 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7624205, NTT_out_d=1628917, NTT_addr=  z
                1660 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5079753, NTT_out_d=3700730, NTT_addr=  z
                1670 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3865869, NTT_out_d=3743419, NTT_addr=  z
                1680 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2472847, NTT_out_d=7432328, NTT_addr=  z
                1690 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3961305, NTT_out_d=3326651, NTT_addr=  z
                1700 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 699932, NTT_out_d=4086558, NTT_addr=  z
                1710 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5932973, NTT_out_d=2498999, NTT_addr=  z
                1720 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3496203, NTT_out_d=3654048, NTT_addr=  z
                1730 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7721304, NTT_out_d=2791826, NTT_addr=  z
                1740 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2758379, NTT_out_d=6722804, NTT_addr=  z
                1750 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3432582, NTT_out_d= 691503, NTT_addr=  z
                1760 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8280111, NTT_out_d=8288420, NTT_addr=  z
                1770 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6503098, NTT_out_d=1381276, NTT_addr=  z
                1780 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2799840, NTT_out_d=4134574, NTT_addr=  z
                1790 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 895474, NTT_out_d=1010095, NTT_addr=  z
                1800 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4423601, NTT_out_d= 371060, NTT_addr=  z
                1810 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 111383, NTT_out_d=1725331, NTT_addr=  z
                1820 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6024848, NTT_out_d=3659006, NTT_addr=  z
                1830 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4476381, NTT_out_d=7517617, NTT_addr=  z
                1840 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3584500, NTT_out_d= 405093, NTT_addr=  z
                1850 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5461888, NTT_out_d=4792021, NTT_addr=  z
                1860 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4933889, NTT_out_d= 593568, NTT_addr=  z
                1870 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 144498, NTT_out_d=7561479, NTT_addr=  z
                1880 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7694225, NTT_out_d=1565266, NTT_addr=  z
                1890 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 928295, NTT_out_d=4637432, NTT_addr=  z
                1900 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7941281, NTT_out_d=1413139, NTT_addr=  z
                1910 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6701142, NTT_out_d=1345227, NTT_addr=  z
                1920 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8261841, NTT_out_d=6125869, NTT_addr=  z
                1930 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2931292, NTT_out_d= 466955, NTT_addr=  z
                1940 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5183251, NTT_out_d=7176305, NTT_addr=  z
                1950 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4218492, NTT_out_d=5133842, NTT_addr=  z
                1960 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1181214, NTT_out_d=6405158, NTT_addr=  z
                1970 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1612162, NTT_out_d=5213194, NTT_addr=  z
                1980 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 270395, NTT_out_d=2717629, NTT_addr=  z
                1990 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1070812, NTT_out_d=7707359, NTT_addr=  z
                2000 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 188057, NTT_out_d=7290511, NTT_addr=  z
                2010 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5552666, NTT_out_d=5591293, NTT_addr=  z
                2020 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4239764, NTT_out_d=7442320, NTT_addr=  z
                2030 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3296877, NTT_out_d=6512088, NTT_addr=  z
                2040 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6758686, NTT_out_d=2838141, NTT_addr=  z
                2050 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1597854, NTT_out_d=1351093, NTT_addr=  z
                2060 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6099295, NTT_out_d=5035869, NTT_addr=  z
                2070 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7472484, NTT_out_d=6775427, NTT_addr=  z
                2080 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6582511, NTT_out_d=7707516, NTT_addr=  z
                2090 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7126635, NTT_out_d=2183231, NTT_addr=  z
                2100 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6296193, NTT_out_d=6669252, NTT_addr=  z
                2110 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5389436, NTT_out_d=2673574, NTT_addr=  z
                2120 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1803776, NTT_out_d=8039530, NTT_addr=  z
                2130 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 918738, NTT_out_d= 186557, NTT_addr=  z
                2140 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5751956, NTT_out_d=3888258, NTT_addr=  z
                2150 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6150608, NTT_out_d=2463814, NTT_addr=  z
                2160 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7770309, NTT_out_d=7519025, NTT_addr=  z
                2170 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2006527, NTT_out_d=5186718, NTT_addr=  z
                2180 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7077061, NTT_out_d= 270852, NTT_addr=  z
                2190 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1846578, NTT_out_d=4246268, NTT_addr=  z
                2200 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7082543, NTT_out_d=6095984, NTT_addr=  z
                2210 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4426586, NTT_out_d=4537645, NTT_addr=  z
                2220 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4383845, NTT_out_d=6617002, NTT_addr=  z
                2230 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2905471, NTT_out_d=3773136, NTT_addr=  z
                2240 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4432157, NTT_out_d=4107029, NTT_addr=  z
                2250 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3595641, NTT_out_d= 736832, NTT_addr=  z
                2260 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1857054, NTT_out_d=1979672, NTT_addr=  z
                2270 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4698578, NTT_out_d=1466410, NTT_addr=  z
                2280 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4952426, NTT_out_d=6545169, NTT_addr=  z
                2290 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1121362, NTT_out_d=1290776, NTT_addr=  z
                2300 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7840367, NTT_out_d=3928914, NTT_addr=  z
                2310 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4246295, NTT_out_d=2155156, NTT_addr=  z
                2320 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6562796, NTT_out_d=6610773, NTT_addr=  z
                2330 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7643785, NTT_out_d= 655732, NTT_addr=  z
                2340 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6325837, NTT_out_d=2841950, NTT_addr=  z
                2350 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 147552, NTT_out_d=7507499, NTT_addr=  z
                2360 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6538593, NTT_out_d= 197393, NTT_addr=  z
                2370 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1877705, NTT_out_d= 137027, NTT_addr=  z
                2380 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4607344, NTT_out_d=5476704, NTT_addr=  z
                2390 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1855606, NTT_out_d=2221271, NTT_addr=  z
                2400 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7521145, NTT_out_d=3398446, NTT_addr=  z
                2410 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5192457, NTT_out_d=3977592, NTT_addr=  z
                2420 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2377765, NTT_out_d=1360102, NTT_addr=  z
                2430 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5579336, NTT_out_d=3639106, NTT_addr=  z
                2440 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1516265, NTT_out_d=4680654, NTT_addr=  z
                2450 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1039349, NTT_out_d=4440765, NTT_addr=  z
                2460 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5318874, NTT_out_d=6290968, NTT_addr=  z
                2470 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1082279, NTT_out_d=3952920, NTT_addr=  z
                2480 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2725690, NTT_out_d=1836747, NTT_addr=  z
                2490 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 536189, NTT_out_d=4516927, NTT_addr=  z
                2500 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7958312, NTT_out_d=6252241, NTT_addr=  z
                2510 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1841779, NTT_out_d=6970667, NTT_addr=  z
                2520 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5963786, NTT_out_d=1608389, NTT_addr=  z
                2530 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3435051, NTT_out_d=6233220, NTT_addr=  z
                2540 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7972571, NTT_out_d= 714635, NTT_addr=  z
                2550 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2898654, NTT_out_d=6423177, NTT_addr=  z
                2560 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4639848, NTT_out_d=2628804, NTT_addr=  z
                2570 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3816034, NTT_out_d=1233647, NTT_addr=  z
                2580 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7018470, NTT_out_d=3856930, NTT_addr=  z
                2590 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1777331, NTT_out_d=7436295, NTT_addr=  z
                2600 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3205371, NTT_out_d=7058356, NTT_addr=  z
                2610 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2367694, NTT_out_d=4231146, NTT_addr=  z
                2620 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4319652, NTT_out_d=1078941, NTT_addr=  z
                2630 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5719810, NTT_out_d= 332082, NTT_addr=  z
                2640 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7847079, NTT_out_d=2450182, NTT_addr=  z
                2650 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3957586, NTT_out_d=3724921, NTT_addr=  z
                2660 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 614766, NTT_out_d=1691784, NTT_addr=  z
                2670 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7118893, NTT_out_d=6953724, NTT_addr=  z
                2680 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7254363, NTT_out_d=6880217, NTT_addr=  z
                2690 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3656372, NTT_out_d=1474475, NTT_addr=  z
                2700 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2956723, NTT_out_d= 193673, NTT_addr=  z
                2710 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5031747, NTT_out_d=4300736, NTT_addr=  z
                2720 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5940663, NTT_out_d=7276535, NTT_addr=  z
                2730 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6967820, NTT_out_d=2051400, NTT_addr=  z
                2740 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3793081, NTT_out_d=7466544, NTT_addr=  z
                2750 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2168270, NTT_out_d=7466561, NTT_addr=  z
                2760 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7132662, NTT_out_d=7833696, NTT_addr=  z
                2770 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1797616, NTT_out_d=5504385, NTT_addr=  z
                2780 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=      0, NTT_addr=  z
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
ERROR: [VRFC 10-4982] syntax error near ''' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:36]
WARNING: [VRFC 10-8956] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:36]
ERROR: [VRFC 10-2989] 'depth' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:38]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:38]
ERROR: [VRFC 10-2989] 'depth' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:47]
ERROR: [VRFC 10-9406] system call 'sformatf' is not allowed in this dialect; use SystemVerilog mode instead [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:48]
ERROR: [VRFC 10-8530] module 'NTT' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
ERROR: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:28]
ERROR: [VRFC 10-3623] parameter 'depth' with unpacked dimension should have a data type [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:28]
ERROR: [VRFC 10-9406] system call 'sformatf' is not allowed in this dialect; use SystemVerilog mode instead [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:40]
ERROR: [VRFC 10-8530] module 'NTT' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
ERROR: [VRFC 10-4982] syntax error near ''' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:28]
WARNING: [VRFC 10-8956] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:28]
ERROR: [VRFC 10-2989] 'depth' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:30]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:30]
ERROR: [VRFC 10-2989] 'depth' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:39]
ERROR: [VRFC 10-9406] system call 'sformatf' is not allowed in this dialect; use SystemVerilog mode instead [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:40]
ERROR: [VRFC 10-8530] module 'NTT' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
ERROR: [VRFC 10-4982] syntax error near ''' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:28]
WARNING: [VRFC 10-8956] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:28]
ERROR: [VRFC 10-2989] 'depth' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:30]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:30]
ERROR: [VRFC 10-2989] 'depth' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:39]
ERROR: [VRFC 10-9406] system call 'sformatf' is not allowed in this dialect; use SystemVerilog mode instead [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:40]
ERROR: [VRFC 10-8530] module 'NTT' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
ERROR: [VRFC 10-4982] syntax error near ''' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:28]
WARNING: [VRFC 10-8956] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:28]
ERROR: [VRFC 10-2989] 'depth' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:39]
ERROR: [VRFC 10-9406] system call 'sformatf' is not allowed in this dialect; use SystemVerilog mode instead [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:40]
ERROR: [VRFC 10-8530] module 'NTT' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
ERROR: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:28]
ERROR: [VRFC 10-3623] parameter 'depth' with unpacked dimension should have a data type [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:28]
ERROR: [VRFC 10-9406] system call 'sformatf' is not allowed in this dialect; use SystemVerilog mode instead [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:40]
ERROR: [VRFC 10-8530] module 'NTT' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
ERROR: [VRFC 10-4982] syntax error near ''' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:28]
WARNING: [VRFC 10-8956] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:28]
ERROR: [VRFC 10-2989] 'depth' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:39]
ERROR: [VRFC 10-9406] system call 'sformatf' is not allowed in this dialect; use SystemVerilog mode instead [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:40]
ERROR: [VRFC 10-8530] module 'NTT' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
ERROR: [VRFC 10-4982] syntax error near ''' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:28]
WARNING: [VRFC 10-8956] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:28]
ERROR: [VRFC 10-2989] 'depth' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:39]
ERROR: [VRFC 10-9406] system call 'sformatf' is not allowed in this dialect; use SystemVerilog mode instead [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:40]
ERROR: [VRFC 10-8530] module 'NTT' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
ERROR: [VRFC 10-4982] syntax error near ''' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:28]
WARNING: [VRFC 10-8956] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:28]
ERROR: [VRFC 10-2989] 'depth' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:39]
ERROR: [VRFC 10-9406] system call 'sformatf' is not allowed in this dialect; use SystemVerilog mode instead [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:40]
ERROR: [VRFC 10-8530] module 'NTT' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
ERROR: [VRFC 10-9406] system call 'sformatf' is not allowed in this dialect; use SystemVerilog mode instead [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:38]
ERROR: [VRFC 10-8530] module 'NTT' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
WARNING: [VRFC 10-3306] expected a system function, not system task '$swrite' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3812] value for parameter 'INIT_FILE' is not constant [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:38]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:42]
WARNING: [VRFC 10-3705] select index 7 into 'zeta_cnt' is out of bounds [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:42]
WARNING: [VRFC 10-3705] select index 7 into 'zeta' is out of bounds [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.NTT_default
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
WARNING: File C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MEM_zeta/MEM_zeta_{m}.txt referenced on C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v at line 41 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MEM_zeta/MEM_zeta_{m}.txt referenced on C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v at line 41 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MEM_zeta/MEM_zeta_{m}.txt referenced on C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v at line 41 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MEM_zeta/MEM_zeta_{m}.txt referenced on C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v at line 41 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MEM_zeta/MEM_zeta_{m}.txt referenced on C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v at line 41 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MEM_zeta/MEM_zeta_{m}.txt referenced on C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v at line 41 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MEM_zeta/MEM_zeta_{m}.txt referenced on C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v at line 41 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2769.379 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:42]
WARNING: [VRFC 10-3705] select index 7 into 'zeta_cnt' is out of bounds [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:42]
WARNING: [VRFC 10-3705] select index 7 into 'zeta' is out of bounds [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.NTT_default
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2769.379 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
ERROR: [VRFC 10-2939] 'string' is an unknown type [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:31]
ERROR: [VRFC 10-8530] module 'NTT' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3812] value for parameter 'INIT_FILE' is not constant [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
ERROR: [VRFC 10-2989] 'depth_1' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:29]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:29]
ERROR: [VRFC 10-2989] 'depth_2' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:30]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:30]
ERROR: [VRFC 10-2989] 'depth_3' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:31]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:31]
ERROR: [VRFC 10-2989] 'depth_4' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:32]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:32]
ERROR: [VRFC 10-2989] 'depth_5' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:33]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:33]
ERROR: [VRFC 10-2989] 'depth_6' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:34]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:34]
ERROR: [VRFC 10-2989] 'depth_7' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:35]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:35]
ERROR: [VRFC 10-2989] 'depth_1' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:40]
ERROR: [VRFC 10-2989] 'depth_2' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:51]
ERROR: [VRFC 10-2989] 'depth_3' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:62]
ERROR: [VRFC 10-2989] 'depth_4' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:73]
ERROR: [VRFC 10-2989] 'depth_5' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:84]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:74]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:85]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:107]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:118]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2769.379 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:74]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:85]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:107]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:118]
WARNING: [VRFC 10-3705] select index 7 into 'zeta' is out of bounds [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:139]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.NTT_default
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2769.379 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
ERROR: [VRFC 10-2989] 'NTT_en' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:162]
ERROR: [VRFC 10-2989] 'NTT_en' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:163]
ERROR: [VRFC 10-2989] 'zeta_cnt' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:174]
ERROR: [VRFC 10-2989] 'MEM_cnt' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:175]
ERROR: [VRFC 10-8530] module 'NTT' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
ERROR: [VRFC 10-2989] 'zeta_cnt' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:177]
ERROR: [VRFC 10-2989] 'MEM_cnt' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:178]
ERROR: [VRFC 10-8530] module 'NTT' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
ERROR: [VRFC 10-2989] 'MEM_cnt' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:178]
ERROR: [VRFC 10-8530] module 'NTT' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:77]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:88]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:110]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:121]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'MEM_cnt' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'zeta_cnt' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:177]
WARNING: [VRFC 10-3705] select index 7 into 'zeta' is out of bounds [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:142]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.NTT_default
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2769.379 ; gain = 0.000
run 10 us
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/\gen_CONTR[7].CONTR_inst /MEM_cnt}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/MEM_cnt_1}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
ERROR: [VRFC 10-4982] syntax error near 'non-printable character with the hex value '0xe6'' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:576]
ERROR: [VRFC 10-8530] module 'NTT' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'zeta' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:206]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:332]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:381]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:429]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:477]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:525]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2769.379 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'zeta' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:206]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:332]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:381]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:429]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:477]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:525]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2769.379 ; gain = 0.000
run 10 us
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/NTT_out_u}} {{/NTT_tb/uut/NTT_out_d}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/BU_7/out_a}} {{/NTT_tb/uut/BU_7/out_b}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/BU_0/a}} {{/NTT_tb/uut/BU_0/b}} {{/NTT_tb/uut/BU_0/zeta}} {{/NTT_tb/uut/BU_0/out_a}} {{/NTT_tb/uut/BU_0/out_b}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'zeta' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:206]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:332]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:381]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:429]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:477]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:525]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2769.379 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'NTT_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'zeta' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:206]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:332]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:381]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:429]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:477]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:525]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NTT_tb_behav -key {Behavioral:sim_1:Functional:NTT_tb} -tclbatch {NTT_tb.tcl} -view {C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT_tb_behav.wcfg
source NTT_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NTT_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2769.379 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'zeta' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:207]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:333]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:382]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:430]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:478]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:526]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2769.379 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:333]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:382]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:430]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:478]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:526]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2769.379 ; gain = 0.000
run 10 us
                1500 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 827366, NTT_out_d=2588109, NTT_addr=  z
                1510 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3064700, NTT_out_d=4932982, NTT_addr=  z
                1520 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7302014, NTT_out_d=4967869, NTT_addr=  z
                1530 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8034231, NTT_out_d=2002522, NTT_addr=  z
                1540 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3722826, NTT_out_d= 863090, NTT_addr=  z
                1550 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3627007, NTT_out_d=3402640, NTT_addr=  z
                1560 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4405784, NTT_out_d=6090595, NTT_addr=  z
                1570 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 520593, NTT_out_d=6803952, NTT_addr=  z
                1580 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7131065, NTT_out_d=2880130, NTT_addr=  z
                1590 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2471730, NTT_out_d=6942673, NTT_addr=  z
                1600 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5823451, NTT_out_d=1703234, NTT_addr=  z
                1610 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7900822, NTT_out_d=6052608, NTT_addr=  z
                1620 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5088729, NTT_out_d=2506708, NTT_addr=  z
                1630 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2154779, NTT_out_d=7026982, NTT_addr=  z
                1640 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5907172, NTT_out_d=6378886, NTT_addr=  z
                1650 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7624205, NTT_out_d=1628917, NTT_addr=  z
                1660 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5079753, NTT_out_d=3700730, NTT_addr=  z
                1670 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3865869, NTT_out_d=3743419, NTT_addr=  z
                1680 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2472847, NTT_out_d=7432328, NTT_addr=  z
                1690 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3961305, NTT_out_d=3326651, NTT_addr=  z
                1700 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 699932, NTT_out_d=4086558, NTT_addr=  z
                1710 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5932973, NTT_out_d=2498999, NTT_addr=  z
                1720 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3496203, NTT_out_d=3654048, NTT_addr=  z
                1730 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7721304, NTT_out_d=2791826, NTT_addr=  z
                1740 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2758379, NTT_out_d=6722804, NTT_addr=  z
                1750 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3432582, NTT_out_d= 691503, NTT_addr=  z
                1760 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8280111, NTT_out_d=8288420, NTT_addr=  z
                1770 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6503098, NTT_out_d=1381276, NTT_addr=  z
                1780 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2799840, NTT_out_d=4134574, NTT_addr=  z
                1790 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 895474, NTT_out_d=1010095, NTT_addr=  z
                1800 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4423601, NTT_out_d= 371060, NTT_addr=  z
                1810 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 111383, NTT_out_d=1725331, NTT_addr=  z
                1820 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6024848, NTT_out_d=3659006, NTT_addr=  z
                1830 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4476381, NTT_out_d=7517617, NTT_addr=  z
                1840 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3584500, NTT_out_d= 405093, NTT_addr=  z
                1850 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5461888, NTT_out_d=4792021, NTT_addr=  z
                1860 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4933889, NTT_out_d= 593568, NTT_addr=  z
                1870 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 144498, NTT_out_d=7561479, NTT_addr=  z
                1880 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7694225, NTT_out_d=1565266, NTT_addr=  z
                1890 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 928295, NTT_out_d=4637432, NTT_addr=  z
                1900 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7941281, NTT_out_d=1413139, NTT_addr=  z
                1910 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6701142, NTT_out_d=1345227, NTT_addr=  z
                1920 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8261841, NTT_out_d=6125869, NTT_addr=  z
                1930 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2931292, NTT_out_d= 466955, NTT_addr=  z
                1940 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5183251, NTT_out_d=7176305, NTT_addr=  z
                1950 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4218492, NTT_out_d=5133842, NTT_addr=  z
                1960 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1181214, NTT_out_d=6405158, NTT_addr=  z
                1970 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1612162, NTT_out_d=5213194, NTT_addr=  z
                1980 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 270395, NTT_out_d=2717629, NTT_addr=  z
                1990 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1070812, NTT_out_d=7707359, NTT_addr=  z
                2000 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 188057, NTT_out_d=7290511, NTT_addr=  z
                2010 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5552666, NTT_out_d=5591293, NTT_addr=  z
                2020 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4239764, NTT_out_d=7442320, NTT_addr=  z
                2030 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3296877, NTT_out_d=6512088, NTT_addr=  z
                2040 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6758686, NTT_out_d=2838141, NTT_addr=  z
                2050 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1597854, NTT_out_d=1351093, NTT_addr=  z
                2060 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6099295, NTT_out_d=5035869, NTT_addr=  z
                2070 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7472484, NTT_out_d=6775427, NTT_addr=  z
                2080 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6582511, NTT_out_d=7707516, NTT_addr=  z
                2090 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7126635, NTT_out_d=2183231, NTT_addr=  z
                2100 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6296193, NTT_out_d=6669252, NTT_addr=  z
                2110 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5389436, NTT_out_d=2673574, NTT_addr=  z
                2120 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1803776, NTT_out_d=8039530, NTT_addr=  z
                2130 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 918738, NTT_out_d= 186557, NTT_addr=  z
                2140 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5751956, NTT_out_d=3888258, NTT_addr=  z
                2150 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6150608, NTT_out_d=2463814, NTT_addr=  z
                2160 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7770309, NTT_out_d=7519025, NTT_addr=  z
                2170 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2006527, NTT_out_d=5186718, NTT_addr=  z
                2180 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7077061, NTT_out_d= 270852, NTT_addr=  z
                2190 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1846578, NTT_out_d=4246268, NTT_addr=  z
                2200 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7082543, NTT_out_d=6095984, NTT_addr=  z
                2210 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4426586, NTT_out_d=4537645, NTT_addr=  z
                2220 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4383845, NTT_out_d=6617002, NTT_addr=  z
                2230 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2905471, NTT_out_d=3773136, NTT_addr=  z
                2240 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4432157, NTT_out_d=4107029, NTT_addr=  z
                2250 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3595641, NTT_out_d= 736832, NTT_addr=  z
                2260 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1857054, NTT_out_d=1979672, NTT_addr=  z
                2270 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4698578, NTT_out_d=1466410, NTT_addr=  z
                2280 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4952426, NTT_out_d=6545169, NTT_addr=  z
                2290 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1121362, NTT_out_d=1290776, NTT_addr=  z
                2300 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7840367, NTT_out_d=3928914, NTT_addr=  z
                2310 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4246295, NTT_out_d=2155156, NTT_addr=  z
                2320 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6562796, NTT_out_d=6610773, NTT_addr=  z
                2330 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7643785, NTT_out_d= 655732, NTT_addr=  z
                2340 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6325837, NTT_out_d=2841950, NTT_addr=  z
                2350 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 147552, NTT_out_d=7507499, NTT_addr=  z
                2360 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6538593, NTT_out_d= 197393, NTT_addr=  z
                2370 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1877705, NTT_out_d= 137027, NTT_addr=  z
                2380 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4607344, NTT_out_d=5476704, NTT_addr=  z
                2390 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1855606, NTT_out_d=2221271, NTT_addr=  z
                2400 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7521145, NTT_out_d=3398446, NTT_addr=  z
                2410 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5192457, NTT_out_d=3977592, NTT_addr=  z
                2420 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2377765, NTT_out_d=1360102, NTT_addr=  z
                2430 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5579336, NTT_out_d=3639106, NTT_addr=  z
                2440 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1516265, NTT_out_d=4680654, NTT_addr=  z
                2450 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1039349, NTT_out_d=4440765, NTT_addr=  z
                2460 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5318874, NTT_out_d=6290968, NTT_addr=  z
                2470 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1082279, NTT_out_d=3952920, NTT_addr=  z
                2480 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2725690, NTT_out_d=1836747, NTT_addr=  z
                2490 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 536189, NTT_out_d=4516927, NTT_addr=  z
                2500 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7958312, NTT_out_d=6252241, NTT_addr=  z
                2510 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1841779, NTT_out_d=6970667, NTT_addr=  z
                2520 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5963786, NTT_out_d=1608389, NTT_addr=  z
                2530 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3435051, NTT_out_d=6233220, NTT_addr=  z
                2540 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7972571, NTT_out_d= 714635, NTT_addr=  z
                2550 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2898654, NTT_out_d=6423177, NTT_addr=  z
                2560 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4639848, NTT_out_d=2628804, NTT_addr=  z
                2570 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3816034, NTT_out_d=1233647, NTT_addr=  z
                2580 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7018470, NTT_out_d=3856930, NTT_addr=  z
                2590 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1777331, NTT_out_d=7436295, NTT_addr=  z
                2600 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3205371, NTT_out_d=7058356, NTT_addr=  z
                2610 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2367694, NTT_out_d=4231146, NTT_addr=  z
                2620 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4319652, NTT_out_d=1078941, NTT_addr=  z
                2630 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5719810, NTT_out_d= 332082, NTT_addr=  z
                2640 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7847079, NTT_out_d=2450182, NTT_addr=  z
                2650 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3957586, NTT_out_d=3724921, NTT_addr=  z
                2660 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 614766, NTT_out_d=1691784, NTT_addr=  z
                2670 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7118893, NTT_out_d=6953724, NTT_addr=  z
                2680 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7254363, NTT_out_d=6880217, NTT_addr=  z
                2690 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3656372, NTT_out_d=1474475, NTT_addr=  z
                2700 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2956723, NTT_out_d= 193673, NTT_addr=  z
                2710 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5031747, NTT_out_d=4300736, NTT_addr=  z
                2720 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5940663, NTT_out_d=7276535, NTT_addr=  z
                2730 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6967820, NTT_out_d=2051400, NTT_addr=  z
                2740 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3793081, NTT_out_d=7466544, NTT_addr=  z
                2750 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2168270, NTT_out_d=7466561, NTT_addr=  z
                2760 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7132662, NTT_out_d=7833696, NTT_addr=  z
                2770 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1797616, NTT_out_d=5504385, NTT_addr=  z
                2780 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=      0, NTT_addr=  z
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:49]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:60]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:71]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:82]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:93]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:104]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:115]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'MEM_cnt' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:172]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'zeta_cnt' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:171]
WARNING: [VRFC 10-3705] select index 7 into 'zeta' is out of bounds [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:136]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.NTT_default
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2769.379 ; gain = 0.000
run 10 us
update_compile_order -fileset sources_1
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/uut/\gen_BU[0].BU_inst /a}} {{/NTT_tb/uut/\gen_BU[0].BU_inst /b}} {{/NTT_tb/uut/\gen_BU[0].BU_inst /zeta}} {{/NTT_tb/uut/\gen_BU[0].BU_inst /out_a}} {{/NTT_tb/uut/\gen_BU[0].BU_inst /out_b}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
ERROR: [VRFC 10-2989] 'MEM_u_out_1' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:130]
ERROR: [VRFC 10-2989] 'MEM_d_out_1' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:131]
ERROR: [VRFC 10-2989] 'MEM_u_out_2' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:132]
ERROR: [VRFC 10-2989] 'MEM_d_out_2' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:133]
ERROR: [VRFC 10-2989] 'MEM_u_out_3' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:134]
ERROR: [VRFC 10-2989] 'MEM_d_out_3' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:135]
ERROR: [VRFC 10-2989] 'MEM_u_out_4' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:136]
ERROR: [VRFC 10-2989] 'MEM_d_out_4' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:137]
ERROR: [VRFC 10-2989] 'MEM_u_out_5' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:138]
ERROR: [VRFC 10-2989] 'MEM_d_out_5' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:139]
ERROR: [VRFC 10-2989] 'MEM_u_out_6' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:140]
ERROR: [VRFC 10-2989] 'MEM_d_out_6' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:141]
ERROR: [VRFC 10-2989] 'MEM_u_out_7' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:142]
ERROR: [VRFC 10-2989] 'MEM_d_out_7' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:143]
ERROR: [VRFC 10-2989] 'MEM_u_out_7' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:144]
ERROR: [VRFC 10-2989] 'MEM_d_out_7' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:145]
ERROR: [VRFC 10-8530] module 'NTT' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
ERROR: [VRFC 10-2989] 'MEM_u_out_1' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:130]
ERROR: [VRFC 10-2989] 'MEM_d_out_1' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:131]
ERROR: [VRFC 10-8530] module 'NTT' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:49]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:60]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:71]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:82]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:93]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:104]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:115]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'MEM_cnt' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:190]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'zeta_cnt' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:189]
WARNING: [VRFC 10-3705] select index 7 into 'zeta' is out of bounds [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:154]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.NTT_default
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2769.379 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
ERROR: [VRFC 10-2934] 'i' is already declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:153]
ERROR: [VRFC 10-8530] module 'NTT' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:49]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:60]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:71]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:82]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:93]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:104]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:115]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'MEM_cnt' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:196]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'zeta_cnt' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:195]
WARNING: [VRFC 10-3705] select index 7 into 'zeta' is out of bounds [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:160]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.NTT_default
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      z, NTT_out_d=      z, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2769.379 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
ERROR: [VRFC 10-2989] 'MEM_u_out_1' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:130]
ERROR: [VRFC 10-2989] 'MEM_d_out_1' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:131]
ERROR: [VRFC 10-2989] 'MEM_u_out_' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:136]
ERROR: [VRFC 10-2989] 'MEM_d_out_' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:137]
ERROR: [VRFC 10-2989] 'MEM_u_out_7' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:141]
ERROR: [VRFC 10-2989] 'MEM_d_out_7' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:142]
ERROR: [VRFC 10-8530] module 'NTT' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'NTT_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
ERROR: [VRFC 10-2989] 'MEM_u_out_1' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:130]
ERROR: [VRFC 10-2989] 'MEM_d_out_1' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:131]
ERROR: [VRFC 10-2989] 'MEM_u_out_' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:136]
ERROR: [VRFC 10-2989] 'MEM_d_out_' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:137]
ERROR: [VRFC 10-2989] 'MEM_u_out_7' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:141]
ERROR: [VRFC 10-2989] 'MEM_d_out_7' is not declared [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:142]
ERROR: [VRFC 10-8530] module 'NTT' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'NTT_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:333]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:382]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:430]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:478]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:526]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NTT_tb_behav -key {Behavioral:sim_1:Functional:NTT_tb} -tclbatch {NTT_tb.tcl} -view {C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT_tb_behav.wcfg
source NTT_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NTT_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2769.379 ; gain = 0.000
run 10 us
                1500 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 827366, NTT_out_d=2588109, NTT_addr=  z
                1510 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3064700, NTT_out_d=4932982, NTT_addr=  z
                1520 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7302014, NTT_out_d=4967869, NTT_addr=  z
                1530 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8034231, NTT_out_d=2002522, NTT_addr=  z
                1540 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3722826, NTT_out_d= 863090, NTT_addr=  z
                1550 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3627007, NTT_out_d=3402640, NTT_addr=  z
                1560 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4405784, NTT_out_d=6090595, NTT_addr=  z
                1570 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 520593, NTT_out_d=6803952, NTT_addr=  z
                1580 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7131065, NTT_out_d=2880130, NTT_addr=  z
                1590 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2471730, NTT_out_d=6942673, NTT_addr=  z
                1600 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5823451, NTT_out_d=1703234, NTT_addr=  z
                1610 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7900822, NTT_out_d=6052608, NTT_addr=  z
                1620 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5088729, NTT_out_d=2506708, NTT_addr=  z
                1630 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2154779, NTT_out_d=7026982, NTT_addr=  z
                1640 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5907172, NTT_out_d=6378886, NTT_addr=  z
                1650 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7624205, NTT_out_d=1628917, NTT_addr=  z
                1660 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5079753, NTT_out_d=3700730, NTT_addr=  z
                1670 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3865869, NTT_out_d=3743419, NTT_addr=  z
                1680 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2472847, NTT_out_d=7432328, NTT_addr=  z
                1690 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3961305, NTT_out_d=3326651, NTT_addr=  z
                1700 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 699932, NTT_out_d=4086558, NTT_addr=  z
                1710 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5932973, NTT_out_d=2498999, NTT_addr=  z
                1720 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3496203, NTT_out_d=3654048, NTT_addr=  z
                1730 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7721304, NTT_out_d=2791826, NTT_addr=  z
                1740 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2758379, NTT_out_d=6722804, NTT_addr=  z
                1750 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3432582, NTT_out_d= 691503, NTT_addr=  z
                1760 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8280111, NTT_out_d=8288420, NTT_addr=  z
                1770 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6503098, NTT_out_d=1381276, NTT_addr=  z
                1780 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2799840, NTT_out_d=4134574, NTT_addr=  z
                1790 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 895474, NTT_out_d=1010095, NTT_addr=  z
                1800 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4423601, NTT_out_d= 371060, NTT_addr=  z
                1810 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 111383, NTT_out_d=1725331, NTT_addr=  z
                1820 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6024848, NTT_out_d=3659006, NTT_addr=  z
                1830 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4476381, NTT_out_d=7517617, NTT_addr=  z
                1840 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3584500, NTT_out_d= 405093, NTT_addr=  z
                1850 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5461888, NTT_out_d=4792021, NTT_addr=  z
                1860 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4933889, NTT_out_d= 593568, NTT_addr=  z
                1870 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 144498, NTT_out_d=7561479, NTT_addr=  z
                1880 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7694225, NTT_out_d=1565266, NTT_addr=  z
                1890 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 928295, NTT_out_d=4637432, NTT_addr=  z
                1900 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7941281, NTT_out_d=1413139, NTT_addr=  z
                1910 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6701142, NTT_out_d=1345227, NTT_addr=  z
                1920 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8261841, NTT_out_d=6125869, NTT_addr=  z
                1930 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2931292, NTT_out_d= 466955, NTT_addr=  z
                1940 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5183251, NTT_out_d=7176305, NTT_addr=  z
                1950 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4218492, NTT_out_d=5133842, NTT_addr=  z
                1960 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1181214, NTT_out_d=6405158, NTT_addr=  z
                1970 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1612162, NTT_out_d=5213194, NTT_addr=  z
                1980 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 270395, NTT_out_d=2717629, NTT_addr=  z
                1990 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1070812, NTT_out_d=7707359, NTT_addr=  z
                2000 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 188057, NTT_out_d=7290511, NTT_addr=  z
                2010 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5552666, NTT_out_d=5591293, NTT_addr=  z
                2020 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4239764, NTT_out_d=7442320, NTT_addr=  z
                2030 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3296877, NTT_out_d=6512088, NTT_addr=  z
                2040 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6758686, NTT_out_d=2838141, NTT_addr=  z
                2050 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1597854, NTT_out_d=1351093, NTT_addr=  z
                2060 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6099295, NTT_out_d=5035869, NTT_addr=  z
                2070 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7472484, NTT_out_d=6775427, NTT_addr=  z
                2080 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6582511, NTT_out_d=7707516, NTT_addr=  z
                2090 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7126635, NTT_out_d=2183231, NTT_addr=  z
                2100 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6296193, NTT_out_d=6669252, NTT_addr=  z
                2110 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5389436, NTT_out_d=2673574, NTT_addr=  z
                2120 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1803776, NTT_out_d=8039530, NTT_addr=  z
                2130 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 918738, NTT_out_d= 186557, NTT_addr=  z
                2140 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5751956, NTT_out_d=3888258, NTT_addr=  z
                2150 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6150608, NTT_out_d=2463814, NTT_addr=  z
                2160 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7770309, NTT_out_d=7519025, NTT_addr=  z
                2170 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2006527, NTT_out_d=5186718, NTT_addr=  z
                2180 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7077061, NTT_out_d= 270852, NTT_addr=  z
                2190 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1846578, NTT_out_d=4246268, NTT_addr=  z
                2200 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7082543, NTT_out_d=6095984, NTT_addr=  z
                2210 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4426586, NTT_out_d=4537645, NTT_addr=  z
                2220 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4383845, NTT_out_d=6617002, NTT_addr=  z
                2230 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2905471, NTT_out_d=3773136, NTT_addr=  z
                2240 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4432157, NTT_out_d=4107029, NTT_addr=  z
                2250 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3595641, NTT_out_d= 736832, NTT_addr=  z
                2260 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1857054, NTT_out_d=1979672, NTT_addr=  z
                2270 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4698578, NTT_out_d=1466410, NTT_addr=  z
                2280 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4952426, NTT_out_d=6545169, NTT_addr=  z
                2290 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1121362, NTT_out_d=1290776, NTT_addr=  z
                2300 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7840367, NTT_out_d=3928914, NTT_addr=  z
                2310 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4246295, NTT_out_d=2155156, NTT_addr=  z
                2320 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6562796, NTT_out_d=6610773, NTT_addr=  z
                2330 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7643785, NTT_out_d= 655732, NTT_addr=  z
                2340 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6325837, NTT_out_d=2841950, NTT_addr=  z
                2350 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 147552, NTT_out_d=7507499, NTT_addr=  z
                2360 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6538593, NTT_out_d= 197393, NTT_addr=  z
                2370 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1877705, NTT_out_d= 137027, NTT_addr=  z
                2380 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4607344, NTT_out_d=5476704, NTT_addr=  z
                2390 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1855606, NTT_out_d=2221271, NTT_addr=  z
                2400 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7521145, NTT_out_d=3398446, NTT_addr=  z
                2410 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5192457, NTT_out_d=3977592, NTT_addr=  z
                2420 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2377765, NTT_out_d=1360102, NTT_addr=  z
                2430 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5579336, NTT_out_d=3639106, NTT_addr=  z
                2440 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1516265, NTT_out_d=4680654, NTT_addr=  z
                2450 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1039349, NTT_out_d=4440765, NTT_addr=  z
                2460 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5318874, NTT_out_d=6290968, NTT_addr=  z
                2470 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1082279, NTT_out_d=3952920, NTT_addr=  z
                2480 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2725690, NTT_out_d=1836747, NTT_addr=  z
                2490 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 536189, NTT_out_d=4516927, NTT_addr=  z
                2500 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7958312, NTT_out_d=6252241, NTT_addr=  z
                2510 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1841779, NTT_out_d=6970667, NTT_addr=  z
                2520 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5963786, NTT_out_d=1608389, NTT_addr=  z
                2530 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3435051, NTT_out_d=6233220, NTT_addr=  z
                2540 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7972571, NTT_out_d= 714635, NTT_addr=  z
                2550 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2898654, NTT_out_d=6423177, NTT_addr=  z
                2560 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4639848, NTT_out_d=2628804, NTT_addr=  z
                2570 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3816034, NTT_out_d=1233647, NTT_addr=  z
                2580 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7018470, NTT_out_d=3856930, NTT_addr=  z
                2590 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1777331, NTT_out_d=7436295, NTT_addr=  z
                2600 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3205371, NTT_out_d=7058356, NTT_addr=  z
                2610 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2367694, NTT_out_d=4231146, NTT_addr=  z
                2620 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=4319652, NTT_out_d=1078941, NTT_addr=  z
                2630 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5719810, NTT_out_d= 332082, NTT_addr=  z
                2640 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7847079, NTT_out_d=2450182, NTT_addr=  z
                2650 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3957586, NTT_out_d=3724921, NTT_addr=  z
                2660 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u= 614766, NTT_out_d=1691784, NTT_addr=  z
                2670 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7118893, NTT_out_d=6953724, NTT_addr=  z
                2680 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7254363, NTT_out_d=6880217, NTT_addr=  z
                2690 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3656372, NTT_out_d=1474475, NTT_addr=  z
                2700 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2956723, NTT_out_d= 193673, NTT_addr=  z
                2710 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5031747, NTT_out_d=4300736, NTT_addr=  z
                2720 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=5940663, NTT_out_d=7276535, NTT_addr=  z
                2730 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6967820, NTT_out_d=2051400, NTT_addr=  z
                2740 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=3793081, NTT_out_d=7466544, NTT_addr=  z
                2750 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=2168270, NTT_out_d=7466561, NTT_addr=  z
                2760 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=7132662, NTT_out_d=7833696, NTT_addr=  z
                2770 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=1797616, NTT_out_d=5504385, NTT_addr=  z
                2780 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=      0, NTT_addr=  z
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/MLDSA/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:333]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:382]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:430]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:478]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/NTT.v:526]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:35]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/USER/Desktop/ML_DSA_syn/IMP/NTT/NTT2/NTT.srcs/sources_1/new/CONTR.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=6)
Compiling module xil_defaultlib.RU
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=5)
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="C:/Users...
Compiling module xil_defaultlib.BRAM(HLEN=4)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=3)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=2)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="C:/User...
Compiling module xil_defaultlib.BRAM(HLEN=1)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="C:/Use...
Compiling module xil_defaultlib.BRAM(HLEN=0)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
                   0 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 221 in_ready=1, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
                 231 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      x, NTT_out_d=      x, NTT_addr=  z
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2769.379 ; gain = 0.000
run 10 us
                1500 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8380161, NTT_addr=  z
                1510 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8380161, NTT_addr=  z
                1530 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                1540 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    512, NTT_addr=  z
                1550 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8380161, NTT_addr=  z
                1560 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=    512, NTT_addr=  z
                1570 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8379905, NTT_addr=  z
                1580 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    256, NTT_addr=  z
                1590 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=    512, NTT_addr=  z
                1600 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8380161, NTT_addr=  z
                1610 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                1620 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8379905, NTT_addr=  z
                1630 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                1640 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8380161, NTT_addr=  z
                1650 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=    512, NTT_addr=  z
                1660 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                1670 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8380161, NTT_addr=  z
                1680 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8380161, NTT_addr=  z
                1690 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                1700 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8380161, NTT_addr=  z
                1710 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8380161, NTT_addr=  z
                1720 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                1730 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    256, NTT_addr=  z
                1740 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8379905, NTT_addr=  z
                1750 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    512, NTT_addr=  z
                1760 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8380161, NTT_addr=  z
                1780 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8379905, NTT_addr=  z
                1790 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                1800 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8380161, NTT_addr=  z
                1810 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    512, NTT_addr=  z
                1820 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    512, NTT_addr=  z
                1830 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8379905, NTT_addr=  z
                1840 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                1850 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8379905, NTT_addr=  z
                1860 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8379905, NTT_addr=  z
                1870 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                1880 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    256, NTT_addr=  z
                1890 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8379905, NTT_addr=  z
                1900 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=      0, NTT_addr=  z
                1910 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                1920 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    256, NTT_addr=  z
                1930 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8379905, NTT_addr=  z
                1940 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8380161, NTT_addr=  z
                1950 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                1960 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    512, NTT_addr=  z
                1970 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8380161, NTT_addr=  z
                1980 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2000 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=    256, NTT_addr=  z
                2010 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                2020 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    256, NTT_addr=  z
                2030 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                2040 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                2050 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    512, NTT_addr=  z
                2060 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    512, NTT_addr=  z
                2070 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=      0, NTT_addr=  z
                2080 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2090 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=      0, NTT_addr=  z
                2100 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    512, NTT_addr=  z
                2110 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8379905, NTT_addr=  z
                2120 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2130 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8379905, NTT_addr=  z
                2140 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8380161, NTT_addr=  z
                2150 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                2160 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=      0, NTT_addr=  z
                2170 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8380161, NTT_addr=  z
                2180 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                2190 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=      0, NTT_addr=  z
                2200 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8379905, NTT_addr=  z
                2210 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    256, NTT_addr=  z
                2220 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2230 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    512, NTT_addr=  z
                2240 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8380161, NTT_addr=  z
                2250 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2260 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8380161, NTT_addr=  z
                2270 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8380161, NTT_addr=  z
                2280 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8379905, NTT_addr=  z
                2290 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    256, NTT_addr=  z
                2300 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                2320 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                2330 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=      0, NTT_addr=  z
                2340 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8380161, NTT_addr=  z
                2350 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=      0, NTT_addr=  z
                2360 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=    512, NTT_addr=  z
                2370 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    256, NTT_addr=  z
                2380 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2390 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=      0, NTT_addr=  z
                2400 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    512, NTT_addr=  z
                2410 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8379905, NTT_addr=  z
                2420 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    256, NTT_addr=  z
                2430 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    512, NTT_addr=  z
                2440 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=      0, NTT_addr=  z
                2450 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8379905, NTT_addr=  z
                2460 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    512, NTT_addr=  z
                2480 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    256, NTT_addr=  z
                2490 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                2500 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=8380161, NTT_addr=  z
                2510 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                2520 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=      0, NTT_addr=  z
                2530 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                2540 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8380161, NTT_addr=  z
                2550 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    512, NTT_addr=  z
                2560 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    256, NTT_addr=  z
                2570 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=8380161, NTT_addr=  z
                2580 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    256, NTT_addr=  z
                2590 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8379905, NTT_addr=  z
                2600 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    256, NTT_addr=  z
                2610 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=8379905, NTT_addr=  z
                2620 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    512, NTT_addr=  z
                2630 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=      0, NTT_addr=  z
                2640 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2650 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=    512, NTT_addr=  z
                2660 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                2680 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=      0, NTT_addr=  z
                2690 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8380161, NTT_addr=  z
                2700 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8380161, NTT_out_d=    256, NTT_addr=  z
                2710 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=      0, NTT_addr=  z
                2720 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=    512, NTT_addr=  z
                2730 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=8379905, NTT_out_d=    512, NTT_addr=  z
                2740 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=8379905, NTT_addr=  z
                2750 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    512, NTT_out_d=      0, NTT_addr=  z
                2760 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=    256, NTT_out_d=8380161, NTT_addr=  z
                2770 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=      0, NTT_out_d=      0, NTT_addr=  z
                2780 in_ready=0, NTT_in_u=      0, NTT_in_d=      0, NTT_out_u=6042756, NTT_out_d=6089814, NTT_addr=  z
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 13 01:00:46 2025...
