<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>libopencm3: Reset and Clock Control</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.1.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>libopencm3</span></a></li>
      <li><a href="../../html/index.html"><span>Back&#160;to&#160;Top</span></a></li>
      <li><a href="../../cm3/html/modules.html"><span>CM3&#160;Core</span></a></li>
      <li><a href="../../usb/html/modules.html"><span>Generic&#160;USB</span></a></li>
      <li><a href="../../stm32f1/html/modules.html"><span>STM32F1</span></a></li>
      <li><a href="../../stm32f2/html/modules.html"><span>STM32F2</span></a></li>
      <li><a href="../../stm32f4/html/modules.html"><span>STM32F4</span></a></li>
      <li><a href="../../stm32l1/html/modules.html"><span>STM32L1</span></a></li>
      <li><a href="../../lm3s/html/modules.html"><span>LM3S</span></a></li>
      <li><a href="modules.html"><span>LM4F</span></a></li>
      <li><a href="../../lpc13xx/html/modules.html"><span>LPC13</span></a></li>
      <li><a href="../../lpc17xx/html/modules.html"><span>LPC17</span></a></li>
      <li><a href="../../lpc43xx/html/modules.html"><span>LPC43</span></a></li>
      <li><a href="../../emf32g/html/modules.html"><span>EMF32&#160;Gecko</span></a></li>
      <li><a href="../../emf32gg/html/modules.html"><span>EMF32&#160;Giant&#160;Gecko</span></a></li>
      <li><a href="../../emf32lg/html/modules.html"><span>EMF32&#160;Leopard&#160;Gecko</span></a></li>
      <li><a href="../../emf32tg/html/modules.html"><span>EMF32&#160;Tiny&#160;Gecko</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__rcc__defines.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Reset and Clock Control</div>  </div>
<div class="ingroups"><a class="el" href="group__LM4Fxx__defines.html">LM4F Defines</a></div></div><!--header-->
<div class="contents">

<p><b>Defined Constants and Types for the LM4F Reset and Clock Control</b>  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for Reset and Clock Control:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group__rcc__defines.png" border="0" alt="" usemap="#group____rcc____defines"/>
<map name="group____rcc____defines" id="group____rcc____defines">
<area shape="rect" id="node2" href="group__LM4Fxx__defines.html" title="Defined Constants and Types for the LM4F series." alt="" coords="5,5,109,35"/></map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga931f75a5969f2dda1abaa7ee1b2fb022"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga931f75a5969f2dda1abaa7ee1b2fb022">osc_src_t</a> { <br/>
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga931f75a5969f2dda1abaa7ee1b2fb022adb9b675853b16e89501a2eb677c12894">OSCSRC_MOSC</a> =  SYSCTL_RCC2_OSCSRC2_MOSC, 
<a class="el" href="group__rcc__defines.html#gga931f75a5969f2dda1abaa7ee1b2fb022a7168eb777903d908b7d91b952b3f1c58">OSCSRC_PIOSC</a> =  SYSCTL_RCC2_OSCSRC2_PIOSC, 
<a class="el" href="group__rcc__defines.html#gga931f75a5969f2dda1abaa7ee1b2fb022a24ecedc2dea27d6b5823bcce0133fa22">OSCSRC_PIOSC_D4</a> =  SYSCTL_RCC2_OSCSRC2_PIOSC_D4, 
<a class="el" href="group__rcc__defines.html#gga931f75a5969f2dda1abaa7ee1b2fb022ae39fab718557fa25a344a38c6d8469f3">OSCSRC_30K_INT</a> =  SYSCTL_RCC2_OSCSRC2_30K, 
<br/>
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga931f75a5969f2dda1abaa7ee1b2fb022ac0bd6d9d0b5e0de9831d717589345c11">OSCSRC_32K_EXT</a> =  SYSCTL_RCC2_OSCSRC2_32K768
<br/>
 }</td></tr>
<tr class="memdesc:ga931f75a5969f2dda1abaa7ee1b2fb022"><td class="mdescLeft">&#160;</td><td class="mdescRight">Oscillator source values.  <a href="group__rcc__defines.html#ga931f75a5969f2dda1abaa7ee1b2fb022">More...</a><br/></td></tr>
<tr class="memitem:ga13f5e74c594f9314b816fa4e694e9504"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga13f5e74c594f9314b816fa4e694e9504">pwm_clkdiv_t</a> { <br/>
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga13f5e74c594f9314b816fa4e694e9504a15284be2c0bdfb7cfd1abc33586a0bce">PWMDIV_2</a> =  SYSCTL_RCC_PWMDIV_2, 
<a class="el" href="group__rcc__defines.html#gga13f5e74c594f9314b816fa4e694e9504a192482b9872c838aa8439a7dc24872f3">PWMDIV_4</a> =  SYSCTL_RCC_PWMDIV_4, 
<a class="el" href="group__rcc__defines.html#gga13f5e74c594f9314b816fa4e694e9504a2b247289718884cea03bbf09cc6caf7d">PWMDIV_8</a> =  SYSCTL_RCC_PWMDIV_8, 
<a class="el" href="group__rcc__defines.html#gga13f5e74c594f9314b816fa4e694e9504a5a9382f819f076e61ac36cbcb10f756c">PWMDIV_16</a> =  SYSCTL_RCC_PWMDIV_16, 
<br/>
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga13f5e74c594f9314b816fa4e694e9504af4549a3497ee484e5a6a2fc41a4cdb29">PWMDIV_32</a> =  SYSCTL_RCC_PWMDIV_32, 
<a class="el" href="group__rcc__defines.html#gga13f5e74c594f9314b816fa4e694e9504ab881e4379f382748ece5ec8fd5252b3d">PWMDIV_64</a> =  SYSCTL_RCC_PWMDIV_64
<br/>
 }</td></tr>
<tr class="memdesc:ga13f5e74c594f9314b816fa4e694e9504"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM clock divisor values.  <a href="group__rcc__defines.html#ga13f5e74c594f9314b816fa4e694e9504">More...</a><br/></td></tr>
<tr class="memitem:ga8f09204cad649f070887682ed6549ea9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga8f09204cad649f070887682ed6549ea9">xtal_t</a> { <br/>
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga8f09204cad649f070887682ed6549ea9aea78bea9d38f290229c93b114486dec9">XTAL_4M</a> =  SYSCTL_RCC_XTAL_4M, 
<a class="el" href="group__rcc__defines.html#gga8f09204cad649f070887682ed6549ea9af5a8c78ec3fa62fe9db636244d7aae2d">XTAL_4M_096</a> =  SYSCTL_RCC_XTAL_4M_096, 
<a class="el" href="group__rcc__defines.html#gga8f09204cad649f070887682ed6549ea9aa9365b14fa1c2d02f3c03d644ecc7c5d">XTAL_4M_9152</a> =  SYSCTL_RCC_XTAL_4M_9152, 
<a class="el" href="group__rcc__defines.html#gga8f09204cad649f070887682ed6549ea9ab0fce32c50d64cbd11cdeabe3c803a25">XTAL_5M</a> =  SYSCTL_RCC_XTAL_5M, 
<br/>
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga8f09204cad649f070887682ed6549ea9a06584b157ab517bfec8d48aa40d6134c">XTAL_5M_12</a> =  SYSCTL_RCC_XTAL_5M_12, 
<a class="el" href="group__rcc__defines.html#gga8f09204cad649f070887682ed6549ea9aeb2a3ddd53e05557c3ffcea38adec4fe">XTAL_6M</a> =  SYSCTL_RCC_XTAL_6M, 
<a class="el" href="group__rcc__defines.html#gga8f09204cad649f070887682ed6549ea9afcfaf7f8ca0ce1bc94fbb15e05d9c2cd">XTAL_6M_144</a> =  SYSCTL_RCC_XTAL_6M_144, 
<a class="el" href="group__rcc__defines.html#gga8f09204cad649f070887682ed6549ea9a0d4bc0fd92bd1e48594f5f19a3d38d3c">XTAL_7M_3728</a> =  SYSCTL_RCC_XTAL_7M_3728, 
<br/>
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga8f09204cad649f070887682ed6549ea9a76156a0243858d32154f20628fe06ea7">XTAL_8M</a> =  SYSCTL_RCC_XTAL_8M, 
<a class="el" href="group__rcc__defines.html#gga8f09204cad649f070887682ed6549ea9a206a359c0b7effe7044e2036329b522c">XTAL_8M_192</a> =  SYSCTL_RCC_XTAL_8M_192, 
<a class="el" href="group__rcc__defines.html#gga8f09204cad649f070887682ed6549ea9ac5ae1bca5c59cb91d93b693d123e7507">XTAL_10M</a> =  SYSCTL_RCC_XTAL_10M, 
<a class="el" href="group__rcc__defines.html#gga8f09204cad649f070887682ed6549ea9a9ffa2eea00a874b497e48f28c9760920">XTAL_12M</a> =  SYSCTL_RCC_XTAL_12M, 
<br/>
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga8f09204cad649f070887682ed6549ea9abb413dfd67aec6c42a74a4344371dedc">XTAL_12M_288</a> =  SYSCTL_RCC_XTAL_12M_288, 
<a class="el" href="group__rcc__defines.html#gga8f09204cad649f070887682ed6549ea9a4364c57b346dfab730f7d5a8fc481343">XTAL_13M_56</a> =  SYSCTL_RCC_XTAL_13M_56, 
<a class="el" href="group__rcc__defines.html#gga8f09204cad649f070887682ed6549ea9a4e82b3d2c5a44644ce20873733cabbfc">XTAL_14M_31818</a> =  SYSCTL_RCC_XTAL_14M_31818, 
<a class="el" href="group__rcc__defines.html#gga8f09204cad649f070887682ed6549ea9a72d6d58d8b24db9d249f76876e753016">XTAL_16M</a> =  SYSCTL_RCC_XTAL_16M, 
<br/>
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga8f09204cad649f070887682ed6549ea9a0712bb6a91be8e9bba76a804a267139b">XTAL_16M_384</a> =  SYSCTL_RCC_XTAL_16M_384, 
<a class="el" href="group__rcc__defines.html#gga8f09204cad649f070887682ed6549ea9a43224b6f62384fbdd777e598a2013a36">XTAL_18M</a> =  SYSCTL_RCC_XTAL_18M, 
<a class="el" href="group__rcc__defines.html#gga8f09204cad649f070887682ed6549ea9a78ec47d31d8759b95ba7b939919ea68e">XTAL_20M</a> =  SYSCTL_RCC_XTAL_20M, 
<a class="el" href="group__rcc__defines.html#gga8f09204cad649f070887682ed6549ea9abc98d766583e32076c0504b9297dfa8e">XTAL_24M</a> =  SYSCTL_RCC_XTAL_24M, 
<br/>
&#160;&#160;<a class="el" href="group__rcc__defines.html#gga8f09204cad649f070887682ed6549ea9a8ac164b085138f1c24abb51ee35cf5d5">XTAL_25M</a> =  SYSCTL_RCC_XTAL_25M
<br/>
 }</td></tr>
<tr class="memdesc:ga8f09204cad649f070887682ed6549ea9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Predefined crystal values.  <a href="group__rcc__defines.html#ga8f09204cad649f070887682ed6549ea9">More...</a><br/></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gafe2c334adb77d1117b4f91404a659ea1"><td class="memItemLeft" align="right" valign="top"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gafe2c334adb77d1117b4f91404a659ea1">rcc_configure_xtal</a> (<a class="el" href="group__rcc__defines.html#ga8f09204cad649f070887682ed6549ea9">xtal_t</a> xtal)</td></tr>
<tr class="memdesc:gafe2c334adb77d1117b4f91404a659ea1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the crystal type connected to the device.  <a href="#gafe2c334adb77d1117b4f91404a659ea1"></a><br/></td></tr>
<tr class="memitem:ga5f536734177d63215d1494e6dea715d0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga5f536734177d63215d1494e6dea715d0">rcc_disable_main_osc</a> (void)</td></tr>
<tr class="memdesc:ga5f536734177d63215d1494e6dea715d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the main oscillator.  <a href="#ga5f536734177d63215d1494e6dea715d0"></a><br/></td></tr>
<tr class="memitem:ga25df4f03d0154ac5b09b875dad1226e0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga25df4f03d0154ac5b09b875dad1226e0">rcc_disable_interal_osc</a> (void)</td></tr>
<tr class="memdesc:ga25df4f03d0154ac5b09b875dad1226e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the internal oscillator.  <a href="#ga25df4f03d0154ac5b09b875dad1226e0"></a><br/></td></tr>
<tr class="memitem:gafc653bc7b616053515e1fd4aeb54f972"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gafc653bc7b616053515e1fd4aeb54f972">rcc_enable_main_osc</a> (void)</td></tr>
<tr class="memdesc:gafc653bc7b616053515e1fd4aeb54f972"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the main oscillator.  <a href="#gafc653bc7b616053515e1fd4aeb54f972"></a><br/></td></tr>
<tr class="memitem:ga191546fa4ded6cb6d3c753e0de255464"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga191546fa4ded6cb6d3c753e0de255464">rcc_enable_interal_osc</a> (void)</td></tr>
<tr class="memdesc:ga191546fa4ded6cb6d3c753e0de255464"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the internal oscillator.  <a href="#ga191546fa4ded6cb6d3c753e0de255464"></a><br/></td></tr>
<tr class="memitem:gae166a674c8b6592adea0ff77c1e009e9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae166a674c8b6592adea0ff77c1e009e9">rcc_enable_rcc2</a> (void)</td></tr>
<tr class="memdesc:gae166a674c8b6592adea0ff77c1e009e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the use of SYSCTL_RCC2 register for clock control.  <a href="#gae166a674c8b6592adea0ff77c1e009e9"></a><br/></td></tr>
<tr class="memitem:ga31217830e7f538e902e8b157e2715428"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga31217830e7f538e902e8b157e2715428">rcc_pll_off</a> (void)</td></tr>
<tr class="memdesc:ga31217830e7f538e902e8b157e2715428"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power down the main PLL.  <a href="#ga31217830e7f538e902e8b157e2715428"></a><br/></td></tr>
<tr class="memitem:gaf58b85261f65604132b67d3567c2b0c3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaf58b85261f65604132b67d3567c2b0c3">rcc_pll_on</a> (void)</td></tr>
<tr class="memdesc:gaf58b85261f65604132b67d3567c2b0c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power up the main PLL.  <a href="#gaf58b85261f65604132b67d3567c2b0c3"></a><br/></td></tr>
<tr class="memitem:gabde4ea299b0ce6f81a9f44387881e29b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gabde4ea299b0ce6f81a9f44387881e29b">rcc_set_osc_source</a> (<a class="el" href="group__rcc__defines.html#ga931f75a5969f2dda1abaa7ee1b2fb022">osc_src_t</a> src)</td></tr>
<tr class="memdesc:gabde4ea299b0ce6f81a9f44387881e29b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the oscillator source to be used by the system clock.  <a href="#gabde4ea299b0ce6f81a9f44387881e29b"></a><br/></td></tr>
<tr class="memitem:gabbbe68ef690e48ae19d4ff04e69cc9c3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gabbbe68ef690e48ae19d4ff04e69cc9c3">rcc_pll_bypass_disable</a> (void)</td></tr>
<tr class="memdesc:gabbbe68ef690e48ae19d4ff04e69cc9c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the PLL bypass and use the PLL clock.  <a href="#gabbbe68ef690e48ae19d4ff04e69cc9c3"></a><br/></td></tr>
<tr class="memitem:ga269054cc63981ae593e6820de2fe76b1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga269054cc63981ae593e6820de2fe76b1">rcc_pll_bypass_enable</a> (void)</td></tr>
<tr class="memdesc:ga269054cc63981ae593e6820de2fe76b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the PLL bypass and use the oscillator clock.  <a href="#ga269054cc63981ae593e6820de2fe76b1"></a><br/></td></tr>
<tr class="memitem:gaf867d8975967972fff96350206c36a2e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaf867d8975967972fff96350206c36a2e">rcc_set_pll_divisor</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> div400)</td></tr>
<tr class="memdesc:gaf867d8975967972fff96350206c36a2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the PLL clock divisor (from 400MHz)  <a href="#gaf867d8975967972fff96350206c36a2e"></a><br/></td></tr>
<tr class="memitem:ga390df69d68a12c67ac2484b741cea22e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga390df69d68a12c67ac2484b741cea22e">rcc_set_pwm_divisor</a> (<a class="el" href="group__rcc__defines.html#ga13f5e74c594f9314b816fa4e694e9504">pwm_clkdiv_t</a> div)</td></tr>
<tr class="memdesc:ga390df69d68a12c67ac2484b741cea22e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the PWM unit clock divisor.  <a href="#ga390df69d68a12c67ac2484b741cea22e"></a><br/></td></tr>
<tr class="memitem:ga68c7027c77c2a1a0d6d202e191c1baf5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga68c7027c77c2a1a0d6d202e191c1baf5">rcc_usb_pll_off</a> (void)</td></tr>
<tr class="memdesc:ga68c7027c77c2a1a0d6d202e191c1baf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power down the USB PLL.  <a href="#ga68c7027c77c2a1a0d6d202e191c1baf5"></a><br/></td></tr>
<tr class="memitem:gae31973474f6d00125a57784e84230c86"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae31973474f6d00125a57784e84230c86">rcc_usb_pll_on</a> (void)</td></tr>
<tr class="memdesc:gae31973474f6d00125a57784e84230c86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power up the USB PLL.  <a href="#gae31973474f6d00125a57784e84230c86"></a><br/></td></tr>
<tr class="memitem:ga0f5f3bea5dbfde10760a9cd775951a51"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga0f5f3bea5dbfde10760a9cd775951a51">rcc_wait_for_pll_ready</a> (void)</td></tr>
<tr class="memdesc:ga0f5f3bea5dbfde10760a9cd775951a51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait for main PLL to lock.  <a href="#ga0f5f3bea5dbfde10760a9cd775951a51"></a><br/></td></tr>
<tr class="memitem:gaf94026ce3a7b5628a286fb1f67c569fd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaf94026ce3a7b5628a286fb1f67c569fd">rcc_change_pll_divisor</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> plldiv400)</td></tr>
<tr class="memdesc:gaf94026ce3a7b5628a286fb1f67c569fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Change the PLL divisor.  <a href="#gaf94026ce3a7b5628a286fb1f67c569fd"></a><br/></td></tr>
<tr class="memitem:gaebfa606dfc58689248800e62bceb2f93"><td class="memItemLeft" align="right" valign="top"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaebfa606dfc58689248800e62bceb2f93">rcc_get_system_clock_frequency</a> (void)</td></tr>
<tr class="memdesc:gaebfa606dfc58689248800e62bceb2f93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the system clock frequency.  <a href="#gaebfa606dfc58689248800e62bceb2f93"></a><br/></td></tr>
<tr class="memitem:ga2f7b0475bc8a219cfa43ed0f5efd3597"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2f7b0475bc8a219cfa43ed0f5efd3597">rcc_sysclk_config</a> (<a class="el" href="group__rcc__defines.html#ga931f75a5969f2dda1abaa7ee1b2fb022">osc_src_t</a> src, <a class="el" href="group__rcc__defines.html#ga8f09204cad649f070887682ed6549ea9">xtal_t</a> xtal, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a> pll_div400)</td></tr>
<tr class="memdesc:ga2f7b0475bc8a219cfa43ed0f5efd3597"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the system clock source.  <a href="#ga2f7b0475bc8a219cfa43ed0f5efd3597"></a><br/></td></tr>
</table>
<a name="details" id="details"></a><h2>Detailed Description</h2>
<p><b>Defined Constants and Types for the LM4F Reset and Clock Control</b> </p>
<dl class="section version"><dt>Version</dt><dd>1.0.0</dd></dl>
<dl class="section author"><dt>Author</dt><dd> &copy;  2012 Alexandru Gagniuc <a href="#" onclick="location.href='mai'+'lto:'+'mr.'+'nu'+'ke.'+'me'+'@gm'+'ai'+'l.c'+'om'; return false;">mr.nu<span style="display: none;">.nosp@m.</span>ke.m<span style="display: none;">.nosp@m.</span>e@gma<span style="display: none;">.nosp@m.</span>il.c<span style="display: none;">.nosp@m.</span>om</a></dd></dl>
<dl class="section date"><dt>Date</dt><dd>10 March 2013</dd></dl>
<p>LGPL License Terms <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/lgpl_license.html">libopencm3 License</a> </p>
<h2>Enumeration Type Documentation</h2>
<a class="anchor" id="ga931f75a5969f2dda1abaa7ee1b2fb022"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rcc__defines.html#ga931f75a5969f2dda1abaa7ee1b2fb022">osc_src_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Oscillator source values. </p>
<p>Possible values of the oscillator source. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga931f75a5969f2dda1abaa7ee1b2fb022adb9b675853b16e89501a2eb677c12894"></a>OSCSRC_MOSC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931f75a5969f2dda1abaa7ee1b2fb022a7168eb777903d908b7d91b952b3f1c58"></a>OSCSRC_PIOSC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931f75a5969f2dda1abaa7ee1b2fb022a24ecedc2dea27d6b5823bcce0133fa22"></a>OSCSRC_PIOSC_D4</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931f75a5969f2dda1abaa7ee1b2fb022ae39fab718557fa25a344a38c6d8469f3"></a>OSCSRC_30K_INT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga931f75a5969f2dda1abaa7ee1b2fb022ac0bd6d9d0b5e0de9831d717589345c11"></a>OSCSRC_32K_EXT</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00047">47</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga13f5e74c594f9314b816fa4e694e9504"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rcc__defines.html#ga13f5e74c594f9314b816fa4e694e9504">pwm_clkdiv_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM clock divisor values. </p>
<p>Possible values of the binary divisor used to predivide the system clock down for use as the timing reference for the PWM module. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga13f5e74c594f9314b816fa4e694e9504a15284be2c0bdfb7cfd1abc33586a0bce"></a>PWMDIV_2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga13f5e74c594f9314b816fa4e694e9504a192482b9872c838aa8439a7dc24872f3"></a>PWMDIV_4</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga13f5e74c594f9314b816fa4e694e9504a2b247289718884cea03bbf09cc6caf7d"></a>PWMDIV_8</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga13f5e74c594f9314b816fa4e694e9504a5a9382f819f076e61ac36cbcb10f756c"></a>PWMDIV_16</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga13f5e74c594f9314b816fa4e694e9504af4549a3497ee484e5a6a2fc41a4cdb29"></a>PWMDIV_32</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga13f5e74c594f9314b816fa4e694e9504ab881e4379f382748ece5ec8fd5252b3d"></a>PWMDIV_64</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00061">61</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8f09204cad649f070887682ed6549ea9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rcc__defines.html#ga8f09204cad649f070887682ed6549ea9">xtal_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Predefined crystal values. </p>
<p>Predefined crystal values for the XTAL field in SYSCTL_RCC. Using these predefined values in the XTAL field, the SYSCTL_PLLFREQ0 and SYSCTL_PLLFREQ1 are automatically adjusted in hardware to provide a PLL clock of 400MHz. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga8f09204cad649f070887682ed6549ea9aea78bea9d38f290229c93b114486dec9"></a>XTAL_4M</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga8f09204cad649f070887682ed6549ea9af5a8c78ec3fa62fe9db636244d7aae2d"></a>XTAL_4M_096</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga8f09204cad649f070887682ed6549ea9aa9365b14fa1c2d02f3c03d644ecc7c5d"></a>XTAL_4M_9152</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga8f09204cad649f070887682ed6549ea9ab0fce32c50d64cbd11cdeabe3c803a25"></a>XTAL_5M</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga8f09204cad649f070887682ed6549ea9a06584b157ab517bfec8d48aa40d6134c"></a>XTAL_5M_12</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga8f09204cad649f070887682ed6549ea9aeb2a3ddd53e05557c3ffcea38adec4fe"></a>XTAL_6M</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga8f09204cad649f070887682ed6549ea9afcfaf7f8ca0ce1bc94fbb15e05d9c2cd"></a>XTAL_6M_144</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga8f09204cad649f070887682ed6549ea9a0d4bc0fd92bd1e48594f5f19a3d38d3c"></a>XTAL_7M_3728</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga8f09204cad649f070887682ed6549ea9a76156a0243858d32154f20628fe06ea7"></a>XTAL_8M</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga8f09204cad649f070887682ed6549ea9a206a359c0b7effe7044e2036329b522c"></a>XTAL_8M_192</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga8f09204cad649f070887682ed6549ea9ac5ae1bca5c59cb91d93b693d123e7507"></a>XTAL_10M</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga8f09204cad649f070887682ed6549ea9a9ffa2eea00a874b497e48f28c9760920"></a>XTAL_12M</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga8f09204cad649f070887682ed6549ea9abb413dfd67aec6c42a74a4344371dedc"></a>XTAL_12M_288</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga8f09204cad649f070887682ed6549ea9a4364c57b346dfab730f7d5a8fc481343"></a>XTAL_13M_56</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga8f09204cad649f070887682ed6549ea9a4e82b3d2c5a44644ce20873733cabbfc"></a>XTAL_14M_31818</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga8f09204cad649f070887682ed6549ea9a72d6d58d8b24db9d249f76876e753016"></a>XTAL_16M</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga8f09204cad649f070887682ed6549ea9a0712bb6a91be8e9bba76a804a267139b"></a>XTAL_16M_384</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga8f09204cad649f070887682ed6549ea9a43224b6f62384fbdd777e598a2013a36"></a>XTAL_18M</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga8f09204cad649f070887682ed6549ea9a78ec47d31d8759b95ba7b939919ea68e"></a>XTAL_20M</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga8f09204cad649f070887682ed6549ea9abc98d766583e32076c0504b9297dfa8e"></a>XTAL_24M</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga8f09204cad649f070887682ed6549ea9a8ac164b085138f1c24abb51ee35cf5d5"></a>XTAL_25M</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8h_source.html#l00078">78</a> of file <a class="el" href="rcc_8h_source.html">rcc.h</a>.</p>

</div>
</div>
<h2>Function Documentation</h2>
<a class="anchor" id="gaf94026ce3a7b5628a286fb1f67c569fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_change_pll_divisor </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>pll_div400</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Change the PLL divisor. </p>
<p>Changes the divisor applied to the 400MHz PLL clock. The PLL must have previously been configured by selecting an appropriate XTAL value, and turning on the PLL. This function does not reconfigure the XTAL value or oscillator source. It only changes the PLL divisor.</p>
<p>The PLL is bypassed before modifying the divisor, and the function blocks until the PLL is locked, then the bypass is disabled, before returning.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pll_div400</td><td>The clock divisor to apply to the 400MHz PLL clock. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00363">363</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8c_source.html#l00105">lm4f_rcc_sysclk_freq</a>, <a class="el" href="rcc_8c_source.html#l00234">rcc_pll_bypass_disable()</a>, <a class="el" href="rcc_8c_source.html#l00248">rcc_pll_bypass_enable()</a>, <a class="el" href="rcc_8c_source.html#l00272">rcc_set_pll_divisor()</a>, and <a class="el" href="rcc_8c_source.html#l00335">rcc_wait_for_pll_ready()</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00442">rcc_sysclk_config()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gaf94026ce3a7b5628a286fb1f67c569fd_cgraph.png" border="0" usemap="#group__rcc__defines_gaf94026ce3a7b5628a286fb1f67c569fd_cgraph" alt=""/></div>
<map name="group__rcc__defines_gaf94026ce3a7b5628a286fb1f67c569fd_cgraph" id="group__rcc__defines_gaf94026ce3a7b5628a286fb1f67c569fd_cgraph">
<area shape="rect" id="node3" href="group__rcc__defines.html#gabbbe68ef690e48ae19d4ff04e69cc9c3" title="Disable the PLL bypass and use the PLL clock." alt="" coords="208,5,365,35"/><area shape="rect" id="node5" href="group__rcc__defines.html#ga269054cc63981ae593e6820de2fe76b1" title="Enable the PLL bypass and use the oscillator clock." alt="" coords="209,59,364,88"/><area shape="rect" id="node7" href="group__rcc__defines.html#gaf867d8975967972fff96350206c36a2e" title="Set the PLL clock divisor (from 400MHz)" alt="" coords="221,112,352,141"/><area shape="rect" id="node9" href="group__rcc__defines.html#ga0f5f3bea5dbfde10760a9cd775951a51" title="Wait for main PLL to lock." alt="" coords="211,165,363,195"/></map>
</div>
</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gaf94026ce3a7b5628a286fb1f67c569fd_icgraph.png" border="0" usemap="#group__rcc__defines_gaf94026ce3a7b5628a286fb1f67c569fd_icgraph" alt=""/></div>
<map name="group__rcc__defines_gaf94026ce3a7b5628a286fb1f67c569fd_icgraph" id="group__rcc__defines_gaf94026ce3a7b5628a286fb1f67c569fd_icgraph">
<area shape="rect" id="node3" href="group__rcc__high__level.html#ga893dc6461e9af854fb562c0e97df6a5b" title="Configure the system clock source." alt="" coords="209,5,335,35"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gafe2c334adb77d1117b4f91404a659ea1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a> void rcc_configure_xtal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__rcc__defines.html#ga8f09204cad649f070887682ed6549ea9">xtal_t</a>&#160;</td>
          <td class="paramname"><em>xtal</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure the crystal type connected to the device. </p>
<p>Configure the crystal type connected between the OSCO and OSCI pins by writing the appropriate value to the XTAL field in SYSCTL_RCC. The PLL parameters are automatically adjusted in hardware to provide a PLL clock of 400MHz.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">xtal</td><td>predefined crystal type </td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See Also</dt><dd><a class="el" href="group__rcc__defines.html#ga8f09204cad649f070887682ed6549ea9" title="Predefined crystal values.">xtal_t</a> </dd></dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00118">118</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00442">rcc_sysclk_config()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gafe2c334adb77d1117b4f91404a659ea1_icgraph.png" border="0" usemap="#group__rcc__defines_gafe2c334adb77d1117b4f91404a659ea1_icgraph" alt=""/></div>
<map name="group__rcc__defines_gafe2c334adb77d1117b4f91404a659ea1_icgraph" id="group__rcc__defines_gafe2c334adb77d1117b4f91404a659ea1_icgraph">
<area shape="rect" id="node3" href="group__rcc__high__level.html#ga893dc6461e9af854fb562c0e97df6a5b" title="Configure the system clock source." alt="" coords="183,5,308,35"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga25df4f03d0154ac5b09b875dad1226e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_disable_interal_osc </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the internal oscillator. </p>
<p>Sets the IOSCDIS bit in SYSCTL_RCC, disabling the internal oscillator. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00143">143</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f536734177d63215d1494e6dea715d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_disable_main_osc </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the main oscillator. </p>
<p>Sets the IOSCDIS bit in SYSCTL_RCC, disabling the main oscillator. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00133">133</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga191546fa4ded6cb6d3c753e0de255464"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_enable_interal_osc </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the internal oscillator. </p>
<p>Clears the IOSCDIS bit in SYSCTL_RCC, enabling the internal oscillator. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00163">163</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="gafc653bc7b616053515e1fd4aeb54f972"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_enable_main_osc </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the main oscillator. </p>
<p>Clears the MOSCDIS bit in SYSCTL_RCC, enabling the main oscillator. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00153">153</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00442">rcc_sysclk_config()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gafc653bc7b616053515e1fd4aeb54f972_icgraph.png" border="0" usemap="#group__rcc__defines_gafc653bc7b616053515e1fd4aeb54f972_icgraph" alt=""/></div>
<map name="group__rcc__defines_gafc653bc7b616053515e1fd4aeb54f972_icgraph" id="group__rcc__defines_gafc653bc7b616053515e1fd4aeb54f972_icgraph">
<area shape="rect" id="node3" href="group__rcc__high__level.html#ga893dc6461e9af854fb562c0e97df6a5b" title="Configure the system clock source." alt="" coords="204,5,329,35"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gae166a674c8b6592adea0ff77c1e009e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_enable_rcc2 </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the use of SYSCTL_RCC2 register for clock control. </p>
<p>Enables the USERCC2 bit in SYSCTTL_RCC2. Settings in SYSCTL_RCC2 will override settings in SYSCTL_RCC. This function must be called before other calls to manipulate the clock, as libopencm3 uses the SYSCTL_RCC2 register. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00176">176</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00442">rcc_sysclk_config()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gae166a674c8b6592adea0ff77c1e009e9_icgraph.png" border="0" usemap="#group__rcc__defines_gae166a674c8b6592adea0ff77c1e009e9_icgraph" alt=""/></div>
<map name="group__rcc__defines_gae166a674c8b6592adea0ff77c1e009e9_icgraph" id="group__rcc__defines_gae166a674c8b6592adea0ff77c1e009e9_icgraph">
<area shape="rect" id="node3" href="group__rcc__high__level.html#ga893dc6461e9af854fb562c0e97df6a5b" title="Configure the system clock source." alt="" coords="172,5,297,35"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gaebfa606dfc58689248800e62bceb2f93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> rcc_get_system_clock_frequency </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the system clock frequency. </p>
<dl class="section return"><dt>Returns</dt><dd>System clock frequency in Hz </dd></dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00382">382</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8c_source.html#l00105">lm4f_rcc_sysclk_freq</a>.</p>

<p>Referenced by <a class="el" href="uart_8c_source.html#l00114">uart_set_baudrate()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gaebfa606dfc58689248800e62bceb2f93_icgraph.png" border="0" usemap="#group__rcc__defines_gaebfa606dfc58689248800e62bceb2f93_icgraph" alt=""/></div>
<map name="group__rcc__defines_gaebfa606dfc58689248800e62bceb2f93_icgraph" id="group__rcc__defines_gaebfa606dfc58689248800e62bceb2f93_icgraph">
<area shape="rect" id="node3" href="group__uart__config.html#ga0bf883f060f4daeb16d479786c5bb205" title="Set UART baudrate." alt="" coords="209,13,335,43"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gabbbe68ef690e48ae19d4ff04e69cc9c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_pll_bypass_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the PLL bypass and use the PLL clock. </p>
<p>Clear BYPASS2 in SYSCTL_RCC2. The system clock is derived from the PLL clock divided by the divisor specified in SYSDIV2.</p>
<p>USERCC2 must have been set by a call to <a class="el" href="group__rcc__defines.html#gae166a674c8b6592adea0ff77c1e009e9" title="Enable the use of SYSCTL_RCC2 register for clock control.">rcc_enable_rcc2()</a> before calling this function. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00234">234</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00363">rcc_change_pll_divisor()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gabbbe68ef690e48ae19d4ff04e69cc9c3_icgraph.png" border="0" usemap="#group__rcc__defines_gabbbe68ef690e48ae19d4ff04e69cc9c3_icgraph" alt=""/></div>
<map name="group__rcc__defines_gabbbe68ef690e48ae19d4ff04e69cc9c3_icgraph" id="group__rcc__defines_gabbbe68ef690e48ae19d4ff04e69cc9c3_icgraph">
<area shape="rect" id="node3" href="group__rcc__high__level.html#ga8a17e04e6b457ec201d76ba1ee418a9d" title="Change the PLL divisor." alt="" coords="211,5,365,35"/><area shape="rect" id="node5" href="group__rcc__high__level.html#ga893dc6461e9af854fb562c0e97df6a5b" title="Configure the system clock source." alt="" coords="415,5,540,35"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga269054cc63981ae593e6820de2fe76b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_pll_bypass_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the PLL bypass and use the oscillator clock. </p>
<p>Set BYPASS2 in SYSCTL_RCC2. The system clock is derived from the oscillator clock divided by the divisor specified in SYSDIV2.</p>
<p>USERCC2 must have been set by a call to <a class="el" href="group__rcc__defines.html#gae166a674c8b6592adea0ff77c1e009e9" title="Enable the use of SYSCTL_RCC2 register for clock control.">rcc_enable_rcc2()</a> before calling this function. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00248">248</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00363">rcc_change_pll_divisor()</a>, and <a class="el" href="rcc_8c_source.html#l00442">rcc_sysclk_config()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga269054cc63981ae593e6820de2fe76b1_icgraph.png" border="0" usemap="#group__rcc__defines_ga269054cc63981ae593e6820de2fe76b1_icgraph" alt=""/></div>
<map name="group__rcc__defines_ga269054cc63981ae593e6820de2fe76b1_icgraph" id="group__rcc__defines_ga269054cc63981ae593e6820de2fe76b1_icgraph">
<area shape="rect" id="node3" href="group__rcc__high__level.html#ga8a17e04e6b457ec201d76ba1ee418a9d" title="Change the PLL divisor." alt="" coords="208,5,363,35"/><area shape="rect" id="node5" href="group__rcc__high__level.html#ga893dc6461e9af854fb562c0e97df6a5b" title="Configure the system clock source." alt="" coords="412,32,537,61"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga31217830e7f538e902e8b157e2715428"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_pll_off </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power down the main PLL. </p>
<p>Sets the SYSCTL_RCC2_PWRDN2 in SYSCTL_RCC2 to power down the PLL.</p>
<p>USERCC2 must have been set by a call to <a class="el" href="group__rcc__defines.html#gae166a674c8b6592adea0ff77c1e009e9" title="Enable the use of SYSCTL_RCC2 register for clock control.">rcc_enable_rcc2()</a> before calling this function. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00189">189</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaf58b85261f65604132b67d3567c2b0c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_pll_on </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power up the main PLL. </p>
<p>Clears the PWRDN2 in SYSCTL_RCC2 to power on the PLL.</p>
<p>USERCC2 must have been set by a call to <a class="el" href="group__rcc__defines.html#gae166a674c8b6592adea0ff77c1e009e9" title="Enable the use of SYSCTL_RCC2 register for clock control.">rcc_enable_rcc2()</a> before calling this function. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00202">202</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00442">rcc_sysclk_config()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gaf58b85261f65604132b67d3567c2b0c3_icgraph.png" border="0" usemap="#group__rcc__defines_gaf58b85261f65604132b67d3567c2b0c3_icgraph" alt=""/></div>
<map name="group__rcc__defines_gaf58b85261f65604132b67d3567c2b0c3_icgraph" id="group__rcc__defines_gaf58b85261f65604132b67d3567c2b0c3_icgraph">
<area shape="rect" id="node3" href="group__rcc__high__level.html#ga893dc6461e9af854fb562c0e97df6a5b" title="Configure the system clock source." alt="" coords="137,5,263,35"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gabde4ea299b0ce6f81a9f44387881e29b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_osc_source </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__rcc__defines.html#ga931f75a5969f2dda1abaa7ee1b2fb022">osc_src_t</a>&#160;</td>
          <td class="paramname"><em>src</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the oscillator source to be used by the system clock. </p>
<p>Set the clock source for the system clock.</p>
<p>USERCC2 must have been set by a call to <a class="el" href="group__rcc__defines.html#gae166a674c8b6592adea0ff77c1e009e9" title="Enable the use of SYSCTL_RCC2 register for clock control.">rcc_enable_rcc2()</a> before calling this function. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00215">215</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00442">rcc_sysclk_config()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gabde4ea299b0ce6f81a9f44387881e29b_icgraph.png" border="0" usemap="#group__rcc__defines_gabde4ea299b0ce6f81a9f44387881e29b_icgraph" alt=""/></div>
<map name="group__rcc__defines_gabde4ea299b0ce6f81a9f44387881e29b_icgraph" id="group__rcc__defines_gabde4ea299b0ce6f81a9f44387881e29b_icgraph">
<area shape="rect" id="node3" href="group__rcc__high__level.html#ga893dc6461e9af854fb562c0e97df6a5b" title="Configure the system clock source." alt="" coords="193,5,319,35"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="gaf867d8975967972fff96350206c36a2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pll_divisor </td>
          <td>(</td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>div400</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the PLL clock divisor (from 400MHz) </p>
<p>Set the binary divisor used to predivide the system clock down for use as the timing reference for the PWM module. The divisor is expected to be a divisor from 400MHz, not 200MHz. The DIV400 is also set.</p>
<p>Specifies the divisor that used to generate the system clock from either the PLL output or the oscillator source (depending on the BYPASS2 bit in SYSCTL_RCC2). SYSDIV2 is used for the divisor when both the USESYSDIV bit in SYSCTL_RCC is set.</p>
<p>USERCC2 must have been set by a call to <a class="el" href="group__rcc__defines.html#gae166a674c8b6592adea0ff77c1e009e9" title="Enable the use of SYSCTL_RCC2 register for clock control.">rcc_enable_rcc2()</a> before calling this function.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">div</td><td>clock divisor to apply to the 400MHz PLL clock. It is the caller's responsibility to ensure that the divisor will not create a system clock that is out of spec. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00272">272</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00363">rcc_change_pll_divisor()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_gaf867d8975967972fff96350206c36a2e_icgraph.png" border="0" usemap="#group__rcc__defines_gaf867d8975967972fff96350206c36a2e_icgraph" alt=""/></div>
<map name="group__rcc__defines_gaf867d8975967972fff96350206c36a2e_icgraph" id="group__rcc__defines_gaf867d8975967972fff96350206c36a2e_icgraph">
<area shape="rect" id="node3" href="group__rcc__high__level.html#ga8a17e04e6b457ec201d76ba1ee418a9d" title="Change the PLL divisor." alt="" coords="184,5,339,35"/><area shape="rect" id="node5" href="group__rcc__high__level.html#ga893dc6461e9af854fb562c0e97df6a5b" title="Configure the system clock source." alt="" coords="388,5,513,35"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga390df69d68a12c67ac2484b741cea22e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pwm_divisor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__rcc__defines.html#ga13f5e74c594f9314b816fa4e694e9504">pwm_clkdiv_t</a>&#160;</td>
          <td class="paramname"><em>div</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the PWM unit clock divisor. </p>
<p>Set the binary divisor used to predivide the system clock down for use as the timing reference for the PWM module.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">div</td><td>clock divisor to use </td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See Also</dt><dd><a class="el" href="group__rcc__defines.html#ga13f5e74c594f9314b816fa4e694e9504" title="PWM clock divisor values.">pwm_clkdiv_t</a> </dd></dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00293">293</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga2f7b0475bc8a219cfa43ed0f5efd3597"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_sysclk_config </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__rcc__defines.html#ga931f75a5969f2dda1abaa7ee1b2fb022">osc_src_t</a>&#160;</td>
          <td class="paramname"><em>osc_src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__rcc__defines.html#ga8f09204cad649f070887682ed6549ea9">xtal_t</a>&#160;</td>
          <td class="paramname"><em>xtal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a92c50087ca0e64fa93fc59402c55f8ca">u8</a>&#160;</td>
          <td class="paramname"><em>pll_div400</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure the system clock source. </p>
<p>Sets up the system clock, including configuring the oscillator source, and PLL to acheve the desired system clock frequency. Where applicable, The LM4F clock API uses the new RCC2 register to configure clock parameters.</p>
<p>Enables the main oscillator if the clock source is OSCSRC_MOSC. If the main oscillator was previously enabled, it will not be disabled. If desired, it can be separately disabled by a call to <a class="el" href="group__rcc__defines.html#ga5f536734177d63215d1494e6dea715d0" title="Disable the main oscillator.">rcc_disable_main_osc()</a>.</p>
<p>Configures the system clock to run from the 400MHz PLL with a divisor of pll_div400 applied. If pll_div400 is 0, then the PLL is disabled, and the system clock is configured to run off a "raw" clock. If the PLL was previously powered on, it will not be disabled. If desired, it can de powered off by a call to <a class="el" href="group__rcc__defines.html#ga31217830e7f538e902e8b157e2715428" title="Power down the main PLL.">rcc_pll_off()</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc_src</td><td>Oscillator from where to derive the system clock. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">xtal</td><td>Type of crystal connected to the OSCO/OSCI pins </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">pll_div400</td><td>The clock divisor to apply to the 400MHz PLL clock. If 0, then the PLL is disabled, and the system runs off a "raw" clock.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>System clock frequency in Hz </dd></dl>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00442">442</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>References <a class="el" href="rcc_8c_source.html#l00105">lm4f_rcc_sysclk_freq</a>, <a class="el" href="rcc_8h_source.html#l00051">OSCSRC_30K_INT</a>, <a class="el" href="rcc_8h_source.html#l00052">OSCSRC_32K_EXT</a>, <a class="el" href="rcc_8h_source.html#l00048">OSCSRC_MOSC</a>, <a class="el" href="rcc_8h_source.html#l00049">OSCSRC_PIOSC</a>, <a class="el" href="rcc_8h_source.html#l00050">OSCSRC_PIOSC_D4</a>, <a class="el" href="rcc_8c_source.html#l00363">rcc_change_pll_divisor()</a>, <a class="el" href="rcc_8c_source.html#l00118">rcc_configure_xtal()</a>, <a class="el" href="rcc_8c_source.html#l00153">rcc_enable_main_osc()</a>, <a class="el" href="rcc_8c_source.html#l00176">rcc_enable_rcc2()</a>, <a class="el" href="rcc_8c_source.html#l00248">rcc_pll_bypass_enable()</a>, <a class="el" href="rcc_8c_source.html#l00202">rcc_pll_on()</a>, <a class="el" href="rcc_8c_source.html#l00215">rcc_set_osc_source()</a>, and <a class="el" href="rcc_8c_source.html#l00388">xtal_to_freq()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga2f7b0475bc8a219cfa43ed0f5efd3597_cgraph.png" border="0" usemap="#group__rcc__defines_ga2f7b0475bc8a219cfa43ed0f5efd3597_cgraph" alt=""/></div>
<map name="group__rcc__defines_ga2f7b0475bc8a219cfa43ed0f5efd3597_cgraph" id="group__rcc__defines_ga2f7b0475bc8a219cfa43ed0f5efd3597_cgraph">
<area shape="rect" id="node3" href="group__rcc__defines.html#gaf94026ce3a7b5628a286fb1f67c569fd" title="Change the PLL divisor." alt="" coords="181,59,336,88"/><area shape="rect" id="node7" href="group__rcc__defines.html#ga269054cc63981ae593e6820de2fe76b1" title="Enable the PLL bypass and use the oscillator clock." alt="" coords="385,5,540,35"/><area shape="rect" id="node13" href="group__rcc__defines.html#gafe2c334adb77d1117b4f91404a659ea1" title="Configure the crystal type connected to the device." alt="" coords="195,112,323,141"/><area shape="rect" id="node15" href="group__rcc__defines.html#gafc653bc7b616053515e1fd4aeb54f972" title="Enable the main oscillator." alt="" coords="185,165,332,195"/><area shape="rect" id="node17" href="group__rcc__defines.html#gae166a674c8b6592adea0ff77c1e009e9" title="Enable the use of SYSCTL_RCC2 register for clock control." alt="" coords="200,219,317,248"/><area shape="rect" id="node20" href="group__rcc__defines.html#gaf58b85261f65604132b67d3567c2b0c3" title="Power up the main PLL." alt="" coords="219,272,299,301"/><area shape="rect" id="node22" href="group__rcc__defines.html#gabde4ea299b0ce6f81a9f44387881e29b" title="Set the oscillator source to be used by the system clock." alt="" coords="189,325,328,355"/><area shape="rect" id="node24" href="group__rcc__high__level.html#gaf2fc6f12a382f0e34221330ee37fe0ff" title="xtal_to_freq" alt="" coords="213,379,304,408"/><area shape="rect" id="node5" href="group__rcc__defines.html#gabbbe68ef690e48ae19d4ff04e69cc9c3" title="Disable the PLL bypass and use the PLL clock." alt="" coords="384,59,541,88"/><area shape="rect" id="node9" href="group__rcc__defines.html#gaf867d8975967972fff96350206c36a2e" title="Set the PLL clock divisor (from 400MHz)" alt="" coords="397,112,528,141"/><area shape="rect" id="node11" href="group__rcc__defines.html#ga0f5f3bea5dbfde10760a9cd775951a51" title="Wait for main PLL to lock." alt="" coords="387,165,539,195"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ga68c7027c77c2a1a0d6d202e191c1baf5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_usb_pll_off </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power down the USB PLL. </p>
<p>Sets the USBPWRDN in SYSCTL_RCC2 to power down the USB PLL.</p>
<p>USERCC2 must have been set by a call to <a class="el" href="group__rcc__defines.html#gae166a674c8b6592adea0ff77c1e009e9" title="Enable the use of SYSCTL_RCC2 register for clock control.">rcc_enable_rcc2()</a> before calling this function. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00311">311</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="gae31973474f6d00125a57784e84230c86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_usb_pll_on </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power up the USB PLL. </p>
<p>Clears the USBPWRDN in SYSCTL_RCC2 to power on the USB PLL.</p>
<p>USERCC2 must have been set by a call to <a class="el" href="group__rcc__defines.html#gae166a674c8b6592adea0ff77c1e009e9" title="Enable the use of SYSCTL_RCC2 register for clock control.">rcc_enable_rcc2()</a> before calling this function. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00324">324</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga0f5f3bea5dbfde10760a9cd775951a51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_wait_for_pll_ready </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wait for main PLL to lock. </p>
<p>Waits until the LOCK bit in SYSCTL_PLLSTAT is set. This guarantees that the PLL is locked, and ready to use. </p>

<p>Definition at line <a class="el" href="rcc_8c_source.html#l00335">335</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p>Referenced by <a class="el" href="rcc_8c_source.html#l00363">rcc_change_pll_divisor()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__defines_ga0f5f3bea5dbfde10760a9cd775951a51_icgraph.png" border="0" usemap="#group__rcc__defines_ga0f5f3bea5dbfde10760a9cd775951a51_icgraph" alt=""/></div>
<map name="group__rcc__defines_ga0f5f3bea5dbfde10760a9cd775951a51_icgraph" id="group__rcc__defines_ga0f5f3bea5dbfde10760a9cd775951a51_icgraph">
<area shape="rect" id="node3" href="group__rcc__high__level.html#ga8a17e04e6b457ec201d76ba1ee418a9d" title="Change the PLL divisor." alt="" coords="205,5,360,35"/><area shape="rect" id="node5" href="group__rcc__high__level.html#ga893dc6461e9af854fb562c0e97df6a5b" title="Configure the system clock source." alt="" coords="409,5,535,35"/></map>
</div>
</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Mon Jun 3 2013 04:21:32 for libopencm3 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.1.2 </li>
  </ul>
</div>
</body>
</html>
