<stg><name>viterbi_Pipeline_L_timestep_L_curr_state</name>


<trans_list>

<trans id="4025" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3926" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3927" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3928" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3929" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3930" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3931" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3932" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3933" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3934" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3935" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3936" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3937" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3938" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3939" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3940" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3941" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3942" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3943" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3944" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3945" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3946" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3947" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3948" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3949" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3950" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3951" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3952" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3953" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3954" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3955" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3956" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3957" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3958" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3959" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3960" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3961" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3962" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3963" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3964" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3965" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3966" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3967" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3968" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3969" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3970" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3971" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3972" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3973" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3974" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3975" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3976" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3977" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3978" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3979" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3980" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3981" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3982" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3983" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3984" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3985" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3986" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3987" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3988" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3989" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3990" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3991" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3992" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3993" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3994" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3995" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3996" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3997" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3998" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3999" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4000" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4001" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4002" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4003" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4004" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4005" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4006" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4007" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4008" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4009" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4010" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4011" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4012" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4013" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4014" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4015" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4016" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4017" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4018" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4019" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4020" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4021" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4022" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %curr = alloca i32 1

]]></Node>
<StgValue><ssdm name="curr"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %t = alloca i32 1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %llike, i64 666, i64 139, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %llike_1, i64 666, i64 139, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %emission_1, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %emission_0, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %transition_1, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %transition_0, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %obs, void @empty_119, i32 0, i32 0, void @empty_117, i32 4294967295, i32 0, void @empty_117, void @empty_117, void @empty_117, i32 0, i32 0, i32 0, i32 0, void @empty_117, void @empty_117, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i14 0, i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i8 1, i8 %t

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i7 0, i7 %curr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:13 %br_ln0 = br void %for.body40

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.body40:0 %indvar_flatten_load = load i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body40:1 %icmp_ln18 = icmp_eq  i14 %indvar_flatten_load, i14 8896

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body40:2 %add_ln18_1 = add i14 %indvar_flatten_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln18_1"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body40:3 %br_ln18 = br i1 %icmp_ln18, void %fpga_resource_hint.for.body40.253, void %for.end75.exitStub

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:0 %curr_load = load i7 %curr

]]></Node>
<StgValue><ssdm name="curr_load"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1 %t_load = load i8 %t

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:2 %add_ln18 = add i8 %t_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:5 %icmp_ln19 = icmp_eq  i7 %curr_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:6 %select_ln4 = select i1 %icmp_ln19, i7 0, i7 %curr_load

]]></Node>
<StgValue><ssdm name="select_ln4"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:7 %select_ln18 = select i1 %icmp_ln19, i8 %add_ln18, i8 %t_load

]]></Node>
<StgValue><ssdm name="select_ln18"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:9 %empty_151 = add i8 %select_ln18, i8 255

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:10 %p_cast = zext i8 %empty_151

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body40.253:11 %mul9 = mul i17 %p_cast, i17 469

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:12 %tmp = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %mul9, i32 15, i32 16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="12" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:13 %empty_152 = urem i8 %empty_151, i8 70

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="6" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:311 %trunc_ln23 = trunc i7 %select_ln4

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.body40.253:312 %zext_ln23 = zext i6 %trunc_ln23

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:313 %transition_0_addr = getelementptr i128 %transition_0, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="transition_0_addr"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:314 %transition_0_load = load i10 %transition_0_addr

]]></Node>
<StgValue><ssdm name="transition_0_load"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="5" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:326 %trunc_ln24_2 = trunc i7 %select_ln4

]]></Node>
<StgValue><ssdm name="trunc_ln24_2"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="4" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:329 %trunc_ln24_3 = trunc i7 %select_ln4

]]></Node>
<StgValue><ssdm name="trunc_ln24_3"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body40.253:366 %zext_ln27_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %trunc_ln23

]]></Node>
<StgValue><ssdm name="zext_ln27_cast"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:367 %zext_ln27 = zext i7 %zext_ln27_cast

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:368 %transition_0_addr_1 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="transition_0_addr_1"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:369 %transition_0_load_1 = load i10 %transition_0_addr_1

]]></Node>
<StgValue><ssdm name="transition_0_load_1"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1511 %transition_1_addr = getelementptr i128 %transition_1, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="transition_1_addr"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1512 %transition_1_load = load i10 %transition_1_addr

]]></Node>
<StgValue><ssdm name="transition_1_load"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1548 %transition_1_addr_1 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="transition_1_addr_1"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1549 %transition_1_load_1 = load i10 %transition_1_addr_1

]]></Node>
<StgValue><ssdm name="transition_1_load_1"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2700" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx696.exit:1 %store_ln19 = store i14 %add_ln18_1, i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx696.exit:2 %store_ln19 = store i8 %select_ln18, i8 %t

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="147" st_id="2" stage="11" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:13 %empty_152 = urem i8 %empty_151, i8 70

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="17" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:277 %select_ln18_cast = zext i8 %select_ln18

]]></Node>
<StgValue><ssdm name="select_ln18_cast"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.for.body40.253:278 %mul3 = mul i17 %select_ln18_cast, i17 469

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:279 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %mul3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="12" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:281 %empty_156 = urem i8 %select_ln18, i8 70

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:314 %transition_0_load = load i10 %transition_0_addr

]]></Node>
<StgValue><ssdm name="transition_0_load"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:315 %trunc_ln23_1 = trunc i128 %transition_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln23_1"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:369 %transition_0_load_1 = load i10 %transition_0_addr_1

]]></Node>
<StgValue><ssdm name="transition_0_load_1"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:370 %trunc_ln27 = trunc i128 %transition_0_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body40.253:405 %zext_ln27_1_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 2, i6 %trunc_ln23

]]></Node>
<StgValue><ssdm name="zext_ln27_1_cast"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:406 %zext_ln27_1 = zext i8 %zext_ln27_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln27_1"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:407 %transition_0_addr_2 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="transition_0_addr_2"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:408 %transition_0_load_2 = load i10 %transition_0_addr_2

]]></Node>
<StgValue><ssdm name="transition_0_load_2"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:444 %sext_ln27 = sext i7 %zext_ln27_cast

]]></Node>
<StgValue><ssdm name="sext_ln27"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:445 %zext_ln27_2 = zext i8 %sext_ln27

]]></Node>
<StgValue><ssdm name="zext_ln27_2"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:446 %transition_0_addr_3 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="transition_0_addr_3"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:447 %transition_0_load_3 = load i10 %transition_0_addr_3

]]></Node>
<StgValue><ssdm name="transition_0_load_3"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:951 %tmp_72 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:986 %tmp_77 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_1, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1512 %transition_1_load = load i10 %transition_1_addr

]]></Node>
<StgValue><ssdm name="transition_1_load"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1513 %trunc_ln27_15 = trunc i128 %transition_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln27_15"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1549 %transition_1_load_1 = load i10 %transition_1_addr_1

]]></Node>
<StgValue><ssdm name="transition_1_load_1"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1550 %trunc_ln27_16 = trunc i128 %transition_1_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln27_16"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1585 %transition_1_addr_2 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="transition_1_addr_2"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1586 %transition_1_load_2 = load i10 %transition_1_addr_2

]]></Node>
<StgValue><ssdm name="transition_1_load_2"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1622 %transition_1_addr_3 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="transition_1_addr_3"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1623 %transition_1_load_3 = load i10 %transition_1_addr_3

]]></Node>
<StgValue><ssdm name="transition_1_load_3"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2103 %tmp_216 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2138 %tmp_221 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_1, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:2655 %br_ln33 = br i1 %tmp_3, void %arrayidx696.case.0, void %arrayidx696.case.1

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="177" st_id="3" stage="10" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:13 %empty_152 = urem i8 %empty_151, i8 70

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="11" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:281 %empty_156 = urem i8 %select_ln18, i8 70

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:408 %transition_0_load_2 = load i10 %transition_0_addr_2

]]></Node>
<StgValue><ssdm name="transition_0_load_2"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:409 %trunc_ln27_1 = trunc i128 %transition_0_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln27_1"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:447 %transition_0_load_3 = load i10 %transition_0_addr_3

]]></Node>
<StgValue><ssdm name="transition_0_load_3"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:448 %trunc_ln27_2 = trunc i128 %transition_0_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln27_2"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body40.253:483 %zext_ln27_3_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 4, i6 %trunc_ln23

]]></Node>
<StgValue><ssdm name="zext_ln27_3_cast"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.body40.253:484 %zext_ln27_3 = zext i9 %zext_ln27_3_cast

]]></Node>
<StgValue><ssdm name="zext_ln27_3"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:485 %transition_0_addr_4 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_3

]]></Node>
<StgValue><ssdm name="transition_0_addr_4"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:486 %transition_0_load_4 = load i10 %transition_0_addr_4

]]></Node>
<StgValue><ssdm name="transition_0_load_4"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body40.253:522 %zext_ln27_4_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 5, i6 %trunc_ln23

]]></Node>
<StgValue><ssdm name="zext_ln27_4_cast"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.body40.253:523 %zext_ln27_4 = zext i9 %zext_ln27_4_cast

]]></Node>
<StgValue><ssdm name="zext_ln27_4"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:524 %transition_0_addr_5 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_4

]]></Node>
<StgValue><ssdm name="transition_0_addr_5"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:525 %transition_0_load_5 = load i10 %transition_0_addr_5

]]></Node>
<StgValue><ssdm name="transition_0_load_5"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1021 %tmp_82 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_2, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1056 %tmp_87 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_3, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1586 %transition_1_load_2 = load i10 %transition_1_addr_2

]]></Node>
<StgValue><ssdm name="transition_1_load_2"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1587 %trunc_ln27_17 = trunc i128 %transition_1_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln27_17"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1623 %transition_1_load_3 = load i10 %transition_1_addr_3

]]></Node>
<StgValue><ssdm name="transition_1_load_3"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1624 %trunc_ln27_18 = trunc i128 %transition_1_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln27_18"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1659 %transition_1_addr_4 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_3

]]></Node>
<StgValue><ssdm name="transition_1_addr_4"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1660 %transition_1_load_4 = load i10 %transition_1_addr_4

]]></Node>
<StgValue><ssdm name="transition_1_load_4"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1696 %transition_1_addr_5 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_4

]]></Node>
<StgValue><ssdm name="transition_1_addr_5"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1697 %transition_1_load_5 = load i10 %transition_1_addr_5

]]></Node>
<StgValue><ssdm name="transition_1_load_5"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2173 %tmp_226 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_2, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2208 %tmp_231 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_3, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="203" st_id="4" stage="9" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:13 %empty_152 = urem i8 %empty_151, i8 70

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="10" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:281 %empty_156 = urem i8 %select_ln18, i8 70

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:486 %transition_0_load_4 = load i10 %transition_0_addr_4

]]></Node>
<StgValue><ssdm name="transition_0_load_4"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:487 %trunc_ln27_3 = trunc i128 %transition_0_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln27_3"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:525 %transition_0_load_5 = load i10 %transition_0_addr_5

]]></Node>
<StgValue><ssdm name="transition_0_load_5"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:526 %trunc_ln27_4 = trunc i128 %transition_0_load_5

]]></Node>
<StgValue><ssdm name="trunc_ln27_4"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:561 %sext_ln27_1 = sext i8 %zext_ln27_1_cast

]]></Node>
<StgValue><ssdm name="sext_ln27_1"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.body40.253:562 %zext_ln27_5 = zext i9 %sext_ln27_1

]]></Node>
<StgValue><ssdm name="zext_ln27_5"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:563 %transition_0_addr_6 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_5

]]></Node>
<StgValue><ssdm name="transition_0_addr_6"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:564 %transition_0_load_6 = load i10 %transition_0_addr_6

]]></Node>
<StgValue><ssdm name="transition_0_load_6"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="9" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:600 %sext_ln27_2 = sext i7 %zext_ln27_cast

]]></Node>
<StgValue><ssdm name="sext_ln27_2"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.body40.253:601 %zext_ln27_6 = zext i9 %sext_ln27_2

]]></Node>
<StgValue><ssdm name="zext_ln27_6"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:602 %transition_0_addr_7 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_6

]]></Node>
<StgValue><ssdm name="transition_0_addr_7"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:603 %transition_0_load_7 = load i10 %transition_0_addr_7

]]></Node>
<StgValue><ssdm name="transition_0_load_7"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1091 %tmp_92 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_4, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1126 %tmp_97 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_5, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1660 %transition_1_load_4 = load i10 %transition_1_addr_4

]]></Node>
<StgValue><ssdm name="transition_1_load_4"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1661 %trunc_ln27_19 = trunc i128 %transition_1_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln27_19"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1697 %transition_1_load_5 = load i10 %transition_1_addr_5

]]></Node>
<StgValue><ssdm name="transition_1_load_5"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1698 %trunc_ln27_20 = trunc i128 %transition_1_load_5

]]></Node>
<StgValue><ssdm name="trunc_ln27_20"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1733 %transition_1_addr_6 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_5

]]></Node>
<StgValue><ssdm name="transition_1_addr_6"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1734 %transition_1_load_6 = load i10 %transition_1_addr_6

]]></Node>
<StgValue><ssdm name="transition_1_load_6"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1770 %transition_1_addr_7 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_6

]]></Node>
<StgValue><ssdm name="transition_1_addr_7"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1771 %transition_1_load_7 = load i10 %transition_1_addr_7

]]></Node>
<StgValue><ssdm name="transition_1_load_7"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2243 %tmp_236 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_4, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2278 %tmp_241 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_5, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="229" st_id="5" stage="8" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:13 %empty_152 = urem i8 %empty_151, i8 70

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="9" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:281 %empty_156 = urem i8 %select_ln18, i8 70

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:564 %transition_0_load_6 = load i10 %transition_0_addr_6

]]></Node>
<StgValue><ssdm name="transition_0_load_6"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:565 %trunc_ln27_5 = trunc i128 %transition_0_load_6

]]></Node>
<StgValue><ssdm name="trunc_ln27_5"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:603 %transition_0_load_7 = load i10 %transition_0_addr_7

]]></Node>
<StgValue><ssdm name="transition_0_load_7"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:604 %trunc_ln27_6 = trunc i128 %transition_0_load_7

]]></Node>
<StgValue><ssdm name="trunc_ln27_6"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body40.253:639 %zext_ln27_7_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 8, i6 %trunc_ln23

]]></Node>
<StgValue><ssdm name="zext_ln27_7_cast"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:640 %zext_ln27_7 = zext i10 %zext_ln27_7_cast

]]></Node>
<StgValue><ssdm name="zext_ln27_7"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:641 %transition_0_addr_8 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_7

]]></Node>
<StgValue><ssdm name="transition_0_addr_8"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:642 %transition_0_load_8 = load i10 %transition_0_addr_8

]]></Node>
<StgValue><ssdm name="transition_0_load_8"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body40.253:678 %zext_ln27_8_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 9, i6 %trunc_ln23

]]></Node>
<StgValue><ssdm name="zext_ln27_8_cast"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:679 %zext_ln27_8 = zext i10 %zext_ln27_8_cast

]]></Node>
<StgValue><ssdm name="zext_ln27_8"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:680 %transition_0_addr_9 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_8

]]></Node>
<StgValue><ssdm name="transition_0_addr_9"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:681 %transition_0_load_9 = load i10 %transition_0_addr_9

]]></Node>
<StgValue><ssdm name="transition_0_load_9"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1161 %tmp_102 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_6, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1196 %tmp_107 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_7, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1734 %transition_1_load_6 = load i10 %transition_1_addr_6

]]></Node>
<StgValue><ssdm name="transition_1_load_6"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1735 %trunc_ln27_21 = trunc i128 %transition_1_load_6

]]></Node>
<StgValue><ssdm name="trunc_ln27_21"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1771 %transition_1_load_7 = load i10 %transition_1_addr_7

]]></Node>
<StgValue><ssdm name="transition_1_load_7"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1772 %trunc_ln27_22 = trunc i128 %transition_1_load_7

]]></Node>
<StgValue><ssdm name="trunc_ln27_22"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1807 %transition_1_addr_8 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_7

]]></Node>
<StgValue><ssdm name="transition_1_addr_8"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1808 %transition_1_load_8 = load i10 %transition_1_addr_8

]]></Node>
<StgValue><ssdm name="transition_1_load_8"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1844 %transition_1_addr_9 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_8

]]></Node>
<StgValue><ssdm name="transition_1_addr_9"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1845 %transition_1_load_9 = load i10 %transition_1_addr_9

]]></Node>
<StgValue><ssdm name="transition_1_load_9"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2313 %tmp_246 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_6, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2348 %tmp_251 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_7, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="255" st_id="6" stage="7" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:13 %empty_152 = urem i8 %empty_151, i8 70

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="8" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:281 %empty_156 = urem i8 %select_ln18, i8 70

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:642 %transition_0_load_8 = load i10 %transition_0_addr_8

]]></Node>
<StgValue><ssdm name="transition_0_load_8"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:643 %trunc_ln27_7 = trunc i128 %transition_0_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln27_7"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:681 %transition_0_load_9 = load i10 %transition_0_addr_9

]]></Node>
<StgValue><ssdm name="transition_0_load_9"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:682 %trunc_ln27_8 = trunc i128 %transition_0_load_9

]]></Node>
<StgValue><ssdm name="trunc_ln27_8"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body40.253:717 %zext_ln27_9_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 10, i6 %trunc_ln23

]]></Node>
<StgValue><ssdm name="zext_ln27_9_cast"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:718 %zext_ln27_9 = zext i10 %zext_ln27_9_cast

]]></Node>
<StgValue><ssdm name="zext_ln27_9"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:719 %transition_0_addr_10 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_9

]]></Node>
<StgValue><ssdm name="transition_0_addr_10"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:720 %transition_0_load_10 = load i10 %transition_0_addr_10

]]></Node>
<StgValue><ssdm name="transition_0_load_10"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body40.253:756 %zext_ln27_10_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 11, i6 %trunc_ln23

]]></Node>
<StgValue><ssdm name="zext_ln27_10_cast"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:757 %zext_ln27_10 = zext i10 %zext_ln27_10_cast

]]></Node>
<StgValue><ssdm name="zext_ln27_10"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:758 %transition_0_addr_11 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_10

]]></Node>
<StgValue><ssdm name="transition_0_addr_11"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:759 %transition_0_load_11 = load i10 %transition_0_addr_11

]]></Node>
<StgValue><ssdm name="transition_0_load_11"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1231 %tmp_112 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_8, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1266 %tmp_117 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_9, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1808 %transition_1_load_8 = load i10 %transition_1_addr_8

]]></Node>
<StgValue><ssdm name="transition_1_load_8"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1809 %trunc_ln27_23 = trunc i128 %transition_1_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln27_23"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1845 %transition_1_load_9 = load i10 %transition_1_addr_9

]]></Node>
<StgValue><ssdm name="transition_1_load_9"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1846 %trunc_ln27_24 = trunc i128 %transition_1_load_9

]]></Node>
<StgValue><ssdm name="trunc_ln27_24"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1881 %transition_1_addr_10 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_9

]]></Node>
<StgValue><ssdm name="transition_1_addr_10"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1882 %transition_1_load_10 = load i10 %transition_1_addr_10

]]></Node>
<StgValue><ssdm name="transition_1_load_10"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1918 %transition_1_addr_11 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_10

]]></Node>
<StgValue><ssdm name="transition_1_addr_11"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1919 %transition_1_load_11 = load i10 %transition_1_addr_11

]]></Node>
<StgValue><ssdm name="transition_1_load_11"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2383 %tmp_256 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_8, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2418 %tmp_261 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_9, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="281" st_id="7" stage="6" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:13 %empty_152 = urem i8 %empty_151, i8 70

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="7" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:281 %empty_156 = urem i8 %select_ln18, i8 70

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:720 %transition_0_load_10 = load i10 %transition_0_addr_10

]]></Node>
<StgValue><ssdm name="transition_0_load_10"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:721 %trunc_ln27_9 = trunc i128 %transition_0_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln27_9"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:759 %transition_0_load_11 = load i10 %transition_0_addr_11

]]></Node>
<StgValue><ssdm name="transition_0_load_11"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:760 %trunc_ln27_10 = trunc i128 %transition_0_load_11

]]></Node>
<StgValue><ssdm name="trunc_ln27_10"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.body40.253:795 %sext_ln27_3 = sext i9 %zext_ln27_3_cast

]]></Node>
<StgValue><ssdm name="sext_ln27_3"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:796 %zext_ln27_11 = zext i10 %sext_ln27_3

]]></Node>
<StgValue><ssdm name="zext_ln27_11"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:797 %transition_0_addr_12 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_11

]]></Node>
<StgValue><ssdm name="transition_0_addr_12"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:798 %transition_0_load_12 = load i10 %transition_0_addr_12

]]></Node>
<StgValue><ssdm name="transition_0_load_12"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.body40.253:834 %sext_ln27_4 = sext i9 %zext_ln27_4_cast

]]></Node>
<StgValue><ssdm name="sext_ln27_4"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:835 %zext_ln27_12 = zext i10 %sext_ln27_4

]]></Node>
<StgValue><ssdm name="zext_ln27_12"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:836 %transition_0_addr_13 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_12

]]></Node>
<StgValue><ssdm name="transition_0_addr_13"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:837 %transition_0_load_13 = load i10 %transition_0_addr_13

]]></Node>
<StgValue><ssdm name="transition_0_load_13"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1301 %tmp_122 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_10, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1336 %tmp_127 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_11, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1882 %transition_1_load_10 = load i10 %transition_1_addr_10

]]></Node>
<StgValue><ssdm name="transition_1_load_10"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1883 %trunc_ln27_25 = trunc i128 %transition_1_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln27_25"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1919 %transition_1_load_11 = load i10 %transition_1_addr_11

]]></Node>
<StgValue><ssdm name="transition_1_load_11"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1920 %trunc_ln27_26 = trunc i128 %transition_1_load_11

]]></Node>
<StgValue><ssdm name="trunc_ln27_26"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1955 %transition_1_addr_12 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_11

]]></Node>
<StgValue><ssdm name="transition_1_addr_12"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1956 %transition_1_load_12 = load i10 %transition_1_addr_12

]]></Node>
<StgValue><ssdm name="transition_1_load_12"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1992 %transition_1_addr_13 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_12

]]></Node>
<StgValue><ssdm name="transition_1_addr_13"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1993 %transition_1_load_13 = load i10 %transition_1_addr_13

]]></Node>
<StgValue><ssdm name="transition_1_load_13"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2453 %tmp_266 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_10, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2488 %tmp_271 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_11, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="307" st_id="8" stage="5" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:13 %empty_152 = urem i8 %empty_151, i8 70

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="6" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:281 %empty_156 = urem i8 %select_ln18, i8 70

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:798 %transition_0_load_12 = load i10 %transition_0_addr_12

]]></Node>
<StgValue><ssdm name="transition_0_load_12"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:799 %trunc_ln27_11 = trunc i128 %transition_0_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln27_11"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:837 %transition_0_load_13 = load i10 %transition_0_addr_13

]]></Node>
<StgValue><ssdm name="transition_0_load_13"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:838 %trunc_ln27_12 = trunc i128 %transition_0_load_13

]]></Node>
<StgValue><ssdm name="trunc_ln27_12"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:873 %sext_ln27_5 = sext i8 %zext_ln27_1_cast

]]></Node>
<StgValue><ssdm name="sext_ln27_5"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:874 %zext_ln27_13 = zext i10 %sext_ln27_5

]]></Node>
<StgValue><ssdm name="zext_ln27_13"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:875 %transition_0_addr_14 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_13

]]></Node>
<StgValue><ssdm name="transition_0_addr_14"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:876 %transition_0_load_14 = load i10 %transition_0_addr_14

]]></Node>
<StgValue><ssdm name="transition_0_load_14"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="10" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:912 %sext_ln27_6 = sext i7 %zext_ln27_cast

]]></Node>
<StgValue><ssdm name="sext_ln27_6"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:913 %zext_ln27_14 = zext i10 %sext_ln27_6

]]></Node>
<StgValue><ssdm name="zext_ln27_14"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:914 %transition_0_addr_15 = getelementptr i128 %transition_0, i64 0, i64 %zext_ln27_14

]]></Node>
<StgValue><ssdm name="transition_0_addr_15"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:915 %transition_0_load_15 = load i10 %transition_0_addr_15

]]></Node>
<StgValue><ssdm name="transition_0_load_15"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1371 %tmp_132 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_12, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1406 %tmp_137 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_13, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1956 %transition_1_load_12 = load i10 %transition_1_addr_12

]]></Node>
<StgValue><ssdm name="transition_1_load_12"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1957 %trunc_ln27_27 = trunc i128 %transition_1_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln27_27"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:1993 %transition_1_load_13 = load i10 %transition_1_addr_13

]]></Node>
<StgValue><ssdm name="transition_1_load_13"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1994 %trunc_ln27_28 = trunc i128 %transition_1_load_13

]]></Node>
<StgValue><ssdm name="trunc_ln27_28"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2029 %transition_1_addr_14 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_13

]]></Node>
<StgValue><ssdm name="transition_1_addr_14"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:2030 %transition_1_load_14 = load i10 %transition_1_addr_14

]]></Node>
<StgValue><ssdm name="transition_1_load_14"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2066 %transition_1_addr_15 = getelementptr i128 %transition_1, i64 0, i64 %zext_ln27_14

]]></Node>
<StgValue><ssdm name="transition_1_addr_15"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:2067 %transition_1_load_15 = load i10 %transition_1_addr_15

]]></Node>
<StgValue><ssdm name="transition_1_load_15"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2523 %tmp_276 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_12, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2558 %tmp_281 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_13, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="333" st_id="9" stage="4" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:13 %empty_152 = urem i8 %empty_151, i8 70

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="334" st_id="9" stage="5" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:281 %empty_156 = urem i8 %select_ln18, i8 70

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="335" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:876 %transition_0_load_14 = load i10 %transition_0_addr_14

]]></Node>
<StgValue><ssdm name="transition_0_load_14"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:877 %trunc_ln27_13 = trunc i128 %transition_0_load_14

]]></Node>
<StgValue><ssdm name="trunc_ln27_13"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:915 %transition_0_load_15 = load i10 %transition_0_addr_15

]]></Node>
<StgValue><ssdm name="transition_0_load_15"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:916 %trunc_ln27_14 = trunc i128 %transition_0_load_15

]]></Node>
<StgValue><ssdm name="trunc_ln27_14"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1441 %tmp_142 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_14, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1476 %tmp_147 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_0_load_15, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:2030 %transition_1_load_14 = load i10 %transition_1_addr_14

]]></Node>
<StgValue><ssdm name="transition_1_load_14"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2031 %trunc_ln27_29 = trunc i128 %transition_1_load_14

]]></Node>
<StgValue><ssdm name="trunc_ln27_29"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:2067 %transition_1_load_15 = load i10 %transition_1_addr_15

]]></Node>
<StgValue><ssdm name="transition_1_load_15"/></StgValue>
</operation>

<operation id="344" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2068 %trunc_ln27_30 = trunc i128 %transition_1_load_15

]]></Node>
<StgValue><ssdm name="trunc_ln27_30"/></StgValue>
</operation>

<operation id="345" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2593 %tmp_286 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_14, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="346" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2656" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2628 %tmp_291 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %transition_1_load_15, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="347" st_id="10" stage="3" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:13 %empty_152 = urem i8 %empty_151, i8 70

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="348" st_id="10" stage="4" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:281 %empty_156 = urem i8 %select_ln18, i8 70

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="349" st_id="11" stage="2" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:13 %empty_152 = urem i8 %empty_151, i8 70

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="350" st_id="11" stage="3" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:281 %empty_156 = urem i8 %select_ln18, i8 70

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="351" st_id="12" stage="1" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:13 %empty_152 = urem i8 %empty_151, i8 70

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="352" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:14 %empty_153 = trunc i7 %empty_152

]]></Node>
<StgValue><ssdm name="empty_153"/></StgValue>
</operation>

<operation id="353" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="15" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:15 %p_cast3_cast = zext i7 %empty_153

]]></Node>
<StgValue><ssdm name="p_cast3_cast"/></StgValue>
</operation>

<operation id="354" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body40.253:16 %mul6 = mul i15 %p_cast3_cast, i15 235

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="355" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:17 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %mul6, i32 13

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="356" st_id="12" stage="11" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:19 %empty_154 = urem i7 %empty_153, i7 35

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="357" st_id="12" stage="2" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:281 %empty_156 = urem i8 %select_ln18, i8 70

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="358" st_id="13" stage="10" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:19 %empty_154 = urem i7 %empty_153, i7 35

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="359" st_id="13" stage="1" lat="12">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:281 %empty_156 = urem i8 %select_ln18, i8 70

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="360" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:282 %p_cast29 = zext i8 %empty_156

]]></Node>
<StgValue><ssdm name="p_cast29"/></StgValue>
</operation>

<operation id="361" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="7" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:283 %empty_157 = trunc i8 %empty_156

]]></Node>
<StgValue><ssdm name="empty_157"/></StgValue>
</operation>

<operation id="362" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="15" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:284 %p_cast6_cast = zext i7 %empty_157

]]></Node>
<StgValue><ssdm name="p_cast6_cast"/></StgValue>
</operation>

<operation id="363" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.for.body40.253:285 %mul = mul i15 %p_cast6_cast, i15 235

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="364" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:286 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %mul, i32 13

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="365" st_id="13" stage="11" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:288 %empty_158 = urem i7 %empty_157, i7 35

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="366" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:295 %obs_addr = getelementptr i16 %obs, i64 0, i64 %p_cast29

]]></Node>
<StgValue><ssdm name="obs_addr"/></StgValue>
</operation>

<operation id="367" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:296 %obs_load = load i7 %obs_addr

]]></Node>
<StgValue><ssdm name="obs_load"/></StgValue>
</operation>

<operation id="368" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
arrayidx696.case.0:1 %udiv = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_5, i3 0

]]></Node>
<StgValue><ssdm name="udiv"/></StgValue>
</operation>

<operation id="369" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="16" op_0_bw="4">
<![CDATA[
arrayidx696.case.0:2 %zext_ln33_4 = zext i4 %udiv

]]></Node>
<StgValue><ssdm name="zext_ln33_4"/></StgValue>
</operation>

<operation id="370" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx696.case.0:3 %shl_ln33_2 = shl i16 255, i16 %zext_ln33_4

]]></Node>
<StgValue><ssdm name="shl_ln33_2"/></StgValue>
</operation>

<operation id="371" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
arrayidx696.case.1:1 %udiv1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_5, i3 0

]]></Node>
<StgValue><ssdm name="udiv1"/></StgValue>
</operation>

<operation id="372" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="16" op_0_bw="4">
<![CDATA[
arrayidx696.case.1:2 %zext_ln33_3 = zext i4 %udiv1

]]></Node>
<StgValue><ssdm name="zext_ln33_3"/></StgValue>
</operation>

<operation id="373" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx696.case.1:3 %shl_ln33_1 = shl i16 255, i16 %zext_ln33_3

]]></Node>
<StgValue><ssdm name="shl_ln33_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="374" st_id="14" stage="9" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:19 %empty_154 = urem i7 %empty_153, i7 35

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="375" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
fpga_resource_hint.for.body40.253:280 %tmp_4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_3, i3 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="376" st_id="14" stage="10" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:288 %empty_158 = urem i7 %empty_157, i7 35

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="377" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:296 %obs_load = load i7 %obs_addr

]]></Node>
<StgValue><ssdm name="obs_load"/></StgValue>
</operation>

<operation id="378" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body40.253:319 %shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln23, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="379" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="13" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:320 %zext_ln24 = zext i12 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="380" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.body40.253:321 %zext_ln24_5 = zext i4 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln24_5"/></StgValue>
</operation>

<operation id="381" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.for.body40.253:322 %lshr_ln24 = lshr i16 %obs_load, i16 %zext_ln24_5

]]></Node>
<StgValue><ssdm name="lshr_ln24"/></StgValue>
</operation>

<operation id="382" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="16">
<![CDATA[
fpga_resource_hint.for.body40.253:323 %trunc_ln24 = trunc i16 %lshr_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln24"/></StgValue>
</operation>

<operation id="383" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="13" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:324 %zext_ln24_1 = zext i8 %trunc_ln24

]]></Node>
<StgValue><ssdm name="zext_ln24_1"/></StgValue>
</operation>

<operation id="384" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="11" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:325 %zext_ln24_3 = zext i8 %trunc_ln24

]]></Node>
<StgValue><ssdm name="zext_ln24_3"/></StgValue>
</operation>

<operation id="385" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body40.253:327 %trunc_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %trunc_ln24_2, i6 0

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="386" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body40.253:328 %zext_ln24_4 = zext i8 %trunc_ln24

]]></Node>
<StgValue><ssdm name="zext_ln24_4"/></StgValue>
</operation>

<operation id="387" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body40.253:330 %trunc_ln24_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln24_3, i6 0

]]></Node>
<StgValue><ssdm name="trunc_ln24_1"/></StgValue>
</operation>

<operation id="388" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.for.body40.253:331 %add_ln24 = add i13 %zext_ln24, i13 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="389" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:332 %add_ln24_1 = add i10 %trunc_ln24_1, i10 %zext_ln24_4

]]></Node>
<StgValue><ssdm name="add_ln24_1"/></StgValue>
</operation>

<operation id="390" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:333 %add_ln24_2 = add i11 %trunc_ln1, i11 %zext_ln24_3

]]></Node>
<StgValue><ssdm name="add_ln24_2"/></StgValue>
</operation>

<operation id="391" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="2" op_0_bw="2" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:334 %lshr_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i13.i32.i32, i13 %add_ln24, i32 11, i32 12

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="392" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:335 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln24_2, i32 10

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="393" st_id="15" stage="8" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:19 %empty_154 = urem i7 %empty_153, i7 35

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="394" st_id="15" stage="9" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:288 %empty_158 = urem i7 %empty_157, i7 35

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="395" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:337 %zext_ln24_2 = zext i10 %add_ln24_1

]]></Node>
<StgValue><ssdm name="zext_ln24_2"/></StgValue>
</operation>

<operation id="396" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:338 %emission_0_addr = getelementptr i128 %emission_0, i64 0, i64 %zext_ln24_2

]]></Node>
<StgValue><ssdm name="emission_0_addr"/></StgValue>
</operation>

<operation id="397" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:339 %emission_0_load = load i10 %emission_0_addr

]]></Node>
<StgValue><ssdm name="emission_0_load"/></StgValue>
</operation>

<operation id="398" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:344 %emission_1_addr = getelementptr i128 %emission_1, i64 0, i64 %zext_ln24_2

]]></Node>
<StgValue><ssdm name="emission_1_addr"/></StgValue>
</operation>

<operation id="399" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:345 %emission_1_load = load i10 %emission_1_addr

]]></Node>
<StgValue><ssdm name="emission_1_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="400" st_id="16" stage="7" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:19 %empty_154 = urem i7 %empty_153, i7 35

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="401" st_id="16" stage="8" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:288 %empty_158 = urem i7 %empty_157, i7 35

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="402" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body40.253:336 %shl_ln24_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_9, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln24_1"/></StgValue>
</operation>

<operation id="403" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:339 %emission_0_load = load i10 %emission_0_addr

]]></Node>
<StgValue><ssdm name="emission_0_load"/></StgValue>
</operation>

<operation id="404" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:340 %zext_ln24_6 = zext i7 %shl_ln24_1

]]></Node>
<StgValue><ssdm name="zext_ln24_6"/></StgValue>
</operation>

<operation id="405" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:341 %lshr_ln24_1 = lshr i128 %emission_0_load, i128 %zext_ln24_6

]]></Node>
<StgValue><ssdm name="lshr_ln24_1"/></StgValue>
</operation>

<operation id="406" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:342 %trunc_ln24_4 = trunc i128 %lshr_ln24_1

]]></Node>
<StgValue><ssdm name="trunc_ln24_4"/></StgValue>
</operation>

<operation id="407" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:343 %bitcast_ln24 = bitcast i64 %trunc_ln24_4

]]></Node>
<StgValue><ssdm name="bitcast_ln24"/></StgValue>
</operation>

<operation id="408" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body40.253:345 %emission_1_load = load i10 %emission_1_addr

]]></Node>
<StgValue><ssdm name="emission_1_load"/></StgValue>
</operation>

<operation id="409" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:346 %zext_ln24_7 = zext i7 %shl_ln24_1

]]></Node>
<StgValue><ssdm name="zext_ln24_7"/></StgValue>
</operation>

<operation id="410" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:347 %lshr_ln24_2 = lshr i128 %emission_1_load, i128 %zext_ln24_7

]]></Node>
<StgValue><ssdm name="lshr_ln24_2"/></StgValue>
</operation>

<operation id="411" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:348 %trunc_ln24_5 = trunc i128 %lshr_ln24_2

]]></Node>
<StgValue><ssdm name="trunc_ln24_5"/></StgValue>
</operation>

<operation id="412" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:349 %bitcast_ln24_1 = bitcast i64 %trunc_ln24_5

]]></Node>
<StgValue><ssdm name="bitcast_ln24_1"/></StgValue>
</operation>

<operation id="413" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:350 %tmp_10 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln24, i64 %bitcast_ln24_1, i2 %lshr_ln1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="414" st_id="17" stage="6" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:19 %empty_154 = urem i7 %empty_153, i7 35

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="415" st_id="17" stage="7" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:288 %empty_158 = urem i7 %empty_157, i7 35

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="416" st_id="18" stage="5" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:19 %empty_154 = urem i7 %empty_153, i7 35

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="417" st_id="18" stage="6" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:288 %empty_158 = urem i7 %empty_157, i7 35

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="418" st_id="19" stage="4" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:19 %empty_154 = urem i7 %empty_153, i7 35

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="419" st_id="19" stage="5" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:288 %empty_158 = urem i7 %empty_157, i7 35

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="420" st_id="20" stage="3" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:19 %empty_154 = urem i7 %empty_153, i7 35

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="421" st_id="20" stage="4" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:288 %empty_158 = urem i7 %empty_157, i7 35

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="422" st_id="21" stage="2" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:19 %empty_154 = urem i7 %empty_153, i7 35

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="423" st_id="21" stage="3" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:288 %empty_158 = urem i7 %empty_157, i7 35

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="3573" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="0">
<![CDATA[
for.end75.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="424" st_id="22" stage="1" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:19 %empty_154 = urem i7 %empty_153, i7 35

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="425" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.body40.253:20 %empty_155 = trunc i6 %empty_154

]]></Node>
<StgValue><ssdm name="empty_155"/></StgValue>
</operation>

<operation id="426" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body40.253:21 %tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_155, i6 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="427" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:22 %tmp_925_cast = zext i12 %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_925_cast"/></StgValue>
</operation>

<operation id="428" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:23 %llike_addr = getelementptr i128 %llike, i64 0, i64 %tmp_925_cast

]]></Node>
<StgValue><ssdm name="llike_addr"/></StgValue>
</operation>

<operation id="429" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:213 %llike_1_addr = getelementptr i128 %llike_1, i64 0, i64 %tmp_925_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr"/></StgValue>
</operation>

<operation id="430" st_id="22" stage="2" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:288 %empty_158 = urem i7 %empty_157, i7 35

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="431" st_id="22" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:300 %llike_load = load i12 %llike_addr

]]></Node>
<StgValue><ssdm name="llike_load"/></StgValue>
</operation>

<operation id="432" st_id="22" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:305 %llike_1_load = load i12 %llike_1_addr

]]></Node>
<StgValue><ssdm name="llike_1_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="433" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body40.253:18 %tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_1, i6 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="434" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:24 %tmp_926 = or i12 %tmp_2, i12 1

]]></Node>
<StgValue><ssdm name="tmp_926"/></StgValue>
</operation>

<operation id="435" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:25 %tmp_926_cast = zext i12 %tmp_926

]]></Node>
<StgValue><ssdm name="tmp_926_cast"/></StgValue>
</operation>

<operation id="436" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:26 %llike_addr_1 = getelementptr i128 %llike, i64 0, i64 %tmp_926_cast

]]></Node>
<StgValue><ssdm name="llike_addr_1"/></StgValue>
</operation>

<operation id="437" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:214 %llike_1_addr_1 = getelementptr i128 %llike_1, i64 0, i64 %tmp_926_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_1"/></StgValue>
</operation>

<operation id="438" st_id="23" stage="1" lat="11">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:288 %empty_158 = urem i7 %empty_157, i7 35

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="439" st_id="23" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:300 %llike_load = load i12 %llike_addr

]]></Node>
<StgValue><ssdm name="llike_load"/></StgValue>
</operation>

<operation id="440" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:301 %zext_ln22 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="441" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:302 %lshr_ln22 = lshr i128 %llike_load, i128 %zext_ln22

]]></Node>
<StgValue><ssdm name="lshr_ln22"/></StgValue>
</operation>

<operation id="442" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:303 %trunc_ln22 = trunc i128 %lshr_ln22

]]></Node>
<StgValue><ssdm name="trunc_ln22"/></StgValue>
</operation>

<operation id="443" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:304 %bitcast_ln22 = bitcast i64 %trunc_ln22

]]></Node>
<StgValue><ssdm name="bitcast_ln22"/></StgValue>
</operation>

<operation id="444" st_id="23" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:305 %llike_1_load = load i12 %llike_1_addr

]]></Node>
<StgValue><ssdm name="llike_1_load"/></StgValue>
</operation>

<operation id="445" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:306 %zext_ln22_1 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln22_1"/></StgValue>
</operation>

<operation id="446" st_id="23" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:307 %lshr_ln22_1 = lshr i128 %llike_1_load, i128 %zext_ln22_1

]]></Node>
<StgValue><ssdm name="lshr_ln22_1"/></StgValue>
</operation>

<operation id="447" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:308 %trunc_ln22_1 = trunc i128 %lshr_ln22_1

]]></Node>
<StgValue><ssdm name="trunc_ln22_1"/></StgValue>
</operation>

<operation id="448" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:309 %bitcast_ln22_1 = bitcast i64 %trunc_ln22_1

]]></Node>
<StgValue><ssdm name="bitcast_ln22_1"/></StgValue>
</operation>

<operation id="449" st_id="23" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:310 %tmp_8 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln22, i64 %bitcast_ln22_1, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="450" st_id="23" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:355 %llike_load_1 = load i12 %llike_addr_1

]]></Node>
<StgValue><ssdm name="llike_load_1"/></StgValue>
</operation>

<operation id="451" st_id="23" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:360 %llike_1_load_1 = load i12 %llike_1_addr_1

]]></Node>
<StgValue><ssdm name="llike_1_load_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="452" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:27 %tmp_927 = or i12 %tmp_2, i12 2

]]></Node>
<StgValue><ssdm name="tmp_927"/></StgValue>
</operation>

<operation id="453" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:28 %tmp_927_cast = zext i12 %tmp_927

]]></Node>
<StgValue><ssdm name="tmp_927_cast"/></StgValue>
</operation>

<operation id="454" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:29 %llike_addr_2 = getelementptr i128 %llike, i64 0, i64 %tmp_927_cast

]]></Node>
<StgValue><ssdm name="llike_addr_2"/></StgValue>
</operation>

<operation id="455" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:215 %llike_1_addr_2 = getelementptr i128 %llike_1, i64 0, i64 %tmp_927_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_2"/></StgValue>
</operation>

<operation id="456" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:316 %bitcast_ln23 = bitcast i64 %trunc_ln23_1

]]></Node>
<StgValue><ssdm name="bitcast_ln23"/></StgValue>
</operation>

<operation id="457" st_id="24" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:317 %add = dadd i64 %tmp_8, i64 %bitcast_ln23

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="458" st_id="24" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:355 %llike_load_1 = load i12 %llike_addr_1

]]></Node>
<StgValue><ssdm name="llike_load_1"/></StgValue>
</operation>

<operation id="459" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:356 %zext_ln26 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="460" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:357 %lshr_ln26 = lshr i128 %llike_load_1, i128 %zext_ln26

]]></Node>
<StgValue><ssdm name="lshr_ln26"/></StgValue>
</operation>

<operation id="461" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:358 %trunc_ln26 = trunc i128 %lshr_ln26

]]></Node>
<StgValue><ssdm name="trunc_ln26"/></StgValue>
</operation>

<operation id="462" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:359 %bitcast_ln26 = bitcast i64 %trunc_ln26

]]></Node>
<StgValue><ssdm name="bitcast_ln26"/></StgValue>
</operation>

<operation id="463" st_id="24" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:360 %llike_1_load_1 = load i12 %llike_1_addr_1

]]></Node>
<StgValue><ssdm name="llike_1_load_1"/></StgValue>
</operation>

<operation id="464" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:361 %zext_ln26_1 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_1"/></StgValue>
</operation>

<operation id="465" st_id="24" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:362 %lshr_ln26_1 = lshr i128 %llike_1_load_1, i128 %zext_ln26_1

]]></Node>
<StgValue><ssdm name="lshr_ln26_1"/></StgValue>
</operation>

<operation id="466" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:363 %trunc_ln26_1 = trunc i128 %lshr_ln26_1

]]></Node>
<StgValue><ssdm name="trunc_ln26_1"/></StgValue>
</operation>

<operation id="467" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:364 %bitcast_ln26_1 = bitcast i64 %trunc_ln26_1

]]></Node>
<StgValue><ssdm name="bitcast_ln26_1"/></StgValue>
</operation>

<operation id="468" st_id="24" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:365 %tmp_11 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26, i64 %bitcast_ln26_1, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="469" st_id="24" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:394 %llike_load_2 = load i12 %llike_addr_2

]]></Node>
<StgValue><ssdm name="llike_load_2"/></StgValue>
</operation>

<operation id="470" st_id="24" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:399 %llike_1_load_2 = load i12 %llike_1_addr_2

]]></Node>
<StgValue><ssdm name="llike_1_load_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="471" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:30 %tmp_928 = or i12 %tmp_2, i12 3

]]></Node>
<StgValue><ssdm name="tmp_928"/></StgValue>
</operation>

<operation id="472" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:31 %tmp_928_cast = zext i12 %tmp_928

]]></Node>
<StgValue><ssdm name="tmp_928_cast"/></StgValue>
</operation>

<operation id="473" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:32 %llike_addr_3 = getelementptr i128 %llike, i64 0, i64 %tmp_928_cast

]]></Node>
<StgValue><ssdm name="llike_addr_3"/></StgValue>
</operation>

<operation id="474" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:216 %llike_1_addr_3 = getelementptr i128 %llike_1, i64 0, i64 %tmp_928_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_3"/></StgValue>
</operation>

<operation id="475" st_id="25" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:317 %add = dadd i64 %tmp_8, i64 %bitcast_ln23

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="476" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:371 %bitcast_ln27 = bitcast i64 %trunc_ln27

]]></Node>
<StgValue><ssdm name="bitcast_ln27"/></StgValue>
</operation>

<operation id="477" st_id="25" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:372 %add2 = dadd i64 %tmp_11, i64 %bitcast_ln27

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="478" st_id="25" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:394 %llike_load_2 = load i12 %llike_addr_2

]]></Node>
<StgValue><ssdm name="llike_load_2"/></StgValue>
</operation>

<operation id="479" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:395 %zext_ln26_2 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_2"/></StgValue>
</operation>

<operation id="480" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:396 %lshr_ln26_2 = lshr i128 %llike_load_2, i128 %zext_ln26_2

]]></Node>
<StgValue><ssdm name="lshr_ln26_2"/></StgValue>
</operation>

<operation id="481" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:397 %trunc_ln26_2 = trunc i128 %lshr_ln26_2

]]></Node>
<StgValue><ssdm name="trunc_ln26_2"/></StgValue>
</operation>

<operation id="482" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:398 %bitcast_ln26_2 = bitcast i64 %trunc_ln26_2

]]></Node>
<StgValue><ssdm name="bitcast_ln26_2"/></StgValue>
</operation>

<operation id="483" st_id="25" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:399 %llike_1_load_2 = load i12 %llike_1_addr_2

]]></Node>
<StgValue><ssdm name="llike_1_load_2"/></StgValue>
</operation>

<operation id="484" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:400 %zext_ln26_3 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_3"/></StgValue>
</operation>

<operation id="485" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:401 %lshr_ln26_3 = lshr i128 %llike_1_load_2, i128 %zext_ln26_3

]]></Node>
<StgValue><ssdm name="lshr_ln26_3"/></StgValue>
</operation>

<operation id="486" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:402 %trunc_ln26_3 = trunc i128 %lshr_ln26_3

]]></Node>
<StgValue><ssdm name="trunc_ln26_3"/></StgValue>
</operation>

<operation id="487" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:403 %bitcast_ln26_3 = bitcast i64 %trunc_ln26_3

]]></Node>
<StgValue><ssdm name="bitcast_ln26_3"/></StgValue>
</operation>

<operation id="488" st_id="25" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:404 %tmp_15 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_2, i64 %bitcast_ln26_3, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="489" st_id="25" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:433 %llike_load_3 = load i12 %llike_addr_3

]]></Node>
<StgValue><ssdm name="llike_load_3"/></StgValue>
</operation>

<operation id="490" st_id="25" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:438 %llike_1_load_3 = load i12 %llike_1_addr_3

]]></Node>
<StgValue><ssdm name="llike_1_load_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="491" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:33 %tmp_929 = or i12 %tmp_2, i12 4

]]></Node>
<StgValue><ssdm name="tmp_929"/></StgValue>
</operation>

<operation id="492" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:34 %tmp_929_cast = zext i12 %tmp_929

]]></Node>
<StgValue><ssdm name="tmp_929_cast"/></StgValue>
</operation>

<operation id="493" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:35 %llike_addr_4 = getelementptr i128 %llike, i64 0, i64 %tmp_929_cast

]]></Node>
<StgValue><ssdm name="llike_addr_4"/></StgValue>
</operation>

<operation id="494" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:217 %llike_1_addr_4 = getelementptr i128 %llike_1, i64 0, i64 %tmp_929_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_4"/></StgValue>
</operation>

<operation id="495" st_id="26" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:317 %add = dadd i64 %tmp_8, i64 %bitcast_ln23

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="496" st_id="26" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:372 %add2 = dadd i64 %tmp_11, i64 %bitcast_ln27

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="497" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:410 %bitcast_ln27_1 = bitcast i64 %trunc_ln27_1

]]></Node>
<StgValue><ssdm name="bitcast_ln27_1"/></StgValue>
</operation>

<operation id="498" st_id="26" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:411 %add52_1 = dadd i64 %tmp_15, i64 %bitcast_ln27_1

]]></Node>
<StgValue><ssdm name="add52_1"/></StgValue>
</operation>

<operation id="499" st_id="26" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:433 %llike_load_3 = load i12 %llike_addr_3

]]></Node>
<StgValue><ssdm name="llike_load_3"/></StgValue>
</operation>

<operation id="500" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:434 %zext_ln26_4 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_4"/></StgValue>
</operation>

<operation id="501" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:435 %lshr_ln26_4 = lshr i128 %llike_load_3, i128 %zext_ln26_4

]]></Node>
<StgValue><ssdm name="lshr_ln26_4"/></StgValue>
</operation>

<operation id="502" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:436 %trunc_ln26_4 = trunc i128 %lshr_ln26_4

]]></Node>
<StgValue><ssdm name="trunc_ln26_4"/></StgValue>
</operation>

<operation id="503" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:437 %bitcast_ln26_4 = bitcast i64 %trunc_ln26_4

]]></Node>
<StgValue><ssdm name="bitcast_ln26_4"/></StgValue>
</operation>

<operation id="504" st_id="26" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:438 %llike_1_load_3 = load i12 %llike_1_addr_3

]]></Node>
<StgValue><ssdm name="llike_1_load_3"/></StgValue>
</operation>

<operation id="505" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:439 %zext_ln26_5 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_5"/></StgValue>
</operation>

<operation id="506" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:440 %lshr_ln26_5 = lshr i128 %llike_1_load_3, i128 %zext_ln26_5

]]></Node>
<StgValue><ssdm name="lshr_ln26_5"/></StgValue>
</operation>

<operation id="507" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:441 %trunc_ln26_5 = trunc i128 %lshr_ln26_5

]]></Node>
<StgValue><ssdm name="trunc_ln26_5"/></StgValue>
</operation>

<operation id="508" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:442 %bitcast_ln26_5 = bitcast i64 %trunc_ln26_5

]]></Node>
<StgValue><ssdm name="bitcast_ln26_5"/></StgValue>
</operation>

<operation id="509" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:443 %tmp_19 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_4, i64 %bitcast_ln26_5, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="510" st_id="26" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:472 %llike_load_4 = load i12 %llike_addr_4

]]></Node>
<StgValue><ssdm name="llike_load_4"/></StgValue>
</operation>

<operation id="511" st_id="26" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:477 %llike_1_load_4 = load i12 %llike_1_addr_4

]]></Node>
<StgValue><ssdm name="llike_1_load_4"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="512" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:36 %tmp_930 = or i12 %tmp_2, i12 5

]]></Node>
<StgValue><ssdm name="tmp_930"/></StgValue>
</operation>

<operation id="513" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:37 %tmp_930_cast = zext i12 %tmp_930

]]></Node>
<StgValue><ssdm name="tmp_930_cast"/></StgValue>
</operation>

<operation id="514" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:38 %llike_addr_5 = getelementptr i128 %llike, i64 0, i64 %tmp_930_cast

]]></Node>
<StgValue><ssdm name="llike_addr_5"/></StgValue>
</operation>

<operation id="515" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:218 %llike_1_addr_5 = getelementptr i128 %llike_1, i64 0, i64 %tmp_930_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_5"/></StgValue>
</operation>

<operation id="516" st_id="27" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:317 %add = dadd i64 %tmp_8, i64 %bitcast_ln23

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="517" st_id="27" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:372 %add2 = dadd i64 %tmp_11, i64 %bitcast_ln27

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="518" st_id="27" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:411 %add52_1 = dadd i64 %tmp_15, i64 %bitcast_ln27_1

]]></Node>
<StgValue><ssdm name="add52_1"/></StgValue>
</operation>

<operation id="519" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:449 %bitcast_ln27_2 = bitcast i64 %trunc_ln27_2

]]></Node>
<StgValue><ssdm name="bitcast_ln27_2"/></StgValue>
</operation>

<operation id="520" st_id="27" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:450 %add52_2 = dadd i64 %tmp_19, i64 %bitcast_ln27_2

]]></Node>
<StgValue><ssdm name="add52_2"/></StgValue>
</operation>

<operation id="521" st_id="27" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:472 %llike_load_4 = load i12 %llike_addr_4

]]></Node>
<StgValue><ssdm name="llike_load_4"/></StgValue>
</operation>

<operation id="522" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:473 %zext_ln26_6 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_6"/></StgValue>
</operation>

<operation id="523" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:474 %lshr_ln26_6 = lshr i128 %llike_load_4, i128 %zext_ln26_6

]]></Node>
<StgValue><ssdm name="lshr_ln26_6"/></StgValue>
</operation>

<operation id="524" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:475 %trunc_ln26_6 = trunc i128 %lshr_ln26_6

]]></Node>
<StgValue><ssdm name="trunc_ln26_6"/></StgValue>
</operation>

<operation id="525" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:476 %bitcast_ln26_6 = bitcast i64 %trunc_ln26_6

]]></Node>
<StgValue><ssdm name="bitcast_ln26_6"/></StgValue>
</operation>

<operation id="526" st_id="27" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:477 %llike_1_load_4 = load i12 %llike_1_addr_4

]]></Node>
<StgValue><ssdm name="llike_1_load_4"/></StgValue>
</operation>

<operation id="527" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:478 %zext_ln26_7 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_7"/></StgValue>
</operation>

<operation id="528" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:479 %lshr_ln26_7 = lshr i128 %llike_1_load_4, i128 %zext_ln26_7

]]></Node>
<StgValue><ssdm name="lshr_ln26_7"/></StgValue>
</operation>

<operation id="529" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:480 %trunc_ln26_7 = trunc i128 %lshr_ln26_7

]]></Node>
<StgValue><ssdm name="trunc_ln26_7"/></StgValue>
</operation>

<operation id="530" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:481 %bitcast_ln26_7 = bitcast i64 %trunc_ln26_7

]]></Node>
<StgValue><ssdm name="bitcast_ln26_7"/></StgValue>
</operation>

<operation id="531" st_id="27" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:482 %tmp_23 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_6, i64 %bitcast_ln26_7, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="532" st_id="27" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:511 %llike_load_5 = load i12 %llike_addr_5

]]></Node>
<StgValue><ssdm name="llike_load_5"/></StgValue>
</operation>

<operation id="533" st_id="27" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:516 %llike_1_load_5 = load i12 %llike_1_addr_5

]]></Node>
<StgValue><ssdm name="llike_1_load_5"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="534" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:39 %tmp_931 = or i12 %tmp_2, i12 6

]]></Node>
<StgValue><ssdm name="tmp_931"/></StgValue>
</operation>

<operation id="535" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:40 %tmp_931_cast = zext i12 %tmp_931

]]></Node>
<StgValue><ssdm name="tmp_931_cast"/></StgValue>
</operation>

<operation id="536" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:41 %llike_addr_6 = getelementptr i128 %llike, i64 0, i64 %tmp_931_cast

]]></Node>
<StgValue><ssdm name="llike_addr_6"/></StgValue>
</operation>

<operation id="537" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:219 %llike_1_addr_6 = getelementptr i128 %llike_1, i64 0, i64 %tmp_931_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_6"/></StgValue>
</operation>

<operation id="538" st_id="28" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:317 %add = dadd i64 %tmp_8, i64 %bitcast_ln23

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="539" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:318 %specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i64 %add, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln24"/></StgValue>
</operation>

<operation id="540" st_id="28" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:372 %add2 = dadd i64 %tmp_11, i64 %bitcast_ln27

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="541" st_id="28" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:411 %add52_1 = dadd i64 %tmp_15, i64 %bitcast_ln27_1

]]></Node>
<StgValue><ssdm name="add52_1"/></StgValue>
</operation>

<operation id="542" st_id="28" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:450 %add52_2 = dadd i64 %tmp_19, i64 %bitcast_ln27_2

]]></Node>
<StgValue><ssdm name="add52_2"/></StgValue>
</operation>

<operation id="543" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:488 %bitcast_ln27_3 = bitcast i64 %trunc_ln27_3

]]></Node>
<StgValue><ssdm name="bitcast_ln27_3"/></StgValue>
</operation>

<operation id="544" st_id="28" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:489 %add52_3 = dadd i64 %tmp_23, i64 %bitcast_ln27_3

]]></Node>
<StgValue><ssdm name="add52_3"/></StgValue>
</operation>

<operation id="545" st_id="28" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:511 %llike_load_5 = load i12 %llike_addr_5

]]></Node>
<StgValue><ssdm name="llike_load_5"/></StgValue>
</operation>

<operation id="546" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:512 %zext_ln26_8 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_8"/></StgValue>
</operation>

<operation id="547" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:513 %lshr_ln26_8 = lshr i128 %llike_load_5, i128 %zext_ln26_8

]]></Node>
<StgValue><ssdm name="lshr_ln26_8"/></StgValue>
</operation>

<operation id="548" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:514 %trunc_ln26_8 = trunc i128 %lshr_ln26_8

]]></Node>
<StgValue><ssdm name="trunc_ln26_8"/></StgValue>
</operation>

<operation id="549" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:515 %bitcast_ln26_8 = bitcast i64 %trunc_ln26_8

]]></Node>
<StgValue><ssdm name="bitcast_ln26_8"/></StgValue>
</operation>

<operation id="550" st_id="28" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:516 %llike_1_load_5 = load i12 %llike_1_addr_5

]]></Node>
<StgValue><ssdm name="llike_1_load_5"/></StgValue>
</operation>

<operation id="551" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:517 %zext_ln26_9 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_9"/></StgValue>
</operation>

<operation id="552" st_id="28" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:518 %lshr_ln26_9 = lshr i128 %llike_1_load_5, i128 %zext_ln26_9

]]></Node>
<StgValue><ssdm name="lshr_ln26_9"/></StgValue>
</operation>

<operation id="553" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:519 %trunc_ln26_9 = trunc i128 %lshr_ln26_9

]]></Node>
<StgValue><ssdm name="trunc_ln26_9"/></StgValue>
</operation>

<operation id="554" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:520 %bitcast_ln26_9 = bitcast i64 %trunc_ln26_9

]]></Node>
<StgValue><ssdm name="bitcast_ln26_9"/></StgValue>
</operation>

<operation id="555" st_id="28" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:521 %tmp_27 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_8, i64 %bitcast_ln26_9, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="556" st_id="28" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:550 %llike_load_6 = load i12 %llike_addr_6

]]></Node>
<StgValue><ssdm name="llike_load_6"/></StgValue>
</operation>

<operation id="557" st_id="28" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:555 %llike_1_load_6 = load i12 %llike_1_addr_6

]]></Node>
<StgValue><ssdm name="llike_1_load_6"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="558" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:42 %tmp_932 = or i12 %tmp_2, i12 7

]]></Node>
<StgValue><ssdm name="tmp_932"/></StgValue>
</operation>

<operation id="559" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:43 %tmp_932_cast = zext i12 %tmp_932

]]></Node>
<StgValue><ssdm name="tmp_932_cast"/></StgValue>
</operation>

<operation id="560" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:44 %llike_addr_7 = getelementptr i128 %llike, i64 0, i64 %tmp_932_cast

]]></Node>
<StgValue><ssdm name="llike_addr_7"/></StgValue>
</operation>

<operation id="561" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:220 %llike_1_addr_7 = getelementptr i128 %llike_1, i64 0, i64 %tmp_932_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_7"/></StgValue>
</operation>

<operation id="562" st_id="29" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:351 %min_p = dadd i64 %add, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="min_p"/></StgValue>
</operation>

<operation id="563" st_id="29" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:372 %add2 = dadd i64 %tmp_11, i64 %bitcast_ln27

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="564" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:373 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add2, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="565" st_id="29" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:411 %add52_1 = dadd i64 %tmp_15, i64 %bitcast_ln27_1

]]></Node>
<StgValue><ssdm name="add52_1"/></StgValue>
</operation>

<operation id="566" st_id="29" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:450 %add52_2 = dadd i64 %tmp_19, i64 %bitcast_ln27_2

]]></Node>
<StgValue><ssdm name="add52_2"/></StgValue>
</operation>

<operation id="567" st_id="29" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:489 %add52_3 = dadd i64 %tmp_23, i64 %bitcast_ln27_3

]]></Node>
<StgValue><ssdm name="add52_3"/></StgValue>
</operation>

<operation id="568" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:527 %bitcast_ln27_4 = bitcast i64 %trunc_ln27_4

]]></Node>
<StgValue><ssdm name="bitcast_ln27_4"/></StgValue>
</operation>

<operation id="569" st_id="29" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:528 %add52_4 = dadd i64 %tmp_27, i64 %bitcast_ln27_4

]]></Node>
<StgValue><ssdm name="add52_4"/></StgValue>
</operation>

<operation id="570" st_id="29" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:550 %llike_load_6 = load i12 %llike_addr_6

]]></Node>
<StgValue><ssdm name="llike_load_6"/></StgValue>
</operation>

<operation id="571" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:551 %zext_ln26_10 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_10"/></StgValue>
</operation>

<operation id="572" st_id="29" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:552 %lshr_ln26_10 = lshr i128 %llike_load_6, i128 %zext_ln26_10

]]></Node>
<StgValue><ssdm name="lshr_ln26_10"/></StgValue>
</operation>

<operation id="573" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:553 %trunc_ln26_10 = trunc i128 %lshr_ln26_10

]]></Node>
<StgValue><ssdm name="trunc_ln26_10"/></StgValue>
</operation>

<operation id="574" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:554 %bitcast_ln26_10 = bitcast i64 %trunc_ln26_10

]]></Node>
<StgValue><ssdm name="bitcast_ln26_10"/></StgValue>
</operation>

<operation id="575" st_id="29" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:555 %llike_1_load_6 = load i12 %llike_1_addr_6

]]></Node>
<StgValue><ssdm name="llike_1_load_6"/></StgValue>
</operation>

<operation id="576" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:556 %zext_ln26_11 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_11"/></StgValue>
</operation>

<operation id="577" st_id="29" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:557 %lshr_ln26_11 = lshr i128 %llike_1_load_6, i128 %zext_ln26_11

]]></Node>
<StgValue><ssdm name="lshr_ln26_11"/></StgValue>
</operation>

<operation id="578" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:558 %trunc_ln26_11 = trunc i128 %lshr_ln26_11

]]></Node>
<StgValue><ssdm name="trunc_ln26_11"/></StgValue>
</operation>

<operation id="579" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:559 %bitcast_ln26_11 = bitcast i64 %trunc_ln26_11

]]></Node>
<StgValue><ssdm name="bitcast_ln26_11"/></StgValue>
</operation>

<operation id="580" st_id="29" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:560 %tmp_31 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_10, i64 %bitcast_ln26_11, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="581" st_id="29" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:589 %llike_load_7 = load i12 %llike_addr_7

]]></Node>
<StgValue><ssdm name="llike_load_7"/></StgValue>
</operation>

<operation id="582" st_id="29" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:594 %llike_1_load_7 = load i12 %llike_1_addr_7

]]></Node>
<StgValue><ssdm name="llike_1_load_7"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="583" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:45 %tmp_933 = or i12 %tmp_2, i12 8

]]></Node>
<StgValue><ssdm name="tmp_933"/></StgValue>
</operation>

<operation id="584" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:46 %tmp_933_cast = zext i12 %tmp_933

]]></Node>
<StgValue><ssdm name="tmp_933_cast"/></StgValue>
</operation>

<operation id="585" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:47 %llike_addr_8 = getelementptr i128 %llike, i64 0, i64 %tmp_933_cast

]]></Node>
<StgValue><ssdm name="llike_addr_8"/></StgValue>
</operation>

<operation id="586" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:221 %llike_1_addr_8 = getelementptr i128 %llike_1, i64 0, i64 %tmp_933_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_8"/></StgValue>
</operation>

<operation id="587" st_id="30" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:351 %min_p = dadd i64 %add, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="min_p"/></StgValue>
</operation>

<operation id="588" st_id="30" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:374 %p = dadd i64 %add2, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="589" st_id="30" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:411 %add52_1 = dadd i64 %tmp_15, i64 %bitcast_ln27_1

]]></Node>
<StgValue><ssdm name="add52_1"/></StgValue>
</operation>

<operation id="590" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:412 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_1, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="591" st_id="30" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:450 %add52_2 = dadd i64 %tmp_19, i64 %bitcast_ln27_2

]]></Node>
<StgValue><ssdm name="add52_2"/></StgValue>
</operation>

<operation id="592" st_id="30" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:489 %add52_3 = dadd i64 %tmp_23, i64 %bitcast_ln27_3

]]></Node>
<StgValue><ssdm name="add52_3"/></StgValue>
</operation>

<operation id="593" st_id="30" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:528 %add52_4 = dadd i64 %tmp_27, i64 %bitcast_ln27_4

]]></Node>
<StgValue><ssdm name="add52_4"/></StgValue>
</operation>

<operation id="594" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:566 %bitcast_ln27_5 = bitcast i64 %trunc_ln27_5

]]></Node>
<StgValue><ssdm name="bitcast_ln27_5"/></StgValue>
</operation>

<operation id="595" st_id="30" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:567 %add52_5 = dadd i64 %tmp_31, i64 %bitcast_ln27_5

]]></Node>
<StgValue><ssdm name="add52_5"/></StgValue>
</operation>

<operation id="596" st_id="30" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:589 %llike_load_7 = load i12 %llike_addr_7

]]></Node>
<StgValue><ssdm name="llike_load_7"/></StgValue>
</operation>

<operation id="597" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:590 %zext_ln26_12 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_12"/></StgValue>
</operation>

<operation id="598" st_id="30" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:591 %lshr_ln26_12 = lshr i128 %llike_load_7, i128 %zext_ln26_12

]]></Node>
<StgValue><ssdm name="lshr_ln26_12"/></StgValue>
</operation>

<operation id="599" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:592 %trunc_ln26_12 = trunc i128 %lshr_ln26_12

]]></Node>
<StgValue><ssdm name="trunc_ln26_12"/></StgValue>
</operation>

<operation id="600" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:593 %bitcast_ln26_12 = bitcast i64 %trunc_ln26_12

]]></Node>
<StgValue><ssdm name="bitcast_ln26_12"/></StgValue>
</operation>

<operation id="601" st_id="30" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:594 %llike_1_load_7 = load i12 %llike_1_addr_7

]]></Node>
<StgValue><ssdm name="llike_1_load_7"/></StgValue>
</operation>

<operation id="602" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:595 %zext_ln26_13 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_13"/></StgValue>
</operation>

<operation id="603" st_id="30" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:596 %lshr_ln26_13 = lshr i128 %llike_1_load_7, i128 %zext_ln26_13

]]></Node>
<StgValue><ssdm name="lshr_ln26_13"/></StgValue>
</operation>

<operation id="604" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:597 %trunc_ln26_13 = trunc i128 %lshr_ln26_13

]]></Node>
<StgValue><ssdm name="trunc_ln26_13"/></StgValue>
</operation>

<operation id="605" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:598 %bitcast_ln26_13 = bitcast i64 %trunc_ln26_13

]]></Node>
<StgValue><ssdm name="bitcast_ln26_13"/></StgValue>
</operation>

<operation id="606" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:599 %tmp_35 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_12, i64 %bitcast_ln26_13, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="607" st_id="30" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:628 %llike_load_8 = load i12 %llike_addr_8

]]></Node>
<StgValue><ssdm name="llike_load_8"/></StgValue>
</operation>

<operation id="608" st_id="30" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:633 %llike_1_load_8 = load i12 %llike_1_addr_8

]]></Node>
<StgValue><ssdm name="llike_1_load_8"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="609" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:48 %tmp_934 = or i12 %tmp_2, i12 9

]]></Node>
<StgValue><ssdm name="tmp_934"/></StgValue>
</operation>

<operation id="610" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:49 %tmp_934_cast = zext i12 %tmp_934

]]></Node>
<StgValue><ssdm name="tmp_934_cast"/></StgValue>
</operation>

<operation id="611" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:50 %llike_addr_9 = getelementptr i128 %llike, i64 0, i64 %tmp_934_cast

]]></Node>
<StgValue><ssdm name="llike_addr_9"/></StgValue>
</operation>

<operation id="612" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:222 %llike_1_addr_9 = getelementptr i128 %llike_1, i64 0, i64 %tmp_934_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_9"/></StgValue>
</operation>

<operation id="613" st_id="31" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:351 %min_p = dadd i64 %add, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="min_p"/></StgValue>
</operation>

<operation id="614" st_id="31" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:374 %p = dadd i64 %add2, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="615" st_id="31" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:413 %p_1 = dadd i64 %add52_1, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="616" st_id="31" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:450 %add52_2 = dadd i64 %tmp_19, i64 %bitcast_ln27_2

]]></Node>
<StgValue><ssdm name="add52_2"/></StgValue>
</operation>

<operation id="617" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:451 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_2, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="618" st_id="31" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:489 %add52_3 = dadd i64 %tmp_23, i64 %bitcast_ln27_3

]]></Node>
<StgValue><ssdm name="add52_3"/></StgValue>
</operation>

<operation id="619" st_id="31" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:528 %add52_4 = dadd i64 %tmp_27, i64 %bitcast_ln27_4

]]></Node>
<StgValue><ssdm name="add52_4"/></StgValue>
</operation>

<operation id="620" st_id="31" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:567 %add52_5 = dadd i64 %tmp_31, i64 %bitcast_ln27_5

]]></Node>
<StgValue><ssdm name="add52_5"/></StgValue>
</operation>

<operation id="621" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:605 %bitcast_ln27_6 = bitcast i64 %trunc_ln27_6

]]></Node>
<StgValue><ssdm name="bitcast_ln27_6"/></StgValue>
</operation>

<operation id="622" st_id="31" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:606 %add52_6 = dadd i64 %tmp_35, i64 %bitcast_ln27_6

]]></Node>
<StgValue><ssdm name="add52_6"/></StgValue>
</operation>

<operation id="623" st_id="31" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:628 %llike_load_8 = load i12 %llike_addr_8

]]></Node>
<StgValue><ssdm name="llike_load_8"/></StgValue>
</operation>

<operation id="624" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:629 %zext_ln26_14 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_14"/></StgValue>
</operation>

<operation id="625" st_id="31" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:630 %lshr_ln26_14 = lshr i128 %llike_load_8, i128 %zext_ln26_14

]]></Node>
<StgValue><ssdm name="lshr_ln26_14"/></StgValue>
</operation>

<operation id="626" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:631 %trunc_ln26_14 = trunc i128 %lshr_ln26_14

]]></Node>
<StgValue><ssdm name="trunc_ln26_14"/></StgValue>
</operation>

<operation id="627" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:632 %bitcast_ln26_14 = bitcast i64 %trunc_ln26_14

]]></Node>
<StgValue><ssdm name="bitcast_ln26_14"/></StgValue>
</operation>

<operation id="628" st_id="31" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:633 %llike_1_load_8 = load i12 %llike_1_addr_8

]]></Node>
<StgValue><ssdm name="llike_1_load_8"/></StgValue>
</operation>

<operation id="629" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:634 %zext_ln26_15 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_15"/></StgValue>
</operation>

<operation id="630" st_id="31" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:635 %lshr_ln26_15 = lshr i128 %llike_1_load_8, i128 %zext_ln26_15

]]></Node>
<StgValue><ssdm name="lshr_ln26_15"/></StgValue>
</operation>

<operation id="631" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:636 %trunc_ln26_15 = trunc i128 %lshr_ln26_15

]]></Node>
<StgValue><ssdm name="trunc_ln26_15"/></StgValue>
</operation>

<operation id="632" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:637 %bitcast_ln26_15 = bitcast i64 %trunc_ln26_15

]]></Node>
<StgValue><ssdm name="bitcast_ln26_15"/></StgValue>
</operation>

<operation id="633" st_id="31" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:638 %tmp_39 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_14, i64 %bitcast_ln26_15, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="634" st_id="31" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:667 %llike_load_9 = load i12 %llike_addr_9

]]></Node>
<StgValue><ssdm name="llike_load_9"/></StgValue>
</operation>

<operation id="635" st_id="31" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:672 %llike_1_load_9 = load i12 %llike_1_addr_9

]]></Node>
<StgValue><ssdm name="llike_1_load_9"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="636" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:51 %tmp_935 = or i12 %tmp_2, i12 10

]]></Node>
<StgValue><ssdm name="tmp_935"/></StgValue>
</operation>

<operation id="637" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:52 %tmp_935_cast = zext i12 %tmp_935

]]></Node>
<StgValue><ssdm name="tmp_935_cast"/></StgValue>
</operation>

<operation id="638" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:53 %llike_addr_10 = getelementptr i128 %llike, i64 0, i64 %tmp_935_cast

]]></Node>
<StgValue><ssdm name="llike_addr_10"/></StgValue>
</operation>

<operation id="639" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:223 %llike_1_addr_10 = getelementptr i128 %llike_1, i64 0, i64 %tmp_935_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_10"/></StgValue>
</operation>

<operation id="640" st_id="32" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:351 %min_p = dadd i64 %add, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="min_p"/></StgValue>
</operation>

<operation id="641" st_id="32" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:374 %p = dadd i64 %add2, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="642" st_id="32" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:413 %p_1 = dadd i64 %add52_1, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="643" st_id="32" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:452 %p_2 = dadd i64 %add52_2, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="644" st_id="32" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:489 %add52_3 = dadd i64 %tmp_23, i64 %bitcast_ln27_3

]]></Node>
<StgValue><ssdm name="add52_3"/></StgValue>
</operation>

<operation id="645" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:490 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_3, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="646" st_id="32" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:528 %add52_4 = dadd i64 %tmp_27, i64 %bitcast_ln27_4

]]></Node>
<StgValue><ssdm name="add52_4"/></StgValue>
</operation>

<operation id="647" st_id="32" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:567 %add52_5 = dadd i64 %tmp_31, i64 %bitcast_ln27_5

]]></Node>
<StgValue><ssdm name="add52_5"/></StgValue>
</operation>

<operation id="648" st_id="32" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:606 %add52_6 = dadd i64 %tmp_35, i64 %bitcast_ln27_6

]]></Node>
<StgValue><ssdm name="add52_6"/></StgValue>
</operation>

<operation id="649" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:644 %bitcast_ln27_7 = bitcast i64 %trunc_ln27_7

]]></Node>
<StgValue><ssdm name="bitcast_ln27_7"/></StgValue>
</operation>

<operation id="650" st_id="32" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:645 %add52_7 = dadd i64 %tmp_39, i64 %bitcast_ln27_7

]]></Node>
<StgValue><ssdm name="add52_7"/></StgValue>
</operation>

<operation id="651" st_id="32" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:667 %llike_load_9 = load i12 %llike_addr_9

]]></Node>
<StgValue><ssdm name="llike_load_9"/></StgValue>
</operation>

<operation id="652" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:668 %zext_ln26_16 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_16"/></StgValue>
</operation>

<operation id="653" st_id="32" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:669 %lshr_ln26_16 = lshr i128 %llike_load_9, i128 %zext_ln26_16

]]></Node>
<StgValue><ssdm name="lshr_ln26_16"/></StgValue>
</operation>

<operation id="654" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:670 %trunc_ln26_16 = trunc i128 %lshr_ln26_16

]]></Node>
<StgValue><ssdm name="trunc_ln26_16"/></StgValue>
</operation>

<operation id="655" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:671 %bitcast_ln26_16 = bitcast i64 %trunc_ln26_16

]]></Node>
<StgValue><ssdm name="bitcast_ln26_16"/></StgValue>
</operation>

<operation id="656" st_id="32" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:672 %llike_1_load_9 = load i12 %llike_1_addr_9

]]></Node>
<StgValue><ssdm name="llike_1_load_9"/></StgValue>
</operation>

<operation id="657" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:673 %zext_ln26_17 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_17"/></StgValue>
</operation>

<operation id="658" st_id="32" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:674 %lshr_ln26_17 = lshr i128 %llike_1_load_9, i128 %zext_ln26_17

]]></Node>
<StgValue><ssdm name="lshr_ln26_17"/></StgValue>
</operation>

<operation id="659" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:675 %trunc_ln26_17 = trunc i128 %lshr_ln26_17

]]></Node>
<StgValue><ssdm name="trunc_ln26_17"/></StgValue>
</operation>

<operation id="660" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:676 %bitcast_ln26_17 = bitcast i64 %trunc_ln26_17

]]></Node>
<StgValue><ssdm name="bitcast_ln26_17"/></StgValue>
</operation>

<operation id="661" st_id="32" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:677 %tmp_43 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_16, i64 %bitcast_ln26_17, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="662" st_id="32" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:706 %llike_load_10 = load i12 %llike_addr_10

]]></Node>
<StgValue><ssdm name="llike_load_10"/></StgValue>
</operation>

<operation id="663" st_id="32" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:711 %llike_1_load_10 = load i12 %llike_1_addr_10

]]></Node>
<StgValue><ssdm name="llike_1_load_10"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="664" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:54 %tmp_936 = or i12 %tmp_2, i12 11

]]></Node>
<StgValue><ssdm name="tmp_936"/></StgValue>
</operation>

<operation id="665" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:55 %tmp_936_cast = zext i12 %tmp_936

]]></Node>
<StgValue><ssdm name="tmp_936_cast"/></StgValue>
</operation>

<operation id="666" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:56 %llike_addr_11 = getelementptr i128 %llike, i64 0, i64 %tmp_936_cast

]]></Node>
<StgValue><ssdm name="llike_addr_11"/></StgValue>
</operation>

<operation id="667" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:224 %llike_1_addr_11 = getelementptr i128 %llike_1, i64 0, i64 %tmp_936_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_11"/></StgValue>
</operation>

<operation id="668" st_id="33" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:351 %min_p = dadd i64 %add, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="min_p"/></StgValue>
</operation>

<operation id="669" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:352 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %min_p, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="670" st_id="33" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:374 %p = dadd i64 %add2, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="671" st_id="33" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:413 %p_1 = dadd i64 %add52_1, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="672" st_id="33" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:452 %p_2 = dadd i64 %add52_2, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="673" st_id="33" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:491 %p_3 = dadd i64 %add52_3, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="674" st_id="33" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:528 %add52_4 = dadd i64 %tmp_27, i64 %bitcast_ln27_4

]]></Node>
<StgValue><ssdm name="add52_4"/></StgValue>
</operation>

<operation id="675" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:529 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_4, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="676" st_id="33" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:567 %add52_5 = dadd i64 %tmp_31, i64 %bitcast_ln27_5

]]></Node>
<StgValue><ssdm name="add52_5"/></StgValue>
</operation>

<operation id="677" st_id="33" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:606 %add52_6 = dadd i64 %tmp_35, i64 %bitcast_ln27_6

]]></Node>
<StgValue><ssdm name="add52_6"/></StgValue>
</operation>

<operation id="678" st_id="33" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:645 %add52_7 = dadd i64 %tmp_39, i64 %bitcast_ln27_7

]]></Node>
<StgValue><ssdm name="add52_7"/></StgValue>
</operation>

<operation id="679" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:683 %bitcast_ln27_8 = bitcast i64 %trunc_ln27_8

]]></Node>
<StgValue><ssdm name="bitcast_ln27_8"/></StgValue>
</operation>

<operation id="680" st_id="33" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:684 %add52_8 = dadd i64 %tmp_43, i64 %bitcast_ln27_8

]]></Node>
<StgValue><ssdm name="add52_8"/></StgValue>
</operation>

<operation id="681" st_id="33" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:706 %llike_load_10 = load i12 %llike_addr_10

]]></Node>
<StgValue><ssdm name="llike_load_10"/></StgValue>
</operation>

<operation id="682" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:707 %zext_ln26_18 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_18"/></StgValue>
</operation>

<operation id="683" st_id="33" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:708 %lshr_ln26_18 = lshr i128 %llike_load_10, i128 %zext_ln26_18

]]></Node>
<StgValue><ssdm name="lshr_ln26_18"/></StgValue>
</operation>

<operation id="684" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:709 %trunc_ln26_18 = trunc i128 %lshr_ln26_18

]]></Node>
<StgValue><ssdm name="trunc_ln26_18"/></StgValue>
</operation>

<operation id="685" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:710 %bitcast_ln26_18 = bitcast i64 %trunc_ln26_18

]]></Node>
<StgValue><ssdm name="bitcast_ln26_18"/></StgValue>
</operation>

<operation id="686" st_id="33" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:711 %llike_1_load_10 = load i12 %llike_1_addr_10

]]></Node>
<StgValue><ssdm name="llike_1_load_10"/></StgValue>
</operation>

<operation id="687" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:712 %zext_ln26_19 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_19"/></StgValue>
</operation>

<operation id="688" st_id="33" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:713 %lshr_ln26_19 = lshr i128 %llike_1_load_10, i128 %zext_ln26_19

]]></Node>
<StgValue><ssdm name="lshr_ln26_19"/></StgValue>
</operation>

<operation id="689" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:714 %trunc_ln26_19 = trunc i128 %lshr_ln26_19

]]></Node>
<StgValue><ssdm name="trunc_ln26_19"/></StgValue>
</operation>

<operation id="690" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:715 %bitcast_ln26_19 = bitcast i64 %trunc_ln26_19

]]></Node>
<StgValue><ssdm name="bitcast_ln26_19"/></StgValue>
</operation>

<operation id="691" st_id="33" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:716 %tmp_47 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_18, i64 %bitcast_ln26_19, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="692" st_id="33" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:745 %llike_load_11 = load i12 %llike_addr_11

]]></Node>
<StgValue><ssdm name="llike_load_11"/></StgValue>
</operation>

<operation id="693" st_id="33" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:750 %llike_1_load_11 = load i12 %llike_1_addr_11

]]></Node>
<StgValue><ssdm name="llike_1_load_11"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="694" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:57 %tmp_937 = or i12 %tmp_2, i12 12

]]></Node>
<StgValue><ssdm name="tmp_937"/></StgValue>
</operation>

<operation id="695" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:58 %tmp_937_cast = zext i12 %tmp_937

]]></Node>
<StgValue><ssdm name="tmp_937_cast"/></StgValue>
</operation>

<operation id="696" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:59 %llike_addr_12 = getelementptr i128 %llike, i64 0, i64 %tmp_937_cast

]]></Node>
<StgValue><ssdm name="llike_addr_12"/></StgValue>
</operation>

<operation id="697" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:225 %llike_1_addr_12 = getelementptr i128 %llike_1, i64 0, i64 %tmp_937_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_12"/></StgValue>
</operation>

<operation id="698" st_id="34" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:374 %p = dadd i64 %add2, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="699" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:375 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="700" st_id="34" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:413 %p_1 = dadd i64 %add52_1, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="701" st_id="34" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:452 %p_2 = dadd i64 %add52_2, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="702" st_id="34" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:491 %p_3 = dadd i64 %add52_3, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="703" st_id="34" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:530 %p_4 = dadd i64 %add52_4, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="704" st_id="34" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:567 %add52_5 = dadd i64 %tmp_31, i64 %bitcast_ln27_5

]]></Node>
<StgValue><ssdm name="add52_5"/></StgValue>
</operation>

<operation id="705" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:568 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_5, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="706" st_id="34" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:606 %add52_6 = dadd i64 %tmp_35, i64 %bitcast_ln27_6

]]></Node>
<StgValue><ssdm name="add52_6"/></StgValue>
</operation>

<operation id="707" st_id="34" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:645 %add52_7 = dadd i64 %tmp_39, i64 %bitcast_ln27_7

]]></Node>
<StgValue><ssdm name="add52_7"/></StgValue>
</operation>

<operation id="708" st_id="34" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:684 %add52_8 = dadd i64 %tmp_43, i64 %bitcast_ln27_8

]]></Node>
<StgValue><ssdm name="add52_8"/></StgValue>
</operation>

<operation id="709" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:722 %bitcast_ln27_9 = bitcast i64 %trunc_ln27_9

]]></Node>
<StgValue><ssdm name="bitcast_ln27_9"/></StgValue>
</operation>

<operation id="710" st_id="34" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:723 %add52_9 = dadd i64 %tmp_47, i64 %bitcast_ln27_9

]]></Node>
<StgValue><ssdm name="add52_9"/></StgValue>
</operation>

<operation id="711" st_id="34" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:745 %llike_load_11 = load i12 %llike_addr_11

]]></Node>
<StgValue><ssdm name="llike_load_11"/></StgValue>
</operation>

<operation id="712" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:746 %zext_ln26_20 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_20"/></StgValue>
</operation>

<operation id="713" st_id="34" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:747 %lshr_ln26_20 = lshr i128 %llike_load_11, i128 %zext_ln26_20

]]></Node>
<StgValue><ssdm name="lshr_ln26_20"/></StgValue>
</operation>

<operation id="714" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:748 %trunc_ln26_20 = trunc i128 %lshr_ln26_20

]]></Node>
<StgValue><ssdm name="trunc_ln26_20"/></StgValue>
</operation>

<operation id="715" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:749 %bitcast_ln26_20 = bitcast i64 %trunc_ln26_20

]]></Node>
<StgValue><ssdm name="bitcast_ln26_20"/></StgValue>
</operation>

<operation id="716" st_id="34" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:750 %llike_1_load_11 = load i12 %llike_1_addr_11

]]></Node>
<StgValue><ssdm name="llike_1_load_11"/></StgValue>
</operation>

<operation id="717" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:751 %zext_ln26_21 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_21"/></StgValue>
</operation>

<operation id="718" st_id="34" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:752 %lshr_ln26_21 = lshr i128 %llike_1_load_11, i128 %zext_ln26_21

]]></Node>
<StgValue><ssdm name="lshr_ln26_21"/></StgValue>
</operation>

<operation id="719" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:753 %trunc_ln26_21 = trunc i128 %lshr_ln26_21

]]></Node>
<StgValue><ssdm name="trunc_ln26_21"/></StgValue>
</operation>

<operation id="720" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:754 %bitcast_ln26_21 = bitcast i64 %trunc_ln26_21

]]></Node>
<StgValue><ssdm name="bitcast_ln26_21"/></StgValue>
</operation>

<operation id="721" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:755 %tmp_51 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_20, i64 %bitcast_ln26_21, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="722" st_id="34" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:784 %llike_load_12 = load i12 %llike_addr_12

]]></Node>
<StgValue><ssdm name="llike_load_12"/></StgValue>
</operation>

<operation id="723" st_id="34" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:789 %llike_1_load_12 = load i12 %llike_1_addr_12

]]></Node>
<StgValue><ssdm name="llike_1_load_12"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="724" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:60 %tmp_938 = or i12 %tmp_2, i12 13

]]></Node>
<StgValue><ssdm name="tmp_938"/></StgValue>
</operation>

<operation id="725" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:61 %tmp_938_cast = zext i12 %tmp_938

]]></Node>
<StgValue><ssdm name="tmp_938_cast"/></StgValue>
</operation>

<operation id="726" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:62 %llike_addr_13 = getelementptr i128 %llike, i64 0, i64 %tmp_938_cast

]]></Node>
<StgValue><ssdm name="llike_addr_13"/></StgValue>
</operation>

<operation id="727" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:226 %llike_1_addr_13 = getelementptr i128 %llike_1, i64 0, i64 %tmp_938_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_13"/></StgValue>
</operation>

<operation id="728" st_id="35" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:390 %tmp_14 = fcmp_olt  i64 %p, i64 %min_p

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="729" st_id="35" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:413 %p_1 = dadd i64 %add52_1, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="730" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:414 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_1, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="731" st_id="35" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:452 %p_2 = dadd i64 %add52_2, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="732" st_id="35" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:491 %p_3 = dadd i64 %add52_3, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="733" st_id="35" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:530 %p_4 = dadd i64 %add52_4, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="734" st_id="35" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:569 %p_5 = dadd i64 %add52_5, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="735" st_id="35" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:606 %add52_6 = dadd i64 %tmp_35, i64 %bitcast_ln27_6

]]></Node>
<StgValue><ssdm name="add52_6"/></StgValue>
</operation>

<operation id="736" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:607 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_6, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="737" st_id="35" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:645 %add52_7 = dadd i64 %tmp_39, i64 %bitcast_ln27_7

]]></Node>
<StgValue><ssdm name="add52_7"/></StgValue>
</operation>

<operation id="738" st_id="35" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:684 %add52_8 = dadd i64 %tmp_43, i64 %bitcast_ln27_8

]]></Node>
<StgValue><ssdm name="add52_8"/></StgValue>
</operation>

<operation id="739" st_id="35" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:723 %add52_9 = dadd i64 %tmp_47, i64 %bitcast_ln27_9

]]></Node>
<StgValue><ssdm name="add52_9"/></StgValue>
</operation>

<operation id="740" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:761 %bitcast_ln27_10 = bitcast i64 %trunc_ln27_10

]]></Node>
<StgValue><ssdm name="bitcast_ln27_10"/></StgValue>
</operation>

<operation id="741" st_id="35" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:762 %add52_s = dadd i64 %tmp_51, i64 %bitcast_ln27_10

]]></Node>
<StgValue><ssdm name="add52_s"/></StgValue>
</operation>

<operation id="742" st_id="35" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:784 %llike_load_12 = load i12 %llike_addr_12

]]></Node>
<StgValue><ssdm name="llike_load_12"/></StgValue>
</operation>

<operation id="743" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:785 %zext_ln26_22 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_22"/></StgValue>
</operation>

<operation id="744" st_id="35" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:786 %lshr_ln26_22 = lshr i128 %llike_load_12, i128 %zext_ln26_22

]]></Node>
<StgValue><ssdm name="lshr_ln26_22"/></StgValue>
</operation>

<operation id="745" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:787 %trunc_ln26_22 = trunc i128 %lshr_ln26_22

]]></Node>
<StgValue><ssdm name="trunc_ln26_22"/></StgValue>
</operation>

<operation id="746" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:788 %bitcast_ln26_22 = bitcast i64 %trunc_ln26_22

]]></Node>
<StgValue><ssdm name="bitcast_ln26_22"/></StgValue>
</operation>

<operation id="747" st_id="35" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:789 %llike_1_load_12 = load i12 %llike_1_addr_12

]]></Node>
<StgValue><ssdm name="llike_1_load_12"/></StgValue>
</operation>

<operation id="748" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:790 %zext_ln26_23 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_23"/></StgValue>
</operation>

<operation id="749" st_id="35" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:791 %lshr_ln26_23 = lshr i128 %llike_1_load_12, i128 %zext_ln26_23

]]></Node>
<StgValue><ssdm name="lshr_ln26_23"/></StgValue>
</operation>

<operation id="750" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:792 %trunc_ln26_23 = trunc i128 %lshr_ln26_23

]]></Node>
<StgValue><ssdm name="trunc_ln26_23"/></StgValue>
</operation>

<operation id="751" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:793 %bitcast_ln26_23 = bitcast i64 %trunc_ln26_23

]]></Node>
<StgValue><ssdm name="bitcast_ln26_23"/></StgValue>
</operation>

<operation id="752" st_id="35" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:794 %tmp_55 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_22, i64 %bitcast_ln26_23, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="753" st_id="35" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:823 %llike_load_13 = load i12 %llike_addr_13

]]></Node>
<StgValue><ssdm name="llike_load_13"/></StgValue>
</operation>

<operation id="754" st_id="35" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:828 %llike_1_load_13 = load i12 %llike_1_addr_13

]]></Node>
<StgValue><ssdm name="llike_1_load_13"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="755" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:63 %tmp_939 = or i12 %tmp_2, i12 14

]]></Node>
<StgValue><ssdm name="tmp_939"/></StgValue>
</operation>

<operation id="756" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:64 %tmp_939_cast = zext i12 %tmp_939

]]></Node>
<StgValue><ssdm name="tmp_939_cast"/></StgValue>
</operation>

<operation id="757" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:65 %llike_addr_14 = getelementptr i128 %llike, i64 0, i64 %tmp_939_cast

]]></Node>
<StgValue><ssdm name="llike_addr_14"/></StgValue>
</operation>

<operation id="758" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:227 %llike_1_addr_14 = getelementptr i128 %llike_1, i64 0, i64 %tmp_939_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_14"/></StgValue>
</operation>

<operation id="759" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:377 %bitcast_ln29 = bitcast i64 %p

]]></Node>
<StgValue><ssdm name="bitcast_ln29"/></StgValue>
</operation>

<operation id="760" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:378 %tmp_12 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="761" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:379 %trunc_ln29 = trunc i64 %bitcast_ln29

]]></Node>
<StgValue><ssdm name="trunc_ln29"/></StgValue>
</operation>

<operation id="762" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:380 %bitcast_ln29_1 = bitcast i64 %min_p

]]></Node>
<StgValue><ssdm name="bitcast_ln29_1"/></StgValue>
</operation>

<operation id="763" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:381 %tmp_13 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="764" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:382 %trunc_ln29_1 = trunc i64 %bitcast_ln29_1

]]></Node>
<StgValue><ssdm name="trunc_ln29_1"/></StgValue>
</operation>

<operation id="765" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:383 %icmp_ln29 = icmp_ne  i11 %tmp_12, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="766" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:384 %icmp_ln29_1 = icmp_eq  i52 %trunc_ln29, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_1"/></StgValue>
</operation>

<operation id="767" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:385 %or_ln29 = or i1 %icmp_ln29_1, i1 %icmp_ln29

]]></Node>
<StgValue><ssdm name="or_ln29"/></StgValue>
</operation>

<operation id="768" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:386 %icmp_ln29_2 = icmp_ne  i11 %tmp_13, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_2"/></StgValue>
</operation>

<operation id="769" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:387 %icmp_ln29_3 = icmp_eq  i52 %trunc_ln29_1, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_3"/></StgValue>
</operation>

<operation id="770" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:388 %or_ln29_1 = or i1 %icmp_ln29_3, i1 %icmp_ln29_2

]]></Node>
<StgValue><ssdm name="or_ln29_1"/></StgValue>
</operation>

<operation id="771" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:389 %and_ln29 = and i1 %or_ln29, i1 %or_ln29_1

]]></Node>
<StgValue><ssdm name="and_ln29"/></StgValue>
</operation>

<operation id="772" st_id="36" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:390 %tmp_14 = fcmp_olt  i64 %p, i64 %min_p

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="773" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:391 %and_ln29_1 = and i1 %and_ln29, i1 %tmp_14

]]></Node>
<StgValue><ssdm name="and_ln29_1"/></StgValue>
</operation>

<operation id="774" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:392 %min_p_2 = select i1 %and_ln29_1, i64 %p, i64 %min_p

]]></Node>
<StgValue><ssdm name="min_p_2"/></StgValue>
</operation>

<operation id="775" st_id="36" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:429 %tmp_18 = fcmp_olt  i64 %p_1, i64 %min_p_2

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="776" st_id="36" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:452 %p_2 = dadd i64 %add52_2, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="777" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:453 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_2, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="778" st_id="36" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:491 %p_3 = dadd i64 %add52_3, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="779" st_id="36" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:530 %p_4 = dadd i64 %add52_4, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="780" st_id="36" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:569 %p_5 = dadd i64 %add52_5, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="781" st_id="36" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:608 %p_6 = dadd i64 %add52_6, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="782" st_id="36" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:645 %add52_7 = dadd i64 %tmp_39, i64 %bitcast_ln27_7

]]></Node>
<StgValue><ssdm name="add52_7"/></StgValue>
</operation>

<operation id="783" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:646 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_7, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="784" st_id="36" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:684 %add52_8 = dadd i64 %tmp_43, i64 %bitcast_ln27_8

]]></Node>
<StgValue><ssdm name="add52_8"/></StgValue>
</operation>

<operation id="785" st_id="36" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:723 %add52_9 = dadd i64 %tmp_47, i64 %bitcast_ln27_9

]]></Node>
<StgValue><ssdm name="add52_9"/></StgValue>
</operation>

<operation id="786" st_id="36" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:762 %add52_s = dadd i64 %tmp_51, i64 %bitcast_ln27_10

]]></Node>
<StgValue><ssdm name="add52_s"/></StgValue>
</operation>

<operation id="787" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:800 %bitcast_ln27_11 = bitcast i64 %trunc_ln27_11

]]></Node>
<StgValue><ssdm name="bitcast_ln27_11"/></StgValue>
</operation>

<operation id="788" st_id="36" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:801 %add52_10 = dadd i64 %tmp_55, i64 %bitcast_ln27_11

]]></Node>
<StgValue><ssdm name="add52_10"/></StgValue>
</operation>

<operation id="789" st_id="36" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:823 %llike_load_13 = load i12 %llike_addr_13

]]></Node>
<StgValue><ssdm name="llike_load_13"/></StgValue>
</operation>

<operation id="790" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:824 %zext_ln26_24 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_24"/></StgValue>
</operation>

<operation id="791" st_id="36" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:825 %lshr_ln26_24 = lshr i128 %llike_load_13, i128 %zext_ln26_24

]]></Node>
<StgValue><ssdm name="lshr_ln26_24"/></StgValue>
</operation>

<operation id="792" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:826 %trunc_ln26_24 = trunc i128 %lshr_ln26_24

]]></Node>
<StgValue><ssdm name="trunc_ln26_24"/></StgValue>
</operation>

<operation id="793" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:827 %bitcast_ln26_24 = bitcast i64 %trunc_ln26_24

]]></Node>
<StgValue><ssdm name="bitcast_ln26_24"/></StgValue>
</operation>

<operation id="794" st_id="36" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:828 %llike_1_load_13 = load i12 %llike_1_addr_13

]]></Node>
<StgValue><ssdm name="llike_1_load_13"/></StgValue>
</operation>

<operation id="795" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:829 %zext_ln26_25 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_25"/></StgValue>
</operation>

<operation id="796" st_id="36" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:830 %lshr_ln26_25 = lshr i128 %llike_1_load_13, i128 %zext_ln26_25

]]></Node>
<StgValue><ssdm name="lshr_ln26_25"/></StgValue>
</operation>

<operation id="797" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:831 %trunc_ln26_25 = trunc i128 %lshr_ln26_25

]]></Node>
<StgValue><ssdm name="trunc_ln26_25"/></StgValue>
</operation>

<operation id="798" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:832 %bitcast_ln26_25 = bitcast i64 %trunc_ln26_25

]]></Node>
<StgValue><ssdm name="bitcast_ln26_25"/></StgValue>
</operation>

<operation id="799" st_id="36" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:833 %tmp_59 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_24, i64 %bitcast_ln26_25, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="800" st_id="36" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:862 %llike_load_14 = load i12 %llike_addr_14

]]></Node>
<StgValue><ssdm name="llike_load_14"/></StgValue>
</operation>

<operation id="801" st_id="36" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:867 %llike_1_load_14 = load i12 %llike_1_addr_14

]]></Node>
<StgValue><ssdm name="llike_1_load_14"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="802" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:66 %tmp_940 = or i12 %tmp_2, i12 15

]]></Node>
<StgValue><ssdm name="tmp_940"/></StgValue>
</operation>

<operation id="803" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:67 %tmp_940_cast = zext i12 %tmp_940

]]></Node>
<StgValue><ssdm name="tmp_940_cast"/></StgValue>
</operation>

<operation id="804" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:68 %llike_addr_15 = getelementptr i128 %llike, i64 0, i64 %tmp_940_cast

]]></Node>
<StgValue><ssdm name="llike_addr_15"/></StgValue>
</operation>

<operation id="805" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:228 %llike_1_addr_15 = getelementptr i128 %llike_1, i64 0, i64 %tmp_940_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_15"/></StgValue>
</operation>

<operation id="806" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:416 %bitcast_ln29_2 = bitcast i64 %p_1

]]></Node>
<StgValue><ssdm name="bitcast_ln29_2"/></StgValue>
</operation>

<operation id="807" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:417 %tmp_16 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_2, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="808" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:418 %trunc_ln29_2 = trunc i64 %bitcast_ln29_2

]]></Node>
<StgValue><ssdm name="trunc_ln29_2"/></StgValue>
</operation>

<operation id="809" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:419 %bitcast_ln29_3 = bitcast i64 %min_p_2

]]></Node>
<StgValue><ssdm name="bitcast_ln29_3"/></StgValue>
</operation>

<operation id="810" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:420 %tmp_17 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_3, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="811" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:421 %trunc_ln29_3 = trunc i64 %bitcast_ln29_3

]]></Node>
<StgValue><ssdm name="trunc_ln29_3"/></StgValue>
</operation>

<operation id="812" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:422 %icmp_ln29_4 = icmp_ne  i11 %tmp_16, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_4"/></StgValue>
</operation>

<operation id="813" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:423 %icmp_ln29_5 = icmp_eq  i52 %trunc_ln29_2, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_5"/></StgValue>
</operation>

<operation id="814" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:424 %or_ln29_2 = or i1 %icmp_ln29_5, i1 %icmp_ln29_4

]]></Node>
<StgValue><ssdm name="or_ln29_2"/></StgValue>
</operation>

<operation id="815" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:425 %icmp_ln29_6 = icmp_ne  i11 %tmp_17, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_6"/></StgValue>
</operation>

<operation id="816" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:426 %icmp_ln29_7 = icmp_eq  i52 %trunc_ln29_3, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_7"/></StgValue>
</operation>

<operation id="817" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:427 %or_ln29_3 = or i1 %icmp_ln29_7, i1 %icmp_ln29_6

]]></Node>
<StgValue><ssdm name="or_ln29_3"/></StgValue>
</operation>

<operation id="818" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:428 %and_ln29_2 = and i1 %or_ln29_2, i1 %or_ln29_3

]]></Node>
<StgValue><ssdm name="and_ln29_2"/></StgValue>
</operation>

<operation id="819" st_id="37" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:429 %tmp_18 = fcmp_olt  i64 %p_1, i64 %min_p_2

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="820" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:430 %and_ln29_3 = and i1 %and_ln29_2, i1 %tmp_18

]]></Node>
<StgValue><ssdm name="and_ln29_3"/></StgValue>
</operation>

<operation id="821" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:431 %min_p_4 = select i1 %and_ln29_3, i64 %p_1, i64 %min_p_2

]]></Node>
<StgValue><ssdm name="min_p_4"/></StgValue>
</operation>

<operation id="822" st_id="37" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:468 %tmp_22 = fcmp_olt  i64 %p_2, i64 %min_p_4

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="823" st_id="37" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:491 %p_3 = dadd i64 %add52_3, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="824" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:492 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_3, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="825" st_id="37" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:530 %p_4 = dadd i64 %add52_4, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="826" st_id="37" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:569 %p_5 = dadd i64 %add52_5, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="827" st_id="37" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:608 %p_6 = dadd i64 %add52_6, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="828" st_id="37" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:647 %p_7 = dadd i64 %add52_7, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="829" st_id="37" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:684 %add52_8 = dadd i64 %tmp_43, i64 %bitcast_ln27_8

]]></Node>
<StgValue><ssdm name="add52_8"/></StgValue>
</operation>

<operation id="830" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:685 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_8, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="831" st_id="37" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:723 %add52_9 = dadd i64 %tmp_47, i64 %bitcast_ln27_9

]]></Node>
<StgValue><ssdm name="add52_9"/></StgValue>
</operation>

<operation id="832" st_id="37" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:762 %add52_s = dadd i64 %tmp_51, i64 %bitcast_ln27_10

]]></Node>
<StgValue><ssdm name="add52_s"/></StgValue>
</operation>

<operation id="833" st_id="37" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:801 %add52_10 = dadd i64 %tmp_55, i64 %bitcast_ln27_11

]]></Node>
<StgValue><ssdm name="add52_10"/></StgValue>
</operation>

<operation id="834" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:839 %bitcast_ln27_12 = bitcast i64 %trunc_ln27_12

]]></Node>
<StgValue><ssdm name="bitcast_ln27_12"/></StgValue>
</operation>

<operation id="835" st_id="37" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:840 %add52_11 = dadd i64 %tmp_59, i64 %bitcast_ln27_12

]]></Node>
<StgValue><ssdm name="add52_11"/></StgValue>
</operation>

<operation id="836" st_id="37" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:862 %llike_load_14 = load i12 %llike_addr_14

]]></Node>
<StgValue><ssdm name="llike_load_14"/></StgValue>
</operation>

<operation id="837" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:863 %zext_ln26_26 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_26"/></StgValue>
</operation>

<operation id="838" st_id="37" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:864 %lshr_ln26_26 = lshr i128 %llike_load_14, i128 %zext_ln26_26

]]></Node>
<StgValue><ssdm name="lshr_ln26_26"/></StgValue>
</operation>

<operation id="839" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:865 %trunc_ln26_26 = trunc i128 %lshr_ln26_26

]]></Node>
<StgValue><ssdm name="trunc_ln26_26"/></StgValue>
</operation>

<operation id="840" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:866 %bitcast_ln26_26 = bitcast i64 %trunc_ln26_26

]]></Node>
<StgValue><ssdm name="bitcast_ln26_26"/></StgValue>
</operation>

<operation id="841" st_id="37" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:867 %llike_1_load_14 = load i12 %llike_1_addr_14

]]></Node>
<StgValue><ssdm name="llike_1_load_14"/></StgValue>
</operation>

<operation id="842" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:868 %zext_ln26_27 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_27"/></StgValue>
</operation>

<operation id="843" st_id="37" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:869 %lshr_ln26_27 = lshr i128 %llike_1_load_14, i128 %zext_ln26_27

]]></Node>
<StgValue><ssdm name="lshr_ln26_27"/></StgValue>
</operation>

<operation id="844" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:870 %trunc_ln26_27 = trunc i128 %lshr_ln26_27

]]></Node>
<StgValue><ssdm name="trunc_ln26_27"/></StgValue>
</operation>

<operation id="845" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:871 %bitcast_ln26_27 = bitcast i64 %trunc_ln26_27

]]></Node>
<StgValue><ssdm name="bitcast_ln26_27"/></StgValue>
</operation>

<operation id="846" st_id="37" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:872 %tmp_63 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_26, i64 %bitcast_ln26_27, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="847" st_id="37" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:901 %llike_load_15 = load i12 %llike_addr_15

]]></Node>
<StgValue><ssdm name="llike_load_15"/></StgValue>
</operation>

<operation id="848" st_id="37" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:906 %llike_1_load_15 = load i12 %llike_1_addr_15

]]></Node>
<StgValue><ssdm name="llike_1_load_15"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="849" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:69 %tmp_941 = or i12 %tmp_2, i12 16

]]></Node>
<StgValue><ssdm name="tmp_941"/></StgValue>
</operation>

<operation id="850" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:70 %tmp_941_cast = zext i12 %tmp_941

]]></Node>
<StgValue><ssdm name="tmp_941_cast"/></StgValue>
</operation>

<operation id="851" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:71 %llike_addr_16 = getelementptr i128 %llike, i64 0, i64 %tmp_941_cast

]]></Node>
<StgValue><ssdm name="llike_addr_16"/></StgValue>
</operation>

<operation id="852" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:229 %llike_1_addr_16 = getelementptr i128 %llike_1, i64 0, i64 %tmp_941_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_16"/></StgValue>
</operation>

<operation id="853" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:455 %bitcast_ln29_4 = bitcast i64 %p_2

]]></Node>
<StgValue><ssdm name="bitcast_ln29_4"/></StgValue>
</operation>

<operation id="854" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:456 %tmp_20 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_4, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="855" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:457 %trunc_ln29_4 = trunc i64 %bitcast_ln29_4

]]></Node>
<StgValue><ssdm name="trunc_ln29_4"/></StgValue>
</operation>

<operation id="856" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:458 %bitcast_ln29_5 = bitcast i64 %min_p_4

]]></Node>
<StgValue><ssdm name="bitcast_ln29_5"/></StgValue>
</operation>

<operation id="857" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:459 %tmp_21 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_5, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="858" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:460 %trunc_ln29_5 = trunc i64 %bitcast_ln29_5

]]></Node>
<StgValue><ssdm name="trunc_ln29_5"/></StgValue>
</operation>

<operation id="859" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:461 %icmp_ln29_8 = icmp_ne  i11 %tmp_20, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_8"/></StgValue>
</operation>

<operation id="860" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:462 %icmp_ln29_9 = icmp_eq  i52 %trunc_ln29_4, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_9"/></StgValue>
</operation>

<operation id="861" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:463 %or_ln29_4 = or i1 %icmp_ln29_9, i1 %icmp_ln29_8

]]></Node>
<StgValue><ssdm name="or_ln29_4"/></StgValue>
</operation>

<operation id="862" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:464 %icmp_ln29_10 = icmp_ne  i11 %tmp_21, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_10"/></StgValue>
</operation>

<operation id="863" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:465 %icmp_ln29_11 = icmp_eq  i52 %trunc_ln29_5, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_11"/></StgValue>
</operation>

<operation id="864" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:466 %or_ln29_5 = or i1 %icmp_ln29_11, i1 %icmp_ln29_10

]]></Node>
<StgValue><ssdm name="or_ln29_5"/></StgValue>
</operation>

<operation id="865" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:467 %and_ln29_4 = and i1 %or_ln29_4, i1 %or_ln29_5

]]></Node>
<StgValue><ssdm name="and_ln29_4"/></StgValue>
</operation>

<operation id="866" st_id="38" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:468 %tmp_22 = fcmp_olt  i64 %p_2, i64 %min_p_4

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="867" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:469 %and_ln29_5 = and i1 %and_ln29_4, i1 %tmp_22

]]></Node>
<StgValue><ssdm name="and_ln29_5"/></StgValue>
</operation>

<operation id="868" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:470 %min_p_6 = select i1 %and_ln29_5, i64 %p_2, i64 %min_p_4

]]></Node>
<StgValue><ssdm name="min_p_6"/></StgValue>
</operation>

<operation id="869" st_id="38" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:507 %tmp_26 = fcmp_olt  i64 %p_3, i64 %min_p_6

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="870" st_id="38" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:530 %p_4 = dadd i64 %add52_4, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="871" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:531 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_4, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="872" st_id="38" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:569 %p_5 = dadd i64 %add52_5, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="873" st_id="38" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:608 %p_6 = dadd i64 %add52_6, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="874" st_id="38" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:647 %p_7 = dadd i64 %add52_7, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="875" st_id="38" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:686 %p_8 = dadd i64 %add52_8, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="876" st_id="38" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:723 %add52_9 = dadd i64 %tmp_47, i64 %bitcast_ln27_9

]]></Node>
<StgValue><ssdm name="add52_9"/></StgValue>
</operation>

<operation id="877" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:724 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_9, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="878" st_id="38" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:762 %add52_s = dadd i64 %tmp_51, i64 %bitcast_ln27_10

]]></Node>
<StgValue><ssdm name="add52_s"/></StgValue>
</operation>

<operation id="879" st_id="38" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:801 %add52_10 = dadd i64 %tmp_55, i64 %bitcast_ln27_11

]]></Node>
<StgValue><ssdm name="add52_10"/></StgValue>
</operation>

<operation id="880" st_id="38" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:840 %add52_11 = dadd i64 %tmp_59, i64 %bitcast_ln27_12

]]></Node>
<StgValue><ssdm name="add52_11"/></StgValue>
</operation>

<operation id="881" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:878 %bitcast_ln27_13 = bitcast i64 %trunc_ln27_13

]]></Node>
<StgValue><ssdm name="bitcast_ln27_13"/></StgValue>
</operation>

<operation id="882" st_id="38" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:879 %add52_12 = dadd i64 %tmp_63, i64 %bitcast_ln27_13

]]></Node>
<StgValue><ssdm name="add52_12"/></StgValue>
</operation>

<operation id="883" st_id="38" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:901 %llike_load_15 = load i12 %llike_addr_15

]]></Node>
<StgValue><ssdm name="llike_load_15"/></StgValue>
</operation>

<operation id="884" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:902 %zext_ln26_28 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_28"/></StgValue>
</operation>

<operation id="885" st_id="38" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:903 %lshr_ln26_28 = lshr i128 %llike_load_15, i128 %zext_ln26_28

]]></Node>
<StgValue><ssdm name="lshr_ln26_28"/></StgValue>
</operation>

<operation id="886" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:904 %trunc_ln26_28 = trunc i128 %lshr_ln26_28

]]></Node>
<StgValue><ssdm name="trunc_ln26_28"/></StgValue>
</operation>

<operation id="887" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:905 %bitcast_ln26_28 = bitcast i64 %trunc_ln26_28

]]></Node>
<StgValue><ssdm name="bitcast_ln26_28"/></StgValue>
</operation>

<operation id="888" st_id="38" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:906 %llike_1_load_15 = load i12 %llike_1_addr_15

]]></Node>
<StgValue><ssdm name="llike_1_load_15"/></StgValue>
</operation>

<operation id="889" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:907 %zext_ln26_29 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_29"/></StgValue>
</operation>

<operation id="890" st_id="38" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:908 %lshr_ln26_29 = lshr i128 %llike_1_load_15, i128 %zext_ln26_29

]]></Node>
<StgValue><ssdm name="lshr_ln26_29"/></StgValue>
</operation>

<operation id="891" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:909 %trunc_ln26_29 = trunc i128 %lshr_ln26_29

]]></Node>
<StgValue><ssdm name="trunc_ln26_29"/></StgValue>
</operation>

<operation id="892" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:910 %bitcast_ln26_29 = bitcast i64 %trunc_ln26_29

]]></Node>
<StgValue><ssdm name="bitcast_ln26_29"/></StgValue>
</operation>

<operation id="893" st_id="38" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:911 %tmp_67 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_28, i64 %bitcast_ln26_29, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="894" st_id="38" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:940 %llike_load_16 = load i12 %llike_addr_16

]]></Node>
<StgValue><ssdm name="llike_load_16"/></StgValue>
</operation>

<operation id="895" st_id="38" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:945 %llike_1_load_16 = load i12 %llike_1_addr_16

]]></Node>
<StgValue><ssdm name="llike_1_load_16"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="896" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:72 %tmp_942 = or i12 %tmp_2, i12 17

]]></Node>
<StgValue><ssdm name="tmp_942"/></StgValue>
</operation>

<operation id="897" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:73 %tmp_942_cast = zext i12 %tmp_942

]]></Node>
<StgValue><ssdm name="tmp_942_cast"/></StgValue>
</operation>

<operation id="898" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:74 %llike_addr_17 = getelementptr i128 %llike, i64 0, i64 %tmp_942_cast

]]></Node>
<StgValue><ssdm name="llike_addr_17"/></StgValue>
</operation>

<operation id="899" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:230 %llike_1_addr_17 = getelementptr i128 %llike_1, i64 0, i64 %tmp_942_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_17"/></StgValue>
</operation>

<operation id="900" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:494 %bitcast_ln29_6 = bitcast i64 %p_3

]]></Node>
<StgValue><ssdm name="bitcast_ln29_6"/></StgValue>
</operation>

<operation id="901" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:495 %tmp_24 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_6, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="902" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:496 %trunc_ln29_6 = trunc i64 %bitcast_ln29_6

]]></Node>
<StgValue><ssdm name="trunc_ln29_6"/></StgValue>
</operation>

<operation id="903" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:497 %bitcast_ln29_7 = bitcast i64 %min_p_6

]]></Node>
<StgValue><ssdm name="bitcast_ln29_7"/></StgValue>
</operation>

<operation id="904" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:498 %tmp_25 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_7, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="905" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:499 %trunc_ln29_7 = trunc i64 %bitcast_ln29_7

]]></Node>
<StgValue><ssdm name="trunc_ln29_7"/></StgValue>
</operation>

<operation id="906" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:500 %icmp_ln29_12 = icmp_ne  i11 %tmp_24, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_12"/></StgValue>
</operation>

<operation id="907" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:501 %icmp_ln29_13 = icmp_eq  i52 %trunc_ln29_6, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_13"/></StgValue>
</operation>

<operation id="908" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:502 %or_ln29_6 = or i1 %icmp_ln29_13, i1 %icmp_ln29_12

]]></Node>
<StgValue><ssdm name="or_ln29_6"/></StgValue>
</operation>

<operation id="909" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:503 %icmp_ln29_14 = icmp_ne  i11 %tmp_25, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_14"/></StgValue>
</operation>

<operation id="910" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:504 %icmp_ln29_15 = icmp_eq  i52 %trunc_ln29_7, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_15"/></StgValue>
</operation>

<operation id="911" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:505 %or_ln29_7 = or i1 %icmp_ln29_15, i1 %icmp_ln29_14

]]></Node>
<StgValue><ssdm name="or_ln29_7"/></StgValue>
</operation>

<operation id="912" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:506 %and_ln29_6 = and i1 %or_ln29_6, i1 %or_ln29_7

]]></Node>
<StgValue><ssdm name="and_ln29_6"/></StgValue>
</operation>

<operation id="913" st_id="39" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:507 %tmp_26 = fcmp_olt  i64 %p_3, i64 %min_p_6

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="914" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:508 %and_ln29_7 = and i1 %and_ln29_6, i1 %tmp_26

]]></Node>
<StgValue><ssdm name="and_ln29_7"/></StgValue>
</operation>

<operation id="915" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:509 %min_p_8 = select i1 %and_ln29_7, i64 %p_3, i64 %min_p_6

]]></Node>
<StgValue><ssdm name="min_p_8"/></StgValue>
</operation>

<operation id="916" st_id="39" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:546 %tmp_30 = fcmp_olt  i64 %p_4, i64 %min_p_8

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="917" st_id="39" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:569 %p_5 = dadd i64 %add52_5, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="918" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:570 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_5, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="919" st_id="39" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:608 %p_6 = dadd i64 %add52_6, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="920" st_id="39" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:647 %p_7 = dadd i64 %add52_7, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="921" st_id="39" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:686 %p_8 = dadd i64 %add52_8, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="922" st_id="39" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:725 %p_9 = dadd i64 %add52_9, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>

<operation id="923" st_id="39" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:762 %add52_s = dadd i64 %tmp_51, i64 %bitcast_ln27_10

]]></Node>
<StgValue><ssdm name="add52_s"/></StgValue>
</operation>

<operation id="924" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:763 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_s, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="925" st_id="39" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:801 %add52_10 = dadd i64 %tmp_55, i64 %bitcast_ln27_11

]]></Node>
<StgValue><ssdm name="add52_10"/></StgValue>
</operation>

<operation id="926" st_id="39" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:840 %add52_11 = dadd i64 %tmp_59, i64 %bitcast_ln27_12

]]></Node>
<StgValue><ssdm name="add52_11"/></StgValue>
</operation>

<operation id="927" st_id="39" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:879 %add52_12 = dadd i64 %tmp_63, i64 %bitcast_ln27_13

]]></Node>
<StgValue><ssdm name="add52_12"/></StgValue>
</operation>

<operation id="928" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:917 %bitcast_ln27_14 = bitcast i64 %trunc_ln27_14

]]></Node>
<StgValue><ssdm name="bitcast_ln27_14"/></StgValue>
</operation>

<operation id="929" st_id="39" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:918 %add52_13 = dadd i64 %tmp_67, i64 %bitcast_ln27_14

]]></Node>
<StgValue><ssdm name="add52_13"/></StgValue>
</operation>

<operation id="930" st_id="39" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:940 %llike_load_16 = load i12 %llike_addr_16

]]></Node>
<StgValue><ssdm name="llike_load_16"/></StgValue>
</operation>

<operation id="931" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:941 %zext_ln26_30 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_30"/></StgValue>
</operation>

<operation id="932" st_id="39" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:942 %lshr_ln26_30 = lshr i128 %llike_load_16, i128 %zext_ln26_30

]]></Node>
<StgValue><ssdm name="lshr_ln26_30"/></StgValue>
</operation>

<operation id="933" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:943 %trunc_ln26_30 = trunc i128 %lshr_ln26_30

]]></Node>
<StgValue><ssdm name="trunc_ln26_30"/></StgValue>
</operation>

<operation id="934" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:944 %bitcast_ln26_30 = bitcast i64 %trunc_ln26_30

]]></Node>
<StgValue><ssdm name="bitcast_ln26_30"/></StgValue>
</operation>

<operation id="935" st_id="39" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:945 %llike_1_load_16 = load i12 %llike_1_addr_16

]]></Node>
<StgValue><ssdm name="llike_1_load_16"/></StgValue>
</operation>

<operation id="936" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:946 %zext_ln26_31 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_31"/></StgValue>
</operation>

<operation id="937" st_id="39" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:947 %lshr_ln26_31 = lshr i128 %llike_1_load_16, i128 %zext_ln26_31

]]></Node>
<StgValue><ssdm name="lshr_ln26_31"/></StgValue>
</operation>

<operation id="938" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:948 %trunc_ln26_31 = trunc i128 %lshr_ln26_31

]]></Node>
<StgValue><ssdm name="trunc_ln26_31"/></StgValue>
</operation>

<operation id="939" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:949 %bitcast_ln26_31 = bitcast i64 %trunc_ln26_31

]]></Node>
<StgValue><ssdm name="bitcast_ln26_31"/></StgValue>
</operation>

<operation id="940" st_id="39" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:950 %tmp_71 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_30, i64 %bitcast_ln26_31, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="941" st_id="39" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:975 %llike_load_17 = load i12 %llike_addr_17

]]></Node>
<StgValue><ssdm name="llike_load_17"/></StgValue>
</operation>

<operation id="942" st_id="39" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:980 %llike_1_load_17 = load i12 %llike_1_addr_17

]]></Node>
<StgValue><ssdm name="llike_1_load_17"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="943" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:75 %tmp_943 = or i12 %tmp_2, i12 18

]]></Node>
<StgValue><ssdm name="tmp_943"/></StgValue>
</operation>

<operation id="944" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:76 %tmp_943_cast = zext i12 %tmp_943

]]></Node>
<StgValue><ssdm name="tmp_943_cast"/></StgValue>
</operation>

<operation id="945" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:77 %llike_addr_18 = getelementptr i128 %llike, i64 0, i64 %tmp_943_cast

]]></Node>
<StgValue><ssdm name="llike_addr_18"/></StgValue>
</operation>

<operation id="946" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:231 %llike_1_addr_18 = getelementptr i128 %llike_1, i64 0, i64 %tmp_943_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_18"/></StgValue>
</operation>

<operation id="947" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:533 %bitcast_ln29_8 = bitcast i64 %p_4

]]></Node>
<StgValue><ssdm name="bitcast_ln29_8"/></StgValue>
</operation>

<operation id="948" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:534 %tmp_28 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_8, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="949" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:535 %trunc_ln29_8 = trunc i64 %bitcast_ln29_8

]]></Node>
<StgValue><ssdm name="trunc_ln29_8"/></StgValue>
</operation>

<operation id="950" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:536 %bitcast_ln29_9 = bitcast i64 %min_p_8

]]></Node>
<StgValue><ssdm name="bitcast_ln29_9"/></StgValue>
</operation>

<operation id="951" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:537 %tmp_29 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_9, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="952" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:538 %trunc_ln29_9 = trunc i64 %bitcast_ln29_9

]]></Node>
<StgValue><ssdm name="trunc_ln29_9"/></StgValue>
</operation>

<operation id="953" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:539 %icmp_ln29_16 = icmp_ne  i11 %tmp_28, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_16"/></StgValue>
</operation>

<operation id="954" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:540 %icmp_ln29_17 = icmp_eq  i52 %trunc_ln29_8, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_17"/></StgValue>
</operation>

<operation id="955" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:541 %or_ln29_8 = or i1 %icmp_ln29_17, i1 %icmp_ln29_16

]]></Node>
<StgValue><ssdm name="or_ln29_8"/></StgValue>
</operation>

<operation id="956" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:542 %icmp_ln29_18 = icmp_ne  i11 %tmp_29, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_18"/></StgValue>
</operation>

<operation id="957" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:543 %icmp_ln29_19 = icmp_eq  i52 %trunc_ln29_9, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_19"/></StgValue>
</operation>

<operation id="958" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:544 %or_ln29_9 = or i1 %icmp_ln29_19, i1 %icmp_ln29_18

]]></Node>
<StgValue><ssdm name="or_ln29_9"/></StgValue>
</operation>

<operation id="959" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:545 %and_ln29_8 = and i1 %or_ln29_8, i1 %or_ln29_9

]]></Node>
<StgValue><ssdm name="and_ln29_8"/></StgValue>
</operation>

<operation id="960" st_id="40" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:546 %tmp_30 = fcmp_olt  i64 %p_4, i64 %min_p_8

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="961" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:547 %and_ln29_9 = and i1 %and_ln29_8, i1 %tmp_30

]]></Node>
<StgValue><ssdm name="and_ln29_9"/></StgValue>
</operation>

<operation id="962" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:548 %min_p_10 = select i1 %and_ln29_9, i64 %p_4, i64 %min_p_8

]]></Node>
<StgValue><ssdm name="min_p_10"/></StgValue>
</operation>

<operation id="963" st_id="40" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:585 %tmp_34 = fcmp_olt  i64 %p_5, i64 %min_p_10

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="964" st_id="40" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:608 %p_6 = dadd i64 %add52_6, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="965" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:609 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_6, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="966" st_id="40" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:647 %p_7 = dadd i64 %add52_7, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="967" st_id="40" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:686 %p_8 = dadd i64 %add52_8, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="968" st_id="40" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:725 %p_9 = dadd i64 %add52_9, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>

<operation id="969" st_id="40" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:764 %p_10 = dadd i64 %add52_s, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_10"/></StgValue>
</operation>

<operation id="970" st_id="40" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:801 %add52_10 = dadd i64 %tmp_55, i64 %bitcast_ln27_11

]]></Node>
<StgValue><ssdm name="add52_10"/></StgValue>
</operation>

<operation id="971" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:802 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_10, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="972" st_id="40" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:840 %add52_11 = dadd i64 %tmp_59, i64 %bitcast_ln27_12

]]></Node>
<StgValue><ssdm name="add52_11"/></StgValue>
</operation>

<operation id="973" st_id="40" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:879 %add52_12 = dadd i64 %tmp_63, i64 %bitcast_ln27_13

]]></Node>
<StgValue><ssdm name="add52_12"/></StgValue>
</operation>

<operation id="974" st_id="40" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:918 %add52_13 = dadd i64 %tmp_67, i64 %bitcast_ln27_14

]]></Node>
<StgValue><ssdm name="add52_13"/></StgValue>
</operation>

<operation id="975" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:952 %bitcast_ln27_15 = bitcast i64 %tmp_72

]]></Node>
<StgValue><ssdm name="bitcast_ln27_15"/></StgValue>
</operation>

<operation id="976" st_id="40" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:953 %add52_14 = dadd i64 %tmp_71, i64 %bitcast_ln27_15

]]></Node>
<StgValue><ssdm name="add52_14"/></StgValue>
</operation>

<operation id="977" st_id="40" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:975 %llike_load_17 = load i12 %llike_addr_17

]]></Node>
<StgValue><ssdm name="llike_load_17"/></StgValue>
</operation>

<operation id="978" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:976 %zext_ln26_32 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_32"/></StgValue>
</operation>

<operation id="979" st_id="40" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:977 %lshr_ln26_32 = lshr i128 %llike_load_17, i128 %zext_ln26_32

]]></Node>
<StgValue><ssdm name="lshr_ln26_32"/></StgValue>
</operation>

<operation id="980" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:978 %trunc_ln26_32 = trunc i128 %lshr_ln26_32

]]></Node>
<StgValue><ssdm name="trunc_ln26_32"/></StgValue>
</operation>

<operation id="981" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:979 %bitcast_ln26_32 = bitcast i64 %trunc_ln26_32

]]></Node>
<StgValue><ssdm name="bitcast_ln26_32"/></StgValue>
</operation>

<operation id="982" st_id="40" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:980 %llike_1_load_17 = load i12 %llike_1_addr_17

]]></Node>
<StgValue><ssdm name="llike_1_load_17"/></StgValue>
</operation>

<operation id="983" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:981 %zext_ln26_33 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_33"/></StgValue>
</operation>

<operation id="984" st_id="40" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:982 %lshr_ln26_33 = lshr i128 %llike_1_load_17, i128 %zext_ln26_33

]]></Node>
<StgValue><ssdm name="lshr_ln26_33"/></StgValue>
</operation>

<operation id="985" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:983 %trunc_ln26_33 = trunc i128 %lshr_ln26_33

]]></Node>
<StgValue><ssdm name="trunc_ln26_33"/></StgValue>
</operation>

<operation id="986" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:984 %bitcast_ln26_33 = bitcast i64 %trunc_ln26_33

]]></Node>
<StgValue><ssdm name="bitcast_ln26_33"/></StgValue>
</operation>

<operation id="987" st_id="40" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:985 %tmp_76 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_32, i64 %bitcast_ln26_33, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="988" st_id="40" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1010 %llike_load_18 = load i12 %llike_addr_18

]]></Node>
<StgValue><ssdm name="llike_load_18"/></StgValue>
</operation>

<operation id="989" st_id="40" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1015 %llike_1_load_18 = load i12 %llike_1_addr_18

]]></Node>
<StgValue><ssdm name="llike_1_load_18"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="990" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:78 %tmp_944 = or i12 %tmp_2, i12 19

]]></Node>
<StgValue><ssdm name="tmp_944"/></StgValue>
</operation>

<operation id="991" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:79 %tmp_944_cast = zext i12 %tmp_944

]]></Node>
<StgValue><ssdm name="tmp_944_cast"/></StgValue>
</operation>

<operation id="992" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:80 %llike_addr_19 = getelementptr i128 %llike, i64 0, i64 %tmp_944_cast

]]></Node>
<StgValue><ssdm name="llike_addr_19"/></StgValue>
</operation>

<operation id="993" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:232 %llike_1_addr_19 = getelementptr i128 %llike_1, i64 0, i64 %tmp_944_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_19"/></StgValue>
</operation>

<operation id="994" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:572 %bitcast_ln29_10 = bitcast i64 %p_5

]]></Node>
<StgValue><ssdm name="bitcast_ln29_10"/></StgValue>
</operation>

<operation id="995" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:573 %tmp_32 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_10, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="996" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:574 %trunc_ln29_10 = trunc i64 %bitcast_ln29_10

]]></Node>
<StgValue><ssdm name="trunc_ln29_10"/></StgValue>
</operation>

<operation id="997" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:575 %bitcast_ln29_11 = bitcast i64 %min_p_10

]]></Node>
<StgValue><ssdm name="bitcast_ln29_11"/></StgValue>
</operation>

<operation id="998" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:576 %tmp_33 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_11, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="999" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:577 %trunc_ln29_11 = trunc i64 %bitcast_ln29_11

]]></Node>
<StgValue><ssdm name="trunc_ln29_11"/></StgValue>
</operation>

<operation id="1000" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:578 %icmp_ln29_20 = icmp_ne  i11 %tmp_32, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_20"/></StgValue>
</operation>

<operation id="1001" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:579 %icmp_ln29_21 = icmp_eq  i52 %trunc_ln29_10, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_21"/></StgValue>
</operation>

<operation id="1002" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:580 %or_ln29_10 = or i1 %icmp_ln29_21, i1 %icmp_ln29_20

]]></Node>
<StgValue><ssdm name="or_ln29_10"/></StgValue>
</operation>

<operation id="1003" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:581 %icmp_ln29_22 = icmp_ne  i11 %tmp_33, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_22"/></StgValue>
</operation>

<operation id="1004" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:582 %icmp_ln29_23 = icmp_eq  i52 %trunc_ln29_11, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_23"/></StgValue>
</operation>

<operation id="1005" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:583 %or_ln29_11 = or i1 %icmp_ln29_23, i1 %icmp_ln29_22

]]></Node>
<StgValue><ssdm name="or_ln29_11"/></StgValue>
</operation>

<operation id="1006" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:584 %and_ln29_10 = and i1 %or_ln29_10, i1 %or_ln29_11

]]></Node>
<StgValue><ssdm name="and_ln29_10"/></StgValue>
</operation>

<operation id="1007" st_id="41" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:585 %tmp_34 = fcmp_olt  i64 %p_5, i64 %min_p_10

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1008" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:586 %and_ln29_11 = and i1 %and_ln29_10, i1 %tmp_34

]]></Node>
<StgValue><ssdm name="and_ln29_11"/></StgValue>
</operation>

<operation id="1009" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:587 %min_p_12 = select i1 %and_ln29_11, i64 %p_5, i64 %min_p_10

]]></Node>
<StgValue><ssdm name="min_p_12"/></StgValue>
</operation>

<operation id="1010" st_id="41" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:624 %tmp_38 = fcmp_olt  i64 %p_6, i64 %min_p_12

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1011" st_id="41" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:647 %p_7 = dadd i64 %add52_7, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="1012" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:648 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_7, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1013" st_id="41" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:686 %p_8 = dadd i64 %add52_8, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="1014" st_id="41" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:725 %p_9 = dadd i64 %add52_9, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>

<operation id="1015" st_id="41" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:764 %p_10 = dadd i64 %add52_s, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_10"/></StgValue>
</operation>

<operation id="1016" st_id="41" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:803 %p_11 = dadd i64 %add52_10, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_11"/></StgValue>
</operation>

<operation id="1017" st_id="41" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:840 %add52_11 = dadd i64 %tmp_59, i64 %bitcast_ln27_12

]]></Node>
<StgValue><ssdm name="add52_11"/></StgValue>
</operation>

<operation id="1018" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:841 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_11, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1019" st_id="41" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:879 %add52_12 = dadd i64 %tmp_63, i64 %bitcast_ln27_13

]]></Node>
<StgValue><ssdm name="add52_12"/></StgValue>
</operation>

<operation id="1020" st_id="41" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:918 %add52_13 = dadd i64 %tmp_67, i64 %bitcast_ln27_14

]]></Node>
<StgValue><ssdm name="add52_13"/></StgValue>
</operation>

<operation id="1021" st_id="41" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:953 %add52_14 = dadd i64 %tmp_71, i64 %bitcast_ln27_15

]]></Node>
<StgValue><ssdm name="add52_14"/></StgValue>
</operation>

<operation id="1022" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:987 %bitcast_ln27_16 = bitcast i64 %tmp_77

]]></Node>
<StgValue><ssdm name="bitcast_ln27_16"/></StgValue>
</operation>

<operation id="1023" st_id="41" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:988 %add52_15 = dadd i64 %tmp_76, i64 %bitcast_ln27_16

]]></Node>
<StgValue><ssdm name="add52_15"/></StgValue>
</operation>

<operation id="1024" st_id="41" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1010 %llike_load_18 = load i12 %llike_addr_18

]]></Node>
<StgValue><ssdm name="llike_load_18"/></StgValue>
</operation>

<operation id="1025" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1011 %zext_ln26_34 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_34"/></StgValue>
</operation>

<operation id="1026" st_id="41" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1012 %lshr_ln26_34 = lshr i128 %llike_load_18, i128 %zext_ln26_34

]]></Node>
<StgValue><ssdm name="lshr_ln26_34"/></StgValue>
</operation>

<operation id="1027" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1013 %trunc_ln26_34 = trunc i128 %lshr_ln26_34

]]></Node>
<StgValue><ssdm name="trunc_ln26_34"/></StgValue>
</operation>

<operation id="1028" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1014 %bitcast_ln26_34 = bitcast i64 %trunc_ln26_34

]]></Node>
<StgValue><ssdm name="bitcast_ln26_34"/></StgValue>
</operation>

<operation id="1029" st_id="41" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1015 %llike_1_load_18 = load i12 %llike_1_addr_18

]]></Node>
<StgValue><ssdm name="llike_1_load_18"/></StgValue>
</operation>

<operation id="1030" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1016 %zext_ln26_35 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_35"/></StgValue>
</operation>

<operation id="1031" st_id="41" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1017 %lshr_ln26_35 = lshr i128 %llike_1_load_18, i128 %zext_ln26_35

]]></Node>
<StgValue><ssdm name="lshr_ln26_35"/></StgValue>
</operation>

<operation id="1032" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1018 %trunc_ln26_35 = trunc i128 %lshr_ln26_35

]]></Node>
<StgValue><ssdm name="trunc_ln26_35"/></StgValue>
</operation>

<operation id="1033" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1019 %bitcast_ln26_35 = bitcast i64 %trunc_ln26_35

]]></Node>
<StgValue><ssdm name="bitcast_ln26_35"/></StgValue>
</operation>

<operation id="1034" st_id="41" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1020 %tmp_81 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_34, i64 %bitcast_ln26_35, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1035" st_id="41" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1045 %llike_load_19 = load i12 %llike_addr_19

]]></Node>
<StgValue><ssdm name="llike_load_19"/></StgValue>
</operation>

<operation id="1036" st_id="41" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1050 %llike_1_load_19 = load i12 %llike_1_addr_19

]]></Node>
<StgValue><ssdm name="llike_1_load_19"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="1037" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:81 %tmp_945 = or i12 %tmp_2, i12 20

]]></Node>
<StgValue><ssdm name="tmp_945"/></StgValue>
</operation>

<operation id="1038" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:82 %tmp_945_cast = zext i12 %tmp_945

]]></Node>
<StgValue><ssdm name="tmp_945_cast"/></StgValue>
</operation>

<operation id="1039" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:83 %llike_addr_20 = getelementptr i128 %llike, i64 0, i64 %tmp_945_cast

]]></Node>
<StgValue><ssdm name="llike_addr_20"/></StgValue>
</operation>

<operation id="1040" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:233 %llike_1_addr_20 = getelementptr i128 %llike_1, i64 0, i64 %tmp_945_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_20"/></StgValue>
</operation>

<operation id="1041" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:611 %bitcast_ln29_12 = bitcast i64 %p_6

]]></Node>
<StgValue><ssdm name="bitcast_ln29_12"/></StgValue>
</operation>

<operation id="1042" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:612 %tmp_36 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_12, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1043" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:613 %trunc_ln29_12 = trunc i64 %bitcast_ln29_12

]]></Node>
<StgValue><ssdm name="trunc_ln29_12"/></StgValue>
</operation>

<operation id="1044" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:614 %bitcast_ln29_13 = bitcast i64 %min_p_12

]]></Node>
<StgValue><ssdm name="bitcast_ln29_13"/></StgValue>
</operation>

<operation id="1045" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:615 %tmp_37 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_13, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1046" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:616 %trunc_ln29_13 = trunc i64 %bitcast_ln29_13

]]></Node>
<StgValue><ssdm name="trunc_ln29_13"/></StgValue>
</operation>

<operation id="1047" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:617 %icmp_ln29_24 = icmp_ne  i11 %tmp_36, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_24"/></StgValue>
</operation>

<operation id="1048" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:618 %icmp_ln29_25 = icmp_eq  i52 %trunc_ln29_12, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_25"/></StgValue>
</operation>

<operation id="1049" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:619 %or_ln29_12 = or i1 %icmp_ln29_25, i1 %icmp_ln29_24

]]></Node>
<StgValue><ssdm name="or_ln29_12"/></StgValue>
</operation>

<operation id="1050" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:620 %icmp_ln29_26 = icmp_ne  i11 %tmp_37, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_26"/></StgValue>
</operation>

<operation id="1051" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:621 %icmp_ln29_27 = icmp_eq  i52 %trunc_ln29_13, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_27"/></StgValue>
</operation>

<operation id="1052" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:622 %or_ln29_13 = or i1 %icmp_ln29_27, i1 %icmp_ln29_26

]]></Node>
<StgValue><ssdm name="or_ln29_13"/></StgValue>
</operation>

<operation id="1053" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:623 %and_ln29_12 = and i1 %or_ln29_12, i1 %or_ln29_13

]]></Node>
<StgValue><ssdm name="and_ln29_12"/></StgValue>
</operation>

<operation id="1054" st_id="42" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:624 %tmp_38 = fcmp_olt  i64 %p_6, i64 %min_p_12

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1055" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:625 %and_ln29_13 = and i1 %and_ln29_12, i1 %tmp_38

]]></Node>
<StgValue><ssdm name="and_ln29_13"/></StgValue>
</operation>

<operation id="1056" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:626 %min_p_14 = select i1 %and_ln29_13, i64 %p_6, i64 %min_p_12

]]></Node>
<StgValue><ssdm name="min_p_14"/></StgValue>
</operation>

<operation id="1057" st_id="42" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:663 %tmp_42 = fcmp_olt  i64 %p_7, i64 %min_p_14

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1058" st_id="42" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:686 %p_8 = dadd i64 %add52_8, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="1059" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:687 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_8, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1060" st_id="42" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:725 %p_9 = dadd i64 %add52_9, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>

<operation id="1061" st_id="42" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:764 %p_10 = dadd i64 %add52_s, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_10"/></StgValue>
</operation>

<operation id="1062" st_id="42" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:803 %p_11 = dadd i64 %add52_10, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_11"/></StgValue>
</operation>

<operation id="1063" st_id="42" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:842 %p_12 = dadd i64 %add52_11, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_12"/></StgValue>
</operation>

<operation id="1064" st_id="42" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:879 %add52_12 = dadd i64 %tmp_63, i64 %bitcast_ln27_13

]]></Node>
<StgValue><ssdm name="add52_12"/></StgValue>
</operation>

<operation id="1065" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:880 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_12, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1066" st_id="42" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:918 %add52_13 = dadd i64 %tmp_67, i64 %bitcast_ln27_14

]]></Node>
<StgValue><ssdm name="add52_13"/></StgValue>
</operation>

<operation id="1067" st_id="42" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:953 %add52_14 = dadd i64 %tmp_71, i64 %bitcast_ln27_15

]]></Node>
<StgValue><ssdm name="add52_14"/></StgValue>
</operation>

<operation id="1068" st_id="42" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:988 %add52_15 = dadd i64 %tmp_76, i64 %bitcast_ln27_16

]]></Node>
<StgValue><ssdm name="add52_15"/></StgValue>
</operation>

<operation id="1069" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1022 %bitcast_ln27_17 = bitcast i64 %tmp_82

]]></Node>
<StgValue><ssdm name="bitcast_ln27_17"/></StgValue>
</operation>

<operation id="1070" st_id="42" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1023 %add52_16 = dadd i64 %tmp_81, i64 %bitcast_ln27_17

]]></Node>
<StgValue><ssdm name="add52_16"/></StgValue>
</operation>

<operation id="1071" st_id="42" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1045 %llike_load_19 = load i12 %llike_addr_19

]]></Node>
<StgValue><ssdm name="llike_load_19"/></StgValue>
</operation>

<operation id="1072" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1046 %zext_ln26_36 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_36"/></StgValue>
</operation>

<operation id="1073" st_id="42" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1047 %lshr_ln26_36 = lshr i128 %llike_load_19, i128 %zext_ln26_36

]]></Node>
<StgValue><ssdm name="lshr_ln26_36"/></StgValue>
</operation>

<operation id="1074" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1048 %trunc_ln26_36 = trunc i128 %lshr_ln26_36

]]></Node>
<StgValue><ssdm name="trunc_ln26_36"/></StgValue>
</operation>

<operation id="1075" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1049 %bitcast_ln26_36 = bitcast i64 %trunc_ln26_36

]]></Node>
<StgValue><ssdm name="bitcast_ln26_36"/></StgValue>
</operation>

<operation id="1076" st_id="42" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1050 %llike_1_load_19 = load i12 %llike_1_addr_19

]]></Node>
<StgValue><ssdm name="llike_1_load_19"/></StgValue>
</operation>

<operation id="1077" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1051 %zext_ln26_37 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_37"/></StgValue>
</operation>

<operation id="1078" st_id="42" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1052 %lshr_ln26_37 = lshr i128 %llike_1_load_19, i128 %zext_ln26_37

]]></Node>
<StgValue><ssdm name="lshr_ln26_37"/></StgValue>
</operation>

<operation id="1079" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1053 %trunc_ln26_37 = trunc i128 %lshr_ln26_37

]]></Node>
<StgValue><ssdm name="trunc_ln26_37"/></StgValue>
</operation>

<operation id="1080" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1054 %bitcast_ln26_37 = bitcast i64 %trunc_ln26_37

]]></Node>
<StgValue><ssdm name="bitcast_ln26_37"/></StgValue>
</operation>

<operation id="1081" st_id="42" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1055 %tmp_86 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_36, i64 %bitcast_ln26_37, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1082" st_id="42" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1080 %llike_load_20 = load i12 %llike_addr_20

]]></Node>
<StgValue><ssdm name="llike_load_20"/></StgValue>
</operation>

<operation id="1083" st_id="42" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1085 %llike_1_load_20 = load i12 %llike_1_addr_20

]]></Node>
<StgValue><ssdm name="llike_1_load_20"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="1084" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:84 %tmp_946 = or i12 %tmp_2, i12 21

]]></Node>
<StgValue><ssdm name="tmp_946"/></StgValue>
</operation>

<operation id="1085" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:85 %tmp_946_cast = zext i12 %tmp_946

]]></Node>
<StgValue><ssdm name="tmp_946_cast"/></StgValue>
</operation>

<operation id="1086" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:86 %llike_addr_21 = getelementptr i128 %llike, i64 0, i64 %tmp_946_cast

]]></Node>
<StgValue><ssdm name="llike_addr_21"/></StgValue>
</operation>

<operation id="1087" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:234 %llike_1_addr_21 = getelementptr i128 %llike_1, i64 0, i64 %tmp_946_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_21"/></StgValue>
</operation>

<operation id="1088" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:650 %bitcast_ln29_14 = bitcast i64 %p_7

]]></Node>
<StgValue><ssdm name="bitcast_ln29_14"/></StgValue>
</operation>

<operation id="1089" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:651 %tmp_40 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_14, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1090" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:652 %trunc_ln29_14 = trunc i64 %bitcast_ln29_14

]]></Node>
<StgValue><ssdm name="trunc_ln29_14"/></StgValue>
</operation>

<operation id="1091" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:653 %bitcast_ln29_15 = bitcast i64 %min_p_14

]]></Node>
<StgValue><ssdm name="bitcast_ln29_15"/></StgValue>
</operation>

<operation id="1092" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:654 %tmp_41 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_15, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1093" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:655 %trunc_ln29_15 = trunc i64 %bitcast_ln29_15

]]></Node>
<StgValue><ssdm name="trunc_ln29_15"/></StgValue>
</operation>

<operation id="1094" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:656 %icmp_ln29_28 = icmp_ne  i11 %tmp_40, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_28"/></StgValue>
</operation>

<operation id="1095" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:657 %icmp_ln29_29 = icmp_eq  i52 %trunc_ln29_14, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_29"/></StgValue>
</operation>

<operation id="1096" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:658 %or_ln29_14 = or i1 %icmp_ln29_29, i1 %icmp_ln29_28

]]></Node>
<StgValue><ssdm name="or_ln29_14"/></StgValue>
</operation>

<operation id="1097" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:659 %icmp_ln29_30 = icmp_ne  i11 %tmp_41, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_30"/></StgValue>
</operation>

<operation id="1098" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:660 %icmp_ln29_31 = icmp_eq  i52 %trunc_ln29_15, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_31"/></StgValue>
</operation>

<operation id="1099" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:661 %or_ln29_15 = or i1 %icmp_ln29_31, i1 %icmp_ln29_30

]]></Node>
<StgValue><ssdm name="or_ln29_15"/></StgValue>
</operation>

<operation id="1100" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:662 %and_ln29_14 = and i1 %or_ln29_14, i1 %or_ln29_15

]]></Node>
<StgValue><ssdm name="and_ln29_14"/></StgValue>
</operation>

<operation id="1101" st_id="43" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:663 %tmp_42 = fcmp_olt  i64 %p_7, i64 %min_p_14

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1102" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:664 %and_ln29_15 = and i1 %and_ln29_14, i1 %tmp_42

]]></Node>
<StgValue><ssdm name="and_ln29_15"/></StgValue>
</operation>

<operation id="1103" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:665 %min_p_16 = select i1 %and_ln29_15, i64 %p_7, i64 %min_p_14

]]></Node>
<StgValue><ssdm name="min_p_16"/></StgValue>
</operation>

<operation id="1104" st_id="43" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:702 %tmp_46 = fcmp_olt  i64 %p_8, i64 %min_p_16

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1105" st_id="43" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:725 %p_9 = dadd i64 %add52_9, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>

<operation id="1106" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:726 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_9, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1107" st_id="43" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:764 %p_10 = dadd i64 %add52_s, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_10"/></StgValue>
</operation>

<operation id="1108" st_id="43" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:803 %p_11 = dadd i64 %add52_10, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_11"/></StgValue>
</operation>

<operation id="1109" st_id="43" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:842 %p_12 = dadd i64 %add52_11, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_12"/></StgValue>
</operation>

<operation id="1110" st_id="43" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:881 %p_13 = dadd i64 %add52_12, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_13"/></StgValue>
</operation>

<operation id="1111" st_id="43" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:918 %add52_13 = dadd i64 %tmp_67, i64 %bitcast_ln27_14

]]></Node>
<StgValue><ssdm name="add52_13"/></StgValue>
</operation>

<operation id="1112" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:919 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_13, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1113" st_id="43" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:953 %add52_14 = dadd i64 %tmp_71, i64 %bitcast_ln27_15

]]></Node>
<StgValue><ssdm name="add52_14"/></StgValue>
</operation>

<operation id="1114" st_id="43" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:988 %add52_15 = dadd i64 %tmp_76, i64 %bitcast_ln27_16

]]></Node>
<StgValue><ssdm name="add52_15"/></StgValue>
</operation>

<operation id="1115" st_id="43" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1023 %add52_16 = dadd i64 %tmp_81, i64 %bitcast_ln27_17

]]></Node>
<StgValue><ssdm name="add52_16"/></StgValue>
</operation>

<operation id="1116" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1057 %bitcast_ln27_18 = bitcast i64 %tmp_87

]]></Node>
<StgValue><ssdm name="bitcast_ln27_18"/></StgValue>
</operation>

<operation id="1117" st_id="43" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1058 %add52_17 = dadd i64 %tmp_86, i64 %bitcast_ln27_18

]]></Node>
<StgValue><ssdm name="add52_17"/></StgValue>
</operation>

<operation id="1118" st_id="43" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1080 %llike_load_20 = load i12 %llike_addr_20

]]></Node>
<StgValue><ssdm name="llike_load_20"/></StgValue>
</operation>

<operation id="1119" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1081 %zext_ln26_38 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_38"/></StgValue>
</operation>

<operation id="1120" st_id="43" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1082 %lshr_ln26_38 = lshr i128 %llike_load_20, i128 %zext_ln26_38

]]></Node>
<StgValue><ssdm name="lshr_ln26_38"/></StgValue>
</operation>

<operation id="1121" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1083 %trunc_ln26_38 = trunc i128 %lshr_ln26_38

]]></Node>
<StgValue><ssdm name="trunc_ln26_38"/></StgValue>
</operation>

<operation id="1122" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1084 %bitcast_ln26_38 = bitcast i64 %trunc_ln26_38

]]></Node>
<StgValue><ssdm name="bitcast_ln26_38"/></StgValue>
</operation>

<operation id="1123" st_id="43" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1085 %llike_1_load_20 = load i12 %llike_1_addr_20

]]></Node>
<StgValue><ssdm name="llike_1_load_20"/></StgValue>
</operation>

<operation id="1124" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1086 %zext_ln26_39 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_39"/></StgValue>
</operation>

<operation id="1125" st_id="43" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1087 %lshr_ln26_39 = lshr i128 %llike_1_load_20, i128 %zext_ln26_39

]]></Node>
<StgValue><ssdm name="lshr_ln26_39"/></StgValue>
</operation>

<operation id="1126" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1088 %trunc_ln26_39 = trunc i128 %lshr_ln26_39

]]></Node>
<StgValue><ssdm name="trunc_ln26_39"/></StgValue>
</operation>

<operation id="1127" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1089 %bitcast_ln26_39 = bitcast i64 %trunc_ln26_39

]]></Node>
<StgValue><ssdm name="bitcast_ln26_39"/></StgValue>
</operation>

<operation id="1128" st_id="43" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1090 %tmp_91 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_38, i64 %bitcast_ln26_39, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1129" st_id="43" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1115 %llike_load_21 = load i12 %llike_addr_21

]]></Node>
<StgValue><ssdm name="llike_load_21"/></StgValue>
</operation>

<operation id="1130" st_id="43" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1120 %llike_1_load_21 = load i12 %llike_1_addr_21

]]></Node>
<StgValue><ssdm name="llike_1_load_21"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="1131" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:87 %tmp_947 = or i12 %tmp_2, i12 22

]]></Node>
<StgValue><ssdm name="tmp_947"/></StgValue>
</operation>

<operation id="1132" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:88 %tmp_947_cast = zext i12 %tmp_947

]]></Node>
<StgValue><ssdm name="tmp_947_cast"/></StgValue>
</operation>

<operation id="1133" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:89 %llike_addr_22 = getelementptr i128 %llike, i64 0, i64 %tmp_947_cast

]]></Node>
<StgValue><ssdm name="llike_addr_22"/></StgValue>
</operation>

<operation id="1134" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:235 %llike_1_addr_22 = getelementptr i128 %llike_1, i64 0, i64 %tmp_947_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_22"/></StgValue>
</operation>

<operation id="1135" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:689 %bitcast_ln29_16 = bitcast i64 %p_8

]]></Node>
<StgValue><ssdm name="bitcast_ln29_16"/></StgValue>
</operation>

<operation id="1136" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:690 %tmp_44 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_16, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1137" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:691 %trunc_ln29_16 = trunc i64 %bitcast_ln29_16

]]></Node>
<StgValue><ssdm name="trunc_ln29_16"/></StgValue>
</operation>

<operation id="1138" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:692 %bitcast_ln29_17 = bitcast i64 %min_p_16

]]></Node>
<StgValue><ssdm name="bitcast_ln29_17"/></StgValue>
</operation>

<operation id="1139" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:693 %tmp_45 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_17, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1140" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:694 %trunc_ln29_17 = trunc i64 %bitcast_ln29_17

]]></Node>
<StgValue><ssdm name="trunc_ln29_17"/></StgValue>
</operation>

<operation id="1141" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:695 %icmp_ln29_32 = icmp_ne  i11 %tmp_44, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_32"/></StgValue>
</operation>

<operation id="1142" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:696 %icmp_ln29_33 = icmp_eq  i52 %trunc_ln29_16, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_33"/></StgValue>
</operation>

<operation id="1143" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:697 %or_ln29_16 = or i1 %icmp_ln29_33, i1 %icmp_ln29_32

]]></Node>
<StgValue><ssdm name="or_ln29_16"/></StgValue>
</operation>

<operation id="1144" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:698 %icmp_ln29_34 = icmp_ne  i11 %tmp_45, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_34"/></StgValue>
</operation>

<operation id="1145" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:699 %icmp_ln29_35 = icmp_eq  i52 %trunc_ln29_17, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_35"/></StgValue>
</operation>

<operation id="1146" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:700 %or_ln29_17 = or i1 %icmp_ln29_35, i1 %icmp_ln29_34

]]></Node>
<StgValue><ssdm name="or_ln29_17"/></StgValue>
</operation>

<operation id="1147" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:701 %and_ln29_16 = and i1 %or_ln29_16, i1 %or_ln29_17

]]></Node>
<StgValue><ssdm name="and_ln29_16"/></StgValue>
</operation>

<operation id="1148" st_id="44" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:702 %tmp_46 = fcmp_olt  i64 %p_8, i64 %min_p_16

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1149" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:703 %and_ln29_17 = and i1 %and_ln29_16, i1 %tmp_46

]]></Node>
<StgValue><ssdm name="and_ln29_17"/></StgValue>
</operation>

<operation id="1150" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:704 %min_p_18 = select i1 %and_ln29_17, i64 %p_8, i64 %min_p_16

]]></Node>
<StgValue><ssdm name="min_p_18"/></StgValue>
</operation>

<operation id="1151" st_id="44" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:741 %tmp_50 = fcmp_olt  i64 %p_9, i64 %min_p_18

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1152" st_id="44" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:764 %p_10 = dadd i64 %add52_s, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_10"/></StgValue>
</operation>

<operation id="1153" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:765 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_10, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1154" st_id="44" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:803 %p_11 = dadd i64 %add52_10, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_11"/></StgValue>
</operation>

<operation id="1155" st_id="44" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:842 %p_12 = dadd i64 %add52_11, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_12"/></StgValue>
</operation>

<operation id="1156" st_id="44" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:881 %p_13 = dadd i64 %add52_12, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_13"/></StgValue>
</operation>

<operation id="1157" st_id="44" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:920 %p_14 = dadd i64 %add52_13, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_14"/></StgValue>
</operation>

<operation id="1158" st_id="44" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:953 %add52_14 = dadd i64 %tmp_71, i64 %bitcast_ln27_15

]]></Node>
<StgValue><ssdm name="add52_14"/></StgValue>
</operation>

<operation id="1159" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:954 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_14, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1160" st_id="44" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:988 %add52_15 = dadd i64 %tmp_76, i64 %bitcast_ln27_16

]]></Node>
<StgValue><ssdm name="add52_15"/></StgValue>
</operation>

<operation id="1161" st_id="44" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1023 %add52_16 = dadd i64 %tmp_81, i64 %bitcast_ln27_17

]]></Node>
<StgValue><ssdm name="add52_16"/></StgValue>
</operation>

<operation id="1162" st_id="44" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1058 %add52_17 = dadd i64 %tmp_86, i64 %bitcast_ln27_18

]]></Node>
<StgValue><ssdm name="add52_17"/></StgValue>
</operation>

<operation id="1163" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1092 %bitcast_ln27_19 = bitcast i64 %tmp_92

]]></Node>
<StgValue><ssdm name="bitcast_ln27_19"/></StgValue>
</operation>

<operation id="1164" st_id="44" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1093 %add52_18 = dadd i64 %tmp_91, i64 %bitcast_ln27_19

]]></Node>
<StgValue><ssdm name="add52_18"/></StgValue>
</operation>

<operation id="1165" st_id="44" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1115 %llike_load_21 = load i12 %llike_addr_21

]]></Node>
<StgValue><ssdm name="llike_load_21"/></StgValue>
</operation>

<operation id="1166" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1116 %zext_ln26_40 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_40"/></StgValue>
</operation>

<operation id="1167" st_id="44" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1117 %lshr_ln26_40 = lshr i128 %llike_load_21, i128 %zext_ln26_40

]]></Node>
<StgValue><ssdm name="lshr_ln26_40"/></StgValue>
</operation>

<operation id="1168" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1118 %trunc_ln26_40 = trunc i128 %lshr_ln26_40

]]></Node>
<StgValue><ssdm name="trunc_ln26_40"/></StgValue>
</operation>

<operation id="1169" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1119 %bitcast_ln26_40 = bitcast i64 %trunc_ln26_40

]]></Node>
<StgValue><ssdm name="bitcast_ln26_40"/></StgValue>
</operation>

<operation id="1170" st_id="44" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1120 %llike_1_load_21 = load i12 %llike_1_addr_21

]]></Node>
<StgValue><ssdm name="llike_1_load_21"/></StgValue>
</operation>

<operation id="1171" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1121 %zext_ln26_41 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_41"/></StgValue>
</operation>

<operation id="1172" st_id="44" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1122 %lshr_ln26_41 = lshr i128 %llike_1_load_21, i128 %zext_ln26_41

]]></Node>
<StgValue><ssdm name="lshr_ln26_41"/></StgValue>
</operation>

<operation id="1173" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1123 %trunc_ln26_41 = trunc i128 %lshr_ln26_41

]]></Node>
<StgValue><ssdm name="trunc_ln26_41"/></StgValue>
</operation>

<operation id="1174" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1124 %bitcast_ln26_41 = bitcast i64 %trunc_ln26_41

]]></Node>
<StgValue><ssdm name="bitcast_ln26_41"/></StgValue>
</operation>

<operation id="1175" st_id="44" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1125 %tmp_96 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_40, i64 %bitcast_ln26_41, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1176" st_id="44" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1150 %llike_load_22 = load i12 %llike_addr_22

]]></Node>
<StgValue><ssdm name="llike_load_22"/></StgValue>
</operation>

<operation id="1177" st_id="44" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1155 %llike_1_load_22 = load i12 %llike_1_addr_22

]]></Node>
<StgValue><ssdm name="llike_1_load_22"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="1178" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:90 %tmp_948 = or i12 %tmp_2, i12 23

]]></Node>
<StgValue><ssdm name="tmp_948"/></StgValue>
</operation>

<operation id="1179" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:91 %tmp_948_cast = zext i12 %tmp_948

]]></Node>
<StgValue><ssdm name="tmp_948_cast"/></StgValue>
</operation>

<operation id="1180" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:92 %llike_addr_23 = getelementptr i128 %llike, i64 0, i64 %tmp_948_cast

]]></Node>
<StgValue><ssdm name="llike_addr_23"/></StgValue>
</operation>

<operation id="1181" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:236 %llike_1_addr_23 = getelementptr i128 %llike_1, i64 0, i64 %tmp_948_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_23"/></StgValue>
</operation>

<operation id="1182" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:728 %bitcast_ln29_18 = bitcast i64 %p_9

]]></Node>
<StgValue><ssdm name="bitcast_ln29_18"/></StgValue>
</operation>

<operation id="1183" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:729 %tmp_48 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_18, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1184" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:730 %trunc_ln29_18 = trunc i64 %bitcast_ln29_18

]]></Node>
<StgValue><ssdm name="trunc_ln29_18"/></StgValue>
</operation>

<operation id="1185" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:731 %bitcast_ln29_19 = bitcast i64 %min_p_18

]]></Node>
<StgValue><ssdm name="bitcast_ln29_19"/></StgValue>
</operation>

<operation id="1186" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:732 %tmp_49 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_19, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1187" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:733 %trunc_ln29_19 = trunc i64 %bitcast_ln29_19

]]></Node>
<StgValue><ssdm name="trunc_ln29_19"/></StgValue>
</operation>

<operation id="1188" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:734 %icmp_ln29_36 = icmp_ne  i11 %tmp_48, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_36"/></StgValue>
</operation>

<operation id="1189" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:735 %icmp_ln29_37 = icmp_eq  i52 %trunc_ln29_18, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_37"/></StgValue>
</operation>

<operation id="1190" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:736 %or_ln29_18 = or i1 %icmp_ln29_37, i1 %icmp_ln29_36

]]></Node>
<StgValue><ssdm name="or_ln29_18"/></StgValue>
</operation>

<operation id="1191" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:737 %icmp_ln29_38 = icmp_ne  i11 %tmp_49, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_38"/></StgValue>
</operation>

<operation id="1192" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:738 %icmp_ln29_39 = icmp_eq  i52 %trunc_ln29_19, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_39"/></StgValue>
</operation>

<operation id="1193" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:739 %or_ln29_19 = or i1 %icmp_ln29_39, i1 %icmp_ln29_38

]]></Node>
<StgValue><ssdm name="or_ln29_19"/></StgValue>
</operation>

<operation id="1194" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:740 %and_ln29_18 = and i1 %or_ln29_18, i1 %or_ln29_19

]]></Node>
<StgValue><ssdm name="and_ln29_18"/></StgValue>
</operation>

<operation id="1195" st_id="45" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:741 %tmp_50 = fcmp_olt  i64 %p_9, i64 %min_p_18

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1196" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:742 %and_ln29_19 = and i1 %and_ln29_18, i1 %tmp_50

]]></Node>
<StgValue><ssdm name="and_ln29_19"/></StgValue>
</operation>

<operation id="1197" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:743 %min_p_20 = select i1 %and_ln29_19, i64 %p_9, i64 %min_p_18

]]></Node>
<StgValue><ssdm name="min_p_20"/></StgValue>
</operation>

<operation id="1198" st_id="45" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:780 %tmp_54 = fcmp_olt  i64 %p_10, i64 %min_p_20

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1199" st_id="45" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:803 %p_11 = dadd i64 %add52_10, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_11"/></StgValue>
</operation>

<operation id="1200" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:804 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_11, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1201" st_id="45" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:842 %p_12 = dadd i64 %add52_11, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_12"/></StgValue>
</operation>

<operation id="1202" st_id="45" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:881 %p_13 = dadd i64 %add52_12, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_13"/></StgValue>
</operation>

<operation id="1203" st_id="45" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:920 %p_14 = dadd i64 %add52_13, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_14"/></StgValue>
</operation>

<operation id="1204" st_id="45" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:955 %p_15 = dadd i64 %add52_14, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_15"/></StgValue>
</operation>

<operation id="1205" st_id="45" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:988 %add52_15 = dadd i64 %tmp_76, i64 %bitcast_ln27_16

]]></Node>
<StgValue><ssdm name="add52_15"/></StgValue>
</operation>

<operation id="1206" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:989 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_15, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1207" st_id="45" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1023 %add52_16 = dadd i64 %tmp_81, i64 %bitcast_ln27_17

]]></Node>
<StgValue><ssdm name="add52_16"/></StgValue>
</operation>

<operation id="1208" st_id="45" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1058 %add52_17 = dadd i64 %tmp_86, i64 %bitcast_ln27_18

]]></Node>
<StgValue><ssdm name="add52_17"/></StgValue>
</operation>

<operation id="1209" st_id="45" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1093 %add52_18 = dadd i64 %tmp_91, i64 %bitcast_ln27_19

]]></Node>
<StgValue><ssdm name="add52_18"/></StgValue>
</operation>

<operation id="1210" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1127 %bitcast_ln27_20 = bitcast i64 %tmp_97

]]></Node>
<StgValue><ssdm name="bitcast_ln27_20"/></StgValue>
</operation>

<operation id="1211" st_id="45" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1128 %add52_19 = dadd i64 %tmp_96, i64 %bitcast_ln27_20

]]></Node>
<StgValue><ssdm name="add52_19"/></StgValue>
</operation>

<operation id="1212" st_id="45" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1150 %llike_load_22 = load i12 %llike_addr_22

]]></Node>
<StgValue><ssdm name="llike_load_22"/></StgValue>
</operation>

<operation id="1213" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1151 %zext_ln26_42 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_42"/></StgValue>
</operation>

<operation id="1214" st_id="45" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1152 %lshr_ln26_42 = lshr i128 %llike_load_22, i128 %zext_ln26_42

]]></Node>
<StgValue><ssdm name="lshr_ln26_42"/></StgValue>
</operation>

<operation id="1215" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1153 %trunc_ln26_42 = trunc i128 %lshr_ln26_42

]]></Node>
<StgValue><ssdm name="trunc_ln26_42"/></StgValue>
</operation>

<operation id="1216" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1154 %bitcast_ln26_42 = bitcast i64 %trunc_ln26_42

]]></Node>
<StgValue><ssdm name="bitcast_ln26_42"/></StgValue>
</operation>

<operation id="1217" st_id="45" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1155 %llike_1_load_22 = load i12 %llike_1_addr_22

]]></Node>
<StgValue><ssdm name="llike_1_load_22"/></StgValue>
</operation>

<operation id="1218" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1156 %zext_ln26_43 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_43"/></StgValue>
</operation>

<operation id="1219" st_id="45" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1157 %lshr_ln26_43 = lshr i128 %llike_1_load_22, i128 %zext_ln26_43

]]></Node>
<StgValue><ssdm name="lshr_ln26_43"/></StgValue>
</operation>

<operation id="1220" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1158 %trunc_ln26_43 = trunc i128 %lshr_ln26_43

]]></Node>
<StgValue><ssdm name="trunc_ln26_43"/></StgValue>
</operation>

<operation id="1221" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1159 %bitcast_ln26_43 = bitcast i64 %trunc_ln26_43

]]></Node>
<StgValue><ssdm name="bitcast_ln26_43"/></StgValue>
</operation>

<operation id="1222" st_id="45" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1160 %tmp_101 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_42, i64 %bitcast_ln26_43, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1223" st_id="45" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1185 %llike_load_23 = load i12 %llike_addr_23

]]></Node>
<StgValue><ssdm name="llike_load_23"/></StgValue>
</operation>

<operation id="1224" st_id="45" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1190 %llike_1_load_23 = load i12 %llike_1_addr_23

]]></Node>
<StgValue><ssdm name="llike_1_load_23"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="1225" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:93 %tmp_949 = or i12 %tmp_2, i12 24

]]></Node>
<StgValue><ssdm name="tmp_949"/></StgValue>
</operation>

<operation id="1226" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:94 %tmp_949_cast = zext i12 %tmp_949

]]></Node>
<StgValue><ssdm name="tmp_949_cast"/></StgValue>
</operation>

<operation id="1227" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:95 %llike_addr_24 = getelementptr i128 %llike, i64 0, i64 %tmp_949_cast

]]></Node>
<StgValue><ssdm name="llike_addr_24"/></StgValue>
</operation>

<operation id="1228" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:237 %llike_1_addr_24 = getelementptr i128 %llike_1, i64 0, i64 %tmp_949_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_24"/></StgValue>
</operation>

<operation id="1229" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:767 %bitcast_ln29_20 = bitcast i64 %p_10

]]></Node>
<StgValue><ssdm name="bitcast_ln29_20"/></StgValue>
</operation>

<operation id="1230" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:768 %tmp_52 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_20, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1231" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:769 %trunc_ln29_20 = trunc i64 %bitcast_ln29_20

]]></Node>
<StgValue><ssdm name="trunc_ln29_20"/></StgValue>
</operation>

<operation id="1232" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:770 %bitcast_ln29_21 = bitcast i64 %min_p_20

]]></Node>
<StgValue><ssdm name="bitcast_ln29_21"/></StgValue>
</operation>

<operation id="1233" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:771 %tmp_53 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_21, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1234" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:772 %trunc_ln29_21 = trunc i64 %bitcast_ln29_21

]]></Node>
<StgValue><ssdm name="trunc_ln29_21"/></StgValue>
</operation>

<operation id="1235" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:773 %icmp_ln29_40 = icmp_ne  i11 %tmp_52, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_40"/></StgValue>
</operation>

<operation id="1236" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:774 %icmp_ln29_41 = icmp_eq  i52 %trunc_ln29_20, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_41"/></StgValue>
</operation>

<operation id="1237" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:775 %or_ln29_20 = or i1 %icmp_ln29_41, i1 %icmp_ln29_40

]]></Node>
<StgValue><ssdm name="or_ln29_20"/></StgValue>
</operation>

<operation id="1238" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:776 %icmp_ln29_42 = icmp_ne  i11 %tmp_53, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_42"/></StgValue>
</operation>

<operation id="1239" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:777 %icmp_ln29_43 = icmp_eq  i52 %trunc_ln29_21, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_43"/></StgValue>
</operation>

<operation id="1240" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:778 %or_ln29_21 = or i1 %icmp_ln29_43, i1 %icmp_ln29_42

]]></Node>
<StgValue><ssdm name="or_ln29_21"/></StgValue>
</operation>

<operation id="1241" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:779 %and_ln29_20 = and i1 %or_ln29_20, i1 %or_ln29_21

]]></Node>
<StgValue><ssdm name="and_ln29_20"/></StgValue>
</operation>

<operation id="1242" st_id="46" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:780 %tmp_54 = fcmp_olt  i64 %p_10, i64 %min_p_20

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1243" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:781 %and_ln29_21 = and i1 %and_ln29_20, i1 %tmp_54

]]></Node>
<StgValue><ssdm name="and_ln29_21"/></StgValue>
</operation>

<operation id="1244" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:782 %min_p_22 = select i1 %and_ln29_21, i64 %p_10, i64 %min_p_20

]]></Node>
<StgValue><ssdm name="min_p_22"/></StgValue>
</operation>

<operation id="1245" st_id="46" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:819 %tmp_58 = fcmp_olt  i64 %p_11, i64 %min_p_22

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1246" st_id="46" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:842 %p_12 = dadd i64 %add52_11, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_12"/></StgValue>
</operation>

<operation id="1247" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:843 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_12, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1248" st_id="46" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:881 %p_13 = dadd i64 %add52_12, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_13"/></StgValue>
</operation>

<operation id="1249" st_id="46" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:920 %p_14 = dadd i64 %add52_13, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_14"/></StgValue>
</operation>

<operation id="1250" st_id="46" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:955 %p_15 = dadd i64 %add52_14, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_15"/></StgValue>
</operation>

<operation id="1251" st_id="46" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:990 %p_16 = dadd i64 %add52_15, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_16"/></StgValue>
</operation>

<operation id="1252" st_id="46" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1023 %add52_16 = dadd i64 %tmp_81, i64 %bitcast_ln27_17

]]></Node>
<StgValue><ssdm name="add52_16"/></StgValue>
</operation>

<operation id="1253" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1024 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_16, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1254" st_id="46" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1058 %add52_17 = dadd i64 %tmp_86, i64 %bitcast_ln27_18

]]></Node>
<StgValue><ssdm name="add52_17"/></StgValue>
</operation>

<operation id="1255" st_id="46" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1093 %add52_18 = dadd i64 %tmp_91, i64 %bitcast_ln27_19

]]></Node>
<StgValue><ssdm name="add52_18"/></StgValue>
</operation>

<operation id="1256" st_id="46" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1128 %add52_19 = dadd i64 %tmp_96, i64 %bitcast_ln27_20

]]></Node>
<StgValue><ssdm name="add52_19"/></StgValue>
</operation>

<operation id="1257" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1162 %bitcast_ln27_21 = bitcast i64 %tmp_102

]]></Node>
<StgValue><ssdm name="bitcast_ln27_21"/></StgValue>
</operation>

<operation id="1258" st_id="46" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1163 %add52_20 = dadd i64 %tmp_101, i64 %bitcast_ln27_21

]]></Node>
<StgValue><ssdm name="add52_20"/></StgValue>
</operation>

<operation id="1259" st_id="46" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1185 %llike_load_23 = load i12 %llike_addr_23

]]></Node>
<StgValue><ssdm name="llike_load_23"/></StgValue>
</operation>

<operation id="1260" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1186 %zext_ln26_44 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_44"/></StgValue>
</operation>

<operation id="1261" st_id="46" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1187 %lshr_ln26_44 = lshr i128 %llike_load_23, i128 %zext_ln26_44

]]></Node>
<StgValue><ssdm name="lshr_ln26_44"/></StgValue>
</operation>

<operation id="1262" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1188 %trunc_ln26_44 = trunc i128 %lshr_ln26_44

]]></Node>
<StgValue><ssdm name="trunc_ln26_44"/></StgValue>
</operation>

<operation id="1263" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1189 %bitcast_ln26_44 = bitcast i64 %trunc_ln26_44

]]></Node>
<StgValue><ssdm name="bitcast_ln26_44"/></StgValue>
</operation>

<operation id="1264" st_id="46" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1190 %llike_1_load_23 = load i12 %llike_1_addr_23

]]></Node>
<StgValue><ssdm name="llike_1_load_23"/></StgValue>
</operation>

<operation id="1265" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1191 %zext_ln26_45 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_45"/></StgValue>
</operation>

<operation id="1266" st_id="46" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1192 %lshr_ln26_45 = lshr i128 %llike_1_load_23, i128 %zext_ln26_45

]]></Node>
<StgValue><ssdm name="lshr_ln26_45"/></StgValue>
</operation>

<operation id="1267" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1193 %trunc_ln26_45 = trunc i128 %lshr_ln26_45

]]></Node>
<StgValue><ssdm name="trunc_ln26_45"/></StgValue>
</operation>

<operation id="1268" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1194 %bitcast_ln26_45 = bitcast i64 %trunc_ln26_45

]]></Node>
<StgValue><ssdm name="bitcast_ln26_45"/></StgValue>
</operation>

<operation id="1269" st_id="46" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1195 %tmp_106 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_44, i64 %bitcast_ln26_45, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="1270" st_id="46" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1220 %llike_load_24 = load i12 %llike_addr_24

]]></Node>
<StgValue><ssdm name="llike_load_24"/></StgValue>
</operation>

<operation id="1271" st_id="46" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1225 %llike_1_load_24 = load i12 %llike_1_addr_24

]]></Node>
<StgValue><ssdm name="llike_1_load_24"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="1272" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:96 %tmp_950 = or i12 %tmp_2, i12 25

]]></Node>
<StgValue><ssdm name="tmp_950"/></StgValue>
</operation>

<operation id="1273" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:97 %tmp_950_cast = zext i12 %tmp_950

]]></Node>
<StgValue><ssdm name="tmp_950_cast"/></StgValue>
</operation>

<operation id="1274" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:98 %llike_addr_25 = getelementptr i128 %llike, i64 0, i64 %tmp_950_cast

]]></Node>
<StgValue><ssdm name="llike_addr_25"/></StgValue>
</operation>

<operation id="1275" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:238 %llike_1_addr_25 = getelementptr i128 %llike_1, i64 0, i64 %tmp_950_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_25"/></StgValue>
</operation>

<operation id="1276" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:806 %bitcast_ln29_22 = bitcast i64 %p_11

]]></Node>
<StgValue><ssdm name="bitcast_ln29_22"/></StgValue>
</operation>

<operation id="1277" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:807 %tmp_56 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_22, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1278" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:808 %trunc_ln29_22 = trunc i64 %bitcast_ln29_22

]]></Node>
<StgValue><ssdm name="trunc_ln29_22"/></StgValue>
</operation>

<operation id="1279" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:809 %bitcast_ln29_23 = bitcast i64 %min_p_22

]]></Node>
<StgValue><ssdm name="bitcast_ln29_23"/></StgValue>
</operation>

<operation id="1280" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:810 %tmp_57 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_23, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1281" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:811 %trunc_ln29_23 = trunc i64 %bitcast_ln29_23

]]></Node>
<StgValue><ssdm name="trunc_ln29_23"/></StgValue>
</operation>

<operation id="1282" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:812 %icmp_ln29_44 = icmp_ne  i11 %tmp_56, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_44"/></StgValue>
</operation>

<operation id="1283" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:813 %icmp_ln29_45 = icmp_eq  i52 %trunc_ln29_22, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_45"/></StgValue>
</operation>

<operation id="1284" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:814 %or_ln29_22 = or i1 %icmp_ln29_45, i1 %icmp_ln29_44

]]></Node>
<StgValue><ssdm name="or_ln29_22"/></StgValue>
</operation>

<operation id="1285" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:815 %icmp_ln29_46 = icmp_ne  i11 %tmp_57, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_46"/></StgValue>
</operation>

<operation id="1286" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:816 %icmp_ln29_47 = icmp_eq  i52 %trunc_ln29_23, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_47"/></StgValue>
</operation>

<operation id="1287" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:817 %or_ln29_23 = or i1 %icmp_ln29_47, i1 %icmp_ln29_46

]]></Node>
<StgValue><ssdm name="or_ln29_23"/></StgValue>
</operation>

<operation id="1288" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:818 %and_ln29_22 = and i1 %or_ln29_22, i1 %or_ln29_23

]]></Node>
<StgValue><ssdm name="and_ln29_22"/></StgValue>
</operation>

<operation id="1289" st_id="47" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:819 %tmp_58 = fcmp_olt  i64 %p_11, i64 %min_p_22

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1290" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:820 %and_ln29_23 = and i1 %and_ln29_22, i1 %tmp_58

]]></Node>
<StgValue><ssdm name="and_ln29_23"/></StgValue>
</operation>

<operation id="1291" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:821 %min_p_24 = select i1 %and_ln29_23, i64 %p_11, i64 %min_p_22

]]></Node>
<StgValue><ssdm name="min_p_24"/></StgValue>
</operation>

<operation id="1292" st_id="47" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:858 %tmp_62 = fcmp_olt  i64 %p_12, i64 %min_p_24

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1293" st_id="47" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:881 %p_13 = dadd i64 %add52_12, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_13"/></StgValue>
</operation>

<operation id="1294" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:882 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_13, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1295" st_id="47" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:920 %p_14 = dadd i64 %add52_13, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_14"/></StgValue>
</operation>

<operation id="1296" st_id="47" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:955 %p_15 = dadd i64 %add52_14, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_15"/></StgValue>
</operation>

<operation id="1297" st_id="47" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:990 %p_16 = dadd i64 %add52_15, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_16"/></StgValue>
</operation>

<operation id="1298" st_id="47" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1025 %p_17 = dadd i64 %add52_16, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_17"/></StgValue>
</operation>

<operation id="1299" st_id="47" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1058 %add52_17 = dadd i64 %tmp_86, i64 %bitcast_ln27_18

]]></Node>
<StgValue><ssdm name="add52_17"/></StgValue>
</operation>

<operation id="1300" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1059 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_17, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1301" st_id="47" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1093 %add52_18 = dadd i64 %tmp_91, i64 %bitcast_ln27_19

]]></Node>
<StgValue><ssdm name="add52_18"/></StgValue>
</operation>

<operation id="1302" st_id="47" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1128 %add52_19 = dadd i64 %tmp_96, i64 %bitcast_ln27_20

]]></Node>
<StgValue><ssdm name="add52_19"/></StgValue>
</operation>

<operation id="1303" st_id="47" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1163 %add52_20 = dadd i64 %tmp_101, i64 %bitcast_ln27_21

]]></Node>
<StgValue><ssdm name="add52_20"/></StgValue>
</operation>

<operation id="1304" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1197 %bitcast_ln27_22 = bitcast i64 %tmp_107

]]></Node>
<StgValue><ssdm name="bitcast_ln27_22"/></StgValue>
</operation>

<operation id="1305" st_id="47" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1198 %add52_21 = dadd i64 %tmp_106, i64 %bitcast_ln27_22

]]></Node>
<StgValue><ssdm name="add52_21"/></StgValue>
</operation>

<operation id="1306" st_id="47" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1220 %llike_load_24 = load i12 %llike_addr_24

]]></Node>
<StgValue><ssdm name="llike_load_24"/></StgValue>
</operation>

<operation id="1307" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1221 %zext_ln26_46 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_46"/></StgValue>
</operation>

<operation id="1308" st_id="47" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1222 %lshr_ln26_46 = lshr i128 %llike_load_24, i128 %zext_ln26_46

]]></Node>
<StgValue><ssdm name="lshr_ln26_46"/></StgValue>
</operation>

<operation id="1309" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1223 %trunc_ln26_46 = trunc i128 %lshr_ln26_46

]]></Node>
<StgValue><ssdm name="trunc_ln26_46"/></StgValue>
</operation>

<operation id="1310" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1224 %bitcast_ln26_46 = bitcast i64 %trunc_ln26_46

]]></Node>
<StgValue><ssdm name="bitcast_ln26_46"/></StgValue>
</operation>

<operation id="1311" st_id="47" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1225 %llike_1_load_24 = load i12 %llike_1_addr_24

]]></Node>
<StgValue><ssdm name="llike_1_load_24"/></StgValue>
</operation>

<operation id="1312" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1226 %zext_ln26_47 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_47"/></StgValue>
</operation>

<operation id="1313" st_id="47" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1227 %lshr_ln26_47 = lshr i128 %llike_1_load_24, i128 %zext_ln26_47

]]></Node>
<StgValue><ssdm name="lshr_ln26_47"/></StgValue>
</operation>

<operation id="1314" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1228 %trunc_ln26_47 = trunc i128 %lshr_ln26_47

]]></Node>
<StgValue><ssdm name="trunc_ln26_47"/></StgValue>
</operation>

<operation id="1315" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1229 %bitcast_ln26_47 = bitcast i64 %trunc_ln26_47

]]></Node>
<StgValue><ssdm name="bitcast_ln26_47"/></StgValue>
</operation>

<operation id="1316" st_id="47" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1230 %tmp_111 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_46, i64 %bitcast_ln26_47, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1317" st_id="47" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1255 %llike_load_25 = load i12 %llike_addr_25

]]></Node>
<StgValue><ssdm name="llike_load_25"/></StgValue>
</operation>

<operation id="1318" st_id="47" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1260 %llike_1_load_25 = load i12 %llike_1_addr_25

]]></Node>
<StgValue><ssdm name="llike_1_load_25"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="1319" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:99 %tmp_951 = or i12 %tmp_2, i12 26

]]></Node>
<StgValue><ssdm name="tmp_951"/></StgValue>
</operation>

<operation id="1320" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:100 %tmp_951_cast = zext i12 %tmp_951

]]></Node>
<StgValue><ssdm name="tmp_951_cast"/></StgValue>
</operation>

<operation id="1321" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:101 %llike_addr_26 = getelementptr i128 %llike, i64 0, i64 %tmp_951_cast

]]></Node>
<StgValue><ssdm name="llike_addr_26"/></StgValue>
</operation>

<operation id="1322" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:239 %llike_1_addr_26 = getelementptr i128 %llike_1, i64 0, i64 %tmp_951_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_26"/></StgValue>
</operation>

<operation id="1323" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:845 %bitcast_ln29_24 = bitcast i64 %p_12

]]></Node>
<StgValue><ssdm name="bitcast_ln29_24"/></StgValue>
</operation>

<operation id="1324" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:846 %tmp_60 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_24, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1325" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:847 %trunc_ln29_24 = trunc i64 %bitcast_ln29_24

]]></Node>
<StgValue><ssdm name="trunc_ln29_24"/></StgValue>
</operation>

<operation id="1326" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:848 %bitcast_ln29_25 = bitcast i64 %min_p_24

]]></Node>
<StgValue><ssdm name="bitcast_ln29_25"/></StgValue>
</operation>

<operation id="1327" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:849 %tmp_61 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_25, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1328" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:850 %trunc_ln29_25 = trunc i64 %bitcast_ln29_25

]]></Node>
<StgValue><ssdm name="trunc_ln29_25"/></StgValue>
</operation>

<operation id="1329" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:851 %icmp_ln29_48 = icmp_ne  i11 %tmp_60, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_48"/></StgValue>
</operation>

<operation id="1330" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:852 %icmp_ln29_49 = icmp_eq  i52 %trunc_ln29_24, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_49"/></StgValue>
</operation>

<operation id="1331" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:853 %or_ln29_24 = or i1 %icmp_ln29_49, i1 %icmp_ln29_48

]]></Node>
<StgValue><ssdm name="or_ln29_24"/></StgValue>
</operation>

<operation id="1332" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:854 %icmp_ln29_50 = icmp_ne  i11 %tmp_61, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_50"/></StgValue>
</operation>

<operation id="1333" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:855 %icmp_ln29_51 = icmp_eq  i52 %trunc_ln29_25, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_51"/></StgValue>
</operation>

<operation id="1334" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:856 %or_ln29_25 = or i1 %icmp_ln29_51, i1 %icmp_ln29_50

]]></Node>
<StgValue><ssdm name="or_ln29_25"/></StgValue>
</operation>

<operation id="1335" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:857 %and_ln29_24 = and i1 %or_ln29_24, i1 %or_ln29_25

]]></Node>
<StgValue><ssdm name="and_ln29_24"/></StgValue>
</operation>

<operation id="1336" st_id="48" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:858 %tmp_62 = fcmp_olt  i64 %p_12, i64 %min_p_24

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1337" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:859 %and_ln29_25 = and i1 %and_ln29_24, i1 %tmp_62

]]></Node>
<StgValue><ssdm name="and_ln29_25"/></StgValue>
</operation>

<operation id="1338" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:860 %min_p_26 = select i1 %and_ln29_25, i64 %p_12, i64 %min_p_24

]]></Node>
<StgValue><ssdm name="min_p_26"/></StgValue>
</operation>

<operation id="1339" st_id="48" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:897 %tmp_66 = fcmp_olt  i64 %p_13, i64 %min_p_26

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1340" st_id="48" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:920 %p_14 = dadd i64 %add52_13, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_14"/></StgValue>
</operation>

<operation id="1341" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:921 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_14, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1342" st_id="48" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:955 %p_15 = dadd i64 %add52_14, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_15"/></StgValue>
</operation>

<operation id="1343" st_id="48" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:990 %p_16 = dadd i64 %add52_15, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_16"/></StgValue>
</operation>

<operation id="1344" st_id="48" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1025 %p_17 = dadd i64 %add52_16, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_17"/></StgValue>
</operation>

<operation id="1345" st_id="48" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1060 %p_18 = dadd i64 %add52_17, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_18"/></StgValue>
</operation>

<operation id="1346" st_id="48" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1093 %add52_18 = dadd i64 %tmp_91, i64 %bitcast_ln27_19

]]></Node>
<StgValue><ssdm name="add52_18"/></StgValue>
</operation>

<operation id="1347" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1094 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_18, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1348" st_id="48" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1128 %add52_19 = dadd i64 %tmp_96, i64 %bitcast_ln27_20

]]></Node>
<StgValue><ssdm name="add52_19"/></StgValue>
</operation>

<operation id="1349" st_id="48" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1163 %add52_20 = dadd i64 %tmp_101, i64 %bitcast_ln27_21

]]></Node>
<StgValue><ssdm name="add52_20"/></StgValue>
</operation>

<operation id="1350" st_id="48" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1198 %add52_21 = dadd i64 %tmp_106, i64 %bitcast_ln27_22

]]></Node>
<StgValue><ssdm name="add52_21"/></StgValue>
</operation>

<operation id="1351" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1232 %bitcast_ln27_23 = bitcast i64 %tmp_112

]]></Node>
<StgValue><ssdm name="bitcast_ln27_23"/></StgValue>
</operation>

<operation id="1352" st_id="48" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1233 %add52_22 = dadd i64 %tmp_111, i64 %bitcast_ln27_23

]]></Node>
<StgValue><ssdm name="add52_22"/></StgValue>
</operation>

<operation id="1353" st_id="48" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1255 %llike_load_25 = load i12 %llike_addr_25

]]></Node>
<StgValue><ssdm name="llike_load_25"/></StgValue>
</operation>

<operation id="1354" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1256 %zext_ln26_48 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_48"/></StgValue>
</operation>

<operation id="1355" st_id="48" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1257 %lshr_ln26_48 = lshr i128 %llike_load_25, i128 %zext_ln26_48

]]></Node>
<StgValue><ssdm name="lshr_ln26_48"/></StgValue>
</operation>

<operation id="1356" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1258 %trunc_ln26_48 = trunc i128 %lshr_ln26_48

]]></Node>
<StgValue><ssdm name="trunc_ln26_48"/></StgValue>
</operation>

<operation id="1357" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1259 %bitcast_ln26_48 = bitcast i64 %trunc_ln26_48

]]></Node>
<StgValue><ssdm name="bitcast_ln26_48"/></StgValue>
</operation>

<operation id="1358" st_id="48" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1260 %llike_1_load_25 = load i12 %llike_1_addr_25

]]></Node>
<StgValue><ssdm name="llike_1_load_25"/></StgValue>
</operation>

<operation id="1359" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1261 %zext_ln26_49 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_49"/></StgValue>
</operation>

<operation id="1360" st_id="48" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1262 %lshr_ln26_49 = lshr i128 %llike_1_load_25, i128 %zext_ln26_49

]]></Node>
<StgValue><ssdm name="lshr_ln26_49"/></StgValue>
</operation>

<operation id="1361" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1263 %trunc_ln26_49 = trunc i128 %lshr_ln26_49

]]></Node>
<StgValue><ssdm name="trunc_ln26_49"/></StgValue>
</operation>

<operation id="1362" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1264 %bitcast_ln26_49 = bitcast i64 %trunc_ln26_49

]]></Node>
<StgValue><ssdm name="bitcast_ln26_49"/></StgValue>
</operation>

<operation id="1363" st_id="48" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1265 %tmp_116 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_48, i64 %bitcast_ln26_49, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1364" st_id="48" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1290 %llike_load_26 = load i12 %llike_addr_26

]]></Node>
<StgValue><ssdm name="llike_load_26"/></StgValue>
</operation>

<operation id="1365" st_id="48" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1295 %llike_1_load_26 = load i12 %llike_1_addr_26

]]></Node>
<StgValue><ssdm name="llike_1_load_26"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="1366" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:102 %tmp_952 = or i12 %tmp_2, i12 27

]]></Node>
<StgValue><ssdm name="tmp_952"/></StgValue>
</operation>

<operation id="1367" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:103 %tmp_952_cast = zext i12 %tmp_952

]]></Node>
<StgValue><ssdm name="tmp_952_cast"/></StgValue>
</operation>

<operation id="1368" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:104 %llike_addr_27 = getelementptr i128 %llike, i64 0, i64 %tmp_952_cast

]]></Node>
<StgValue><ssdm name="llike_addr_27"/></StgValue>
</operation>

<operation id="1369" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:240 %llike_1_addr_27 = getelementptr i128 %llike_1, i64 0, i64 %tmp_952_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_27"/></StgValue>
</operation>

<operation id="1370" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:884 %bitcast_ln29_26 = bitcast i64 %p_13

]]></Node>
<StgValue><ssdm name="bitcast_ln29_26"/></StgValue>
</operation>

<operation id="1371" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:885 %tmp_64 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_26, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1372" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:886 %trunc_ln29_26 = trunc i64 %bitcast_ln29_26

]]></Node>
<StgValue><ssdm name="trunc_ln29_26"/></StgValue>
</operation>

<operation id="1373" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:887 %bitcast_ln29_27 = bitcast i64 %min_p_26

]]></Node>
<StgValue><ssdm name="bitcast_ln29_27"/></StgValue>
</operation>

<operation id="1374" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:888 %tmp_65 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_27, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1375" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:889 %trunc_ln29_27 = trunc i64 %bitcast_ln29_27

]]></Node>
<StgValue><ssdm name="trunc_ln29_27"/></StgValue>
</operation>

<operation id="1376" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:890 %icmp_ln29_52 = icmp_ne  i11 %tmp_64, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_52"/></StgValue>
</operation>

<operation id="1377" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:891 %icmp_ln29_53 = icmp_eq  i52 %trunc_ln29_26, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_53"/></StgValue>
</operation>

<operation id="1378" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:892 %or_ln29_26 = or i1 %icmp_ln29_53, i1 %icmp_ln29_52

]]></Node>
<StgValue><ssdm name="or_ln29_26"/></StgValue>
</operation>

<operation id="1379" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:893 %icmp_ln29_54 = icmp_ne  i11 %tmp_65, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_54"/></StgValue>
</operation>

<operation id="1380" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:894 %icmp_ln29_55 = icmp_eq  i52 %trunc_ln29_27, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_55"/></StgValue>
</operation>

<operation id="1381" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:895 %or_ln29_27 = or i1 %icmp_ln29_55, i1 %icmp_ln29_54

]]></Node>
<StgValue><ssdm name="or_ln29_27"/></StgValue>
</operation>

<operation id="1382" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:896 %and_ln29_26 = and i1 %or_ln29_26, i1 %or_ln29_27

]]></Node>
<StgValue><ssdm name="and_ln29_26"/></StgValue>
</operation>

<operation id="1383" st_id="49" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:897 %tmp_66 = fcmp_olt  i64 %p_13, i64 %min_p_26

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1384" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:898 %and_ln29_27 = and i1 %and_ln29_26, i1 %tmp_66

]]></Node>
<StgValue><ssdm name="and_ln29_27"/></StgValue>
</operation>

<operation id="1385" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:899 %min_p_28 = select i1 %and_ln29_27, i64 %p_13, i64 %min_p_26

]]></Node>
<StgValue><ssdm name="min_p_28"/></StgValue>
</operation>

<operation id="1386" st_id="49" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:936 %tmp_70 = fcmp_olt  i64 %p_14, i64 %min_p_28

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1387" st_id="49" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:955 %p_15 = dadd i64 %add52_14, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_15"/></StgValue>
</operation>

<operation id="1388" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:956 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_15, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1389" st_id="49" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:990 %p_16 = dadd i64 %add52_15, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_16"/></StgValue>
</operation>

<operation id="1390" st_id="49" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1025 %p_17 = dadd i64 %add52_16, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_17"/></StgValue>
</operation>

<operation id="1391" st_id="49" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1060 %p_18 = dadd i64 %add52_17, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_18"/></StgValue>
</operation>

<operation id="1392" st_id="49" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1095 %p_19 = dadd i64 %add52_18, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_19"/></StgValue>
</operation>

<operation id="1393" st_id="49" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1128 %add52_19 = dadd i64 %tmp_96, i64 %bitcast_ln27_20

]]></Node>
<StgValue><ssdm name="add52_19"/></StgValue>
</operation>

<operation id="1394" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1129 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_19, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1395" st_id="49" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1163 %add52_20 = dadd i64 %tmp_101, i64 %bitcast_ln27_21

]]></Node>
<StgValue><ssdm name="add52_20"/></StgValue>
</operation>

<operation id="1396" st_id="49" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1198 %add52_21 = dadd i64 %tmp_106, i64 %bitcast_ln27_22

]]></Node>
<StgValue><ssdm name="add52_21"/></StgValue>
</operation>

<operation id="1397" st_id="49" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1233 %add52_22 = dadd i64 %tmp_111, i64 %bitcast_ln27_23

]]></Node>
<StgValue><ssdm name="add52_22"/></StgValue>
</operation>

<operation id="1398" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1267 %bitcast_ln27_24 = bitcast i64 %tmp_117

]]></Node>
<StgValue><ssdm name="bitcast_ln27_24"/></StgValue>
</operation>

<operation id="1399" st_id="49" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1268 %add52_23 = dadd i64 %tmp_116, i64 %bitcast_ln27_24

]]></Node>
<StgValue><ssdm name="add52_23"/></StgValue>
</operation>

<operation id="1400" st_id="49" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1290 %llike_load_26 = load i12 %llike_addr_26

]]></Node>
<StgValue><ssdm name="llike_load_26"/></StgValue>
</operation>

<operation id="1401" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1291 %zext_ln26_50 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_50"/></StgValue>
</operation>

<operation id="1402" st_id="49" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1292 %lshr_ln26_50 = lshr i128 %llike_load_26, i128 %zext_ln26_50

]]></Node>
<StgValue><ssdm name="lshr_ln26_50"/></StgValue>
</operation>

<operation id="1403" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1293 %trunc_ln26_50 = trunc i128 %lshr_ln26_50

]]></Node>
<StgValue><ssdm name="trunc_ln26_50"/></StgValue>
</operation>

<operation id="1404" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1294 %bitcast_ln26_50 = bitcast i64 %trunc_ln26_50

]]></Node>
<StgValue><ssdm name="bitcast_ln26_50"/></StgValue>
</operation>

<operation id="1405" st_id="49" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1295 %llike_1_load_26 = load i12 %llike_1_addr_26

]]></Node>
<StgValue><ssdm name="llike_1_load_26"/></StgValue>
</operation>

<operation id="1406" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1296 %zext_ln26_51 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_51"/></StgValue>
</operation>

<operation id="1407" st_id="49" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1297 %lshr_ln26_51 = lshr i128 %llike_1_load_26, i128 %zext_ln26_51

]]></Node>
<StgValue><ssdm name="lshr_ln26_51"/></StgValue>
</operation>

<operation id="1408" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1298 %trunc_ln26_51 = trunc i128 %lshr_ln26_51

]]></Node>
<StgValue><ssdm name="trunc_ln26_51"/></StgValue>
</operation>

<operation id="1409" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1299 %bitcast_ln26_51 = bitcast i64 %trunc_ln26_51

]]></Node>
<StgValue><ssdm name="bitcast_ln26_51"/></StgValue>
</operation>

<operation id="1410" st_id="49" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1300 %tmp_121 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_50, i64 %bitcast_ln26_51, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1411" st_id="49" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1325 %llike_load_27 = load i12 %llike_addr_27

]]></Node>
<StgValue><ssdm name="llike_load_27"/></StgValue>
</operation>

<operation id="1412" st_id="49" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1330 %llike_1_load_27 = load i12 %llike_1_addr_27

]]></Node>
<StgValue><ssdm name="llike_1_load_27"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="1413" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:105 %tmp_953 = or i12 %tmp_2, i12 28

]]></Node>
<StgValue><ssdm name="tmp_953"/></StgValue>
</operation>

<operation id="1414" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:106 %tmp_953_cast = zext i12 %tmp_953

]]></Node>
<StgValue><ssdm name="tmp_953_cast"/></StgValue>
</operation>

<operation id="1415" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:107 %llike_addr_28 = getelementptr i128 %llike, i64 0, i64 %tmp_953_cast

]]></Node>
<StgValue><ssdm name="llike_addr_28"/></StgValue>
</operation>

<operation id="1416" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:241 %llike_1_addr_28 = getelementptr i128 %llike_1, i64 0, i64 %tmp_953_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_28"/></StgValue>
</operation>

<operation id="1417" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:923 %bitcast_ln29_28 = bitcast i64 %p_14

]]></Node>
<StgValue><ssdm name="bitcast_ln29_28"/></StgValue>
</operation>

<operation id="1418" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:924 %tmp_68 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_28, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1419" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:925 %trunc_ln29_28 = trunc i64 %bitcast_ln29_28

]]></Node>
<StgValue><ssdm name="trunc_ln29_28"/></StgValue>
</operation>

<operation id="1420" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:926 %bitcast_ln29_29 = bitcast i64 %min_p_28

]]></Node>
<StgValue><ssdm name="bitcast_ln29_29"/></StgValue>
</operation>

<operation id="1421" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:927 %tmp_69 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_29, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1422" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:928 %trunc_ln29_29 = trunc i64 %bitcast_ln29_29

]]></Node>
<StgValue><ssdm name="trunc_ln29_29"/></StgValue>
</operation>

<operation id="1423" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:929 %icmp_ln29_56 = icmp_ne  i11 %tmp_68, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_56"/></StgValue>
</operation>

<operation id="1424" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:930 %icmp_ln29_57 = icmp_eq  i52 %trunc_ln29_28, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_57"/></StgValue>
</operation>

<operation id="1425" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:931 %or_ln29_28 = or i1 %icmp_ln29_57, i1 %icmp_ln29_56

]]></Node>
<StgValue><ssdm name="or_ln29_28"/></StgValue>
</operation>

<operation id="1426" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:932 %icmp_ln29_58 = icmp_ne  i11 %tmp_69, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_58"/></StgValue>
</operation>

<operation id="1427" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:933 %icmp_ln29_59 = icmp_eq  i52 %trunc_ln29_29, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_59"/></StgValue>
</operation>

<operation id="1428" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:934 %or_ln29_29 = or i1 %icmp_ln29_59, i1 %icmp_ln29_58

]]></Node>
<StgValue><ssdm name="or_ln29_29"/></StgValue>
</operation>

<operation id="1429" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:935 %and_ln29_28 = and i1 %or_ln29_28, i1 %or_ln29_29

]]></Node>
<StgValue><ssdm name="and_ln29_28"/></StgValue>
</operation>

<operation id="1430" st_id="50" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:936 %tmp_70 = fcmp_olt  i64 %p_14, i64 %min_p_28

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1431" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:937 %and_ln29_29 = and i1 %and_ln29_28, i1 %tmp_70

]]></Node>
<StgValue><ssdm name="and_ln29_29"/></StgValue>
</operation>

<operation id="1432" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:938 %min_p_30 = select i1 %and_ln29_29, i64 %p_14, i64 %min_p_28

]]></Node>
<StgValue><ssdm name="min_p_30"/></StgValue>
</operation>

<operation id="1433" st_id="50" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:971 %tmp_75 = fcmp_olt  i64 %p_15, i64 %min_p_30

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1434" st_id="50" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:990 %p_16 = dadd i64 %add52_15, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_16"/></StgValue>
</operation>

<operation id="1435" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:991 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_16, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1436" st_id="50" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1025 %p_17 = dadd i64 %add52_16, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_17"/></StgValue>
</operation>

<operation id="1437" st_id="50" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1060 %p_18 = dadd i64 %add52_17, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_18"/></StgValue>
</operation>

<operation id="1438" st_id="50" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1095 %p_19 = dadd i64 %add52_18, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_19"/></StgValue>
</operation>

<operation id="1439" st_id="50" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1130 %p_20 = dadd i64 %add52_19, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_20"/></StgValue>
</operation>

<operation id="1440" st_id="50" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1163 %add52_20 = dadd i64 %tmp_101, i64 %bitcast_ln27_21

]]></Node>
<StgValue><ssdm name="add52_20"/></StgValue>
</operation>

<operation id="1441" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1164 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_20, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1442" st_id="50" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1198 %add52_21 = dadd i64 %tmp_106, i64 %bitcast_ln27_22

]]></Node>
<StgValue><ssdm name="add52_21"/></StgValue>
</operation>

<operation id="1443" st_id="50" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1233 %add52_22 = dadd i64 %tmp_111, i64 %bitcast_ln27_23

]]></Node>
<StgValue><ssdm name="add52_22"/></StgValue>
</operation>

<operation id="1444" st_id="50" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1268 %add52_23 = dadd i64 %tmp_116, i64 %bitcast_ln27_24

]]></Node>
<StgValue><ssdm name="add52_23"/></StgValue>
</operation>

<operation id="1445" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1302 %bitcast_ln27_25 = bitcast i64 %tmp_122

]]></Node>
<StgValue><ssdm name="bitcast_ln27_25"/></StgValue>
</operation>

<operation id="1446" st_id="50" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1303 %add52_24 = dadd i64 %tmp_121, i64 %bitcast_ln27_25

]]></Node>
<StgValue><ssdm name="add52_24"/></StgValue>
</operation>

<operation id="1447" st_id="50" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1325 %llike_load_27 = load i12 %llike_addr_27

]]></Node>
<StgValue><ssdm name="llike_load_27"/></StgValue>
</operation>

<operation id="1448" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1326 %zext_ln26_52 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_52"/></StgValue>
</operation>

<operation id="1449" st_id="50" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1327 %lshr_ln26_52 = lshr i128 %llike_load_27, i128 %zext_ln26_52

]]></Node>
<StgValue><ssdm name="lshr_ln26_52"/></StgValue>
</operation>

<operation id="1450" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1328 %trunc_ln26_52 = trunc i128 %lshr_ln26_52

]]></Node>
<StgValue><ssdm name="trunc_ln26_52"/></StgValue>
</operation>

<operation id="1451" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1329 %bitcast_ln26_52 = bitcast i64 %trunc_ln26_52

]]></Node>
<StgValue><ssdm name="bitcast_ln26_52"/></StgValue>
</operation>

<operation id="1452" st_id="50" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1330 %llike_1_load_27 = load i12 %llike_1_addr_27

]]></Node>
<StgValue><ssdm name="llike_1_load_27"/></StgValue>
</operation>

<operation id="1453" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1331 %zext_ln26_53 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_53"/></StgValue>
</operation>

<operation id="1454" st_id="50" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1332 %lshr_ln26_53 = lshr i128 %llike_1_load_27, i128 %zext_ln26_53

]]></Node>
<StgValue><ssdm name="lshr_ln26_53"/></StgValue>
</operation>

<operation id="1455" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1333 %trunc_ln26_53 = trunc i128 %lshr_ln26_53

]]></Node>
<StgValue><ssdm name="trunc_ln26_53"/></StgValue>
</operation>

<operation id="1456" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1334 %bitcast_ln26_53 = bitcast i64 %trunc_ln26_53

]]></Node>
<StgValue><ssdm name="bitcast_ln26_53"/></StgValue>
</operation>

<operation id="1457" st_id="50" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1335 %tmp_126 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_52, i64 %bitcast_ln26_53, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1458" st_id="50" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1360 %llike_load_28 = load i12 %llike_addr_28

]]></Node>
<StgValue><ssdm name="llike_load_28"/></StgValue>
</operation>

<operation id="1459" st_id="50" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1365 %llike_1_load_28 = load i12 %llike_1_addr_28

]]></Node>
<StgValue><ssdm name="llike_1_load_28"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="1460" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:108 %tmp_954 = or i12 %tmp_2, i12 29

]]></Node>
<StgValue><ssdm name="tmp_954"/></StgValue>
</operation>

<operation id="1461" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:109 %tmp_954_cast = zext i12 %tmp_954

]]></Node>
<StgValue><ssdm name="tmp_954_cast"/></StgValue>
</operation>

<operation id="1462" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:110 %llike_addr_29 = getelementptr i128 %llike, i64 0, i64 %tmp_954_cast

]]></Node>
<StgValue><ssdm name="llike_addr_29"/></StgValue>
</operation>

<operation id="1463" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:242 %llike_1_addr_29 = getelementptr i128 %llike_1, i64 0, i64 %tmp_954_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_29"/></StgValue>
</operation>

<operation id="1464" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:958 %bitcast_ln29_30 = bitcast i64 %p_15

]]></Node>
<StgValue><ssdm name="bitcast_ln29_30"/></StgValue>
</operation>

<operation id="1465" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:959 %tmp_73 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_30, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1466" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:960 %trunc_ln29_30 = trunc i64 %bitcast_ln29_30

]]></Node>
<StgValue><ssdm name="trunc_ln29_30"/></StgValue>
</operation>

<operation id="1467" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:961 %bitcast_ln29_31 = bitcast i64 %min_p_30

]]></Node>
<StgValue><ssdm name="bitcast_ln29_31"/></StgValue>
</operation>

<operation id="1468" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:962 %tmp_74 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_31, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1469" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:963 %trunc_ln29_31 = trunc i64 %bitcast_ln29_31

]]></Node>
<StgValue><ssdm name="trunc_ln29_31"/></StgValue>
</operation>

<operation id="1470" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:964 %icmp_ln29_60 = icmp_ne  i11 %tmp_73, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_60"/></StgValue>
</operation>

<operation id="1471" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:965 %icmp_ln29_61 = icmp_eq  i52 %trunc_ln29_30, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_61"/></StgValue>
</operation>

<operation id="1472" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:966 %or_ln29_30 = or i1 %icmp_ln29_61, i1 %icmp_ln29_60

]]></Node>
<StgValue><ssdm name="or_ln29_30"/></StgValue>
</operation>

<operation id="1473" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:967 %icmp_ln29_62 = icmp_ne  i11 %tmp_74, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_62"/></StgValue>
</operation>

<operation id="1474" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:968 %icmp_ln29_63 = icmp_eq  i52 %trunc_ln29_31, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_63"/></StgValue>
</operation>

<operation id="1475" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:969 %or_ln29_31 = or i1 %icmp_ln29_63, i1 %icmp_ln29_62

]]></Node>
<StgValue><ssdm name="or_ln29_31"/></StgValue>
</operation>

<operation id="1476" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:970 %and_ln29_30 = and i1 %or_ln29_30, i1 %or_ln29_31

]]></Node>
<StgValue><ssdm name="and_ln29_30"/></StgValue>
</operation>

<operation id="1477" st_id="51" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:971 %tmp_75 = fcmp_olt  i64 %p_15, i64 %min_p_30

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1478" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:972 %and_ln29_31 = and i1 %and_ln29_30, i1 %tmp_75

]]></Node>
<StgValue><ssdm name="and_ln29_31"/></StgValue>
</operation>

<operation id="1479" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:973 %min_p_32 = select i1 %and_ln29_31, i64 %p_15, i64 %min_p_30

]]></Node>
<StgValue><ssdm name="min_p_32"/></StgValue>
</operation>

<operation id="1480" st_id="51" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1006 %tmp_80 = fcmp_olt  i64 %p_16, i64 %min_p_32

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1481" st_id="51" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1025 %p_17 = dadd i64 %add52_16, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_17"/></StgValue>
</operation>

<operation id="1482" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1026 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_17, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1483" st_id="51" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1060 %p_18 = dadd i64 %add52_17, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_18"/></StgValue>
</operation>

<operation id="1484" st_id="51" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1095 %p_19 = dadd i64 %add52_18, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_19"/></StgValue>
</operation>

<operation id="1485" st_id="51" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1130 %p_20 = dadd i64 %add52_19, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_20"/></StgValue>
</operation>

<operation id="1486" st_id="51" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1165 %p_21 = dadd i64 %add52_20, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_21"/></StgValue>
</operation>

<operation id="1487" st_id="51" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1198 %add52_21 = dadd i64 %tmp_106, i64 %bitcast_ln27_22

]]></Node>
<StgValue><ssdm name="add52_21"/></StgValue>
</operation>

<operation id="1488" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1199 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_21, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1489" st_id="51" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1233 %add52_22 = dadd i64 %tmp_111, i64 %bitcast_ln27_23

]]></Node>
<StgValue><ssdm name="add52_22"/></StgValue>
</operation>

<operation id="1490" st_id="51" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1268 %add52_23 = dadd i64 %tmp_116, i64 %bitcast_ln27_24

]]></Node>
<StgValue><ssdm name="add52_23"/></StgValue>
</operation>

<operation id="1491" st_id="51" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1303 %add52_24 = dadd i64 %tmp_121, i64 %bitcast_ln27_25

]]></Node>
<StgValue><ssdm name="add52_24"/></StgValue>
</operation>

<operation id="1492" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1337 %bitcast_ln27_26 = bitcast i64 %tmp_127

]]></Node>
<StgValue><ssdm name="bitcast_ln27_26"/></StgValue>
</operation>

<operation id="1493" st_id="51" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1338 %add52_25 = dadd i64 %tmp_126, i64 %bitcast_ln27_26

]]></Node>
<StgValue><ssdm name="add52_25"/></StgValue>
</operation>

<operation id="1494" st_id="51" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1360 %llike_load_28 = load i12 %llike_addr_28

]]></Node>
<StgValue><ssdm name="llike_load_28"/></StgValue>
</operation>

<operation id="1495" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1361 %zext_ln26_54 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_54"/></StgValue>
</operation>

<operation id="1496" st_id="51" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1362 %lshr_ln26_54 = lshr i128 %llike_load_28, i128 %zext_ln26_54

]]></Node>
<StgValue><ssdm name="lshr_ln26_54"/></StgValue>
</operation>

<operation id="1497" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1363 %trunc_ln26_54 = trunc i128 %lshr_ln26_54

]]></Node>
<StgValue><ssdm name="trunc_ln26_54"/></StgValue>
</operation>

<operation id="1498" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1364 %bitcast_ln26_54 = bitcast i64 %trunc_ln26_54

]]></Node>
<StgValue><ssdm name="bitcast_ln26_54"/></StgValue>
</operation>

<operation id="1499" st_id="51" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1365 %llike_1_load_28 = load i12 %llike_1_addr_28

]]></Node>
<StgValue><ssdm name="llike_1_load_28"/></StgValue>
</operation>

<operation id="1500" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1366 %zext_ln26_55 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_55"/></StgValue>
</operation>

<operation id="1501" st_id="51" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1367 %lshr_ln26_55 = lshr i128 %llike_1_load_28, i128 %zext_ln26_55

]]></Node>
<StgValue><ssdm name="lshr_ln26_55"/></StgValue>
</operation>

<operation id="1502" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1368 %trunc_ln26_55 = trunc i128 %lshr_ln26_55

]]></Node>
<StgValue><ssdm name="trunc_ln26_55"/></StgValue>
</operation>

<operation id="1503" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1369 %bitcast_ln26_55 = bitcast i64 %trunc_ln26_55

]]></Node>
<StgValue><ssdm name="bitcast_ln26_55"/></StgValue>
</operation>

<operation id="1504" st_id="51" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1370 %tmp_131 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_54, i64 %bitcast_ln26_55, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1505" st_id="51" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1395 %llike_load_29 = load i12 %llike_addr_29

]]></Node>
<StgValue><ssdm name="llike_load_29"/></StgValue>
</operation>

<operation id="1506" st_id="51" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1400 %llike_1_load_29 = load i12 %llike_1_addr_29

]]></Node>
<StgValue><ssdm name="llike_1_load_29"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="1507" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:111 %tmp_955 = or i12 %tmp_2, i12 30

]]></Node>
<StgValue><ssdm name="tmp_955"/></StgValue>
</operation>

<operation id="1508" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:112 %tmp_955_cast = zext i12 %tmp_955

]]></Node>
<StgValue><ssdm name="tmp_955_cast"/></StgValue>
</operation>

<operation id="1509" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:113 %llike_addr_30 = getelementptr i128 %llike, i64 0, i64 %tmp_955_cast

]]></Node>
<StgValue><ssdm name="llike_addr_30"/></StgValue>
</operation>

<operation id="1510" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:243 %llike_1_addr_30 = getelementptr i128 %llike_1, i64 0, i64 %tmp_955_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_30"/></StgValue>
</operation>

<operation id="1511" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:993 %bitcast_ln29_32 = bitcast i64 %p_16

]]></Node>
<StgValue><ssdm name="bitcast_ln29_32"/></StgValue>
</operation>

<operation id="1512" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:994 %tmp_78 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_32, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1513" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:995 %trunc_ln29_32 = trunc i64 %bitcast_ln29_32

]]></Node>
<StgValue><ssdm name="trunc_ln29_32"/></StgValue>
</operation>

<operation id="1514" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:996 %bitcast_ln29_33 = bitcast i64 %min_p_32

]]></Node>
<StgValue><ssdm name="bitcast_ln29_33"/></StgValue>
</operation>

<operation id="1515" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:997 %tmp_79 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_33, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1516" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:998 %trunc_ln29_33 = trunc i64 %bitcast_ln29_33

]]></Node>
<StgValue><ssdm name="trunc_ln29_33"/></StgValue>
</operation>

<operation id="1517" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:999 %icmp_ln29_64 = icmp_ne  i11 %tmp_78, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_64"/></StgValue>
</operation>

<operation id="1518" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1000 %icmp_ln29_65 = icmp_eq  i52 %trunc_ln29_32, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_65"/></StgValue>
</operation>

<operation id="1519" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1001 %or_ln29_32 = or i1 %icmp_ln29_65, i1 %icmp_ln29_64

]]></Node>
<StgValue><ssdm name="or_ln29_32"/></StgValue>
</operation>

<operation id="1520" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1002 %icmp_ln29_66 = icmp_ne  i11 %tmp_79, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_66"/></StgValue>
</operation>

<operation id="1521" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1003 %icmp_ln29_67 = icmp_eq  i52 %trunc_ln29_33, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_67"/></StgValue>
</operation>

<operation id="1522" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1004 %or_ln29_33 = or i1 %icmp_ln29_67, i1 %icmp_ln29_66

]]></Node>
<StgValue><ssdm name="or_ln29_33"/></StgValue>
</operation>

<operation id="1523" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1005 %and_ln29_32 = and i1 %or_ln29_32, i1 %or_ln29_33

]]></Node>
<StgValue><ssdm name="and_ln29_32"/></StgValue>
</operation>

<operation id="1524" st_id="52" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1006 %tmp_80 = fcmp_olt  i64 %p_16, i64 %min_p_32

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1525" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1007 %and_ln29_33 = and i1 %and_ln29_32, i1 %tmp_80

]]></Node>
<StgValue><ssdm name="and_ln29_33"/></StgValue>
</operation>

<operation id="1526" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1008 %min_p_34 = select i1 %and_ln29_33, i64 %p_16, i64 %min_p_32

]]></Node>
<StgValue><ssdm name="min_p_34"/></StgValue>
</operation>

<operation id="1527" st_id="52" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1041 %tmp_85 = fcmp_olt  i64 %p_17, i64 %min_p_34

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1528" st_id="52" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1060 %p_18 = dadd i64 %add52_17, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_18"/></StgValue>
</operation>

<operation id="1529" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1061 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_18, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1530" st_id="52" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1095 %p_19 = dadd i64 %add52_18, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_19"/></StgValue>
</operation>

<operation id="1531" st_id="52" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1130 %p_20 = dadd i64 %add52_19, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_20"/></StgValue>
</operation>

<operation id="1532" st_id="52" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1165 %p_21 = dadd i64 %add52_20, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_21"/></StgValue>
</operation>

<operation id="1533" st_id="52" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1200 %p_22 = dadd i64 %add52_21, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_22"/></StgValue>
</operation>

<operation id="1534" st_id="52" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1233 %add52_22 = dadd i64 %tmp_111, i64 %bitcast_ln27_23

]]></Node>
<StgValue><ssdm name="add52_22"/></StgValue>
</operation>

<operation id="1535" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1234 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_22, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1536" st_id="52" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1268 %add52_23 = dadd i64 %tmp_116, i64 %bitcast_ln27_24

]]></Node>
<StgValue><ssdm name="add52_23"/></StgValue>
</operation>

<operation id="1537" st_id="52" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1303 %add52_24 = dadd i64 %tmp_121, i64 %bitcast_ln27_25

]]></Node>
<StgValue><ssdm name="add52_24"/></StgValue>
</operation>

<operation id="1538" st_id="52" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1338 %add52_25 = dadd i64 %tmp_126, i64 %bitcast_ln27_26

]]></Node>
<StgValue><ssdm name="add52_25"/></StgValue>
</operation>

<operation id="1539" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1372 %bitcast_ln27_27 = bitcast i64 %tmp_132

]]></Node>
<StgValue><ssdm name="bitcast_ln27_27"/></StgValue>
</operation>

<operation id="1540" st_id="52" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1373 %add52_26 = dadd i64 %tmp_131, i64 %bitcast_ln27_27

]]></Node>
<StgValue><ssdm name="add52_26"/></StgValue>
</operation>

<operation id="1541" st_id="52" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1395 %llike_load_29 = load i12 %llike_addr_29

]]></Node>
<StgValue><ssdm name="llike_load_29"/></StgValue>
</operation>

<operation id="1542" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1396 %zext_ln26_56 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_56"/></StgValue>
</operation>

<operation id="1543" st_id="52" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1397 %lshr_ln26_56 = lshr i128 %llike_load_29, i128 %zext_ln26_56

]]></Node>
<StgValue><ssdm name="lshr_ln26_56"/></StgValue>
</operation>

<operation id="1544" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1398 %trunc_ln26_56 = trunc i128 %lshr_ln26_56

]]></Node>
<StgValue><ssdm name="trunc_ln26_56"/></StgValue>
</operation>

<operation id="1545" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1399 %bitcast_ln26_56 = bitcast i64 %trunc_ln26_56

]]></Node>
<StgValue><ssdm name="bitcast_ln26_56"/></StgValue>
</operation>

<operation id="1546" st_id="52" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1400 %llike_1_load_29 = load i12 %llike_1_addr_29

]]></Node>
<StgValue><ssdm name="llike_1_load_29"/></StgValue>
</operation>

<operation id="1547" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1401 %zext_ln26_57 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_57"/></StgValue>
</operation>

<operation id="1548" st_id="52" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1402 %lshr_ln26_57 = lshr i128 %llike_1_load_29, i128 %zext_ln26_57

]]></Node>
<StgValue><ssdm name="lshr_ln26_57"/></StgValue>
</operation>

<operation id="1549" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1403 %trunc_ln26_57 = trunc i128 %lshr_ln26_57

]]></Node>
<StgValue><ssdm name="trunc_ln26_57"/></StgValue>
</operation>

<operation id="1550" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1404 %bitcast_ln26_57 = bitcast i64 %trunc_ln26_57

]]></Node>
<StgValue><ssdm name="bitcast_ln26_57"/></StgValue>
</operation>

<operation id="1551" st_id="52" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1405 %tmp_136 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_56, i64 %bitcast_ln26_57, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="1552" st_id="52" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1430 %llike_load_30 = load i12 %llike_addr_30

]]></Node>
<StgValue><ssdm name="llike_load_30"/></StgValue>
</operation>

<operation id="1553" st_id="52" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1435 %llike_1_load_30 = load i12 %llike_1_addr_30

]]></Node>
<StgValue><ssdm name="llike_1_load_30"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="1554" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:114 %tmp_956 = or i12 %tmp_2, i12 31

]]></Node>
<StgValue><ssdm name="tmp_956"/></StgValue>
</operation>

<operation id="1555" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:115 %tmp_956_cast = zext i12 %tmp_956

]]></Node>
<StgValue><ssdm name="tmp_956_cast"/></StgValue>
</operation>

<operation id="1556" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:116 %llike_addr_31 = getelementptr i128 %llike, i64 0, i64 %tmp_956_cast

]]></Node>
<StgValue><ssdm name="llike_addr_31"/></StgValue>
</operation>

<operation id="1557" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:244 %llike_1_addr_31 = getelementptr i128 %llike_1, i64 0, i64 %tmp_956_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_31"/></StgValue>
</operation>

<operation id="1558" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1028 %bitcast_ln29_34 = bitcast i64 %p_17

]]></Node>
<StgValue><ssdm name="bitcast_ln29_34"/></StgValue>
</operation>

<operation id="1559" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1029 %tmp_83 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_34, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1560" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1030 %trunc_ln29_34 = trunc i64 %bitcast_ln29_34

]]></Node>
<StgValue><ssdm name="trunc_ln29_34"/></StgValue>
</operation>

<operation id="1561" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1031 %bitcast_ln29_35 = bitcast i64 %min_p_34

]]></Node>
<StgValue><ssdm name="bitcast_ln29_35"/></StgValue>
</operation>

<operation id="1562" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1032 %tmp_84 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_35, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1563" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1033 %trunc_ln29_35 = trunc i64 %bitcast_ln29_35

]]></Node>
<StgValue><ssdm name="trunc_ln29_35"/></StgValue>
</operation>

<operation id="1564" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1034 %icmp_ln29_68 = icmp_ne  i11 %tmp_83, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_68"/></StgValue>
</operation>

<operation id="1565" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1035 %icmp_ln29_69 = icmp_eq  i52 %trunc_ln29_34, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_69"/></StgValue>
</operation>

<operation id="1566" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1036 %or_ln29_34 = or i1 %icmp_ln29_69, i1 %icmp_ln29_68

]]></Node>
<StgValue><ssdm name="or_ln29_34"/></StgValue>
</operation>

<operation id="1567" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1037 %icmp_ln29_70 = icmp_ne  i11 %tmp_84, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_70"/></StgValue>
</operation>

<operation id="1568" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1038 %icmp_ln29_71 = icmp_eq  i52 %trunc_ln29_35, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_71"/></StgValue>
</operation>

<operation id="1569" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1039 %or_ln29_35 = or i1 %icmp_ln29_71, i1 %icmp_ln29_70

]]></Node>
<StgValue><ssdm name="or_ln29_35"/></StgValue>
</operation>

<operation id="1570" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1040 %and_ln29_34 = and i1 %or_ln29_34, i1 %or_ln29_35

]]></Node>
<StgValue><ssdm name="and_ln29_34"/></StgValue>
</operation>

<operation id="1571" st_id="53" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1041 %tmp_85 = fcmp_olt  i64 %p_17, i64 %min_p_34

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1572" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1042 %and_ln29_35 = and i1 %and_ln29_34, i1 %tmp_85

]]></Node>
<StgValue><ssdm name="and_ln29_35"/></StgValue>
</operation>

<operation id="1573" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1043 %min_p_36 = select i1 %and_ln29_35, i64 %p_17, i64 %min_p_34

]]></Node>
<StgValue><ssdm name="min_p_36"/></StgValue>
</operation>

<operation id="1574" st_id="53" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1076 %tmp_90 = fcmp_olt  i64 %p_18, i64 %min_p_36

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1575" st_id="53" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1095 %p_19 = dadd i64 %add52_18, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_19"/></StgValue>
</operation>

<operation id="1576" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1096 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_19, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1577" st_id="53" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1130 %p_20 = dadd i64 %add52_19, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_20"/></StgValue>
</operation>

<operation id="1578" st_id="53" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1165 %p_21 = dadd i64 %add52_20, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_21"/></StgValue>
</operation>

<operation id="1579" st_id="53" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1200 %p_22 = dadd i64 %add52_21, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_22"/></StgValue>
</operation>

<operation id="1580" st_id="53" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1235 %p_23 = dadd i64 %add52_22, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_23"/></StgValue>
</operation>

<operation id="1581" st_id="53" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1268 %add52_23 = dadd i64 %tmp_116, i64 %bitcast_ln27_24

]]></Node>
<StgValue><ssdm name="add52_23"/></StgValue>
</operation>

<operation id="1582" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1269 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_23, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1583" st_id="53" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1303 %add52_24 = dadd i64 %tmp_121, i64 %bitcast_ln27_25

]]></Node>
<StgValue><ssdm name="add52_24"/></StgValue>
</operation>

<operation id="1584" st_id="53" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1338 %add52_25 = dadd i64 %tmp_126, i64 %bitcast_ln27_26

]]></Node>
<StgValue><ssdm name="add52_25"/></StgValue>
</operation>

<operation id="1585" st_id="53" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1373 %add52_26 = dadd i64 %tmp_131, i64 %bitcast_ln27_27

]]></Node>
<StgValue><ssdm name="add52_26"/></StgValue>
</operation>

<operation id="1586" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1407 %bitcast_ln27_28 = bitcast i64 %tmp_137

]]></Node>
<StgValue><ssdm name="bitcast_ln27_28"/></StgValue>
</operation>

<operation id="1587" st_id="53" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1408 %add52_27 = dadd i64 %tmp_136, i64 %bitcast_ln27_28

]]></Node>
<StgValue><ssdm name="add52_27"/></StgValue>
</operation>

<operation id="1588" st_id="53" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1430 %llike_load_30 = load i12 %llike_addr_30

]]></Node>
<StgValue><ssdm name="llike_load_30"/></StgValue>
</operation>

<operation id="1589" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1431 %zext_ln26_58 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_58"/></StgValue>
</operation>

<operation id="1590" st_id="53" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1432 %lshr_ln26_58 = lshr i128 %llike_load_30, i128 %zext_ln26_58

]]></Node>
<StgValue><ssdm name="lshr_ln26_58"/></StgValue>
</operation>

<operation id="1591" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1433 %trunc_ln26_58 = trunc i128 %lshr_ln26_58

]]></Node>
<StgValue><ssdm name="trunc_ln26_58"/></StgValue>
</operation>

<operation id="1592" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1434 %bitcast_ln26_58 = bitcast i64 %trunc_ln26_58

]]></Node>
<StgValue><ssdm name="bitcast_ln26_58"/></StgValue>
</operation>

<operation id="1593" st_id="53" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1435 %llike_1_load_30 = load i12 %llike_1_addr_30

]]></Node>
<StgValue><ssdm name="llike_1_load_30"/></StgValue>
</operation>

<operation id="1594" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1436 %zext_ln26_59 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_59"/></StgValue>
</operation>

<operation id="1595" st_id="53" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1437 %lshr_ln26_59 = lshr i128 %llike_1_load_30, i128 %zext_ln26_59

]]></Node>
<StgValue><ssdm name="lshr_ln26_59"/></StgValue>
</operation>

<operation id="1596" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1438 %trunc_ln26_59 = trunc i128 %lshr_ln26_59

]]></Node>
<StgValue><ssdm name="trunc_ln26_59"/></StgValue>
</operation>

<operation id="1597" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1439 %bitcast_ln26_59 = bitcast i64 %trunc_ln26_59

]]></Node>
<StgValue><ssdm name="bitcast_ln26_59"/></StgValue>
</operation>

<operation id="1598" st_id="53" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1440 %tmp_141 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_58, i64 %bitcast_ln26_59, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1599" st_id="53" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1465 %llike_load_31 = load i12 %llike_addr_31

]]></Node>
<StgValue><ssdm name="llike_load_31"/></StgValue>
</operation>

<operation id="1600" st_id="53" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1470 %llike_1_load_31 = load i12 %llike_1_addr_31

]]></Node>
<StgValue><ssdm name="llike_1_load_31"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="1601" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:117 %tmp_957 = or i12 %tmp_2, i12 32

]]></Node>
<StgValue><ssdm name="tmp_957"/></StgValue>
</operation>

<operation id="1602" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:118 %tmp_957_cast = zext i12 %tmp_957

]]></Node>
<StgValue><ssdm name="tmp_957_cast"/></StgValue>
</operation>

<operation id="1603" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:119 %llike_addr_32 = getelementptr i128 %llike, i64 0, i64 %tmp_957_cast

]]></Node>
<StgValue><ssdm name="llike_addr_32"/></StgValue>
</operation>

<operation id="1604" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:245 %llike_1_addr_32 = getelementptr i128 %llike_1, i64 0, i64 %tmp_957_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_32"/></StgValue>
</operation>

<operation id="1605" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1063 %bitcast_ln29_36 = bitcast i64 %p_18

]]></Node>
<StgValue><ssdm name="bitcast_ln29_36"/></StgValue>
</operation>

<operation id="1606" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1064 %tmp_88 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_36, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1607" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1065 %trunc_ln29_36 = trunc i64 %bitcast_ln29_36

]]></Node>
<StgValue><ssdm name="trunc_ln29_36"/></StgValue>
</operation>

<operation id="1608" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1066 %bitcast_ln29_37 = bitcast i64 %min_p_36

]]></Node>
<StgValue><ssdm name="bitcast_ln29_37"/></StgValue>
</operation>

<operation id="1609" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1067 %tmp_89 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_37, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1610" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1068 %trunc_ln29_37 = trunc i64 %bitcast_ln29_37

]]></Node>
<StgValue><ssdm name="trunc_ln29_37"/></StgValue>
</operation>

<operation id="1611" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1069 %icmp_ln29_72 = icmp_ne  i11 %tmp_88, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_72"/></StgValue>
</operation>

<operation id="1612" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1070 %icmp_ln29_73 = icmp_eq  i52 %trunc_ln29_36, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_73"/></StgValue>
</operation>

<operation id="1613" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1071 %or_ln29_36 = or i1 %icmp_ln29_73, i1 %icmp_ln29_72

]]></Node>
<StgValue><ssdm name="or_ln29_36"/></StgValue>
</operation>

<operation id="1614" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1072 %icmp_ln29_74 = icmp_ne  i11 %tmp_89, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_74"/></StgValue>
</operation>

<operation id="1615" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1073 %icmp_ln29_75 = icmp_eq  i52 %trunc_ln29_37, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_75"/></StgValue>
</operation>

<operation id="1616" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1074 %or_ln29_37 = or i1 %icmp_ln29_75, i1 %icmp_ln29_74

]]></Node>
<StgValue><ssdm name="or_ln29_37"/></StgValue>
</operation>

<operation id="1617" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1075 %and_ln29_36 = and i1 %or_ln29_36, i1 %or_ln29_37

]]></Node>
<StgValue><ssdm name="and_ln29_36"/></StgValue>
</operation>

<operation id="1618" st_id="54" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1076 %tmp_90 = fcmp_olt  i64 %p_18, i64 %min_p_36

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1619" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1077 %and_ln29_37 = and i1 %and_ln29_36, i1 %tmp_90

]]></Node>
<StgValue><ssdm name="and_ln29_37"/></StgValue>
</operation>

<operation id="1620" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1078 %min_p_38 = select i1 %and_ln29_37, i64 %p_18, i64 %min_p_36

]]></Node>
<StgValue><ssdm name="min_p_38"/></StgValue>
</operation>

<operation id="1621" st_id="54" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1111 %tmp_95 = fcmp_olt  i64 %p_19, i64 %min_p_38

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1622" st_id="54" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1130 %p_20 = dadd i64 %add52_19, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_20"/></StgValue>
</operation>

<operation id="1623" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1131 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_20, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1624" st_id="54" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1165 %p_21 = dadd i64 %add52_20, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_21"/></StgValue>
</operation>

<operation id="1625" st_id="54" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1200 %p_22 = dadd i64 %add52_21, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_22"/></StgValue>
</operation>

<operation id="1626" st_id="54" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1235 %p_23 = dadd i64 %add52_22, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_23"/></StgValue>
</operation>

<operation id="1627" st_id="54" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1270 %p_24 = dadd i64 %add52_23, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_24"/></StgValue>
</operation>

<operation id="1628" st_id="54" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1303 %add52_24 = dadd i64 %tmp_121, i64 %bitcast_ln27_25

]]></Node>
<StgValue><ssdm name="add52_24"/></StgValue>
</operation>

<operation id="1629" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1304 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_24, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1630" st_id="54" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1338 %add52_25 = dadd i64 %tmp_126, i64 %bitcast_ln27_26

]]></Node>
<StgValue><ssdm name="add52_25"/></StgValue>
</operation>

<operation id="1631" st_id="54" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1373 %add52_26 = dadd i64 %tmp_131, i64 %bitcast_ln27_27

]]></Node>
<StgValue><ssdm name="add52_26"/></StgValue>
</operation>

<operation id="1632" st_id="54" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1408 %add52_27 = dadd i64 %tmp_136, i64 %bitcast_ln27_28

]]></Node>
<StgValue><ssdm name="add52_27"/></StgValue>
</operation>

<operation id="1633" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1442 %bitcast_ln27_29 = bitcast i64 %tmp_142

]]></Node>
<StgValue><ssdm name="bitcast_ln27_29"/></StgValue>
</operation>

<operation id="1634" st_id="54" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1443 %add52_28 = dadd i64 %tmp_141, i64 %bitcast_ln27_29

]]></Node>
<StgValue><ssdm name="add52_28"/></StgValue>
</operation>

<operation id="1635" st_id="54" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1465 %llike_load_31 = load i12 %llike_addr_31

]]></Node>
<StgValue><ssdm name="llike_load_31"/></StgValue>
</operation>

<operation id="1636" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1466 %zext_ln26_60 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_60"/></StgValue>
</operation>

<operation id="1637" st_id="54" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1467 %lshr_ln26_60 = lshr i128 %llike_load_31, i128 %zext_ln26_60

]]></Node>
<StgValue><ssdm name="lshr_ln26_60"/></StgValue>
</operation>

<operation id="1638" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1468 %trunc_ln26_60 = trunc i128 %lshr_ln26_60

]]></Node>
<StgValue><ssdm name="trunc_ln26_60"/></StgValue>
</operation>

<operation id="1639" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1469 %bitcast_ln26_60 = bitcast i64 %trunc_ln26_60

]]></Node>
<StgValue><ssdm name="bitcast_ln26_60"/></StgValue>
</operation>

<operation id="1640" st_id="54" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1470 %llike_1_load_31 = load i12 %llike_1_addr_31

]]></Node>
<StgValue><ssdm name="llike_1_load_31"/></StgValue>
</operation>

<operation id="1641" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1471 %zext_ln26_61 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_61"/></StgValue>
</operation>

<operation id="1642" st_id="54" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1472 %lshr_ln26_61 = lshr i128 %llike_1_load_31, i128 %zext_ln26_61

]]></Node>
<StgValue><ssdm name="lshr_ln26_61"/></StgValue>
</operation>

<operation id="1643" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1473 %trunc_ln26_61 = trunc i128 %lshr_ln26_61

]]></Node>
<StgValue><ssdm name="trunc_ln26_61"/></StgValue>
</operation>

<operation id="1644" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1474 %bitcast_ln26_61 = bitcast i64 %trunc_ln26_61

]]></Node>
<StgValue><ssdm name="bitcast_ln26_61"/></StgValue>
</operation>

<operation id="1645" st_id="54" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1475 %tmp_146 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_60, i64 %bitcast_ln26_61, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="1646" st_id="54" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1500 %llike_load_32 = load i12 %llike_addr_32

]]></Node>
<StgValue><ssdm name="llike_load_32"/></StgValue>
</operation>

<operation id="1647" st_id="54" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1505 %llike_1_load_32 = load i12 %llike_1_addr_32

]]></Node>
<StgValue><ssdm name="llike_1_load_32"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="1648" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:120 %tmp_958 = or i12 %tmp_2, i12 33

]]></Node>
<StgValue><ssdm name="tmp_958"/></StgValue>
</operation>

<operation id="1649" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:121 %tmp_958_cast = zext i12 %tmp_958

]]></Node>
<StgValue><ssdm name="tmp_958_cast"/></StgValue>
</operation>

<operation id="1650" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:122 %llike_addr_33 = getelementptr i128 %llike, i64 0, i64 %tmp_958_cast

]]></Node>
<StgValue><ssdm name="llike_addr_33"/></StgValue>
</operation>

<operation id="1651" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:246 %llike_1_addr_33 = getelementptr i128 %llike_1, i64 0, i64 %tmp_958_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_33"/></StgValue>
</operation>

<operation id="1652" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1098 %bitcast_ln29_38 = bitcast i64 %p_19

]]></Node>
<StgValue><ssdm name="bitcast_ln29_38"/></StgValue>
</operation>

<operation id="1653" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1099 %tmp_93 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_38, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1654" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1100 %trunc_ln29_38 = trunc i64 %bitcast_ln29_38

]]></Node>
<StgValue><ssdm name="trunc_ln29_38"/></StgValue>
</operation>

<operation id="1655" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1101 %bitcast_ln29_39 = bitcast i64 %min_p_38

]]></Node>
<StgValue><ssdm name="bitcast_ln29_39"/></StgValue>
</operation>

<operation id="1656" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1102 %tmp_94 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_39, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1657" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1103 %trunc_ln29_39 = trunc i64 %bitcast_ln29_39

]]></Node>
<StgValue><ssdm name="trunc_ln29_39"/></StgValue>
</operation>

<operation id="1658" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1104 %icmp_ln29_76 = icmp_ne  i11 %tmp_93, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_76"/></StgValue>
</operation>

<operation id="1659" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1105 %icmp_ln29_77 = icmp_eq  i52 %trunc_ln29_38, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_77"/></StgValue>
</operation>

<operation id="1660" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1106 %or_ln29_38 = or i1 %icmp_ln29_77, i1 %icmp_ln29_76

]]></Node>
<StgValue><ssdm name="or_ln29_38"/></StgValue>
</operation>

<operation id="1661" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1107 %icmp_ln29_78 = icmp_ne  i11 %tmp_94, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_78"/></StgValue>
</operation>

<operation id="1662" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1108 %icmp_ln29_79 = icmp_eq  i52 %trunc_ln29_39, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_79"/></StgValue>
</operation>

<operation id="1663" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1109 %or_ln29_39 = or i1 %icmp_ln29_79, i1 %icmp_ln29_78

]]></Node>
<StgValue><ssdm name="or_ln29_39"/></StgValue>
</operation>

<operation id="1664" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1110 %and_ln29_38 = and i1 %or_ln29_38, i1 %or_ln29_39

]]></Node>
<StgValue><ssdm name="and_ln29_38"/></StgValue>
</operation>

<operation id="1665" st_id="55" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1111 %tmp_95 = fcmp_olt  i64 %p_19, i64 %min_p_38

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1666" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1112 %and_ln29_39 = and i1 %and_ln29_38, i1 %tmp_95

]]></Node>
<StgValue><ssdm name="and_ln29_39"/></StgValue>
</operation>

<operation id="1667" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1113 %min_p_40 = select i1 %and_ln29_39, i64 %p_19, i64 %min_p_38

]]></Node>
<StgValue><ssdm name="min_p_40"/></StgValue>
</operation>

<operation id="1668" st_id="55" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1146 %tmp_100 = fcmp_olt  i64 %p_20, i64 %min_p_40

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1669" st_id="55" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1165 %p_21 = dadd i64 %add52_20, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_21"/></StgValue>
</operation>

<operation id="1670" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1166 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_21, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1671" st_id="55" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1200 %p_22 = dadd i64 %add52_21, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_22"/></StgValue>
</operation>

<operation id="1672" st_id="55" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1235 %p_23 = dadd i64 %add52_22, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_23"/></StgValue>
</operation>

<operation id="1673" st_id="55" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1270 %p_24 = dadd i64 %add52_23, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_24"/></StgValue>
</operation>

<operation id="1674" st_id="55" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1305 %p_25 = dadd i64 %add52_24, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_25"/></StgValue>
</operation>

<operation id="1675" st_id="55" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1338 %add52_25 = dadd i64 %tmp_126, i64 %bitcast_ln27_26

]]></Node>
<StgValue><ssdm name="add52_25"/></StgValue>
</operation>

<operation id="1676" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1339 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_25, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1677" st_id="55" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1373 %add52_26 = dadd i64 %tmp_131, i64 %bitcast_ln27_27

]]></Node>
<StgValue><ssdm name="add52_26"/></StgValue>
</operation>

<operation id="1678" st_id="55" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1408 %add52_27 = dadd i64 %tmp_136, i64 %bitcast_ln27_28

]]></Node>
<StgValue><ssdm name="add52_27"/></StgValue>
</operation>

<operation id="1679" st_id="55" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1443 %add52_28 = dadd i64 %tmp_141, i64 %bitcast_ln27_29

]]></Node>
<StgValue><ssdm name="add52_28"/></StgValue>
</operation>

<operation id="1680" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1477 %bitcast_ln27_30 = bitcast i64 %tmp_147

]]></Node>
<StgValue><ssdm name="bitcast_ln27_30"/></StgValue>
</operation>

<operation id="1681" st_id="55" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1478 %add52_29 = dadd i64 %tmp_146, i64 %bitcast_ln27_30

]]></Node>
<StgValue><ssdm name="add52_29"/></StgValue>
</operation>

<operation id="1682" st_id="55" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1500 %llike_load_32 = load i12 %llike_addr_32

]]></Node>
<StgValue><ssdm name="llike_load_32"/></StgValue>
</operation>

<operation id="1683" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1501 %zext_ln26_62 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_62"/></StgValue>
</operation>

<operation id="1684" st_id="55" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1502 %lshr_ln26_62 = lshr i128 %llike_load_32, i128 %zext_ln26_62

]]></Node>
<StgValue><ssdm name="lshr_ln26_62"/></StgValue>
</operation>

<operation id="1685" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1503 %trunc_ln26_62 = trunc i128 %lshr_ln26_62

]]></Node>
<StgValue><ssdm name="trunc_ln26_62"/></StgValue>
</operation>

<operation id="1686" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1504 %bitcast_ln26_62 = bitcast i64 %trunc_ln26_62

]]></Node>
<StgValue><ssdm name="bitcast_ln26_62"/></StgValue>
</operation>

<operation id="1687" st_id="55" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1505 %llike_1_load_32 = load i12 %llike_1_addr_32

]]></Node>
<StgValue><ssdm name="llike_1_load_32"/></StgValue>
</operation>

<operation id="1688" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1506 %zext_ln26_63 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_63"/></StgValue>
</operation>

<operation id="1689" st_id="55" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1507 %lshr_ln26_63 = lshr i128 %llike_1_load_32, i128 %zext_ln26_63

]]></Node>
<StgValue><ssdm name="lshr_ln26_63"/></StgValue>
</operation>

<operation id="1690" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1508 %trunc_ln26_63 = trunc i128 %lshr_ln26_63

]]></Node>
<StgValue><ssdm name="trunc_ln26_63"/></StgValue>
</operation>

<operation id="1691" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1509 %bitcast_ln26_63 = bitcast i64 %trunc_ln26_63

]]></Node>
<StgValue><ssdm name="bitcast_ln26_63"/></StgValue>
</operation>

<operation id="1692" st_id="55" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1510 %tmp_151 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_62, i64 %bitcast_ln26_63, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="1693" st_id="55" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1537 %llike_load_33 = load i12 %llike_addr_33

]]></Node>
<StgValue><ssdm name="llike_load_33"/></StgValue>
</operation>

<operation id="1694" st_id="55" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1542 %llike_1_load_33 = load i12 %llike_1_addr_33

]]></Node>
<StgValue><ssdm name="llike_1_load_33"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="1695" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:123 %tmp_959 = or i12 %tmp_2, i12 34

]]></Node>
<StgValue><ssdm name="tmp_959"/></StgValue>
</operation>

<operation id="1696" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:124 %tmp_959_cast = zext i12 %tmp_959

]]></Node>
<StgValue><ssdm name="tmp_959_cast"/></StgValue>
</operation>

<operation id="1697" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:125 %llike_addr_34 = getelementptr i128 %llike, i64 0, i64 %tmp_959_cast

]]></Node>
<StgValue><ssdm name="llike_addr_34"/></StgValue>
</operation>

<operation id="1698" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:247 %llike_1_addr_34 = getelementptr i128 %llike_1, i64 0, i64 %tmp_959_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_34"/></StgValue>
</operation>

<operation id="1699" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1133 %bitcast_ln29_40 = bitcast i64 %p_20

]]></Node>
<StgValue><ssdm name="bitcast_ln29_40"/></StgValue>
</operation>

<operation id="1700" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1134 %tmp_98 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_40, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1701" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1135 %trunc_ln29_40 = trunc i64 %bitcast_ln29_40

]]></Node>
<StgValue><ssdm name="trunc_ln29_40"/></StgValue>
</operation>

<operation id="1702" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1136 %bitcast_ln29_41 = bitcast i64 %min_p_40

]]></Node>
<StgValue><ssdm name="bitcast_ln29_41"/></StgValue>
</operation>

<operation id="1703" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1137 %tmp_99 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_41, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1704" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1138 %trunc_ln29_41 = trunc i64 %bitcast_ln29_41

]]></Node>
<StgValue><ssdm name="trunc_ln29_41"/></StgValue>
</operation>

<operation id="1705" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1139 %icmp_ln29_80 = icmp_ne  i11 %tmp_98, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_80"/></StgValue>
</operation>

<operation id="1706" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1140 %icmp_ln29_81 = icmp_eq  i52 %trunc_ln29_40, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_81"/></StgValue>
</operation>

<operation id="1707" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1141 %or_ln29_40 = or i1 %icmp_ln29_81, i1 %icmp_ln29_80

]]></Node>
<StgValue><ssdm name="or_ln29_40"/></StgValue>
</operation>

<operation id="1708" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1142 %icmp_ln29_82 = icmp_ne  i11 %tmp_99, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_82"/></StgValue>
</operation>

<operation id="1709" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1143 %icmp_ln29_83 = icmp_eq  i52 %trunc_ln29_41, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_83"/></StgValue>
</operation>

<operation id="1710" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1144 %or_ln29_41 = or i1 %icmp_ln29_83, i1 %icmp_ln29_82

]]></Node>
<StgValue><ssdm name="or_ln29_41"/></StgValue>
</operation>

<operation id="1711" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1145 %and_ln29_40 = and i1 %or_ln29_40, i1 %or_ln29_41

]]></Node>
<StgValue><ssdm name="and_ln29_40"/></StgValue>
</operation>

<operation id="1712" st_id="56" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1146 %tmp_100 = fcmp_olt  i64 %p_20, i64 %min_p_40

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1713" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1147 %and_ln29_41 = and i1 %and_ln29_40, i1 %tmp_100

]]></Node>
<StgValue><ssdm name="and_ln29_41"/></StgValue>
</operation>

<operation id="1714" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1148 %min_p_42 = select i1 %and_ln29_41, i64 %p_20, i64 %min_p_40

]]></Node>
<StgValue><ssdm name="min_p_42"/></StgValue>
</operation>

<operation id="1715" st_id="56" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1181 %tmp_105 = fcmp_olt  i64 %p_21, i64 %min_p_42

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1716" st_id="56" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1200 %p_22 = dadd i64 %add52_21, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_22"/></StgValue>
</operation>

<operation id="1717" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1201 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_22, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1718" st_id="56" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1235 %p_23 = dadd i64 %add52_22, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_23"/></StgValue>
</operation>

<operation id="1719" st_id="56" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1270 %p_24 = dadd i64 %add52_23, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_24"/></StgValue>
</operation>

<operation id="1720" st_id="56" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1305 %p_25 = dadd i64 %add52_24, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_25"/></StgValue>
</operation>

<operation id="1721" st_id="56" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1340 %p_26 = dadd i64 %add52_25, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_26"/></StgValue>
</operation>

<operation id="1722" st_id="56" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1373 %add52_26 = dadd i64 %tmp_131, i64 %bitcast_ln27_27

]]></Node>
<StgValue><ssdm name="add52_26"/></StgValue>
</operation>

<operation id="1723" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1374 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_26, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1724" st_id="56" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1408 %add52_27 = dadd i64 %tmp_136, i64 %bitcast_ln27_28

]]></Node>
<StgValue><ssdm name="add52_27"/></StgValue>
</operation>

<operation id="1725" st_id="56" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1443 %add52_28 = dadd i64 %tmp_141, i64 %bitcast_ln27_29

]]></Node>
<StgValue><ssdm name="add52_28"/></StgValue>
</operation>

<operation id="1726" st_id="56" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1478 %add52_29 = dadd i64 %tmp_146, i64 %bitcast_ln27_30

]]></Node>
<StgValue><ssdm name="add52_29"/></StgValue>
</operation>

<operation id="1727" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1514 %bitcast_ln27_31 = bitcast i64 %trunc_ln27_15

]]></Node>
<StgValue><ssdm name="bitcast_ln27_31"/></StgValue>
</operation>

<operation id="1728" st_id="56" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1515 %add52_30 = dadd i64 %tmp_151, i64 %bitcast_ln27_31

]]></Node>
<StgValue><ssdm name="add52_30"/></StgValue>
</operation>

<operation id="1729" st_id="56" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1537 %llike_load_33 = load i12 %llike_addr_33

]]></Node>
<StgValue><ssdm name="llike_load_33"/></StgValue>
</operation>

<operation id="1730" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1538 %zext_ln26_64 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_64"/></StgValue>
</operation>

<operation id="1731" st_id="56" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1539 %lshr_ln26_64 = lshr i128 %llike_load_33, i128 %zext_ln26_64

]]></Node>
<StgValue><ssdm name="lshr_ln26_64"/></StgValue>
</operation>

<operation id="1732" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1540 %trunc_ln26_64 = trunc i128 %lshr_ln26_64

]]></Node>
<StgValue><ssdm name="trunc_ln26_64"/></StgValue>
</operation>

<operation id="1733" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1541 %bitcast_ln26_64 = bitcast i64 %trunc_ln26_64

]]></Node>
<StgValue><ssdm name="bitcast_ln26_64"/></StgValue>
</operation>

<operation id="1734" st_id="56" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1542 %llike_1_load_33 = load i12 %llike_1_addr_33

]]></Node>
<StgValue><ssdm name="llike_1_load_33"/></StgValue>
</operation>

<operation id="1735" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1543 %zext_ln26_65 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_65"/></StgValue>
</operation>

<operation id="1736" st_id="56" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1544 %lshr_ln26_65 = lshr i128 %llike_1_load_33, i128 %zext_ln26_65

]]></Node>
<StgValue><ssdm name="lshr_ln26_65"/></StgValue>
</operation>

<operation id="1737" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1545 %trunc_ln26_65 = trunc i128 %lshr_ln26_65

]]></Node>
<StgValue><ssdm name="trunc_ln26_65"/></StgValue>
</operation>

<operation id="1738" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1546 %bitcast_ln26_65 = bitcast i64 %trunc_ln26_65

]]></Node>
<StgValue><ssdm name="bitcast_ln26_65"/></StgValue>
</operation>

<operation id="1739" st_id="56" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1547 %tmp_155 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_64, i64 %bitcast_ln26_65, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="1740" st_id="56" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1574 %llike_load_34 = load i12 %llike_addr_34

]]></Node>
<StgValue><ssdm name="llike_load_34"/></StgValue>
</operation>

<operation id="1741" st_id="56" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1579 %llike_1_load_34 = load i12 %llike_1_addr_34

]]></Node>
<StgValue><ssdm name="llike_1_load_34"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="1742" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:126 %tmp_960 = or i12 %tmp_2, i12 35

]]></Node>
<StgValue><ssdm name="tmp_960"/></StgValue>
</operation>

<operation id="1743" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:127 %tmp_960_cast = zext i12 %tmp_960

]]></Node>
<StgValue><ssdm name="tmp_960_cast"/></StgValue>
</operation>

<operation id="1744" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:128 %llike_addr_35 = getelementptr i128 %llike, i64 0, i64 %tmp_960_cast

]]></Node>
<StgValue><ssdm name="llike_addr_35"/></StgValue>
</operation>

<operation id="1745" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:248 %llike_1_addr_35 = getelementptr i128 %llike_1, i64 0, i64 %tmp_960_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_35"/></StgValue>
</operation>

<operation id="1746" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1168 %bitcast_ln29_42 = bitcast i64 %p_21

]]></Node>
<StgValue><ssdm name="bitcast_ln29_42"/></StgValue>
</operation>

<operation id="1747" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1169 %tmp_103 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_42, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1748" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1170 %trunc_ln29_42 = trunc i64 %bitcast_ln29_42

]]></Node>
<StgValue><ssdm name="trunc_ln29_42"/></StgValue>
</operation>

<operation id="1749" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1171 %bitcast_ln29_43 = bitcast i64 %min_p_42

]]></Node>
<StgValue><ssdm name="bitcast_ln29_43"/></StgValue>
</operation>

<operation id="1750" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1172 %tmp_104 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_43, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1751" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1173 %trunc_ln29_43 = trunc i64 %bitcast_ln29_43

]]></Node>
<StgValue><ssdm name="trunc_ln29_43"/></StgValue>
</operation>

<operation id="1752" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1174 %icmp_ln29_84 = icmp_ne  i11 %tmp_103, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_84"/></StgValue>
</operation>

<operation id="1753" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1175 %icmp_ln29_85 = icmp_eq  i52 %trunc_ln29_42, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_85"/></StgValue>
</operation>

<operation id="1754" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1176 %or_ln29_42 = or i1 %icmp_ln29_85, i1 %icmp_ln29_84

]]></Node>
<StgValue><ssdm name="or_ln29_42"/></StgValue>
</operation>

<operation id="1755" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1177 %icmp_ln29_86 = icmp_ne  i11 %tmp_104, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_86"/></StgValue>
</operation>

<operation id="1756" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1178 %icmp_ln29_87 = icmp_eq  i52 %trunc_ln29_43, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_87"/></StgValue>
</operation>

<operation id="1757" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1179 %or_ln29_43 = or i1 %icmp_ln29_87, i1 %icmp_ln29_86

]]></Node>
<StgValue><ssdm name="or_ln29_43"/></StgValue>
</operation>

<operation id="1758" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1180 %and_ln29_42 = and i1 %or_ln29_42, i1 %or_ln29_43

]]></Node>
<StgValue><ssdm name="and_ln29_42"/></StgValue>
</operation>

<operation id="1759" st_id="57" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1181 %tmp_105 = fcmp_olt  i64 %p_21, i64 %min_p_42

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1760" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1182 %and_ln29_43 = and i1 %and_ln29_42, i1 %tmp_105

]]></Node>
<StgValue><ssdm name="and_ln29_43"/></StgValue>
</operation>

<operation id="1761" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1183 %min_p_44 = select i1 %and_ln29_43, i64 %p_21, i64 %min_p_42

]]></Node>
<StgValue><ssdm name="min_p_44"/></StgValue>
</operation>

<operation id="1762" st_id="57" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1216 %tmp_110 = fcmp_olt  i64 %p_22, i64 %min_p_44

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1763" st_id="57" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1235 %p_23 = dadd i64 %add52_22, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_23"/></StgValue>
</operation>

<operation id="1764" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1236 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_23, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1765" st_id="57" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1270 %p_24 = dadd i64 %add52_23, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_24"/></StgValue>
</operation>

<operation id="1766" st_id="57" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1305 %p_25 = dadd i64 %add52_24, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_25"/></StgValue>
</operation>

<operation id="1767" st_id="57" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1340 %p_26 = dadd i64 %add52_25, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_26"/></StgValue>
</operation>

<operation id="1768" st_id="57" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1375 %p_27 = dadd i64 %add52_26, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_27"/></StgValue>
</operation>

<operation id="1769" st_id="57" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1408 %add52_27 = dadd i64 %tmp_136, i64 %bitcast_ln27_28

]]></Node>
<StgValue><ssdm name="add52_27"/></StgValue>
</operation>

<operation id="1770" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1409 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_27, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1771" st_id="57" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1443 %add52_28 = dadd i64 %tmp_141, i64 %bitcast_ln27_29

]]></Node>
<StgValue><ssdm name="add52_28"/></StgValue>
</operation>

<operation id="1772" st_id="57" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1478 %add52_29 = dadd i64 %tmp_146, i64 %bitcast_ln27_30

]]></Node>
<StgValue><ssdm name="add52_29"/></StgValue>
</operation>

<operation id="1773" st_id="57" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1515 %add52_30 = dadd i64 %tmp_151, i64 %bitcast_ln27_31

]]></Node>
<StgValue><ssdm name="add52_30"/></StgValue>
</operation>

<operation id="1774" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1551 %bitcast_ln27_32 = bitcast i64 %trunc_ln27_16

]]></Node>
<StgValue><ssdm name="bitcast_ln27_32"/></StgValue>
</operation>

<operation id="1775" st_id="57" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1552 %add52_31 = dadd i64 %tmp_155, i64 %bitcast_ln27_32

]]></Node>
<StgValue><ssdm name="add52_31"/></StgValue>
</operation>

<operation id="1776" st_id="57" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1574 %llike_load_34 = load i12 %llike_addr_34

]]></Node>
<StgValue><ssdm name="llike_load_34"/></StgValue>
</operation>

<operation id="1777" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1575 %zext_ln26_66 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_66"/></StgValue>
</operation>

<operation id="1778" st_id="57" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1576 %lshr_ln26_66 = lshr i128 %llike_load_34, i128 %zext_ln26_66

]]></Node>
<StgValue><ssdm name="lshr_ln26_66"/></StgValue>
</operation>

<operation id="1779" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1577 %trunc_ln26_66 = trunc i128 %lshr_ln26_66

]]></Node>
<StgValue><ssdm name="trunc_ln26_66"/></StgValue>
</operation>

<operation id="1780" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1578 %bitcast_ln26_66 = bitcast i64 %trunc_ln26_66

]]></Node>
<StgValue><ssdm name="bitcast_ln26_66"/></StgValue>
</operation>

<operation id="1781" st_id="57" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1579 %llike_1_load_34 = load i12 %llike_1_addr_34

]]></Node>
<StgValue><ssdm name="llike_1_load_34"/></StgValue>
</operation>

<operation id="1782" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1580 %zext_ln26_67 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_67"/></StgValue>
</operation>

<operation id="1783" st_id="57" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1581 %lshr_ln26_67 = lshr i128 %llike_1_load_34, i128 %zext_ln26_67

]]></Node>
<StgValue><ssdm name="lshr_ln26_67"/></StgValue>
</operation>

<operation id="1784" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1582 %trunc_ln26_67 = trunc i128 %lshr_ln26_67

]]></Node>
<StgValue><ssdm name="trunc_ln26_67"/></StgValue>
</operation>

<operation id="1785" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1583 %bitcast_ln26_67 = bitcast i64 %trunc_ln26_67

]]></Node>
<StgValue><ssdm name="bitcast_ln26_67"/></StgValue>
</operation>

<operation id="1786" st_id="57" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1584 %tmp_159 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_66, i64 %bitcast_ln26_67, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="1787" st_id="57" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1611 %llike_load_35 = load i12 %llike_addr_35

]]></Node>
<StgValue><ssdm name="llike_load_35"/></StgValue>
</operation>

<operation id="1788" st_id="57" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1616 %llike_1_load_35 = load i12 %llike_1_addr_35

]]></Node>
<StgValue><ssdm name="llike_1_load_35"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="1789" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:129 %tmp_961 = or i12 %tmp_2, i12 36

]]></Node>
<StgValue><ssdm name="tmp_961"/></StgValue>
</operation>

<operation id="1790" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:130 %tmp_961_cast = zext i12 %tmp_961

]]></Node>
<StgValue><ssdm name="tmp_961_cast"/></StgValue>
</operation>

<operation id="1791" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:131 %llike_addr_36 = getelementptr i128 %llike, i64 0, i64 %tmp_961_cast

]]></Node>
<StgValue><ssdm name="llike_addr_36"/></StgValue>
</operation>

<operation id="1792" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:249 %llike_1_addr_36 = getelementptr i128 %llike_1, i64 0, i64 %tmp_961_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_36"/></StgValue>
</operation>

<operation id="1793" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1203 %bitcast_ln29_44 = bitcast i64 %p_22

]]></Node>
<StgValue><ssdm name="bitcast_ln29_44"/></StgValue>
</operation>

<operation id="1794" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1204 %tmp_108 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_44, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1795" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1205 %trunc_ln29_44 = trunc i64 %bitcast_ln29_44

]]></Node>
<StgValue><ssdm name="trunc_ln29_44"/></StgValue>
</operation>

<operation id="1796" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1206 %bitcast_ln29_45 = bitcast i64 %min_p_44

]]></Node>
<StgValue><ssdm name="bitcast_ln29_45"/></StgValue>
</operation>

<operation id="1797" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1207 %tmp_109 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_45, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1798" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1208 %trunc_ln29_45 = trunc i64 %bitcast_ln29_45

]]></Node>
<StgValue><ssdm name="trunc_ln29_45"/></StgValue>
</operation>

<operation id="1799" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1209 %icmp_ln29_88 = icmp_ne  i11 %tmp_108, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_88"/></StgValue>
</operation>

<operation id="1800" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1210 %icmp_ln29_89 = icmp_eq  i52 %trunc_ln29_44, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_89"/></StgValue>
</operation>

<operation id="1801" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1211 %or_ln29_44 = or i1 %icmp_ln29_89, i1 %icmp_ln29_88

]]></Node>
<StgValue><ssdm name="or_ln29_44"/></StgValue>
</operation>

<operation id="1802" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1212 %icmp_ln29_90 = icmp_ne  i11 %tmp_109, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_90"/></StgValue>
</operation>

<operation id="1803" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1213 %icmp_ln29_91 = icmp_eq  i52 %trunc_ln29_45, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_91"/></StgValue>
</operation>

<operation id="1804" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1214 %or_ln29_45 = or i1 %icmp_ln29_91, i1 %icmp_ln29_90

]]></Node>
<StgValue><ssdm name="or_ln29_45"/></StgValue>
</operation>

<operation id="1805" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1215 %and_ln29_44 = and i1 %or_ln29_44, i1 %or_ln29_45

]]></Node>
<StgValue><ssdm name="and_ln29_44"/></StgValue>
</operation>

<operation id="1806" st_id="58" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1216 %tmp_110 = fcmp_olt  i64 %p_22, i64 %min_p_44

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1807" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1217 %and_ln29_45 = and i1 %and_ln29_44, i1 %tmp_110

]]></Node>
<StgValue><ssdm name="and_ln29_45"/></StgValue>
</operation>

<operation id="1808" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1218 %min_p_46 = select i1 %and_ln29_45, i64 %p_22, i64 %min_p_44

]]></Node>
<StgValue><ssdm name="min_p_46"/></StgValue>
</operation>

<operation id="1809" st_id="58" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1251 %tmp_115 = fcmp_olt  i64 %p_23, i64 %min_p_46

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1810" st_id="58" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1270 %p_24 = dadd i64 %add52_23, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_24"/></StgValue>
</operation>

<operation id="1811" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1271 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_24, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1812" st_id="58" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1305 %p_25 = dadd i64 %add52_24, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_25"/></StgValue>
</operation>

<operation id="1813" st_id="58" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1340 %p_26 = dadd i64 %add52_25, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_26"/></StgValue>
</operation>

<operation id="1814" st_id="58" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1375 %p_27 = dadd i64 %add52_26, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_27"/></StgValue>
</operation>

<operation id="1815" st_id="58" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1410 %p_28 = dadd i64 %add52_27, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_28"/></StgValue>
</operation>

<operation id="1816" st_id="58" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1443 %add52_28 = dadd i64 %tmp_141, i64 %bitcast_ln27_29

]]></Node>
<StgValue><ssdm name="add52_28"/></StgValue>
</operation>

<operation id="1817" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1444 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_28, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1818" st_id="58" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1478 %add52_29 = dadd i64 %tmp_146, i64 %bitcast_ln27_30

]]></Node>
<StgValue><ssdm name="add52_29"/></StgValue>
</operation>

<operation id="1819" st_id="58" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1515 %add52_30 = dadd i64 %tmp_151, i64 %bitcast_ln27_31

]]></Node>
<StgValue><ssdm name="add52_30"/></StgValue>
</operation>

<operation id="1820" st_id="58" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1552 %add52_31 = dadd i64 %tmp_155, i64 %bitcast_ln27_32

]]></Node>
<StgValue><ssdm name="add52_31"/></StgValue>
</operation>

<operation id="1821" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1588 %bitcast_ln27_33 = bitcast i64 %trunc_ln27_17

]]></Node>
<StgValue><ssdm name="bitcast_ln27_33"/></StgValue>
</operation>

<operation id="1822" st_id="58" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1589 %add52_32 = dadd i64 %tmp_159, i64 %bitcast_ln27_33

]]></Node>
<StgValue><ssdm name="add52_32"/></StgValue>
</operation>

<operation id="1823" st_id="58" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1611 %llike_load_35 = load i12 %llike_addr_35

]]></Node>
<StgValue><ssdm name="llike_load_35"/></StgValue>
</operation>

<operation id="1824" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1612 %zext_ln26_68 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_68"/></StgValue>
</operation>

<operation id="1825" st_id="58" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1613 %lshr_ln26_68 = lshr i128 %llike_load_35, i128 %zext_ln26_68

]]></Node>
<StgValue><ssdm name="lshr_ln26_68"/></StgValue>
</operation>

<operation id="1826" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1614 %trunc_ln26_68 = trunc i128 %lshr_ln26_68

]]></Node>
<StgValue><ssdm name="trunc_ln26_68"/></StgValue>
</operation>

<operation id="1827" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1615 %bitcast_ln26_68 = bitcast i64 %trunc_ln26_68

]]></Node>
<StgValue><ssdm name="bitcast_ln26_68"/></StgValue>
</operation>

<operation id="1828" st_id="58" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1616 %llike_1_load_35 = load i12 %llike_1_addr_35

]]></Node>
<StgValue><ssdm name="llike_1_load_35"/></StgValue>
</operation>

<operation id="1829" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1617 %zext_ln26_69 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_69"/></StgValue>
</operation>

<operation id="1830" st_id="58" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1618 %lshr_ln26_69 = lshr i128 %llike_1_load_35, i128 %zext_ln26_69

]]></Node>
<StgValue><ssdm name="lshr_ln26_69"/></StgValue>
</operation>

<operation id="1831" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1619 %trunc_ln26_69 = trunc i128 %lshr_ln26_69

]]></Node>
<StgValue><ssdm name="trunc_ln26_69"/></StgValue>
</operation>

<operation id="1832" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1620 %bitcast_ln26_69 = bitcast i64 %trunc_ln26_69

]]></Node>
<StgValue><ssdm name="bitcast_ln26_69"/></StgValue>
</operation>

<operation id="1833" st_id="58" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1621 %tmp_163 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_68, i64 %bitcast_ln26_69, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="1834" st_id="58" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1648 %llike_load_36 = load i12 %llike_addr_36

]]></Node>
<StgValue><ssdm name="llike_load_36"/></StgValue>
</operation>

<operation id="1835" st_id="58" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1653 %llike_1_load_36 = load i12 %llike_1_addr_36

]]></Node>
<StgValue><ssdm name="llike_1_load_36"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="1836" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:132 %tmp_962 = or i12 %tmp_2, i12 37

]]></Node>
<StgValue><ssdm name="tmp_962"/></StgValue>
</operation>

<operation id="1837" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:133 %tmp_962_cast = zext i12 %tmp_962

]]></Node>
<StgValue><ssdm name="tmp_962_cast"/></StgValue>
</operation>

<operation id="1838" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:134 %llike_addr_37 = getelementptr i128 %llike, i64 0, i64 %tmp_962_cast

]]></Node>
<StgValue><ssdm name="llike_addr_37"/></StgValue>
</operation>

<operation id="1839" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:250 %llike_1_addr_37 = getelementptr i128 %llike_1, i64 0, i64 %tmp_962_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_37"/></StgValue>
</operation>

<operation id="1840" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1238 %bitcast_ln29_46 = bitcast i64 %p_23

]]></Node>
<StgValue><ssdm name="bitcast_ln29_46"/></StgValue>
</operation>

<operation id="1841" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1239 %tmp_113 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_46, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1842" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1240 %trunc_ln29_46 = trunc i64 %bitcast_ln29_46

]]></Node>
<StgValue><ssdm name="trunc_ln29_46"/></StgValue>
</operation>

<operation id="1843" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1241 %bitcast_ln29_47 = bitcast i64 %min_p_46

]]></Node>
<StgValue><ssdm name="bitcast_ln29_47"/></StgValue>
</operation>

<operation id="1844" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1242 %tmp_114 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_47, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1845" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1243 %trunc_ln29_47 = trunc i64 %bitcast_ln29_47

]]></Node>
<StgValue><ssdm name="trunc_ln29_47"/></StgValue>
</operation>

<operation id="1846" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1244 %icmp_ln29_92 = icmp_ne  i11 %tmp_113, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_92"/></StgValue>
</operation>

<operation id="1847" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1245 %icmp_ln29_93 = icmp_eq  i52 %trunc_ln29_46, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_93"/></StgValue>
</operation>

<operation id="1848" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1246 %or_ln29_46 = or i1 %icmp_ln29_93, i1 %icmp_ln29_92

]]></Node>
<StgValue><ssdm name="or_ln29_46"/></StgValue>
</operation>

<operation id="1849" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1247 %icmp_ln29_94 = icmp_ne  i11 %tmp_114, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_94"/></StgValue>
</operation>

<operation id="1850" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1248 %icmp_ln29_95 = icmp_eq  i52 %trunc_ln29_47, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_95"/></StgValue>
</operation>

<operation id="1851" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1249 %or_ln29_47 = or i1 %icmp_ln29_95, i1 %icmp_ln29_94

]]></Node>
<StgValue><ssdm name="or_ln29_47"/></StgValue>
</operation>

<operation id="1852" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1250 %and_ln29_46 = and i1 %or_ln29_46, i1 %or_ln29_47

]]></Node>
<StgValue><ssdm name="and_ln29_46"/></StgValue>
</operation>

<operation id="1853" st_id="59" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1251 %tmp_115 = fcmp_olt  i64 %p_23, i64 %min_p_46

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1854" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1252 %and_ln29_47 = and i1 %and_ln29_46, i1 %tmp_115

]]></Node>
<StgValue><ssdm name="and_ln29_47"/></StgValue>
</operation>

<operation id="1855" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1253 %min_p_48 = select i1 %and_ln29_47, i64 %p_23, i64 %min_p_46

]]></Node>
<StgValue><ssdm name="min_p_48"/></StgValue>
</operation>

<operation id="1856" st_id="59" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1286 %tmp_120 = fcmp_olt  i64 %p_24, i64 %min_p_48

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1857" st_id="59" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1305 %p_25 = dadd i64 %add52_24, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_25"/></StgValue>
</operation>

<operation id="1858" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1306 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_25, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1859" st_id="59" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1340 %p_26 = dadd i64 %add52_25, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_26"/></StgValue>
</operation>

<operation id="1860" st_id="59" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1375 %p_27 = dadd i64 %add52_26, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_27"/></StgValue>
</operation>

<operation id="1861" st_id="59" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1410 %p_28 = dadd i64 %add52_27, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_28"/></StgValue>
</operation>

<operation id="1862" st_id="59" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1445 %p_29 = dadd i64 %add52_28, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_29"/></StgValue>
</operation>

<operation id="1863" st_id="59" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1478 %add52_29 = dadd i64 %tmp_146, i64 %bitcast_ln27_30

]]></Node>
<StgValue><ssdm name="add52_29"/></StgValue>
</operation>

<operation id="1864" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1479 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_29, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1865" st_id="59" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1515 %add52_30 = dadd i64 %tmp_151, i64 %bitcast_ln27_31

]]></Node>
<StgValue><ssdm name="add52_30"/></StgValue>
</operation>

<operation id="1866" st_id="59" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1552 %add52_31 = dadd i64 %tmp_155, i64 %bitcast_ln27_32

]]></Node>
<StgValue><ssdm name="add52_31"/></StgValue>
</operation>

<operation id="1867" st_id="59" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1589 %add52_32 = dadd i64 %tmp_159, i64 %bitcast_ln27_33

]]></Node>
<StgValue><ssdm name="add52_32"/></StgValue>
</operation>

<operation id="1868" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1625 %bitcast_ln27_34 = bitcast i64 %trunc_ln27_18

]]></Node>
<StgValue><ssdm name="bitcast_ln27_34"/></StgValue>
</operation>

<operation id="1869" st_id="59" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1626 %add52_33 = dadd i64 %tmp_163, i64 %bitcast_ln27_34

]]></Node>
<StgValue><ssdm name="add52_33"/></StgValue>
</operation>

<operation id="1870" st_id="59" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1648 %llike_load_36 = load i12 %llike_addr_36

]]></Node>
<StgValue><ssdm name="llike_load_36"/></StgValue>
</operation>

<operation id="1871" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1649 %zext_ln26_70 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_70"/></StgValue>
</operation>

<operation id="1872" st_id="59" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1650 %lshr_ln26_70 = lshr i128 %llike_load_36, i128 %zext_ln26_70

]]></Node>
<StgValue><ssdm name="lshr_ln26_70"/></StgValue>
</operation>

<operation id="1873" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1651 %trunc_ln26_70 = trunc i128 %lshr_ln26_70

]]></Node>
<StgValue><ssdm name="trunc_ln26_70"/></StgValue>
</operation>

<operation id="1874" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1652 %bitcast_ln26_70 = bitcast i64 %trunc_ln26_70

]]></Node>
<StgValue><ssdm name="bitcast_ln26_70"/></StgValue>
</operation>

<operation id="1875" st_id="59" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1653 %llike_1_load_36 = load i12 %llike_1_addr_36

]]></Node>
<StgValue><ssdm name="llike_1_load_36"/></StgValue>
</operation>

<operation id="1876" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1654 %zext_ln26_71 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_71"/></StgValue>
</operation>

<operation id="1877" st_id="59" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1655 %lshr_ln26_71 = lshr i128 %llike_1_load_36, i128 %zext_ln26_71

]]></Node>
<StgValue><ssdm name="lshr_ln26_71"/></StgValue>
</operation>

<operation id="1878" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1656 %trunc_ln26_71 = trunc i128 %lshr_ln26_71

]]></Node>
<StgValue><ssdm name="trunc_ln26_71"/></StgValue>
</operation>

<operation id="1879" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1657 %bitcast_ln26_71 = bitcast i64 %trunc_ln26_71

]]></Node>
<StgValue><ssdm name="bitcast_ln26_71"/></StgValue>
</operation>

<operation id="1880" st_id="59" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1658 %tmp_167 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_70, i64 %bitcast_ln26_71, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="1881" st_id="59" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1685 %llike_load_37 = load i12 %llike_addr_37

]]></Node>
<StgValue><ssdm name="llike_load_37"/></StgValue>
</operation>

<operation id="1882" st_id="59" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1690 %llike_1_load_37 = load i12 %llike_1_addr_37

]]></Node>
<StgValue><ssdm name="llike_1_load_37"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="1883" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:135 %tmp_963 = or i12 %tmp_2, i12 38

]]></Node>
<StgValue><ssdm name="tmp_963"/></StgValue>
</operation>

<operation id="1884" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:136 %tmp_963_cast = zext i12 %tmp_963

]]></Node>
<StgValue><ssdm name="tmp_963_cast"/></StgValue>
</operation>

<operation id="1885" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:137 %llike_addr_38 = getelementptr i128 %llike, i64 0, i64 %tmp_963_cast

]]></Node>
<StgValue><ssdm name="llike_addr_38"/></StgValue>
</operation>

<operation id="1886" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:251 %llike_1_addr_38 = getelementptr i128 %llike_1, i64 0, i64 %tmp_963_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_38"/></StgValue>
</operation>

<operation id="1887" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1273 %bitcast_ln29_48 = bitcast i64 %p_24

]]></Node>
<StgValue><ssdm name="bitcast_ln29_48"/></StgValue>
</operation>

<operation id="1888" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1274 %tmp_118 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_48, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1889" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1275 %trunc_ln29_48 = trunc i64 %bitcast_ln29_48

]]></Node>
<StgValue><ssdm name="trunc_ln29_48"/></StgValue>
</operation>

<operation id="1890" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1276 %bitcast_ln29_49 = bitcast i64 %min_p_48

]]></Node>
<StgValue><ssdm name="bitcast_ln29_49"/></StgValue>
</operation>

<operation id="1891" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1277 %tmp_119 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_49, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1892" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1278 %trunc_ln29_49 = trunc i64 %bitcast_ln29_49

]]></Node>
<StgValue><ssdm name="trunc_ln29_49"/></StgValue>
</operation>

<operation id="1893" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1279 %icmp_ln29_96 = icmp_ne  i11 %tmp_118, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_96"/></StgValue>
</operation>

<operation id="1894" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1280 %icmp_ln29_97 = icmp_eq  i52 %trunc_ln29_48, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_97"/></StgValue>
</operation>

<operation id="1895" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1281 %or_ln29_48 = or i1 %icmp_ln29_97, i1 %icmp_ln29_96

]]></Node>
<StgValue><ssdm name="or_ln29_48"/></StgValue>
</operation>

<operation id="1896" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1282 %icmp_ln29_98 = icmp_ne  i11 %tmp_119, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_98"/></StgValue>
</operation>

<operation id="1897" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1283 %icmp_ln29_99 = icmp_eq  i52 %trunc_ln29_49, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_99"/></StgValue>
</operation>

<operation id="1898" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1284 %or_ln29_49 = or i1 %icmp_ln29_99, i1 %icmp_ln29_98

]]></Node>
<StgValue><ssdm name="or_ln29_49"/></StgValue>
</operation>

<operation id="1899" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1285 %and_ln29_48 = and i1 %or_ln29_48, i1 %or_ln29_49

]]></Node>
<StgValue><ssdm name="and_ln29_48"/></StgValue>
</operation>

<operation id="1900" st_id="60" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1286 %tmp_120 = fcmp_olt  i64 %p_24, i64 %min_p_48

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1901" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1287 %and_ln29_49 = and i1 %and_ln29_48, i1 %tmp_120

]]></Node>
<StgValue><ssdm name="and_ln29_49"/></StgValue>
</operation>

<operation id="1902" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1288 %min_p_50 = select i1 %and_ln29_49, i64 %p_24, i64 %min_p_48

]]></Node>
<StgValue><ssdm name="min_p_50"/></StgValue>
</operation>

<operation id="1903" st_id="60" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1321 %tmp_125 = fcmp_olt  i64 %p_25, i64 %min_p_50

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1904" st_id="60" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1340 %p_26 = dadd i64 %add52_25, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_26"/></StgValue>
</operation>

<operation id="1905" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1341 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_26, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1906" st_id="60" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1375 %p_27 = dadd i64 %add52_26, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_27"/></StgValue>
</operation>

<operation id="1907" st_id="60" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1410 %p_28 = dadd i64 %add52_27, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_28"/></StgValue>
</operation>

<operation id="1908" st_id="60" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1445 %p_29 = dadd i64 %add52_28, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_29"/></StgValue>
</operation>

<operation id="1909" st_id="60" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1480 %p_30 = dadd i64 %add52_29, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_30"/></StgValue>
</operation>

<operation id="1910" st_id="60" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1515 %add52_30 = dadd i64 %tmp_151, i64 %bitcast_ln27_31

]]></Node>
<StgValue><ssdm name="add52_30"/></StgValue>
</operation>

<operation id="1911" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1516 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_30, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1912" st_id="60" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1552 %add52_31 = dadd i64 %tmp_155, i64 %bitcast_ln27_32

]]></Node>
<StgValue><ssdm name="add52_31"/></StgValue>
</operation>

<operation id="1913" st_id="60" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1589 %add52_32 = dadd i64 %tmp_159, i64 %bitcast_ln27_33

]]></Node>
<StgValue><ssdm name="add52_32"/></StgValue>
</operation>

<operation id="1914" st_id="60" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1626 %add52_33 = dadd i64 %tmp_163, i64 %bitcast_ln27_34

]]></Node>
<StgValue><ssdm name="add52_33"/></StgValue>
</operation>

<operation id="1915" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1662 %bitcast_ln27_35 = bitcast i64 %trunc_ln27_19

]]></Node>
<StgValue><ssdm name="bitcast_ln27_35"/></StgValue>
</operation>

<operation id="1916" st_id="60" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1663 %add52_34 = dadd i64 %tmp_167, i64 %bitcast_ln27_35

]]></Node>
<StgValue><ssdm name="add52_34"/></StgValue>
</operation>

<operation id="1917" st_id="60" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1685 %llike_load_37 = load i12 %llike_addr_37

]]></Node>
<StgValue><ssdm name="llike_load_37"/></StgValue>
</operation>

<operation id="1918" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1686 %zext_ln26_72 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_72"/></StgValue>
</operation>

<operation id="1919" st_id="60" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1687 %lshr_ln26_72 = lshr i128 %llike_load_37, i128 %zext_ln26_72

]]></Node>
<StgValue><ssdm name="lshr_ln26_72"/></StgValue>
</operation>

<operation id="1920" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1688 %trunc_ln26_72 = trunc i128 %lshr_ln26_72

]]></Node>
<StgValue><ssdm name="trunc_ln26_72"/></StgValue>
</operation>

<operation id="1921" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1689 %bitcast_ln26_72 = bitcast i64 %trunc_ln26_72

]]></Node>
<StgValue><ssdm name="bitcast_ln26_72"/></StgValue>
</operation>

<operation id="1922" st_id="60" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1690 %llike_1_load_37 = load i12 %llike_1_addr_37

]]></Node>
<StgValue><ssdm name="llike_1_load_37"/></StgValue>
</operation>

<operation id="1923" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1691 %zext_ln26_73 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_73"/></StgValue>
</operation>

<operation id="1924" st_id="60" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1692 %lshr_ln26_73 = lshr i128 %llike_1_load_37, i128 %zext_ln26_73

]]></Node>
<StgValue><ssdm name="lshr_ln26_73"/></StgValue>
</operation>

<operation id="1925" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1693 %trunc_ln26_73 = trunc i128 %lshr_ln26_73

]]></Node>
<StgValue><ssdm name="trunc_ln26_73"/></StgValue>
</operation>

<operation id="1926" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1694 %bitcast_ln26_73 = bitcast i64 %trunc_ln26_73

]]></Node>
<StgValue><ssdm name="bitcast_ln26_73"/></StgValue>
</operation>

<operation id="1927" st_id="60" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1695 %tmp_171 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_72, i64 %bitcast_ln26_73, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="1928" st_id="60" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1722 %llike_load_38 = load i12 %llike_addr_38

]]></Node>
<StgValue><ssdm name="llike_load_38"/></StgValue>
</operation>

<operation id="1929" st_id="60" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1727 %llike_1_load_38 = load i12 %llike_1_addr_38

]]></Node>
<StgValue><ssdm name="llike_1_load_38"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="1930" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:138 %tmp_964 = or i12 %tmp_2, i12 39

]]></Node>
<StgValue><ssdm name="tmp_964"/></StgValue>
</operation>

<operation id="1931" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:139 %tmp_964_cast = zext i12 %tmp_964

]]></Node>
<StgValue><ssdm name="tmp_964_cast"/></StgValue>
</operation>

<operation id="1932" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:140 %llike_addr_39 = getelementptr i128 %llike, i64 0, i64 %tmp_964_cast

]]></Node>
<StgValue><ssdm name="llike_addr_39"/></StgValue>
</operation>

<operation id="1933" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:252 %llike_1_addr_39 = getelementptr i128 %llike_1, i64 0, i64 %tmp_964_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_39"/></StgValue>
</operation>

<operation id="1934" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1308 %bitcast_ln29_50 = bitcast i64 %p_25

]]></Node>
<StgValue><ssdm name="bitcast_ln29_50"/></StgValue>
</operation>

<operation id="1935" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1309 %tmp_123 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_50, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1936" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1310 %trunc_ln29_50 = trunc i64 %bitcast_ln29_50

]]></Node>
<StgValue><ssdm name="trunc_ln29_50"/></StgValue>
</operation>

<operation id="1937" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1311 %bitcast_ln29_51 = bitcast i64 %min_p_50

]]></Node>
<StgValue><ssdm name="bitcast_ln29_51"/></StgValue>
</operation>

<operation id="1938" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1312 %tmp_124 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_51, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1939" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1313 %trunc_ln29_51 = trunc i64 %bitcast_ln29_51

]]></Node>
<StgValue><ssdm name="trunc_ln29_51"/></StgValue>
</operation>

<operation id="1940" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1314 %icmp_ln29_100 = icmp_ne  i11 %tmp_123, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_100"/></StgValue>
</operation>

<operation id="1941" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1315 %icmp_ln29_101 = icmp_eq  i52 %trunc_ln29_50, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_101"/></StgValue>
</operation>

<operation id="1942" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1316 %or_ln29_50 = or i1 %icmp_ln29_101, i1 %icmp_ln29_100

]]></Node>
<StgValue><ssdm name="or_ln29_50"/></StgValue>
</operation>

<operation id="1943" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1317 %icmp_ln29_102 = icmp_ne  i11 %tmp_124, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_102"/></StgValue>
</operation>

<operation id="1944" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1318 %icmp_ln29_103 = icmp_eq  i52 %trunc_ln29_51, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_103"/></StgValue>
</operation>

<operation id="1945" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1319 %or_ln29_51 = or i1 %icmp_ln29_103, i1 %icmp_ln29_102

]]></Node>
<StgValue><ssdm name="or_ln29_51"/></StgValue>
</operation>

<operation id="1946" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1320 %and_ln29_50 = and i1 %or_ln29_50, i1 %or_ln29_51

]]></Node>
<StgValue><ssdm name="and_ln29_50"/></StgValue>
</operation>

<operation id="1947" st_id="61" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1321 %tmp_125 = fcmp_olt  i64 %p_25, i64 %min_p_50

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1948" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1322 %and_ln29_51 = and i1 %and_ln29_50, i1 %tmp_125

]]></Node>
<StgValue><ssdm name="and_ln29_51"/></StgValue>
</operation>

<operation id="1949" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1323 %min_p_52 = select i1 %and_ln29_51, i64 %p_25, i64 %min_p_50

]]></Node>
<StgValue><ssdm name="min_p_52"/></StgValue>
</operation>

<operation id="1950" st_id="61" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1356 %tmp_130 = fcmp_olt  i64 %p_26, i64 %min_p_52

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1951" st_id="61" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1375 %p_27 = dadd i64 %add52_26, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_27"/></StgValue>
</operation>

<operation id="1952" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1376 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_27, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="1953" st_id="61" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1410 %p_28 = dadd i64 %add52_27, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_28"/></StgValue>
</operation>

<operation id="1954" st_id="61" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1445 %p_29 = dadd i64 %add52_28, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_29"/></StgValue>
</operation>

<operation id="1955" st_id="61" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1480 %p_30 = dadd i64 %add52_29, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_30"/></StgValue>
</operation>

<operation id="1956" st_id="61" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1517 %p_31 = dadd i64 %add52_30, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_31"/></StgValue>
</operation>

<operation id="1957" st_id="61" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1552 %add52_31 = dadd i64 %tmp_155, i64 %bitcast_ln27_32

]]></Node>
<StgValue><ssdm name="add52_31"/></StgValue>
</operation>

<operation id="1958" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1553 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_31, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="1959" st_id="61" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1589 %add52_32 = dadd i64 %tmp_159, i64 %bitcast_ln27_33

]]></Node>
<StgValue><ssdm name="add52_32"/></StgValue>
</operation>

<operation id="1960" st_id="61" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1626 %add52_33 = dadd i64 %tmp_163, i64 %bitcast_ln27_34

]]></Node>
<StgValue><ssdm name="add52_33"/></StgValue>
</operation>

<operation id="1961" st_id="61" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1663 %add52_34 = dadd i64 %tmp_167, i64 %bitcast_ln27_35

]]></Node>
<StgValue><ssdm name="add52_34"/></StgValue>
</operation>

<operation id="1962" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1699 %bitcast_ln27_36 = bitcast i64 %trunc_ln27_20

]]></Node>
<StgValue><ssdm name="bitcast_ln27_36"/></StgValue>
</operation>

<operation id="1963" st_id="61" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1700 %add52_35 = dadd i64 %tmp_171, i64 %bitcast_ln27_36

]]></Node>
<StgValue><ssdm name="add52_35"/></StgValue>
</operation>

<operation id="1964" st_id="61" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1722 %llike_load_38 = load i12 %llike_addr_38

]]></Node>
<StgValue><ssdm name="llike_load_38"/></StgValue>
</operation>

<operation id="1965" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1723 %zext_ln26_74 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_74"/></StgValue>
</operation>

<operation id="1966" st_id="61" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1724 %lshr_ln26_74 = lshr i128 %llike_load_38, i128 %zext_ln26_74

]]></Node>
<StgValue><ssdm name="lshr_ln26_74"/></StgValue>
</operation>

<operation id="1967" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1725 %trunc_ln26_74 = trunc i128 %lshr_ln26_74

]]></Node>
<StgValue><ssdm name="trunc_ln26_74"/></StgValue>
</operation>

<operation id="1968" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1726 %bitcast_ln26_74 = bitcast i64 %trunc_ln26_74

]]></Node>
<StgValue><ssdm name="bitcast_ln26_74"/></StgValue>
</operation>

<operation id="1969" st_id="61" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1727 %llike_1_load_38 = load i12 %llike_1_addr_38

]]></Node>
<StgValue><ssdm name="llike_1_load_38"/></StgValue>
</operation>

<operation id="1970" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1728 %zext_ln26_75 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_75"/></StgValue>
</operation>

<operation id="1971" st_id="61" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1729 %lshr_ln26_75 = lshr i128 %llike_1_load_38, i128 %zext_ln26_75

]]></Node>
<StgValue><ssdm name="lshr_ln26_75"/></StgValue>
</operation>

<operation id="1972" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1730 %trunc_ln26_75 = trunc i128 %lshr_ln26_75

]]></Node>
<StgValue><ssdm name="trunc_ln26_75"/></StgValue>
</operation>

<operation id="1973" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1731 %bitcast_ln26_75 = bitcast i64 %trunc_ln26_75

]]></Node>
<StgValue><ssdm name="bitcast_ln26_75"/></StgValue>
</operation>

<operation id="1974" st_id="61" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1732 %tmp_175 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_74, i64 %bitcast_ln26_75, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="1975" st_id="61" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1759 %llike_load_39 = load i12 %llike_addr_39

]]></Node>
<StgValue><ssdm name="llike_load_39"/></StgValue>
</operation>

<operation id="1976" st_id="61" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1764 %llike_1_load_39 = load i12 %llike_1_addr_39

]]></Node>
<StgValue><ssdm name="llike_1_load_39"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="1977" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:141 %tmp_965 = or i12 %tmp_2, i12 40

]]></Node>
<StgValue><ssdm name="tmp_965"/></StgValue>
</operation>

<operation id="1978" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:142 %tmp_965_cast = zext i12 %tmp_965

]]></Node>
<StgValue><ssdm name="tmp_965_cast"/></StgValue>
</operation>

<operation id="1979" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:143 %llike_addr_40 = getelementptr i128 %llike, i64 0, i64 %tmp_965_cast

]]></Node>
<StgValue><ssdm name="llike_addr_40"/></StgValue>
</operation>

<operation id="1980" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:253 %llike_1_addr_40 = getelementptr i128 %llike_1, i64 0, i64 %tmp_965_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_40"/></StgValue>
</operation>

<operation id="1981" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1343 %bitcast_ln29_52 = bitcast i64 %p_26

]]></Node>
<StgValue><ssdm name="bitcast_ln29_52"/></StgValue>
</operation>

<operation id="1982" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1344 %tmp_128 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_52, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1983" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1345 %trunc_ln29_52 = trunc i64 %bitcast_ln29_52

]]></Node>
<StgValue><ssdm name="trunc_ln29_52"/></StgValue>
</operation>

<operation id="1984" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1346 %bitcast_ln29_53 = bitcast i64 %min_p_52

]]></Node>
<StgValue><ssdm name="bitcast_ln29_53"/></StgValue>
</operation>

<operation id="1985" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1347 %tmp_129 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_53, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1986" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1348 %trunc_ln29_53 = trunc i64 %bitcast_ln29_53

]]></Node>
<StgValue><ssdm name="trunc_ln29_53"/></StgValue>
</operation>

<operation id="1987" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1349 %icmp_ln29_104 = icmp_ne  i11 %tmp_128, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_104"/></StgValue>
</operation>

<operation id="1988" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1350 %icmp_ln29_105 = icmp_eq  i52 %trunc_ln29_52, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_105"/></StgValue>
</operation>

<operation id="1989" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1351 %or_ln29_52 = or i1 %icmp_ln29_105, i1 %icmp_ln29_104

]]></Node>
<StgValue><ssdm name="or_ln29_52"/></StgValue>
</operation>

<operation id="1990" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1352 %icmp_ln29_106 = icmp_ne  i11 %tmp_129, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_106"/></StgValue>
</operation>

<operation id="1991" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1353 %icmp_ln29_107 = icmp_eq  i52 %trunc_ln29_53, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_107"/></StgValue>
</operation>

<operation id="1992" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1354 %or_ln29_53 = or i1 %icmp_ln29_107, i1 %icmp_ln29_106

]]></Node>
<StgValue><ssdm name="or_ln29_53"/></StgValue>
</operation>

<operation id="1993" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1355 %and_ln29_52 = and i1 %or_ln29_52, i1 %or_ln29_53

]]></Node>
<StgValue><ssdm name="and_ln29_52"/></StgValue>
</operation>

<operation id="1994" st_id="62" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1356 %tmp_130 = fcmp_olt  i64 %p_26, i64 %min_p_52

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1995" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1357 %and_ln29_53 = and i1 %and_ln29_52, i1 %tmp_130

]]></Node>
<StgValue><ssdm name="and_ln29_53"/></StgValue>
</operation>

<operation id="1996" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1358 %min_p_54 = select i1 %and_ln29_53, i64 %p_26, i64 %min_p_52

]]></Node>
<StgValue><ssdm name="min_p_54"/></StgValue>
</operation>

<operation id="1997" st_id="62" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1391 %tmp_135 = fcmp_olt  i64 %p_27, i64 %min_p_54

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1998" st_id="62" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1410 %p_28 = dadd i64 %add52_27, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_28"/></StgValue>
</operation>

<operation id="1999" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1411 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_28, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2000" st_id="62" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1445 %p_29 = dadd i64 %add52_28, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_29"/></StgValue>
</operation>

<operation id="2001" st_id="62" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1480 %p_30 = dadd i64 %add52_29, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_30"/></StgValue>
</operation>

<operation id="2002" st_id="62" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1517 %p_31 = dadd i64 %add52_30, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_31"/></StgValue>
</operation>

<operation id="2003" st_id="62" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1554 %p_32 = dadd i64 %add52_31, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_32"/></StgValue>
</operation>

<operation id="2004" st_id="62" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1589 %add52_32 = dadd i64 %tmp_159, i64 %bitcast_ln27_33

]]></Node>
<StgValue><ssdm name="add52_32"/></StgValue>
</operation>

<operation id="2005" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1590 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_32, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2006" st_id="62" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1626 %add52_33 = dadd i64 %tmp_163, i64 %bitcast_ln27_34

]]></Node>
<StgValue><ssdm name="add52_33"/></StgValue>
</operation>

<operation id="2007" st_id="62" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1663 %add52_34 = dadd i64 %tmp_167, i64 %bitcast_ln27_35

]]></Node>
<StgValue><ssdm name="add52_34"/></StgValue>
</operation>

<operation id="2008" st_id="62" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1700 %add52_35 = dadd i64 %tmp_171, i64 %bitcast_ln27_36

]]></Node>
<StgValue><ssdm name="add52_35"/></StgValue>
</operation>

<operation id="2009" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1736 %bitcast_ln27_37 = bitcast i64 %trunc_ln27_21

]]></Node>
<StgValue><ssdm name="bitcast_ln27_37"/></StgValue>
</operation>

<operation id="2010" st_id="62" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1737 %add52_36 = dadd i64 %tmp_175, i64 %bitcast_ln27_37

]]></Node>
<StgValue><ssdm name="add52_36"/></StgValue>
</operation>

<operation id="2011" st_id="62" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1759 %llike_load_39 = load i12 %llike_addr_39

]]></Node>
<StgValue><ssdm name="llike_load_39"/></StgValue>
</operation>

<operation id="2012" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1760 %zext_ln26_76 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_76"/></StgValue>
</operation>

<operation id="2013" st_id="62" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1761 %lshr_ln26_76 = lshr i128 %llike_load_39, i128 %zext_ln26_76

]]></Node>
<StgValue><ssdm name="lshr_ln26_76"/></StgValue>
</operation>

<operation id="2014" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1762 %trunc_ln26_76 = trunc i128 %lshr_ln26_76

]]></Node>
<StgValue><ssdm name="trunc_ln26_76"/></StgValue>
</operation>

<operation id="2015" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1763 %bitcast_ln26_76 = bitcast i64 %trunc_ln26_76

]]></Node>
<StgValue><ssdm name="bitcast_ln26_76"/></StgValue>
</operation>

<operation id="2016" st_id="62" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1764 %llike_1_load_39 = load i12 %llike_1_addr_39

]]></Node>
<StgValue><ssdm name="llike_1_load_39"/></StgValue>
</operation>

<operation id="2017" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1765 %zext_ln26_77 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_77"/></StgValue>
</operation>

<operation id="2018" st_id="62" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1766 %lshr_ln26_77 = lshr i128 %llike_1_load_39, i128 %zext_ln26_77

]]></Node>
<StgValue><ssdm name="lshr_ln26_77"/></StgValue>
</operation>

<operation id="2019" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1767 %trunc_ln26_77 = trunc i128 %lshr_ln26_77

]]></Node>
<StgValue><ssdm name="trunc_ln26_77"/></StgValue>
</operation>

<operation id="2020" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1768 %bitcast_ln26_77 = bitcast i64 %trunc_ln26_77

]]></Node>
<StgValue><ssdm name="bitcast_ln26_77"/></StgValue>
</operation>

<operation id="2021" st_id="62" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1769 %tmp_179 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_76, i64 %bitcast_ln26_77, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="2022" st_id="62" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1796 %llike_load_40 = load i12 %llike_addr_40

]]></Node>
<StgValue><ssdm name="llike_load_40"/></StgValue>
</operation>

<operation id="2023" st_id="62" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1801 %llike_1_load_40 = load i12 %llike_1_addr_40

]]></Node>
<StgValue><ssdm name="llike_1_load_40"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="2024" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:144 %tmp_966 = or i12 %tmp_2, i12 41

]]></Node>
<StgValue><ssdm name="tmp_966"/></StgValue>
</operation>

<operation id="2025" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:145 %tmp_966_cast = zext i12 %tmp_966

]]></Node>
<StgValue><ssdm name="tmp_966_cast"/></StgValue>
</operation>

<operation id="2026" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:146 %llike_addr_41 = getelementptr i128 %llike, i64 0, i64 %tmp_966_cast

]]></Node>
<StgValue><ssdm name="llike_addr_41"/></StgValue>
</operation>

<operation id="2027" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:254 %llike_1_addr_41 = getelementptr i128 %llike_1, i64 0, i64 %tmp_966_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_41"/></StgValue>
</operation>

<operation id="2028" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1378 %bitcast_ln29_54 = bitcast i64 %p_27

]]></Node>
<StgValue><ssdm name="bitcast_ln29_54"/></StgValue>
</operation>

<operation id="2029" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1379 %tmp_133 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_54, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="2030" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1380 %trunc_ln29_54 = trunc i64 %bitcast_ln29_54

]]></Node>
<StgValue><ssdm name="trunc_ln29_54"/></StgValue>
</operation>

<operation id="2031" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1381 %bitcast_ln29_55 = bitcast i64 %min_p_54

]]></Node>
<StgValue><ssdm name="bitcast_ln29_55"/></StgValue>
</operation>

<operation id="2032" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1382 %tmp_134 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_55, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="2033" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1383 %trunc_ln29_55 = trunc i64 %bitcast_ln29_55

]]></Node>
<StgValue><ssdm name="trunc_ln29_55"/></StgValue>
</operation>

<operation id="2034" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1384 %icmp_ln29_108 = icmp_ne  i11 %tmp_133, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_108"/></StgValue>
</operation>

<operation id="2035" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1385 %icmp_ln29_109 = icmp_eq  i52 %trunc_ln29_54, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_109"/></StgValue>
</operation>

<operation id="2036" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1386 %or_ln29_54 = or i1 %icmp_ln29_109, i1 %icmp_ln29_108

]]></Node>
<StgValue><ssdm name="or_ln29_54"/></StgValue>
</operation>

<operation id="2037" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1387 %icmp_ln29_110 = icmp_ne  i11 %tmp_134, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_110"/></StgValue>
</operation>

<operation id="2038" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1388 %icmp_ln29_111 = icmp_eq  i52 %trunc_ln29_55, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_111"/></StgValue>
</operation>

<operation id="2039" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1389 %or_ln29_55 = or i1 %icmp_ln29_111, i1 %icmp_ln29_110

]]></Node>
<StgValue><ssdm name="or_ln29_55"/></StgValue>
</operation>

<operation id="2040" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1390 %and_ln29_54 = and i1 %or_ln29_54, i1 %or_ln29_55

]]></Node>
<StgValue><ssdm name="and_ln29_54"/></StgValue>
</operation>

<operation id="2041" st_id="63" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1391 %tmp_135 = fcmp_olt  i64 %p_27, i64 %min_p_54

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="2042" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1392 %and_ln29_55 = and i1 %and_ln29_54, i1 %tmp_135

]]></Node>
<StgValue><ssdm name="and_ln29_55"/></StgValue>
</operation>

<operation id="2043" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1393 %min_p_56 = select i1 %and_ln29_55, i64 %p_27, i64 %min_p_54

]]></Node>
<StgValue><ssdm name="min_p_56"/></StgValue>
</operation>

<operation id="2044" st_id="63" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1426 %tmp_140 = fcmp_olt  i64 %p_28, i64 %min_p_56

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="2045" st_id="63" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1445 %p_29 = dadd i64 %add52_28, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_29"/></StgValue>
</operation>

<operation id="2046" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1446 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_29, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2047" st_id="63" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1480 %p_30 = dadd i64 %add52_29, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_30"/></StgValue>
</operation>

<operation id="2048" st_id="63" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1517 %p_31 = dadd i64 %add52_30, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_31"/></StgValue>
</operation>

<operation id="2049" st_id="63" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1554 %p_32 = dadd i64 %add52_31, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_32"/></StgValue>
</operation>

<operation id="2050" st_id="63" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1591 %p_33 = dadd i64 %add52_32, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_33"/></StgValue>
</operation>

<operation id="2051" st_id="63" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1626 %add52_33 = dadd i64 %tmp_163, i64 %bitcast_ln27_34

]]></Node>
<StgValue><ssdm name="add52_33"/></StgValue>
</operation>

<operation id="2052" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1627 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_33, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2053" st_id="63" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1663 %add52_34 = dadd i64 %tmp_167, i64 %bitcast_ln27_35

]]></Node>
<StgValue><ssdm name="add52_34"/></StgValue>
</operation>

<operation id="2054" st_id="63" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1700 %add52_35 = dadd i64 %tmp_171, i64 %bitcast_ln27_36

]]></Node>
<StgValue><ssdm name="add52_35"/></StgValue>
</operation>

<operation id="2055" st_id="63" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1737 %add52_36 = dadd i64 %tmp_175, i64 %bitcast_ln27_37

]]></Node>
<StgValue><ssdm name="add52_36"/></StgValue>
</operation>

<operation id="2056" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1773 %bitcast_ln27_38 = bitcast i64 %trunc_ln27_22

]]></Node>
<StgValue><ssdm name="bitcast_ln27_38"/></StgValue>
</operation>

<operation id="2057" st_id="63" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1774 %add52_37 = dadd i64 %tmp_179, i64 %bitcast_ln27_38

]]></Node>
<StgValue><ssdm name="add52_37"/></StgValue>
</operation>

<operation id="2058" st_id="63" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1796 %llike_load_40 = load i12 %llike_addr_40

]]></Node>
<StgValue><ssdm name="llike_load_40"/></StgValue>
</operation>

<operation id="2059" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1797 %zext_ln26_78 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_78"/></StgValue>
</operation>

<operation id="2060" st_id="63" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1798 %lshr_ln26_78 = lshr i128 %llike_load_40, i128 %zext_ln26_78

]]></Node>
<StgValue><ssdm name="lshr_ln26_78"/></StgValue>
</operation>

<operation id="2061" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1799 %trunc_ln26_78 = trunc i128 %lshr_ln26_78

]]></Node>
<StgValue><ssdm name="trunc_ln26_78"/></StgValue>
</operation>

<operation id="2062" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1800 %bitcast_ln26_78 = bitcast i64 %trunc_ln26_78

]]></Node>
<StgValue><ssdm name="bitcast_ln26_78"/></StgValue>
</operation>

<operation id="2063" st_id="63" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1801 %llike_1_load_40 = load i12 %llike_1_addr_40

]]></Node>
<StgValue><ssdm name="llike_1_load_40"/></StgValue>
</operation>

<operation id="2064" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1802 %zext_ln26_79 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_79"/></StgValue>
</operation>

<operation id="2065" st_id="63" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1803 %lshr_ln26_79 = lshr i128 %llike_1_load_40, i128 %zext_ln26_79

]]></Node>
<StgValue><ssdm name="lshr_ln26_79"/></StgValue>
</operation>

<operation id="2066" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1804 %trunc_ln26_79 = trunc i128 %lshr_ln26_79

]]></Node>
<StgValue><ssdm name="trunc_ln26_79"/></StgValue>
</operation>

<operation id="2067" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1805 %bitcast_ln26_79 = bitcast i64 %trunc_ln26_79

]]></Node>
<StgValue><ssdm name="bitcast_ln26_79"/></StgValue>
</operation>

<operation id="2068" st_id="63" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1806 %tmp_183 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_78, i64 %bitcast_ln26_79, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="2069" st_id="63" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1833 %llike_load_41 = load i12 %llike_addr_41

]]></Node>
<StgValue><ssdm name="llike_load_41"/></StgValue>
</operation>

<operation id="2070" st_id="63" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1838 %llike_1_load_41 = load i12 %llike_1_addr_41

]]></Node>
<StgValue><ssdm name="llike_1_load_41"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="2071" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:147 %tmp_967 = or i12 %tmp_2, i12 42

]]></Node>
<StgValue><ssdm name="tmp_967"/></StgValue>
</operation>

<operation id="2072" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:148 %tmp_967_cast = zext i12 %tmp_967

]]></Node>
<StgValue><ssdm name="tmp_967_cast"/></StgValue>
</operation>

<operation id="2073" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:149 %llike_addr_42 = getelementptr i128 %llike, i64 0, i64 %tmp_967_cast

]]></Node>
<StgValue><ssdm name="llike_addr_42"/></StgValue>
</operation>

<operation id="2074" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:255 %llike_1_addr_42 = getelementptr i128 %llike_1, i64 0, i64 %tmp_967_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_42"/></StgValue>
</operation>

<operation id="2075" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1413 %bitcast_ln29_56 = bitcast i64 %p_28

]]></Node>
<StgValue><ssdm name="bitcast_ln29_56"/></StgValue>
</operation>

<operation id="2076" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1414 %tmp_138 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_56, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="2077" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1415 %trunc_ln29_56 = trunc i64 %bitcast_ln29_56

]]></Node>
<StgValue><ssdm name="trunc_ln29_56"/></StgValue>
</operation>

<operation id="2078" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1416 %bitcast_ln29_57 = bitcast i64 %min_p_56

]]></Node>
<StgValue><ssdm name="bitcast_ln29_57"/></StgValue>
</operation>

<operation id="2079" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1417 %tmp_139 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_57, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="2080" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1418 %trunc_ln29_57 = trunc i64 %bitcast_ln29_57

]]></Node>
<StgValue><ssdm name="trunc_ln29_57"/></StgValue>
</operation>

<operation id="2081" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1419 %icmp_ln29_112 = icmp_ne  i11 %tmp_138, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_112"/></StgValue>
</operation>

<operation id="2082" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1420 %icmp_ln29_113 = icmp_eq  i52 %trunc_ln29_56, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_113"/></StgValue>
</operation>

<operation id="2083" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1421 %or_ln29_56 = or i1 %icmp_ln29_113, i1 %icmp_ln29_112

]]></Node>
<StgValue><ssdm name="or_ln29_56"/></StgValue>
</operation>

<operation id="2084" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1422 %icmp_ln29_114 = icmp_ne  i11 %tmp_139, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_114"/></StgValue>
</operation>

<operation id="2085" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1423 %icmp_ln29_115 = icmp_eq  i52 %trunc_ln29_57, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_115"/></StgValue>
</operation>

<operation id="2086" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1424 %or_ln29_57 = or i1 %icmp_ln29_115, i1 %icmp_ln29_114

]]></Node>
<StgValue><ssdm name="or_ln29_57"/></StgValue>
</operation>

<operation id="2087" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1425 %and_ln29_56 = and i1 %or_ln29_56, i1 %or_ln29_57

]]></Node>
<StgValue><ssdm name="and_ln29_56"/></StgValue>
</operation>

<operation id="2088" st_id="64" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1426 %tmp_140 = fcmp_olt  i64 %p_28, i64 %min_p_56

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="2089" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1427 %and_ln29_57 = and i1 %and_ln29_56, i1 %tmp_140

]]></Node>
<StgValue><ssdm name="and_ln29_57"/></StgValue>
</operation>

<operation id="2090" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1428 %min_p_58 = select i1 %and_ln29_57, i64 %p_28, i64 %min_p_56

]]></Node>
<StgValue><ssdm name="min_p_58"/></StgValue>
</operation>

<operation id="2091" st_id="64" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1461 %tmp_145 = fcmp_olt  i64 %p_29, i64 %min_p_58

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="2092" st_id="64" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1480 %p_30 = dadd i64 %add52_29, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_30"/></StgValue>
</operation>

<operation id="2093" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1481 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_30, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2094" st_id="64" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1517 %p_31 = dadd i64 %add52_30, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_31"/></StgValue>
</operation>

<operation id="2095" st_id="64" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1554 %p_32 = dadd i64 %add52_31, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_32"/></StgValue>
</operation>

<operation id="2096" st_id="64" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1591 %p_33 = dadd i64 %add52_32, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_33"/></StgValue>
</operation>

<operation id="2097" st_id="64" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1628 %p_34 = dadd i64 %add52_33, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_34"/></StgValue>
</operation>

<operation id="2098" st_id="64" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1663 %add52_34 = dadd i64 %tmp_167, i64 %bitcast_ln27_35

]]></Node>
<StgValue><ssdm name="add52_34"/></StgValue>
</operation>

<operation id="2099" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1664 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_34, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2100" st_id="64" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1700 %add52_35 = dadd i64 %tmp_171, i64 %bitcast_ln27_36

]]></Node>
<StgValue><ssdm name="add52_35"/></StgValue>
</operation>

<operation id="2101" st_id="64" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1737 %add52_36 = dadd i64 %tmp_175, i64 %bitcast_ln27_37

]]></Node>
<StgValue><ssdm name="add52_36"/></StgValue>
</operation>

<operation id="2102" st_id="64" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1774 %add52_37 = dadd i64 %tmp_179, i64 %bitcast_ln27_38

]]></Node>
<StgValue><ssdm name="add52_37"/></StgValue>
</operation>

<operation id="2103" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1810 %bitcast_ln27_39 = bitcast i64 %trunc_ln27_23

]]></Node>
<StgValue><ssdm name="bitcast_ln27_39"/></StgValue>
</operation>

<operation id="2104" st_id="64" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1811 %add52_38 = dadd i64 %tmp_183, i64 %bitcast_ln27_39

]]></Node>
<StgValue><ssdm name="add52_38"/></StgValue>
</operation>

<operation id="2105" st_id="64" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1833 %llike_load_41 = load i12 %llike_addr_41

]]></Node>
<StgValue><ssdm name="llike_load_41"/></StgValue>
</operation>

<operation id="2106" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1834 %zext_ln26_80 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_80"/></StgValue>
</operation>

<operation id="2107" st_id="64" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1835 %lshr_ln26_80 = lshr i128 %llike_load_41, i128 %zext_ln26_80

]]></Node>
<StgValue><ssdm name="lshr_ln26_80"/></StgValue>
</operation>

<operation id="2108" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1836 %trunc_ln26_80 = trunc i128 %lshr_ln26_80

]]></Node>
<StgValue><ssdm name="trunc_ln26_80"/></StgValue>
</operation>

<operation id="2109" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1837 %bitcast_ln26_80 = bitcast i64 %trunc_ln26_80

]]></Node>
<StgValue><ssdm name="bitcast_ln26_80"/></StgValue>
</operation>

<operation id="2110" st_id="64" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1838 %llike_1_load_41 = load i12 %llike_1_addr_41

]]></Node>
<StgValue><ssdm name="llike_1_load_41"/></StgValue>
</operation>

<operation id="2111" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1839 %zext_ln26_81 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_81"/></StgValue>
</operation>

<operation id="2112" st_id="64" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1840 %lshr_ln26_81 = lshr i128 %llike_1_load_41, i128 %zext_ln26_81

]]></Node>
<StgValue><ssdm name="lshr_ln26_81"/></StgValue>
</operation>

<operation id="2113" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1841 %trunc_ln26_81 = trunc i128 %lshr_ln26_81

]]></Node>
<StgValue><ssdm name="trunc_ln26_81"/></StgValue>
</operation>

<operation id="2114" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1842 %bitcast_ln26_81 = bitcast i64 %trunc_ln26_81

]]></Node>
<StgValue><ssdm name="bitcast_ln26_81"/></StgValue>
</operation>

<operation id="2115" st_id="64" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1843 %tmp_187 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_80, i64 %bitcast_ln26_81, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="2116" st_id="64" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1870 %llike_load_42 = load i12 %llike_addr_42

]]></Node>
<StgValue><ssdm name="llike_load_42"/></StgValue>
</operation>

<operation id="2117" st_id="64" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1875 %llike_1_load_42 = load i12 %llike_1_addr_42

]]></Node>
<StgValue><ssdm name="llike_1_load_42"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="2118" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:150 %tmp_968 = or i12 %tmp_2, i12 43

]]></Node>
<StgValue><ssdm name="tmp_968"/></StgValue>
</operation>

<operation id="2119" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:151 %tmp_968_cast = zext i12 %tmp_968

]]></Node>
<StgValue><ssdm name="tmp_968_cast"/></StgValue>
</operation>

<operation id="2120" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:152 %llike_addr_43 = getelementptr i128 %llike, i64 0, i64 %tmp_968_cast

]]></Node>
<StgValue><ssdm name="llike_addr_43"/></StgValue>
</operation>

<operation id="2121" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:256 %llike_1_addr_43 = getelementptr i128 %llike_1, i64 0, i64 %tmp_968_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_43"/></StgValue>
</operation>

<operation id="2122" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1448 %bitcast_ln29_58 = bitcast i64 %p_29

]]></Node>
<StgValue><ssdm name="bitcast_ln29_58"/></StgValue>
</operation>

<operation id="2123" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1449 %tmp_143 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_58, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="2124" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1450 %trunc_ln29_58 = trunc i64 %bitcast_ln29_58

]]></Node>
<StgValue><ssdm name="trunc_ln29_58"/></StgValue>
</operation>

<operation id="2125" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1451 %bitcast_ln29_59 = bitcast i64 %min_p_58

]]></Node>
<StgValue><ssdm name="bitcast_ln29_59"/></StgValue>
</operation>

<operation id="2126" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1452 %tmp_144 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_59, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="2127" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1453 %trunc_ln29_59 = trunc i64 %bitcast_ln29_59

]]></Node>
<StgValue><ssdm name="trunc_ln29_59"/></StgValue>
</operation>

<operation id="2128" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1454 %icmp_ln29_116 = icmp_ne  i11 %tmp_143, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_116"/></StgValue>
</operation>

<operation id="2129" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1455 %icmp_ln29_117 = icmp_eq  i52 %trunc_ln29_58, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_117"/></StgValue>
</operation>

<operation id="2130" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1456 %or_ln29_58 = or i1 %icmp_ln29_117, i1 %icmp_ln29_116

]]></Node>
<StgValue><ssdm name="or_ln29_58"/></StgValue>
</operation>

<operation id="2131" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1457 %icmp_ln29_118 = icmp_ne  i11 %tmp_144, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_118"/></StgValue>
</operation>

<operation id="2132" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1458 %icmp_ln29_119 = icmp_eq  i52 %trunc_ln29_59, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_119"/></StgValue>
</operation>

<operation id="2133" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1459 %or_ln29_59 = or i1 %icmp_ln29_119, i1 %icmp_ln29_118

]]></Node>
<StgValue><ssdm name="or_ln29_59"/></StgValue>
</operation>

<operation id="2134" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1460 %and_ln29_58 = and i1 %or_ln29_58, i1 %or_ln29_59

]]></Node>
<StgValue><ssdm name="and_ln29_58"/></StgValue>
</operation>

<operation id="2135" st_id="65" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1461 %tmp_145 = fcmp_olt  i64 %p_29, i64 %min_p_58

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="2136" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1462 %and_ln29_59 = and i1 %and_ln29_58, i1 %tmp_145

]]></Node>
<StgValue><ssdm name="and_ln29_59"/></StgValue>
</operation>

<operation id="2137" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1463 %min_p_60 = select i1 %and_ln29_59, i64 %p_29, i64 %min_p_58

]]></Node>
<StgValue><ssdm name="min_p_60"/></StgValue>
</operation>

<operation id="2138" st_id="65" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1496 %tmp_150 = fcmp_olt  i64 %p_30, i64 %min_p_60

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="2139" st_id="65" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1517 %p_31 = dadd i64 %add52_30, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_31"/></StgValue>
</operation>

<operation id="2140" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1518 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_31, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2141" st_id="65" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1554 %p_32 = dadd i64 %add52_31, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_32"/></StgValue>
</operation>

<operation id="2142" st_id="65" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1591 %p_33 = dadd i64 %add52_32, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_33"/></StgValue>
</operation>

<operation id="2143" st_id="65" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1628 %p_34 = dadd i64 %add52_33, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_34"/></StgValue>
</operation>

<operation id="2144" st_id="65" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1665 %p_35 = dadd i64 %add52_34, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_35"/></StgValue>
</operation>

<operation id="2145" st_id="65" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1700 %add52_35 = dadd i64 %tmp_171, i64 %bitcast_ln27_36

]]></Node>
<StgValue><ssdm name="add52_35"/></StgValue>
</operation>

<operation id="2146" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1701 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_35, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2147" st_id="65" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1737 %add52_36 = dadd i64 %tmp_175, i64 %bitcast_ln27_37

]]></Node>
<StgValue><ssdm name="add52_36"/></StgValue>
</operation>

<operation id="2148" st_id="65" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1774 %add52_37 = dadd i64 %tmp_179, i64 %bitcast_ln27_38

]]></Node>
<StgValue><ssdm name="add52_37"/></StgValue>
</operation>

<operation id="2149" st_id="65" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1811 %add52_38 = dadd i64 %tmp_183, i64 %bitcast_ln27_39

]]></Node>
<StgValue><ssdm name="add52_38"/></StgValue>
</operation>

<operation id="2150" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1847 %bitcast_ln27_40 = bitcast i64 %trunc_ln27_24

]]></Node>
<StgValue><ssdm name="bitcast_ln27_40"/></StgValue>
</operation>

<operation id="2151" st_id="65" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1848 %add52_39 = dadd i64 %tmp_187, i64 %bitcast_ln27_40

]]></Node>
<StgValue><ssdm name="add52_39"/></StgValue>
</operation>

<operation id="2152" st_id="65" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1870 %llike_load_42 = load i12 %llike_addr_42

]]></Node>
<StgValue><ssdm name="llike_load_42"/></StgValue>
</operation>

<operation id="2153" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1871 %zext_ln26_82 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_82"/></StgValue>
</operation>

<operation id="2154" st_id="65" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1872 %lshr_ln26_82 = lshr i128 %llike_load_42, i128 %zext_ln26_82

]]></Node>
<StgValue><ssdm name="lshr_ln26_82"/></StgValue>
</operation>

<operation id="2155" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1873 %trunc_ln26_82 = trunc i128 %lshr_ln26_82

]]></Node>
<StgValue><ssdm name="trunc_ln26_82"/></StgValue>
</operation>

<operation id="2156" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1874 %bitcast_ln26_82 = bitcast i64 %trunc_ln26_82

]]></Node>
<StgValue><ssdm name="bitcast_ln26_82"/></StgValue>
</operation>

<operation id="2157" st_id="65" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1875 %llike_1_load_42 = load i12 %llike_1_addr_42

]]></Node>
<StgValue><ssdm name="llike_1_load_42"/></StgValue>
</operation>

<operation id="2158" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1876 %zext_ln26_83 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_83"/></StgValue>
</operation>

<operation id="2159" st_id="65" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1877 %lshr_ln26_83 = lshr i128 %llike_1_load_42, i128 %zext_ln26_83

]]></Node>
<StgValue><ssdm name="lshr_ln26_83"/></StgValue>
</operation>

<operation id="2160" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1878 %trunc_ln26_83 = trunc i128 %lshr_ln26_83

]]></Node>
<StgValue><ssdm name="trunc_ln26_83"/></StgValue>
</operation>

<operation id="2161" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1879 %bitcast_ln26_83 = bitcast i64 %trunc_ln26_83

]]></Node>
<StgValue><ssdm name="bitcast_ln26_83"/></StgValue>
</operation>

<operation id="2162" st_id="65" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1880 %tmp_191 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_82, i64 %bitcast_ln26_83, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="2163" st_id="65" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1907 %llike_load_43 = load i12 %llike_addr_43

]]></Node>
<StgValue><ssdm name="llike_load_43"/></StgValue>
</operation>

<operation id="2164" st_id="65" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1912 %llike_1_load_43 = load i12 %llike_1_addr_43

]]></Node>
<StgValue><ssdm name="llike_1_load_43"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="2165" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:153 %tmp_969 = or i12 %tmp_2, i12 44

]]></Node>
<StgValue><ssdm name="tmp_969"/></StgValue>
</operation>

<operation id="2166" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:154 %tmp_969_cast = zext i12 %tmp_969

]]></Node>
<StgValue><ssdm name="tmp_969_cast"/></StgValue>
</operation>

<operation id="2167" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:155 %llike_addr_44 = getelementptr i128 %llike, i64 0, i64 %tmp_969_cast

]]></Node>
<StgValue><ssdm name="llike_addr_44"/></StgValue>
</operation>

<operation id="2168" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:257 %llike_1_addr_44 = getelementptr i128 %llike_1, i64 0, i64 %tmp_969_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_44"/></StgValue>
</operation>

<operation id="2169" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1483 %bitcast_ln29_60 = bitcast i64 %p_30

]]></Node>
<StgValue><ssdm name="bitcast_ln29_60"/></StgValue>
</operation>

<operation id="2170" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1484 %tmp_148 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_60, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="2171" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1485 %trunc_ln29_60 = trunc i64 %bitcast_ln29_60

]]></Node>
<StgValue><ssdm name="trunc_ln29_60"/></StgValue>
</operation>

<operation id="2172" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1486 %bitcast_ln29_61 = bitcast i64 %min_p_60

]]></Node>
<StgValue><ssdm name="bitcast_ln29_61"/></StgValue>
</operation>

<operation id="2173" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1487 %tmp_149 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_61, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="2174" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1488 %trunc_ln29_61 = trunc i64 %bitcast_ln29_61

]]></Node>
<StgValue><ssdm name="trunc_ln29_61"/></StgValue>
</operation>

<operation id="2175" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1489 %icmp_ln29_120 = icmp_ne  i11 %tmp_148, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_120"/></StgValue>
</operation>

<operation id="2176" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1490 %icmp_ln29_121 = icmp_eq  i52 %trunc_ln29_60, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_121"/></StgValue>
</operation>

<operation id="2177" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1491 %or_ln29_60 = or i1 %icmp_ln29_121, i1 %icmp_ln29_120

]]></Node>
<StgValue><ssdm name="or_ln29_60"/></StgValue>
</operation>

<operation id="2178" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1492 %icmp_ln29_122 = icmp_ne  i11 %tmp_149, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_122"/></StgValue>
</operation>

<operation id="2179" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1493 %icmp_ln29_123 = icmp_eq  i52 %trunc_ln29_61, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_123"/></StgValue>
</operation>

<operation id="2180" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1494 %or_ln29_61 = or i1 %icmp_ln29_123, i1 %icmp_ln29_122

]]></Node>
<StgValue><ssdm name="or_ln29_61"/></StgValue>
</operation>

<operation id="2181" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1495 %and_ln29_60 = and i1 %or_ln29_60, i1 %or_ln29_61

]]></Node>
<StgValue><ssdm name="and_ln29_60"/></StgValue>
</operation>

<operation id="2182" st_id="66" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1496 %tmp_150 = fcmp_olt  i64 %p_30, i64 %min_p_60

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="2183" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1497 %and_ln29_61 = and i1 %and_ln29_60, i1 %tmp_150

]]></Node>
<StgValue><ssdm name="and_ln29_61"/></StgValue>
</operation>

<operation id="2184" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1498 %min_p_62 = select i1 %and_ln29_61, i64 %p_30, i64 %min_p_60

]]></Node>
<StgValue><ssdm name="min_p_62"/></StgValue>
</operation>

<operation id="2185" st_id="66" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1533 %tmp_154 = fcmp_olt  i64 %p_31, i64 %min_p_62

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="2186" st_id="66" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1554 %p_32 = dadd i64 %add52_31, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_32"/></StgValue>
</operation>

<operation id="2187" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1555 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_32, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2188" st_id="66" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1591 %p_33 = dadd i64 %add52_32, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_33"/></StgValue>
</operation>

<operation id="2189" st_id="66" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1628 %p_34 = dadd i64 %add52_33, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_34"/></StgValue>
</operation>

<operation id="2190" st_id="66" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1665 %p_35 = dadd i64 %add52_34, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_35"/></StgValue>
</operation>

<operation id="2191" st_id="66" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1702 %p_36 = dadd i64 %add52_35, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_36"/></StgValue>
</operation>

<operation id="2192" st_id="66" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1737 %add52_36 = dadd i64 %tmp_175, i64 %bitcast_ln27_37

]]></Node>
<StgValue><ssdm name="add52_36"/></StgValue>
</operation>

<operation id="2193" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1738 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_36, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2194" st_id="66" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1774 %add52_37 = dadd i64 %tmp_179, i64 %bitcast_ln27_38

]]></Node>
<StgValue><ssdm name="add52_37"/></StgValue>
</operation>

<operation id="2195" st_id="66" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1811 %add52_38 = dadd i64 %tmp_183, i64 %bitcast_ln27_39

]]></Node>
<StgValue><ssdm name="add52_38"/></StgValue>
</operation>

<operation id="2196" st_id="66" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1848 %add52_39 = dadd i64 %tmp_187, i64 %bitcast_ln27_40

]]></Node>
<StgValue><ssdm name="add52_39"/></StgValue>
</operation>

<operation id="2197" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1884 %bitcast_ln27_41 = bitcast i64 %trunc_ln27_25

]]></Node>
<StgValue><ssdm name="bitcast_ln27_41"/></StgValue>
</operation>

<operation id="2198" st_id="66" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1885 %add52_40 = dadd i64 %tmp_191, i64 %bitcast_ln27_41

]]></Node>
<StgValue><ssdm name="add52_40"/></StgValue>
</operation>

<operation id="2199" st_id="66" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1907 %llike_load_43 = load i12 %llike_addr_43

]]></Node>
<StgValue><ssdm name="llike_load_43"/></StgValue>
</operation>

<operation id="2200" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1908 %zext_ln26_84 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_84"/></StgValue>
</operation>

<operation id="2201" st_id="66" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1909 %lshr_ln26_84 = lshr i128 %llike_load_43, i128 %zext_ln26_84

]]></Node>
<StgValue><ssdm name="lshr_ln26_84"/></StgValue>
</operation>

<operation id="2202" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1910 %trunc_ln26_84 = trunc i128 %lshr_ln26_84

]]></Node>
<StgValue><ssdm name="trunc_ln26_84"/></StgValue>
</operation>

<operation id="2203" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1911 %bitcast_ln26_84 = bitcast i64 %trunc_ln26_84

]]></Node>
<StgValue><ssdm name="bitcast_ln26_84"/></StgValue>
</operation>

<operation id="2204" st_id="66" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1912 %llike_1_load_43 = load i12 %llike_1_addr_43

]]></Node>
<StgValue><ssdm name="llike_1_load_43"/></StgValue>
</operation>

<operation id="2205" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1913 %zext_ln26_85 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_85"/></StgValue>
</operation>

<operation id="2206" st_id="66" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1914 %lshr_ln26_85 = lshr i128 %llike_1_load_43, i128 %zext_ln26_85

]]></Node>
<StgValue><ssdm name="lshr_ln26_85"/></StgValue>
</operation>

<operation id="2207" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1915 %trunc_ln26_85 = trunc i128 %lshr_ln26_85

]]></Node>
<StgValue><ssdm name="trunc_ln26_85"/></StgValue>
</operation>

<operation id="2208" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1916 %bitcast_ln26_85 = bitcast i64 %trunc_ln26_85

]]></Node>
<StgValue><ssdm name="bitcast_ln26_85"/></StgValue>
</operation>

<operation id="2209" st_id="66" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1917 %tmp_195 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_84, i64 %bitcast_ln26_85, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="2210" st_id="66" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1944 %llike_load_44 = load i12 %llike_addr_44

]]></Node>
<StgValue><ssdm name="llike_load_44"/></StgValue>
</operation>

<operation id="2211" st_id="66" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1949 %llike_1_load_44 = load i12 %llike_1_addr_44

]]></Node>
<StgValue><ssdm name="llike_1_load_44"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="2212" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:156 %tmp_970 = or i12 %tmp_2, i12 45

]]></Node>
<StgValue><ssdm name="tmp_970"/></StgValue>
</operation>

<operation id="2213" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:157 %tmp_970_cast = zext i12 %tmp_970

]]></Node>
<StgValue><ssdm name="tmp_970_cast"/></StgValue>
</operation>

<operation id="2214" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:158 %llike_addr_45 = getelementptr i128 %llike, i64 0, i64 %tmp_970_cast

]]></Node>
<StgValue><ssdm name="llike_addr_45"/></StgValue>
</operation>

<operation id="2215" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:258 %llike_1_addr_45 = getelementptr i128 %llike_1, i64 0, i64 %tmp_970_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_45"/></StgValue>
</operation>

<operation id="2216" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1520 %bitcast_ln29_62 = bitcast i64 %p_31

]]></Node>
<StgValue><ssdm name="bitcast_ln29_62"/></StgValue>
</operation>

<operation id="2217" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1521 %tmp_152 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_62, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="2218" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1522 %trunc_ln29_62 = trunc i64 %bitcast_ln29_62

]]></Node>
<StgValue><ssdm name="trunc_ln29_62"/></StgValue>
</operation>

<operation id="2219" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1523 %bitcast_ln29_63 = bitcast i64 %min_p_62

]]></Node>
<StgValue><ssdm name="bitcast_ln29_63"/></StgValue>
</operation>

<operation id="2220" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1524 %tmp_153 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_63, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="2221" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1525 %trunc_ln29_63 = trunc i64 %bitcast_ln29_63

]]></Node>
<StgValue><ssdm name="trunc_ln29_63"/></StgValue>
</operation>

<operation id="2222" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1526 %icmp_ln29_124 = icmp_ne  i11 %tmp_152, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_124"/></StgValue>
</operation>

<operation id="2223" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1527 %icmp_ln29_125 = icmp_eq  i52 %trunc_ln29_62, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_125"/></StgValue>
</operation>

<operation id="2224" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1528 %or_ln29_62 = or i1 %icmp_ln29_125, i1 %icmp_ln29_124

]]></Node>
<StgValue><ssdm name="or_ln29_62"/></StgValue>
</operation>

<operation id="2225" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1529 %icmp_ln29_126 = icmp_ne  i11 %tmp_153, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_126"/></StgValue>
</operation>

<operation id="2226" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1530 %icmp_ln29_127 = icmp_eq  i52 %trunc_ln29_63, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_127"/></StgValue>
</operation>

<operation id="2227" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1531 %or_ln29_63 = or i1 %icmp_ln29_127, i1 %icmp_ln29_126

]]></Node>
<StgValue><ssdm name="or_ln29_63"/></StgValue>
</operation>

<operation id="2228" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1532 %and_ln29_62 = and i1 %or_ln29_62, i1 %or_ln29_63

]]></Node>
<StgValue><ssdm name="and_ln29_62"/></StgValue>
</operation>

<operation id="2229" st_id="67" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1533 %tmp_154 = fcmp_olt  i64 %p_31, i64 %min_p_62

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="2230" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1534 %and_ln29_63 = and i1 %and_ln29_62, i1 %tmp_154

]]></Node>
<StgValue><ssdm name="and_ln29_63"/></StgValue>
</operation>

<operation id="2231" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1535 %min_p_64 = select i1 %and_ln29_63, i64 %p_31, i64 %min_p_62

]]></Node>
<StgValue><ssdm name="min_p_64"/></StgValue>
</operation>

<operation id="2232" st_id="67" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1570 %tmp_158 = fcmp_olt  i64 %p_32, i64 %min_p_64

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="2233" st_id="67" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1591 %p_33 = dadd i64 %add52_32, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_33"/></StgValue>
</operation>

<operation id="2234" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1592 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_33, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2235" st_id="67" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1628 %p_34 = dadd i64 %add52_33, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_34"/></StgValue>
</operation>

<operation id="2236" st_id="67" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1665 %p_35 = dadd i64 %add52_34, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_35"/></StgValue>
</operation>

<operation id="2237" st_id="67" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1702 %p_36 = dadd i64 %add52_35, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_36"/></StgValue>
</operation>

<operation id="2238" st_id="67" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1739 %p_37 = dadd i64 %add52_36, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_37"/></StgValue>
</operation>

<operation id="2239" st_id="67" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1774 %add52_37 = dadd i64 %tmp_179, i64 %bitcast_ln27_38

]]></Node>
<StgValue><ssdm name="add52_37"/></StgValue>
</operation>

<operation id="2240" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1775 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_37, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2241" st_id="67" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1811 %add52_38 = dadd i64 %tmp_183, i64 %bitcast_ln27_39

]]></Node>
<StgValue><ssdm name="add52_38"/></StgValue>
</operation>

<operation id="2242" st_id="67" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1848 %add52_39 = dadd i64 %tmp_187, i64 %bitcast_ln27_40

]]></Node>
<StgValue><ssdm name="add52_39"/></StgValue>
</operation>

<operation id="2243" st_id="67" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1885 %add52_40 = dadd i64 %tmp_191, i64 %bitcast_ln27_41

]]></Node>
<StgValue><ssdm name="add52_40"/></StgValue>
</operation>

<operation id="2244" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1921 %bitcast_ln27_42 = bitcast i64 %trunc_ln27_26

]]></Node>
<StgValue><ssdm name="bitcast_ln27_42"/></StgValue>
</operation>

<operation id="2245" st_id="67" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1922 %add52_41 = dadd i64 %tmp_195, i64 %bitcast_ln27_42

]]></Node>
<StgValue><ssdm name="add52_41"/></StgValue>
</operation>

<operation id="2246" st_id="67" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1944 %llike_load_44 = load i12 %llike_addr_44

]]></Node>
<StgValue><ssdm name="llike_load_44"/></StgValue>
</operation>

<operation id="2247" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1945 %zext_ln26_86 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_86"/></StgValue>
</operation>

<operation id="2248" st_id="67" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1946 %lshr_ln26_86 = lshr i128 %llike_load_44, i128 %zext_ln26_86

]]></Node>
<StgValue><ssdm name="lshr_ln26_86"/></StgValue>
</operation>

<operation id="2249" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1947 %trunc_ln26_86 = trunc i128 %lshr_ln26_86

]]></Node>
<StgValue><ssdm name="trunc_ln26_86"/></StgValue>
</operation>

<operation id="2250" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1948 %bitcast_ln26_86 = bitcast i64 %trunc_ln26_86

]]></Node>
<StgValue><ssdm name="bitcast_ln26_86"/></StgValue>
</operation>

<operation id="2251" st_id="67" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1949 %llike_1_load_44 = load i12 %llike_1_addr_44

]]></Node>
<StgValue><ssdm name="llike_1_load_44"/></StgValue>
</operation>

<operation id="2252" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1950 %zext_ln26_87 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_87"/></StgValue>
</operation>

<operation id="2253" st_id="67" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1951 %lshr_ln26_87 = lshr i128 %llike_1_load_44, i128 %zext_ln26_87

]]></Node>
<StgValue><ssdm name="lshr_ln26_87"/></StgValue>
</operation>

<operation id="2254" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1952 %trunc_ln26_87 = trunc i128 %lshr_ln26_87

]]></Node>
<StgValue><ssdm name="trunc_ln26_87"/></StgValue>
</operation>

<operation id="2255" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1953 %bitcast_ln26_87 = bitcast i64 %trunc_ln26_87

]]></Node>
<StgValue><ssdm name="bitcast_ln26_87"/></StgValue>
</operation>

<operation id="2256" st_id="67" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1954 %tmp_199 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_86, i64 %bitcast_ln26_87, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="2257" st_id="67" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1981 %llike_load_45 = load i12 %llike_addr_45

]]></Node>
<StgValue><ssdm name="llike_load_45"/></StgValue>
</operation>

<operation id="2258" st_id="67" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1986 %llike_1_load_45 = load i12 %llike_1_addr_45

]]></Node>
<StgValue><ssdm name="llike_1_load_45"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="2259" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:159 %tmp_971 = or i12 %tmp_2, i12 46

]]></Node>
<StgValue><ssdm name="tmp_971"/></StgValue>
</operation>

<operation id="2260" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:160 %tmp_971_cast = zext i12 %tmp_971

]]></Node>
<StgValue><ssdm name="tmp_971_cast"/></StgValue>
</operation>

<operation id="2261" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:161 %llike_addr_46 = getelementptr i128 %llike, i64 0, i64 %tmp_971_cast

]]></Node>
<StgValue><ssdm name="llike_addr_46"/></StgValue>
</operation>

<operation id="2262" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:259 %llike_1_addr_46 = getelementptr i128 %llike_1, i64 0, i64 %tmp_971_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_46"/></StgValue>
</operation>

<operation id="2263" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1557 %bitcast_ln29_64 = bitcast i64 %p_32

]]></Node>
<StgValue><ssdm name="bitcast_ln29_64"/></StgValue>
</operation>

<operation id="2264" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1558 %tmp_156 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_64, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="2265" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1559 %trunc_ln29_64 = trunc i64 %bitcast_ln29_64

]]></Node>
<StgValue><ssdm name="trunc_ln29_64"/></StgValue>
</operation>

<operation id="2266" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1560 %bitcast_ln29_65 = bitcast i64 %min_p_64

]]></Node>
<StgValue><ssdm name="bitcast_ln29_65"/></StgValue>
</operation>

<operation id="2267" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1561 %tmp_157 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_65, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="2268" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1562 %trunc_ln29_65 = trunc i64 %bitcast_ln29_65

]]></Node>
<StgValue><ssdm name="trunc_ln29_65"/></StgValue>
</operation>

<operation id="2269" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1563 %icmp_ln29_128 = icmp_ne  i11 %tmp_156, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_128"/></StgValue>
</operation>

<operation id="2270" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1564 %icmp_ln29_129 = icmp_eq  i52 %trunc_ln29_64, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_129"/></StgValue>
</operation>

<operation id="2271" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1565 %or_ln29_64 = or i1 %icmp_ln29_129, i1 %icmp_ln29_128

]]></Node>
<StgValue><ssdm name="or_ln29_64"/></StgValue>
</operation>

<operation id="2272" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1566 %icmp_ln29_130 = icmp_ne  i11 %tmp_157, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_130"/></StgValue>
</operation>

<operation id="2273" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1567 %icmp_ln29_131 = icmp_eq  i52 %trunc_ln29_65, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_131"/></StgValue>
</operation>

<operation id="2274" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1568 %or_ln29_65 = or i1 %icmp_ln29_131, i1 %icmp_ln29_130

]]></Node>
<StgValue><ssdm name="or_ln29_65"/></StgValue>
</operation>

<operation id="2275" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1569 %and_ln29_64 = and i1 %or_ln29_64, i1 %or_ln29_65

]]></Node>
<StgValue><ssdm name="and_ln29_64"/></StgValue>
</operation>

<operation id="2276" st_id="68" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1570 %tmp_158 = fcmp_olt  i64 %p_32, i64 %min_p_64

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="2277" st_id="68" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1571 %and_ln29_65 = and i1 %and_ln29_64, i1 %tmp_158

]]></Node>
<StgValue><ssdm name="and_ln29_65"/></StgValue>
</operation>

<operation id="2278" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1572 %min_p_66 = select i1 %and_ln29_65, i64 %p_32, i64 %min_p_64

]]></Node>
<StgValue><ssdm name="min_p_66"/></StgValue>
</operation>

<operation id="2279" st_id="68" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1607 %tmp_162 = fcmp_olt  i64 %p_33, i64 %min_p_66

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="2280" st_id="68" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1628 %p_34 = dadd i64 %add52_33, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_34"/></StgValue>
</operation>

<operation id="2281" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1629 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_34, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2282" st_id="68" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1665 %p_35 = dadd i64 %add52_34, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_35"/></StgValue>
</operation>

<operation id="2283" st_id="68" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1702 %p_36 = dadd i64 %add52_35, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_36"/></StgValue>
</operation>

<operation id="2284" st_id="68" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1739 %p_37 = dadd i64 %add52_36, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_37"/></StgValue>
</operation>

<operation id="2285" st_id="68" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1776 %p_38 = dadd i64 %add52_37, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_38"/></StgValue>
</operation>

<operation id="2286" st_id="68" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1811 %add52_38 = dadd i64 %tmp_183, i64 %bitcast_ln27_39

]]></Node>
<StgValue><ssdm name="add52_38"/></StgValue>
</operation>

<operation id="2287" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1812 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_38, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2288" st_id="68" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1848 %add52_39 = dadd i64 %tmp_187, i64 %bitcast_ln27_40

]]></Node>
<StgValue><ssdm name="add52_39"/></StgValue>
</operation>

<operation id="2289" st_id="68" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1885 %add52_40 = dadd i64 %tmp_191, i64 %bitcast_ln27_41

]]></Node>
<StgValue><ssdm name="add52_40"/></StgValue>
</operation>

<operation id="2290" st_id="68" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1922 %add52_41 = dadd i64 %tmp_195, i64 %bitcast_ln27_42

]]></Node>
<StgValue><ssdm name="add52_41"/></StgValue>
</operation>

<operation id="2291" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1958 %bitcast_ln27_43 = bitcast i64 %trunc_ln27_27

]]></Node>
<StgValue><ssdm name="bitcast_ln27_43"/></StgValue>
</operation>

<operation id="2292" st_id="68" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1959 %add52_42 = dadd i64 %tmp_199, i64 %bitcast_ln27_43

]]></Node>
<StgValue><ssdm name="add52_42"/></StgValue>
</operation>

<operation id="2293" st_id="68" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1981 %llike_load_45 = load i12 %llike_addr_45

]]></Node>
<StgValue><ssdm name="llike_load_45"/></StgValue>
</operation>

<operation id="2294" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1982 %zext_ln26_88 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_88"/></StgValue>
</operation>

<operation id="2295" st_id="68" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1983 %lshr_ln26_88 = lshr i128 %llike_load_45, i128 %zext_ln26_88

]]></Node>
<StgValue><ssdm name="lshr_ln26_88"/></StgValue>
</operation>

<operation id="2296" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1984 %trunc_ln26_88 = trunc i128 %lshr_ln26_88

]]></Node>
<StgValue><ssdm name="trunc_ln26_88"/></StgValue>
</operation>

<operation id="2297" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1985 %bitcast_ln26_88 = bitcast i64 %trunc_ln26_88

]]></Node>
<StgValue><ssdm name="bitcast_ln26_88"/></StgValue>
</operation>

<operation id="2298" st_id="68" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:1986 %llike_1_load_45 = load i12 %llike_1_addr_45

]]></Node>
<StgValue><ssdm name="llike_1_load_45"/></StgValue>
</operation>

<operation id="2299" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:1987 %zext_ln26_89 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_89"/></StgValue>
</operation>

<operation id="2300" st_id="68" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1988 %lshr_ln26_89 = lshr i128 %llike_1_load_45, i128 %zext_ln26_89

]]></Node>
<StgValue><ssdm name="lshr_ln26_89"/></StgValue>
</operation>

<operation id="2301" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:1989 %trunc_ln26_89 = trunc i128 %lshr_ln26_89

]]></Node>
<StgValue><ssdm name="trunc_ln26_89"/></StgValue>
</operation>

<operation id="2302" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1990 %bitcast_ln26_89 = bitcast i64 %trunc_ln26_89

]]></Node>
<StgValue><ssdm name="bitcast_ln26_89"/></StgValue>
</operation>

<operation id="2303" st_id="68" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:1991 %tmp_203 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_88, i64 %bitcast_ln26_89, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="2304" st_id="68" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2018 %llike_load_46 = load i12 %llike_addr_46

]]></Node>
<StgValue><ssdm name="llike_load_46"/></StgValue>
</operation>

<operation id="2305" st_id="68" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2023 %llike_1_load_46 = load i12 %llike_1_addr_46

]]></Node>
<StgValue><ssdm name="llike_1_load_46"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="2306" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:162 %tmp_972 = or i12 %tmp_2, i12 47

]]></Node>
<StgValue><ssdm name="tmp_972"/></StgValue>
</operation>

<operation id="2307" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:163 %tmp_972_cast = zext i12 %tmp_972

]]></Node>
<StgValue><ssdm name="tmp_972_cast"/></StgValue>
</operation>

<operation id="2308" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:164 %llike_addr_47 = getelementptr i128 %llike, i64 0, i64 %tmp_972_cast

]]></Node>
<StgValue><ssdm name="llike_addr_47"/></StgValue>
</operation>

<operation id="2309" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:260 %llike_1_addr_47 = getelementptr i128 %llike_1, i64 0, i64 %tmp_972_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_47"/></StgValue>
</operation>

<operation id="2310" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1594 %bitcast_ln29_66 = bitcast i64 %p_33

]]></Node>
<StgValue><ssdm name="bitcast_ln29_66"/></StgValue>
</operation>

<operation id="2311" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1595 %tmp_160 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_66, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="2312" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1596 %trunc_ln29_66 = trunc i64 %bitcast_ln29_66

]]></Node>
<StgValue><ssdm name="trunc_ln29_66"/></StgValue>
</operation>

<operation id="2313" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1597 %bitcast_ln29_67 = bitcast i64 %min_p_66

]]></Node>
<StgValue><ssdm name="bitcast_ln29_67"/></StgValue>
</operation>

<operation id="2314" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1598 %tmp_161 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_67, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="2315" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1599 %trunc_ln29_67 = trunc i64 %bitcast_ln29_67

]]></Node>
<StgValue><ssdm name="trunc_ln29_67"/></StgValue>
</operation>

<operation id="2316" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1600 %icmp_ln29_132 = icmp_ne  i11 %tmp_160, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_132"/></StgValue>
</operation>

<operation id="2317" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1601 %icmp_ln29_133 = icmp_eq  i52 %trunc_ln29_66, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_133"/></StgValue>
</operation>

<operation id="2318" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1602 %or_ln29_66 = or i1 %icmp_ln29_133, i1 %icmp_ln29_132

]]></Node>
<StgValue><ssdm name="or_ln29_66"/></StgValue>
</operation>

<operation id="2319" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1603 %icmp_ln29_134 = icmp_ne  i11 %tmp_161, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_134"/></StgValue>
</operation>

<operation id="2320" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1604 %icmp_ln29_135 = icmp_eq  i52 %trunc_ln29_67, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_135"/></StgValue>
</operation>

<operation id="2321" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1605 %or_ln29_67 = or i1 %icmp_ln29_135, i1 %icmp_ln29_134

]]></Node>
<StgValue><ssdm name="or_ln29_67"/></StgValue>
</operation>

<operation id="2322" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1606 %and_ln29_66 = and i1 %or_ln29_66, i1 %or_ln29_67

]]></Node>
<StgValue><ssdm name="and_ln29_66"/></StgValue>
</operation>

<operation id="2323" st_id="69" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1607 %tmp_162 = fcmp_olt  i64 %p_33, i64 %min_p_66

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="2324" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1608 %and_ln29_67 = and i1 %and_ln29_66, i1 %tmp_162

]]></Node>
<StgValue><ssdm name="and_ln29_67"/></StgValue>
</operation>

<operation id="2325" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1609 %min_p_68 = select i1 %and_ln29_67, i64 %p_33, i64 %min_p_66

]]></Node>
<StgValue><ssdm name="min_p_68"/></StgValue>
</operation>

<operation id="2326" st_id="69" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1644 %tmp_166 = fcmp_olt  i64 %p_34, i64 %min_p_68

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="2327" st_id="69" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1665 %p_35 = dadd i64 %add52_34, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_35"/></StgValue>
</operation>

<operation id="2328" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1666 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_35, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2329" st_id="69" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1702 %p_36 = dadd i64 %add52_35, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_36"/></StgValue>
</operation>

<operation id="2330" st_id="69" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1739 %p_37 = dadd i64 %add52_36, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_37"/></StgValue>
</operation>

<operation id="2331" st_id="69" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1776 %p_38 = dadd i64 %add52_37, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_38"/></StgValue>
</operation>

<operation id="2332" st_id="69" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1813 %p_39 = dadd i64 %add52_38, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_39"/></StgValue>
</operation>

<operation id="2333" st_id="69" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1848 %add52_39 = dadd i64 %tmp_187, i64 %bitcast_ln27_40

]]></Node>
<StgValue><ssdm name="add52_39"/></StgValue>
</operation>

<operation id="2334" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1849 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_39, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2335" st_id="69" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1885 %add52_40 = dadd i64 %tmp_191, i64 %bitcast_ln27_41

]]></Node>
<StgValue><ssdm name="add52_40"/></StgValue>
</operation>

<operation id="2336" st_id="69" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1922 %add52_41 = dadd i64 %tmp_195, i64 %bitcast_ln27_42

]]></Node>
<StgValue><ssdm name="add52_41"/></StgValue>
</operation>

<operation id="2337" st_id="69" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1959 %add52_42 = dadd i64 %tmp_199, i64 %bitcast_ln27_43

]]></Node>
<StgValue><ssdm name="add52_42"/></StgValue>
</operation>

<operation id="2338" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1995 %bitcast_ln27_44 = bitcast i64 %trunc_ln27_28

]]></Node>
<StgValue><ssdm name="bitcast_ln27_44"/></StgValue>
</operation>

<operation id="2339" st_id="69" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1996 %add52_43 = dadd i64 %tmp_203, i64 %bitcast_ln27_44

]]></Node>
<StgValue><ssdm name="add52_43"/></StgValue>
</operation>

<operation id="2340" st_id="69" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2018 %llike_load_46 = load i12 %llike_addr_46

]]></Node>
<StgValue><ssdm name="llike_load_46"/></StgValue>
</operation>

<operation id="2341" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2019 %zext_ln26_90 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_90"/></StgValue>
</operation>

<operation id="2342" st_id="69" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2020 %lshr_ln26_90 = lshr i128 %llike_load_46, i128 %zext_ln26_90

]]></Node>
<StgValue><ssdm name="lshr_ln26_90"/></StgValue>
</operation>

<operation id="2343" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2021 %trunc_ln26_90 = trunc i128 %lshr_ln26_90

]]></Node>
<StgValue><ssdm name="trunc_ln26_90"/></StgValue>
</operation>

<operation id="2344" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2022 %bitcast_ln26_90 = bitcast i64 %trunc_ln26_90

]]></Node>
<StgValue><ssdm name="bitcast_ln26_90"/></StgValue>
</operation>

<operation id="2345" st_id="69" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2023 %llike_1_load_46 = load i12 %llike_1_addr_46

]]></Node>
<StgValue><ssdm name="llike_1_load_46"/></StgValue>
</operation>

<operation id="2346" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2024 %zext_ln26_91 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_91"/></StgValue>
</operation>

<operation id="2347" st_id="69" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2025 %lshr_ln26_91 = lshr i128 %llike_1_load_46, i128 %zext_ln26_91

]]></Node>
<StgValue><ssdm name="lshr_ln26_91"/></StgValue>
</operation>

<operation id="2348" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2026 %trunc_ln26_91 = trunc i128 %lshr_ln26_91

]]></Node>
<StgValue><ssdm name="trunc_ln26_91"/></StgValue>
</operation>

<operation id="2349" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2027 %bitcast_ln26_91 = bitcast i64 %trunc_ln26_91

]]></Node>
<StgValue><ssdm name="bitcast_ln26_91"/></StgValue>
</operation>

<operation id="2350" st_id="69" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:2028 %tmp_207 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_90, i64 %bitcast_ln26_91, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2351" st_id="69" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2055 %llike_load_47 = load i12 %llike_addr_47

]]></Node>
<StgValue><ssdm name="llike_load_47"/></StgValue>
</operation>

<operation id="2352" st_id="69" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2060 %llike_1_load_47 = load i12 %llike_1_addr_47

]]></Node>
<StgValue><ssdm name="llike_1_load_47"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="2353" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:165 %tmp_973 = or i12 %tmp_2, i12 48

]]></Node>
<StgValue><ssdm name="tmp_973"/></StgValue>
</operation>

<operation id="2354" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:166 %tmp_973_cast = zext i12 %tmp_973

]]></Node>
<StgValue><ssdm name="tmp_973_cast"/></StgValue>
</operation>

<operation id="2355" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:167 %llike_addr_48 = getelementptr i128 %llike, i64 0, i64 %tmp_973_cast

]]></Node>
<StgValue><ssdm name="llike_addr_48"/></StgValue>
</operation>

<operation id="2356" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:261 %llike_1_addr_48 = getelementptr i128 %llike_1, i64 0, i64 %tmp_973_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_48"/></StgValue>
</operation>

<operation id="2357" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1631 %bitcast_ln29_68 = bitcast i64 %p_34

]]></Node>
<StgValue><ssdm name="bitcast_ln29_68"/></StgValue>
</operation>

<operation id="2358" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1632 %tmp_164 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_68, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="2359" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1633 %trunc_ln29_68 = trunc i64 %bitcast_ln29_68

]]></Node>
<StgValue><ssdm name="trunc_ln29_68"/></StgValue>
</operation>

<operation id="2360" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1634 %bitcast_ln29_69 = bitcast i64 %min_p_68

]]></Node>
<StgValue><ssdm name="bitcast_ln29_69"/></StgValue>
</operation>

<operation id="2361" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1635 %tmp_165 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_69, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="2362" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1636 %trunc_ln29_69 = trunc i64 %bitcast_ln29_69

]]></Node>
<StgValue><ssdm name="trunc_ln29_69"/></StgValue>
</operation>

<operation id="2363" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1637 %icmp_ln29_136 = icmp_ne  i11 %tmp_164, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_136"/></StgValue>
</operation>

<operation id="2364" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1638 %icmp_ln29_137 = icmp_eq  i52 %trunc_ln29_68, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_137"/></StgValue>
</operation>

<operation id="2365" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1639 %or_ln29_68 = or i1 %icmp_ln29_137, i1 %icmp_ln29_136

]]></Node>
<StgValue><ssdm name="or_ln29_68"/></StgValue>
</operation>

<operation id="2366" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1640 %icmp_ln29_138 = icmp_ne  i11 %tmp_165, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_138"/></StgValue>
</operation>

<operation id="2367" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1641 %icmp_ln29_139 = icmp_eq  i52 %trunc_ln29_69, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_139"/></StgValue>
</operation>

<operation id="2368" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1642 %or_ln29_69 = or i1 %icmp_ln29_139, i1 %icmp_ln29_138

]]></Node>
<StgValue><ssdm name="or_ln29_69"/></StgValue>
</operation>

<operation id="2369" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1643 %and_ln29_68 = and i1 %or_ln29_68, i1 %or_ln29_69

]]></Node>
<StgValue><ssdm name="and_ln29_68"/></StgValue>
</operation>

<operation id="2370" st_id="70" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1644 %tmp_166 = fcmp_olt  i64 %p_34, i64 %min_p_68

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="2371" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1645 %and_ln29_69 = and i1 %and_ln29_68, i1 %tmp_166

]]></Node>
<StgValue><ssdm name="and_ln29_69"/></StgValue>
</operation>

<operation id="2372" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1646 %min_p_70 = select i1 %and_ln29_69, i64 %p_34, i64 %min_p_68

]]></Node>
<StgValue><ssdm name="min_p_70"/></StgValue>
</operation>

<operation id="2373" st_id="70" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1681 %tmp_170 = fcmp_olt  i64 %p_35, i64 %min_p_70

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="2374" st_id="70" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1702 %p_36 = dadd i64 %add52_35, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_36"/></StgValue>
</operation>

<operation id="2375" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1703 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_36, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2376" st_id="70" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1739 %p_37 = dadd i64 %add52_36, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_37"/></StgValue>
</operation>

<operation id="2377" st_id="70" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1776 %p_38 = dadd i64 %add52_37, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_38"/></StgValue>
</operation>

<operation id="2378" st_id="70" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1813 %p_39 = dadd i64 %add52_38, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_39"/></StgValue>
</operation>

<operation id="2379" st_id="70" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1850 %p_40 = dadd i64 %add52_39, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_40"/></StgValue>
</operation>

<operation id="2380" st_id="70" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1885 %add52_40 = dadd i64 %tmp_191, i64 %bitcast_ln27_41

]]></Node>
<StgValue><ssdm name="add52_40"/></StgValue>
</operation>

<operation id="2381" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1886 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_40, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2382" st_id="70" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1922 %add52_41 = dadd i64 %tmp_195, i64 %bitcast_ln27_42

]]></Node>
<StgValue><ssdm name="add52_41"/></StgValue>
</operation>

<operation id="2383" st_id="70" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1959 %add52_42 = dadd i64 %tmp_199, i64 %bitcast_ln27_43

]]></Node>
<StgValue><ssdm name="add52_42"/></StgValue>
</operation>

<operation id="2384" st_id="70" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1996 %add52_43 = dadd i64 %tmp_203, i64 %bitcast_ln27_44

]]></Node>
<StgValue><ssdm name="add52_43"/></StgValue>
</operation>

<operation id="2385" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2032 %bitcast_ln27_45 = bitcast i64 %trunc_ln27_29

]]></Node>
<StgValue><ssdm name="bitcast_ln27_45"/></StgValue>
</operation>

<operation id="2386" st_id="70" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2033 %add52_44 = dadd i64 %tmp_207, i64 %bitcast_ln27_45

]]></Node>
<StgValue><ssdm name="add52_44"/></StgValue>
</operation>

<operation id="2387" st_id="70" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2055 %llike_load_47 = load i12 %llike_addr_47

]]></Node>
<StgValue><ssdm name="llike_load_47"/></StgValue>
</operation>

<operation id="2388" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2056 %zext_ln26_92 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_92"/></StgValue>
</operation>

<operation id="2389" st_id="70" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2057 %lshr_ln26_92 = lshr i128 %llike_load_47, i128 %zext_ln26_92

]]></Node>
<StgValue><ssdm name="lshr_ln26_92"/></StgValue>
</operation>

<operation id="2390" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2058 %trunc_ln26_92 = trunc i128 %lshr_ln26_92

]]></Node>
<StgValue><ssdm name="trunc_ln26_92"/></StgValue>
</operation>

<operation id="2391" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2059 %bitcast_ln26_92 = bitcast i64 %trunc_ln26_92

]]></Node>
<StgValue><ssdm name="bitcast_ln26_92"/></StgValue>
</operation>

<operation id="2392" st_id="70" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2060 %llike_1_load_47 = load i12 %llike_1_addr_47

]]></Node>
<StgValue><ssdm name="llike_1_load_47"/></StgValue>
</operation>

<operation id="2393" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2061 %zext_ln26_93 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_93"/></StgValue>
</operation>

<operation id="2394" st_id="70" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2062 %lshr_ln26_93 = lshr i128 %llike_1_load_47, i128 %zext_ln26_93

]]></Node>
<StgValue><ssdm name="lshr_ln26_93"/></StgValue>
</operation>

<operation id="2395" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2063 %trunc_ln26_93 = trunc i128 %lshr_ln26_93

]]></Node>
<StgValue><ssdm name="trunc_ln26_93"/></StgValue>
</operation>

<operation id="2396" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2064 %bitcast_ln26_93 = bitcast i64 %trunc_ln26_93

]]></Node>
<StgValue><ssdm name="bitcast_ln26_93"/></StgValue>
</operation>

<operation id="2397" st_id="70" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:2065 %tmp_211 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_92, i64 %bitcast_ln26_93, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="2398" st_id="70" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2092 %llike_load_48 = load i12 %llike_addr_48

]]></Node>
<StgValue><ssdm name="llike_load_48"/></StgValue>
</operation>

<operation id="2399" st_id="70" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2097 %llike_1_load_48 = load i12 %llike_1_addr_48

]]></Node>
<StgValue><ssdm name="llike_1_load_48"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="2400" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:168 %tmp_974 = or i12 %tmp_2, i12 49

]]></Node>
<StgValue><ssdm name="tmp_974"/></StgValue>
</operation>

<operation id="2401" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:169 %tmp_974_cast = zext i12 %tmp_974

]]></Node>
<StgValue><ssdm name="tmp_974_cast"/></StgValue>
</operation>

<operation id="2402" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:170 %llike_addr_49 = getelementptr i128 %llike, i64 0, i64 %tmp_974_cast

]]></Node>
<StgValue><ssdm name="llike_addr_49"/></StgValue>
</operation>

<operation id="2403" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:262 %llike_1_addr_49 = getelementptr i128 %llike_1, i64 0, i64 %tmp_974_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_49"/></StgValue>
</operation>

<operation id="2404" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1668 %bitcast_ln29_70 = bitcast i64 %p_35

]]></Node>
<StgValue><ssdm name="bitcast_ln29_70"/></StgValue>
</operation>

<operation id="2405" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1669 %tmp_168 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_70, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="2406" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1670 %trunc_ln29_70 = trunc i64 %bitcast_ln29_70

]]></Node>
<StgValue><ssdm name="trunc_ln29_70"/></StgValue>
</operation>

<operation id="2407" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1671 %bitcast_ln29_71 = bitcast i64 %min_p_70

]]></Node>
<StgValue><ssdm name="bitcast_ln29_71"/></StgValue>
</operation>

<operation id="2408" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1672 %tmp_169 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_71, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="2409" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1673 %trunc_ln29_71 = trunc i64 %bitcast_ln29_71

]]></Node>
<StgValue><ssdm name="trunc_ln29_71"/></StgValue>
</operation>

<operation id="2410" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1674 %icmp_ln29_140 = icmp_ne  i11 %tmp_168, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_140"/></StgValue>
</operation>

<operation id="2411" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1675 %icmp_ln29_141 = icmp_eq  i52 %trunc_ln29_70, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_141"/></StgValue>
</operation>

<operation id="2412" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1676 %or_ln29_70 = or i1 %icmp_ln29_141, i1 %icmp_ln29_140

]]></Node>
<StgValue><ssdm name="or_ln29_70"/></StgValue>
</operation>

<operation id="2413" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1677 %icmp_ln29_142 = icmp_ne  i11 %tmp_169, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_142"/></StgValue>
</operation>

<operation id="2414" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1678 %icmp_ln29_143 = icmp_eq  i52 %trunc_ln29_71, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_143"/></StgValue>
</operation>

<operation id="2415" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1679 %or_ln29_71 = or i1 %icmp_ln29_143, i1 %icmp_ln29_142

]]></Node>
<StgValue><ssdm name="or_ln29_71"/></StgValue>
</operation>

<operation id="2416" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1680 %and_ln29_70 = and i1 %or_ln29_70, i1 %or_ln29_71

]]></Node>
<StgValue><ssdm name="and_ln29_70"/></StgValue>
</operation>

<operation id="2417" st_id="71" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1681 %tmp_170 = fcmp_olt  i64 %p_35, i64 %min_p_70

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="2418" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1682 %and_ln29_71 = and i1 %and_ln29_70, i1 %tmp_170

]]></Node>
<StgValue><ssdm name="and_ln29_71"/></StgValue>
</operation>

<operation id="2419" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1683 %min_p_72 = select i1 %and_ln29_71, i64 %p_35, i64 %min_p_70

]]></Node>
<StgValue><ssdm name="min_p_72"/></StgValue>
</operation>

<operation id="2420" st_id="71" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1718 %tmp_174 = fcmp_olt  i64 %p_36, i64 %min_p_72

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="2421" st_id="71" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1739 %p_37 = dadd i64 %add52_36, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_37"/></StgValue>
</operation>

<operation id="2422" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1740 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_37, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2423" st_id="71" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1776 %p_38 = dadd i64 %add52_37, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_38"/></StgValue>
</operation>

<operation id="2424" st_id="71" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1813 %p_39 = dadd i64 %add52_38, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_39"/></StgValue>
</operation>

<operation id="2425" st_id="71" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1850 %p_40 = dadd i64 %add52_39, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_40"/></StgValue>
</operation>

<operation id="2426" st_id="71" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1887 %p_41 = dadd i64 %add52_40, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_41"/></StgValue>
</operation>

<operation id="2427" st_id="71" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1922 %add52_41 = dadd i64 %tmp_195, i64 %bitcast_ln27_42

]]></Node>
<StgValue><ssdm name="add52_41"/></StgValue>
</operation>

<operation id="2428" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1923 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_41, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2429" st_id="71" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1959 %add52_42 = dadd i64 %tmp_199, i64 %bitcast_ln27_43

]]></Node>
<StgValue><ssdm name="add52_42"/></StgValue>
</operation>

<operation id="2430" st_id="71" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1996 %add52_43 = dadd i64 %tmp_203, i64 %bitcast_ln27_44

]]></Node>
<StgValue><ssdm name="add52_43"/></StgValue>
</operation>

<operation id="2431" st_id="71" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2033 %add52_44 = dadd i64 %tmp_207, i64 %bitcast_ln27_45

]]></Node>
<StgValue><ssdm name="add52_44"/></StgValue>
</operation>

<operation id="2432" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2069 %bitcast_ln27_46 = bitcast i64 %trunc_ln27_30

]]></Node>
<StgValue><ssdm name="bitcast_ln27_46"/></StgValue>
</operation>

<operation id="2433" st_id="71" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2070 %add52_45 = dadd i64 %tmp_211, i64 %bitcast_ln27_46

]]></Node>
<StgValue><ssdm name="add52_45"/></StgValue>
</operation>

<operation id="2434" st_id="71" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2092 %llike_load_48 = load i12 %llike_addr_48

]]></Node>
<StgValue><ssdm name="llike_load_48"/></StgValue>
</operation>

<operation id="2435" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2093 %zext_ln26_94 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_94"/></StgValue>
</operation>

<operation id="2436" st_id="71" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2094 %lshr_ln26_94 = lshr i128 %llike_load_48, i128 %zext_ln26_94

]]></Node>
<StgValue><ssdm name="lshr_ln26_94"/></StgValue>
</operation>

<operation id="2437" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2095 %trunc_ln26_94 = trunc i128 %lshr_ln26_94

]]></Node>
<StgValue><ssdm name="trunc_ln26_94"/></StgValue>
</operation>

<operation id="2438" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2096 %bitcast_ln26_94 = bitcast i64 %trunc_ln26_94

]]></Node>
<StgValue><ssdm name="bitcast_ln26_94"/></StgValue>
</operation>

<operation id="2439" st_id="71" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2097 %llike_1_load_48 = load i12 %llike_1_addr_48

]]></Node>
<StgValue><ssdm name="llike_1_load_48"/></StgValue>
</operation>

<operation id="2440" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2098 %zext_ln26_95 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_95"/></StgValue>
</operation>

<operation id="2441" st_id="71" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2099 %lshr_ln26_95 = lshr i128 %llike_1_load_48, i128 %zext_ln26_95

]]></Node>
<StgValue><ssdm name="lshr_ln26_95"/></StgValue>
</operation>

<operation id="2442" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2100 %trunc_ln26_95 = trunc i128 %lshr_ln26_95

]]></Node>
<StgValue><ssdm name="trunc_ln26_95"/></StgValue>
</operation>

<operation id="2443" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2101 %bitcast_ln26_95 = bitcast i64 %trunc_ln26_95

]]></Node>
<StgValue><ssdm name="bitcast_ln26_95"/></StgValue>
</operation>

<operation id="2444" st_id="71" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:2102 %tmp_215 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_94, i64 %bitcast_ln26_95, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="2445" st_id="71" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2127 %llike_load_49 = load i12 %llike_addr_49

]]></Node>
<StgValue><ssdm name="llike_load_49"/></StgValue>
</operation>

<operation id="2446" st_id="71" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2132 %llike_1_load_49 = load i12 %llike_1_addr_49

]]></Node>
<StgValue><ssdm name="llike_1_load_49"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="2447" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:171 %tmp_975 = or i12 %tmp_2, i12 50

]]></Node>
<StgValue><ssdm name="tmp_975"/></StgValue>
</operation>

<operation id="2448" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:172 %tmp_975_cast = zext i12 %tmp_975

]]></Node>
<StgValue><ssdm name="tmp_975_cast"/></StgValue>
</operation>

<operation id="2449" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:173 %llike_addr_50 = getelementptr i128 %llike, i64 0, i64 %tmp_975_cast

]]></Node>
<StgValue><ssdm name="llike_addr_50"/></StgValue>
</operation>

<operation id="2450" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:263 %llike_1_addr_50 = getelementptr i128 %llike_1, i64 0, i64 %tmp_975_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_50"/></StgValue>
</operation>

<operation id="2451" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1705 %bitcast_ln29_72 = bitcast i64 %p_36

]]></Node>
<StgValue><ssdm name="bitcast_ln29_72"/></StgValue>
</operation>

<operation id="2452" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1706 %tmp_172 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_72, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="2453" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1707 %trunc_ln29_72 = trunc i64 %bitcast_ln29_72

]]></Node>
<StgValue><ssdm name="trunc_ln29_72"/></StgValue>
</operation>

<operation id="2454" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1708 %bitcast_ln29_73 = bitcast i64 %min_p_72

]]></Node>
<StgValue><ssdm name="bitcast_ln29_73"/></StgValue>
</operation>

<operation id="2455" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1709 %tmp_173 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_73, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="2456" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1710 %trunc_ln29_73 = trunc i64 %bitcast_ln29_73

]]></Node>
<StgValue><ssdm name="trunc_ln29_73"/></StgValue>
</operation>

<operation id="2457" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1711 %icmp_ln29_144 = icmp_ne  i11 %tmp_172, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_144"/></StgValue>
</operation>

<operation id="2458" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1712 %icmp_ln29_145 = icmp_eq  i52 %trunc_ln29_72, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_145"/></StgValue>
</operation>

<operation id="2459" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1713 %or_ln29_72 = or i1 %icmp_ln29_145, i1 %icmp_ln29_144

]]></Node>
<StgValue><ssdm name="or_ln29_72"/></StgValue>
</operation>

<operation id="2460" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1714 %icmp_ln29_146 = icmp_ne  i11 %tmp_173, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_146"/></StgValue>
</operation>

<operation id="2461" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1715 %icmp_ln29_147 = icmp_eq  i52 %trunc_ln29_73, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_147"/></StgValue>
</operation>

<operation id="2462" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1716 %or_ln29_73 = or i1 %icmp_ln29_147, i1 %icmp_ln29_146

]]></Node>
<StgValue><ssdm name="or_ln29_73"/></StgValue>
</operation>

<operation id="2463" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1717 %and_ln29_72 = and i1 %or_ln29_72, i1 %or_ln29_73

]]></Node>
<StgValue><ssdm name="and_ln29_72"/></StgValue>
</operation>

<operation id="2464" st_id="72" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1718 %tmp_174 = fcmp_olt  i64 %p_36, i64 %min_p_72

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="2465" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1719 %and_ln29_73 = and i1 %and_ln29_72, i1 %tmp_174

]]></Node>
<StgValue><ssdm name="and_ln29_73"/></StgValue>
</operation>

<operation id="2466" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1720 %min_p_74 = select i1 %and_ln29_73, i64 %p_36, i64 %min_p_72

]]></Node>
<StgValue><ssdm name="min_p_74"/></StgValue>
</operation>

<operation id="2467" st_id="72" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1755 %tmp_178 = fcmp_olt  i64 %p_37, i64 %min_p_74

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="2468" st_id="72" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1776 %p_38 = dadd i64 %add52_37, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_38"/></StgValue>
</operation>

<operation id="2469" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1777 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_38, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2470" st_id="72" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1813 %p_39 = dadd i64 %add52_38, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_39"/></StgValue>
</operation>

<operation id="2471" st_id="72" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1850 %p_40 = dadd i64 %add52_39, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_40"/></StgValue>
</operation>

<operation id="2472" st_id="72" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1887 %p_41 = dadd i64 %add52_40, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_41"/></StgValue>
</operation>

<operation id="2473" st_id="72" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1924 %p_42 = dadd i64 %add52_41, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_42"/></StgValue>
</operation>

<operation id="2474" st_id="72" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1959 %add52_42 = dadd i64 %tmp_199, i64 %bitcast_ln27_43

]]></Node>
<StgValue><ssdm name="add52_42"/></StgValue>
</operation>

<operation id="2475" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1960 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_42, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2476" st_id="72" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1996 %add52_43 = dadd i64 %tmp_203, i64 %bitcast_ln27_44

]]></Node>
<StgValue><ssdm name="add52_43"/></StgValue>
</operation>

<operation id="2477" st_id="72" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2033 %add52_44 = dadd i64 %tmp_207, i64 %bitcast_ln27_45

]]></Node>
<StgValue><ssdm name="add52_44"/></StgValue>
</operation>

<operation id="2478" st_id="72" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2070 %add52_45 = dadd i64 %tmp_211, i64 %bitcast_ln27_46

]]></Node>
<StgValue><ssdm name="add52_45"/></StgValue>
</operation>

<operation id="2479" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2104 %bitcast_ln27_47 = bitcast i64 %tmp_216

]]></Node>
<StgValue><ssdm name="bitcast_ln27_47"/></StgValue>
</operation>

<operation id="2480" st_id="72" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2105 %add52_46 = dadd i64 %tmp_215, i64 %bitcast_ln27_47

]]></Node>
<StgValue><ssdm name="add52_46"/></StgValue>
</operation>

<operation id="2481" st_id="72" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2127 %llike_load_49 = load i12 %llike_addr_49

]]></Node>
<StgValue><ssdm name="llike_load_49"/></StgValue>
</operation>

<operation id="2482" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2128 %zext_ln26_96 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_96"/></StgValue>
</operation>

<operation id="2483" st_id="72" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2129 %lshr_ln26_96 = lshr i128 %llike_load_49, i128 %zext_ln26_96

]]></Node>
<StgValue><ssdm name="lshr_ln26_96"/></StgValue>
</operation>

<operation id="2484" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2130 %trunc_ln26_96 = trunc i128 %lshr_ln26_96

]]></Node>
<StgValue><ssdm name="trunc_ln26_96"/></StgValue>
</operation>

<operation id="2485" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2131 %bitcast_ln26_96 = bitcast i64 %trunc_ln26_96

]]></Node>
<StgValue><ssdm name="bitcast_ln26_96"/></StgValue>
</operation>

<operation id="2486" st_id="72" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2132 %llike_1_load_49 = load i12 %llike_1_addr_49

]]></Node>
<StgValue><ssdm name="llike_1_load_49"/></StgValue>
</operation>

<operation id="2487" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2133 %zext_ln26_97 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_97"/></StgValue>
</operation>

<operation id="2488" st_id="72" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2134 %lshr_ln26_97 = lshr i128 %llike_1_load_49, i128 %zext_ln26_97

]]></Node>
<StgValue><ssdm name="lshr_ln26_97"/></StgValue>
</operation>

<operation id="2489" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2135 %trunc_ln26_97 = trunc i128 %lshr_ln26_97

]]></Node>
<StgValue><ssdm name="trunc_ln26_97"/></StgValue>
</operation>

<operation id="2490" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2136 %bitcast_ln26_97 = bitcast i64 %trunc_ln26_97

]]></Node>
<StgValue><ssdm name="bitcast_ln26_97"/></StgValue>
</operation>

<operation id="2491" st_id="72" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:2137 %tmp_220 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_96, i64 %bitcast_ln26_97, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="2492" st_id="72" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2162 %llike_load_50 = load i12 %llike_addr_50

]]></Node>
<StgValue><ssdm name="llike_load_50"/></StgValue>
</operation>

<operation id="2493" st_id="72" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2167 %llike_1_load_50 = load i12 %llike_1_addr_50

]]></Node>
<StgValue><ssdm name="llike_1_load_50"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="2494" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:174 %tmp_976 = or i12 %tmp_2, i12 51

]]></Node>
<StgValue><ssdm name="tmp_976"/></StgValue>
</operation>

<operation id="2495" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:175 %tmp_976_cast = zext i12 %tmp_976

]]></Node>
<StgValue><ssdm name="tmp_976_cast"/></StgValue>
</operation>

<operation id="2496" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:176 %llike_addr_51 = getelementptr i128 %llike, i64 0, i64 %tmp_976_cast

]]></Node>
<StgValue><ssdm name="llike_addr_51"/></StgValue>
</operation>

<operation id="2497" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:264 %llike_1_addr_51 = getelementptr i128 %llike_1, i64 0, i64 %tmp_976_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_51"/></StgValue>
</operation>

<operation id="2498" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1742 %bitcast_ln29_74 = bitcast i64 %p_37

]]></Node>
<StgValue><ssdm name="bitcast_ln29_74"/></StgValue>
</operation>

<operation id="2499" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1743 %tmp_176 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_74, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="2500" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1744 %trunc_ln29_74 = trunc i64 %bitcast_ln29_74

]]></Node>
<StgValue><ssdm name="trunc_ln29_74"/></StgValue>
</operation>

<operation id="2501" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1745 %bitcast_ln29_75 = bitcast i64 %min_p_74

]]></Node>
<StgValue><ssdm name="bitcast_ln29_75"/></StgValue>
</operation>

<operation id="2502" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1746 %tmp_177 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_75, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="2503" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1747 %trunc_ln29_75 = trunc i64 %bitcast_ln29_75

]]></Node>
<StgValue><ssdm name="trunc_ln29_75"/></StgValue>
</operation>

<operation id="2504" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1748 %icmp_ln29_148 = icmp_ne  i11 %tmp_176, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_148"/></StgValue>
</operation>

<operation id="2505" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1749 %icmp_ln29_149 = icmp_eq  i52 %trunc_ln29_74, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_149"/></StgValue>
</operation>

<operation id="2506" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1750 %or_ln29_74 = or i1 %icmp_ln29_149, i1 %icmp_ln29_148

]]></Node>
<StgValue><ssdm name="or_ln29_74"/></StgValue>
</operation>

<operation id="2507" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1751 %icmp_ln29_150 = icmp_ne  i11 %tmp_177, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_150"/></StgValue>
</operation>

<operation id="2508" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1752 %icmp_ln29_151 = icmp_eq  i52 %trunc_ln29_75, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_151"/></StgValue>
</operation>

<operation id="2509" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1753 %or_ln29_75 = or i1 %icmp_ln29_151, i1 %icmp_ln29_150

]]></Node>
<StgValue><ssdm name="or_ln29_75"/></StgValue>
</operation>

<operation id="2510" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1754 %and_ln29_74 = and i1 %or_ln29_74, i1 %or_ln29_75

]]></Node>
<StgValue><ssdm name="and_ln29_74"/></StgValue>
</operation>

<operation id="2511" st_id="73" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1755 %tmp_178 = fcmp_olt  i64 %p_37, i64 %min_p_74

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="2512" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1756 %and_ln29_75 = and i1 %and_ln29_74, i1 %tmp_178

]]></Node>
<StgValue><ssdm name="and_ln29_75"/></StgValue>
</operation>

<operation id="2513" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1757 %min_p_76 = select i1 %and_ln29_75, i64 %p_37, i64 %min_p_74

]]></Node>
<StgValue><ssdm name="min_p_76"/></StgValue>
</operation>

<operation id="2514" st_id="73" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1792 %tmp_182 = fcmp_olt  i64 %p_38, i64 %min_p_76

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="2515" st_id="73" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1813 %p_39 = dadd i64 %add52_38, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_39"/></StgValue>
</operation>

<operation id="2516" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1814 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_39, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2517" st_id="73" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1850 %p_40 = dadd i64 %add52_39, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_40"/></StgValue>
</operation>

<operation id="2518" st_id="73" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1887 %p_41 = dadd i64 %add52_40, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_41"/></StgValue>
</operation>

<operation id="2519" st_id="73" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1924 %p_42 = dadd i64 %add52_41, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_42"/></StgValue>
</operation>

<operation id="2520" st_id="73" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1961 %p_43 = dadd i64 %add52_42, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_43"/></StgValue>
</operation>

<operation id="2521" st_id="73" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1996 %add52_43 = dadd i64 %tmp_203, i64 %bitcast_ln27_44

]]></Node>
<StgValue><ssdm name="add52_43"/></StgValue>
</operation>

<operation id="2522" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1997 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_43, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2523" st_id="73" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2033 %add52_44 = dadd i64 %tmp_207, i64 %bitcast_ln27_45

]]></Node>
<StgValue><ssdm name="add52_44"/></StgValue>
</operation>

<operation id="2524" st_id="73" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2070 %add52_45 = dadd i64 %tmp_211, i64 %bitcast_ln27_46

]]></Node>
<StgValue><ssdm name="add52_45"/></StgValue>
</operation>

<operation id="2525" st_id="73" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2105 %add52_46 = dadd i64 %tmp_215, i64 %bitcast_ln27_47

]]></Node>
<StgValue><ssdm name="add52_46"/></StgValue>
</operation>

<operation id="2526" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2139 %bitcast_ln27_48 = bitcast i64 %tmp_221

]]></Node>
<StgValue><ssdm name="bitcast_ln27_48"/></StgValue>
</operation>

<operation id="2527" st_id="73" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2140 %add52_47 = dadd i64 %tmp_220, i64 %bitcast_ln27_48

]]></Node>
<StgValue><ssdm name="add52_47"/></StgValue>
</operation>

<operation id="2528" st_id="73" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2162 %llike_load_50 = load i12 %llike_addr_50

]]></Node>
<StgValue><ssdm name="llike_load_50"/></StgValue>
</operation>

<operation id="2529" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2163 %zext_ln26_98 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_98"/></StgValue>
</operation>

<operation id="2530" st_id="73" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2164 %lshr_ln26_98 = lshr i128 %llike_load_50, i128 %zext_ln26_98

]]></Node>
<StgValue><ssdm name="lshr_ln26_98"/></StgValue>
</operation>

<operation id="2531" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2165 %trunc_ln26_98 = trunc i128 %lshr_ln26_98

]]></Node>
<StgValue><ssdm name="trunc_ln26_98"/></StgValue>
</operation>

<operation id="2532" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2166 %bitcast_ln26_98 = bitcast i64 %trunc_ln26_98

]]></Node>
<StgValue><ssdm name="bitcast_ln26_98"/></StgValue>
</operation>

<operation id="2533" st_id="73" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2167 %llike_1_load_50 = load i12 %llike_1_addr_50

]]></Node>
<StgValue><ssdm name="llike_1_load_50"/></StgValue>
</operation>

<operation id="2534" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2168 %zext_ln26_99 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_99"/></StgValue>
</operation>

<operation id="2535" st_id="73" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2169 %lshr_ln26_99 = lshr i128 %llike_1_load_50, i128 %zext_ln26_99

]]></Node>
<StgValue><ssdm name="lshr_ln26_99"/></StgValue>
</operation>

<operation id="2536" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2170 %trunc_ln26_99 = trunc i128 %lshr_ln26_99

]]></Node>
<StgValue><ssdm name="trunc_ln26_99"/></StgValue>
</operation>

<operation id="2537" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2171 %bitcast_ln26_99 = bitcast i64 %trunc_ln26_99

]]></Node>
<StgValue><ssdm name="bitcast_ln26_99"/></StgValue>
</operation>

<operation id="2538" st_id="73" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:2172 %tmp_225 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_98, i64 %bitcast_ln26_99, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="2539" st_id="73" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2197 %llike_load_51 = load i12 %llike_addr_51

]]></Node>
<StgValue><ssdm name="llike_load_51"/></StgValue>
</operation>

<operation id="2540" st_id="73" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2202 %llike_1_load_51 = load i12 %llike_1_addr_51

]]></Node>
<StgValue><ssdm name="llike_1_load_51"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="2541" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:177 %tmp_977 = or i12 %tmp_2, i12 52

]]></Node>
<StgValue><ssdm name="tmp_977"/></StgValue>
</operation>

<operation id="2542" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:178 %tmp_977_cast = zext i12 %tmp_977

]]></Node>
<StgValue><ssdm name="tmp_977_cast"/></StgValue>
</operation>

<operation id="2543" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:179 %llike_addr_52 = getelementptr i128 %llike, i64 0, i64 %tmp_977_cast

]]></Node>
<StgValue><ssdm name="llike_addr_52"/></StgValue>
</operation>

<operation id="2544" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:265 %llike_1_addr_52 = getelementptr i128 %llike_1, i64 0, i64 %tmp_977_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_52"/></StgValue>
</operation>

<operation id="2545" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1779 %bitcast_ln29_76 = bitcast i64 %p_38

]]></Node>
<StgValue><ssdm name="bitcast_ln29_76"/></StgValue>
</operation>

<operation id="2546" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1780 %tmp_180 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_76, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="2547" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1781 %trunc_ln29_76 = trunc i64 %bitcast_ln29_76

]]></Node>
<StgValue><ssdm name="trunc_ln29_76"/></StgValue>
</operation>

<operation id="2548" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1782 %bitcast_ln29_77 = bitcast i64 %min_p_76

]]></Node>
<StgValue><ssdm name="bitcast_ln29_77"/></StgValue>
</operation>

<operation id="2549" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1783 %tmp_181 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_77, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="2550" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1784 %trunc_ln29_77 = trunc i64 %bitcast_ln29_77

]]></Node>
<StgValue><ssdm name="trunc_ln29_77"/></StgValue>
</operation>

<operation id="2551" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1785 %icmp_ln29_152 = icmp_ne  i11 %tmp_180, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_152"/></StgValue>
</operation>

<operation id="2552" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1786 %icmp_ln29_153 = icmp_eq  i52 %trunc_ln29_76, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_153"/></StgValue>
</operation>

<operation id="2553" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1787 %or_ln29_76 = or i1 %icmp_ln29_153, i1 %icmp_ln29_152

]]></Node>
<StgValue><ssdm name="or_ln29_76"/></StgValue>
</operation>

<operation id="2554" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1788 %icmp_ln29_154 = icmp_ne  i11 %tmp_181, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_154"/></StgValue>
</operation>

<operation id="2555" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1789 %icmp_ln29_155 = icmp_eq  i52 %trunc_ln29_77, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_155"/></StgValue>
</operation>

<operation id="2556" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1790 %or_ln29_77 = or i1 %icmp_ln29_155, i1 %icmp_ln29_154

]]></Node>
<StgValue><ssdm name="or_ln29_77"/></StgValue>
</operation>

<operation id="2557" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1791 %and_ln29_76 = and i1 %or_ln29_76, i1 %or_ln29_77

]]></Node>
<StgValue><ssdm name="and_ln29_76"/></StgValue>
</operation>

<operation id="2558" st_id="74" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1792 %tmp_182 = fcmp_olt  i64 %p_38, i64 %min_p_76

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="2559" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1793 %and_ln29_77 = and i1 %and_ln29_76, i1 %tmp_182

]]></Node>
<StgValue><ssdm name="and_ln29_77"/></StgValue>
</operation>

<operation id="2560" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1794 %min_p_78 = select i1 %and_ln29_77, i64 %p_38, i64 %min_p_76

]]></Node>
<StgValue><ssdm name="min_p_78"/></StgValue>
</operation>

<operation id="2561" st_id="74" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1829 %tmp_186 = fcmp_olt  i64 %p_39, i64 %min_p_78

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="2562" st_id="74" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1850 %p_40 = dadd i64 %add52_39, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_40"/></StgValue>
</operation>

<operation id="2563" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1851 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_40, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2564" st_id="74" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1887 %p_41 = dadd i64 %add52_40, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_41"/></StgValue>
</operation>

<operation id="2565" st_id="74" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1924 %p_42 = dadd i64 %add52_41, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_42"/></StgValue>
</operation>

<operation id="2566" st_id="74" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1961 %p_43 = dadd i64 %add52_42, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_43"/></StgValue>
</operation>

<operation id="2567" st_id="74" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1998 %p_44 = dadd i64 %add52_43, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_44"/></StgValue>
</operation>

<operation id="2568" st_id="74" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2033 %add52_44 = dadd i64 %tmp_207, i64 %bitcast_ln27_45

]]></Node>
<StgValue><ssdm name="add52_44"/></StgValue>
</operation>

<operation id="2569" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2034 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_44, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2570" st_id="74" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2070 %add52_45 = dadd i64 %tmp_211, i64 %bitcast_ln27_46

]]></Node>
<StgValue><ssdm name="add52_45"/></StgValue>
</operation>

<operation id="2571" st_id="74" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2105 %add52_46 = dadd i64 %tmp_215, i64 %bitcast_ln27_47

]]></Node>
<StgValue><ssdm name="add52_46"/></StgValue>
</operation>

<operation id="2572" st_id="74" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2140 %add52_47 = dadd i64 %tmp_220, i64 %bitcast_ln27_48

]]></Node>
<StgValue><ssdm name="add52_47"/></StgValue>
</operation>

<operation id="2573" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2174 %bitcast_ln27_49 = bitcast i64 %tmp_226

]]></Node>
<StgValue><ssdm name="bitcast_ln27_49"/></StgValue>
</operation>

<operation id="2574" st_id="74" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2175 %add52_48 = dadd i64 %tmp_225, i64 %bitcast_ln27_49

]]></Node>
<StgValue><ssdm name="add52_48"/></StgValue>
</operation>

<operation id="2575" st_id="74" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2197 %llike_load_51 = load i12 %llike_addr_51

]]></Node>
<StgValue><ssdm name="llike_load_51"/></StgValue>
</operation>

<operation id="2576" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2198 %zext_ln26_100 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_100"/></StgValue>
</operation>

<operation id="2577" st_id="74" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2199 %lshr_ln26_100 = lshr i128 %llike_load_51, i128 %zext_ln26_100

]]></Node>
<StgValue><ssdm name="lshr_ln26_100"/></StgValue>
</operation>

<operation id="2578" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2200 %trunc_ln26_100 = trunc i128 %lshr_ln26_100

]]></Node>
<StgValue><ssdm name="trunc_ln26_100"/></StgValue>
</operation>

<operation id="2579" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2201 %bitcast_ln26_100 = bitcast i64 %trunc_ln26_100

]]></Node>
<StgValue><ssdm name="bitcast_ln26_100"/></StgValue>
</operation>

<operation id="2580" st_id="74" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2202 %llike_1_load_51 = load i12 %llike_1_addr_51

]]></Node>
<StgValue><ssdm name="llike_1_load_51"/></StgValue>
</operation>

<operation id="2581" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2203 %zext_ln26_101 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_101"/></StgValue>
</operation>

<operation id="2582" st_id="74" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2204 %lshr_ln26_101 = lshr i128 %llike_1_load_51, i128 %zext_ln26_101

]]></Node>
<StgValue><ssdm name="lshr_ln26_101"/></StgValue>
</operation>

<operation id="2583" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2205 %trunc_ln26_101 = trunc i128 %lshr_ln26_101

]]></Node>
<StgValue><ssdm name="trunc_ln26_101"/></StgValue>
</operation>

<operation id="2584" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2206 %bitcast_ln26_101 = bitcast i64 %trunc_ln26_101

]]></Node>
<StgValue><ssdm name="bitcast_ln26_101"/></StgValue>
</operation>

<operation id="2585" st_id="74" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:2207 %tmp_230 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_100, i64 %bitcast_ln26_101, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="2586" st_id="74" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2232 %llike_load_52 = load i12 %llike_addr_52

]]></Node>
<StgValue><ssdm name="llike_load_52"/></StgValue>
</operation>

<operation id="2587" st_id="74" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2237 %llike_1_load_52 = load i12 %llike_1_addr_52

]]></Node>
<StgValue><ssdm name="llike_1_load_52"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="2588" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:180 %tmp_978 = or i12 %tmp_2, i12 53

]]></Node>
<StgValue><ssdm name="tmp_978"/></StgValue>
</operation>

<operation id="2589" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:181 %tmp_978_cast = zext i12 %tmp_978

]]></Node>
<StgValue><ssdm name="tmp_978_cast"/></StgValue>
</operation>

<operation id="2590" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:182 %llike_addr_53 = getelementptr i128 %llike, i64 0, i64 %tmp_978_cast

]]></Node>
<StgValue><ssdm name="llike_addr_53"/></StgValue>
</operation>

<operation id="2591" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:266 %llike_1_addr_53 = getelementptr i128 %llike_1, i64 0, i64 %tmp_978_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_53"/></StgValue>
</operation>

<operation id="2592" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1816 %bitcast_ln29_78 = bitcast i64 %p_39

]]></Node>
<StgValue><ssdm name="bitcast_ln29_78"/></StgValue>
</operation>

<operation id="2593" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1817 %tmp_184 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_78, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="2594" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1818 %trunc_ln29_78 = trunc i64 %bitcast_ln29_78

]]></Node>
<StgValue><ssdm name="trunc_ln29_78"/></StgValue>
</operation>

<operation id="2595" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1819 %bitcast_ln29_79 = bitcast i64 %min_p_78

]]></Node>
<StgValue><ssdm name="bitcast_ln29_79"/></StgValue>
</operation>

<operation id="2596" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1820 %tmp_185 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_79, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="2597" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1821 %trunc_ln29_79 = trunc i64 %bitcast_ln29_79

]]></Node>
<StgValue><ssdm name="trunc_ln29_79"/></StgValue>
</operation>

<operation id="2598" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1822 %icmp_ln29_156 = icmp_ne  i11 %tmp_184, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_156"/></StgValue>
</operation>

<operation id="2599" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1823 %icmp_ln29_157 = icmp_eq  i52 %trunc_ln29_78, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_157"/></StgValue>
</operation>

<operation id="2600" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1824 %or_ln29_78 = or i1 %icmp_ln29_157, i1 %icmp_ln29_156

]]></Node>
<StgValue><ssdm name="or_ln29_78"/></StgValue>
</operation>

<operation id="2601" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1825 %icmp_ln29_158 = icmp_ne  i11 %tmp_185, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_158"/></StgValue>
</operation>

<operation id="2602" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1826 %icmp_ln29_159 = icmp_eq  i52 %trunc_ln29_79, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_159"/></StgValue>
</operation>

<operation id="2603" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1827 %or_ln29_79 = or i1 %icmp_ln29_159, i1 %icmp_ln29_158

]]></Node>
<StgValue><ssdm name="or_ln29_79"/></StgValue>
</operation>

<operation id="2604" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1828 %and_ln29_78 = and i1 %or_ln29_78, i1 %or_ln29_79

]]></Node>
<StgValue><ssdm name="and_ln29_78"/></StgValue>
</operation>

<operation id="2605" st_id="75" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1829 %tmp_186 = fcmp_olt  i64 %p_39, i64 %min_p_78

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="2606" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1830 %and_ln29_79 = and i1 %and_ln29_78, i1 %tmp_186

]]></Node>
<StgValue><ssdm name="and_ln29_79"/></StgValue>
</operation>

<operation id="2607" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1831 %min_p_80 = select i1 %and_ln29_79, i64 %p_39, i64 %min_p_78

]]></Node>
<StgValue><ssdm name="min_p_80"/></StgValue>
</operation>

<operation id="2608" st_id="75" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1866 %tmp_190 = fcmp_olt  i64 %p_40, i64 %min_p_80

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="2609" st_id="75" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1887 %p_41 = dadd i64 %add52_40, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_41"/></StgValue>
</operation>

<operation id="2610" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1888 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_41, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2611" st_id="75" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1924 %p_42 = dadd i64 %add52_41, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_42"/></StgValue>
</operation>

<operation id="2612" st_id="75" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1961 %p_43 = dadd i64 %add52_42, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_43"/></StgValue>
</operation>

<operation id="2613" st_id="75" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1998 %p_44 = dadd i64 %add52_43, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_44"/></StgValue>
</operation>

<operation id="2614" st_id="75" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2035 %p_45 = dadd i64 %add52_44, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_45"/></StgValue>
</operation>

<operation id="2615" st_id="75" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2070 %add52_45 = dadd i64 %tmp_211, i64 %bitcast_ln27_46

]]></Node>
<StgValue><ssdm name="add52_45"/></StgValue>
</operation>

<operation id="2616" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2071 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_45, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2617" st_id="75" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2105 %add52_46 = dadd i64 %tmp_215, i64 %bitcast_ln27_47

]]></Node>
<StgValue><ssdm name="add52_46"/></StgValue>
</operation>

<operation id="2618" st_id="75" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2140 %add52_47 = dadd i64 %tmp_220, i64 %bitcast_ln27_48

]]></Node>
<StgValue><ssdm name="add52_47"/></StgValue>
</operation>

<operation id="2619" st_id="75" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2175 %add52_48 = dadd i64 %tmp_225, i64 %bitcast_ln27_49

]]></Node>
<StgValue><ssdm name="add52_48"/></StgValue>
</operation>

<operation id="2620" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2209 %bitcast_ln27_50 = bitcast i64 %tmp_231

]]></Node>
<StgValue><ssdm name="bitcast_ln27_50"/></StgValue>
</operation>

<operation id="2621" st_id="75" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2210 %add52_49 = dadd i64 %tmp_230, i64 %bitcast_ln27_50

]]></Node>
<StgValue><ssdm name="add52_49"/></StgValue>
</operation>

<operation id="2622" st_id="75" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2232 %llike_load_52 = load i12 %llike_addr_52

]]></Node>
<StgValue><ssdm name="llike_load_52"/></StgValue>
</operation>

<operation id="2623" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2233 %zext_ln26_102 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_102"/></StgValue>
</operation>

<operation id="2624" st_id="75" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2234 %lshr_ln26_102 = lshr i128 %llike_load_52, i128 %zext_ln26_102

]]></Node>
<StgValue><ssdm name="lshr_ln26_102"/></StgValue>
</operation>

<operation id="2625" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2235 %trunc_ln26_102 = trunc i128 %lshr_ln26_102

]]></Node>
<StgValue><ssdm name="trunc_ln26_102"/></StgValue>
</operation>

<operation id="2626" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2236 %bitcast_ln26_102 = bitcast i64 %trunc_ln26_102

]]></Node>
<StgValue><ssdm name="bitcast_ln26_102"/></StgValue>
</operation>

<operation id="2627" st_id="75" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2237 %llike_1_load_52 = load i12 %llike_1_addr_52

]]></Node>
<StgValue><ssdm name="llike_1_load_52"/></StgValue>
</operation>

<operation id="2628" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2238 %zext_ln26_103 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_103"/></StgValue>
</operation>

<operation id="2629" st_id="75" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2239 %lshr_ln26_103 = lshr i128 %llike_1_load_52, i128 %zext_ln26_103

]]></Node>
<StgValue><ssdm name="lshr_ln26_103"/></StgValue>
</operation>

<operation id="2630" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2240 %trunc_ln26_103 = trunc i128 %lshr_ln26_103

]]></Node>
<StgValue><ssdm name="trunc_ln26_103"/></StgValue>
</operation>

<operation id="2631" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2241 %bitcast_ln26_103 = bitcast i64 %trunc_ln26_103

]]></Node>
<StgValue><ssdm name="bitcast_ln26_103"/></StgValue>
</operation>

<operation id="2632" st_id="75" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:2242 %tmp_235 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_102, i64 %bitcast_ln26_103, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="2633" st_id="75" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2267 %llike_load_53 = load i12 %llike_addr_53

]]></Node>
<StgValue><ssdm name="llike_load_53"/></StgValue>
</operation>

<operation id="2634" st_id="75" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2272 %llike_1_load_53 = load i12 %llike_1_addr_53

]]></Node>
<StgValue><ssdm name="llike_1_load_53"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="2635" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:183 %tmp_979 = or i12 %tmp_2, i12 54

]]></Node>
<StgValue><ssdm name="tmp_979"/></StgValue>
</operation>

<operation id="2636" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:184 %tmp_979_cast = zext i12 %tmp_979

]]></Node>
<StgValue><ssdm name="tmp_979_cast"/></StgValue>
</operation>

<operation id="2637" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:185 %llike_addr_54 = getelementptr i128 %llike, i64 0, i64 %tmp_979_cast

]]></Node>
<StgValue><ssdm name="llike_addr_54"/></StgValue>
</operation>

<operation id="2638" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:267 %llike_1_addr_54 = getelementptr i128 %llike_1, i64 0, i64 %tmp_979_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_54"/></StgValue>
</operation>

<operation id="2639" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1853 %bitcast_ln29_80 = bitcast i64 %p_40

]]></Node>
<StgValue><ssdm name="bitcast_ln29_80"/></StgValue>
</operation>

<operation id="2640" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1854 %tmp_188 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_80, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="2641" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1855 %trunc_ln29_80 = trunc i64 %bitcast_ln29_80

]]></Node>
<StgValue><ssdm name="trunc_ln29_80"/></StgValue>
</operation>

<operation id="2642" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1856 %bitcast_ln29_81 = bitcast i64 %min_p_80

]]></Node>
<StgValue><ssdm name="bitcast_ln29_81"/></StgValue>
</operation>

<operation id="2643" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1857 %tmp_189 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_81, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="2644" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1858 %trunc_ln29_81 = trunc i64 %bitcast_ln29_81

]]></Node>
<StgValue><ssdm name="trunc_ln29_81"/></StgValue>
</operation>

<operation id="2645" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1859 %icmp_ln29_160 = icmp_ne  i11 %tmp_188, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_160"/></StgValue>
</operation>

<operation id="2646" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1860 %icmp_ln29_161 = icmp_eq  i52 %trunc_ln29_80, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_161"/></StgValue>
</operation>

<operation id="2647" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1861 %or_ln29_80 = or i1 %icmp_ln29_161, i1 %icmp_ln29_160

]]></Node>
<StgValue><ssdm name="or_ln29_80"/></StgValue>
</operation>

<operation id="2648" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1862 %icmp_ln29_162 = icmp_ne  i11 %tmp_189, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_162"/></StgValue>
</operation>

<operation id="2649" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1863 %icmp_ln29_163 = icmp_eq  i52 %trunc_ln29_81, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_163"/></StgValue>
</operation>

<operation id="2650" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1864 %or_ln29_81 = or i1 %icmp_ln29_163, i1 %icmp_ln29_162

]]></Node>
<StgValue><ssdm name="or_ln29_81"/></StgValue>
</operation>

<operation id="2651" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1865 %and_ln29_80 = and i1 %or_ln29_80, i1 %or_ln29_81

]]></Node>
<StgValue><ssdm name="and_ln29_80"/></StgValue>
</operation>

<operation id="2652" st_id="76" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1866 %tmp_190 = fcmp_olt  i64 %p_40, i64 %min_p_80

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="2653" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1867 %and_ln29_81 = and i1 %and_ln29_80, i1 %tmp_190

]]></Node>
<StgValue><ssdm name="and_ln29_81"/></StgValue>
</operation>

<operation id="2654" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1868 %min_p_82 = select i1 %and_ln29_81, i64 %p_40, i64 %min_p_80

]]></Node>
<StgValue><ssdm name="min_p_82"/></StgValue>
</operation>

<operation id="2655" st_id="76" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1903 %tmp_194 = fcmp_olt  i64 %p_41, i64 %min_p_82

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="2656" st_id="76" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1924 %p_42 = dadd i64 %add52_41, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_42"/></StgValue>
</operation>

<operation id="2657" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1925 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_42, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2658" st_id="76" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1961 %p_43 = dadd i64 %add52_42, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_43"/></StgValue>
</operation>

<operation id="2659" st_id="76" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1998 %p_44 = dadd i64 %add52_43, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_44"/></StgValue>
</operation>

<operation id="2660" st_id="76" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2035 %p_45 = dadd i64 %add52_44, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_45"/></StgValue>
</operation>

<operation id="2661" st_id="76" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2072 %p_46 = dadd i64 %add52_45, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_46"/></StgValue>
</operation>

<operation id="2662" st_id="76" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2105 %add52_46 = dadd i64 %tmp_215, i64 %bitcast_ln27_47

]]></Node>
<StgValue><ssdm name="add52_46"/></StgValue>
</operation>

<operation id="2663" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2106 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_46, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2664" st_id="76" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2140 %add52_47 = dadd i64 %tmp_220, i64 %bitcast_ln27_48

]]></Node>
<StgValue><ssdm name="add52_47"/></StgValue>
</operation>

<operation id="2665" st_id="76" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2175 %add52_48 = dadd i64 %tmp_225, i64 %bitcast_ln27_49

]]></Node>
<StgValue><ssdm name="add52_48"/></StgValue>
</operation>

<operation id="2666" st_id="76" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2210 %add52_49 = dadd i64 %tmp_230, i64 %bitcast_ln27_50

]]></Node>
<StgValue><ssdm name="add52_49"/></StgValue>
</operation>

<operation id="2667" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2244 %bitcast_ln27_51 = bitcast i64 %tmp_236

]]></Node>
<StgValue><ssdm name="bitcast_ln27_51"/></StgValue>
</operation>

<operation id="2668" st_id="76" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2245 %add52_50 = dadd i64 %tmp_235, i64 %bitcast_ln27_51

]]></Node>
<StgValue><ssdm name="add52_50"/></StgValue>
</operation>

<operation id="2669" st_id="76" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2267 %llike_load_53 = load i12 %llike_addr_53

]]></Node>
<StgValue><ssdm name="llike_load_53"/></StgValue>
</operation>

<operation id="2670" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2268 %zext_ln26_104 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_104"/></StgValue>
</operation>

<operation id="2671" st_id="76" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2269 %lshr_ln26_104 = lshr i128 %llike_load_53, i128 %zext_ln26_104

]]></Node>
<StgValue><ssdm name="lshr_ln26_104"/></StgValue>
</operation>

<operation id="2672" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2270 %trunc_ln26_104 = trunc i128 %lshr_ln26_104

]]></Node>
<StgValue><ssdm name="trunc_ln26_104"/></StgValue>
</operation>

<operation id="2673" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2271 %bitcast_ln26_104 = bitcast i64 %trunc_ln26_104

]]></Node>
<StgValue><ssdm name="bitcast_ln26_104"/></StgValue>
</operation>

<operation id="2674" st_id="76" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2272 %llike_1_load_53 = load i12 %llike_1_addr_53

]]></Node>
<StgValue><ssdm name="llike_1_load_53"/></StgValue>
</operation>

<operation id="2675" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2273 %zext_ln26_105 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_105"/></StgValue>
</operation>

<operation id="2676" st_id="76" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2274 %lshr_ln26_105 = lshr i128 %llike_1_load_53, i128 %zext_ln26_105

]]></Node>
<StgValue><ssdm name="lshr_ln26_105"/></StgValue>
</operation>

<operation id="2677" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2275 %trunc_ln26_105 = trunc i128 %lshr_ln26_105

]]></Node>
<StgValue><ssdm name="trunc_ln26_105"/></StgValue>
</operation>

<operation id="2678" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2276 %bitcast_ln26_105 = bitcast i64 %trunc_ln26_105

]]></Node>
<StgValue><ssdm name="bitcast_ln26_105"/></StgValue>
</operation>

<operation id="2679" st_id="76" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:2277 %tmp_240 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_104, i64 %bitcast_ln26_105, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="2680" st_id="76" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2302 %llike_load_54 = load i12 %llike_addr_54

]]></Node>
<StgValue><ssdm name="llike_load_54"/></StgValue>
</operation>

<operation id="2681" st_id="76" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2307 %llike_1_load_54 = load i12 %llike_1_addr_54

]]></Node>
<StgValue><ssdm name="llike_1_load_54"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="2682" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:186 %tmp_980 = or i12 %tmp_2, i12 55

]]></Node>
<StgValue><ssdm name="tmp_980"/></StgValue>
</operation>

<operation id="2683" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:187 %tmp_980_cast = zext i12 %tmp_980

]]></Node>
<StgValue><ssdm name="tmp_980_cast"/></StgValue>
</operation>

<operation id="2684" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:188 %llike_addr_55 = getelementptr i128 %llike, i64 0, i64 %tmp_980_cast

]]></Node>
<StgValue><ssdm name="llike_addr_55"/></StgValue>
</operation>

<operation id="2685" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:268 %llike_1_addr_55 = getelementptr i128 %llike_1, i64 0, i64 %tmp_980_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_55"/></StgValue>
</operation>

<operation id="2686" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1890 %bitcast_ln29_82 = bitcast i64 %p_41

]]></Node>
<StgValue><ssdm name="bitcast_ln29_82"/></StgValue>
</operation>

<operation id="2687" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1891 %tmp_192 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_82, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="2688" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1892 %trunc_ln29_82 = trunc i64 %bitcast_ln29_82

]]></Node>
<StgValue><ssdm name="trunc_ln29_82"/></StgValue>
</operation>

<operation id="2689" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1893 %bitcast_ln29_83 = bitcast i64 %min_p_82

]]></Node>
<StgValue><ssdm name="bitcast_ln29_83"/></StgValue>
</operation>

<operation id="2690" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1894 %tmp_193 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_83, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="2691" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1895 %trunc_ln29_83 = trunc i64 %bitcast_ln29_83

]]></Node>
<StgValue><ssdm name="trunc_ln29_83"/></StgValue>
</operation>

<operation id="2692" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1896 %icmp_ln29_164 = icmp_ne  i11 %tmp_192, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_164"/></StgValue>
</operation>

<operation id="2693" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1897 %icmp_ln29_165 = icmp_eq  i52 %trunc_ln29_82, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_165"/></StgValue>
</operation>

<operation id="2694" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1898 %or_ln29_82 = or i1 %icmp_ln29_165, i1 %icmp_ln29_164

]]></Node>
<StgValue><ssdm name="or_ln29_82"/></StgValue>
</operation>

<operation id="2695" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1899 %icmp_ln29_166 = icmp_ne  i11 %tmp_193, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_166"/></StgValue>
</operation>

<operation id="2696" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1900 %icmp_ln29_167 = icmp_eq  i52 %trunc_ln29_83, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_167"/></StgValue>
</operation>

<operation id="2697" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1901 %or_ln29_83 = or i1 %icmp_ln29_167, i1 %icmp_ln29_166

]]></Node>
<StgValue><ssdm name="or_ln29_83"/></StgValue>
</operation>

<operation id="2698" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1902 %and_ln29_82 = and i1 %or_ln29_82, i1 %or_ln29_83

]]></Node>
<StgValue><ssdm name="and_ln29_82"/></StgValue>
</operation>

<operation id="2699" st_id="77" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1903 %tmp_194 = fcmp_olt  i64 %p_41, i64 %min_p_82

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="2700" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1904 %and_ln29_83 = and i1 %and_ln29_82, i1 %tmp_194

]]></Node>
<StgValue><ssdm name="and_ln29_83"/></StgValue>
</operation>

<operation id="2701" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1905 %min_p_84 = select i1 %and_ln29_83, i64 %p_41, i64 %min_p_82

]]></Node>
<StgValue><ssdm name="min_p_84"/></StgValue>
</operation>

<operation id="2702" st_id="77" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1940 %tmp_198 = fcmp_olt  i64 %p_42, i64 %min_p_84

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="2703" st_id="77" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1961 %p_43 = dadd i64 %add52_42, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_43"/></StgValue>
</operation>

<operation id="2704" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1962 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_43, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2705" st_id="77" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1998 %p_44 = dadd i64 %add52_43, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_44"/></StgValue>
</operation>

<operation id="2706" st_id="77" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2035 %p_45 = dadd i64 %add52_44, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_45"/></StgValue>
</operation>

<operation id="2707" st_id="77" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2072 %p_46 = dadd i64 %add52_45, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_46"/></StgValue>
</operation>

<operation id="2708" st_id="77" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2107 %p_47 = dadd i64 %add52_46, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_47"/></StgValue>
</operation>

<operation id="2709" st_id="77" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2140 %add52_47 = dadd i64 %tmp_220, i64 %bitcast_ln27_48

]]></Node>
<StgValue><ssdm name="add52_47"/></StgValue>
</operation>

<operation id="2710" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2141 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_47, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2711" st_id="77" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2175 %add52_48 = dadd i64 %tmp_225, i64 %bitcast_ln27_49

]]></Node>
<StgValue><ssdm name="add52_48"/></StgValue>
</operation>

<operation id="2712" st_id="77" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2210 %add52_49 = dadd i64 %tmp_230, i64 %bitcast_ln27_50

]]></Node>
<StgValue><ssdm name="add52_49"/></StgValue>
</operation>

<operation id="2713" st_id="77" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2245 %add52_50 = dadd i64 %tmp_235, i64 %bitcast_ln27_51

]]></Node>
<StgValue><ssdm name="add52_50"/></StgValue>
</operation>

<operation id="2714" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2279 %bitcast_ln27_52 = bitcast i64 %tmp_241

]]></Node>
<StgValue><ssdm name="bitcast_ln27_52"/></StgValue>
</operation>

<operation id="2715" st_id="77" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2280 %add52_51 = dadd i64 %tmp_240, i64 %bitcast_ln27_52

]]></Node>
<StgValue><ssdm name="add52_51"/></StgValue>
</operation>

<operation id="2716" st_id="77" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2302 %llike_load_54 = load i12 %llike_addr_54

]]></Node>
<StgValue><ssdm name="llike_load_54"/></StgValue>
</operation>

<operation id="2717" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2303 %zext_ln26_106 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_106"/></StgValue>
</operation>

<operation id="2718" st_id="77" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2304 %lshr_ln26_106 = lshr i128 %llike_load_54, i128 %zext_ln26_106

]]></Node>
<StgValue><ssdm name="lshr_ln26_106"/></StgValue>
</operation>

<operation id="2719" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2305 %trunc_ln26_106 = trunc i128 %lshr_ln26_106

]]></Node>
<StgValue><ssdm name="trunc_ln26_106"/></StgValue>
</operation>

<operation id="2720" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2306 %bitcast_ln26_106 = bitcast i64 %trunc_ln26_106

]]></Node>
<StgValue><ssdm name="bitcast_ln26_106"/></StgValue>
</operation>

<operation id="2721" st_id="77" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2307 %llike_1_load_54 = load i12 %llike_1_addr_54

]]></Node>
<StgValue><ssdm name="llike_1_load_54"/></StgValue>
</operation>

<operation id="2722" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2308 %zext_ln26_107 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_107"/></StgValue>
</operation>

<operation id="2723" st_id="77" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2309 %lshr_ln26_107 = lshr i128 %llike_1_load_54, i128 %zext_ln26_107

]]></Node>
<StgValue><ssdm name="lshr_ln26_107"/></StgValue>
</operation>

<operation id="2724" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2310 %trunc_ln26_107 = trunc i128 %lshr_ln26_107

]]></Node>
<StgValue><ssdm name="trunc_ln26_107"/></StgValue>
</operation>

<operation id="2725" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2311 %bitcast_ln26_107 = bitcast i64 %trunc_ln26_107

]]></Node>
<StgValue><ssdm name="bitcast_ln26_107"/></StgValue>
</operation>

<operation id="2726" st_id="77" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:2312 %tmp_245 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_106, i64 %bitcast_ln26_107, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="2727" st_id="77" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2337 %llike_load_55 = load i12 %llike_addr_55

]]></Node>
<StgValue><ssdm name="llike_load_55"/></StgValue>
</operation>

<operation id="2728" st_id="77" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2342 %llike_1_load_55 = load i12 %llike_1_addr_55

]]></Node>
<StgValue><ssdm name="llike_1_load_55"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="2729" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:189 %tmp_981 = or i12 %tmp_2, i12 56

]]></Node>
<StgValue><ssdm name="tmp_981"/></StgValue>
</operation>

<operation id="2730" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:190 %tmp_981_cast = zext i12 %tmp_981

]]></Node>
<StgValue><ssdm name="tmp_981_cast"/></StgValue>
</operation>

<operation id="2731" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:191 %llike_addr_56 = getelementptr i128 %llike, i64 0, i64 %tmp_981_cast

]]></Node>
<StgValue><ssdm name="llike_addr_56"/></StgValue>
</operation>

<operation id="2732" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:269 %llike_1_addr_56 = getelementptr i128 %llike_1, i64 0, i64 %tmp_981_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_56"/></StgValue>
</operation>

<operation id="2733" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1927 %bitcast_ln29_84 = bitcast i64 %p_42

]]></Node>
<StgValue><ssdm name="bitcast_ln29_84"/></StgValue>
</operation>

<operation id="2734" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1928 %tmp_196 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_84, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="2735" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1929 %trunc_ln29_84 = trunc i64 %bitcast_ln29_84

]]></Node>
<StgValue><ssdm name="trunc_ln29_84"/></StgValue>
</operation>

<operation id="2736" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1930 %bitcast_ln29_85 = bitcast i64 %min_p_84

]]></Node>
<StgValue><ssdm name="bitcast_ln29_85"/></StgValue>
</operation>

<operation id="2737" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1931 %tmp_197 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_85, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="2738" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1932 %trunc_ln29_85 = trunc i64 %bitcast_ln29_85

]]></Node>
<StgValue><ssdm name="trunc_ln29_85"/></StgValue>
</operation>

<operation id="2739" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1933 %icmp_ln29_168 = icmp_ne  i11 %tmp_196, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_168"/></StgValue>
</operation>

<operation id="2740" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1934 %icmp_ln29_169 = icmp_eq  i52 %trunc_ln29_84, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_169"/></StgValue>
</operation>

<operation id="2741" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1935 %or_ln29_84 = or i1 %icmp_ln29_169, i1 %icmp_ln29_168

]]></Node>
<StgValue><ssdm name="or_ln29_84"/></StgValue>
</operation>

<operation id="2742" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1936 %icmp_ln29_170 = icmp_ne  i11 %tmp_197, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_170"/></StgValue>
</operation>

<operation id="2743" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1937 %icmp_ln29_171 = icmp_eq  i52 %trunc_ln29_85, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_171"/></StgValue>
</operation>

<operation id="2744" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1938 %or_ln29_85 = or i1 %icmp_ln29_171, i1 %icmp_ln29_170

]]></Node>
<StgValue><ssdm name="or_ln29_85"/></StgValue>
</operation>

<operation id="2745" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1939 %and_ln29_84 = and i1 %or_ln29_84, i1 %or_ln29_85

]]></Node>
<StgValue><ssdm name="and_ln29_84"/></StgValue>
</operation>

<operation id="2746" st_id="78" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1940 %tmp_198 = fcmp_olt  i64 %p_42, i64 %min_p_84

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="2747" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1941 %and_ln29_85 = and i1 %and_ln29_84, i1 %tmp_198

]]></Node>
<StgValue><ssdm name="and_ln29_85"/></StgValue>
</operation>

<operation id="2748" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1942 %min_p_86 = select i1 %and_ln29_85, i64 %p_42, i64 %min_p_84

]]></Node>
<StgValue><ssdm name="min_p_86"/></StgValue>
</operation>

<operation id="2749" st_id="78" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1977 %tmp_202 = fcmp_olt  i64 %p_43, i64 %min_p_86

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="2750" st_id="78" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1998 %p_44 = dadd i64 %add52_43, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_44"/></StgValue>
</operation>

<operation id="2751" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1999 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_44, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2752" st_id="78" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2035 %p_45 = dadd i64 %add52_44, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_45"/></StgValue>
</operation>

<operation id="2753" st_id="78" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2072 %p_46 = dadd i64 %add52_45, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_46"/></StgValue>
</operation>

<operation id="2754" st_id="78" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2107 %p_47 = dadd i64 %add52_46, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_47"/></StgValue>
</operation>

<operation id="2755" st_id="78" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2142 %p_48 = dadd i64 %add52_47, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_48"/></StgValue>
</operation>

<operation id="2756" st_id="78" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2175 %add52_48 = dadd i64 %tmp_225, i64 %bitcast_ln27_49

]]></Node>
<StgValue><ssdm name="add52_48"/></StgValue>
</operation>

<operation id="2757" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2176 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_48, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2758" st_id="78" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2210 %add52_49 = dadd i64 %tmp_230, i64 %bitcast_ln27_50

]]></Node>
<StgValue><ssdm name="add52_49"/></StgValue>
</operation>

<operation id="2759" st_id="78" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2245 %add52_50 = dadd i64 %tmp_235, i64 %bitcast_ln27_51

]]></Node>
<StgValue><ssdm name="add52_50"/></StgValue>
</operation>

<operation id="2760" st_id="78" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2280 %add52_51 = dadd i64 %tmp_240, i64 %bitcast_ln27_52

]]></Node>
<StgValue><ssdm name="add52_51"/></StgValue>
</operation>

<operation id="2761" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2314 %bitcast_ln27_53 = bitcast i64 %tmp_246

]]></Node>
<StgValue><ssdm name="bitcast_ln27_53"/></StgValue>
</operation>

<operation id="2762" st_id="78" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2315 %add52_52 = dadd i64 %tmp_245, i64 %bitcast_ln27_53

]]></Node>
<StgValue><ssdm name="add52_52"/></StgValue>
</operation>

<operation id="2763" st_id="78" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2337 %llike_load_55 = load i12 %llike_addr_55

]]></Node>
<StgValue><ssdm name="llike_load_55"/></StgValue>
</operation>

<operation id="2764" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2338 %zext_ln26_108 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_108"/></StgValue>
</operation>

<operation id="2765" st_id="78" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2339 %lshr_ln26_108 = lshr i128 %llike_load_55, i128 %zext_ln26_108

]]></Node>
<StgValue><ssdm name="lshr_ln26_108"/></StgValue>
</operation>

<operation id="2766" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2340 %trunc_ln26_108 = trunc i128 %lshr_ln26_108

]]></Node>
<StgValue><ssdm name="trunc_ln26_108"/></StgValue>
</operation>

<operation id="2767" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2341 %bitcast_ln26_108 = bitcast i64 %trunc_ln26_108

]]></Node>
<StgValue><ssdm name="bitcast_ln26_108"/></StgValue>
</operation>

<operation id="2768" st_id="78" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2342 %llike_1_load_55 = load i12 %llike_1_addr_55

]]></Node>
<StgValue><ssdm name="llike_1_load_55"/></StgValue>
</operation>

<operation id="2769" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2343 %zext_ln26_109 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_109"/></StgValue>
</operation>

<operation id="2770" st_id="78" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2344 %lshr_ln26_109 = lshr i128 %llike_1_load_55, i128 %zext_ln26_109

]]></Node>
<StgValue><ssdm name="lshr_ln26_109"/></StgValue>
</operation>

<operation id="2771" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2345 %trunc_ln26_109 = trunc i128 %lshr_ln26_109

]]></Node>
<StgValue><ssdm name="trunc_ln26_109"/></StgValue>
</operation>

<operation id="2772" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2346 %bitcast_ln26_109 = bitcast i64 %trunc_ln26_109

]]></Node>
<StgValue><ssdm name="bitcast_ln26_109"/></StgValue>
</operation>

<operation id="2773" st_id="78" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:2347 %tmp_250 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_108, i64 %bitcast_ln26_109, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="2774" st_id="78" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2372 %llike_load_56 = load i12 %llike_addr_56

]]></Node>
<StgValue><ssdm name="llike_load_56"/></StgValue>
</operation>

<operation id="2775" st_id="78" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2377 %llike_1_load_56 = load i12 %llike_1_addr_56

]]></Node>
<StgValue><ssdm name="llike_1_load_56"/></StgValue>
</operation>

<operation id="2776" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2699" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayidx696.exit:0 %add_ln19 = add i7 %select_ln4, i7 1

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="2777" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx696.exit:3 %store_ln19 = store i7 %add_ln19, i7 %curr

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="2778" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2703" bw="0" op_0_bw="0">
<![CDATA[
arrayidx696.exit:4 %br_ln19 = br void %for.body40

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="2779" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:192 %tmp_982 = or i12 %tmp_2, i12 57

]]></Node>
<StgValue><ssdm name="tmp_982"/></StgValue>
</operation>

<operation id="2780" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:193 %tmp_982_cast = zext i12 %tmp_982

]]></Node>
<StgValue><ssdm name="tmp_982_cast"/></StgValue>
</operation>

<operation id="2781" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:194 %llike_addr_57 = getelementptr i128 %llike, i64 0, i64 %tmp_982_cast

]]></Node>
<StgValue><ssdm name="llike_addr_57"/></StgValue>
</operation>

<operation id="2782" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:270 %llike_1_addr_57 = getelementptr i128 %llike_1, i64 0, i64 %tmp_982_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_57"/></StgValue>
</operation>

<operation id="2783" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1964 %bitcast_ln29_86 = bitcast i64 %p_43

]]></Node>
<StgValue><ssdm name="bitcast_ln29_86"/></StgValue>
</operation>

<operation id="2784" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1965 %tmp_200 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_86, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="2785" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1966 %trunc_ln29_86 = trunc i64 %bitcast_ln29_86

]]></Node>
<StgValue><ssdm name="trunc_ln29_86"/></StgValue>
</operation>

<operation id="2786" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1967 %bitcast_ln29_87 = bitcast i64 %min_p_86

]]></Node>
<StgValue><ssdm name="bitcast_ln29_87"/></StgValue>
</operation>

<operation id="2787" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1968 %tmp_201 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_87, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="2788" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1969 %trunc_ln29_87 = trunc i64 %bitcast_ln29_87

]]></Node>
<StgValue><ssdm name="trunc_ln29_87"/></StgValue>
</operation>

<operation id="2789" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1970 %icmp_ln29_172 = icmp_ne  i11 %tmp_200, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_172"/></StgValue>
</operation>

<operation id="2790" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1971 %icmp_ln29_173 = icmp_eq  i52 %trunc_ln29_86, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_173"/></StgValue>
</operation>

<operation id="2791" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1972 %or_ln29_86 = or i1 %icmp_ln29_173, i1 %icmp_ln29_172

]]></Node>
<StgValue><ssdm name="or_ln29_86"/></StgValue>
</operation>

<operation id="2792" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:1973 %icmp_ln29_174 = icmp_ne  i11 %tmp_201, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_174"/></StgValue>
</operation>

<operation id="2793" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:1974 %icmp_ln29_175 = icmp_eq  i52 %trunc_ln29_87, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_175"/></StgValue>
</operation>

<operation id="2794" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1975 %or_ln29_87 = or i1 %icmp_ln29_175, i1 %icmp_ln29_174

]]></Node>
<StgValue><ssdm name="or_ln29_87"/></StgValue>
</operation>

<operation id="2795" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1976 %and_ln29_86 = and i1 %or_ln29_86, i1 %or_ln29_87

]]></Node>
<StgValue><ssdm name="and_ln29_86"/></StgValue>
</operation>

<operation id="2796" st_id="79" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1977 %tmp_202 = fcmp_olt  i64 %p_43, i64 %min_p_86

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="2797" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:1978 %and_ln29_87 = and i1 %and_ln29_86, i1 %tmp_202

]]></Node>
<StgValue><ssdm name="and_ln29_87"/></StgValue>
</operation>

<operation id="2798" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:1979 %min_p_88 = select i1 %and_ln29_87, i64 %p_43, i64 %min_p_86

]]></Node>
<StgValue><ssdm name="min_p_88"/></StgValue>
</operation>

<operation id="2799" st_id="79" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2014 %tmp_206 = fcmp_olt  i64 %p_44, i64 %min_p_88

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="2800" st_id="79" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2035 %p_45 = dadd i64 %add52_44, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_45"/></StgValue>
</operation>

<operation id="2801" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2036 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_45, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2802" st_id="79" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2072 %p_46 = dadd i64 %add52_45, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_46"/></StgValue>
</operation>

<operation id="2803" st_id="79" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2107 %p_47 = dadd i64 %add52_46, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_47"/></StgValue>
</operation>

<operation id="2804" st_id="79" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2142 %p_48 = dadd i64 %add52_47, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_48"/></StgValue>
</operation>

<operation id="2805" st_id="79" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2177 %p_49 = dadd i64 %add52_48, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_49"/></StgValue>
</operation>

<operation id="2806" st_id="79" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2210 %add52_49 = dadd i64 %tmp_230, i64 %bitcast_ln27_50

]]></Node>
<StgValue><ssdm name="add52_49"/></StgValue>
</operation>

<operation id="2807" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2211 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_49, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2808" st_id="79" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2245 %add52_50 = dadd i64 %tmp_235, i64 %bitcast_ln27_51

]]></Node>
<StgValue><ssdm name="add52_50"/></StgValue>
</operation>

<operation id="2809" st_id="79" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2280 %add52_51 = dadd i64 %tmp_240, i64 %bitcast_ln27_52

]]></Node>
<StgValue><ssdm name="add52_51"/></StgValue>
</operation>

<operation id="2810" st_id="79" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2315 %add52_52 = dadd i64 %tmp_245, i64 %bitcast_ln27_53

]]></Node>
<StgValue><ssdm name="add52_52"/></StgValue>
</operation>

<operation id="2811" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2349 %bitcast_ln27_54 = bitcast i64 %tmp_251

]]></Node>
<StgValue><ssdm name="bitcast_ln27_54"/></StgValue>
</operation>

<operation id="2812" st_id="79" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2350 %add52_53 = dadd i64 %tmp_250, i64 %bitcast_ln27_54

]]></Node>
<StgValue><ssdm name="add52_53"/></StgValue>
</operation>

<operation id="2813" st_id="79" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2372 %llike_load_56 = load i12 %llike_addr_56

]]></Node>
<StgValue><ssdm name="llike_load_56"/></StgValue>
</operation>

<operation id="2814" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2373 %zext_ln26_110 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_110"/></StgValue>
</operation>

<operation id="2815" st_id="79" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2374 %lshr_ln26_110 = lshr i128 %llike_load_56, i128 %zext_ln26_110

]]></Node>
<StgValue><ssdm name="lshr_ln26_110"/></StgValue>
</operation>

<operation id="2816" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2375 %trunc_ln26_110 = trunc i128 %lshr_ln26_110

]]></Node>
<StgValue><ssdm name="trunc_ln26_110"/></StgValue>
</operation>

<operation id="2817" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2376 %bitcast_ln26_110 = bitcast i64 %trunc_ln26_110

]]></Node>
<StgValue><ssdm name="bitcast_ln26_110"/></StgValue>
</operation>

<operation id="2818" st_id="79" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2377 %llike_1_load_56 = load i12 %llike_1_addr_56

]]></Node>
<StgValue><ssdm name="llike_1_load_56"/></StgValue>
</operation>

<operation id="2819" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2378 %zext_ln26_111 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_111"/></StgValue>
</operation>

<operation id="2820" st_id="79" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2379 %lshr_ln26_111 = lshr i128 %llike_1_load_56, i128 %zext_ln26_111

]]></Node>
<StgValue><ssdm name="lshr_ln26_111"/></StgValue>
</operation>

<operation id="2821" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2380 %trunc_ln26_111 = trunc i128 %lshr_ln26_111

]]></Node>
<StgValue><ssdm name="trunc_ln26_111"/></StgValue>
</operation>

<operation id="2822" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2381 %bitcast_ln26_111 = bitcast i64 %trunc_ln26_111

]]></Node>
<StgValue><ssdm name="bitcast_ln26_111"/></StgValue>
</operation>

<operation id="2823" st_id="79" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:2382 %tmp_255 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_110, i64 %bitcast_ln26_111, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="2824" st_id="79" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2407 %llike_load_57 = load i12 %llike_addr_57

]]></Node>
<StgValue><ssdm name="llike_load_57"/></StgValue>
</operation>

<operation id="2825" st_id="79" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2412 %llike_1_load_57 = load i12 %llike_1_addr_57

]]></Node>
<StgValue><ssdm name="llike_1_load_57"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="2826" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:195 %tmp_983 = or i12 %tmp_2, i12 58

]]></Node>
<StgValue><ssdm name="tmp_983"/></StgValue>
</operation>

<operation id="2827" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:196 %tmp_983_cast = zext i12 %tmp_983

]]></Node>
<StgValue><ssdm name="tmp_983_cast"/></StgValue>
</operation>

<operation id="2828" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:197 %llike_addr_58 = getelementptr i128 %llike, i64 0, i64 %tmp_983_cast

]]></Node>
<StgValue><ssdm name="llike_addr_58"/></StgValue>
</operation>

<operation id="2829" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:271 %llike_1_addr_58 = getelementptr i128 %llike_1, i64 0, i64 %tmp_983_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_58"/></StgValue>
</operation>

<operation id="2830" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2001 %bitcast_ln29_88 = bitcast i64 %p_44

]]></Node>
<StgValue><ssdm name="bitcast_ln29_88"/></StgValue>
</operation>

<operation id="2831" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2002 %tmp_204 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_88, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="2832" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2003 %trunc_ln29_88 = trunc i64 %bitcast_ln29_88

]]></Node>
<StgValue><ssdm name="trunc_ln29_88"/></StgValue>
</operation>

<operation id="2833" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2004 %bitcast_ln29_89 = bitcast i64 %min_p_88

]]></Node>
<StgValue><ssdm name="bitcast_ln29_89"/></StgValue>
</operation>

<operation id="2834" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2005 %tmp_205 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_89, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="2835" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2006 %trunc_ln29_89 = trunc i64 %bitcast_ln29_89

]]></Node>
<StgValue><ssdm name="trunc_ln29_89"/></StgValue>
</operation>

<operation id="2836" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2007 %icmp_ln29_176 = icmp_ne  i11 %tmp_204, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_176"/></StgValue>
</operation>

<operation id="2837" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2008 %icmp_ln29_177 = icmp_eq  i52 %trunc_ln29_88, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_177"/></StgValue>
</operation>

<operation id="2838" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2009 %or_ln29_88 = or i1 %icmp_ln29_177, i1 %icmp_ln29_176

]]></Node>
<StgValue><ssdm name="or_ln29_88"/></StgValue>
</operation>

<operation id="2839" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2010 %icmp_ln29_178 = icmp_ne  i11 %tmp_205, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_178"/></StgValue>
</operation>

<operation id="2840" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2011 %icmp_ln29_179 = icmp_eq  i52 %trunc_ln29_89, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_179"/></StgValue>
</operation>

<operation id="2841" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2012 %or_ln29_89 = or i1 %icmp_ln29_179, i1 %icmp_ln29_178

]]></Node>
<StgValue><ssdm name="or_ln29_89"/></StgValue>
</operation>

<operation id="2842" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2013 %and_ln29_88 = and i1 %or_ln29_88, i1 %or_ln29_89

]]></Node>
<StgValue><ssdm name="and_ln29_88"/></StgValue>
</operation>

<operation id="2843" st_id="80" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2014 %tmp_206 = fcmp_olt  i64 %p_44, i64 %min_p_88

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="2844" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2015 %and_ln29_89 = and i1 %and_ln29_88, i1 %tmp_206

]]></Node>
<StgValue><ssdm name="and_ln29_89"/></StgValue>
</operation>

<operation id="2845" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2016 %min_p_90 = select i1 %and_ln29_89, i64 %p_44, i64 %min_p_88

]]></Node>
<StgValue><ssdm name="min_p_90"/></StgValue>
</operation>

<operation id="2846" st_id="80" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2051 %tmp_210 = fcmp_olt  i64 %p_45, i64 %min_p_90

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="2847" st_id="80" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2072 %p_46 = dadd i64 %add52_45, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_46"/></StgValue>
</operation>

<operation id="2848" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2073 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_46, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2849" st_id="80" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2107 %p_47 = dadd i64 %add52_46, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_47"/></StgValue>
</operation>

<operation id="2850" st_id="80" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2142 %p_48 = dadd i64 %add52_47, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_48"/></StgValue>
</operation>

<operation id="2851" st_id="80" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2177 %p_49 = dadd i64 %add52_48, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_49"/></StgValue>
</operation>

<operation id="2852" st_id="80" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2212 %p_50 = dadd i64 %add52_49, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_50"/></StgValue>
</operation>

<operation id="2853" st_id="80" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2245 %add52_50 = dadd i64 %tmp_235, i64 %bitcast_ln27_51

]]></Node>
<StgValue><ssdm name="add52_50"/></StgValue>
</operation>

<operation id="2854" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2246 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_50, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2855" st_id="80" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2280 %add52_51 = dadd i64 %tmp_240, i64 %bitcast_ln27_52

]]></Node>
<StgValue><ssdm name="add52_51"/></StgValue>
</operation>

<operation id="2856" st_id="80" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2315 %add52_52 = dadd i64 %tmp_245, i64 %bitcast_ln27_53

]]></Node>
<StgValue><ssdm name="add52_52"/></StgValue>
</operation>

<operation id="2857" st_id="80" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2350 %add52_53 = dadd i64 %tmp_250, i64 %bitcast_ln27_54

]]></Node>
<StgValue><ssdm name="add52_53"/></StgValue>
</operation>

<operation id="2858" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2384 %bitcast_ln27_55 = bitcast i64 %tmp_256

]]></Node>
<StgValue><ssdm name="bitcast_ln27_55"/></StgValue>
</operation>

<operation id="2859" st_id="80" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2385 %add52_54 = dadd i64 %tmp_255, i64 %bitcast_ln27_55

]]></Node>
<StgValue><ssdm name="add52_54"/></StgValue>
</operation>

<operation id="2860" st_id="80" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2407 %llike_load_57 = load i12 %llike_addr_57

]]></Node>
<StgValue><ssdm name="llike_load_57"/></StgValue>
</operation>

<operation id="2861" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2408 %zext_ln26_112 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_112"/></StgValue>
</operation>

<operation id="2862" st_id="80" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2409 %lshr_ln26_112 = lshr i128 %llike_load_57, i128 %zext_ln26_112

]]></Node>
<StgValue><ssdm name="lshr_ln26_112"/></StgValue>
</operation>

<operation id="2863" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2410 %trunc_ln26_112 = trunc i128 %lshr_ln26_112

]]></Node>
<StgValue><ssdm name="trunc_ln26_112"/></StgValue>
</operation>

<operation id="2864" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2411 %bitcast_ln26_112 = bitcast i64 %trunc_ln26_112

]]></Node>
<StgValue><ssdm name="bitcast_ln26_112"/></StgValue>
</operation>

<operation id="2865" st_id="80" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2412 %llike_1_load_57 = load i12 %llike_1_addr_57

]]></Node>
<StgValue><ssdm name="llike_1_load_57"/></StgValue>
</operation>

<operation id="2866" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2413 %zext_ln26_113 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_113"/></StgValue>
</operation>

<operation id="2867" st_id="80" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2414 %lshr_ln26_113 = lshr i128 %llike_1_load_57, i128 %zext_ln26_113

]]></Node>
<StgValue><ssdm name="lshr_ln26_113"/></StgValue>
</operation>

<operation id="2868" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2415 %trunc_ln26_113 = trunc i128 %lshr_ln26_113

]]></Node>
<StgValue><ssdm name="trunc_ln26_113"/></StgValue>
</operation>

<operation id="2869" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2416 %bitcast_ln26_113 = bitcast i64 %trunc_ln26_113

]]></Node>
<StgValue><ssdm name="bitcast_ln26_113"/></StgValue>
</operation>

<operation id="2870" st_id="80" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:2417 %tmp_260 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_112, i64 %bitcast_ln26_113, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="2871" st_id="80" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2442 %llike_load_58 = load i12 %llike_addr_58

]]></Node>
<StgValue><ssdm name="llike_load_58"/></StgValue>
</operation>

<operation id="2872" st_id="80" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2447 %llike_1_load_58 = load i12 %llike_1_addr_58

]]></Node>
<StgValue><ssdm name="llike_1_load_58"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="2873" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:198 %tmp_984 = or i12 %tmp_2, i12 59

]]></Node>
<StgValue><ssdm name="tmp_984"/></StgValue>
</operation>

<operation id="2874" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:199 %tmp_984_cast = zext i12 %tmp_984

]]></Node>
<StgValue><ssdm name="tmp_984_cast"/></StgValue>
</operation>

<operation id="2875" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:200 %llike_addr_59 = getelementptr i128 %llike, i64 0, i64 %tmp_984_cast

]]></Node>
<StgValue><ssdm name="llike_addr_59"/></StgValue>
</operation>

<operation id="2876" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:272 %llike_1_addr_59 = getelementptr i128 %llike_1, i64 0, i64 %tmp_984_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_59"/></StgValue>
</operation>

<operation id="2877" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2038 %bitcast_ln29_90 = bitcast i64 %p_45

]]></Node>
<StgValue><ssdm name="bitcast_ln29_90"/></StgValue>
</operation>

<operation id="2878" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2039 %tmp_208 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_90, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="2879" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2040 %trunc_ln29_90 = trunc i64 %bitcast_ln29_90

]]></Node>
<StgValue><ssdm name="trunc_ln29_90"/></StgValue>
</operation>

<operation id="2880" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2041 %bitcast_ln29_91 = bitcast i64 %min_p_90

]]></Node>
<StgValue><ssdm name="bitcast_ln29_91"/></StgValue>
</operation>

<operation id="2881" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2042 %tmp_209 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_91, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="2882" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2043 %trunc_ln29_91 = trunc i64 %bitcast_ln29_91

]]></Node>
<StgValue><ssdm name="trunc_ln29_91"/></StgValue>
</operation>

<operation id="2883" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2044 %icmp_ln29_180 = icmp_ne  i11 %tmp_208, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_180"/></StgValue>
</operation>

<operation id="2884" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2045 %icmp_ln29_181 = icmp_eq  i52 %trunc_ln29_90, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_181"/></StgValue>
</operation>

<operation id="2885" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2046 %or_ln29_90 = or i1 %icmp_ln29_181, i1 %icmp_ln29_180

]]></Node>
<StgValue><ssdm name="or_ln29_90"/></StgValue>
</operation>

<operation id="2886" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2047 %icmp_ln29_182 = icmp_ne  i11 %tmp_209, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_182"/></StgValue>
</operation>

<operation id="2887" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2048 %icmp_ln29_183 = icmp_eq  i52 %trunc_ln29_91, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_183"/></StgValue>
</operation>

<operation id="2888" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2049 %or_ln29_91 = or i1 %icmp_ln29_183, i1 %icmp_ln29_182

]]></Node>
<StgValue><ssdm name="or_ln29_91"/></StgValue>
</operation>

<operation id="2889" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2050 %and_ln29_90 = and i1 %or_ln29_90, i1 %or_ln29_91

]]></Node>
<StgValue><ssdm name="and_ln29_90"/></StgValue>
</operation>

<operation id="2890" st_id="81" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2051 %tmp_210 = fcmp_olt  i64 %p_45, i64 %min_p_90

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="2891" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2052 %and_ln29_91 = and i1 %and_ln29_90, i1 %tmp_210

]]></Node>
<StgValue><ssdm name="and_ln29_91"/></StgValue>
</operation>

<operation id="2892" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2053 %min_p_92 = select i1 %and_ln29_91, i64 %p_45, i64 %min_p_90

]]></Node>
<StgValue><ssdm name="min_p_92"/></StgValue>
</operation>

<operation id="2893" st_id="81" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2088 %tmp_214 = fcmp_olt  i64 %p_46, i64 %min_p_92

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="2894" st_id="81" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2107 %p_47 = dadd i64 %add52_46, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_47"/></StgValue>
</operation>

<operation id="2895" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2108 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_47, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2896" st_id="81" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2142 %p_48 = dadd i64 %add52_47, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_48"/></StgValue>
</operation>

<operation id="2897" st_id="81" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2177 %p_49 = dadd i64 %add52_48, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_49"/></StgValue>
</operation>

<operation id="2898" st_id="81" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2212 %p_50 = dadd i64 %add52_49, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_50"/></StgValue>
</operation>

<operation id="2899" st_id="81" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2247 %p_51 = dadd i64 %add52_50, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_51"/></StgValue>
</operation>

<operation id="2900" st_id="81" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2280 %add52_51 = dadd i64 %tmp_240, i64 %bitcast_ln27_52

]]></Node>
<StgValue><ssdm name="add52_51"/></StgValue>
</operation>

<operation id="2901" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2281 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_51, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2902" st_id="81" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2315 %add52_52 = dadd i64 %tmp_245, i64 %bitcast_ln27_53

]]></Node>
<StgValue><ssdm name="add52_52"/></StgValue>
</operation>

<operation id="2903" st_id="81" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2350 %add52_53 = dadd i64 %tmp_250, i64 %bitcast_ln27_54

]]></Node>
<StgValue><ssdm name="add52_53"/></StgValue>
</operation>

<operation id="2904" st_id="81" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2385 %add52_54 = dadd i64 %tmp_255, i64 %bitcast_ln27_55

]]></Node>
<StgValue><ssdm name="add52_54"/></StgValue>
</operation>

<operation id="2905" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2419 %bitcast_ln27_56 = bitcast i64 %tmp_261

]]></Node>
<StgValue><ssdm name="bitcast_ln27_56"/></StgValue>
</operation>

<operation id="2906" st_id="81" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2420 %add52_55 = dadd i64 %tmp_260, i64 %bitcast_ln27_56

]]></Node>
<StgValue><ssdm name="add52_55"/></StgValue>
</operation>

<operation id="2907" st_id="81" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2442 %llike_load_58 = load i12 %llike_addr_58

]]></Node>
<StgValue><ssdm name="llike_load_58"/></StgValue>
</operation>

<operation id="2908" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2443 %zext_ln26_114 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_114"/></StgValue>
</operation>

<operation id="2909" st_id="81" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2444 %lshr_ln26_114 = lshr i128 %llike_load_58, i128 %zext_ln26_114

]]></Node>
<StgValue><ssdm name="lshr_ln26_114"/></StgValue>
</operation>

<operation id="2910" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2445 %trunc_ln26_114 = trunc i128 %lshr_ln26_114

]]></Node>
<StgValue><ssdm name="trunc_ln26_114"/></StgValue>
</operation>

<operation id="2911" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2446 %bitcast_ln26_114 = bitcast i64 %trunc_ln26_114

]]></Node>
<StgValue><ssdm name="bitcast_ln26_114"/></StgValue>
</operation>

<operation id="2912" st_id="81" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2447 %llike_1_load_58 = load i12 %llike_1_addr_58

]]></Node>
<StgValue><ssdm name="llike_1_load_58"/></StgValue>
</operation>

<operation id="2913" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2448 %zext_ln26_115 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_115"/></StgValue>
</operation>

<operation id="2914" st_id="81" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2449 %lshr_ln26_115 = lshr i128 %llike_1_load_58, i128 %zext_ln26_115

]]></Node>
<StgValue><ssdm name="lshr_ln26_115"/></StgValue>
</operation>

<operation id="2915" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2450 %trunc_ln26_115 = trunc i128 %lshr_ln26_115

]]></Node>
<StgValue><ssdm name="trunc_ln26_115"/></StgValue>
</operation>

<operation id="2916" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2451 %bitcast_ln26_115 = bitcast i64 %trunc_ln26_115

]]></Node>
<StgValue><ssdm name="bitcast_ln26_115"/></StgValue>
</operation>

<operation id="2917" st_id="81" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:2452 %tmp_265 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_114, i64 %bitcast_ln26_115, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="2918" st_id="81" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2477 %llike_load_59 = load i12 %llike_addr_59

]]></Node>
<StgValue><ssdm name="llike_load_59"/></StgValue>
</operation>

<operation id="2919" st_id="81" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2482 %llike_1_load_59 = load i12 %llike_1_addr_59

]]></Node>
<StgValue><ssdm name="llike_1_load_59"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="2920" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:201 %tmp_985 = or i12 %tmp_2, i12 60

]]></Node>
<StgValue><ssdm name="tmp_985"/></StgValue>
</operation>

<operation id="2921" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:202 %tmp_985_cast = zext i12 %tmp_985

]]></Node>
<StgValue><ssdm name="tmp_985_cast"/></StgValue>
</operation>

<operation id="2922" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:203 %llike_addr_60 = getelementptr i128 %llike, i64 0, i64 %tmp_985_cast

]]></Node>
<StgValue><ssdm name="llike_addr_60"/></StgValue>
</operation>

<operation id="2923" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:273 %llike_1_addr_60 = getelementptr i128 %llike_1, i64 0, i64 %tmp_985_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_60"/></StgValue>
</operation>

<operation id="2924" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2075 %bitcast_ln29_92 = bitcast i64 %p_46

]]></Node>
<StgValue><ssdm name="bitcast_ln29_92"/></StgValue>
</operation>

<operation id="2925" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2076 %tmp_212 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_92, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="2926" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2077 %trunc_ln29_92 = trunc i64 %bitcast_ln29_92

]]></Node>
<StgValue><ssdm name="trunc_ln29_92"/></StgValue>
</operation>

<operation id="2927" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2078 %bitcast_ln29_93 = bitcast i64 %min_p_92

]]></Node>
<StgValue><ssdm name="bitcast_ln29_93"/></StgValue>
</operation>

<operation id="2928" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2079 %tmp_213 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_93, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="2929" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2080 %trunc_ln29_93 = trunc i64 %bitcast_ln29_93

]]></Node>
<StgValue><ssdm name="trunc_ln29_93"/></StgValue>
</operation>

<operation id="2930" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2081 %icmp_ln29_184 = icmp_ne  i11 %tmp_212, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_184"/></StgValue>
</operation>

<operation id="2931" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2082 %icmp_ln29_185 = icmp_eq  i52 %trunc_ln29_92, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_185"/></StgValue>
</operation>

<operation id="2932" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2083 %or_ln29_92 = or i1 %icmp_ln29_185, i1 %icmp_ln29_184

]]></Node>
<StgValue><ssdm name="or_ln29_92"/></StgValue>
</operation>

<operation id="2933" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2084 %icmp_ln29_186 = icmp_ne  i11 %tmp_213, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_186"/></StgValue>
</operation>

<operation id="2934" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2085 %icmp_ln29_187 = icmp_eq  i52 %trunc_ln29_93, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_187"/></StgValue>
</operation>

<operation id="2935" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2086 %or_ln29_93 = or i1 %icmp_ln29_187, i1 %icmp_ln29_186

]]></Node>
<StgValue><ssdm name="or_ln29_93"/></StgValue>
</operation>

<operation id="2936" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2087 %and_ln29_92 = and i1 %or_ln29_92, i1 %or_ln29_93

]]></Node>
<StgValue><ssdm name="and_ln29_92"/></StgValue>
</operation>

<operation id="2937" st_id="82" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2088 %tmp_214 = fcmp_olt  i64 %p_46, i64 %min_p_92

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="2938" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2089 %and_ln29_93 = and i1 %and_ln29_92, i1 %tmp_214

]]></Node>
<StgValue><ssdm name="and_ln29_93"/></StgValue>
</operation>

<operation id="2939" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2090 %min_p_94 = select i1 %and_ln29_93, i64 %p_46, i64 %min_p_92

]]></Node>
<StgValue><ssdm name="min_p_94"/></StgValue>
</operation>

<operation id="2940" st_id="82" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2123 %tmp_219 = fcmp_olt  i64 %p_47, i64 %min_p_94

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="2941" st_id="82" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2142 %p_48 = dadd i64 %add52_47, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_48"/></StgValue>
</operation>

<operation id="2942" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2143 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_48, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2943" st_id="82" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2177 %p_49 = dadd i64 %add52_48, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_49"/></StgValue>
</operation>

<operation id="2944" st_id="82" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2212 %p_50 = dadd i64 %add52_49, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_50"/></StgValue>
</operation>

<operation id="2945" st_id="82" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2247 %p_51 = dadd i64 %add52_50, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_51"/></StgValue>
</operation>

<operation id="2946" st_id="82" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2282 %p_52 = dadd i64 %add52_51, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_52"/></StgValue>
</operation>

<operation id="2947" st_id="82" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2315 %add52_52 = dadd i64 %tmp_245, i64 %bitcast_ln27_53

]]></Node>
<StgValue><ssdm name="add52_52"/></StgValue>
</operation>

<operation id="2948" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2316 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_52, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2949" st_id="82" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2350 %add52_53 = dadd i64 %tmp_250, i64 %bitcast_ln27_54

]]></Node>
<StgValue><ssdm name="add52_53"/></StgValue>
</operation>

<operation id="2950" st_id="82" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2385 %add52_54 = dadd i64 %tmp_255, i64 %bitcast_ln27_55

]]></Node>
<StgValue><ssdm name="add52_54"/></StgValue>
</operation>

<operation id="2951" st_id="82" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2420 %add52_55 = dadd i64 %tmp_260, i64 %bitcast_ln27_56

]]></Node>
<StgValue><ssdm name="add52_55"/></StgValue>
</operation>

<operation id="2952" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2454 %bitcast_ln27_57 = bitcast i64 %tmp_266

]]></Node>
<StgValue><ssdm name="bitcast_ln27_57"/></StgValue>
</operation>

<operation id="2953" st_id="82" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2455 %add52_56 = dadd i64 %tmp_265, i64 %bitcast_ln27_57

]]></Node>
<StgValue><ssdm name="add52_56"/></StgValue>
</operation>

<operation id="2954" st_id="82" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2477 %llike_load_59 = load i12 %llike_addr_59

]]></Node>
<StgValue><ssdm name="llike_load_59"/></StgValue>
</operation>

<operation id="2955" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2478 %zext_ln26_116 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_116"/></StgValue>
</operation>

<operation id="2956" st_id="82" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2479 %lshr_ln26_116 = lshr i128 %llike_load_59, i128 %zext_ln26_116

]]></Node>
<StgValue><ssdm name="lshr_ln26_116"/></StgValue>
</operation>

<operation id="2957" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2480 %trunc_ln26_116 = trunc i128 %lshr_ln26_116

]]></Node>
<StgValue><ssdm name="trunc_ln26_116"/></StgValue>
</operation>

<operation id="2958" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2481 %bitcast_ln26_116 = bitcast i64 %trunc_ln26_116

]]></Node>
<StgValue><ssdm name="bitcast_ln26_116"/></StgValue>
</operation>

<operation id="2959" st_id="82" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2482 %llike_1_load_59 = load i12 %llike_1_addr_59

]]></Node>
<StgValue><ssdm name="llike_1_load_59"/></StgValue>
</operation>

<operation id="2960" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2483 %zext_ln26_117 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_117"/></StgValue>
</operation>

<operation id="2961" st_id="82" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2484 %lshr_ln26_117 = lshr i128 %llike_1_load_59, i128 %zext_ln26_117

]]></Node>
<StgValue><ssdm name="lshr_ln26_117"/></StgValue>
</operation>

<operation id="2962" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2485 %trunc_ln26_117 = trunc i128 %lshr_ln26_117

]]></Node>
<StgValue><ssdm name="trunc_ln26_117"/></StgValue>
</operation>

<operation id="2963" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2486 %bitcast_ln26_117 = bitcast i64 %trunc_ln26_117

]]></Node>
<StgValue><ssdm name="bitcast_ln26_117"/></StgValue>
</operation>

<operation id="2964" st_id="82" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:2487 %tmp_270 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_116, i64 %bitcast_ln26_117, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="2965" st_id="82" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2512 %llike_load_60 = load i12 %llike_addr_60

]]></Node>
<StgValue><ssdm name="llike_load_60"/></StgValue>
</operation>

<operation id="2966" st_id="82" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2517 %llike_1_load_60 = load i12 %llike_1_addr_60

]]></Node>
<StgValue><ssdm name="llike_1_load_60"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="2967" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:204 %tmp_986 = or i12 %tmp_2, i12 61

]]></Node>
<StgValue><ssdm name="tmp_986"/></StgValue>
</operation>

<operation id="2968" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:205 %tmp_986_cast = zext i12 %tmp_986

]]></Node>
<StgValue><ssdm name="tmp_986_cast"/></StgValue>
</operation>

<operation id="2969" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:206 %llike_addr_61 = getelementptr i128 %llike, i64 0, i64 %tmp_986_cast

]]></Node>
<StgValue><ssdm name="llike_addr_61"/></StgValue>
</operation>

<operation id="2970" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:274 %llike_1_addr_61 = getelementptr i128 %llike_1, i64 0, i64 %tmp_986_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_61"/></StgValue>
</operation>

<operation id="2971" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2110 %bitcast_ln29_94 = bitcast i64 %p_47

]]></Node>
<StgValue><ssdm name="bitcast_ln29_94"/></StgValue>
</operation>

<operation id="2972" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2111 %tmp_217 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_94, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="2973" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2112 %trunc_ln29_94 = trunc i64 %bitcast_ln29_94

]]></Node>
<StgValue><ssdm name="trunc_ln29_94"/></StgValue>
</operation>

<operation id="2974" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2113 %bitcast_ln29_95 = bitcast i64 %min_p_94

]]></Node>
<StgValue><ssdm name="bitcast_ln29_95"/></StgValue>
</operation>

<operation id="2975" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2114 %tmp_218 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_95, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="2976" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2115 %trunc_ln29_95 = trunc i64 %bitcast_ln29_95

]]></Node>
<StgValue><ssdm name="trunc_ln29_95"/></StgValue>
</operation>

<operation id="2977" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2116 %icmp_ln29_188 = icmp_ne  i11 %tmp_217, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_188"/></StgValue>
</operation>

<operation id="2978" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2117 %icmp_ln29_189 = icmp_eq  i52 %trunc_ln29_94, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_189"/></StgValue>
</operation>

<operation id="2979" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2118 %or_ln29_94 = or i1 %icmp_ln29_189, i1 %icmp_ln29_188

]]></Node>
<StgValue><ssdm name="or_ln29_94"/></StgValue>
</operation>

<operation id="2980" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2119 %icmp_ln29_190 = icmp_ne  i11 %tmp_218, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_190"/></StgValue>
</operation>

<operation id="2981" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2120 %icmp_ln29_191 = icmp_eq  i52 %trunc_ln29_95, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_191"/></StgValue>
</operation>

<operation id="2982" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2121 %or_ln29_95 = or i1 %icmp_ln29_191, i1 %icmp_ln29_190

]]></Node>
<StgValue><ssdm name="or_ln29_95"/></StgValue>
</operation>

<operation id="2983" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2122 %and_ln29_94 = and i1 %or_ln29_94, i1 %or_ln29_95

]]></Node>
<StgValue><ssdm name="and_ln29_94"/></StgValue>
</operation>

<operation id="2984" st_id="83" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2123 %tmp_219 = fcmp_olt  i64 %p_47, i64 %min_p_94

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="2985" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2124 %and_ln29_95 = and i1 %and_ln29_94, i1 %tmp_219

]]></Node>
<StgValue><ssdm name="and_ln29_95"/></StgValue>
</operation>

<operation id="2986" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2125 %min_p_96 = select i1 %and_ln29_95, i64 %p_47, i64 %min_p_94

]]></Node>
<StgValue><ssdm name="min_p_96"/></StgValue>
</operation>

<operation id="2987" st_id="83" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2158 %tmp_224 = fcmp_olt  i64 %p_48, i64 %min_p_96

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="2988" st_id="83" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2177 %p_49 = dadd i64 %add52_48, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_49"/></StgValue>
</operation>

<operation id="2989" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2178 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_49, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="2990" st_id="83" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2212 %p_50 = dadd i64 %add52_49, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_50"/></StgValue>
</operation>

<operation id="2991" st_id="83" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2247 %p_51 = dadd i64 %add52_50, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_51"/></StgValue>
</operation>

<operation id="2992" st_id="83" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2282 %p_52 = dadd i64 %add52_51, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_52"/></StgValue>
</operation>

<operation id="2993" st_id="83" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2317 %p_53 = dadd i64 %add52_52, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_53"/></StgValue>
</operation>

<operation id="2994" st_id="83" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2350 %add52_53 = dadd i64 %tmp_250, i64 %bitcast_ln27_54

]]></Node>
<StgValue><ssdm name="add52_53"/></StgValue>
</operation>

<operation id="2995" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2351 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_53, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="2996" st_id="83" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2385 %add52_54 = dadd i64 %tmp_255, i64 %bitcast_ln27_55

]]></Node>
<StgValue><ssdm name="add52_54"/></StgValue>
</operation>

<operation id="2997" st_id="83" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2420 %add52_55 = dadd i64 %tmp_260, i64 %bitcast_ln27_56

]]></Node>
<StgValue><ssdm name="add52_55"/></StgValue>
</operation>

<operation id="2998" st_id="83" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2455 %add52_56 = dadd i64 %tmp_265, i64 %bitcast_ln27_57

]]></Node>
<StgValue><ssdm name="add52_56"/></StgValue>
</operation>

<operation id="2999" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2489 %bitcast_ln27_58 = bitcast i64 %tmp_271

]]></Node>
<StgValue><ssdm name="bitcast_ln27_58"/></StgValue>
</operation>

<operation id="3000" st_id="83" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2490 %add52_57 = dadd i64 %tmp_270, i64 %bitcast_ln27_58

]]></Node>
<StgValue><ssdm name="add52_57"/></StgValue>
</operation>

<operation id="3001" st_id="83" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2512 %llike_load_60 = load i12 %llike_addr_60

]]></Node>
<StgValue><ssdm name="llike_load_60"/></StgValue>
</operation>

<operation id="3002" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2513 %zext_ln26_118 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_118"/></StgValue>
</operation>

<operation id="3003" st_id="83" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2514 %lshr_ln26_118 = lshr i128 %llike_load_60, i128 %zext_ln26_118

]]></Node>
<StgValue><ssdm name="lshr_ln26_118"/></StgValue>
</operation>

<operation id="3004" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2515 %trunc_ln26_118 = trunc i128 %lshr_ln26_118

]]></Node>
<StgValue><ssdm name="trunc_ln26_118"/></StgValue>
</operation>

<operation id="3005" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2516 %bitcast_ln26_118 = bitcast i64 %trunc_ln26_118

]]></Node>
<StgValue><ssdm name="bitcast_ln26_118"/></StgValue>
</operation>

<operation id="3006" st_id="83" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2517 %llike_1_load_60 = load i12 %llike_1_addr_60

]]></Node>
<StgValue><ssdm name="llike_1_load_60"/></StgValue>
</operation>

<operation id="3007" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2518 %zext_ln26_119 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_119"/></StgValue>
</operation>

<operation id="3008" st_id="83" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2519 %lshr_ln26_119 = lshr i128 %llike_1_load_60, i128 %zext_ln26_119

]]></Node>
<StgValue><ssdm name="lshr_ln26_119"/></StgValue>
</operation>

<operation id="3009" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2520 %trunc_ln26_119 = trunc i128 %lshr_ln26_119

]]></Node>
<StgValue><ssdm name="trunc_ln26_119"/></StgValue>
</operation>

<operation id="3010" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2521 %bitcast_ln26_119 = bitcast i64 %trunc_ln26_119

]]></Node>
<StgValue><ssdm name="bitcast_ln26_119"/></StgValue>
</operation>

<operation id="3011" st_id="83" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:2522 %tmp_275 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_118, i64 %bitcast_ln26_119, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="3012" st_id="83" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2547 %llike_load_61 = load i12 %llike_addr_61

]]></Node>
<StgValue><ssdm name="llike_load_61"/></StgValue>
</operation>

<operation id="3013" st_id="83" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2552 %llike_1_load_61 = load i12 %llike_1_addr_61

]]></Node>
<StgValue><ssdm name="llike_1_load_61"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="3014" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:207 %tmp_987 = or i12 %tmp_2, i12 62

]]></Node>
<StgValue><ssdm name="tmp_987"/></StgValue>
</operation>

<operation id="3015" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:208 %tmp_987_cast = zext i12 %tmp_987

]]></Node>
<StgValue><ssdm name="tmp_987_cast"/></StgValue>
</operation>

<operation id="3016" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:209 %llike_addr_62 = getelementptr i128 %llike, i64 0, i64 %tmp_987_cast

]]></Node>
<StgValue><ssdm name="llike_addr_62"/></StgValue>
</operation>

<operation id="3017" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:275 %llike_1_addr_62 = getelementptr i128 %llike_1, i64 0, i64 %tmp_987_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_62"/></StgValue>
</operation>

<operation id="3018" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2145 %bitcast_ln29_96 = bitcast i64 %p_48

]]></Node>
<StgValue><ssdm name="bitcast_ln29_96"/></StgValue>
</operation>

<operation id="3019" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2146 %tmp_222 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_96, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="3020" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2147 %trunc_ln29_96 = trunc i64 %bitcast_ln29_96

]]></Node>
<StgValue><ssdm name="trunc_ln29_96"/></StgValue>
</operation>

<operation id="3021" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2148 %bitcast_ln29_97 = bitcast i64 %min_p_96

]]></Node>
<StgValue><ssdm name="bitcast_ln29_97"/></StgValue>
</operation>

<operation id="3022" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2149 %tmp_223 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_97, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="3023" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2150 %trunc_ln29_97 = trunc i64 %bitcast_ln29_97

]]></Node>
<StgValue><ssdm name="trunc_ln29_97"/></StgValue>
</operation>

<operation id="3024" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2151 %icmp_ln29_192 = icmp_ne  i11 %tmp_222, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_192"/></StgValue>
</operation>

<operation id="3025" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2152 %icmp_ln29_193 = icmp_eq  i52 %trunc_ln29_96, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_193"/></StgValue>
</operation>

<operation id="3026" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2153 %or_ln29_96 = or i1 %icmp_ln29_193, i1 %icmp_ln29_192

]]></Node>
<StgValue><ssdm name="or_ln29_96"/></StgValue>
</operation>

<operation id="3027" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2154 %icmp_ln29_194 = icmp_ne  i11 %tmp_223, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_194"/></StgValue>
</operation>

<operation id="3028" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2155 %icmp_ln29_195 = icmp_eq  i52 %trunc_ln29_97, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_195"/></StgValue>
</operation>

<operation id="3029" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2156 %or_ln29_97 = or i1 %icmp_ln29_195, i1 %icmp_ln29_194

]]></Node>
<StgValue><ssdm name="or_ln29_97"/></StgValue>
</operation>

<operation id="3030" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2157 %and_ln29_96 = and i1 %or_ln29_96, i1 %or_ln29_97

]]></Node>
<StgValue><ssdm name="and_ln29_96"/></StgValue>
</operation>

<operation id="3031" st_id="84" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2158 %tmp_224 = fcmp_olt  i64 %p_48, i64 %min_p_96

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="3032" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2159 %and_ln29_97 = and i1 %and_ln29_96, i1 %tmp_224

]]></Node>
<StgValue><ssdm name="and_ln29_97"/></StgValue>
</operation>

<operation id="3033" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2160 %min_p_98 = select i1 %and_ln29_97, i64 %p_48, i64 %min_p_96

]]></Node>
<StgValue><ssdm name="min_p_98"/></StgValue>
</operation>

<operation id="3034" st_id="84" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2193 %tmp_229 = fcmp_olt  i64 %p_49, i64 %min_p_98

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="3035" st_id="84" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2212 %p_50 = dadd i64 %add52_49, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_50"/></StgValue>
</operation>

<operation id="3036" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2213 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_50, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="3037" st_id="84" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2247 %p_51 = dadd i64 %add52_50, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_51"/></StgValue>
</operation>

<operation id="3038" st_id="84" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2282 %p_52 = dadd i64 %add52_51, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_52"/></StgValue>
</operation>

<operation id="3039" st_id="84" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2317 %p_53 = dadd i64 %add52_52, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_53"/></StgValue>
</operation>

<operation id="3040" st_id="84" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2352 %p_54 = dadd i64 %add52_53, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_54"/></StgValue>
</operation>

<operation id="3041" st_id="84" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2385 %add52_54 = dadd i64 %tmp_255, i64 %bitcast_ln27_55

]]></Node>
<StgValue><ssdm name="add52_54"/></StgValue>
</operation>

<operation id="3042" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2386 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_54, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="3043" st_id="84" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2420 %add52_55 = dadd i64 %tmp_260, i64 %bitcast_ln27_56

]]></Node>
<StgValue><ssdm name="add52_55"/></StgValue>
</operation>

<operation id="3044" st_id="84" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2455 %add52_56 = dadd i64 %tmp_265, i64 %bitcast_ln27_57

]]></Node>
<StgValue><ssdm name="add52_56"/></StgValue>
</operation>

<operation id="3045" st_id="84" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2490 %add52_57 = dadd i64 %tmp_270, i64 %bitcast_ln27_58

]]></Node>
<StgValue><ssdm name="add52_57"/></StgValue>
</operation>

<operation id="3046" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2524 %bitcast_ln27_59 = bitcast i64 %tmp_276

]]></Node>
<StgValue><ssdm name="bitcast_ln27_59"/></StgValue>
</operation>

<operation id="3047" st_id="84" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2525 %add52_58 = dadd i64 %tmp_275, i64 %bitcast_ln27_59

]]></Node>
<StgValue><ssdm name="add52_58"/></StgValue>
</operation>

<operation id="3048" st_id="84" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2547 %llike_load_61 = load i12 %llike_addr_61

]]></Node>
<StgValue><ssdm name="llike_load_61"/></StgValue>
</operation>

<operation id="3049" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2548 %zext_ln26_120 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_120"/></StgValue>
</operation>

<operation id="3050" st_id="84" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2549 %lshr_ln26_120 = lshr i128 %llike_load_61, i128 %zext_ln26_120

]]></Node>
<StgValue><ssdm name="lshr_ln26_120"/></StgValue>
</operation>

<operation id="3051" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2550 %trunc_ln26_120 = trunc i128 %lshr_ln26_120

]]></Node>
<StgValue><ssdm name="trunc_ln26_120"/></StgValue>
</operation>

<operation id="3052" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2551 %bitcast_ln26_120 = bitcast i64 %trunc_ln26_120

]]></Node>
<StgValue><ssdm name="bitcast_ln26_120"/></StgValue>
</operation>

<operation id="3053" st_id="84" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2552 %llike_1_load_61 = load i12 %llike_1_addr_61

]]></Node>
<StgValue><ssdm name="llike_1_load_61"/></StgValue>
</operation>

<operation id="3054" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2553 %zext_ln26_121 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_121"/></StgValue>
</operation>

<operation id="3055" st_id="84" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2554 %lshr_ln26_121 = lshr i128 %llike_1_load_61, i128 %zext_ln26_121

]]></Node>
<StgValue><ssdm name="lshr_ln26_121"/></StgValue>
</operation>

<operation id="3056" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2555 %trunc_ln26_121 = trunc i128 %lshr_ln26_121

]]></Node>
<StgValue><ssdm name="trunc_ln26_121"/></StgValue>
</operation>

<operation id="3057" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2556 %bitcast_ln26_121 = bitcast i64 %trunc_ln26_121

]]></Node>
<StgValue><ssdm name="bitcast_ln26_121"/></StgValue>
</operation>

<operation id="3058" st_id="84" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:2557 %tmp_280 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_120, i64 %bitcast_ln26_121, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="3059" st_id="84" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2582 %llike_load_62 = load i12 %llike_addr_62

]]></Node>
<StgValue><ssdm name="llike_load_62"/></StgValue>
</operation>

<operation id="3060" st_id="84" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2587 %llike_1_load_62 = load i12 %llike_1_addr_62

]]></Node>
<StgValue><ssdm name="llike_1_load_62"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="3061" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:210 %tmp_988 = or i12 %tmp_2, i12 63

]]></Node>
<StgValue><ssdm name="tmp_988"/></StgValue>
</operation>

<operation id="3062" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:211 %tmp_988_cast = zext i12 %tmp_988

]]></Node>
<StgValue><ssdm name="tmp_988_cast"/></StgValue>
</operation>

<operation id="3063" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:212 %llike_addr_63 = getelementptr i128 %llike, i64 0, i64 %tmp_988_cast

]]></Node>
<StgValue><ssdm name="llike_addr_63"/></StgValue>
</operation>

<operation id="3064" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:276 %llike_1_addr_63 = getelementptr i128 %llike_1, i64 0, i64 %tmp_988_cast

]]></Node>
<StgValue><ssdm name="llike_1_addr_63"/></StgValue>
</operation>

<operation id="3065" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2180 %bitcast_ln29_98 = bitcast i64 %p_49

]]></Node>
<StgValue><ssdm name="bitcast_ln29_98"/></StgValue>
</operation>

<operation id="3066" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2181 %tmp_227 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_98, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="3067" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2182 %trunc_ln29_98 = trunc i64 %bitcast_ln29_98

]]></Node>
<StgValue><ssdm name="trunc_ln29_98"/></StgValue>
</operation>

<operation id="3068" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2183 %bitcast_ln29_99 = bitcast i64 %min_p_98

]]></Node>
<StgValue><ssdm name="bitcast_ln29_99"/></StgValue>
</operation>

<operation id="3069" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2184 %tmp_228 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_99, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="3070" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2185 %trunc_ln29_99 = trunc i64 %bitcast_ln29_99

]]></Node>
<StgValue><ssdm name="trunc_ln29_99"/></StgValue>
</operation>

<operation id="3071" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2186 %icmp_ln29_196 = icmp_ne  i11 %tmp_227, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_196"/></StgValue>
</operation>

<operation id="3072" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2187 %icmp_ln29_197 = icmp_eq  i52 %trunc_ln29_98, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_197"/></StgValue>
</operation>

<operation id="3073" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2188 %or_ln29_98 = or i1 %icmp_ln29_197, i1 %icmp_ln29_196

]]></Node>
<StgValue><ssdm name="or_ln29_98"/></StgValue>
</operation>

<operation id="3074" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2189 %icmp_ln29_198 = icmp_ne  i11 %tmp_228, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_198"/></StgValue>
</operation>

<operation id="3075" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2190 %icmp_ln29_199 = icmp_eq  i52 %trunc_ln29_99, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_199"/></StgValue>
</operation>

<operation id="3076" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2191 %or_ln29_99 = or i1 %icmp_ln29_199, i1 %icmp_ln29_198

]]></Node>
<StgValue><ssdm name="or_ln29_99"/></StgValue>
</operation>

<operation id="3077" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2192 %and_ln29_98 = and i1 %or_ln29_98, i1 %or_ln29_99

]]></Node>
<StgValue><ssdm name="and_ln29_98"/></StgValue>
</operation>

<operation id="3078" st_id="85" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2193 %tmp_229 = fcmp_olt  i64 %p_49, i64 %min_p_98

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="3079" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2194 %and_ln29_99 = and i1 %and_ln29_98, i1 %tmp_229

]]></Node>
<StgValue><ssdm name="and_ln29_99"/></StgValue>
</operation>

<operation id="3080" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2195 %min_p_100 = select i1 %and_ln29_99, i64 %p_49, i64 %min_p_98

]]></Node>
<StgValue><ssdm name="min_p_100"/></StgValue>
</operation>

<operation id="3081" st_id="85" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2228 %tmp_234 = fcmp_olt  i64 %p_50, i64 %min_p_100

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="3082" st_id="85" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2247 %p_51 = dadd i64 %add52_50, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_51"/></StgValue>
</operation>

<operation id="3083" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2248 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_51, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="3084" st_id="85" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2282 %p_52 = dadd i64 %add52_51, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_52"/></StgValue>
</operation>

<operation id="3085" st_id="85" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2317 %p_53 = dadd i64 %add52_52, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_53"/></StgValue>
</operation>

<operation id="3086" st_id="85" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2352 %p_54 = dadd i64 %add52_53, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_54"/></StgValue>
</operation>

<operation id="3087" st_id="85" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2387 %p_55 = dadd i64 %add52_54, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_55"/></StgValue>
</operation>

<operation id="3088" st_id="85" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2420 %add52_55 = dadd i64 %tmp_260, i64 %bitcast_ln27_56

]]></Node>
<StgValue><ssdm name="add52_55"/></StgValue>
</operation>

<operation id="3089" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2421 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_55, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="3090" st_id="85" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2455 %add52_56 = dadd i64 %tmp_265, i64 %bitcast_ln27_57

]]></Node>
<StgValue><ssdm name="add52_56"/></StgValue>
</operation>

<operation id="3091" st_id="85" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2490 %add52_57 = dadd i64 %tmp_270, i64 %bitcast_ln27_58

]]></Node>
<StgValue><ssdm name="add52_57"/></StgValue>
</operation>

<operation id="3092" st_id="85" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2525 %add52_58 = dadd i64 %tmp_275, i64 %bitcast_ln27_59

]]></Node>
<StgValue><ssdm name="add52_58"/></StgValue>
</operation>

<operation id="3093" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2559 %bitcast_ln27_60 = bitcast i64 %tmp_281

]]></Node>
<StgValue><ssdm name="bitcast_ln27_60"/></StgValue>
</operation>

<operation id="3094" st_id="85" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2560 %add52_59 = dadd i64 %tmp_280, i64 %bitcast_ln27_60

]]></Node>
<StgValue><ssdm name="add52_59"/></StgValue>
</operation>

<operation id="3095" st_id="85" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2582 %llike_load_62 = load i12 %llike_addr_62

]]></Node>
<StgValue><ssdm name="llike_load_62"/></StgValue>
</operation>

<operation id="3096" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2583 %zext_ln26_122 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_122"/></StgValue>
</operation>

<operation id="3097" st_id="85" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2584 %lshr_ln26_122 = lshr i128 %llike_load_62, i128 %zext_ln26_122

]]></Node>
<StgValue><ssdm name="lshr_ln26_122"/></StgValue>
</operation>

<operation id="3098" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2585 %trunc_ln26_122 = trunc i128 %lshr_ln26_122

]]></Node>
<StgValue><ssdm name="trunc_ln26_122"/></StgValue>
</operation>

<operation id="3099" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2586 %bitcast_ln26_122 = bitcast i64 %trunc_ln26_122

]]></Node>
<StgValue><ssdm name="bitcast_ln26_122"/></StgValue>
</operation>

<operation id="3100" st_id="85" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2587 %llike_1_load_62 = load i12 %llike_1_addr_62

]]></Node>
<StgValue><ssdm name="llike_1_load_62"/></StgValue>
</operation>

<operation id="3101" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2588 %zext_ln26_123 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_123"/></StgValue>
</operation>

<operation id="3102" st_id="85" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2589 %lshr_ln26_123 = lshr i128 %llike_1_load_62, i128 %zext_ln26_123

]]></Node>
<StgValue><ssdm name="lshr_ln26_123"/></StgValue>
</operation>

<operation id="3103" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2590 %trunc_ln26_123 = trunc i128 %lshr_ln26_123

]]></Node>
<StgValue><ssdm name="trunc_ln26_123"/></StgValue>
</operation>

<operation id="3104" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2591 %bitcast_ln26_123 = bitcast i64 %trunc_ln26_123

]]></Node>
<StgValue><ssdm name="bitcast_ln26_123"/></StgValue>
</operation>

<operation id="3105" st_id="85" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:2592 %tmp_285 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_122, i64 %bitcast_ln26_123, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="3106" st_id="85" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2617 %llike_load_63 = load i12 %llike_addr_63

]]></Node>
<StgValue><ssdm name="llike_load_63"/></StgValue>
</operation>

<operation id="3107" st_id="85" stage="2" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2622 %llike_1_load_63 = load i12 %llike_1_addr_63

]]></Node>
<StgValue><ssdm name="llike_1_load_63"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="3108" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2215 %bitcast_ln29_100 = bitcast i64 %p_50

]]></Node>
<StgValue><ssdm name="bitcast_ln29_100"/></StgValue>
</operation>

<operation id="3109" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2216 %tmp_232 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_100, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="3110" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2217 %trunc_ln29_100 = trunc i64 %bitcast_ln29_100

]]></Node>
<StgValue><ssdm name="trunc_ln29_100"/></StgValue>
</operation>

<operation id="3111" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2218 %bitcast_ln29_101 = bitcast i64 %min_p_100

]]></Node>
<StgValue><ssdm name="bitcast_ln29_101"/></StgValue>
</operation>

<operation id="3112" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2219 %tmp_233 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_101, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="3113" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2220 %trunc_ln29_101 = trunc i64 %bitcast_ln29_101

]]></Node>
<StgValue><ssdm name="trunc_ln29_101"/></StgValue>
</operation>

<operation id="3114" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2221 %icmp_ln29_200 = icmp_ne  i11 %tmp_232, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_200"/></StgValue>
</operation>

<operation id="3115" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2222 %icmp_ln29_201 = icmp_eq  i52 %trunc_ln29_100, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_201"/></StgValue>
</operation>

<operation id="3116" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2223 %or_ln29_100 = or i1 %icmp_ln29_201, i1 %icmp_ln29_200

]]></Node>
<StgValue><ssdm name="or_ln29_100"/></StgValue>
</operation>

<operation id="3117" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2224 %icmp_ln29_202 = icmp_ne  i11 %tmp_233, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_202"/></StgValue>
</operation>

<operation id="3118" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2225 %icmp_ln29_203 = icmp_eq  i52 %trunc_ln29_101, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_203"/></StgValue>
</operation>

<operation id="3119" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2226 %or_ln29_101 = or i1 %icmp_ln29_203, i1 %icmp_ln29_202

]]></Node>
<StgValue><ssdm name="or_ln29_101"/></StgValue>
</operation>

<operation id="3120" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2227 %and_ln29_100 = and i1 %or_ln29_100, i1 %or_ln29_101

]]></Node>
<StgValue><ssdm name="and_ln29_100"/></StgValue>
</operation>

<operation id="3121" st_id="86" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2228 %tmp_234 = fcmp_olt  i64 %p_50, i64 %min_p_100

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="3122" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2229 %and_ln29_101 = and i1 %and_ln29_100, i1 %tmp_234

]]></Node>
<StgValue><ssdm name="and_ln29_101"/></StgValue>
</operation>

<operation id="3123" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2230 %min_p_102 = select i1 %and_ln29_101, i64 %p_50, i64 %min_p_100

]]></Node>
<StgValue><ssdm name="min_p_102"/></StgValue>
</operation>

<operation id="3124" st_id="86" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2263 %tmp_239 = fcmp_olt  i64 %p_51, i64 %min_p_102

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="3125" st_id="86" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2282 %p_52 = dadd i64 %add52_51, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_52"/></StgValue>
</operation>

<operation id="3126" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2283 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_52, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="3127" st_id="86" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2317 %p_53 = dadd i64 %add52_52, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_53"/></StgValue>
</operation>

<operation id="3128" st_id="86" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2352 %p_54 = dadd i64 %add52_53, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_54"/></StgValue>
</operation>

<operation id="3129" st_id="86" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2387 %p_55 = dadd i64 %add52_54, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_55"/></StgValue>
</operation>

<operation id="3130" st_id="86" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2422 %p_56 = dadd i64 %add52_55, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_56"/></StgValue>
</operation>

<operation id="3131" st_id="86" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2455 %add52_56 = dadd i64 %tmp_265, i64 %bitcast_ln27_57

]]></Node>
<StgValue><ssdm name="add52_56"/></StgValue>
</operation>

<operation id="3132" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2456 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_56, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="3133" st_id="86" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2490 %add52_57 = dadd i64 %tmp_270, i64 %bitcast_ln27_58

]]></Node>
<StgValue><ssdm name="add52_57"/></StgValue>
</operation>

<operation id="3134" st_id="86" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2525 %add52_58 = dadd i64 %tmp_275, i64 %bitcast_ln27_59

]]></Node>
<StgValue><ssdm name="add52_58"/></StgValue>
</operation>

<operation id="3135" st_id="86" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2560 %add52_59 = dadd i64 %tmp_280, i64 %bitcast_ln27_60

]]></Node>
<StgValue><ssdm name="add52_59"/></StgValue>
</operation>

<operation id="3136" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2594 %bitcast_ln27_61 = bitcast i64 %tmp_286

]]></Node>
<StgValue><ssdm name="bitcast_ln27_61"/></StgValue>
</operation>

<operation id="3137" st_id="86" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2595 %add52_60 = dadd i64 %tmp_285, i64 %bitcast_ln27_61

]]></Node>
<StgValue><ssdm name="add52_60"/></StgValue>
</operation>

<operation id="3138" st_id="86" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2617 %llike_load_63 = load i12 %llike_addr_63

]]></Node>
<StgValue><ssdm name="llike_load_63"/></StgValue>
</operation>

<operation id="3139" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2618 %zext_ln26_124 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_124"/></StgValue>
</operation>

<operation id="3140" st_id="86" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2619 %lshr_ln26_124 = lshr i128 %llike_load_63, i128 %zext_ln26_124

]]></Node>
<StgValue><ssdm name="lshr_ln26_124"/></StgValue>
</operation>

<operation id="3141" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2620 %trunc_ln26_124 = trunc i128 %lshr_ln26_124

]]></Node>
<StgValue><ssdm name="trunc_ln26_124"/></StgValue>
</operation>

<operation id="3142" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2621 %bitcast_ln26_124 = bitcast i64 %trunc_ln26_124

]]></Node>
<StgValue><ssdm name="bitcast_ln26_124"/></StgValue>
</operation>

<operation id="3143" st_id="86" stage="1" lat="2">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="128" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:2622 %llike_1_load_63 = load i12 %llike_1_addr_63

]]></Node>
<StgValue><ssdm name="llike_1_load_63"/></StgValue>
</operation>

<operation id="3144" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2623 %zext_ln26_125 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln26_125"/></StgValue>
</operation>

<operation id="3145" st_id="86" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2624 %lshr_ln26_125 = lshr i128 %llike_1_load_63, i128 %zext_ln26_125

]]></Node>
<StgValue><ssdm name="lshr_ln26_125"/></StgValue>
</operation>

<operation id="3146" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2625 %trunc_ln26_125 = trunc i128 %lshr_ln26_125

]]></Node>
<StgValue><ssdm name="trunc_ln26_125"/></StgValue>
</operation>

<operation id="3147" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2626 %bitcast_ln26_125 = bitcast i64 %trunc_ln26_125

]]></Node>
<StgValue><ssdm name="bitcast_ln26_125"/></StgValue>
</operation>

<operation id="3148" st_id="86" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.body40.253:2627 %tmp_290 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln26_124, i64 %bitcast_ln26_125, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="3149" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2250 %bitcast_ln29_102 = bitcast i64 %p_51

]]></Node>
<StgValue><ssdm name="bitcast_ln29_102"/></StgValue>
</operation>

<operation id="3150" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2251 %tmp_237 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_102, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="3151" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2252 %trunc_ln29_102 = trunc i64 %bitcast_ln29_102

]]></Node>
<StgValue><ssdm name="trunc_ln29_102"/></StgValue>
</operation>

<operation id="3152" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2253 %bitcast_ln29_103 = bitcast i64 %min_p_102

]]></Node>
<StgValue><ssdm name="bitcast_ln29_103"/></StgValue>
</operation>

<operation id="3153" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2254 %tmp_238 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_103, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="3154" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2255 %trunc_ln29_103 = trunc i64 %bitcast_ln29_103

]]></Node>
<StgValue><ssdm name="trunc_ln29_103"/></StgValue>
</operation>

<operation id="3155" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2256 %icmp_ln29_204 = icmp_ne  i11 %tmp_237, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_204"/></StgValue>
</operation>

<operation id="3156" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2257 %icmp_ln29_205 = icmp_eq  i52 %trunc_ln29_102, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_205"/></StgValue>
</operation>

<operation id="3157" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2258 %or_ln29_102 = or i1 %icmp_ln29_205, i1 %icmp_ln29_204

]]></Node>
<StgValue><ssdm name="or_ln29_102"/></StgValue>
</operation>

<operation id="3158" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2259 %icmp_ln29_206 = icmp_ne  i11 %tmp_238, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_206"/></StgValue>
</operation>

<operation id="3159" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2260 %icmp_ln29_207 = icmp_eq  i52 %trunc_ln29_103, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_207"/></StgValue>
</operation>

<operation id="3160" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2261 %or_ln29_103 = or i1 %icmp_ln29_207, i1 %icmp_ln29_206

]]></Node>
<StgValue><ssdm name="or_ln29_103"/></StgValue>
</operation>

<operation id="3161" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2262 %and_ln29_102 = and i1 %or_ln29_102, i1 %or_ln29_103

]]></Node>
<StgValue><ssdm name="and_ln29_102"/></StgValue>
</operation>

<operation id="3162" st_id="87" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2263 %tmp_239 = fcmp_olt  i64 %p_51, i64 %min_p_102

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="3163" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2264 %and_ln29_103 = and i1 %and_ln29_102, i1 %tmp_239

]]></Node>
<StgValue><ssdm name="and_ln29_103"/></StgValue>
</operation>

<operation id="3164" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2265 %min_p_104 = select i1 %and_ln29_103, i64 %p_51, i64 %min_p_102

]]></Node>
<StgValue><ssdm name="min_p_104"/></StgValue>
</operation>

<operation id="3165" st_id="87" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2298 %tmp_244 = fcmp_olt  i64 %p_52, i64 %min_p_104

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="3166" st_id="87" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2317 %p_53 = dadd i64 %add52_52, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_53"/></StgValue>
</operation>

<operation id="3167" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2318 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_53, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="3168" st_id="87" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2352 %p_54 = dadd i64 %add52_53, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_54"/></StgValue>
</operation>

<operation id="3169" st_id="87" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2387 %p_55 = dadd i64 %add52_54, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_55"/></StgValue>
</operation>

<operation id="3170" st_id="87" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2422 %p_56 = dadd i64 %add52_55, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_56"/></StgValue>
</operation>

<operation id="3171" st_id="87" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2457 %p_57 = dadd i64 %add52_56, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_57"/></StgValue>
</operation>

<operation id="3172" st_id="87" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2490 %add52_57 = dadd i64 %tmp_270, i64 %bitcast_ln27_58

]]></Node>
<StgValue><ssdm name="add52_57"/></StgValue>
</operation>

<operation id="3173" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2491 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_57, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="3174" st_id="87" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2525 %add52_58 = dadd i64 %tmp_275, i64 %bitcast_ln27_59

]]></Node>
<StgValue><ssdm name="add52_58"/></StgValue>
</operation>

<operation id="3175" st_id="87" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2560 %add52_59 = dadd i64 %tmp_280, i64 %bitcast_ln27_60

]]></Node>
<StgValue><ssdm name="add52_59"/></StgValue>
</operation>

<operation id="3176" st_id="87" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2595 %add52_60 = dadd i64 %tmp_285, i64 %bitcast_ln27_61

]]></Node>
<StgValue><ssdm name="add52_60"/></StgValue>
</operation>

<operation id="3177" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2629 %bitcast_ln27_62 = bitcast i64 %tmp_291

]]></Node>
<StgValue><ssdm name="bitcast_ln27_62"/></StgValue>
</operation>

<operation id="3178" st_id="87" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2630 %add52_61 = dadd i64 %tmp_290, i64 %bitcast_ln27_62

]]></Node>
<StgValue><ssdm name="add52_61"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="3179" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2285 %bitcast_ln29_104 = bitcast i64 %p_52

]]></Node>
<StgValue><ssdm name="bitcast_ln29_104"/></StgValue>
</operation>

<operation id="3180" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2286 %tmp_242 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_104, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="3181" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2287 %trunc_ln29_104 = trunc i64 %bitcast_ln29_104

]]></Node>
<StgValue><ssdm name="trunc_ln29_104"/></StgValue>
</operation>

<operation id="3182" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2288 %bitcast_ln29_105 = bitcast i64 %min_p_104

]]></Node>
<StgValue><ssdm name="bitcast_ln29_105"/></StgValue>
</operation>

<operation id="3183" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2289 %tmp_243 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_105, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="3184" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2290 %trunc_ln29_105 = trunc i64 %bitcast_ln29_105

]]></Node>
<StgValue><ssdm name="trunc_ln29_105"/></StgValue>
</operation>

<operation id="3185" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2291 %icmp_ln29_208 = icmp_ne  i11 %tmp_242, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_208"/></StgValue>
</operation>

<operation id="3186" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2292 %icmp_ln29_209 = icmp_eq  i52 %trunc_ln29_104, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_209"/></StgValue>
</operation>

<operation id="3187" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2293 %or_ln29_104 = or i1 %icmp_ln29_209, i1 %icmp_ln29_208

]]></Node>
<StgValue><ssdm name="or_ln29_104"/></StgValue>
</operation>

<operation id="3188" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2294 %icmp_ln29_210 = icmp_ne  i11 %tmp_243, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_210"/></StgValue>
</operation>

<operation id="3189" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2295 %icmp_ln29_211 = icmp_eq  i52 %trunc_ln29_105, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_211"/></StgValue>
</operation>

<operation id="3190" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2296 %or_ln29_105 = or i1 %icmp_ln29_211, i1 %icmp_ln29_210

]]></Node>
<StgValue><ssdm name="or_ln29_105"/></StgValue>
</operation>

<operation id="3191" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2297 %and_ln29_104 = and i1 %or_ln29_104, i1 %or_ln29_105

]]></Node>
<StgValue><ssdm name="and_ln29_104"/></StgValue>
</operation>

<operation id="3192" st_id="88" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2298 %tmp_244 = fcmp_olt  i64 %p_52, i64 %min_p_104

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="3193" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2299 %and_ln29_105 = and i1 %and_ln29_104, i1 %tmp_244

]]></Node>
<StgValue><ssdm name="and_ln29_105"/></StgValue>
</operation>

<operation id="3194" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2300 %min_p_106 = select i1 %and_ln29_105, i64 %p_52, i64 %min_p_104

]]></Node>
<StgValue><ssdm name="min_p_106"/></StgValue>
</operation>

<operation id="3195" st_id="88" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2333 %tmp_249 = fcmp_olt  i64 %p_53, i64 %min_p_106

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="3196" st_id="88" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2352 %p_54 = dadd i64 %add52_53, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_54"/></StgValue>
</operation>

<operation id="3197" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2353 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_54, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="3198" st_id="88" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2387 %p_55 = dadd i64 %add52_54, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_55"/></StgValue>
</operation>

<operation id="3199" st_id="88" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2422 %p_56 = dadd i64 %add52_55, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_56"/></StgValue>
</operation>

<operation id="3200" st_id="88" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2457 %p_57 = dadd i64 %add52_56, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_57"/></StgValue>
</operation>

<operation id="3201" st_id="88" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2492 %p_58 = dadd i64 %add52_57, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_58"/></StgValue>
</operation>

<operation id="3202" st_id="88" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2525 %add52_58 = dadd i64 %tmp_275, i64 %bitcast_ln27_59

]]></Node>
<StgValue><ssdm name="add52_58"/></StgValue>
</operation>

<operation id="3203" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2526 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_58, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="3204" st_id="88" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2560 %add52_59 = dadd i64 %tmp_280, i64 %bitcast_ln27_60

]]></Node>
<StgValue><ssdm name="add52_59"/></StgValue>
</operation>

<operation id="3205" st_id="88" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2595 %add52_60 = dadd i64 %tmp_285, i64 %bitcast_ln27_61

]]></Node>
<StgValue><ssdm name="add52_60"/></StgValue>
</operation>

<operation id="3206" st_id="88" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2630 %add52_61 = dadd i64 %tmp_290, i64 %bitcast_ln27_62

]]></Node>
<StgValue><ssdm name="add52_61"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="3207" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2320 %bitcast_ln29_106 = bitcast i64 %p_53

]]></Node>
<StgValue><ssdm name="bitcast_ln29_106"/></StgValue>
</operation>

<operation id="3208" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2321 %tmp_247 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_106, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="3209" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2322 %trunc_ln29_106 = trunc i64 %bitcast_ln29_106

]]></Node>
<StgValue><ssdm name="trunc_ln29_106"/></StgValue>
</operation>

<operation id="3210" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2323 %bitcast_ln29_107 = bitcast i64 %min_p_106

]]></Node>
<StgValue><ssdm name="bitcast_ln29_107"/></StgValue>
</operation>

<operation id="3211" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2324 %tmp_248 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_107, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="3212" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2325 %trunc_ln29_107 = trunc i64 %bitcast_ln29_107

]]></Node>
<StgValue><ssdm name="trunc_ln29_107"/></StgValue>
</operation>

<operation id="3213" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2326 %icmp_ln29_212 = icmp_ne  i11 %tmp_247, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_212"/></StgValue>
</operation>

<operation id="3214" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2327 %icmp_ln29_213 = icmp_eq  i52 %trunc_ln29_106, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_213"/></StgValue>
</operation>

<operation id="3215" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2328 %or_ln29_106 = or i1 %icmp_ln29_213, i1 %icmp_ln29_212

]]></Node>
<StgValue><ssdm name="or_ln29_106"/></StgValue>
</operation>

<operation id="3216" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2329 %icmp_ln29_214 = icmp_ne  i11 %tmp_248, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_214"/></StgValue>
</operation>

<operation id="3217" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2330 %icmp_ln29_215 = icmp_eq  i52 %trunc_ln29_107, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_215"/></StgValue>
</operation>

<operation id="3218" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2331 %or_ln29_107 = or i1 %icmp_ln29_215, i1 %icmp_ln29_214

]]></Node>
<StgValue><ssdm name="or_ln29_107"/></StgValue>
</operation>

<operation id="3219" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2332 %and_ln29_106 = and i1 %or_ln29_106, i1 %or_ln29_107

]]></Node>
<StgValue><ssdm name="and_ln29_106"/></StgValue>
</operation>

<operation id="3220" st_id="89" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2333 %tmp_249 = fcmp_olt  i64 %p_53, i64 %min_p_106

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="3221" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2334 %and_ln29_107 = and i1 %and_ln29_106, i1 %tmp_249

]]></Node>
<StgValue><ssdm name="and_ln29_107"/></StgValue>
</operation>

<operation id="3222" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2335 %min_p_108 = select i1 %and_ln29_107, i64 %p_53, i64 %min_p_106

]]></Node>
<StgValue><ssdm name="min_p_108"/></StgValue>
</operation>

<operation id="3223" st_id="89" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2368 %tmp_254 = fcmp_olt  i64 %p_54, i64 %min_p_108

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="3224" st_id="89" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2387 %p_55 = dadd i64 %add52_54, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_55"/></StgValue>
</operation>

<operation id="3225" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2388 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_55, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="3226" st_id="89" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2422 %p_56 = dadd i64 %add52_55, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_56"/></StgValue>
</operation>

<operation id="3227" st_id="89" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2457 %p_57 = dadd i64 %add52_56, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_57"/></StgValue>
</operation>

<operation id="3228" st_id="89" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2492 %p_58 = dadd i64 %add52_57, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_58"/></StgValue>
</operation>

<operation id="3229" st_id="89" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2527 %p_59 = dadd i64 %add52_58, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_59"/></StgValue>
</operation>

<operation id="3230" st_id="89" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2560 %add52_59 = dadd i64 %tmp_280, i64 %bitcast_ln27_60

]]></Node>
<StgValue><ssdm name="add52_59"/></StgValue>
</operation>

<operation id="3231" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2561 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_59, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="3232" st_id="89" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2595 %add52_60 = dadd i64 %tmp_285, i64 %bitcast_ln27_61

]]></Node>
<StgValue><ssdm name="add52_60"/></StgValue>
</operation>

<operation id="3233" st_id="89" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2630 %add52_61 = dadd i64 %tmp_290, i64 %bitcast_ln27_62

]]></Node>
<StgValue><ssdm name="add52_61"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="3234" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2355 %bitcast_ln29_108 = bitcast i64 %p_54

]]></Node>
<StgValue><ssdm name="bitcast_ln29_108"/></StgValue>
</operation>

<operation id="3235" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2356 %tmp_252 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_108, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="3236" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2357 %trunc_ln29_108 = trunc i64 %bitcast_ln29_108

]]></Node>
<StgValue><ssdm name="trunc_ln29_108"/></StgValue>
</operation>

<operation id="3237" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2358 %bitcast_ln29_109 = bitcast i64 %min_p_108

]]></Node>
<StgValue><ssdm name="bitcast_ln29_109"/></StgValue>
</operation>

<operation id="3238" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2359 %tmp_253 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_109, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="3239" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2360 %trunc_ln29_109 = trunc i64 %bitcast_ln29_109

]]></Node>
<StgValue><ssdm name="trunc_ln29_109"/></StgValue>
</operation>

<operation id="3240" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2361 %icmp_ln29_216 = icmp_ne  i11 %tmp_252, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_216"/></StgValue>
</operation>

<operation id="3241" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2362 %icmp_ln29_217 = icmp_eq  i52 %trunc_ln29_108, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_217"/></StgValue>
</operation>

<operation id="3242" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2363 %or_ln29_108 = or i1 %icmp_ln29_217, i1 %icmp_ln29_216

]]></Node>
<StgValue><ssdm name="or_ln29_108"/></StgValue>
</operation>

<operation id="3243" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2364 %icmp_ln29_218 = icmp_ne  i11 %tmp_253, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_218"/></StgValue>
</operation>

<operation id="3244" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2365 %icmp_ln29_219 = icmp_eq  i52 %trunc_ln29_109, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_219"/></StgValue>
</operation>

<operation id="3245" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2366 %or_ln29_109 = or i1 %icmp_ln29_219, i1 %icmp_ln29_218

]]></Node>
<StgValue><ssdm name="or_ln29_109"/></StgValue>
</operation>

<operation id="3246" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2367 %and_ln29_108 = and i1 %or_ln29_108, i1 %or_ln29_109

]]></Node>
<StgValue><ssdm name="and_ln29_108"/></StgValue>
</operation>

<operation id="3247" st_id="90" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2368 %tmp_254 = fcmp_olt  i64 %p_54, i64 %min_p_108

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="3248" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2369 %and_ln29_109 = and i1 %and_ln29_108, i1 %tmp_254

]]></Node>
<StgValue><ssdm name="and_ln29_109"/></StgValue>
</operation>

<operation id="3249" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2370 %min_p_110 = select i1 %and_ln29_109, i64 %p_54, i64 %min_p_108

]]></Node>
<StgValue><ssdm name="min_p_110"/></StgValue>
</operation>

<operation id="3250" st_id="90" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2403 %tmp_259 = fcmp_olt  i64 %p_55, i64 %min_p_110

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="3251" st_id="90" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2422 %p_56 = dadd i64 %add52_55, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_56"/></StgValue>
</operation>

<operation id="3252" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2423 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_56, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="3253" st_id="90" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2457 %p_57 = dadd i64 %add52_56, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_57"/></StgValue>
</operation>

<operation id="3254" st_id="90" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2492 %p_58 = dadd i64 %add52_57, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_58"/></StgValue>
</operation>

<operation id="3255" st_id="90" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2527 %p_59 = dadd i64 %add52_58, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_59"/></StgValue>
</operation>

<operation id="3256" st_id="90" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2562 %p_60 = dadd i64 %add52_59, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_60"/></StgValue>
</operation>

<operation id="3257" st_id="90" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2595 %add52_60 = dadd i64 %tmp_285, i64 %bitcast_ln27_61

]]></Node>
<StgValue><ssdm name="add52_60"/></StgValue>
</operation>

<operation id="3258" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2596 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_60, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="3259" st_id="90" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2630 %add52_61 = dadd i64 %tmp_290, i64 %bitcast_ln27_62

]]></Node>
<StgValue><ssdm name="add52_61"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="3260" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2390 %bitcast_ln29_110 = bitcast i64 %p_55

]]></Node>
<StgValue><ssdm name="bitcast_ln29_110"/></StgValue>
</operation>

<operation id="3261" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2391 %tmp_257 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_110, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="3262" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2392 %trunc_ln29_110 = trunc i64 %bitcast_ln29_110

]]></Node>
<StgValue><ssdm name="trunc_ln29_110"/></StgValue>
</operation>

<operation id="3263" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2393 %bitcast_ln29_111 = bitcast i64 %min_p_110

]]></Node>
<StgValue><ssdm name="bitcast_ln29_111"/></StgValue>
</operation>

<operation id="3264" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2394 %tmp_258 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_111, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="3265" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2395 %trunc_ln29_111 = trunc i64 %bitcast_ln29_111

]]></Node>
<StgValue><ssdm name="trunc_ln29_111"/></StgValue>
</operation>

<operation id="3266" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2396 %icmp_ln29_220 = icmp_ne  i11 %tmp_257, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_220"/></StgValue>
</operation>

<operation id="3267" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2397 %icmp_ln29_221 = icmp_eq  i52 %trunc_ln29_110, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_221"/></StgValue>
</operation>

<operation id="3268" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2398 %or_ln29_110 = or i1 %icmp_ln29_221, i1 %icmp_ln29_220

]]></Node>
<StgValue><ssdm name="or_ln29_110"/></StgValue>
</operation>

<operation id="3269" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2399 %icmp_ln29_222 = icmp_ne  i11 %tmp_258, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_222"/></StgValue>
</operation>

<operation id="3270" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2400 %icmp_ln29_223 = icmp_eq  i52 %trunc_ln29_111, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_223"/></StgValue>
</operation>

<operation id="3271" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2401 %or_ln29_111 = or i1 %icmp_ln29_223, i1 %icmp_ln29_222

]]></Node>
<StgValue><ssdm name="or_ln29_111"/></StgValue>
</operation>

<operation id="3272" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2402 %and_ln29_110 = and i1 %or_ln29_110, i1 %or_ln29_111

]]></Node>
<StgValue><ssdm name="and_ln29_110"/></StgValue>
</operation>

<operation id="3273" st_id="91" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2403 %tmp_259 = fcmp_olt  i64 %p_55, i64 %min_p_110

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="3274" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2404 %and_ln29_111 = and i1 %and_ln29_110, i1 %tmp_259

]]></Node>
<StgValue><ssdm name="and_ln29_111"/></StgValue>
</operation>

<operation id="3275" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2405 %min_p_112 = select i1 %and_ln29_111, i64 %p_55, i64 %min_p_110

]]></Node>
<StgValue><ssdm name="min_p_112"/></StgValue>
</operation>

<operation id="3276" st_id="91" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2438 %tmp_264 = fcmp_olt  i64 %p_56, i64 %min_p_112

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="3277" st_id="91" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2457 %p_57 = dadd i64 %add52_56, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_57"/></StgValue>
</operation>

<operation id="3278" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2458 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_57, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="3279" st_id="91" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2492 %p_58 = dadd i64 %add52_57, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_58"/></StgValue>
</operation>

<operation id="3280" st_id="91" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2527 %p_59 = dadd i64 %add52_58, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_59"/></StgValue>
</operation>

<operation id="3281" st_id="91" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2562 %p_60 = dadd i64 %add52_59, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_60"/></StgValue>
</operation>

<operation id="3282" st_id="91" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2597 %p_61 = dadd i64 %add52_60, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_61"/></StgValue>
</operation>

<operation id="3283" st_id="91" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2630 %add52_61 = dadd i64 %tmp_290, i64 %bitcast_ln27_62

]]></Node>
<StgValue><ssdm name="add52_61"/></StgValue>
</operation>

<operation id="3284" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2631 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i64 %add52_61, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="3285" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2425 %bitcast_ln29_112 = bitcast i64 %p_56

]]></Node>
<StgValue><ssdm name="bitcast_ln29_112"/></StgValue>
</operation>

<operation id="3286" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2426 %tmp_262 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_112, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="3287" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2427 %trunc_ln29_112 = trunc i64 %bitcast_ln29_112

]]></Node>
<StgValue><ssdm name="trunc_ln29_112"/></StgValue>
</operation>

<operation id="3288" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2428 %bitcast_ln29_113 = bitcast i64 %min_p_112

]]></Node>
<StgValue><ssdm name="bitcast_ln29_113"/></StgValue>
</operation>

<operation id="3289" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2429 %tmp_263 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_113, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="3290" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2430 %trunc_ln29_113 = trunc i64 %bitcast_ln29_113

]]></Node>
<StgValue><ssdm name="trunc_ln29_113"/></StgValue>
</operation>

<operation id="3291" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2431 %icmp_ln29_224 = icmp_ne  i11 %tmp_262, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_224"/></StgValue>
</operation>

<operation id="3292" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2432 %icmp_ln29_225 = icmp_eq  i52 %trunc_ln29_112, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_225"/></StgValue>
</operation>

<operation id="3293" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2433 %or_ln29_112 = or i1 %icmp_ln29_225, i1 %icmp_ln29_224

]]></Node>
<StgValue><ssdm name="or_ln29_112"/></StgValue>
</operation>

<operation id="3294" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2434 %icmp_ln29_226 = icmp_ne  i11 %tmp_263, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_226"/></StgValue>
</operation>

<operation id="3295" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2435 %icmp_ln29_227 = icmp_eq  i52 %trunc_ln29_113, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_227"/></StgValue>
</operation>

<operation id="3296" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2436 %or_ln29_113 = or i1 %icmp_ln29_227, i1 %icmp_ln29_226

]]></Node>
<StgValue><ssdm name="or_ln29_113"/></StgValue>
</operation>

<operation id="3297" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2437 %and_ln29_112 = and i1 %or_ln29_112, i1 %or_ln29_113

]]></Node>
<StgValue><ssdm name="and_ln29_112"/></StgValue>
</operation>

<operation id="3298" st_id="92" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2438 %tmp_264 = fcmp_olt  i64 %p_56, i64 %min_p_112

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="3299" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2439 %and_ln29_113 = and i1 %and_ln29_112, i1 %tmp_264

]]></Node>
<StgValue><ssdm name="and_ln29_113"/></StgValue>
</operation>

<operation id="3300" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2440 %min_p_114 = select i1 %and_ln29_113, i64 %p_56, i64 %min_p_112

]]></Node>
<StgValue><ssdm name="min_p_114"/></StgValue>
</operation>

<operation id="3301" st_id="92" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2473 %tmp_269 = fcmp_olt  i64 %p_57, i64 %min_p_114

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="3302" st_id="92" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2492 %p_58 = dadd i64 %add52_57, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_58"/></StgValue>
</operation>

<operation id="3303" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2493 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_58, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="3304" st_id="92" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2527 %p_59 = dadd i64 %add52_58, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_59"/></StgValue>
</operation>

<operation id="3305" st_id="92" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2562 %p_60 = dadd i64 %add52_59, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_60"/></StgValue>
</operation>

<operation id="3306" st_id="92" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2597 %p_61 = dadd i64 %add52_60, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_61"/></StgValue>
</operation>

<operation id="3307" st_id="92" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2632 %p_62 = dadd i64 %add52_61, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_62"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="3308" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2460 %bitcast_ln29_114 = bitcast i64 %p_57

]]></Node>
<StgValue><ssdm name="bitcast_ln29_114"/></StgValue>
</operation>

<operation id="3309" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2461 %tmp_267 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_114, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="3310" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2462 %trunc_ln29_114 = trunc i64 %bitcast_ln29_114

]]></Node>
<StgValue><ssdm name="trunc_ln29_114"/></StgValue>
</operation>

<operation id="3311" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2463 %bitcast_ln29_115 = bitcast i64 %min_p_114

]]></Node>
<StgValue><ssdm name="bitcast_ln29_115"/></StgValue>
</operation>

<operation id="3312" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2464 %tmp_268 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_115, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="3313" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2465 %trunc_ln29_115 = trunc i64 %bitcast_ln29_115

]]></Node>
<StgValue><ssdm name="trunc_ln29_115"/></StgValue>
</operation>

<operation id="3314" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2466 %icmp_ln29_228 = icmp_ne  i11 %tmp_267, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_228"/></StgValue>
</operation>

<operation id="3315" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2467 %icmp_ln29_229 = icmp_eq  i52 %trunc_ln29_114, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_229"/></StgValue>
</operation>

<operation id="3316" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2468 %or_ln29_114 = or i1 %icmp_ln29_229, i1 %icmp_ln29_228

]]></Node>
<StgValue><ssdm name="or_ln29_114"/></StgValue>
</operation>

<operation id="3317" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2469 %icmp_ln29_230 = icmp_ne  i11 %tmp_268, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_230"/></StgValue>
</operation>

<operation id="3318" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2470 %icmp_ln29_231 = icmp_eq  i52 %trunc_ln29_115, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_231"/></StgValue>
</operation>

<operation id="3319" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2471 %or_ln29_115 = or i1 %icmp_ln29_231, i1 %icmp_ln29_230

]]></Node>
<StgValue><ssdm name="or_ln29_115"/></StgValue>
</operation>

<operation id="3320" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2472 %and_ln29_114 = and i1 %or_ln29_114, i1 %or_ln29_115

]]></Node>
<StgValue><ssdm name="and_ln29_114"/></StgValue>
</operation>

<operation id="3321" st_id="93" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2473 %tmp_269 = fcmp_olt  i64 %p_57, i64 %min_p_114

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="3322" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2474 %and_ln29_115 = and i1 %and_ln29_114, i1 %tmp_269

]]></Node>
<StgValue><ssdm name="and_ln29_115"/></StgValue>
</operation>

<operation id="3323" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2475 %min_p_116 = select i1 %and_ln29_115, i64 %p_57, i64 %min_p_114

]]></Node>
<StgValue><ssdm name="min_p_116"/></StgValue>
</operation>

<operation id="3324" st_id="93" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2508 %tmp_274 = fcmp_olt  i64 %p_58, i64 %min_p_116

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="3325" st_id="93" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2527 %p_59 = dadd i64 %add52_58, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_59"/></StgValue>
</operation>

<operation id="3326" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2528 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_59, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="3327" st_id="93" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2562 %p_60 = dadd i64 %add52_59, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_60"/></StgValue>
</operation>

<operation id="3328" st_id="93" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2597 %p_61 = dadd i64 %add52_60, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_61"/></StgValue>
</operation>

<operation id="3329" st_id="93" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2632 %p_62 = dadd i64 %add52_61, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_62"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="3330" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2495 %bitcast_ln29_116 = bitcast i64 %p_58

]]></Node>
<StgValue><ssdm name="bitcast_ln29_116"/></StgValue>
</operation>

<operation id="3331" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2496 %tmp_272 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_116, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="3332" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2497 %trunc_ln29_116 = trunc i64 %bitcast_ln29_116

]]></Node>
<StgValue><ssdm name="trunc_ln29_116"/></StgValue>
</operation>

<operation id="3333" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2498 %bitcast_ln29_117 = bitcast i64 %min_p_116

]]></Node>
<StgValue><ssdm name="bitcast_ln29_117"/></StgValue>
</operation>

<operation id="3334" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2499 %tmp_273 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_117, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="3335" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2500 %trunc_ln29_117 = trunc i64 %bitcast_ln29_117

]]></Node>
<StgValue><ssdm name="trunc_ln29_117"/></StgValue>
</operation>

<operation id="3336" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2501 %icmp_ln29_232 = icmp_ne  i11 %tmp_272, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_232"/></StgValue>
</operation>

<operation id="3337" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2502 %icmp_ln29_233 = icmp_eq  i52 %trunc_ln29_116, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_233"/></StgValue>
</operation>

<operation id="3338" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2503 %or_ln29_116 = or i1 %icmp_ln29_233, i1 %icmp_ln29_232

]]></Node>
<StgValue><ssdm name="or_ln29_116"/></StgValue>
</operation>

<operation id="3339" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2504 %icmp_ln29_234 = icmp_ne  i11 %tmp_273, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_234"/></StgValue>
</operation>

<operation id="3340" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2505 %icmp_ln29_235 = icmp_eq  i52 %trunc_ln29_117, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_235"/></StgValue>
</operation>

<operation id="3341" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2506 %or_ln29_117 = or i1 %icmp_ln29_235, i1 %icmp_ln29_234

]]></Node>
<StgValue><ssdm name="or_ln29_117"/></StgValue>
</operation>

<operation id="3342" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2507 %and_ln29_116 = and i1 %or_ln29_116, i1 %or_ln29_117

]]></Node>
<StgValue><ssdm name="and_ln29_116"/></StgValue>
</operation>

<operation id="3343" st_id="94" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2508 %tmp_274 = fcmp_olt  i64 %p_58, i64 %min_p_116

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="3344" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2509 %and_ln29_117 = and i1 %and_ln29_116, i1 %tmp_274

]]></Node>
<StgValue><ssdm name="and_ln29_117"/></StgValue>
</operation>

<operation id="3345" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2510 %min_p_118 = select i1 %and_ln29_117, i64 %p_58, i64 %min_p_116

]]></Node>
<StgValue><ssdm name="min_p_118"/></StgValue>
</operation>

<operation id="3346" st_id="94" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2543 %tmp_279 = fcmp_olt  i64 %p_59, i64 %min_p_118

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="3347" st_id="94" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2562 %p_60 = dadd i64 %add52_59, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_60"/></StgValue>
</operation>

<operation id="3348" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2563 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_60, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="3349" st_id="94" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2597 %p_61 = dadd i64 %add52_60, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_61"/></StgValue>
</operation>

<operation id="3350" st_id="94" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2632 %p_62 = dadd i64 %add52_61, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_62"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="3351" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2530 %bitcast_ln29_118 = bitcast i64 %p_59

]]></Node>
<StgValue><ssdm name="bitcast_ln29_118"/></StgValue>
</operation>

<operation id="3352" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2531 %tmp_277 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_118, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="3353" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2532 %trunc_ln29_118 = trunc i64 %bitcast_ln29_118

]]></Node>
<StgValue><ssdm name="trunc_ln29_118"/></StgValue>
</operation>

<operation id="3354" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2533 %bitcast_ln29_119 = bitcast i64 %min_p_118

]]></Node>
<StgValue><ssdm name="bitcast_ln29_119"/></StgValue>
</operation>

<operation id="3355" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2534 %tmp_278 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_119, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="3356" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2535 %trunc_ln29_119 = trunc i64 %bitcast_ln29_119

]]></Node>
<StgValue><ssdm name="trunc_ln29_119"/></StgValue>
</operation>

<operation id="3357" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2536 %icmp_ln29_236 = icmp_ne  i11 %tmp_277, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_236"/></StgValue>
</operation>

<operation id="3358" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2537 %icmp_ln29_237 = icmp_eq  i52 %trunc_ln29_118, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_237"/></StgValue>
</operation>

<operation id="3359" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2538 %or_ln29_118 = or i1 %icmp_ln29_237, i1 %icmp_ln29_236

]]></Node>
<StgValue><ssdm name="or_ln29_118"/></StgValue>
</operation>

<operation id="3360" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2539 %icmp_ln29_238 = icmp_ne  i11 %tmp_278, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_238"/></StgValue>
</operation>

<operation id="3361" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2540 %icmp_ln29_239 = icmp_eq  i52 %trunc_ln29_119, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_239"/></StgValue>
</operation>

<operation id="3362" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2541 %or_ln29_119 = or i1 %icmp_ln29_239, i1 %icmp_ln29_238

]]></Node>
<StgValue><ssdm name="or_ln29_119"/></StgValue>
</operation>

<operation id="3363" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2542 %and_ln29_118 = and i1 %or_ln29_118, i1 %or_ln29_119

]]></Node>
<StgValue><ssdm name="and_ln29_118"/></StgValue>
</operation>

<operation id="3364" st_id="95" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2543 %tmp_279 = fcmp_olt  i64 %p_59, i64 %min_p_118

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="3365" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2544 %and_ln29_119 = and i1 %and_ln29_118, i1 %tmp_279

]]></Node>
<StgValue><ssdm name="and_ln29_119"/></StgValue>
</operation>

<operation id="3366" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2545 %min_p_120 = select i1 %and_ln29_119, i64 %p_59, i64 %min_p_118

]]></Node>
<StgValue><ssdm name="min_p_120"/></StgValue>
</operation>

<operation id="3367" st_id="95" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2578 %tmp_284 = fcmp_olt  i64 %p_60, i64 %min_p_120

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="3368" st_id="95" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2597 %p_61 = dadd i64 %add52_60, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_61"/></StgValue>
</operation>

<operation id="3369" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2598 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_61, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="3370" st_id="95" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2632 %p_62 = dadd i64 %add52_61, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_62"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="3371" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2565 %bitcast_ln29_120 = bitcast i64 %p_60

]]></Node>
<StgValue><ssdm name="bitcast_ln29_120"/></StgValue>
</operation>

<operation id="3372" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2566 %tmp_282 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_120, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="3373" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2567 %trunc_ln29_120 = trunc i64 %bitcast_ln29_120

]]></Node>
<StgValue><ssdm name="trunc_ln29_120"/></StgValue>
</operation>

<operation id="3374" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2568 %bitcast_ln29_121 = bitcast i64 %min_p_120

]]></Node>
<StgValue><ssdm name="bitcast_ln29_121"/></StgValue>
</operation>

<operation id="3375" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2569 %tmp_283 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_121, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="3376" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2570 %trunc_ln29_121 = trunc i64 %bitcast_ln29_121

]]></Node>
<StgValue><ssdm name="trunc_ln29_121"/></StgValue>
</operation>

<operation id="3377" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2571 %icmp_ln29_240 = icmp_ne  i11 %tmp_282, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_240"/></StgValue>
</operation>

<operation id="3378" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2572 %icmp_ln29_241 = icmp_eq  i52 %trunc_ln29_120, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_241"/></StgValue>
</operation>

<operation id="3379" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2573 %or_ln29_120 = or i1 %icmp_ln29_241, i1 %icmp_ln29_240

]]></Node>
<StgValue><ssdm name="or_ln29_120"/></StgValue>
</operation>

<operation id="3380" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2574 %icmp_ln29_242 = icmp_ne  i11 %tmp_283, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_242"/></StgValue>
</operation>

<operation id="3381" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2575 %icmp_ln29_243 = icmp_eq  i52 %trunc_ln29_121, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_243"/></StgValue>
</operation>

<operation id="3382" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2576 %or_ln29_121 = or i1 %icmp_ln29_243, i1 %icmp_ln29_242

]]></Node>
<StgValue><ssdm name="or_ln29_121"/></StgValue>
</operation>

<operation id="3383" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2577 %and_ln29_120 = and i1 %or_ln29_120, i1 %or_ln29_121

]]></Node>
<StgValue><ssdm name="and_ln29_120"/></StgValue>
</operation>

<operation id="3384" st_id="96" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2578 %tmp_284 = fcmp_olt  i64 %p_60, i64 %min_p_120

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="3385" st_id="96" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2579 %and_ln29_121 = and i1 %and_ln29_120, i1 %tmp_284

]]></Node>
<StgValue><ssdm name="and_ln29_121"/></StgValue>
</operation>

<operation id="3386" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2580 %min_p_122 = select i1 %and_ln29_121, i64 %p_60, i64 %min_p_120

]]></Node>
<StgValue><ssdm name="min_p_122"/></StgValue>
</operation>

<operation id="3387" st_id="96" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2613 %tmp_289 = fcmp_olt  i64 %p_61, i64 %min_p_122

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="3388" st_id="96" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2632 %p_62 = dadd i64 %add52_61, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_62"/></StgValue>
</operation>

<operation id="3389" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2633 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i64 %p_62, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="3390" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2600 %bitcast_ln29_122 = bitcast i64 %p_61

]]></Node>
<StgValue><ssdm name="bitcast_ln29_122"/></StgValue>
</operation>

<operation id="3391" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2601 %tmp_287 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_122, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="3392" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2602 %trunc_ln29_122 = trunc i64 %bitcast_ln29_122

]]></Node>
<StgValue><ssdm name="trunc_ln29_122"/></StgValue>
</operation>

<operation id="3393" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2603 %bitcast_ln29_123 = bitcast i64 %min_p_122

]]></Node>
<StgValue><ssdm name="bitcast_ln29_123"/></StgValue>
</operation>

<operation id="3394" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2604 %tmp_288 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_123, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="3395" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2605 %trunc_ln29_123 = trunc i64 %bitcast_ln29_123

]]></Node>
<StgValue><ssdm name="trunc_ln29_123"/></StgValue>
</operation>

<operation id="3396" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2606 %icmp_ln29_244 = icmp_ne  i11 %tmp_287, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_244"/></StgValue>
</operation>

<operation id="3397" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2607 %icmp_ln29_245 = icmp_eq  i52 %trunc_ln29_122, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_245"/></StgValue>
</operation>

<operation id="3398" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2608 %or_ln29_122 = or i1 %icmp_ln29_245, i1 %icmp_ln29_244

]]></Node>
<StgValue><ssdm name="or_ln29_122"/></StgValue>
</operation>

<operation id="3399" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2609 %icmp_ln29_246 = icmp_ne  i11 %tmp_288, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_246"/></StgValue>
</operation>

<operation id="3400" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2610 %icmp_ln29_247 = icmp_eq  i52 %trunc_ln29_123, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_247"/></StgValue>
</operation>

<operation id="3401" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2611 %or_ln29_123 = or i1 %icmp_ln29_247, i1 %icmp_ln29_246

]]></Node>
<StgValue><ssdm name="or_ln29_123"/></StgValue>
</operation>

<operation id="3402" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2612 %and_ln29_122 = and i1 %or_ln29_122, i1 %or_ln29_123

]]></Node>
<StgValue><ssdm name="and_ln29_122"/></StgValue>
</operation>

<operation id="3403" st_id="97" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2613 %tmp_289 = fcmp_olt  i64 %p_61, i64 %min_p_122

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="3404" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2614 %and_ln29_123 = and i1 %and_ln29_122, i1 %tmp_289

]]></Node>
<StgValue><ssdm name="and_ln29_123"/></StgValue>
</operation>

<operation id="3405" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2615 %min_p_124 = select i1 %and_ln29_123, i64 %p_61, i64 %min_p_122

]]></Node>
<StgValue><ssdm name="min_p_124"/></StgValue>
</operation>

<operation id="3406" st_id="97" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2648 %tmp_294 = fcmp_olt  i64 %p_62, i64 %min_p_124

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="3407" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body40.253:287 %tmp_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_5, i6 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="3408" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2635 %bitcast_ln29_124 = bitcast i64 %p_62

]]></Node>
<StgValue><ssdm name="bitcast_ln29_124"/></StgValue>
</operation>

<operation id="3409" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2636 %tmp_292 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_124, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="3410" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2637 %trunc_ln29_124 = trunc i64 %bitcast_ln29_124

]]></Node>
<StgValue><ssdm name="trunc_ln29_124"/></StgValue>
</operation>

<operation id="3411" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2638 %bitcast_ln29_125 = bitcast i64 %min_p_124

]]></Node>
<StgValue><ssdm name="bitcast_ln29_125"/></StgValue>
</operation>

<operation id="3412" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2639 %tmp_293 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln29_125, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="3413" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="52" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2640 %trunc_ln29_125 = trunc i64 %bitcast_ln29_125

]]></Node>
<StgValue><ssdm name="trunc_ln29_125"/></StgValue>
</operation>

<operation id="3414" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2641 %icmp_ln29_248 = icmp_ne  i11 %tmp_292, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_248"/></StgValue>
</operation>

<operation id="3415" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2642 %icmp_ln29_249 = icmp_eq  i52 %trunc_ln29_124, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_249"/></StgValue>
</operation>

<operation id="3416" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2643 %or_ln29_124 = or i1 %icmp_ln29_249, i1 %icmp_ln29_248

]]></Node>
<StgValue><ssdm name="or_ln29_124"/></StgValue>
</operation>

<operation id="3417" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.body40.253:2644 %icmp_ln29_250 = icmp_ne  i11 %tmp_293, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln29_250"/></StgValue>
</operation>

<operation id="3418" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
fpga_resource_hint.for.body40.253:2645 %icmp_ln29_251 = icmp_eq  i52 %trunc_ln29_125, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_251"/></StgValue>
</operation>

<operation id="3419" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2646 %or_ln29_125 = or i1 %icmp_ln29_251, i1 %icmp_ln29_250

]]></Node>
<StgValue><ssdm name="or_ln29_125"/></StgValue>
</operation>

<operation id="3420" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2647 %and_ln29_124 = and i1 %or_ln29_124, i1 %or_ln29_125

]]></Node>
<StgValue><ssdm name="and_ln29_124"/></StgValue>
</operation>

<operation id="3421" st_id="98" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2648 %tmp_294 = fcmp_olt  i64 %p_62, i64 %min_p_124

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="3422" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.body40.253:2649 %and_ln29_125 = and i1 %and_ln29_124, i1 %tmp_294

]]></Node>
<StgValue><ssdm name="and_ln29_125"/></StgValue>
</operation>

<operation id="3423" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2650 %min_p_126 = select i1 %and_ln29_125, i64 %p_62, i64 %min_p_124

]]></Node>
<StgValue><ssdm name="min_p_126"/></StgValue>
</operation>

<operation id="3424" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2651 %bitcast_ln33 = bitcast i64 %min_p_126

]]></Node>
<StgValue><ssdm name="bitcast_ln33"/></StgValue>
</operation>

<operation id="3425" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:2652 %zext_ln33_1 = zext i7 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln33_1"/></StgValue>
</operation>

<operation id="3426" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="128" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:2653 %zext_ln33_2 = zext i64 %bitcast_ln33

]]></Node>
<StgValue><ssdm name="zext_ln33_2"/></StgValue>
</operation>

<operation id="3427" st_id="98" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body40.253:2654 %shl_ln33 = shl i128 %zext_ln33_2, i128 %zext_ln33_1

]]></Node>
<StgValue><ssdm name="shl_ln33"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="3428" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L_timestep_L_curr_state_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="3429" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8896, i64 8896, i64 8896

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="3430" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body40.253:8 %zext_ln6 = zext i7 %select_ln4

]]></Node>
<StgValue><ssdm name="zext_ln6"/></StgValue>
</operation>

<operation id="3431" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="6" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.body40.253:289 %trunc_ln33 = trunc i6 %empty_158

]]></Node>
<StgValue><ssdm name="trunc_ln33"/></StgValue>
</operation>

<operation id="3432" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body40.253:290 %tmp_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln33, i6 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="3433" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:291 %add_ln33 = add i12 %tmp_7, i12 %zext_ln6

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="3434" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.body40.253:292 %zext_ln33 = zext i12 %add_ln33

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="3435" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:293 %llike_addr_64 = getelementptr i128 %llike, i64 0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="llike_addr_64"/></StgValue>
</operation>

<operation id="3436" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="12" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body40.253:294 %llike_1_addr_64 = getelementptr i128 %llike_1, i64 0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="llike_1_addr_64"/></StgValue>
</operation>

<operation id="3437" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:297 %specpipeline_ln5 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_117

]]></Node>
<StgValue><ssdm name="specpipeline_ln5"/></StgValue>
</operation>

<operation id="3438" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:298 %specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_116

]]></Node>
<StgValue><ssdm name="specloopname_ln7"/></StgValue>
</operation>

<operation id="3439" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:299 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_123

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="3440" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:353 %rend30 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_123, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend30"/></StgValue>
</operation>

<operation id="3441" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:354 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_124

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="3442" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:376 %rend28 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_124, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend28"/></StgValue>
</operation>

<operation id="3443" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:393 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_132

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="3444" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:415 %rend192 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_132, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend192"/></StgValue>
</operation>

<operation id="3445" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:432 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="3446" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:454 %rend156 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend156"/></StgValue>
</operation>

<operation id="3447" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:471 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="3448" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:493 %rend178 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend178"/></StgValue>
</operation>

<operation id="3449" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:510 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="3450" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:532 %rend202 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend202"/></StgValue>
</operation>

<operation id="3451" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:549 %rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="3452" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:571 %rend224 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin8

]]></Node>
<StgValue><ssdm name="rend224"/></StgValue>
</operation>

<operation id="3453" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:588 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="3454" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:610 %rend246 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend246"/></StgValue>
</operation>

<operation id="3455" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:627 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="3456" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:649 %rend268 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend268"/></StgValue>
</operation>

<operation id="3457" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:666 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="3458" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:688 %rend274 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend274"/></StgValue>
</operation>

<operation id="3459" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:705 %rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52

]]></Node>
<StgValue><ssdm name="rbegin10"/></StgValue>
</operation>

<operation id="3460" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:727 %rend276 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin10

]]></Node>
<StgValue><ssdm name="rend276"/></StgValue>
</operation>

<operation id="3461" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:744 %rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_59

]]></Node>
<StgValue><ssdm name="rbegin11"/></StgValue>
</operation>

<operation id="3462" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:766 %rend278 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_59, i32 %rbegin11

]]></Node>
<StgValue><ssdm name="rend278"/></StgValue>
</operation>

<operation id="3463" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:783 %rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39

]]></Node>
<StgValue><ssdm name="rbegin12"/></StgValue>
</operation>

<operation id="3464" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:805 %rend158 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin12

]]></Node>
<StgValue><ssdm name="rend158"/></StgValue>
</operation>

<operation id="3465" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:822 %rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_61

]]></Node>
<StgValue><ssdm name="rbegin13"/></StgValue>
</operation>

<operation id="3466" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:844 %rend160 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_61, i32 %rbegin13

]]></Node>
<StgValue><ssdm name="rend160"/></StgValue>
</operation>

<operation id="3467" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:861 %rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48

]]></Node>
<StgValue><ssdm name="rbegin14"/></StgValue>
</operation>

<operation id="3468" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:883 %rend162 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin14

]]></Node>
<StgValue><ssdm name="rend162"/></StgValue>
</operation>

<operation id="3469" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:900 %rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13

]]></Node>
<StgValue><ssdm name="rbegin15"/></StgValue>
</operation>

<operation id="3470" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:922 %rend164 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin15

]]></Node>
<StgValue><ssdm name="rend164"/></StgValue>
</operation>

<operation id="3471" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:939 %rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_65

]]></Node>
<StgValue><ssdm name="rbegin16"/></StgValue>
</operation>

<operation id="3472" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:957 %rend166 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_65, i32 %rbegin16

]]></Node>
<StgValue><ssdm name="rend166"/></StgValue>
</operation>

<operation id="3473" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:974 %rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44

]]></Node>
<StgValue><ssdm name="rbegin17"/></StgValue>
</operation>

<operation id="3474" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:992 %rend168 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin17

]]></Node>
<StgValue><ssdm name="rend168"/></StgValue>
</operation>

<operation id="3475" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1009 %rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43

]]></Node>
<StgValue><ssdm name="rbegin18"/></StgValue>
</operation>

<operation id="3476" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1027 %rend170 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin18

]]></Node>
<StgValue><ssdm name="rend170"/></StgValue>
</operation>

<operation id="3477" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1044 %rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32

]]></Node>
<StgValue><ssdm name="rbegin19"/></StgValue>
</operation>

<operation id="3478" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1062 %rend172 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin19

]]></Node>
<StgValue><ssdm name="rend172"/></StgValue>
</operation>

<operation id="3479" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1079 %rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41

]]></Node>
<StgValue><ssdm name="rbegin20"/></StgValue>
</operation>

<operation id="3480" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1097 %rend174 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin20

]]></Node>
<StgValue><ssdm name="rend174"/></StgValue>
</operation>

<operation id="3481" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1114 %rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33

]]></Node>
<StgValue><ssdm name="rbegin21"/></StgValue>
</operation>

<operation id="3482" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1132 %rend176 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin21

]]></Node>
<StgValue><ssdm name="rend176"/></StgValue>
</operation>

<operation id="3483" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1149 %rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40

]]></Node>
<StgValue><ssdm name="rbegin22"/></StgValue>
</operation>

<operation id="3484" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1167 %rend180 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin22

]]></Node>
<StgValue><ssdm name="rend180"/></StgValue>
</operation>

<operation id="3485" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1184 %rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22

]]></Node>
<StgValue><ssdm name="rbegin23"/></StgValue>
</operation>

<operation id="3486" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1202 %rend182 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin23

]]></Node>
<StgValue><ssdm name="rend182"/></StgValue>
</operation>

<operation id="3487" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1219 %rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7

]]></Node>
<StgValue><ssdm name="rbegin24"/></StgValue>
</operation>

<operation id="3488" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1237 %rend184 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin24

]]></Node>
<StgValue><ssdm name="rend184"/></StgValue>
</operation>

<operation id="3489" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1254 %rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56

]]></Node>
<StgValue><ssdm name="rbegin25"/></StgValue>
</operation>

<operation id="3490" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1272 %rend186 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin25

]]></Node>
<StgValue><ssdm name="rend186"/></StgValue>
</operation>

<operation id="3491" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1289 %rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36

]]></Node>
<StgValue><ssdm name="rbegin26"/></StgValue>
</operation>

<operation id="3492" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1307 %rend188 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin26

]]></Node>
<StgValue><ssdm name="rend188"/></StgValue>
</operation>

<operation id="3493" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1324 %rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35

]]></Node>
<StgValue><ssdm name="rbegin27"/></StgValue>
</operation>

<operation id="3494" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1342 %rend190 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin27

]]></Node>
<StgValue><ssdm name="rend190"/></StgValue>
</operation>

<operation id="3495" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1359 %rbegin28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34

]]></Node>
<StgValue><ssdm name="rbegin28"/></StgValue>
</operation>

<operation id="3496" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1377 %rend194 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin28

]]></Node>
<StgValue><ssdm name="rend194"/></StgValue>
</operation>

<operation id="3497" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1394 %rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49

]]></Node>
<StgValue><ssdm name="rbegin29"/></StgValue>
</operation>

<operation id="3498" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1412 %rend196 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin29

]]></Node>
<StgValue><ssdm name="rend196"/></StgValue>
</operation>

<operation id="3499" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1429 %rbegin30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0

]]></Node>
<StgValue><ssdm name="rbegin30"/></StgValue>
</operation>

<operation id="3500" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1447 %rend198 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin30

]]></Node>
<StgValue><ssdm name="rend198"/></StgValue>
</operation>

<operation id="3501" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1464 %rbegin31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38

]]></Node>
<StgValue><ssdm name="rbegin31"/></StgValue>
</operation>

<operation id="3502" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1482 %rend200 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin31

]]></Node>
<StgValue><ssdm name="rend200"/></StgValue>
</operation>

<operation id="3503" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1499 %rbegin32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_107

]]></Node>
<StgValue><ssdm name="rbegin32"/></StgValue>
</operation>

<operation id="3504" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1519 %rend204 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_107, i32 %rbegin32

]]></Node>
<StgValue><ssdm name="rend204"/></StgValue>
</operation>

<operation id="3505" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1536 %rbegin33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26

]]></Node>
<StgValue><ssdm name="rbegin33"/></StgValue>
</operation>

<operation id="3506" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1556 %rend206 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin33

]]></Node>
<StgValue><ssdm name="rend206"/></StgValue>
</operation>

<operation id="3507" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1573 %rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25

]]></Node>
<StgValue><ssdm name="rbegin34"/></StgValue>
</operation>

<operation id="3508" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1593 %rend208 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin34

]]></Node>
<StgValue><ssdm name="rend208"/></StgValue>
</operation>

<operation id="3509" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1610 %rbegin35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28

]]></Node>
<StgValue><ssdm name="rbegin35"/></StgValue>
</operation>

<operation id="3510" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1630 %rend210 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin35

]]></Node>
<StgValue><ssdm name="rend210"/></StgValue>
</operation>

<operation id="3511" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1647 %rbegin36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19

]]></Node>
<StgValue><ssdm name="rbegin36"/></StgValue>
</operation>

<operation id="3512" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1667 %rend212 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin36

]]></Node>
<StgValue><ssdm name="rend212"/></StgValue>
</operation>

<operation id="3513" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1684 %rbegin37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31

]]></Node>
<StgValue><ssdm name="rbegin37"/></StgValue>
</operation>

<operation id="3514" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1704 %rend214 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin37

]]></Node>
<StgValue><ssdm name="rend214"/></StgValue>
</operation>

<operation id="3515" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1721 %rbegin38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30

]]></Node>
<StgValue><ssdm name="rbegin38"/></StgValue>
</operation>

<operation id="3516" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1741 %rend216 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin38

]]></Node>
<StgValue><ssdm name="rend216"/></StgValue>
</operation>

<operation id="3517" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1758 %rbegin39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27

]]></Node>
<StgValue><ssdm name="rbegin39"/></StgValue>
</operation>

<operation id="3518" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1778 %rend218 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin39

]]></Node>
<StgValue><ssdm name="rend218"/></StgValue>
</operation>

<operation id="3519" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1795 %rbegin40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23

]]></Node>
<StgValue><ssdm name="rbegin40"/></StgValue>
</operation>

<operation id="3520" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1815 %rend220 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin40

]]></Node>
<StgValue><ssdm name="rend220"/></StgValue>
</operation>

<operation id="3521" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1832 %rbegin41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin41"/></StgValue>
</operation>

<operation id="3522" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1852 %rend222 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin41

]]></Node>
<StgValue><ssdm name="rend222"/></StgValue>
</operation>

<operation id="3523" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1869 %rbegin42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16

]]></Node>
<StgValue><ssdm name="rbegin42"/></StgValue>
</operation>

<operation id="3524" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1889 %rend226 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin42

]]></Node>
<StgValue><ssdm name="rend226"/></StgValue>
</operation>

<operation id="3525" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1906 %rbegin43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5

]]></Node>
<StgValue><ssdm name="rbegin43"/></StgValue>
</operation>

<operation id="3526" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1926 %rend228 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin43

]]></Node>
<StgValue><ssdm name="rend228"/></StgValue>
</operation>

<operation id="3527" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1943 %rbegin44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24

]]></Node>
<StgValue><ssdm name="rbegin44"/></StgValue>
</operation>

<operation id="3528" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:1963 %rend230 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin44

]]></Node>
<StgValue><ssdm name="rend230"/></StgValue>
</operation>

<operation id="3529" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:1980 %rbegin45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47

]]></Node>
<StgValue><ssdm name="rbegin45"/></StgValue>
</operation>

<operation id="3530" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2000 %rend232 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin45

]]></Node>
<StgValue><ssdm name="rend232"/></StgValue>
</operation>

<operation id="3531" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:2017 %rbegin46 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15

]]></Node>
<StgValue><ssdm name="rbegin46"/></StgValue>
</operation>

<operation id="3532" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2037 %rend234 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin46

]]></Node>
<StgValue><ssdm name="rend234"/></StgValue>
</operation>

<operation id="3533" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:2054 %rbegin47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20

]]></Node>
<StgValue><ssdm name="rbegin47"/></StgValue>
</operation>

<operation id="3534" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2074 %rend236 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin47

]]></Node>
<StgValue><ssdm name="rend236"/></StgValue>
</operation>

<operation id="3535" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:2091 %rbegin48 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42

]]></Node>
<StgValue><ssdm name="rbegin48"/></StgValue>
</operation>

<operation id="3536" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2109 %rend238 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin48

]]></Node>
<StgValue><ssdm name="rend238"/></StgValue>
</operation>

<operation id="3537" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:2126 %rbegin49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11

]]></Node>
<StgValue><ssdm name="rbegin49"/></StgValue>
</operation>

<operation id="3538" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2144 %rend240 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin49

]]></Node>
<StgValue><ssdm name="rend240"/></StgValue>
</operation>

<operation id="3539" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:2161 %rbegin50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10

]]></Node>
<StgValue><ssdm name="rbegin50"/></StgValue>
</operation>

<operation id="3540" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2179 %rend242 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin50

]]></Node>
<StgValue><ssdm name="rend242"/></StgValue>
</operation>

<operation id="3541" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:2196 %rbegin51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin51"/></StgValue>
</operation>

<operation id="3542" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2214 %rend244 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin51

]]></Node>
<StgValue><ssdm name="rend244"/></StgValue>
</operation>

<operation id="3543" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:2231 %rbegin52 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8

]]></Node>
<StgValue><ssdm name="rbegin52"/></StgValue>
</operation>

<operation id="3544" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2249 %rend248 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin52

]]></Node>
<StgValue><ssdm name="rend248"/></StgValue>
</operation>

<operation id="3545" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:2266 %rbegin53 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin53"/></StgValue>
</operation>

<operation id="3546" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2284 %rend250 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin53

]]></Node>
<StgValue><ssdm name="rend250"/></StgValue>
</operation>

<operation id="3547" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:2301 %rbegin54 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin54"/></StgValue>
</operation>

<operation id="3548" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2319 %rend252 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin54

]]></Node>
<StgValue><ssdm name="rend252"/></StgValue>
</operation>

<operation id="3549" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:2336 %rbegin55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4

]]></Node>
<StgValue><ssdm name="rbegin55"/></StgValue>
</operation>

<operation id="3550" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2354 %rend254 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin55

]]></Node>
<StgValue><ssdm name="rend254"/></StgValue>
</operation>

<operation id="3551" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:2371 %rbegin56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_37

]]></Node>
<StgValue><ssdm name="rbegin56"/></StgValue>
</operation>

<operation id="3552" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2389 %rend256 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_37, i32 %rbegin56

]]></Node>
<StgValue><ssdm name="rend256"/></StgValue>
</operation>

<operation id="3553" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:2406 %rbegin57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14

]]></Node>
<StgValue><ssdm name="rbegin57"/></StgValue>
</operation>

<operation id="3554" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2424 %rend258 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin57

]]></Node>
<StgValue><ssdm name="rend258"/></StgValue>
</operation>

<operation id="3555" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:2441 %rbegin58 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21

]]></Node>
<StgValue><ssdm name="rbegin58"/></StgValue>
</operation>

<operation id="3556" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2459 %rend260 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin58

]]></Node>
<StgValue><ssdm name="rend260"/></StgValue>
</operation>

<operation id="3557" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:2476 %rbegin59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46

]]></Node>
<StgValue><ssdm name="rbegin59"/></StgValue>
</operation>

<operation id="3558" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2494 %rend262 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin59

]]></Node>
<StgValue><ssdm name="rend262"/></StgValue>
</operation>

<operation id="3559" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:2511 %rbegin60 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3

]]></Node>
<StgValue><ssdm name="rbegin60"/></StgValue>
</operation>

<operation id="3560" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2529 %rend264 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin60

]]></Node>
<StgValue><ssdm name="rend264"/></StgValue>
</operation>

<operation id="3561" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:2546 %rbegin61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2

]]></Node>
<StgValue><ssdm name="rbegin61"/></StgValue>
</operation>

<operation id="3562" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2564 %rend266 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin61

]]></Node>
<StgValue><ssdm name="rend266"/></StgValue>
</operation>

<operation id="3563" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:2581 %rbegin62 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_100

]]></Node>
<StgValue><ssdm name="rbegin62"/></StgValue>
</operation>

<operation id="3564" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2599 %rend270 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_100, i32 %rbegin62

]]></Node>
<StgValue><ssdm name="rend270"/></StgValue>
</operation>

<operation id="3565" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body40.253:2616 %rbegin63 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_82

]]></Node>
<StgValue><ssdm name="rbegin63"/></StgValue>
</operation>

<operation id="3566" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body40.253:2634 %rend272 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_82, i32 %rbegin63

]]></Node>
<StgValue><ssdm name="rend272"/></StgValue>
</operation>

<operation id="3567" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
arrayidx696.case.0:0 %specbramwithbyteenable_ln33 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %llike

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln33"/></StgValue>
</operation>

<operation id="3568" st_id="99" stage="1" lat="1">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="128" op_3_bw="16" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0">
<![CDATA[
arrayidx696.case.0:4 %store_ln33 = store void @_ssdm_op_Write.bram.i128, i12 %llike_addr_64, i128 %shl_ln33, i16 %shl_ln33_2

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="3569" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="0" op_0_bw="0">
<![CDATA[
arrayidx696.case.0:5 %br_ln33 = br void %arrayidx696.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="3570" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
arrayidx696.case.1:0 %specbramwithbyteenable_ln33 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %llike_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln33"/></StgValue>
</operation>

<operation id="3571" st_id="99" stage="1" lat="1">
<core>RAM_1WnR_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="128" op_3_bw="16" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0">
<![CDATA[
arrayidx696.case.1:4 %store_ln33 = store void @_ssdm_op_Write.bram.i128, i12 %llike_1_addr_64, i128 %shl_ln33, i16 %shl_ln33_1

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="3572" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="0" op_0_bw="0">
<![CDATA[
arrayidx696.case.1:5 %br_ln33 = br void %arrayidx696.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
