#include <cstdint>
#include <stdexcept>
#include <unordered_map>

#include "SADFunctions.h"
#include "Common.h"

#if defined(MVTOOLS_X86)

#include <immintrin.h>

// AVX-512 (x86-64-v4 / zen4) SAD + SATD. Only the block sizes where 512-bit beats the AVX2 (EVEX-256)
// kernel are registered (see bench_degrain/sad_avx512_bench.cpp, satd_avx512_bench.cpp):
//   SAD  8-bit : width >= 64 (width-32 was parity, the 2-row stitch doesn't beat AVX2's 2 accumulators)
//   SAD  16-bit: width >= 16 (width-16 stitches 2 rows per zmm; needs even height, so 16x1 stays AVX2)
//   SATD 8-bit : width >= 32   SATD 16-bit: width >= 16
// Everything else falls back to the AVX2 / SSE2 path via selectSAD/SATDFunction.

// ===================== SAD =====================
template <unsigned W, unsigned H>
struct SADWrapperU8_AVX512 {
    static_assert(W >= 64 && W % 64 == 0, "");
    static unsigned int sad_u8_avx512(const uint8_t *pSrc, [[maybe_unused]] intptr_t nSrcPitch, const uint8_t *pRef, intptr_t nRefPitch) noexcept {
        __m512i s0 = _mm512_setzero_si512(), s1 = _mm512_setzero_si512();
        for (unsigned y = 0; y < H; y++) {
            s0 = _mm512_add_epi64(s0, _mm512_sad_epu8(_mm512_loadu_si512(pSrc), _mm512_loadu_si512(pRef)));
            for (unsigned x = 64; x < W; x += 64)
                s1 = _mm512_add_epi64(s1, _mm512_sad_epu8(_mm512_loadu_si512(pSrc + x), _mm512_loadu_si512(pRef + x)));
            pSrc += W;
            pRef += nRefPitch;
        }
        return (unsigned)_mm512_reduce_add_epi64(_mm512_add_epi64(s0, s1));
    }
};


template <unsigned W, unsigned H>
struct SADWrapperU16_AVX512 {
    static_assert(W >= 16, "");
    static unsigned int sad_u16_avx512(const uint8_t *pSrc8, intptr_t nSrcPitch, const uint8_t *pRef8, intptr_t nRefPitch) noexcept {
        const __m512i z = _mm512_setzero_si512();
        __m512i acc = z;
        if constexpr (W >= 32) {
            for (unsigned y = 0; y < H; y++) {
                const uint16_t *pSrc = (const uint16_t *)pSrc8, *pRef = (const uint16_t *)pRef8;
                for (unsigned x = 0; x < W; x += 32) {
                    __m512i a = _mm512_loadu_si512(pSrc + x), b = _mm512_loadu_si512(pRef + x);
                    __m512i d = _mm512_or_si512(_mm512_subs_epu16(a, b), _mm512_subs_epu16(b, a));
                    acc = _mm512_add_epi32(acc, _mm512_unpacklo_epi16(d, z));
                    acc = _mm512_add_epi32(acc, _mm512_unpackhi_epi16(d, z));
                }
                pSrc8 += nSrcPitch;
                pRef8 += nRefPitch;
            }
        } else { // W == 16: two rows per zmm (registered only for even heights)
            for (unsigned y = 0; y < H; y += 2) {
                __m512i a = _mm512_inserti64x4(_mm512_castsi256_si512(_mm256_loadu_si256((const __m256i *)(pSrc8))), _mm256_loadu_si256((const __m256i *)(pSrc8 + nSrcPitch)), 1);
                __m512i b = _mm512_inserti64x4(_mm512_castsi256_si512(_mm256_loadu_si256((const __m256i *)(pRef8))), _mm256_loadu_si256((const __m256i *)(pRef8 + nRefPitch)), 1);
                __m512i d = _mm512_or_si512(_mm512_subs_epu16(a, b), _mm512_subs_epu16(b, a));
                acc = _mm512_add_epi32(acc, _mm512_unpacklo_epi16(d, z));
                acc = _mm512_add_epi32(acc, _mm512_unpackhi_epi16(d, z));
                pSrc8 += 2 * nSrcPitch;
                pRef8 += 2 * nRefPitch;
            }
        }
        return (unsigned)_mm512_reduce_add_epi32(acc);
    }
};


// ===================== SATD (Hadamard) =====================
// 16x4 tile of 16-bit pixels = four 4x4 sub-blocks (one per zmm 128-lane); direct widening of the AVX2
// 8x4 core (the unpack-based 4x4 transpose is per-128-lane, so the ymm logic replicates to all 4 lanes).
static MVU_FORCE_INLINE __m512i satd_16x4_u16_z(const uint8_t *s, intptr_t sp, const uint8_t *r, intptr_t rp) noexcept {
    auto dr = [&](int y) {
        __m512i a = _mm512_cvtepu16_epi32(_mm256_loadu_si256((const __m256i *)(s + y * sp)));
        __m512i b = _mm512_cvtepu16_epi32(_mm256_loadu_si256((const __m256i *)(r + y * rp)));
        return _mm512_sub_epi32(a, b);
    };
    __m512i d0 = dr(0), d1 = dr(1), d2 = dr(2), d3 = dr(3);
    __m512i t0 = _mm512_add_epi32(d0, d1), t1 = _mm512_sub_epi32(d0, d1), t2 = _mm512_add_epi32(d2, d3), t3 = _mm512_sub_epi32(d2, d3);
    __m512i h0 = _mm512_add_epi32(t0, t2), h1 = _mm512_add_epi32(t1, t3), h2 = _mm512_sub_epi32(t0, t2), h3 = _mm512_sub_epi32(t1, t3);
    __m512i p0 = _mm512_unpacklo_epi32(h0, h1), p1 = _mm512_unpacklo_epi32(h2, h3);
    __m512i p2 = _mm512_unpackhi_epi32(h0, h1), p3 = _mm512_unpackhi_epi32(h2, h3);
    __m512i T0 = _mm512_unpacklo_epi64(p0, p1), T1 = _mm512_unpackhi_epi64(p0, p1), T2 = _mm512_unpacklo_epi64(p2, p3), T3 = _mm512_unpackhi_epi64(p2, p3);
    __m512i u0 = _mm512_add_epi32(T0, T1), u1 = _mm512_sub_epi32(T0, T1), u2 = _mm512_add_epi32(T2, T3), u3 = _mm512_sub_epi32(T2, T3);
    __m512i m0 = _mm512_max_epi32(_mm512_abs_epi32(u0), _mm512_abs_epi32(u2));
    __m512i m1 = _mm512_max_epi32(_mm512_abs_epi32(u1), _mm512_abs_epi32(u3));
    return _mm512_add_epi32(m0, m1); // already halved (amax); caller must NOT >>1
}
template <unsigned W, unsigned H>
static unsigned int satd_u16_avx512(const uint8_t *src, intptr_t sp, const uint8_t *ref, intptr_t rp) noexcept {
    static_assert(W % 16 == 0 && H % 4 == 0, "");
    const __m512i z = _mm512_setzero_si512();
    __m512i acc = z; // widen to int64 (large-block overflow), matches the AVX2 path
    for (unsigned y = 0; y < H; y += 4)
        for (unsigned x = 0; x < W; x += 16) {
            __m512i a = satd_16x4_u16_z(src + y * sp + (intptr_t)x * 2, sp, ref + y * rp + (intptr_t)x * 2, rp);
            acc = _mm512_add_epi64(acc, _mm512_add_epi64(_mm512_unpacklo_epi32(a, z), _mm512_unpackhi_epi32(a, z)));
        }
    uint64_t sum = _mm512_reduce_add_epi64(acc);
    return (unsigned)(sum > 0xFFFFFFFFu ? 0xFFFFFFFFu : sum);
}

// 32x4 tile of 8-bit = two 16x4 (cols 0-15 -> zmm lanes 0,1; cols 16-31 -> lanes 2,3). The x264
// maddubsw/hmul technique with the ymm hmul/swap/evenmask patterns broadcast to both 256-halves.
static MVU_FORCE_INLINE __m512i satd_32x4_u8_z(const uint8_t *s, intptr_t sp, const uint8_t *r, intptr_t rp) noexcept {
    const __m256i hmul256 = _mm256_setr_epi8(1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1, 1,-1,1,-1,1,-1,1,-1,1,-1,1,-1,1,-1,1,-1);
    const __m512i hmul = _mm512_broadcast_i64x4(hmul256);
    auto arrange = [&](const uint8_t *p) {
        __m256i m = _mm256_loadu_si256((const __m256i *)p);
        __m256i lo = _mm256_broadcastsi128_si256(_mm256_castsi256_si128(m));
        __m256i hi = _mm256_broadcastsi128_si256(_mm256_extracti128_si256(m, 1));
        return _mm512_inserti64x4(_mm512_castsi256_si512(lo), hi, 1);
    };
    auto row = [&](int y) { return _mm512_sub_epi16(_mm512_maddubs_epi16(arrange(s + y * sp), hmul), _mm512_maddubs_epi16(arrange(r + y * rp), hmul)); };
    __m512i R0 = row(0), R1 = row(1), R2 = row(2), R3 = row(3);
    __m512i t0 = _mm512_add_epi16(R0, R1), t1 = _mm512_sub_epi16(R0, R1), t2 = _mm512_add_epi16(R2, R3), t3 = _mm512_sub_epi16(R2, R3);
    __m512i V0 = _mm512_add_epi16(t0, t2), V1 = _mm512_add_epi16(t1, t3), V2 = _mm512_sub_epi16(t0, t2), V3 = _mm512_sub_epi16(t1, t3);
    const __m256i sw256 = _mm256_setr_epi8(2,3,0,1,6,7,4,5,10,11,8,9,14,15,12,13, 2,3,0,1,6,7,4,5,10,11,8,9,14,15,12,13);
    const __m512i sw = _mm512_broadcast_i64x4(sw256);
    auto pm = [&](__m512i v) { __m512i a = _mm512_abs_epi16(v); return _mm512_max_epi16(a, _mm512_shuffle_epi8(a, sw)); };
    __m512i m = _mm512_add_epi16(_mm512_add_epi16(pm(V0), pm(V1)), _mm512_add_epi16(pm(V2), pm(V3)));
    const __m256i ev256 = _mm256_setr_epi16(1,0,1,0,1,0,1,0, 1,0,1,0,1,0,1,0);
    const __m512i evenmask = _mm512_broadcast_i64x4(ev256);
    return _mm512_madd_epi16(m, evenmask); // 16 int32, already halved
}
template <unsigned W, unsigned H>
static unsigned int satd_u8_avx512(const uint8_t *src, intptr_t sp, const uint8_t *ref, intptr_t rp) noexcept {
    static_assert(W % 32 == 0 && H % 4 == 0, "");
    __m512i acc = _mm512_setzero_si512();
    for (unsigned y = 0; y < H; y += 4)
        for (unsigned x = 0; x < W; x += 32)
            acc = _mm512_add_epi32(acc, satd_32x4_u8_z(src + y * sp + x, sp, ref + y * rp + x, rp));
    uint64_t sum = (uint32_t)_mm512_reduce_add_epi32(acc);
    return (unsigned)(sum > 0xFFFFFFFFu ? 0xFFFFFFFFu : sum);
}

#define KEY(width, height, bits, opt) (unsigned)(width) << 24 | (height) << 16 | (bits) << 8 | (opt)

#define SAD_U8_AVX512(width, height)  { KEY(width, height, 8, 0), SADWrapperU8_AVX512<width, height>::sad_u8_avx512 },
#define SAD_U16_AVX512(width, height) { KEY(width, height, 16, 0), SADWrapperU16_AVX512<width, height>::sad_u16_avx512 },

static const std::unordered_map<uint32_t, SADFunction> sad_functions = {
    // 8-bit: width >= 64 only
    SAD_U8_AVX512(64, 16) SAD_U8_AVX512(64, 32) SAD_U8_AVX512(64, 64) SAD_U8_AVX512(64, 128)
    SAD_U8_AVX512(128, 32) SAD_U8_AVX512(128, 64) SAD_U8_AVX512(128, 128)
    // 16-bit: width >= 16 (16x1 excluded -- odd height, the 2-row stitch needs even height)
    SAD_U16_AVX512(16, 2) SAD_U16_AVX512(16, 4) SAD_U16_AVX512(16, 8) SAD_U16_AVX512(16, 16) SAD_U16_AVX512(16, 32)
    SAD_U16_AVX512(32, 8) SAD_U16_AVX512(32, 16) SAD_U16_AVX512(32, 32) SAD_U16_AVX512(32, 64)
    SAD_U16_AVX512(64, 16) SAD_U16_AVX512(64, 32) SAD_U16_AVX512(64, 64) SAD_U16_AVX512(64, 128)
    SAD_U16_AVX512(128, 32) SAD_U16_AVX512(128, 64) SAD_U16_AVX512(128, 128)
};

#define SATD_U8_AVX512(width, height)  { KEY(width, height, 8, 0), satd_u8_avx512<width, height> },
#define SATD_U16_AVX512(width, height) { KEY(width, height, 16, 0), satd_u16_avx512<width, height> },

static const std::unordered_map<uint32_t, SADFunction> satd_functions = {
    // 8-bit: width >= 32
    SATD_U8_AVX512(32, 16) SATD_U8_AVX512(32, 32) SATD_U8_AVX512(64, 32)
    SATD_U8_AVX512(64, 64) SATD_U8_AVX512(128, 64) SATD_U8_AVX512(128, 128)
    // 16-bit: width >= 16
    SATD_U16_AVX512(16, 8) SATD_U16_AVX512(16, 16) SATD_U16_AVX512(32, 16) SATD_U16_AVX512(32, 32)
    SATD_U16_AVX512(64, 32) SATD_U16_AVX512(64, 64) SATD_U16_AVX512(128, 64) SATD_U16_AVX512(128, 128)
};

SADFunction selectSADFunctionAVX512(unsigned width, unsigned height, unsigned bits) {
    try {
        return sad_functions.at(KEY(width, height, bits, 0));
    } catch (const std::out_of_range &) {
        return nullptr;
    }
}

SADFunction selectSATDFunctionAVX512(unsigned width, unsigned height, unsigned bits) {
    try {
        return satd_functions.at(KEY(width, height, bits, 0));
    } catch (const std::out_of_range &) {
        return nullptr;
    }
}

#endif // MVTOOLS_X86
