Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Nov  9 03:50:49 2019
| Host         : DESKTOP-GPB4UIK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file array_adderr_timing_summary_routed.rpt -pb array_adderr_timing_summary_routed.pb -rpx array_adderr_timing_summary_routed.rpx -warn_on_violation
| Design       : array_adderr
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.426        0.000                      0                    5        0.228        0.000                      0                    5        4.500        0.000                       0                     8  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.426        0.000                      0                    5        0.228        0.000                      0                    5        4.500        0.000                       0                     8  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.426ns  (required time - arrival time)
  Source:                 G1[1].G2.ELM/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G1[2].G2.ELM/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.718ns (45.752%)  route 0.851ns (54.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.636     5.157    G1[1].G2.ELM/CLK
    SLICE_X0Y10          FDRE                                         r  G1[1].G2.ELM/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.419     5.576 r  G1[1].G2.ELM/count_reg[1]/Q
                         net (fo=2, routed)           0.851     6.428    G1[2].G2.ELM/Q[0]
    SLICE_X0Y10          LUT3 (Prop_lut3_I0_O)        0.299     6.727 r  G1[2].G2.ELM/count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.727    G1[2].G2.ELM/count[0]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  G1[2].G2.ELM/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.517    14.858    G1[2].G2.ELM/CLK
    SLICE_X0Y10          FDRE                                         r  G1[2].G2.ELM/count_reg[0]/C
                         clock pessimism              0.299    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X0Y10          FDRE (Setup_fdre_C_D)        0.031    15.153    G1[2].G2.ELM/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -6.727    
  -------------------------------------------------------------------
                         slack                                  8.426    

Slack (MET) :             8.442ns  (required time - arrival time)
  Source:                 G1[1].G2.ELM/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G1[2].G2.ELM/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.746ns (46.703%)  route 0.851ns (53.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.636     5.157    G1[1].G2.ELM/CLK
    SLICE_X0Y10          FDRE                                         r  G1[1].G2.ELM/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.419     5.576 r  G1[1].G2.ELM/count_reg[1]/Q
                         net (fo=2, routed)           0.851     6.428    G1[2].G2.ELM/Q[0]
    SLICE_X0Y10          LUT3 (Prop_lut3_I0_O)        0.327     6.755 r  G1[2].G2.ELM/count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.755    G1[2].G2.ELM/count[1]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  G1[2].G2.ELM/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.517    14.858    G1[2].G2.ELM/CLK
    SLICE_X0Y10          FDRE                                         r  G1[2].G2.ELM/count_reg[1]/C
                         clock pessimism              0.299    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X0Y10          FDRE (Setup_fdre_C_D)        0.075    15.197    G1[2].G2.ELM/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -6.755    
  -------------------------------------------------------------------
                         slack                                  8.442    

Slack (MET) :             8.966ns  (required time - arrival time)
  Source:                 G1[0].G11.ELM/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G1[1].G2.ELM/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.580ns (57.899%)  route 0.422ns (42.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.637     5.158    G1[0].G11.ELM/CLK
    SLICE_X0Y8           FDRE                                         r  G1[0].G11.ELM/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  G1[0].G11.ELM/count_reg[1]/Q
                         net (fo=2, routed)           0.422     6.036    G1[1].G2.ELM/ci[0]
    SLICE_X0Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.160 r  G1[1].G2.ELM/count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.160    G1[1].G2.ELM/count[0]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  G1[1].G2.ELM/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.517    14.858    G1[1].G2.ELM/CLK
    SLICE_X0Y10          FDRE                                         r  G1[1].G2.ELM/count_reg[0]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y10          FDRE (Setup_fdre_C_D)        0.029    15.126    G1[1].G2.ELM/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -6.160    
  -------------------------------------------------------------------
                         slack                                  8.966    

Slack (MET) :             8.993ns  (required time - arrival time)
  Source:                 G1[2].G2.ELM/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G1[3].G3.ELM/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.715ns (71.307%)  route 0.288ns (28.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.636     5.157    G1[2].G2.ELM/CLK
    SLICE_X0Y10          FDRE                                         r  G1[2].G2.ELM/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.419     5.576 r  G1[2].G2.ELM/count_reg[1]/Q
                         net (fo=1, routed)           0.288     5.864    G1[3].G3.ELM/count_reg[0]_0[0]
    SLICE_X0Y10          LUT3 (Prop_lut3_I0_O)        0.296     6.160 r  G1[3].G3.ELM/count0/O
                         net (fo=1, routed)           0.000     6.160    G1[3].G3.ELM/count0_n_0
    SLICE_X0Y10          FDRE                                         r  G1[3].G3.ELM/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.517    14.858    G1[3].G3.ELM/CLK
    SLICE_X0Y10          FDRE                                         r  G1[3].G3.ELM/count_reg[0]/C
                         clock pessimism              0.299    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X0Y10          FDRE (Setup_fdre_C_D)        0.031    15.153    G1[3].G3.ELM/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -6.160    
  -------------------------------------------------------------------
                         slack                                  8.993    

Slack (MET) :             9.018ns  (required time - arrival time)
  Source:                 G1[0].G11.ELM/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G1[1].G2.ELM/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.574ns (57.645%)  route 0.422ns (42.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.637     5.158    G1[0].G11.ELM/CLK
    SLICE_X0Y8           FDRE                                         r  G1[0].G11.ELM/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  G1[0].G11.ELM/count_reg[1]/Q
                         net (fo=2, routed)           0.422     6.036    G1[1].G2.ELM/ci[0]
    SLICE_X0Y10          LUT3 (Prop_lut3_I0_O)        0.118     6.154 r  G1[1].G2.ELM/count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.154    G1[1].G2.ELM/count[1]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  G1[1].G2.ELM/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.517    14.858    G1[1].G2.ELM/CLK
    SLICE_X0Y10          FDRE                                         r  G1[1].G2.ELM/count_reg[1]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y10          FDRE (Setup_fdre_C_D)        0.075    15.172    G1[1].G2.ELM/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                          -6.154    
  -------------------------------------------------------------------
                         slack                                  9.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 G1[0].G11.ELM/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G1[1].G2.ELM/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.189ns (54.038%)  route 0.161ns (45.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.594     1.477    G1[0].G11.ELM/CLK
    SLICE_X0Y8           FDRE                                         r  G1[0].G11.ELM/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  G1[0].G11.ELM/count_reg[1]/Q
                         net (fo=2, routed)           0.161     1.779    G1[1].G2.ELM/ci[0]
    SLICE_X0Y10          LUT3 (Prop_lut3_I0_O)        0.048     1.827 r  G1[1].G2.ELM/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.827    G1[1].G2.ELM/count[1]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  G1[1].G2.ELM/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.864     1.991    G1[1].G2.ELM/CLK
    SLICE_X0Y10          FDRE                                         r  G1[1].G2.ELM/count_reg[1]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.107     1.599    G1[1].G2.ELM/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 G1[2].G2.ELM/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G1[3].G3.ELM/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.226ns (67.929%)  route 0.107ns (32.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.593     1.476    G1[2].G2.ELM/CLK
    SLICE_X0Y10          FDRE                                         r  G1[2].G2.ELM/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.128     1.604 r  G1[2].G2.ELM/count_reg[1]/Q
                         net (fo=1, routed)           0.107     1.711    G1[3].G3.ELM/count_reg[0]_0[0]
    SLICE_X0Y10          LUT3 (Prop_lut3_I0_O)        0.098     1.809 r  G1[3].G3.ELM/count0/O
                         net (fo=1, routed)           0.000     1.809    G1[3].G3.ELM/count0_n_0
    SLICE_X0Y10          FDRE                                         r  G1[3].G3.ELM/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.864     1.991    G1[3].G3.ELM/CLK
    SLICE_X0Y10          FDRE                                         r  G1[3].G3.ELM/count_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.092     1.568    G1[3].G3.ELM/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 G1[0].G11.ELM/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G1[1].G2.ELM/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.640%)  route 0.161ns (46.359%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.594     1.477    G1[0].G11.ELM/CLK
    SLICE_X0Y8           FDRE                                         r  G1[0].G11.ELM/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  G1[0].G11.ELM/count_reg[1]/Q
                         net (fo=2, routed)           0.161     1.779    G1[1].G2.ELM/ci[0]
    SLICE_X0Y10          LUT3 (Prop_lut3_I0_O)        0.045     1.824 r  G1[1].G2.ELM/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.824    G1[1].G2.ELM/count[0]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  G1[1].G2.ELM/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.864     1.991    G1[1].G2.ELM/CLK
    SLICE_X0Y10          FDRE                                         r  G1[1].G2.ELM/count_reg[0]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.091     1.583    G1[1].G2.ELM/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 G1[1].G2.ELM/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G1[2].G2.ELM/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.225ns (44.004%)  route 0.286ns (55.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.593     1.476    G1[1].G2.ELM/CLK
    SLICE_X0Y10          FDRE                                         r  G1[1].G2.ELM/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.128     1.604 r  G1[1].G2.ELM/count_reg[1]/Q
                         net (fo=2, routed)           0.286     1.890    G1[2].G2.ELM/Q[0]
    SLICE_X0Y10          LUT3 (Prop_lut3_I0_O)        0.097     1.987 r  G1[2].G2.ELM/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.987    G1[2].G2.ELM/count[1]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  G1[2].G2.ELM/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.864     1.991    G1[2].G2.ELM/CLK
    SLICE_X0Y10          FDRE                                         r  G1[2].G2.ELM/count_reg[1]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.107     1.583    G1[2].G2.ELM/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 G1[1].G2.ELM/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G1[2].G2.ELM/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.227ns (44.222%)  route 0.286ns (55.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.593     1.476    G1[1].G2.ELM/CLK
    SLICE_X0Y10          FDRE                                         r  G1[1].G2.ELM/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.128     1.604 r  G1[1].G2.ELM/count_reg[1]/Q
                         net (fo=2, routed)           0.286     1.890    G1[2].G2.ELM/Q[0]
    SLICE_X0Y10          LUT3 (Prop_lut3_I0_O)        0.099     1.989 r  G1[2].G2.ELM/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.989    G1[2].G2.ELM/count[0]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  G1[2].G2.ELM/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.864     1.991    G1[2].G2.ELM/CLK
    SLICE_X0Y10          FDRE                                         r  G1[2].G2.ELM/count_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.092     1.568    G1[2].G2.ELM/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.421    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ck }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  ck_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y8     G1[0].G11.ELM/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y8     G1[0].G2.ELM/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10    G1[1].G2.ELM/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10    G1[1].G2.ELM/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10    G1[2].G2.ELM/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10    G1[2].G2.ELM/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10    G1[3].G3.ELM/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     G1[0].G11.ELM/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     G1[0].G2.ELM/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    G1[1].G2.ELM/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    G1[1].G2.ELM/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    G1[2].G2.ELM/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    G1[2].G2.ELM/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    G1[3].G3.ELM/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     G1[0].G11.ELM/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     G1[0].G2.ELM/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    G1[1].G2.ELM/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     G1[0].G11.ELM/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     G1[0].G2.ELM/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     G1[0].G11.ELM/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     G1[0].G2.ELM/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    G1[1].G2.ELM/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    G1[1].G2.ELM/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    G1[1].G2.ELM/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    G1[1].G2.ELM/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    G1[2].G2.ELM/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    G1[2].G2.ELM/count_reg[0]/C



