Warning: Derate summary report is only shown for full_clock_expanded paths. (UITE-431)
****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-slack_lesser_than 0.0000
	-max_paths 10000
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
Design : ORCA_TOP
Version: O-2018.06
Date   : Fri May 26 16:22:30 2023
****************************************


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[30]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2021     1.2021
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_/CLK (DFFARX1_RVT)
                                                     0.1055                     0.0000     1.2021 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_/Q (DFFARX1_RVT)
                                                     0.1278   1.0000            0.6411 &   1.8432 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[30] (net)
                               2   2.7182 
  I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 (AO22X2_LVT)
                                            0.0143   0.1278   1.0000   0.0098   0.0098 &   1.8529 r
  I_SDRAM_TOP/I_SDRAM_IF/U13009/Y (AO22X2_LVT)       0.1384   1.0000            0.2033 &   2.0562 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[30] (net)
                               1  13.1996 
  sd_DQ_out[30] (out)                       0.0081   0.1384   1.0000   0.0056   0.0060 &   2.0622 r
  sd_DQ_out[30] (net)          1 
  data arrival time                                                                        2.0622

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6449     2.6949
  clock reconvergence pessimism                                                 0.0347     2.7296
  clock uncertainty                                                            -0.1000     2.6296
  output external delay                                                        -0.7500     1.8796
  data required time                                                                       1.8796
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8796
  data arrival time                                                                       -2.0622
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1826


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[3]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2077     1.2077
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/CLK (DFFARX1_RVT)
                                                     0.1145                     0.0000     1.2077 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/Q (DFFARX1_RVT)
                                                     0.1319   1.0000            0.6498 &   1.8575 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[3] (net)
                               2   2.9107 
  I_SDRAM_TOP/I_SDRAM_IF/U13036/A4 (AO22X2_LVT)
                                            0.0000   0.1319   1.0000   0.0000   0.0000 &   1.8576 r
  I_SDRAM_TOP/I_SDRAM_IF/U13036/Y (AO22X2_LVT)       0.1310   1.0000            0.2004 &   2.0580 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[3] (net)
                               1  12.3063 
  sd_DQ_out[3] (out)                        0.0000   0.1310   1.0000   0.0000   0.0003 &   2.0583 r
  sd_DQ_out[3] (net)           1 
  data arrival time                                                                        2.0583

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6449     2.6949
  clock reconvergence pessimism                                                 0.0347     2.7296
  clock uncertainty                                                            -0.1000     2.6296
  output external delay                                                        -0.7500     1.8796
  data required time                                                                       1.8796
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8796
  data arrival time                                                                       -2.0583
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1787


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[19]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2077     1.2077
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/CLK (DFFARX1_RVT)
                                                     0.1145                     0.0000     1.2077 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/Q (DFFARX1_RVT)
                                                     0.1162   1.0000            0.6386 &   1.8463 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[19] (net)
                               2   2.1751 
  I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 (AO22X2_LVT)
                                            0.0000   0.1162   1.0000   0.0000   0.0000 &   1.8463 r
  I_SDRAM_TOP/I_SDRAM_IF/U13020/Y (AO22X2_LVT)       0.1318   1.0000            0.1955 &   2.0419 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[19] (net)
                               1  12.4485 
  sd_DQ_out[19] (out)                       0.0063   0.1318   1.0000   0.0044   0.0047 &   2.0466 r
  sd_DQ_out[19] (net)          1 
  data arrival time                                                                        2.0466

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6449     2.6949
  clock reconvergence pessimism                                                 0.0347     2.7296
  clock uncertainty                                                            -0.1000     2.6296
  output external delay                                                        -0.7500     1.8796
  data required time                                                                       1.8796
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8796
  data arrival time                                                                       -2.0466
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1670


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[23]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.2077     1.2077
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_/CLK (DFFARX1_RVT)
                                                     0.1145                     0.0000     1.2077 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_/Q (DFFARX1_RVT)
                                                     0.1052   1.0000            0.6299 &   1.8376 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[23] (net)
                               2   1.6594 
  I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 (AO22X2_LVT)
                                            0.0000   0.1052   1.0000   0.0000   0.0000 &   1.8376 r
  I_SDRAM_TOP/I_SDRAM_IF/U13016/Y (AO22X2_LVT)       0.1317   1.0000            0.1906 &   2.0283 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[23] (net)
                               1  12.2832 
  sd_DQ_out[23] (out)                       0.0000   0.1317   1.0000   0.0000   0.0004 &   2.0286 r
  sd_DQ_out[23] (net)          1 
  data arrival time                                                                        2.0286

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.6449     2.6949
  clock reconvergence pessimism                                                 0.0347     2.7296
  clock uncertainty                                                            -0.1000     2.6296
  output external delay                                                        -0.7500     1.8796
  data required time                                                                       1.8796
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8796
  data arrival time                                                                       -2.0286
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1490


1
