

================================================================
== Vitis HLS Report for 'fp2mul503_mont_78'
================================================================
* Date:           Tue May 20 14:38:11 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |      942|     1440|  9.420 us|  14.400 us|  942|  1440|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                           |                                                |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                          Instance                         |                     Module                     |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_mp_mul_2_fu_82                                         |mp_mul_2                                        |      227|      325|  2.270 us|  3.250 us|  227|  325|                                              no|
        |grp_fp2mul503_mont_78_Pipeline_VITIS_LOOP_349_1_fu_97      |fp2mul503_mont_78_Pipeline_VITIS_LOOP_349_1     |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fp2mul503_mont_78_Pipeline_VITIS_LOOP_349_1146_fu_104  |fp2mul503_mont_78_Pipeline_VITIS_LOOP_349_1146  |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fp2mul503_mont_78_Pipeline_VITIS_LOOP_169_1_fu_113     |fp2mul503_mont_78_Pipeline_VITIS_LOOP_169_1     |       19|       19|  0.190 us|  0.190 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fp2mul503_mont_78_Pipeline_VITIS_LOOP_199_1_fu_121     |fp2mul503_mont_78_Pipeline_VITIS_LOOP_199_1     |       20|       20|  0.200 us|  0.200 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fp2mul503_mont_78_Pipeline_VITIS_LOOP_349_1147_fu_129  |fp2mul503_mont_78_Pipeline_VITIS_LOOP_349_1147  |       35|       35|  0.350 us|  0.350 us|   34|   34|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_rdc_mont_138_fu_135                                    |rdc_mont_138                                    |      190|      352|  1.900 us|  3.520 us|  190|  352|                                              no|
        |grp_mp_mul_152_fu_149                                      |mp_mul_152                                      |      212|      310|  2.120 us|  3.100 us|  212|  310|                                              no|
        |grp_fp2mul503_mont_78_Pipeline_VITIS_LOOP_169_1148_fu_156  |fp2mul503_mont_78_Pipeline_VITIS_LOOP_169_1148  |       19|       19|  0.190 us|  0.190 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     20|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   48|   12402|  16472|    -|
|Memory           |       10|    -|     128|     16|    0|
|Multiplexer      |        -|    -|       0|    565|    -|
|Register         |        -|    -|      32|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       10|   48|   12562|  17073|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|   21|      11|     32|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+------------------------------------------------+---------+----+------+------+-----+
    |                          Instance                         |                     Module                     | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+------+------+-----+
    |grp_fp2mul503_mont_78_Pipeline_VITIS_LOOP_169_1_fu_113     |fp2mul503_mont_78_Pipeline_VITIS_LOOP_169_1     |        0|   0|   213|   613|    0|
    |grp_fp2mul503_mont_78_Pipeline_VITIS_LOOP_169_1148_fu_156  |fp2mul503_mont_78_Pipeline_VITIS_LOOP_169_1148  |        0|   0|   213|   613|    0|
    |grp_fp2mul503_mont_78_Pipeline_VITIS_LOOP_199_1_fu_121     |fp2mul503_mont_78_Pipeline_VITIS_LOOP_199_1     |        0|   0|   504|   826|    0|
    |grp_fp2mul503_mont_78_Pipeline_VITIS_LOOP_349_1_fu_97      |fp2mul503_mont_78_Pipeline_VITIS_LOOP_349_1     |        0|   0|   206|   626|    0|
    |grp_fp2mul503_mont_78_Pipeline_VITIS_LOOP_349_1146_fu_104  |fp2mul503_mont_78_Pipeline_VITIS_LOOP_349_1146  |        0|   0|   206|   654|    0|
    |grp_fp2mul503_mont_78_Pipeline_VITIS_LOOP_349_1147_fu_129  |fp2mul503_mont_78_Pipeline_VITIS_LOOP_349_1147  |        0|   0|   208|   627|    0|
    |grp_mp_mul_152_fu_149                                      |mp_mul_152                                      |        0|  16|  3331|  3486|    0|
    |grp_mp_mul_2_fu_82                                         |mp_mul_2                                        |        0|  16|  3348|  3531|    0|
    |grp_rdc_mont_138_fu_135                                    |rdc_mont_138                                    |        0|  16|  4173|  5496|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+------+------+-----+
    |Total                                                      |                                                |        0|  48| 12402| 16472|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|                Module               | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |t1_U   |fp2mul503_mont_78_t1_RAM_AUTO_1R1W   |        0|  64|   8|    0|     8|   64|     1|          512|
    |t2_U   |fp2mul503_mont_78_t1_RAM_AUTO_1R1W   |        0|  64|   8|    0|     8|   64|     1|          512|
    |tt1_U  |fp2mul503_mont_78_tt1_RAM_AUTO_1R1W  |        4|   0|   0|    0|    16|   64|     1|         1024|
    |tt2_U  |fp2mul503_mont_78_tt1_RAM_AUTO_1R1W  |        4|   0|   0|    0|    16|   64|     1|         1024|
    |tt3_U  |fpsqr503_mont_1_temp_RAM_AUTO_1R1W   |        2|   0|   0|    0|    16|   64|     1|         1024|
    +-------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                                     |       10| 128|  16|    0|    64|  320|     5|         4096|
    +-------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln195_fu_162_p2               |         +|   0|  0|  14|           9|           7|
    |ap_block_state10_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |ap_block_state8_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  20|          12|          10|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |a_address0                          |  14|          3|    4|         12|
    |a_ce0                               |  14|          3|    1|          3|
    |a_ce1                               |   9|          2|    1|          2|
    |ap_NS_fsm                           |  65|         15|    1|         15|
    |c_ce0                               |   9|          2|    1|          2|
    |c_we0                               |   9|          2|    1|          2|
    |coeff_address0                      |  14|          3|    6|         18|
    |coeff_ce0                           |  14|          3|    1|          3|
    |coeff_ce1                           |   9|          2|    1|          2|
    |grp_mp_mul_2_fu_82_a_offset         |  14|          3|    1|          3|
    |grp_mp_mul_2_fu_82_b                |  14|          3|    9|         27|
    |grp_rdc_mont_138_fu_135_ma_q0       |  14|          3|   64|        192|
    |grp_rdc_mont_138_fu_135_mc_offset2  |  14|          3|    1|          3|
    |t1_address0                         |  14|          3|    3|          9|
    |t1_ce0                              |  14|          3|    1|          3|
    |t1_we0                              |   9|          2|    1|          2|
    |t2_address0                         |  14|          3|    3|          9|
    |t2_ce0                              |  14|          3|    1|          3|
    |t2_we0                              |   9|          2|    1|          2|
    |tt1_address0                        |  25|          5|    4|         20|
    |tt1_ce0                             |  25|          5|    1|          5|
    |tt1_ce1                             |   9|          2|    1|          2|
    |tt1_d0                              |  14|          3|   64|        192|
    |tt1_we0                             |  14|          3|    1|          3|
    |tt2_address0                        |  37|          7|    4|         28|
    |tt2_ce0                             |  37|          7|    1|          7|
    |tt2_ce1                             |   9|          2|    1|          2|
    |tt2_d0                              |  20|          4|   64|        256|
    |tt2_we0                             |  20|          4|    1|          4|
    |tt3_address0                        |  20|          4|    4|         16|
    |tt3_ce0                             |  20|          4|    1|          4|
    |tt3_d0                              |  14|          3|   64|        192|
    |tt3_we0                             |  14|          3|    1|          3|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 565|        119|  314|       1046|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                  | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln195_reg_185                                                       |   9|   0|    9|          0|
    |ap_CS_fsm                                                               |  14|   0|   14|          0|
    |grp_fp2mul503_mont_78_Pipeline_VITIS_LOOP_169_1148_fu_156_ap_start_reg  |   1|   0|    1|          0|
    |grp_fp2mul503_mont_78_Pipeline_VITIS_LOOP_169_1_fu_113_ap_start_reg     |   1|   0|    1|          0|
    |grp_fp2mul503_mont_78_Pipeline_VITIS_LOOP_199_1_fu_121_ap_start_reg     |   1|   0|    1|          0|
    |grp_fp2mul503_mont_78_Pipeline_VITIS_LOOP_349_1146_fu_104_ap_start_reg  |   1|   0|    1|          0|
    |grp_fp2mul503_mont_78_Pipeline_VITIS_LOOP_349_1147_fu_129_ap_start_reg  |   1|   0|    1|          0|
    |grp_fp2mul503_mont_78_Pipeline_VITIS_LOOP_349_1_fu_97_ap_start_reg      |   1|   0|    1|          0|
    |grp_mp_mul_152_fu_149_ap_start_reg                                      |   1|   0|    1|          0|
    |grp_mp_mul_2_fu_82_ap_start_reg                                         |   1|   0|    1|          0|
    |grp_rdc_mont_138_fu_135_ap_start_reg                                    |   1|   0|    1|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                   |  32|   0|   32|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------+-----+-----+------------+-------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  fp2mul503_mont.78|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  fp2mul503_mont.78|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  fp2mul503_mont.78|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  fp2mul503_mont.78|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  fp2mul503_mont.78|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  fp2mul503_mont.78|  return value|
|a_address0      |  out|    4|   ap_memory|                  a|         array|
|a_ce0           |  out|    1|   ap_memory|                  a|         array|
|a_q0            |   in|   64|   ap_memory|                  a|         array|
|a_address1      |  out|    4|   ap_memory|                  a|         array|
|a_ce1           |  out|    1|   ap_memory|                  a|         array|
|a_q1            |   in|   64|   ap_memory|                  a|         array|
|coeff_address0  |  out|    6|   ap_memory|              coeff|         array|
|coeff_ce0       |  out|    1|   ap_memory|              coeff|         array|
|coeff_q0        |   in|   64|   ap_memory|              coeff|         array|
|coeff_address1  |  out|    6|   ap_memory|              coeff|         array|
|coeff_ce1       |  out|    1|   ap_memory|              coeff|         array|
|coeff_q1        |   in|   64|   ap_memory|              coeff|         array|
|b_offset        |   in|    9|     ap_none|           b_offset|        scalar|
|c_address0      |  out|    7|   ap_memory|                  c|         array|
|c_ce0           |  out|    1|   ap_memory|                  c|         array|
|c_we0           |  out|    1|   ap_memory|                  c|         array|
|c_d0            |  out|   64|   ap_memory|                  c|         array|
|c_q0            |   in|   64|   ap_memory|                  c|         array|
|c_offset        |   in|   32|     ap_none|           c_offset|        scalar|
+----------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%b_offset_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %b_offset"   --->   Operation 15 'read' 'b_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%borrow_loc = alloca i32 1"   --->   Operation 16 'alloca' 'borrow_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.32ns)   --->   "%t1 = alloca i32 1" [src/fpx.c:189]   --->   Operation 17 'alloca' 't1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 18 [1/1] (2.32ns)   --->   "%t2 = alloca i32 1" [src/fpx.c:189]   --->   Operation 18 'alloca' 't2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%tt1 = alloca i32 1" [src/fpx.c:190]   --->   Operation 19 'alloca' 'tt1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%tt2 = alloca i32 1" [src/fpx.c:190]   --->   Operation 20 'alloca' 'tt2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%tt3 = alloca i32 1" [src/fpx.c:190]   --->   Operation 21 'alloca' 'tt3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln194 = call void @mp_mul.2, i64 %a, i1 0, i64 %coeff, i9 %b_offset_read, i64 %tt1" [src/fpx.c:194]   --->   Operation 22 'call' 'call_ln194' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 1.73>
ST_2 : Operation 23 [1/2] (1.73ns)   --->   "%call_ln194 = call void @mp_mul.2, i64 %a, i1 0, i64 %coeff, i9 %b_offset_read, i64 %tt1" [src/fpx.c:194]   --->   Operation 23 'call' 'call_ln194' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 24 [1/1] (1.82ns)   --->   "%add_ln195 = add i9 %b_offset_read, i9 64" [src/fpx.c:195]   --->   Operation 24 'add' 'add_ln195' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln195 = call void @mp_mul.2, i64 %a, i1 1, i64 %coeff, i9 %add_ln195, i64 %tt2" [src/fpx.c:195]   --->   Operation 25 'call' 'call_ln195' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 1.73>
ST_4 : Operation 26 [1/2] (1.73ns)   --->   "%call_ln195 = call void @mp_mul.2, i64 %a, i1 1, i64 %coeff, i9 %add_ln195, i64 %tt2" [src/fpx.c:195]   --->   Operation 26 'call' 'call_ln195' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 5.07>
ST_5 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fp2mul503_mont.78_Pipeline_VITIS_LOOP_349_1, i64 %a, i64 %t1"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 28 [2/2] (5.07ns)   --->   "%call_ln195 = call void @fp2mul503_mont.78_Pipeline_VITIS_LOOP_349_1146, i9 %b_offset_read, i64 %coeff, i9 %add_ln195, i64 %t2" [src/fpx.c:195]   --->   Operation 28 'call' 'call_ln195' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fp2mul503_mont.78_Pipeline_VITIS_LOOP_169_1, i64 %tt1, i64 %tt2, i64 %tt3, i1 %borrow_loc"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fp2mul503_mont.78_Pipeline_VITIS_LOOP_349_1, i64 %a, i64 %t1"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln195 = call void @fp2mul503_mont.78_Pipeline_VITIS_LOOP_349_1146, i9 %b_offset_read, i64 %coeff, i9 %add_ln195, i64 %t2" [src/fpx.c:195]   --->   Operation 31 'call' 'call_ln195' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fp2mul503_mont.78_Pipeline_VITIS_LOOP_169_1, i64 %tt1, i64 %tt2, i64 %tt3, i1 %borrow_loc"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.99>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%borrow_loc_load = load i1 %borrow_loc"   --->   Operation 33 'load' 'borrow_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [2/2] (0.99ns)   --->   "%call_ln0 = call void @fp2mul503_mont.78_Pipeline_VITIS_LOOP_199_1, i64 %tt3, i1 %borrow_loc_load, i64 %p503_1"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fp2mul503_mont.78_Pipeline_VITIS_LOOP_349_1147, i64 %tt1, i64 %tt2"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fp2mul503_mont.78_Pipeline_VITIS_LOOP_199_1, i64 %tt3, i1 %borrow_loc_load, i64 %p503_1"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fp2mul503_mont.78_Pipeline_VITIS_LOOP_349_1147, i64 %tt1, i64 %tt2"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%c_offset_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %c_offset"   --->   Operation 38 'read' 'c_offset_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [2/2] (3.25ns)   --->   "%call_ln202 = call void @rdc_mont.138, i64 %tt3, i64 %c, i32 %c_offset_read, i1 0, i64 %p503p1_1" [src/fpx.c:202]   --->   Operation 39 'call' 'call_ln202' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln204 = call void @mp_mul.152, i64 %t1, i64 %t2, i64 %tt2" [src/fpx.c:204]   --->   Operation 40 'call' 'call_ln204' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 1.73>
ST_10 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln202 = call void @rdc_mont.138, i64 %tt3, i64 %c, i32 %c_offset_read, i1 0, i64 %p503p1_1" [src/fpx.c:202]   --->   Operation 41 'call' 'call_ln202' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 42 [1/2] (1.73ns)   --->   "%call_ln204 = call void @mp_mul.152, i64 %t1, i64 %t2, i64 %tt2" [src/fpx.c:204]   --->   Operation 42 'call' 'call_ln204' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fp2mul503_mont.78_Pipeline_VITIS_LOOP_169_1148, i64 %tt2, i64 %tt1"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fp2mul503_mont.78_Pipeline_VITIS_LOOP_169_1148, i64 %tt2, i64 %tt1"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 45 [2/2] (3.25ns)   --->   "%call_ln206 = call void @rdc_mont.138, i64 %tt2, i64 %c, i32 %c_offset_read, i1 1, i64 %p503p1_1" [src/fpx.c:206]   --->   Operation 45 'call' 'call_ln206' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 46 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %coeff"   --->   Operation 46 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln206 = call void @rdc_mont.138, i64 %tt2, i64 %c, i32 %c_offset_read, i1 1, i64 %p503p1_1" [src/fpx.c:206]   --->   Operation 47 'call' 'call_ln206' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln207 = ret" [src/fpx.c:207]   --->   Operation 48 'ret' 'ret_ln207' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ coeff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ c_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p503_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p503p1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_offset_read              (read                  ) [ 001111100000000]
borrow_loc                 (alloca                ) [ 001111110000000]
t1                         (alloca                ) [ 001111111110000]
t2                         (alloca                ) [ 001111111110000]
tt1                        (alloca                ) [ 001111111111100]
tt2                        (alloca                ) [ 001111111111111]
tt3                        (alloca                ) [ 001111111110000]
call_ln194                 (call                  ) [ 000000000000000]
add_ln195                  (add                   ) [ 000011100000000]
call_ln195                 (call                  ) [ 000000000000000]
call_ln0                   (call                  ) [ 000000000000000]
call_ln195                 (call                  ) [ 000000000000000]
call_ln0                   (call                  ) [ 000000000000000]
borrow_loc_load            (load                  ) [ 000000001000000]
call_ln0                   (call                  ) [ 000000000000000]
call_ln0                   (call                  ) [ 000000000000000]
c_offset_read              (read                  ) [ 000000000011111]
call_ln202                 (call                  ) [ 000000000000000]
call_ln204                 (call                  ) [ 000000000000000]
call_ln0                   (call                  ) [ 000000000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 000000000000000]
call_ln206                 (call                  ) [ 000000000000000]
ret_ln207                  (ret                   ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="coeff">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="c_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p503_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p503p1_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503p1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mp_mul.2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fp2mul503_mont.78_Pipeline_VITIS_LOOP_349_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fp2mul503_mont.78_Pipeline_VITIS_LOOP_349_1146"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fp2mul503_mont.78_Pipeline_VITIS_LOOP_169_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fp2mul503_mont.78_Pipeline_VITIS_LOOP_199_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fp2mul503_mont.78_Pipeline_VITIS_LOOP_349_1147"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rdc_mont.138"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mp_mul.152"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fp2mul503_mont.78_Pipeline_VITIS_LOOP_169_1148"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="borrow_loc_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="borrow_loc/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="t1_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="t2_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t2/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="tt1_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tt1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tt2_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tt2/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tt3_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tt3/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="b_offset_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="9" slack="0"/>
<pin id="72" dir="0" index="1" bw="9" slack="0"/>
<pin id="73" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_offset_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="c_offset_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_offset_read/9 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_mp_mul_2_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="0" index="3" bw="64" slack="0"/>
<pin id="87" dir="0" index="4" bw="9" slack="0"/>
<pin id="88" dir="0" index="5" bw="64" slack="0"/>
<pin id="89" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln194/1 call_ln195/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_fp2mul503_mont_78_Pipeline_VITIS_LOOP_349_1_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="0" slack="0"/>
<pin id="99" dir="0" index="1" bw="64" slack="0"/>
<pin id="100" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_fp2mul503_mont_78_Pipeline_VITIS_LOOP_349_1146_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="9" slack="4"/>
<pin id="107" dir="0" index="2" bw="64" slack="0"/>
<pin id="108" dir="0" index="3" bw="9" slack="2"/>
<pin id="109" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="110" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln195/5 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_fp2mul503_mont_78_Pipeline_VITIS_LOOP_169_1_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="117" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="118" dir="0" index="4" bw="1" slack="4"/>
<pin id="119" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_fp2mul503_mont_78_Pipeline_VITIS_LOOP_199_1_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="1" slack="0"/>
<pin id="125" dir="0" index="3" bw="64" slack="0"/>
<pin id="126" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_fp2mul503_mont_78_Pipeline_VITIS_LOOP_349_1147_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_rdc_mont_138_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="0" slack="0"/>
<pin id="137" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="64" slack="0"/>
<pin id="139" dir="0" index="3" bw="32" slack="0"/>
<pin id="140" dir="0" index="4" bw="1" slack="0"/>
<pin id="141" dir="0" index="5" bw="64" slack="0"/>
<pin id="142" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln202/9 call_ln206/13 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_mp_mul_152_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="153" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln204/9 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fp2mul503_mont_78_Pipeline_VITIS_LOOP_169_1148_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln195_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="9" slack="2"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln195/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="borrow_loc_load_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="6"/>
<pin id="170" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="borrow_loc_load/7 "/>
</bind>
</comp>

<comp id="172" class="1005" name="b_offset_read_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="9" slack="1"/>
<pin id="174" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="b_offset_read "/>
</bind>
</comp>

<comp id="179" class="1005" name="borrow_loc_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="4"/>
<pin id="181" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="borrow_loc "/>
</bind>
</comp>

<comp id="185" class="1005" name="add_ln195_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="9" slack="1"/>
<pin id="187" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln195 "/>
</bind>
</comp>

<comp id="194" class="1005" name="c_offset_read_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_offset_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="16" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="36" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="94"><net_src comp="70" pin="2"/><net_sink comp="82" pin=4"/></net>

<net id="95"><net_src comp="58" pin="1"/><net_sink comp="82" pin=5"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="127"><net_src comp="32" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="121" pin=3"/></net>

<net id="134"><net_src comp="34" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="143"><net_src comp="38" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="145"><net_src comp="76" pin="2"/><net_sink comp="135" pin=3"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="135" pin=4"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="135" pin=5"/></net>

<net id="148"><net_src comp="24" pin="0"/><net_sink comp="135" pin=4"/></net>

<net id="155"><net_src comp="40" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="161"><net_src comp="42" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="22" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="167"><net_src comp="162" pin="2"/><net_sink comp="82" pin=4"/></net>

<net id="171"><net_src comp="168" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="175"><net_src comp="70" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="82" pin=4"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="178"><net_src comp="172" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="182"><net_src comp="46" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="113" pin=4"/></net>

<net id="184"><net_src comp="179" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="188"><net_src comp="162" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="82" pin=4"/></net>

<net id="190"><net_src comp="185" pin="1"/><net_sink comp="104" pin=3"/></net>

<net id="197"><net_src comp="76" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="135" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: coeff | {}
	Port: c | {9 10 13 14 }
	Port: p503_1 | {}
	Port: p503p1_1 | {}
 - Input state : 
	Port: fp2mul503_mont.78 : a | {1 2 3 4 5 6 }
	Port: fp2mul503_mont.78 : coeff | {1 2 3 4 5 6 }
	Port: fp2mul503_mont.78 : b_offset | {1 }
	Port: fp2mul503_mont.78 : c | {9 10 13 14 }
	Port: fp2mul503_mont.78 : c_offset | {9 }
	Port: fp2mul503_mont.78 : p503_1 | {7 8 }
	Port: fp2mul503_mont.78 : p503p1_1 | {9 10 13 14 }
  - Chain level:
	State 1
		call_ln194 : 1
	State 2
	State 3
		call_ln195 : 1
	State 4
	State 5
	State 6
	State 7
		call_ln0 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
| Operation|                      Functional Unit                      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                     grp_mp_mul_2_fu_82                    |    48   | 38.3506 |   4552  |   3421  |
|          |   grp_fp2mul503_mont_78_Pipeline_VITIS_LOOP_349_1_fu_97   |    0    |  3.176  |   239   |   572   |
|          | grp_fp2mul503_mont_78_Pipeline_VITIS_LOOP_349_1146_fu_104 |    0    |  3.176  |   214   |   600   |
|          |   grp_fp2mul503_mont_78_Pipeline_VITIS_LOOP_169_1_fu_113  |    0    |  4.764  |   240   |   592   |
|   call   |   grp_fp2mul503_mont_78_Pipeline_VITIS_LOOP_199_1_fu_121  |    0    |  3.176  |   435   |   803   |
|          | grp_fp2mul503_mont_78_Pipeline_VITIS_LOOP_349_1147_fu_129 |    0    |  3.176  |   208   |   572   |
|          |                  grp_rdc_mont_138_fu_135                  |    48   | 51.5318 |   5279  |   5224  |
|          |                   grp_mp_mul_152_fu_149                   |    48   | 39.9386 |   4493  |   3385  |
|          | grp_fp2mul503_mont_78_Pipeline_VITIS_LOOP_169_1148_fu_156 |    0    |  4.764  |   208   |   592   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|    add   |                      add_ln195_fu_162                     |    0    |    0    |    0    |    14   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|   read   |                  b_offset_read_read_fu_70                 |    0    |    0    |    0    |    0    |
|          |                  c_offset_read_read_fu_76                 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                           |   144   | 152.053 |  15868  |  15775  |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| t1 |    0   |   64   |    8   |    0   |
| t2 |    0   |   64   |    8   |    0   |
| tt1|    4   |    0   |    0   |    0   |
| tt2|    4   |    0   |    0   |    0   |
| tt3|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|   10   |   128  |   16   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  add_ln195_reg_185  |    9   |
|b_offset_read_reg_172|    9   |
|  borrow_loc_reg_179 |    1   |
|c_offset_read_reg_194|   32   |
+---------------------+--------+
|        Total        |   51   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------||---------|
|    grp_mp_mul_2_fu_82   |  p2  |   2  |   1  |    2   |
|    grp_mp_mul_2_fu_82   |  p4  |   4  |   9  |   36   ||    0    ||    20   |
| grp_rdc_mont_138_fu_135 |  p3  |   2  |  32  |   64   ||    0    ||    9    |
| grp_rdc_mont_138_fu_135 |  p4  |   2  |   1  |    2   |
|-------------------------|------|------|------|--------||---------||---------||---------|
|          Total          |      |      |      |   104  ||  6.5906 ||    0    ||    29   |
|-------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   144  |   152  |  15868 |  15775 |    -   |
|   Memory  |   10   |    -   |    -   |   128  |   16   |    0   |
|Multiplexer|    -   |    -   |    6   |    0   |   29   |    -   |
|  Register |    -   |    -   |    -   |   51   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   10   |   144  |   158  |  16047 |  15820 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
