{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1675193634279 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675193634292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 31 20:33:54 2023 " "Processing started: Tue Jan 31 20:33:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675193634292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193634292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193634292 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193634752 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1675193634783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-Behavioral " "Found design unit 1: register_file-Behavioral" {  } { { "register_file.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/register_file.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675193645823 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/register_file.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675193645823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Behavioral " "Found design unit 1: alu-Behavioral" {  } { { "ALU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/ALU.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675193645831 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675193645831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-rom_a " "Found design unit 1: rom-rom_a" {  } { { "Rom.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Rom.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675193645833 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "Rom.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Rom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675193645833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fetch-Fetch_a " "Found design unit 1: Fetch-Fetch_a" {  } { { "Fetch.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Fetch.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675193645833 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "Fetch.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Fetch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675193645833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dig2dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dig2dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dig2dec-rtl " "Found design unit 1: dig2dec-rtl" {  } { { "dig2dec.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/dig2dec.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675193645842 ""} { "Info" "ISGN_ENTITY_NAME" "1 dig2dec " "Found entity 1: dig2dec" {  } { { "dig2dec.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/dig2dec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675193645842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7_lut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEG7_LUT-rtl " "Found design unit 1: SEG7_LUT-rtl" {  } { { "SEG7_LUT.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/SEG7_LUT.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675193645843 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/SEG7_LUT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675193645843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "event_detect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file event_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Event_Detect-Event_a " "Found design unit 1: Event_Detect-Event_a" {  } { { "Event_Detect.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Event_Detect.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675193645847 ""} { "Info" "ISGN_ENTITY_NAME" "1 Event_Detect " "Found entity 1: Event_Detect" {  } { { "Event_Detect.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Event_Detect.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675193645847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-bdf_type " "Found design unit 1: CPU-bdf_type" {  } { { "CPU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675193645853 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675193645853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645853 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1675193645884 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "one CPU.vhd(104) " "Verilog HDL or VHDL warning at CPU.vhd(104): object \"one\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675193645884 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Event_Detect Event_Detect:Event_Detect_inst " "Elaborating entity \"Event_Detect\" for hierarchy \"Event_Detect:Event_Detect_inst\"" {  } { { "CPU.vhd" "Event_Detect_inst" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675193645903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:rom_inst " "Elaborating entity \"rom\" for hierarchy \"rom:rom_inst\"" {  } { { "CPU.vhd" "rom_inst" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675193645913 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data_Rom Rom.vhd(34) " "VHDL Process Statement warning at Rom.vhd(34): signal \"Data_Rom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Rom.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Rom.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675193645913 "|CPU|rom:rom_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en Rom.vhd(36) " "VHDL Process Statement warning at Rom.vhd(36): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Rom.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Rom.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675193645913 "|CPU|rom:rom_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Data_Rom Rom.vhd(22) " "VHDL Process Statement warning at Rom.vhd(22): inferring latch(es) for signal or variable \"Data_Rom\", which holds its previous value in one or more paths through the process" {  } { { "Rom.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Rom.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1675193645913 "|CPU|rom:rom_inst"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Data_Rom\[8..255\] Rom.vhd(19) " "Using initial value X (don't care) for net \"Data_Rom\[8..255\]\" at Rom.vhd(19)" {  } { { "Rom.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Rom.vhd" 19 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645913 "|CPU|rom:rom_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Rom\[7\]\[0\] Rom.vhd(22) " "Inferred latch for \"Data_Rom\[7\]\[0\]\" at Rom.vhd(22)" {  } { { "Rom.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Rom.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645913 "|CPU|rom:rom_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Rom\[7\]\[1\] Rom.vhd(22) " "Inferred latch for \"Data_Rom\[7\]\[1\]\" at Rom.vhd(22)" {  } { { "Rom.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Rom.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645913 "|CPU|rom:rom_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Rom\[7\]\[2\] Rom.vhd(22) " "Inferred latch for \"Data_Rom\[7\]\[2\]\" at Rom.vhd(22)" {  } { { "Rom.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Rom.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645913 "|CPU|rom:rom_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Rom\[7\]\[3\] Rom.vhd(22) " "Inferred latch for \"Data_Rom\[7\]\[3\]\" at Rom.vhd(22)" {  } { { "Rom.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Rom.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645913 "|CPU|rom:rom_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Rom\[6\]\[0\] Rom.vhd(22) " "Inferred latch for \"Data_Rom\[6\]\[0\]\" at Rom.vhd(22)" {  } { { "Rom.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Rom.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645913 "|CPU|rom:rom_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Rom\[6\]\[1\] Rom.vhd(22) " "Inferred latch for \"Data_Rom\[6\]\[1\]\" at Rom.vhd(22)" {  } { { "Rom.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Rom.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645913 "|CPU|rom:rom_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Rom\[6\]\[2\] Rom.vhd(22) " "Inferred latch for \"Data_Rom\[6\]\[2\]\" at Rom.vhd(22)" {  } { { "Rom.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Rom.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645913 "|CPU|rom:rom_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Rom\[6\]\[3\] Rom.vhd(22) " "Inferred latch for \"Data_Rom\[6\]\[3\]\" at Rom.vhd(22)" {  } { { "Rom.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Rom.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645913 "|CPU|rom:rom_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Rom\[5\]\[0\] Rom.vhd(22) " "Inferred latch for \"Data_Rom\[5\]\[0\]\" at Rom.vhd(22)" {  } { { "Rom.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Rom.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645913 "|CPU|rom:rom_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Rom\[5\]\[1\] Rom.vhd(22) " "Inferred latch for \"Data_Rom\[5\]\[1\]\" at Rom.vhd(22)" {  } { { "Rom.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Rom.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645913 "|CPU|rom:rom_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Rom\[5\]\[2\] Rom.vhd(22) " "Inferred latch for \"Data_Rom\[5\]\[2\]\" at Rom.vhd(22)" {  } { { "Rom.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Rom.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645913 "|CPU|rom:rom_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Rom\[5\]\[3\] Rom.vhd(22) " "Inferred latch for \"Data_Rom\[5\]\[3\]\" at Rom.vhd(22)" {  } { { "Rom.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Rom.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645913 "|CPU|rom:rom_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Rom\[4\]\[0\] Rom.vhd(22) " "Inferred latch for \"Data_Rom\[4\]\[0\]\" at Rom.vhd(22)" {  } { { "Rom.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Rom.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645913 "|CPU|rom:rom_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Rom\[4\]\[1\] Rom.vhd(22) " "Inferred latch for \"Data_Rom\[4\]\[1\]\" at Rom.vhd(22)" {  } { { "Rom.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Rom.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645913 "|CPU|rom:rom_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Rom\[4\]\[2\] Rom.vhd(22) " "Inferred latch for \"Data_Rom\[4\]\[2\]\" at Rom.vhd(22)" {  } { { "Rom.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Rom.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645913 "|CPU|rom:rom_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Rom\[4\]\[3\] Rom.vhd(22) " "Inferred latch for \"Data_Rom\[4\]\[3\]\" at Rom.vhd(22)" {  } { { "Rom.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Rom.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645913 "|CPU|rom:rom_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Rom\[3\]\[0\] Rom.vhd(22) " "Inferred latch for \"Data_Rom\[3\]\[0\]\" at Rom.vhd(22)" {  } { { "Rom.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Rom.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645913 "|CPU|rom:rom_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Rom\[3\]\[1\] Rom.vhd(22) " "Inferred latch for \"Data_Rom\[3\]\[1\]\" at Rom.vhd(22)" {  } { { "Rom.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Rom.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645913 "|CPU|rom:rom_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Rom\[3\]\[2\] Rom.vhd(22) " "Inferred latch for \"Data_Rom\[3\]\[2\]\" at Rom.vhd(22)" {  } { { "Rom.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Rom.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645913 "|CPU|rom:rom_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Rom\[3\]\[3\] Rom.vhd(22) " "Inferred latch for \"Data_Rom\[3\]\[3\]\" at Rom.vhd(22)" {  } { { "Rom.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Rom.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645913 "|CPU|rom:rom_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Rom\[2\]\[0\] Rom.vhd(22) " "Inferred latch for \"Data_Rom\[2\]\[0\]\" at Rom.vhd(22)" {  } { { "Rom.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Rom.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645913 "|CPU|rom:rom_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Rom\[2\]\[1\] Rom.vhd(22) " "Inferred latch for \"Data_Rom\[2\]\[1\]\" at Rom.vhd(22)" {  } { { "Rom.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Rom.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645913 "|CPU|rom:rom_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Rom\[2\]\[2\] Rom.vhd(22) " "Inferred latch for \"Data_Rom\[2\]\[2\]\" at Rom.vhd(22)" {  } { { "Rom.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Rom.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645913 "|CPU|rom:rom_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Rom\[2\]\[3\] Rom.vhd(22) " "Inferred latch for \"Data_Rom\[2\]\[3\]\" at Rom.vhd(22)" {  } { { "Rom.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Rom.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645913 "|CPU|rom:rom_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Rom\[1\]\[0\] Rom.vhd(22) " "Inferred latch for \"Data_Rom\[1\]\[0\]\" at Rom.vhd(22)" {  } { { "Rom.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Rom.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645913 "|CPU|rom:rom_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Rom\[1\]\[1\] Rom.vhd(22) " "Inferred latch for \"Data_Rom\[1\]\[1\]\" at Rom.vhd(22)" {  } { { "Rom.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Rom.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645913 "|CPU|rom:rom_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Rom\[1\]\[2\] Rom.vhd(22) " "Inferred latch for \"Data_Rom\[1\]\[2\]\" at Rom.vhd(22)" {  } { { "Rom.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Rom.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645913 "|CPU|rom:rom_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Rom\[1\]\[3\] Rom.vhd(22) " "Inferred latch for \"Data_Rom\[1\]\[3\]\" at Rom.vhd(22)" {  } { { "Rom.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Rom.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645913 "|CPU|rom:rom_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Rom\[0\]\[0\] Rom.vhd(22) " "Inferred latch for \"Data_Rom\[0\]\[0\]\" at Rom.vhd(22)" {  } { { "Rom.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Rom.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645913 "|CPU|rom:rom_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Rom\[0\]\[1\] Rom.vhd(22) " "Inferred latch for \"Data_Rom\[0\]\[1\]\" at Rom.vhd(22)" {  } { { "Rom.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Rom.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645913 "|CPU|rom:rom_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Rom\[0\]\[2\] Rom.vhd(22) " "Inferred latch for \"Data_Rom\[0\]\[2\]\" at Rom.vhd(22)" {  } { { "Rom.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Rom.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645913 "|CPU|rom:rom_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_Rom\[0\]\[3\] Rom.vhd(22) " "Inferred latch for \"Data_Rom\[0\]\[3\]\" at Rom.vhd(22)" {  } { { "Rom.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/Rom.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193645913 "|CPU|rom:rom_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch Fetch:fetch_inst " "Elaborating entity \"Fetch\" for hierarchy \"Fetch:fetch_inst\"" {  } { { "CPU.vhd" "fetch_inst" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675193645928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:register_file_inst " "Elaborating entity \"register_file\" for hierarchy \"register_file:register_file_inst\"" {  } { { "CPU.vhd" "register_file_inst" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675193645933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"alu:alu_inst\"" {  } { { "CPU.vhd" "alu_inst" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675193645943 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel ALU.vhd(32) " "VHDL Process Statement warning at ALU.vhd(32): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/ALU.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675193645943 "|CPU|alu:alu_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data_in_imm ALU.vhd(34) " "VHDL Process Statement warning at ALU.vhd(34): signal \"Data_in_imm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/ALU.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675193645943 "|CPU|alu:alu_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data_in_A ALU.vhd(36) " "VHDL Process Statement warning at ALU.vhd(36): signal \"Data_in_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/ALU.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675193645943 "|CPU|alu:alu_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data_in_imm ALU.vhd(36) " "VHDL Process Statement warning at ALU.vhd(36): signal \"Data_in_imm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/ALU.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675193645943 "|CPU|alu:alu_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data_in_A ALU.vhd(38) " "VHDL Process Statement warning at ALU.vhd(38): signal \"Data_in_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/ALU.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675193645952 "|CPU|alu:alu_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data_in_imm ALU.vhd(38) " "VHDL Process Statement warning at ALU.vhd(38): signal \"Data_in_imm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/ALU.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675193645952 "|CPU|alu:alu_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data_in_A ALU.vhd(40) " "VHDL Process Statement warning at ALU.vhd(40): signal \"Data_in_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/ALU.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675193645953 "|CPU|alu:alu_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data_in_A ALU.vhd(44) " "VHDL Process Statement warning at ALU.vhd(44): signal \"Data_in_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/ALU.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675193645953 "|CPU|alu:alu_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data_in_imm ALU.vhd(44) " "VHDL Process Statement warning at ALU.vhd(44): signal \"Data_in_imm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/ALU.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675193645953 "|CPU|alu:alu_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data_in_B ALU.vhd(46) " "VHDL Process Statement warning at ALU.vhd(46): signal \"Data_in_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/ALU.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675193645953 "|CPU|alu:alu_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data_in_A ALU.vhd(48) " "VHDL Process Statement warning at ALU.vhd(48): signal \"Data_in_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/ALU.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675193645953 "|CPU|alu:alu_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data_in_B ALU.vhd(48) " "VHDL Process Statement warning at ALU.vhd(48): signal \"Data_in_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/ALU.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675193645953 "|CPU|alu:alu_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data_in_imm ALU.vhd(51) " "VHDL Process Statement warning at ALU.vhd(51): signal \"Data_in_imm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/ALU.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675193645953 "|CPU|alu:alu_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data_in_B ALU.vhd(53) " "VHDL Process Statement warning at ALU.vhd(53): signal \"Data_in_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/ALU.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675193645953 "|CPU|alu:alu_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data_in_imm ALU.vhd(53) " "VHDL Process Statement warning at ALU.vhd(53): signal \"Data_in_imm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/ALU.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675193645953 "|CPU|alu:alu_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data_in_B ALU.vhd(55) " "VHDL Process Statement warning at ALU.vhd(55): signal \"Data_in_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/ALU.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675193645953 "|CPU|alu:alu_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data_in_imm ALU.vhd(55) " "VHDL Process Statement warning at ALU.vhd(55): signal \"Data_in_imm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/ALU.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675193645953 "|CPU|alu:alu_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data_in_B ALU.vhd(57) " "VHDL Process Statement warning at ALU.vhd(57): signal \"Data_in_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/ALU.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675193645953 "|CPU|alu:alu_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data_in_B ALU.vhd(61) " "VHDL Process Statement warning at ALU.vhd(61): signal \"Data_in_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/ALU.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675193645953 "|CPU|alu:alu_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data_in_imm ALU.vhd(61) " "VHDL Process Statement warning at ALU.vhd(61): signal \"Data_in_imm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/ALU.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675193645953 "|CPU|alu:alu_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data_in_A ALU.vhd(63) " "VHDL Process Statement warning at ALU.vhd(63): signal \"Data_in_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/ALU.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675193645953 "|CPU|alu:alu_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data_in_A ALU.vhd(65) " "VHDL Process Statement warning at ALU.vhd(65): signal \"Data_in_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/ALU.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675193645953 "|CPU|alu:alu_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data_in_B ALU.vhd(65) " "VHDL Process Statement warning at ALU.vhd(65): signal \"Data_in_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/ALU.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1675193645953 "|CPU|alu:alu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT:b2v_inst " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT:b2v_inst\"" {  } { { "CPU.vhd" "b2v_inst" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675193645963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dig2dec dig2dec:b2v_inst5 " "Elaborating entity \"dig2dec\" for hierarchy \"dig2dec:b2v_inst5\"" {  } { { "CPU.vhd" "b2v_inst5" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675193645974 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dig2dec:b2v_inst5\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dig2dec:b2v_inst5\|Div0\"" {  } { { "dig2dec.vhd" "Div0" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/dig2dec.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1675193646355 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dig2dec:b2v_inst5\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dig2dec:b2v_inst5\|Div1\"" {  } { { "dig2dec.vhd" "Div1" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/dig2dec.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1675193646355 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dig2dec:b2v_inst5\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dig2dec:b2v_inst5\|Div2\"" {  } { { "dig2dec.vhd" "Div2" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/dig2dec.vhd" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1675193646355 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "alu:alu_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"alu:alu_inst\|Mult0\"" {  } { { "ALU.vhd" "Mult0" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/ALU.vhd" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1675193646355 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "alu:alu_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"alu:alu_inst\|Mult1\"" {  } { { "ALU.vhd" "Mult1" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/ALU.vhd" 61 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1675193646355 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "alu:alu_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"alu:alu_inst\|Mult2\"" {  } { { "ALU.vhd" "Mult2" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/ALU.vhd" 65 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1675193646355 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1675193646355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dig2dec:b2v_inst5\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"dig2dec:b2v_inst5\|lpm_divide:Div0\"" {  } { { "dig2dec.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/dig2dec.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675193646418 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dig2dec:b2v_inst5\|lpm_divide:Div0 " "Instantiated megafunction \"dig2dec:b2v_inst5\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675193646418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675193646418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675193646418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675193646418 ""}  } { { "dig2dec.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/dig2dec.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1675193646418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_otl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_otl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_otl " "Found entity 1: lpm_divide_otl" {  } { { "db/lpm_divide_otl.tdf" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/db/lpm_divide_otl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675193646466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193646466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675193646492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193646492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uhe " "Found entity 1: alt_u_div_uhe" {  } { { "db/alt_u_div_uhe.tdf" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/db/alt_u_div_uhe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675193646524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193646524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675193646598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193646598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675193646648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193646648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dig2dec:b2v_inst5\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"dig2dec:b2v_inst5\|lpm_divide:Div1\"" {  } { { "dig2dec.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/dig2dec.vhd" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675193646663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dig2dec:b2v_inst5\|lpm_divide:Div1 " "Instantiated megafunction \"dig2dec:b2v_inst5\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675193646663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675193646663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675193646663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675193646663 ""}  } { { "dig2dec.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/dig2dec.vhd" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1675193646663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ltl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ltl " "Found entity 1: lpm_divide_ltl" {  } { { "db/lpm_divide_ltl.tdf" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/db/lpm_divide_ltl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675193646713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193646713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675193646736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193646736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ohe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ohe " "Found entity 1: alt_u_div_ohe" {  } { { "db/alt_u_div_ohe.tdf" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/db/alt_u_div_ohe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675193646768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193646768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dig2dec:b2v_inst5\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"dig2dec:b2v_inst5\|lpm_divide:Div2\"" {  } { { "dig2dec.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/dig2dec.vhd" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675193646804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dig2dec:b2v_inst5\|lpm_divide:Div2 " "Instantiated megafunction \"dig2dec:b2v_inst5\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675193646804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675193646804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675193646804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675193646804 ""}  } { { "dig2dec.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/dig2dec.vhd" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1675193646804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_itl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_itl " "Found entity 1: lpm_divide_itl" {  } { { "db/lpm_divide_itl.tdf" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/db/lpm_divide_itl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675193646853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193646853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675193646873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193646873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ihe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ihe " "Found entity 1: alt_u_div_ihe" {  } { { "db/alt_u_div_ihe.tdf" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/db/alt_u_div_ihe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675193646903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193646903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:alu_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"alu:alu_inst\|lpm_mult:Mult0\"" {  } { { "ALU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/ALU.vhd" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675193646983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:alu_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"alu:alu_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675193646983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675193646983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675193646983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675193646983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675193646983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675193646983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675193646983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675193646983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1675193646983 ""}  } { { "ALU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/ALU.vhd" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1675193646983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bgs " "Found entity 1: mult_bgs" {  } { { "db/mult_bgs.tdf" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/db/mult_bgs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675193647053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193647053 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "CPU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675193647607 "|CPU|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "CPU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675193647607 "|CPU|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "CPU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675193647607 "|CPU|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675193647607 "|CPU|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675193647607 "|CPU|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "CPU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675193647607 "|CPU|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "CPU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675193647607 "|CPU|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675193647607 "|CPU|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675193647607 "|CPU|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675193647607 "|CPU|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675193647607 "|CPU|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675193647607 "|CPU|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675193647607 "|CPU|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "CPU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675193647607 "|CPU|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "CPU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675193647607 "|CPU|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "CPU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675193647607 "|CPU|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "CPU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675193647607 "|CPU|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "CPU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675193647607 "|CPU|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "CPU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675193647607 "|CPU|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "CPU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675193647607 "|CPU|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "CPU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675193647607 "|CPU|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "CPU.vhd" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1675193647607 "|CPU|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1675193647607 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1675193647682 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "dig2dec:b2v_inst5\|lpm_divide:Div1\|lpm_divide_ltl:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_ohe:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"dig2dec:b2v_inst5\|lpm_divide:Div1\|lpm_divide_ltl:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_ohe:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ohe.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/db/alt_u_div_ohe.tdf" 86 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1675193648825 ""} { "Info" "ISCL_SCL_CELL_NAME" "dig2dec:b2v_inst5\|lpm_divide:Div1\|lpm_divide_ltl:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_ohe:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"dig2dec:b2v_inst5\|lpm_divide:Div1\|lpm_divide_ltl:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_ohe:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ohe.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/db/alt_u_div_ohe.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1675193648825 ""} { "Info" "ISCL_SCL_CELL_NAME" "dig2dec:b2v_inst5\|lpm_divide:Div1\|lpm_divide_ltl:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_ohe:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"dig2dec:b2v_inst5\|lpm_divide:Div1\|lpm_divide_ltl:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_ohe:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ohe.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/db/alt_u_div_ohe.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1675193648825 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1675193648825 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193648894 ""}
{ "Info" "ISTA_SDC_FOUND" "CPU.sdc " "Reading SDC File: 'CPU.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1675193649314 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPU.sdc 9 ADC_CLOCK_10 port " "Ignored filter at CPU.sdc(9): ADC_CLOCK_10 could not be matched with a port" {  } { { "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.sdc" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193649314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock CPU.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at CPU.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLOCK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLOCK_10\]" {  } { { "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.sdc" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1675193649314 ""}  } { { "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.sdc" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193649314 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPU.sdc 11 MAX10_CLK2_50 port " "Ignored filter at CPU.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.sdc" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193649314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock CPU.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at CPU.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.sdc" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1675193649314 ""}  } { { "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.sdc" "" { Text "C:/Users/virgi/Desktop/Rapegno_Virgile_Ferreira_Nathan_Projet_ASN/CPU.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193649314 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Analysis & Synthesis" 0 -1 1675193649314 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Analysis & Synthesis" 0 -1 1675193649322 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1675193649322 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1675193649322 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1675193649322 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1675193649322 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193649322 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193649333 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1675193649363 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193649372 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1675193649383 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193649383 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1675193649663 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675193649663 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "454 " "Implemented 454 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1675193649727 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1675193649727 ""} { "Info" "ICUT_CUT_TM_LCELLS" "377 " "Implemented 377 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1675193649727 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1675193649727 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1675193649727 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675193649753 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 31 20:34:09 2023 " "Processing ended: Tue Jan 31 20:34:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675193649753 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675193649753 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675193649753 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1675193649753 ""}
