

================================================================
== Vivado HLS Report for 'cordic'
================================================================
* Date:           Tue Dec 22 19:51:29 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_cordic_prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.278 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      161|      161| 0.805 us | 0.805 us |  161|  161|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      160|      160|         5|          -|          -|    32|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      -|       0|    150|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     108|    136|    -|
|Memory           |        1|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|     83|    -|
|Register         |        -|      -|     119|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      2|     227|    369|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+-----------------------+---------+-------+-----+-----+-----+
    |         Instance        |         Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+-----------------------+---------+-------+-----+-----+-----+
    |cordic_AXILiteS_s_axi_U  |cordic_AXILiteS_s_axi  |        0|      0|  108|  136|    0|
    +-------------------------+-----------------------+---------+-------+-----+-----+-----+
    |Total                    |                       |        0|      0|  108|  136|    0|
    +-------------------------+-----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |cordic_mac_muladdcud_U1  |cordic_mac_muladdcud  | i0 + i1 * i2 |
    |cordic_mac_mulsubdEe_U2  |cordic_mac_mulsubdEe  | i0 - i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |cordic_phase_V_U  |cordic_cordic_phabkb  |        1|  0|   0|    0|    64|   10|     1|          640|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                      |        1|  0|   0|    0|    64|   10|     1|          640|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |j_fu_180_p2             |     +    |      0|  0|  15|           6|           1|
    |ret_V_fu_292_p2         |     +    |      0|  0|  13|           1|           4|
    |sub_ln1118_fu_198_p2    |     -    |      0|  0|  17|           1|          13|
    |sub_ln1148_fu_241_p2    |     -    |      0|  0|  12|           1|          12|
    |sub_ln703_2_fu_320_p2   |     -    |      0|  0|  13|           1|          11|
    |sub_ln703_fu_337_p2     |     -    |      0|  0|  12|          12|          12|
    |icmp_ln24_fu_174_p2     |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln851_fu_286_p2    |   icmp   |      0|  0|  13|          10|           1|
    |factor_V_fu_247_p3      |  select  |      0|  0|  12|           1|          12|
    |r_V_fu_255_p3           |  select  |      0|  0|  13|           1|          13|
    |select_ln703_fu_326_p3  |  select  |      0|  0|  11|           1|          11|
    |select_ln850_fu_306_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln851_fu_298_p3  |  select  |      0|  0|   4|           1|           4|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 150|          43|         105|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  38|          7|    1|          7|
    |j_0_reg_163       |   9|          2|    6|         12|
    |p_Val2_1_reg_150  |   9|          2|   12|         24|
    |p_Val2_3_reg_137  |   9|          2|   12|         24|
    |t_V_reg_126       |   9|          2|   12|         24|
    |theta_V_o         |   9|          2|   12|         24|
    +------------------+----+-----------+-----+-----------+
    |Total             |  83|         17|   55|        115|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   6|   0|    6|          0|
    |cordic_phase_V_load_reg_403  |  10|   0|   10|          0|
    |factor_V_reg_393             |  12|   0|   12|          0|
    |j_0_reg_163                  |   6|   0|    6|          0|
    |j_reg_362                    |   6|   0|    6|          0|
    |p_Val2_1_reg_150             |  12|   0|   12|          0|
    |p_Val2_3_reg_137             |  12|   0|   12|          0|
    |p_Val2_5_reg_367             |  12|   0|   12|          0|
    |select_ln850_reg_398         |   4|   0|    4|          0|
    |sext_ln1118_reg_378          |  13|   0|   13|          0|
    |sub_ln1118_reg_383           |  13|   0|   13|          0|
    |t_V_reg_126                  |  12|   0|   12|          0|
    |tmp_1_reg_372                |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 119|   0|  119|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    6|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    6|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |    cordic    | return value |
|interrupt               | out |    1| ap_ctrl_hs |    cordic    | return value |
+------------------------+-----+-----+------------+--------------+--------------+

