Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Apr  3 05:19:58 2025
| Host         : daiv running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rv32_wrapper_control_sets_placed.rpt
| Design       : rv32_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    95 |
|    Minimum number of control sets                        |    95 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   103 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    95 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    18 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    64 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             913 |          333 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            1024 |          485 |
| Yes          | No                    | Yes                    |            1240 |          448 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+
|          Clock Signal         |                                      Enable Signal                                      |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+
|  rv32_i/clk_wiz/inst/clk_out1 |                                                                                         | rv32_i/reset_gen_0/inst/rst_n_locked_i_1_n_0      |                1 |              1 |         1.00 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/N_594                                         | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                2 |              4 |         2.00 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_tx_bit_pos[3]_i_1__0_n_0         | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                2 |              4 |         2.00 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/N_594                                         | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                2 |              4 |         2.00 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_bit_pos[3]_i_1_n_0            | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                1 |              4 |         4.00 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/N_1642                                        | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                1 |              4 |         4.00 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/CM_193                                        | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                2 |              5 |         2.50 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_mem_m_re                              | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                5 |              6 |         1.20 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_tx_buf_buf[1][7]_i_1__0_n_0      | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                4 |              8 |         2.00 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_rx_buf_buf                       | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                2 |              8 |         4.00 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_rx_buf_buf[1][7]_i_1__0_n_0      | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                1 |              8 |         8.00 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_rx_buf_buf[2][7]_i_1__0_n_0      | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                1 |              8 |         8.00 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_tx_buf_buf[2][7]_i_1__0_n_0      | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                2 |              8 |         4.00 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_buf_buf[1][7]_i_1_n_0         | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                2 |              8 |         4.00 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_rx_buf_buf[2][7]_i_1_n_0         | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                3 |              8 |         2.67 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_out_rdat_data                         | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                3 |              8 |         2.67 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_rx_buf_buf                       | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                4 |              8 |         2.00 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_out_rdat_data                         | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                4 |              8 |         2.00 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_rx_buf_buf[1][7]_i_1_n_0         | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                3 |              8 |         2.67 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_buf_buf[0][7]_i_1_n_0         | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                2 |              8 |         4.00 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_buf_buf[2][7]_i_1_n_0         | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                2 |              8 |         4.00 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_tx_buf_buf[0][7]_i_1__0_n_0      | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                2 |              8 |         4.00 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_tx_word[7]_i_1__0_n_0            | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                3 |              9 |         3.00 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/N_567                                         | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                5 |              9 |         1.80 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/N_567                                         | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                5 |              9 |         1.80 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_tx_word[7]_i_1_n_0               | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                4 |              9 |         2.25 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/CM_599                                        | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                4 |             10 |         2.50 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/CM_599                                        | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                3 |             10 |         3.33 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/CM_553                                        | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                3 |             10 |         3.33 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/CM_553                                        | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                4 |             10 |         2.50 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/CP_fsmUser_1_B02_F1                           | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                6 |             15 |         2.50 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/CM_597                                        | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                5 |             16 |         3.20 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/CM_654                                        | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                3 |             16 |         5.33 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/G__this_out_rdat_data                         | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                6 |             16 |         2.67 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/_p1_CP_GPIO_AXI4L_step_B08_F1                 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                4 |             16 |         4.00 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/CM_654                                        | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                4 |             16 |         4.00 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/CM_597                                        | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                5 |             16 |         3.20 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M1/M0/M0/G__this_uart_stop_count[1]_i_1__0_n_0         | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                8 |             24 |         3.00 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M0/M0/M0/G__this_uart_stop_count[1]_i_1_n_0            | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                8 |             24 |         3.00 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/CP_write_B01_F0008                            | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |               11 |             30 |         2.73 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/CP_RV32I_ARCH1_step_B70_F2                    | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |               14 |             31 |         2.21 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_dbg_state_step_target_pc[31]_i_1_n_0  | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |               10 |             31 |         3.10 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/I_fsm_2_B3_12                                 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |               21 |             32 |         1.52 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/CM_1567                                       | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |               10 |             32 |         3.20 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/CP_RV32I_ARCH1_step_B76_F2                    | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |               14 |             32 |         2.29 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/CP_fsm_1_B15_F2                               | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |               16 |             32 |         2.00 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/CP_fsm_1_B18_F2                               | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |               12 |             32 |         2.67 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/CP_write_B01_F0010                            | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |               11 |             32 |         2.91 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/N_1648                                        | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |               17 |             32 |         1.88 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_io_sysctrl_ext_irq_enable[31]_i_1_n_0 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |               24 |             32 |         1.33 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/CP_fsmUser_1_B02_F4                           | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                7 |             32 |         4.57 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/CP_fsmUser_1_B02_F2                           | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                6 |             32 |         5.33 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M2/M0/M0/CP_fsmUser_1_B02_F8                           | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                6 |             32 |         5.33 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G_dbg_wfi_reg_0                               | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |                9 |             32 |         3.56 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_rf_xreg[12][31]_i_1_n_0               |                                                   |               17 |             32 |         1.88 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_rf_xreg[14][31]_i_1_n_0               |                                                   |               17 |             32 |         1.88 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_rf_xreg[15][31]_i_1_n_0               |                                                   |               18 |             32 |         1.78 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_rf_xreg[16][31]_i_1_n_0               |                                                   |               14 |             32 |         2.29 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_rf_xreg[11][31]_i_1_n_0               |                                                   |               11 |             32 |         2.91 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_rf_xreg[19][31]_i_1_n_0               |                                                   |               13 |             32 |         2.46 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_rf_xreg[1][31]_i_1_n_0                |                                                   |               15 |             32 |         2.13 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_rf_xreg[13][31]_i_1_n_0               |                                                   |               16 |             32 |         2.00 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_rf_xreg[18][31]_i_1_n_0               |                                                   |               14 |             32 |         2.29 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_rf_xreg[0][31]_i_1_n_0                |                                                   |               13 |             32 |         2.46 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_rf_xreg[10][31]_i_1_n_0               |                                                   |               18 |             32 |         1.78 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_rf_xreg[17][31]_i_1_n_0               |                                                   |               15 |             32 |         2.13 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_rf_xreg[21][31]_i_1_n_0               |                                                   |               15 |             32 |         2.13 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_rf_xreg[27][31]_i_1_n_0               |                                                   |               16 |             32 |         2.00 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_rf_xreg[23][31]_i_1_n_0               |                                                   |               13 |             32 |         2.46 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_rf_xreg[24][31]_i_1_n_0               |                                                   |               16 |             32 |         2.00 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_rf_xreg[28][31]_i_1_n_0               |                                                   |               16 |             32 |         2.00 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_rf_xreg[25][31]_i_1_n_0               |                                                   |               15 |             32 |         2.13 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_rf_xreg[29][31]_i_1_n_0               |                                                   |               16 |             32 |         2.00 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_rf_xreg[26][31]_i_1_n_0               |                                                   |               12 |             32 |         2.67 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_rf_xreg[20][31]_i_1_n_0               |                                                   |               15 |             32 |         2.13 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_rf_xreg[22][31]_i_1_n_0               |                                                   |               13 |             32 |         2.46 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_rf_xreg[2][31]_i_1_n_0                |                                                   |               18 |             32 |         1.78 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_rf_xreg[30][31]_i_1_n_0               |                                                   |               14 |             32 |         2.29 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_rf_xreg[3][31]_i_1_n_0                |                                                   |               19 |             32 |         1.68 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_rf_xreg[9][31]_i_1_n_0                |                                                   |               15 |             32 |         2.13 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_rf_xreg[5][31]_i_1_n_0                |                                                   |               16 |             32 |         2.00 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_rf_xreg[4][31]_i_1_n_0                |                                                   |               13 |             32 |         2.46 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_rf_xreg[6][31]_i_1_n_0                |                                                   |               17 |             32 |         1.88 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_rf_xreg[7][31]_i_1_n_0                |                                                   |               15 |             32 |         2.13 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_rf_xreg[8][31]_i_1_n_0                |                                                   |               17 |             32 |         1.88 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_rf_xreg[31][31]_i_1_n_0               |                                                   |               13 |             32 |         2.46 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_tr[31]_i_1_n_0                        | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |               21 |             32 |         1.52 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/N_1658                                        | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |               14 |             32 |         2.29 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/N_1662                                        | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |               15 |             32 |         2.13 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/CM_1554                                       | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |               11 |             33 |         3.00 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/CM_1582                                       | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |               14 |             33 |         2.36 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/G__this_csr_minstret[31]_i_1_n_0              | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |               17 |             64 |         3.76 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/sel                                           | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |               16 |             64 |         4.00 |
|  rv32_i/clk_wiz/inst/clk_out1 | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/N_1520                                        | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |               22 |             96 |         4.36 |
|  rv32_i/clk_wiz/inst/clk_out1 |                                                                                         | rv32_i/RV32I_SOC_ARCH1_0/inst/M0/M3/M0/M0/rst_n_0 |              332 |            912 |         2.75 |
+-------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+


