#ifndef __NPU_FCM_CFG_REG_OFFSET_FIELD_H__
#define __NPU_FCM_CFG_REG_OFFSET_FIELD_H__ 
#define NPU_FCM_CFG_NFIQ_TEST_LEN 2
#define NPU_FCM_CFG_NFIQ_TEST_OFFSET 30
#define NPU_FCM_CFG_NIRQ_TEST_LEN 2
#define NPU_FCM_CFG_NIRQ_TEST_OFFSET 28
#define NPU_FCM_CFG_GICCDISABLE_LEN 1
#define NPU_FCM_CFG_GICCDISABLE_OFFSET 12
#define NPU_FCM_CFG_DBGNOPWRDWN_PATCH_LEN 1
#define NPU_FCM_CFG_DBGNOPWRDWN_PATCH_OFFSET 11
#define NPU_FCM_CFG_PMUSNAPSHOTREQ_LEN 1
#define NPU_FCM_CFG_PMUSNAPSHOTREQ_OFFSET 10
#define NPU_FCM_CFG_DBGCONNECTED_LEN 1
#define NPU_FCM_CFG_DBGCONNECTED_OFFSET 9
#define NPU_FCM_CFG_FCM_STRETCH_L2RAMCLK_EN_LEN 1
#define NPU_FCM_CFG_FCM_STRETCH_L2RAMCLK_EN_OFFSET 8
#define NPU_FCM_CFG_DEBUG_PWR_Q_CHANNEL_QREQN_LEN 1
#define NPU_FCM_CFG_DEBUG_PWR_Q_CHANNEL_QREQN_OFFSET 7
#define NPU_FCM_CFG_PCLK_DBG_Q_CHANNEL_CFGCNT_LEN 7
#define NPU_FCM_CFG_PCLK_DBG_Q_CHANNEL_CFGCNT_OFFSET 24
#define NPU_FCM_CFG_PCLK_DBG_Q_CHANNEL_EN_LEN 1
#define NPU_FCM_CFG_PCLK_DBG_Q_CHANNEL_EN_OFFSET 4
#define NPU_FCM_CFG_GICCLK_Q_CHANNEL_EN_LEN 1
#define NPU_FCM_CFG_GICCLK_Q_CHANNEL_EN_OFFSET 3
#define NPU_FCM_CFG_PCLK_Q_CHANNEL_EN_LEN 1
#define NPU_FCM_CFG_PCLK_Q_CHANNEL_EN_OFFSET 2
#define NPU_FCM_CFG_ATCLK_Q_CHANNEL_EN_LEN 1
#define NPU_FCM_CFG_ATCLK_Q_CHANNEL_EN_OFFSET 1
#define NPU_FCM_CFG_SCLK_Q_CHANNEL_EN_LEN 1
#define NPU_FCM_CFG_SCLK_Q_CHANNEL_EN_OFFSET 0
#define NPU_FCM_CFG_GICCLK_Q_CHANNEL_CFGCNT_LEN 7
#define NPU_FCM_CFG_GICCLK_Q_CHANNEL_CFGCNT_OFFSET 24
#define NPU_FCM_CFG_PCLK_Q_CHANNEL_CFGCNT_LEN 7
#define NPU_FCM_CFG_PCLK_Q_CHANNEL_CFGCNT_OFFSET 16
#define NPU_FCM_CFG_ATCLK_Q_CHANNEL_CFGCNT_LEN 7
#define NPU_FCM_CFG_ATCLK_Q_CHANNEL_CFGCNT_OFFSET 8
#define NPU_FCM_CFG_SCLK_Q_CHANNEL_CFGCNT_LEN 7
#define NPU_FCM_CFG_SCLK_Q_CHANNEL_CFGCNT_OFFSET 0
#define NPU_FCM_CFG_CLUSTER_MEM_CTL_SLP_LEN 3
#define NPU_FCM_CFG_CLUSTER_MEM_CTL_SLP_OFFSET 28
#define NPU_FCM_CFG_CLUSTER_MEM_CTL_DSLP_LEN 3
#define NPU_FCM_CFG_CLUSTER_MEM_CTL_DSLP_OFFSET 24
#define NPU_FCM_CFG_CLUSTER_MEM_CTL_SD_LEN 3
#define NPU_FCM_CFG_CLUSTER_MEM_CTL_SD_OFFSET 20
#define NPU_FCM_CFG_CLUSTER_MEM_CTL_NORMAL_LEN 3
#define NPU_FCM_CFG_CLUSTER_MEM_CTL_NORMAL_OFFSET 16
#define NPU_FCM_CFG_FCM_P_CHANNEL_ENABLE_LEN 1
#define NPU_FCM_CFG_FCM_P_CHANNEL_ENABLE_OFFSET 31
#define NPU_FCM_CFG_CLUSTER_PACTIVE_SEL_LEN 2
#define NPU_FCM_CFG_CLUSTER_PACTIVE_SEL_OFFSET 24
#define NPU_FCM_CFG_CLUSTER_PSTATE_FROM_SYS_LEN 7
#define NPU_FCM_CFG_CLUSTER_PSTATE_FROM_SYS_OFFSET 16
#define NPU_FCM_CFG_CLUSTER_PREQ_FROM_SYS_LEN 1
#define NPU_FCM_CFG_CLUSTER_PREQ_FROM_SYS_OFFSET 15
#define NPU_FCM_CFG_FORCE_ON_TO_SFONLY_ON_LEN 1
#define NPU_FCM_CFG_FORCE_ON_TO_SFONLY_ON_OFFSET 12
#define NPU_FCM_CFG_FORCE_OFF_TO_ON_LEN 1
#define NPU_FCM_CFG_FORCE_OFF_TO_ON_OFFSET 11
#define NPU_FCM_CFG_FORCE_FLUSH_CACHE_LEN 1
#define NPU_FCM_CFG_FORCE_FLUSH_CACHE_OFFSET 10
#define NPU_FCM_CFG_FORCE_DISABLE_OFF_LEN 1
#define NPU_FCM_CFG_FORCE_DISABLE_OFF_OFFSET 9
#define NPU_FCM_CFG_FORCE_ON_TO_SFONLY_ON_ENABLE_LEN 1
#define NPU_FCM_CFG_FORCE_ON_TO_SFONLY_ON_ENABLE_OFFSET 8
#define NPU_FCM_CFG_FCM_P_CHANNEL_INIT_PSTATE_LEN 7
#define NPU_FCM_CFG_FCM_P_CHANNEL_INIT_PSTATE_OFFSET 0
#define NPU_FCM_CFG_L3_TAG_WAY3_WAY0_MEM_CTRL_SYS_LEN 3
#define NPU_FCM_CFG_L3_TAG_WAY3_WAY0_MEM_CTRL_SYS_OFFSET 29
#define NPU_FCM_CFG_L3_TAG_WAY7_WAY4_MEM_CTRL_SYS_LEN 3
#define NPU_FCM_CFG_L3_TAG_WAY7_WAY4_MEM_CTRL_SYS_OFFSET 26
#define NPU_FCM_CFG_L3_TAG_WAY11_WAY8_MEM_CTRL_SYS_LEN 3
#define NPU_FCM_CFG_L3_TAG_WAY11_WAY8_MEM_CTRL_SYS_OFFSET 23
#define NPU_FCM_CFG_L3_TAG_WAY15_WAY12_MEM_CTRL_SYS_LEN 3
#define NPU_FCM_CFG_L3_TAG_WAY15_WAY12_MEM_CTRL_SYS_OFFSET 20
#define NPU_FCM_CFG_L3_OTHER_MEM_CTRL_SYS_LEN 3
#define NPU_FCM_CFG_L3_OTHER_MEM_CTRL_SYS_OFFSET 15
#define NPU_FCM_CFG_L3_SF_MEM_CTRL_SYS_LEN 3
#define NPU_FCM_CFG_L3_SF_MEM_CTRL_SYS_OFFSET 12
#define NPU_FCM_CFG_L3_DATA_WAY3_WAY0_MEM_CTRL_SYS_LEN 3
#define NPU_FCM_CFG_L3_DATA_WAY3_WAY0_MEM_CTRL_SYS_OFFSET 9
#define NPU_FCM_CFG_L3_DATA_WAY7_WAY4_MEM_CTRL_SYS_LEN 3
#define NPU_FCM_CFG_L3_DATA_WAY7_WAY4_MEM_CTRL_SYS_OFFSET 6
#define NPU_FCM_CFG_L3_DATA_WAY11_WAY8_MEM_CTRL_SYS_LEN 3
#define NPU_FCM_CFG_L3_DATA_WAY11_WAY8_MEM_CTRL_SYS_OFFSET 3
#define NPU_FCM_CFG_L3_DATA_WAY15_WAY12_MEM_CTRL_SYS_LEN 3
#define NPU_FCM_CFG_L3_DATA_WAY15_WAY12_MEM_CTRL_SYS_OFFSET 0
#define NPU_FCM_CFG_FCM_PCHANNEL_WAIT_CYCLE_DSLP_LEN 16
#define NPU_FCM_CFG_FCM_PCHANNEL_WAIT_CYCLE_DSLP_OFFSET 16
#define NPU_FCM_CFG_FCM_PCHANNEL_WAIT_CYCLE_SD_LEN 16
#define NPU_FCM_CFG_FCM_PCHANNEL_WAIT_CYCLE_SD_OFFSET 0
#define NPU_FCM_CFG_FCM_TP_LTDB_HISI_MEM_TRA_LEN 2
#define NPU_FCM_CFG_FCM_TP_LTDB_HISI_MEM_TRA_OFFSET 19
#define NPU_FCM_CFG_FCM_TP_LTDB_HISI_MEM_TSELW_LEN 2
#define NPU_FCM_CFG_FCM_TP_LTDB_HISI_MEM_TSELW_OFFSET 17
#define NPU_FCM_CFG_FCM_TP_LTDB_HISI_MEM_TSELR_TP_LEN 2
#define NPU_FCM_CFG_FCM_TP_LTDB_HISI_MEM_TSELR_TP_OFFSET 15
#define NPU_FCM_CFG_FCM_TP_LTDB_HISI_MEM_TEST_LEN 3
#define NPU_FCM_CFG_FCM_TP_LTDB_HISI_MEM_TEST_OFFSET 12
#define NPU_FCM_CFG_FCM_HC_SFRAM_HISI_MEM_TSELR_LEN 3
#define NPU_FCM_CFG_FCM_HC_SFRAM_HISI_MEM_TSELR_OFFSET 9
#define NPU_FCM_CFG_FCM_HC_SFRAM_HISI_MEM_TRA_LEN 2
#define NPU_FCM_CFG_FCM_HC_SFRAM_HISI_MEM_TRA_OFFSET 7
#define NPU_FCM_CFG_FCM_HC_SFRAM_HISI_MEM_TSELW_LEN 2
#define NPU_FCM_CFG_FCM_HC_SFRAM_HISI_MEM_TSELW_OFFSET 5
#define NPU_FCM_CFG_FCM_HC_SFRAM_HISI_MEM_TEST_LEN 3
#define NPU_FCM_CFG_FCM_HC_SFRAM_HISI_MEM_TEST_OFFSET 0
#define NPU_FCM_CFG_AWAKEUPM0_LEN 1
#define NPU_FCM_CFG_AWAKEUPM0_OFFSET 8
#define NPU_FCM_CFG_CLUSTERPWRSTAT_ACTIVE_PORTION_LEN 4
#define NPU_FCM_CFG_CLUSTERPWRSTAT_ACTIVE_PORTION_OFFSET 4
#define NPU_FCM_CFG_CLUSTERDBGPWRUPREQ_LEN 1
#define NPU_FCM_CFG_CLUSTERDBGPWRUPREQ_OFFSET 3
#define NPU_FCM_CFG_DBGPWRUPREQ_LEN 1
#define NPU_FCM_CFG_DBGPWRUPREQ_OFFSET 2
#define NPU_FCM_CFG_PMUSNAPSHOTACK_LEN 1
#define NPU_FCM_CFG_PMUSNAPSHOTACK_OFFSET 1
#define NPU_FCM_CFG_FCM_IDLE_LEN 1
#define NPU_FCM_CFG_FCM_IDLE_OFFSET 0
#define NPU_FCM_CFG_PWR_QREQN_LEN 1
#define NPU_FCM_CFG_PWR_QREQN_OFFSET 23
#define NPU_FCM_CFG_PWR_QDENY_LEN 1
#define NPU_FCM_CFG_PWR_QDENY_OFFSET 22
#define NPU_FCM_CFG_PWR_QACTIVE_LEN 1
#define NPU_FCM_CFG_PWR_QACTIVE_OFFSET 21
#define NPU_FCM_CFG_PWR_QACCEPTN_LEN 1
#define NPU_FCM_CFG_PWR_QACCEPTN_OFFSET 20
#define NPU_FCM_CFG_PDBGTCLK_QREQN_LEN 1
#define NPU_FCM_CFG_PDBGTCLK_QREQN_OFFSET 19
#define NPU_FCM_CFG_PDBGTCLK_QDENY_LEN 1
#define NPU_FCM_CFG_PDBGTCLK_QDENY_OFFSET 18
#define NPU_FCM_CFG_PDBGCLK_QACTIVE_LEN 1
#define NPU_FCM_CFG_PDBGCLK_QACTIVE_OFFSET 17
#define NPU_FCM_CFG_PDBGCLK_QACCEPTN_LEN 1
#define NPU_FCM_CFG_PDBGCLK_QACCEPTN_OFFSET 16
#define NPU_FCM_CFG_SCLK_QREQN_LEN 1
#define NPU_FCM_CFG_SCLK_QREQN_OFFSET 15
#define NPU_FCM_CFG_SCLK_QDENY_LEN 1
#define NPU_FCM_CFG_SCLK_QDENY_OFFSET 14
#define NPU_FCM_CFG_SCLK_QACTIVE_LEN 1
#define NPU_FCM_CFG_SCLK_QACTIVE_OFFSET 13
#define NPU_FCM_CFG_SCLK_QACCEPTN_LEN 1
#define NPU_FCM_CFG_SCLK_QACCEPTN_OFFSET 12
#define NPU_FCM_CFG_PCLK_QREQN_LEN 1
#define NPU_FCM_CFG_PCLK_QREQN_OFFSET 11
#define NPU_FCM_CFG_PCLK_QDENY_LEN 1
#define NPU_FCM_CFG_PCLK_QDENY_OFFSET 10
#define NPU_FCM_CFG_PCLK_QACTIVE_LEN 1
#define NPU_FCM_CFG_PCLK_QACTIVE_OFFSET 9
#define NPU_FCM_CFG_PCLK_QACCEPTN_LEN 1
#define NPU_FCM_CFG_PCLK_QACCEPTN_OFFSET 8
#define NPU_FCM_CFG_GICCLK_QREQN_LEN 1
#define NPU_FCM_CFG_GICCLK_QREQN_OFFSET 7
#define NPU_FCM_CFG_GICCLK_QDENY_LEN 1
#define NPU_FCM_CFG_GICCLK_QDENY_OFFSET 6
#define NPU_FCM_CFG_GICCLK_QACTIVE_LEN 1
#define NPU_FCM_CFG_GICCLK_QACTIVE_OFFSET 5
#define NPU_FCM_CFG_GICCLK_QACCEPTN_LEN 1
#define NPU_FCM_CFG_GICCLK_QACCEPTN_OFFSET 4
#define NPU_FCM_CFG_ATCLK_QREQN_LEN 1
#define NPU_FCM_CFG_ATCLK_QREQN_OFFSET 3
#define NPU_FCM_CFG_ATCLK_QDENY_LEN 1
#define NPU_FCM_CFG_ATCLK_QDENY_OFFSET 2
#define NPU_FCM_CFG_ATCLK_QACTIVE_LEN 1
#define NPU_FCM_CFG_ATCLK_QACTIVE_OFFSET 1
#define NPU_FCM_CFG_ATCLK_QACCEPTN_LEN 1
#define NPU_FCM_CFG_ATCLK_QACCEPTN_OFFSET 0
#define NPU_FCM_CFG_CLUSTER_PACTIVE_LEN 20
#define NPU_FCM_CFG_CLUSTER_PACTIVE_OFFSET 12
#define NPU_FCM_CFG_CLUSTER_PSTATE_LEN 7
#define NPU_FCM_CFG_CLUSTER_PSTATE_OFFSET 4
#define NPU_FCM_CFG_CLUSTER_PREQ_LEN 1
#define NPU_FCM_CFG_CLUSTER_PREQ_OFFSET 2
#define NPU_FCM_CFG_CLUSTER_PDENY_LEN 1
#define NPU_FCM_CFG_CLUSTER_PDENY_OFFSET 1
#define NPU_FCM_CFG_CLUSTER_PACCEPT_LEN 1
#define NPU_FCM_CFG_CLUSTER_PACCEPT_OFFSET 0
#define NPU_FCM_CFG_CLUSTER_OFF_FLUSH_CACHE_VALID_LEN 1
#define NPU_FCM_CFG_CLUSTER_OFF_FLUSH_CACHE_VALID_OFFSET 19
#define NPU_FCM_CFG_CLUSTER_CURRENT_STATE_FLUSH_CACHE_LEN 3
#define NPU_FCM_CFG_CLUSTER_CURRENT_STATE_FLUSH_CACHE_OFFSET 16
#define NPU_FCM_CFG_CLUSTER_CURRENT_PSTATE_LEN 7
#define NPU_FCM_CFG_CLUSTER_CURRENT_PSTATE_OFFSET 6
#define NPU_FCM_CFG_CLUSTER_CURRENT_STATE_LEN 6
#define NPU_FCM_CFG_CLUSTER_CURRENT_STATE_OFFSET 0
#define NPU_FCM_CFG_FORCED_ON_SFONLY_COMPLETE_LEN 1
#define NPU_FCM_CFG_FORCED_ON_SFONLY_COMPLETE_OFFSET 31
#define NPU_FCM_CFG_CLUSTER_CAN_PD_LEN 1
#define NPU_FCM_CFG_CLUSTER_CAN_PD_OFFSET 28
#define NPU_FCM_CFG_PDENY_TO_SYS_LEN 1
#define NPU_FCM_CFG_PDENY_TO_SYS_OFFSET 24
#define NPU_FCM_CFG_PACCEPT_TO_SYS_LEN 1
#define NPU_FCM_CFG_PACCEPT_TO_SYS_OFFSET 20
#define NPU_FCM_CFG_PACTIVE_TO_SYS_LEN 20
#define NPU_FCM_CFG_PACTIVE_TO_SYS_OFFSET 0
#define NPU_FCM_CFG_FCM_L3_DSO_DBG_LEN 12
#define NPU_FCM_CFG_FCM_L3_DSO_DBG_OFFSET 8
#define NPU_FCM_CFG_FCM_CORE1_DSO_DBG_LEN 4
#define NPU_FCM_CFG_FCM_CORE1_DSO_DBG_OFFSET 4
#define NPU_FCM_CFG_FCM_CORE0_DSO_DBG_LEN 4
#define NPU_FCM_CFG_FCM_CORE0_DSO_DBG_OFFSET 0
#define NPU_FCM_CFG_NPU_FCM_ID_VERSION_LEN 32
#define NPU_FCM_CFG_NPU_FCM_ID_VERSION_OFFSET 0
#endif
