<!DOCTYPE html>
<html>
<head>
    <meta charset="UTF-8" />
    <title>MyPortfolio</title>
    <link href="styles.css" rel="stylesheet">
</head>
<body>
    <header >
        <nav id="navigation-bar">
            <button id="homebutton"><strong><span>Ryandeep Shelopal</span></strong></button>  <!--Will use name as "Home" Button/add css emphasis-->
            <ul class="navbar-links">
                <li><a href="resume.html" alt="resume">Resume</a></li>
                <li><a href="portfolio.html" alt="portfolio">Portfolio</a></li>
                <li><a href="answersToInterviewQuestions.html" alt="answersToInterviewQuestions">Answers to Your Interview Questions</a>
                <li><a href="contactMe.html" alt="contact">Contact Me</a></li>
            </ul>
            <button id="settingsbutton">Settings</button> 
        </nav>
    </header>
    <main>
        <section id="projects">
            <h2>Projects</h2>
            <search>
                <form id="portfoliosearch">
                <input type="text" placeholder="Search projects...">
                <button type="submit">Search</button>
                </form>
            </search>
            
        </section>
            <section id="projectslist">
                <br>
                <ul>
                    <li>
                        <strong>Developer Journal</strong> -
                        <a href="https://github.com/cse110-sp24-group33/cse110-sp24-group33" target="_blank">GitHub</a>
                        <p>Developed a streamlined and user-friendly journaling tool tailored for developers, enabling them to efficiently manage deadlines and daily tasks.</p>
                    </li>
                    <li>
                        <strong>SHA-256 Hardware Implementation</strong> - 
                        <a href="https://github.com/yourgithubusername" target="_blank">GitHub</a>
                        <p>Designed and implemented a SHA-256 hashing algorithm in SystemVerilog, ensuring efficient hardware acceleration.</p>
                    </li>
                    <li>
                        <strong>Custom CPU Design</strong> - 
                        <a href="https://github.com/a6srivastava/cse141L_processor" target="_blank">GitHub</a>
                        <p>Developed a custom processor architecture in SystemVerilog, implementing an accumulator-based ISA.</p>
                    </li>
                    <li>
                        <strong>Recommender System (Machine Learning)</strong> -
                        <a href="https://github.com/yourgithubusername" target="_blank">GitHub</a>
                        <p>Built an ML-based recommendation system for predicting user-book interactions, leveraging **SVD, Jaccard similarity, and Logistic Regression**.</p>
                    </li>
                    <li>
                        <strong>UART Communication System</strong> - 
                        <a href="https://github.com/yourgithubusername" target="_blank">GitHub</a>
                        <p>Developed a UART Transmitter-Receiver system in SystemVerilog, implementing a handshake synchronizer for reliable data transfer.</p>
                    </li>
                </ul>
            </section>
        </section>
    </main>
    <footer>
        <p>&copy; 2025 Ryandeep Shelopal</p>
    </footer>
    
    <script src="themes.js"></script>
</body>
</html>