/* arch/arm/mach-s3c64xx/include/mach/gpio-cfg.h
 *
 * Copyright 2011 Tomasz Figa <tomasz.figa at gmail.com>
 *
 * S3C64xx GPIO configuration support
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
*/

#ifndef _MACH_GPIO_CFG_H_
#define _MACH_GPIO_CFG_H_

#include <plat/gpio-cfg.h>

/* Convenience macros for S3C64XX */
#define S3C64XX_PIN(num)		S3C_PIN(S3C64XX_ ## num)
#define S3C64XX_PIN_SLP(slp)		S3C_PIN_CFG(S3C64XX_GPIO_SLP_ ## slp)

/* GPA */
#define S3C64XX_GPA0_UART0_RXD		S3C_PIN_NUM_CFG(S3C64XX_GPA(0), 2)
#define S3C64XX_GPA1_UART0_TXD		S3C_PIN_NUM_CFG(S3C64XX_GPA(1), 2)
#define S3C64XX_GPA2_UART0_CTSN		S3C_PIN_NUM_CFG(S3C64XX_GPA(2), 2)
#define S3C64XX_GPA3_UART0_RTSN		S3C_PIN_NUM_CFG(S3C64XX_GPA(3), 2)
#define S3C64XX_GPA4_UART1_RXD		S3C_PIN_NUM_CFG(S3C64XX_GPA(4), 2)
#define S3C64XX_GPA5_UART1_TXD		S3C_PIN_NUM_CFG(S3C64XX_GPA(5), 2)
#define S3C64XX_GPA6_UART1_CTSN		S3C_PIN_NUM_CFG(S3C64XX_GPA(6), 2)
#define S3C64XX_GPA7_UART1_RTSN		S3C_PIN_NUM_CFG(S3C64XX_GPA(7), 2)

/* GPB */
#define S3C64XX_GPB0_UART2_RXD		S3C_PIN_NUM_CFG(S3C64XX_GPB(0), 2)
#define S3C64XX_GPB0_EXT_DMA_REQ	S3C_PIN_NUM_CFG(S3C64XX_GPB(0), 3)
#define S3C64XX_GPB0_IRDA_RXD		S3C_PIN_NUM_CFG(S3C64XX_GPB(0), 4)
#define S3C64XX_GPB0_CF_ADDR0		S3C_PIN_NUM_CFG(S3C64XX_GPB(0), 5)
#define S3C64XX_GPB1_UART2_TXD		S3C_PIN_NUM_CFG(S3C64XX_GPB(1), 2)
#define S3C64XX_GPB1_EXT_DMA_ACK	S3C_PIN_NUM_CFG(S3C64XX_GPB(1), 3)
#define S3C64XX_GPB1_IRDA_TXD		S3C_PIN_NUM_CFG(S3C64XX_GPB(1), 4)
#define S3C64XX_GPB1_CF_ADDR1		S3C_PIN_NUM_CFG(S3C64XX_GPB(1), 5)
#define S3C64XX_GPB2_UART3_RXD		S3C_PIN_NUM_CFG(S3C64XX_GPB(2), 2)
#define S3C64XX_GPB2_IRDA_RXD		S3C_PIN_NUM_CFG(S3C64XX_GPB(2), 3)
#define S3C64XX_GPB2_EXT_DMA_REQ	S3C_PIN_NUM_CFG(S3C64XX_GPB(2), 4)
#define S3C64XX_GPB2_CF_ADDR2		S3C_PIN_NUM_CFG(S3C64XX_GPB(2), 5)
#define S3C6410_GPB2_I2C1_SCL		S3C_PIN_NUM_CFG(S3C64XX_GPB(2), 6)
#define S3C64XX_GPB3_UART3_TXD		S3C_PIN_NUM_CFG(S3C64XX_GPB(3), 2)
#define S3C64XX_GPB3_IRDA_TXD		S3C_PIN_NUM_CFG(S3C64XX_GPB(3), 3)
#define S3C64XX_GPB3_EXT_DMA_ACK	S3C_PIN_NUM_CFG(S3C64XX_GPB(3), 4)
#define S3C6410_GPB3_I2C1_SDA		S3C_PIN_NUM_CFG(S3C64XX_GPB(3), 6)
#define S3C64XX_GPB4_IRDA_SDBW		S3C_PIN_NUM_CFG(S3C64XX_GPB(4), 2)
#define S3C6410_GPB4_CAM_FIELD		S3C_PIN_NUM_CFG(S3C64XX_GPB(4), 3)
#define S3C64XX_GPB4_CF_DATA_DIR	S3C_PIN_NUM_CFG(S3C64XX_GPB(4), 4)
#define S3C6410_GPB5_I2C0_SCL		S3C_PIN_NUM_CFG(S3C64XX_GPB(5), 2)
#define S3C6410_GPB6_I2C0_SDA		S3C_PIN_NUM_CFG(S3C64XX_GPB(6), 2)

/* GPC */
#define S3C64XX_GPC0_SPI0_MISO		S3C_PIN_NUM_CFG(S3C64XX_GPC(0), 2)
#define S3C64XX_GPC0_CF_ADDR0		S3C_PIN_NUM_CFG(S3C64XX_GPC(0), 5)
#define S3C64XX_GPC1_SPI0_CLK		S3C_PIN_NUM_CFG(S3C64XX_GPC(1), 2)
#define S3C64XX_GPC1_CF_ADDR1		S3C_PIN_NUM_CFG(S3C64XX_GPC(1), 5)
#define S3C64XX_GPC2_SPI0_MOSI		S3C_PIN_NUM_CFG(S3C64XX_GPC(2), 2)
#define S3C64XX_GPC2_CF_ADDR2		S3C_PIN_NUM_CFG(S3C64XX_GPC(2), 5)
#define S3C64XX_GPC3_SPI0_CSN		S3C_PIN_NUM_CFG(S3C64XX_GPC(3), 2)
#define S3C64XX_GPC4_SPI1_MISO		S3C_PIN_NUM_CFG(S3C64XX_GPC(4), 2)
#define S3C64XX_GPC4_MMC2_CMD		S3C_PIN_NUM_CFG(S3C64XX_GPC(4), 3)
#define S3C6410_GPC4_I2S_V40_DO0	S3C_PIN_NUM_CFG(S3C64XX_GPC(4), 5)
#define S3C64XX_GPC5_SPI1_CLK		S3C_PIN_NUM_CFG(S3C64XX_GPC(5), 2)
#define S3C64XX_GPC5_MMC2_CLK		S3C_PIN_NUM_CFG(S3C64XX_GPC(5), 3)
#define S3C6410_GPC5_I2S_V40_DO1	S3C_PIN_NUM_CFG(S3C64XX_GPC(5), 5)
#define S3C64XX_GPC6_SPI1_MOSI		S3C_PIN_NUM_CFG(S3C64XX_GPC(6), 2)
#define S3C64XX_GPC7_SPI1_CSN		S3C_PIN_NUM_CFG(S3C64XX_GPC(7), 2)
#define S3C6410_GPC7_I2S_V40_DO2	S3C_PIN_NUM_CFG(S3C64XX_GPC(7), 5)

/* GPD */
#define S3C64XX_GPD0_PCM0_SCLK		S3C_PIN_NUM_CFG(S3C64XX_GPD(0), 2)
#define S3C64XX_GPD0_I2S0_CLK		S3C_PIN_NUM_CFG(S3C64XX_GPD(0), 3)
#define S3C64XX_GPD0_AC97_BITCLK	S3C_PIN_NUM_CFG(S3C64XX_GPD(0), 4)
#define S3C64XX_GPD1_PCM0_EXTCLK	S3C_PIN_NUM_CFG(S3C64XX_GPD(1), 2)
#define S3C64XX_GPD1_I2S0_CDCLK		S3C_PIN_NUM_CFG(S3C64XX_GPD(1), 3)
#define S3C64XX_GPD1_AC97_RST		S3C_PIN_NUM_CFG(S3C64XX_GPD(1), 4)
#define S3C64XX_GPD2_PCM0_FSYNC		S3C_PIN_NUM_CFG(S3C64XX_GPD(2), 2)
#define S3C64XX_GPD2_I2S0_LRCLK		S3C_PIN_NUM_CFG(S3C64XX_GPD(2), 3)
#define S3C64XX_GPD2_AC97_SYNC		S3C_PIN_NUM_CFG(S3C64XX_GPD(2), 4)
#define S3C64XX_GPD3_PCM0_SIN		S3C_PIN_NUM_CFG(S3C64XX_GPD(3), 2)
#define S3C64XX_GPD3_I2S0_DI		S3C_PIN_NUM_CFG(S3C64XX_GPD(3), 3)
#define S3C64XX_GPD3_AC97_SDI		S3C_PIN_NUM_CFG(S3C64XX_GPD(3), 4)
#define S3C64XX_GPD4_PCM0_SOUT		S3C_PIN_NUM_CFG(S3C64XX_GPD(4), 2)
#define S3C64XX_GPD4_I2S0_DO		S3C_PIN_NUM_CFG(S3C64XX_GPD(4), 3)
#define S3C64XX_GPD4_AC97_SDO		S3C_PIN_NUM_CFG(S3C64XX_GPD(4), 4)

/* GPE */
#define S3C64XX_GPE0_PCM1_SCLK		S3C_PIN_NUM_CFG(S3C64XX_GPE(0), 2)
#define S3C64XX_GPE0_I2S1_CLK		S3C_PIN_NUM_CFG(S3C64XX_GPE(0), 3)
#define S3C64XX_GPE0_AC97_BITCLK	S3C_PIN_NUM_CFG(S3C64XX_GPE(0), 4)
#define S3C64XX_GPE1_PCM1_EXTCLK	S3C_PIN_NUM_CFG(S3C64XX_GPE(1), 2)
#define S3C64XX_GPE1_I2S1_CDCLK		S3C_PIN_NUM_CFG(S3C64XX_GPE(1), 3)
#define S3C64XX_GPE1_AC97_RST		S3C_PIN_NUM_CFG(S3C64XX_GPE(1), 4)
#define S3C64XX_GPE2_PCM1_FSYNC		S3C_PIN_NUM_CFG(S3C64XX_GPE(2), 2)
#define S3C64XX_GPE2_I2S1_LRCLK		S3C_PIN_NUM_CFG(S3C64XX_GPE(2), 3)
#define S3C64XX_GPE2_AC97_SYNC		S3C_PIN_NUM_CFG(S3C64XX_GPE(2), 4)
#define S3C64XX_GPE3_PCM1_SIN		S3C_PIN_NUM_CFG(S3C64XX_GPE(3), 2)
#define S3C64XX_GPE3_I2S1_DI		S3C_PIN_NUM_CFG(S3C64XX_GPE(3), 3)
#define S3C64XX_GPE3_AC97_SDI		S3C_PIN_NUM_CFG(S3C64XX_GPE(3), 4)
#define S3C64XX_GPE4_PCM1_SOUT		S3C_PIN_NUM_CFG(S3C64XX_GPE(4), 2)
#define S3C64XX_GPE4_I2S1_DO		S3C_PIN_NUM_CFG(S3C64XX_GPE(4), 3)
#define S3C64XX_GPE4_AC97_SDO		S3C_PIN_NUM_CFG(S3C64XX_GPE(4), 4)

/* GPF */
#define S3C64XX_GPF0_CAMIF_CLK		S3C_PIN_NUM_CFG(S3C64XX_GPF(0), 2)
#define S3C64XX_GPF1_CAMIF_HREF		S3C_PIN_NUM_CFG(S3C64XX_GPF(1), 2)
#define S3C64XX_GPF2_CAMIF_PCLK		S3C_PIN_NUM_CFG(S3C64XX_GPF(2), 2)
#define S3C64XX_GPF3_CAMIF_RSTN		S3C_PIN_NUM_CFG(S3C64XX_GPF(3), 2)
#define S3C64XX_GPF4_CAMIF_VSYNC	S3C_PIN_NUM_CFG(S3C64XX_GPF(4), 2)
#define S3C64XX_GPF5_CAMIF_YDATA0	S3C_PIN_NUM_CFG(S3C64XX_GPF(5), 2)
#define S3C64XX_GPF6_CAMIF_YDATA1	S3C_PIN_NUM_CFG(S3C64XX_GPF(6), 2)
#define S3C64XX_GPF7_CAMIF_YDATA2	S3C_PIN_NUM_CFG(S3C64XX_GPF(7), 2)
#define S3C64XX_GPF8_CAMIF_YDATA3	S3C_PIN_NUM_CFG(S3C64XX_GPF(8), 2)
#define S3C64XX_GPF9_CAMIF_YDATA4	S3C_PIN_NUM_CFG(S3C64XX_GPF(9), 2)
#define S3C64XX_GPF10_CAMIF_YDATA5	S3C_PIN_NUM_CFG(S3C64XX_GPF(10), 2)
#define S3C64XX_GPF11_CAMIF_YDATA6	S3C_PIN_NUM_CFG(S3C64XX_GPF(11), 2)
#define S3C64XX_GPF12_CAMIF_YDATA7	S3C_PIN_NUM_CFG(S3C64XX_GPF(12), 2)
#define S3C64XX_GPF13_PWM_ECLK		S3C_PIN_NUM_CFG(S3C64XX_GPF(13), 2)
#define S3C64XX_GPF14_PWM_TOUT0		S3C_PIN_NUM_CFG(S3C64XX_GPF(14), 2)
#define S3C64XX_GPF14_CLKOUT0		S3C_PIN_NUM_CFG(S3C64XX_GPF(14), 3)
#define S3C64XX_GPF15_PWM_TOUT1		S3C_PIN_NUM_CFG(S3C64XX_GPF(15), 2)

/* GPG */
#define S3C64XX_GPG0_MMC0_CLK		S3C_PIN_NUM_CFG(S3C64XX_GPG(0), 2)
#define S3C64XX_GPG1_MMC0_CMD		S3C_PIN_NUM_CFG(S3C64XX_GPG(1), 2)
#define S3C64XX_GPG2_MMC0_DATA0		S3C_PIN_NUM_CFG(S3C64XX_GPG(2), 2)
#define S3C64XX_GPG3_MMC0_DATA1		S3C_PIN_NUM_CFG(S3C64XX_GPG(3), 2)
#define S3C64XX_GPG4_MMC0_DATA2		S3C_PIN_NUM_CFG(S3C64XX_GPG(4), 2)
#define S3C64XX_GPG5_MMC0_DATA3		S3C_PIN_NUM_CFG(S3C64XX_GPG(5), 2)
#define S3C64XX_GPG6_MMC0_CDN		S3C_PIN_NUM_CFG(S3C64XX_GPG(6), 2)
#define S3C64XX_GPG6_MMC1_CDN		S3C_PIN_NUM_CFG(S3C64XX_GPG(6), 3)

/* GPH */
#define S3C64XX_GPH0_MMC1_CLK		S3C_PIN_NUM_CFG(S3C64XX_GPH(0), 2)
#define S3C64XX_GPH0_KEYPAD_COL0	S3C_PIN_NUM_CFG(S3C64XX_GPH(0), 4)
#define S3C64XX_GPH0_CF_ADDR0		S3C_PIN_NUM_CFG(S3C64XX_GPH(0), 5)
#define S3C64XX_GPH1_MMC1_CMD		S3C_PIN_NUM_CFG(S3C64XX_GPH(1), 2)
#define S3C64XX_GPH1_KEYPAD_COL1	S3C_PIN_NUM_CFG(S3C64XX_GPH(1), 4)
#define S3C64XX_GPH1_CF_ADDR1		S3C_PIN_NUM_CFG(S3C64XX_GPH(1), 5)
#define S3C64XX_GPH2_MMC1_DATA0		S3C_PIN_NUM_CFG(S3C64XX_GPH(2), 2)
#define S3C64XX_GPH2_KEYPAD_COL2	S3C_PIN_NUM_CFG(S3C64XX_GPH(2), 4)
#define S3C64XX_GPH2_CF_ADDR2		S3C_PIN_NUM_CFG(S3C64XX_GPH(2), 5)
#define S3C64XX_GPH3_MMC1_DATA1		S3C_PIN_NUM_CFG(S3C64XX_GPH(3), 2)
#define S3C64XX_GPH3_KEYPAD_COL3	S3C_PIN_NUM_CFG(S3C64XX_GPH(3), 4)
#define S3C64XX_GPH4_MMC1_DATA2		S3C_PIN_NUM_CFG(S3C64XX_GPH(4), 2)
#define S3C64XX_GPH4_KEYPAD_COL4	S3C_PIN_NUM_CFG(S3C64XX_GPH(4), 4)
#define S3C64XX_GPH5_MMC1_DATA3		S3C_PIN_NUM_CFG(S3C64XX_GPH(5), 2)
#define S3C64XX_GPH5_KEYPAD_COL5	S3C_PIN_NUM_CFG(S3C64XX_GPH(5), 4)
#define S3C64XX_GPH6_MMC1_DATA4		S3C_PIN_NUM_CFG(S3C64XX_GPH(6), 2)
#define S3C64XX_GPH6_MMC2_DATA0		S3C_PIN_NUM_CFG(S3C64XX_GPH(6), 3)
#define S3C64XX_GPH6_KEYPAD_COL6	S3C_PIN_NUM_CFG(S3C64XX_GPH(6), 4)
#define S3C6410_GPH6_I2S_V40_BCLK	S3C_PIN_NUM_CFG(S3C64XX_GPH(6), 5)
#define S3C64XX_GPH6_CF_ADDR0		S3C_PIN_NUM_CFG(S3C64XX_GPH(6), 6)
#define S3C64XX_GPH7_MMC1_DATA5		S3C_PIN_NUM_CFG(S3C64XX_GPH(7), 2)
#define S3C64XX_GPH7_MMC2_DATA1		S3C_PIN_NUM_CFG(S3C64XX_GPH(7), 3)
#define S3C64XX_GPH7_KEYPAD_COL7	S3C_PIN_NUM_CFG(S3C64XX_GPH(7), 4)
#define S3C6410_GPH7_I2S_V40_CDCLK	S3C_PIN_NUM_CFG(S3C64XX_GPH(7), 5)
#define S3C64XX_GPH7_CF_ADDR1		S3C_PIN_NUM_CFG(S3C64XX_GPH(7), 6)
#define S3C64XX_GPH8_MMC1_DATA6		S3C_PIN_NUM_CFG(S3C64XX_GPH(8), 2)
#define S3C64XX_GPH8_MMC2_DATA2		S3C_PIN_NUM_CFG(S3C64XX_GPH(8), 3)
#define S3C6410_GPH8_I2S_V40_LRCLK	S3C_PIN_NUM_CFG(S3C64XX_GPH(8), 5)
#define S3C64XX_GPH8_CF_ADDR2		S3C_PIN_NUM_CFG(S3C64XX_GPH(8), 6)
#define S3C64XX_GPH9_MMC1_DATA7		S3C_PIN_NUM_CFG(S3C64XX_GPH(9), 2)
#define S3C64XX_GPH9_MMC2_DATA3		S3C_PIN_NUM_CFG(S3C64XX_GPH(9), 3)
#define S3C6410_GPH9_I2S_V40_DI		S3C_PIN_NUM_CFG(S3C64XX_GPH(9), 5)

/* GPI */
#define S3C64XX_GPI0_LCD_VD0		S3C_PIN_NUM_CFG(S3C64XX_GPI(0), 2)
#define S3C64XX_GPI1_LCD_VD1		S3C_PIN_NUM_CFG(S3C64XX_GPI(1), 2)
#define S3C64XX_GPI2_LCD_VD2		S3C_PIN_NUM_CFG(S3C64XX_GPI(2), 2)
#define S3C64XX_GPI3_LCD_VD3		S3C_PIN_NUM_CFG(S3C64XX_GPI(3), 2)
#define S3C64XX_GPI4_LCD_VD4		S3C_PIN_NUM_CFG(S3C64XX_GPI(4), 2)
#define S3C64XX_GPI5_LCD_VD5		S3C_PIN_NUM_CFG(S3C64XX_GPI(5), 2)
#define S3C64XX_GPI6_LCD_VD6		S3C_PIN_NUM_CFG(S3C64XX_GPI(6), 2)
#define S3C64XX_GPI7_LCD_VD7		S3C_PIN_NUM_CFG(S3C64XX_GPI(7), 2)
#define S3C64XX_GPI8_LCD_VD8		S3C_PIN_NUM_CFG(S3C64XX_GPI(8), 2)
#define S3C64XX_GPI9_LCD_VD9		S3C_PIN_NUM_CFG(S3C64XX_GPI(9), 2)
#define S3C64XX_GPI10_LCD_VD10		S3C_PIN_NUM_CFG(S3C64XX_GPI(10), 2)
#define S3C64XX_GPI11_LCD_VD11		S3C_PIN_NUM_CFG(S3C64XX_GPI(11), 2)
#define S3C64XX_GPI12_LCD_VD12		S3C_PIN_NUM_CFG(S3C64XX_GPI(12), 2)
#define S3C64XX_GPI13_LCD_VD13		S3C_PIN_NUM_CFG(S3C64XX_GPI(13), 2)
#define S3C64XX_GPI14_LCD_VD14		S3C_PIN_NUM_CFG(S3C64XX_GPI(14), 2)
#define S3C64XX_GPI15_LCD_VD15		S3C_PIN_NUM_CFG(S3C64XX_GPI(15), 2)

/* GPJ */
#define S3C64XX_GPJ0_LCD_VD16		S3C_PIN_NUM_CFG(S3C64XX_GPJ(0), 2)
#define S3C64XX_GPJ1_LCD_VD17		S3C_PIN_NUM_CFG(S3C64XX_GPJ(1), 2)
#define S3C64XX_GPJ2_LCD_VD18		S3C_PIN_NUM_CFG(S3C64XX_GPJ(2), 2)
#define S3C64XX_GPJ3_LCD_VD19		S3C_PIN_NUM_CFG(S3C64XX_GPJ(3), 2)
#define S3C64XX_GPJ4_LCD_VD20		S3C_PIN_NUM_CFG(S3C64XX_GPJ(4), 2)
#define S3C64XX_GPJ5_LCD_VD21		S3C_PIN_NUM_CFG(S3C64XX_GPJ(5), 2)
#define S3C64XX_GPJ6_LCD_VD22		S3C_PIN_NUM_CFG(S3C64XX_GPJ(6), 2)
#define S3C64XX_GPJ7_LCD_VD23		S3C_PIN_NUM_CFG(S3C64XX_GPJ(7), 2)
#define S3C64XX_GPJ8_LCD_HSYNC		S3C_PIN_NUM_CFG(S3C64XX_GPJ(8), 2)
#define S3C64XX_GPJ9_LCD_VSYNC		S3C_PIN_NUM_CFG(S3C64XX_GPJ(9), 2)
#define S3C64XX_GPJ10_LCD_VDEN		S3C_PIN_NUM_CFG(S3C64XX_GPJ(10), 2)
#define S3C64XX_GPJ11_LCD_VCLK		S3C_PIN_NUM_CFG(S3C64XX_GPJ(11), 2)

/* GPK */
#define S3C64XX_GPK0_HOSTIF_DATA0	S3C_PIN_NUM_CFG(S3C64XX_GPK(0), 2)
#define S3C64XX_GPK0_HSI_RX_RDY		S3C_PIN_NUM_CFG(S3C64XX_GPK(0), 3)
#define S3C64XX_GPK0_CF_DATA0		S3C_PIN_NUM_CFG(S3C64XX_GPK(0), 5)
#define S3C64XX_GPK1_HOSTIF_DATA1	S3C_PIN_NUM_CFG(S3C64XX_GPK(1), 2)
#define S3C64XX_GPK1_HSI_RX_WAKE	S3C_PIN_NUM_CFG(S3C64XX_GPK(1), 3)
#define S3C64XX_GPK1_CF_DATA1		S3C_PIN_NUM_CFG(S3C64XX_GPK(1), 5)
#define S3C64XX_GPK2_HOSTIF_DATA2	S3C_PIN_NUM_CFG(S3C64XX_GPK(2), 2)
#define S3C64XX_GPK2_HSI_RX_FLAG	S3C_PIN_NUM_CFG(S3C64XX_GPK(2), 3)
#define S3C64XX_GPK2_CF_DATA2		S3C_PIN_NUM_CFG(S3C64XX_GPK(2), 5)
#define S3C64XX_GPK3_HOSTIF_DATA3	S3C_PIN_NUM_CFG(S3C64XX_GPK(3), 2)
#define S3C64XX_GPK3_HSI_RX_DATA	S3C_PIN_NUM_CFG(S3C64XX_GPK(3), 3)
#define S3C64XX_GPK3_CF_DATA3		S3C_PIN_NUM_CFG(S3C64XX_GPK(3), 5)
#define S3C64XX_GPK4_HOSTIF_DATA4	S3C_PIN_NUM_CFG(S3C64XX_GPK(4), 2)
#define S3C64XX_GPK4_HSI_TX_RDY		S3C_PIN_NUM_CFG(S3C64XX_GPK(4), 3)
#define S3C64XX_GPK4_CF_DATA4		S3C_PIN_NUM_CFG(S3C64XX_GPK(4), 5)
#define S3C64XX_GPK5_HOSTIF_DATA5	S3C_PIN_NUM_CFG(S3C64XX_GPK(5), 2)
#define S3C64XX_GPK5_HSI_TX_WAKE	S3C_PIN_NUM_CFG(S3C64XX_GPK(5), 3)
#define S3C64XX_GPK5_CF_DATA5		S3C_PIN_NUM_CFG(S3C64XX_GPK(5), 5)
#define S3C64XX_GPK6_HOSTIF_DATA6	S3C_PIN_NUM_CFG(S3C64XX_GPK(6), 2)
#define S3C64XX_GPK6_HSI_TX_FLAG	S3C_PIN_NUM_CFG(S3C64XX_GPK(6), 3)
#define S3C64XX_GPK6_CF_DATA6		S3C_PIN_NUM_CFG(S3C64XX_GPK(6), 5)
#define S3C64XX_GPK7_HOSTIF_DATA7	S3C_PIN_NUM_CFG(S3C64XX_GPK(7), 2)
#define S3C64XX_GPK7_HSI_TX_DATAS	S3C_PIN_NUM_CFG(S3C64XX_GPK(7), 3)
#define S3C64XX_GPK7_CF_DATA7		S3C_PIN_NUM_CFG(S3C64XX_GPK(7), 5)
#define S3C64XX_GPK8_HOSTIF_DATA8	S3C_PIN_NUM_CFG(S3C64XX_GPK(8), 2)
#define S3C64XX_GPK8_KEYPAD_ROW0	S3C_PIN_NUM_CFG(S3C64XX_GPK(8), 3)
#define S3C64XX_GPK8_CF_DATA8		S3C_PIN_NUM_CFG(S3C64XX_GPK(8), 5)
#define S3C64XX_GPK9_HOSTIF_DATA9	S3C_PIN_NUM_CFG(S3C64XX_GPK(9), 2)
#define S3C64XX_GPK9_KEYPAD_ROW1	S3C_PIN_NUM_CFG(S3C64XX_GPK(9), 3)
#define S3C64XX_GPK9_CF_DATA9		S3C_PIN_NUM_CFG(S3C64XX_GPK(9), 5)
#define S3C64XX_GPK10_HOSTIF_DATA10	S3C_PIN_NUM_CFG(S3C64XX_GPK(10), 2)
#define S3C64XX_GPK10_KEYPAD_ROW2	S3C_PIN_NUM_CFG(S3C64XX_GPK(10), 3)
#define S3C64XX_GPK10_CF_DATA10		S3C_PIN_NUM_CFG(S3C64XX_GPK(10), 5)
#define S3C64XX_GPK11_HOSTIF_DATA11	S3C_PIN_NUM_CFG(S3C64XX_GPK(11), 2)
#define S3C64XX_GPK11_KEYPAD_ROW3	S3C_PIN_NUM_CFG(S3C64XX_GPK(11), 3)
#define S3C64XX_GPK11_CF_DATA11		S3C_PIN_NUM_CFG(S3C64XX_GPK(11), 5)
#define S3C64XX_GPK12_HOSTIF_DATA12	S3C_PIN_NUM_CFG(S3C64XX_GPK(12), 2)
#define S3C64XX_GPK12_KEYPAD_ROW4	S3C_PIN_NUM_CFG(S3C64XX_GPK(12), 3)
#define S3C64XX_GPK12_CF_DATA12		S3C_PIN_NUM_CFG(S3C64XX_GPK(12), 5)
#define S3C64XX_GPK13_HOSTIF_DATA13	S3C_PIN_NUM_CFG(S3C64XX_GPK(13), 2)
#define S3C64XX_GPK13_KEYPAD_ROW5	S3C_PIN_NUM_CFG(S3C64XX_GPK(13), 3)
#define S3C64XX_GPK13_CF_DATA13		S3C_PIN_NUM_CFG(S3C64XX_GPK(13), 5)
#define S3C64XX_GPK14_HOSTIF_DATA14	S3C_PIN_NUM_CFG(S3C64XX_GPK(14), 2)
#define S3C64XX_GPK14_KEYPAD_ROW6	S3C_PIN_NUM_CFG(S3C64XX_GPK(14), 3)
#define S3C64XX_GPK14_CF_DATA14		S3C_PIN_NUM_CFG(S3C64XX_GPK(14), 5)
#define S3C64XX_GPK15_HOSTIF_DATA15	S3C_PIN_NUM_CFG(S3C64XX_GPK(15), 2)
#define S3C64XX_GPK15_KEYPAD_ROW7	S3C_PIN_NUM_CFG(S3C64XX_GPK(15), 3)
#define S3C64XX_GPK15_CF_DATA15		S3C_PIN_NUM_CFG(S3C64XX_GPK(15), 5)

/* GPL */
#define S3C64XX_GPL0_HOSTIF_ADDR0	S3C_PIN_NUM_CFG(S3C64XX_GPL(0), 2)
#define S3C64XX_GPL0_KEYPAD_COL0	S3C_PIN_NUM_CFG(S3C64XX_GPL(0), 3)
#define S3C64XX_GPL0_CF_ADDR0		S3C_PIN_NUM_CFG(S3C64XX_GPL(0), 6)
#define S3C64XX_GPL0_OTG_ULPI_DATA0	S3C_PIN_NUM_CFG(S3C64XX_GPL(0), 7)
#define S3C64XX_GPL1_HOSTIF_ADDR1	S3C_PIN_NUM_CFG(S3C64XX_GPL(1), 2)
#define S3C64XX_GPL1_KEYPAD_COL1	S3C_PIN_NUM_CFG(S3C64XX_GPL(1), 3)
#define S3C64XX_GPL1_CF_ADDR1		S3C_PIN_NUM_CFG(S3C64XX_GPL(1), 6)
#define S3C64XX_GPL1_OTG_ULPI_DATA1	S3C_PIN_NUM_CFG(S3C64XX_GPL(1), 7)
#define S3C64XX_GPL2_HOSTIF_ADDR2	S3C_PIN_NUM_CFG(S3C64XX_GPL(2), 2)
#define S3C64XX_GPL2_KEYPAD_COL2	S3C_PIN_NUM_CFG(S3C64XX_GPL(2), 3)
#define S3C64XX_GPL2_CF_ADDR2		S3C_PIN_NUM_CFG(S3C64XX_GPL(2), 6)
#define S3C64XX_GPL2_OTG_ULPI_DATA2	S3C_PIN_NUM_CFG(S3C64XX_GPL(2), 7)
#define S3C64XX_GPL3_HOSTIF_ADDR3	S3C_PIN_NUM_CFG(S3C64XX_GPL(3), 2)
#define S3C64XX_GPL3_KEYPAD_COL3	S3C_PIN_NUM_CFG(S3C64XX_GPL(3), 3)
#define S3C6410_GPL3_MEM0_INTATA	S3C_PIN_NUM_CFG(S3C64XX_GPL(3), 6)
#define S3C64XX_GPL3_OTG_ULPI_DATA3	S3C_PIN_NUM_CFG(S3C64XX_GPL(3), 7)
#define S3C64XX_GPL4_HOSTIF_ADDR4	S3C_PIN_NUM_CFG(S3C64XX_GPL(4), 2)
#define S3C64XX_GPL4_KEYPAD_COL4	S3C_PIN_NUM_CFG(S3C64XX_GPL(4), 3)
#define S3C641O_GPL4_MEM0_RESETATA	S3C_PIN_NUM_CFG(S3C64XX_GPL(4), 6)
#define S3C64XX_GPL4_OTG_ULPI_DATA4	S3C_PIN_NUM_CFG(S3C64XX_GPL(4), 7)
#define S3C64XX_GPL5_HOSTIF_ADDR5	S3C_PIN_NUM_CFG(S3C64XX_GPL(5), 2)
#define S3C64XX_GPL5_KEYPAD_COL5	S3C_PIN_NUM_CFG(S3C64XX_GPL(5), 3)
#define S3C6410_GPL5_MEM0_INPACKATA	S3C_PIN_NUM_CFG(S3C64XX_GPL(5), 6)
#define S3C64XX_GPL5_OTG_ULPI_DATA5	S3C_PIN_NUM_CFG(S3C64XX_GPL(5), 7)
#define S3C64XX_GPL6_HOSTIF_ADDR6	S3C_PIN_NUM_CFG(S3C64XX_GPL(6), 2)
#define S3C64XX_GPL6_KEYPAD_COL6	S3C_PIN_NUM_CFG(S3C64XX_GPL(6), 3)
#define S3C6410_GPL6_MEM0_REGATA	S3C_PIN_NUM_CFG(S3C64XX_GPL(6), 6)
#define S3C64XX_GPL6_OTG_ULPI_DATA6	S3C_PIN_NUM_CFG(S3C64XX_GPL(6), 7)
#define S3C64XX_GPL7_HOSTIF_ADDR7	S3C_PIN_NUM_CFG(S3C64XX_GPL(7), 2)
#define S3C64XX_GPL7_KEYPAD_COL7	S3C_PIN_NUM_CFG(S3C64XX_GPL(7), 3)
#define S3C6410_GPL7_MEM0_CDATA		S3C_PIN_NUM_CFG(S3C64XX_GPL(7), 6)
#define S3C64XX_GPL7_OTG_ULPI_DATA7	S3C_PIN_NUM_CFG(S3C64XX_GPL(7), 7)
#define S3C64XX_GPL8_HOSTIF_ADDR8	S3C_PIN_NUM_CFG(S3C64XX_GPL(8), 2)
#define S3C64XX_GPL8_CF_CE0		S3C_PIN_NUM_CFG(S3C64XX_GPL(8), 5)
#define S3C64XX_GPL8_OTG_ULPI_STP	S3C_PIN_NUM_CFG(S3C64XX_GPL(8), 7)
#define S3C64XX_GPL9_HOSTIF_ADDR9	S3C_PIN_NUM_CFG(S3C64XX_GPL(9), 2)
#define S3C64XX_GPL9_CF_CE1		S3C_PIN_NUM_CFG(S3C64XX_GPL(9), 5)
#define S3C64XX_GPL9_OTG_ULPI_CLK	S3C_PIN_NUM_CFG(S3C64XX_GPL(9), 7)
#define S3C64XX_GPL10_HOSTIF_ADDR10	S3C_PIN_NUM_CFG(S3C64XX_GPL(10), 2)
#define S3C64XX_GPL10_CF_IORD		S3C_PIN_NUM_CFG(S3C64XX_GPL(10), 5)
#define S3C64XX_GPL10_OTG_ULPI_NXT	S3C_PIN_NUM_CFG(S3C64XX_GPL(10), 7)
#define S3C64XX_GPL11_HOSTIF_ADDR11	S3C_PIN_NUM_CFG(S3C64XX_GPL(11), 2)
#define S3C64XX_GPL11_CF_IOWR		S3C_PIN_NUM_CFG(S3C64XX_GPL(11), 5)
#define S3C64XX_GPL11_OTG_ULPI_DIR	S3C_PIN_NUM_CFG(S3C64XX_GPL(11), 6)
#define S3C64XX_GPL12_HOSTIF_ADDR12	S3C_PIN_NUM_CFG(S3C64XX_GPL(12), 2)
#define S3C64XX_GPL12_CF_IORDY		S3C_PIN_NUM_CFG(S3C64XX_GPL(12), 5)
#define S3C64XX_GPL13_HOSTIF_DATA16	S3C_PIN_NUM_CFG(S3C64XX_GPL(13), 2)
#define S3C64XX_GPL13_CF_DATA8		S3C_PIN_NUM_CFG(S3C64XX_GPL(13), 5)
#define S3C64XX_GPL14_HOSTIF_DATA17	S3C_PIN_NUM_CFG(S3C64XX_GPL(14), 2)
#define S3C64XX_GPL14_CF_DATA9		S3C_PIN_NUM_CFG(S3C64XX_GPL(14), 5)

/* GPM */
#define S3C64XX_GPM0_HOSTIF_CSN		S3C_PIN_NUM_CFG(S3C64XX_GPM(0), 2)
#define S3C64XX_GPM0_CF_CE0		S3C_PIN_NUM_CFG(S3C64XX_GPM(0), 6)
#define S3C64XX_GPM1_HOSTIF_CSN_MAIN	S3C_PIN_NUM_CFG(S3C64XX_GPM(1), 2)
#define S3C64XX_GPM1_CF_CE1		S3C_PIN_NUM_CFG(S3C64XX_GPM(1), 6)
#define S3C64XX_GPM2_HOSTIF_CSN_SUB	S3C_PIN_NUM_CFG(S3C64XX_GPM(2), 2)
#define S3C64XX_GPM2_HOSTIF_MDP_VSYNC	S3C_PIN_NUM_CFG(S3C64XX_GPM(2), 4)
#define S3C64XX_GPM2_CF_IORD		S3C_PIN_NUM_CFG(S3C64XX_GPM(2), 6)
#define S3C64XX_GPM3_HOSTIF_WEN		S3C_PIN_NUM_CFG(S3C64XX_GPM(3), 2)
#define S3C64XX_GPM3_CF_IOWRD		S3C_PIN_NUM_CFG(S3C64XX_GPM(3), 6)
#define S3C64XX_GPM4_HOSTIF_OEN		S3C_PIN_NUM_CFG(S3C64XX_GPM(4), 2)
#define S3C64XX_GPM4_CF_IORDY		S3C_PIN_NUM_CFG(S3C64XX_GPM(4), 6)
#define S3C64XX_GPM5_HOSTIF_INTRN	S3C_PIN_NUM_CFG(S3C64XX_GPM(5), 2)
#define S3C64XX_GPM5_CF_DATA_DIR	S3C_PIN_NUM_CFG(S3C64XX_GPM(5), 3)

/* GPN */
#define S3C64XX_GPN0_KEYPAD_ROW0	S3C_PIN_NUM_CFG(S3C64XX_GPN(0), 3)
#define S3C64XX_GPN1_KEYPAD_ROW1	S3C_PIN_NUM_CFG(S3C64XX_GPN(1), 3)
#define S3C64XX_GPN2_KEYPAD_ROW2	S3C_PIN_NUM_CFG(S3C64XX_GPN(2), 3)
#define S3C64XX_GPN3_KEYPAD_ROW3	S3C_PIN_NUM_CFG(S3C64XX_GPN(3), 3)
#define S3C64XX_GPN4_KEYPAD_ROW4	S3C_PIN_NUM_CFG(S3C64XX_GPN(4), 3)
#define S3C64XX_GPN5_KEYPAD_ROW5	S3C_PIN_NUM_CFG(S3C64XX_GPN(5), 3)
#define S3C64XX_GPN6_KEYPAD_ROW6	S3C_PIN_NUM_CFG(S3C64XX_GPN(6), 3)
#define S3C64XX_GPN7_KEYPAD_ROW7	S3C_PIN_NUM_CFG(S3C64XX_GPN(7), 3)

/* GPO */
#define S3C64XX_GPO0_MEM0_NCS2		S3C_PIN_NUM_CFG(S3C64XX_GPO(0), 2)
#define S3C64XX_GPO1_MEM0_NCS3		S3C_PIN_NUM_CFG(S3C64XX_GPO(1), 2)
#define S3C64XX_GPO2_MEM0_NCS4		S3C_PIN_NUM_CFG(S3C64XX_GPO(2), 2)
#define S3C64XX_GPO3_MEM0_NCS5		S3C_PIN_NUM_CFG(S3C64XX_GPO(3), 2)
#define S3C64XX_GPO6_MEM0_ADDR6		S3C_PIN_NUM_CFG(S3C64XX_GPO(6), 2)
#define S3C64XX_GPO7_MEM0_ADDR7		S3C_PIN_NUM_CFG(S3C64XX_GPO(7), 2)
#define S3C64XX_GPO8_MEM0_ADDR8		S3C_PIN_NUM_CFG(S3C64XX_GPO(8), 2)
#define S3C64XX_GPO9_MEM0_ADDR9		S3C_PIN_NUM_CFG(S3C64XX_GPO(9), 2)
#define S3C64XX_GPO10_MEM0_ADDR10	S3C_PIN_NUM_CFG(S3C64XX_GPO(10), 2)
#define S3C64XX_GPO11_MEM0_ADDR11	S3C_PIN_NUM_CFG(S3C64XX_GPO(11), 2)
#define S3C64XX_GPO12_MEM0_ADDR12	S3C_PIN_NUM_CFG(S3C64XX_GPO(12), 2)
#define S3C64XX_GPO13_MEM0_ADDR13	S3C_PIN_NUM_CFG(S3C64XX_GPO(13), 2)
#define S3C64XX_GPO14_MEM0_ADDR14	S3C_PIN_NUM_CFG(S3C64XX_GPO(14), 2)
#define S3C64XX_GPO15_MEM0_ADDR15	S3C_PIN_NUM_CFG(S3C64XX_GPO(15), 2)

/* GPP */
#define S3C64XX_GPP0_MEM0_ADDRV		S3C_PIN_NUM_CFG(S3C64XX_GPP(0), 2)
#define S3C64XX_GPP1_MEM0_SMCLK		S3C_PIN_NUM_CFG(S3C64XX_GPP(1), 2)
#define S3C64XX_GPP2_MEM0_NWAIT		S3C_PIN_NUM_CFG(S3C64XX_GPP(2), 2)
#define S3C64XX_GPP3_MEM0_RDY0_ALE	S3C_PIN_NUM_CFG(S3C64XX_GPP(3), 2)
#define S3C64XX_GPP4_MEM0_RDY1_CLE	S3C_PIN_NUM_CFG(S3C64XX_GPP(4), 2)
#define S3C64XX_GPP5_MEM0_INTSM0_FWE	S3C_PIN_NUM_CFG(S3C64XX_GPP(5), 2)
#define S3C64XX_GPP6_MEM0_INTSM1_FRE	S3C_PIN_NUM_CFG(S3C64XX_GPP(6), 2)
#define S3C64XX_GPP7_MEM0_RPN_RNB	S3C_PIN_NUM_CFG(S3C64XX_GPP(7), 2)
#define S3C64XX_GPP8_MEM0_INTATA	S3C_PIN_NUM_CFG(S3C64XX_GPP(8), 2)
#define S3C64XX_GPP9_MEM0_RESETATA	S3C_PIN_NUM_CFG(S3C64XX_GPP(9), 2)
#define S3C64XX_GPP10_MEM0_INPACKATA	S3C_PIN_NUM_CFG(S3C64XX_GPP(10), 2)
#define S3C64XX_GPP11_MEM0_REGATA	S3C_PIN_NUM_CFG(S3C64XX_GPP(11), 2)
#define S3C64XX_GPP12_MEM0_WEATA	S3C_PIN_NUM_CFG(S3C64XX_GPP(12), 2)
#define S3C64XX_GPP13_MEM0_OEATA	S3C_PIN_NUM_CFG(S3C64XX_GPP(13), 2)
#define S3C64XX_GPP14_MEM0_CDATA	S3C_PIN_NUM_CFG(S3C64XX_GPP(14), 2)

/* GPQ */
#define S3C6410_GPQ0_MEM0_ADDR18_RAS	S3C_PIN_NUM_CFG(S3C64XX_GPQ(0), 2)
#define S3C6410_GPQ1_MEM0_ADDR19_CAS	S3C_PIN_NUM_CFG(S3C64XX_GPQ(1), 2)
#define S3C64XX_GPQ2_MEM0_SCLK		S3C_PIN_NUM_CFG(S3C64XX_GPQ(2), 2)
#define S3C64XX_GPQ3_MEM0_SCLKN		S3C_PIN_NUM_CFG(S3C64XX_GPQ(3), 2)
#define S3C64XX_GPQ4_MEM0_SCKE		S3C_PIN_NUM_CFG(S3C64XX_GPQ(4), 2)
#define S3C64XX_GPQ5_MEM0_DQS0		S3C_PIN_NUM_CFG(S3C64XX_GPQ(5), 2)
#define S3C64XX_GPQ6_MEM0_DQS1		S3C_PIN_NUM_CFG(S3C64XX_GPQ(6), 2)
#define S3C6410_GPQ7_MEM0_ADDR17_WENDMC	S3C_PIN_NUM_CFG(S3C64XX_GPQ(7), 2)
#define S3C6410_GPQ8_MEM0_ADDR17_APDMC	S3C_PIN_NUM_CFG(S3C64XX_GPQ(8), 2)

#endif /* _MACH_GPIO_CFG_H_ */
