Classic Timing Analyzer report for Block1
Wed Nov 05 18:57:44 2014
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK1'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                     ;
+------------------------------+-------+---------------+------------------------------------------------+------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------+-------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 6.834 ns                                       ; inst ; T1    ; CLK1       ; --       ; 0            ;
; Clock Setup: 'CLK1'          ; N/A   ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst ; inst1 ; CLK1       ; CLK1     ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;      ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------+-------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C6Q240C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK1            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK1'                                                                                                                                                                ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst3 ; inst  ; CLK1       ; CLK1     ; None                        ; None                      ; 0.832 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst  ; inst1 ; CLK1       ; CLK1     ; None                        ; None                      ; 0.832 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst1 ; inst2 ; CLK1       ; CLK1     ; None                        ; None                      ; 0.653 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst2 ; inst3 ; CLK1       ; CLK1     ; None                        ; None                      ; 0.652 ns                ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------+
; tco                                                         ;
+-------+--------------+------------+-------+----+------------+
; Slack ; Required tco ; Actual tco ; From  ; To ; From Clock ;
+-------+--------------+------------+-------+----+------------+
; N/A   ; None         ; 6.834 ns   ; inst  ; T1 ; CLK1       ;
; N/A   ; None         ; 6.737 ns   ; inst3 ; T4 ; CLK1       ;
; N/A   ; None         ; 6.398 ns   ; inst2 ; T3 ; CLK1       ;
; N/A   ; None         ; 6.398 ns   ; inst1 ; T2 ; CLK1       ;
+-------+--------------+------------+-------+----+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Wed Nov 05 18:57:43 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1 --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK1" is an undefined clock
Info: Clock "CLK1" Internal fmax is restricted to 275.03 MHz between source register "inst3" and destination register "inst"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.832 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X34_Y7_N3; Fanout = 2; REG Node = 'inst3'
            Info: 2: + IC(0.523 ns) + CELL(0.309 ns) = 0.832 ns; Loc. = LC_X34_Y7_N5; Fanout = 2; REG Node = 'inst'
            Info: Total cell delay = 0.309 ns ( 37.14 % )
            Info: Total interconnect delay = 0.523 ns ( 62.86 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK1" to destination register is 2.909 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 4; CLK Node = 'CLK1'
                Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X34_Y7_N5; Fanout = 2; REG Node = 'inst'
                Info: Total cell delay = 2.180 ns ( 74.94 % )
                Info: Total interconnect delay = 0.729 ns ( 25.06 % )
            Info: - Longest clock path from clock "CLK1" to source register is 2.909 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 4; CLK Node = 'CLK1'
                Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X34_Y7_N3; Fanout = 2; REG Node = 'inst3'
                Info: Total cell delay = 2.180 ns ( 74.94 % )
                Info: Total interconnect delay = 0.729 ns ( 25.06 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: tco from clock "CLK1" to destination pin "T1" through register "inst" is 6.834 ns
    Info: + Longest clock path from clock "CLK1" to source register is 2.909 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 4; CLK Node = 'CLK1'
        Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X34_Y7_N5; Fanout = 2; REG Node = 'inst'
        Info: Total cell delay = 2.180 ns ( 74.94 % )
        Info: Total interconnect delay = 0.729 ns ( 25.06 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 3.701 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X34_Y7_N5; Fanout = 2; REG Node = 'inst'
        Info: 2: + IC(1.577 ns) + CELL(2.124 ns) = 3.701 ns; Loc. = PIN_137; Fanout = 0; PIN Node = 'T1'
        Info: Total cell delay = 2.124 ns ( 57.39 % )
        Info: Total interconnect delay = 1.577 ns ( 42.61 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 133 megabytes
    Info: Processing ended: Wed Nov 05 18:57:44 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


