<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>triSYCL implementation of SYCL: trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt; Class Template Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">triSYCL implementation of SYCL
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacetrisycl.html">trisycl</a></li><li class="navelem"><a class="el" href="namespacetrisycl_1_1vendor.html">vendor</a></li><li class="navelem"><a class="el" href="namespacetrisycl_1_1vendor_1_1xilinx.html">xilinx</a></li><li class="navelem"><a class="el" href="namespacetrisycl_1_1vendor_1_1xilinx_1_1acap.html">acap</a></li><li class="navelem"><a class="el" href="namespacetrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie.html">aie</a></li><li class="navelem"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html">port_receiver</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pri-types">Private Types</a> &#124;
<a href="#pri-attribs">Private Attributes</a> &#124;
<a href="#pri-static-attribs">Static Private Attributes</a> &#124;
<a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt; Class Template Reference</div></div>
</div><!--header-->
<div class="contents">

<p>A router input port directing to an AIE core input or a BLI input.  
 <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html">connection.hpp</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;:</div>
<div class="dyncontent">
<div class="center"><img src="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver__inherit__graph.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver_3_01AXIStreamSwich_01_4_inherit__map" alt="Inheritance graph"/></div>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver_3_01AXIStreamSwich_01_4_inherit__map" id="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver_3_01AXIStreamSwich_01_4_inherit__map">
<area shape="rect" title="A router input port directing to an AIE core input or a BLI input." alt="" coords="23,184,190,240"/>
<area shape="rect" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html" title="Abstract interface for a communication port." alt="" coords="5,95,208,136"/>
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="28,5,185,47"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;:</div>
<div class="dyncontent">
<div class="center"><img src="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver__coll__graph.png" border="0" usemap="#atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver_3_01AXIStreamSwich_01_4_coll__map" alt="Collaboration graph"/></div>
<map name="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver_3_01AXIStreamSwich_01_4_coll__map" id="atrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver_3_01AXIStreamSwich_01_4_coll__map">
<area shape="rect" title="A router input port directing to an AIE core input or a BLI input." alt="" coords="571,90,737,146"/>
<area shape="rect" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html" title="Abstract interface for a communication port." alt="" coords="212,5,415,47"/>
<area shape="rect" href="group__debug__trace.html" title=" " alt="" coords="5,5,163,47"/>
<area shape="rect" title=" " alt="" coords="241,71,385,98"/>
<area shape="rect" title=" " alt="" coords="229,122,397,178"/>
<area shape="rect" title=" " alt="" coords="246,202,381,229"/>
<area shape="rect" title=" " alt="" coords="269,253,357,279"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a4079bd77687dbde0ec477174bfd52c28"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a4079bd77687dbde0ec477174bfd52c28">port_receiver</a> (AXIStreamSwich &amp;<a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a6fb1f3249c7e045743dbb723f7b1985e">axi_ss</a>, std::string_view <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#afec5b830064e85d20e6e05254aa89dac">component_name</a>)</td></tr>
<tr class="separator:a4079bd77687dbde0ec477174bfd52c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4fb0b81754030b7da104ab5be3b0050"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#ab4fb0b81754030b7da104ab5be3b0050">write</a> (const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;v) override</td></tr>
<tr class="memdesc:ab4fb0b81754030b7da104ab5be3b0050"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enqueue a packet (coming from the switch) to the core input.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#ab4fb0b81754030b7da104ab5be3b0050">More...</a><br /></td></tr>
<tr class="separator:ab4fb0b81754030b7da104ab5be3b0050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a015679a4294641d84b3687158fdc0c66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a015679a4294641d84b3687158fdc0c66">try_write</a> (const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;v) override</td></tr>
<tr class="memdesc:a015679a4294641d84b3687158fdc0c66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to enqueue a packet to the core input.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a015679a4294641d84b3687158fdc0c66">More...</a><br /></td></tr>
<tr class="separator:a015679a4294641d84b3687158fdc0c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac05c7ae23378d4056a464f7aa0a82fbc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a7d929127fe7f249c64fb491790ecf46b">value_type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#ac05c7ae23378d4056a464f7aa0a82fbc">read</a> () override</td></tr>
<tr class="memdesc:ac05c7ae23378d4056a464f7aa0a82fbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Waiting read by a tile program on a core input port from the switch.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#ac05c7ae23378d4056a464f7aa0a82fbc">More...</a><br /></td></tr>
<tr class="separator:ac05c7ae23378d4056a464f7aa0a82fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f931eef8cfc5bc9b99c9119fa000849"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a2f931eef8cfc5bc9b99c9119fa000849">try_read</a> (<a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a7d929127fe7f249c64fb491790ecf46b">value_type</a> &amp;v) override</td></tr>
<tr class="memdesc:a2f931eef8cfc5bc9b99c9119fa000849"><td class="mdescLeft">&#160;</td><td class="mdescRight">Non-blocking read to a core input port.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a2f931eef8cfc5bc9b99c9119fa000849">More...</a><br /></td></tr>
<tr class="separator:a2f931eef8cfc5bc9b99c9119fa000849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4079bd77687dbde0ec477174bfd52c28"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a4079bd77687dbde0ec477174bfd52c28">port_receiver</a> (AXIStreamSwich &amp;<a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a6fb1f3249c7e045743dbb723f7b1985e">axi_ss</a>, std::string_view <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#afec5b830064e85d20e6e05254aa89dac">component_name</a>)</td></tr>
<tr class="separator:a4079bd77687dbde0ec477174bfd52c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4fb0b81754030b7da104ab5be3b0050"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#ab4fb0b81754030b7da104ab5be3b0050">write</a> (const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;v) override</td></tr>
<tr class="memdesc:ab4fb0b81754030b7da104ab5be3b0050"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enqueue a packet (coming from the switch) to the core input.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#ab4fb0b81754030b7da104ab5be3b0050">More...</a><br /></td></tr>
<tr class="separator:ab4fb0b81754030b7da104ab5be3b0050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a015679a4294641d84b3687158fdc0c66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a015679a4294641d84b3687158fdc0c66">try_write</a> (const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;v) override</td></tr>
<tr class="memdesc:a015679a4294641d84b3687158fdc0c66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to enqueue a packet to the core input.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a015679a4294641d84b3687158fdc0c66">More...</a><br /></td></tr>
<tr class="separator:a015679a4294641d84b3687158fdc0c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac05c7ae23378d4056a464f7aa0a82fbc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a7d929127fe7f249c64fb491790ecf46b">value_type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#ac05c7ae23378d4056a464f7aa0a82fbc">read</a> () override</td></tr>
<tr class="memdesc:ac05c7ae23378d4056a464f7aa0a82fbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Waiting read by a tile program on a core input port from the switch.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#ac05c7ae23378d4056a464f7aa0a82fbc">More...</a><br /></td></tr>
<tr class="separator:ac05c7ae23378d4056a464f7aa0a82fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f931eef8cfc5bc9b99c9119fa000849"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a2f931eef8cfc5bc9b99c9119fa000849">try_read</a> (<a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a7d929127fe7f249c64fb491790ecf46b">value_type</a> &amp;v) override</td></tr>
<tr class="memdesc:a2f931eef8cfc5bc9b99c9119fa000849"><td class="mdescLeft">&#160;</td><td class="mdescRight">Non-blocking read to a core input port.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a2f931eef8cfc5bc9b99c9119fa000849">More...</a><br /></td></tr>
<tr class="separator:a2f931eef8cfc5bc9b99c9119fa000849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html">trisycl::vendor::xilinx::acap::aie::communicator_port</a></td></tr>
<tr class="memitem:afa7ef97962f537426826e0e3c2f0b816 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#afa7ef97962f537426826e0e3c2f0b816">write</a> (const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;)=0</td></tr>
<tr class="memdesc:afa7ef97962f537426826e0e3c2f0b816 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enqueue a packet on the communicator input.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#afa7ef97962f537426826e0e3c2f0b816">More...</a><br /></td></tr>
<tr class="separator:afa7ef97962f537426826e0e3c2f0b816 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06a01750b6dc6412ef21692a36ba20b9 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memItemLeft" align="right" valign="top">auto &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a06a01750b6dc6412ef21692a36ba20b9">operator&lt;&lt;</a> (const <a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a> &amp;v)</td></tr>
<tr class="memdesc:a06a01750b6dc6412ef21692a36ba20b9 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias to enqueue a packet on the communicator input.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a06a01750b6dc6412ef21692a36ba20b9">More...</a><br /></td></tr>
<tr class="separator:a06a01750b6dc6412ef21692a36ba20b9 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3a70bd950b03e8e055197705f6311f1 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#ae3a70bd950b03e8e055197705f6311f1">try_write</a> (const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;)=0</td></tr>
<tr class="memdesc:ae3a70bd950b03e8e055197705f6311f1 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to enqueue a packet to input.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#ae3a70bd950b03e8e055197705f6311f1">More...</a><br /></td></tr>
<tr class="separator:ae3a70bd950b03e8e055197705f6311f1 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cb6f3ee6c4b1d95ebd36c22db394ce6 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0cb6f3ee6c4b1d95ebd36c22db394ce6">read</a> ()=0</td></tr>
<tr class="memdesc:a0cb6f3ee6c4b1d95ebd36c22db394ce6 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Waiting read to a core input port.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0cb6f3ee6c4b1d95ebd36c22db394ce6">More...</a><br /></td></tr>
<tr class="separator:a0cb6f3ee6c4b1d95ebd36c22db394ce6 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a584c3612198eb631f170f5b3c0b39d03 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a584c3612198eb631f170f5b3c0b39d03">try_read</a> (<a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a> &amp;)=0</td></tr>
<tr class="memdesc:a584c3612198eb631f170f5b3c0b39d03 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Non-blocking read from a communicator output port.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a584c3612198eb631f170f5b3c0b39d03">More...</a><br /></td></tr>
<tr class="separator:a584c3612198eb631f170f5b3c0b39d03 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af204fa4ca9b828b518a997cbb0e5dc17 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:af204fa4ca9b828b518a997cbb0e5dc17 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memTemplItemLeft" align="right" valign="top">auto &amp;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#af204fa4ca9b828b518a997cbb0e5dc17">operator&gt;&gt;</a> (T &amp;v)</td></tr>
<tr class="memdesc:af204fa4ca9b828b518a997cbb0e5dc17 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias to the waiting read to a communicator output port.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#af204fa4ca9b828b518a997cbb0e5dc17">More...</a><br /></td></tr>
<tr class="separator:af204fa4ca9b828b518a997cbb0e5dc17 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a05689bc971f360aeb6f0e5bbccf9a0 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0a05689bc971f360aeb6f0e5bbccf9a0">~communicator_port</a> ()=default</td></tr>
<tr class="memdesc:a0a05689bc971f360aeb6f0e5bbccf9a0 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Nothing specific to do but need a virtual destructor to avoid slicing.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0a05689bc971f360aeb6f0e5bbccf9a0">More...</a><br /></td></tr>
<tr class="separator:a0a05689bc971f360aeb6f0e5bbccf9a0 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa7ef97962f537426826e0e3c2f0b816 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#afa7ef97962f537426826e0e3c2f0b816">write</a> (const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;)=0</td></tr>
<tr class="memdesc:afa7ef97962f537426826e0e3c2f0b816 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enqueue a packet on the communicator input.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#afa7ef97962f537426826e0e3c2f0b816">More...</a><br /></td></tr>
<tr class="separator:afa7ef97962f537426826e0e3c2f0b816 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06a01750b6dc6412ef21692a36ba20b9 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memItemLeft" align="right" valign="top">auto &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a06a01750b6dc6412ef21692a36ba20b9">operator&lt;&lt;</a> (const <a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a> &amp;v)</td></tr>
<tr class="memdesc:a06a01750b6dc6412ef21692a36ba20b9 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias to enqueue a packet on the communicator input.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a06a01750b6dc6412ef21692a36ba20b9">More...</a><br /></td></tr>
<tr class="separator:a06a01750b6dc6412ef21692a36ba20b9 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3a70bd950b03e8e055197705f6311f1 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#ae3a70bd950b03e8e055197705f6311f1">try_write</a> (const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;)=0</td></tr>
<tr class="memdesc:ae3a70bd950b03e8e055197705f6311f1 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to enqueue a packet to input.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#ae3a70bd950b03e8e055197705f6311f1">More...</a><br /></td></tr>
<tr class="separator:ae3a70bd950b03e8e055197705f6311f1 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cb6f3ee6c4b1d95ebd36c22db394ce6 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0cb6f3ee6c4b1d95ebd36c22db394ce6">read</a> ()=0</td></tr>
<tr class="memdesc:a0cb6f3ee6c4b1d95ebd36c22db394ce6 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Waiting read to a core input port.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0cb6f3ee6c4b1d95ebd36c22db394ce6">More...</a><br /></td></tr>
<tr class="separator:a0cb6f3ee6c4b1d95ebd36c22db394ce6 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a584c3612198eb631f170f5b3c0b39d03 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a584c3612198eb631f170f5b3c0b39d03">try_read</a> (<a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a> &amp;)=0</td></tr>
<tr class="memdesc:a584c3612198eb631f170f5b3c0b39d03 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Non-blocking read from a communicator output port.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a584c3612198eb631f170f5b3c0b39d03">More...</a><br /></td></tr>
<tr class="separator:a584c3612198eb631f170f5b3c0b39d03 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af204fa4ca9b828b518a997cbb0e5dc17 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:af204fa4ca9b828b518a997cbb0e5dc17 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memTemplItemLeft" align="right" valign="top">auto &amp;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#af204fa4ca9b828b518a997cbb0e5dc17">operator&gt;&gt;</a> (T &amp;v)</td></tr>
<tr class="memdesc:af204fa4ca9b828b518a997cbb0e5dc17 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias to the waiting read to a communicator output port.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#af204fa4ca9b828b518a997cbb0e5dc17">More...</a><br /></td></tr>
<tr class="separator:af204fa4ca9b828b518a997cbb0e5dc17 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a05689bc971f360aeb6f0e5bbccf9a0 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0a05689bc971f360aeb6f0e5bbccf9a0">~communicator_port</a> ()=default</td></tr>
<tr class="memdesc:a0a05689bc971f360aeb6f0e5bbccf9a0 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="mdescLeft">&#160;</td><td class="mdescRight">Nothing specific to do but need a virtual destructor to avoid slicing.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0a05689bc971f360aeb6f0e5bbccf9a0">More...</a><br /></td></tr>
<tr class="separator:a0a05689bc971f360aeb6f0e5bbccf9a0 inherit pub_methods_classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pri-types" name="pri-types"></a>
Private Types</h2></td></tr>
<tr class="memitem:a7d929127fe7f249c64fb491790ecf46b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a7d929127fe7f249c64fb491790ecf46b">value_type</a> = <a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a></td></tr>
<tr class="memdesc:a7d929127fe7f249c64fb491790ecf46b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Payload data type.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a7d929127fe7f249c64fb491790ecf46b">More...</a><br /></td></tr>
<tr class="separator:a7d929127fe7f249c64fb491790ecf46b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d929127fe7f249c64fb491790ecf46b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a7d929127fe7f249c64fb491790ecf46b">value_type</a> = <a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a></td></tr>
<tr class="memdesc:a7d929127fe7f249c64fb491790ecf46b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Payload data type.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a7d929127fe7f249c64fb491790ecf46b">More...</a><br /></td></tr>
<tr class="separator:a7d929127fe7f249c64fb491790ecf46b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pri-attribs" name="pri-attribs"></a>
Private Attributes</h2></td></tr>
<tr class="memitem:a8653a5e4820ac3be5db909f967f3da41"><td class="memItemLeft" align="right" valign="top">boost::fibers::buffered_channel&lt; <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a8653a5e4820ac3be5db909f967f3da41">c</a> { <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a82903729deba1aeddc1136aca98482cf">capacity</a> }</td></tr>
<tr class="separator:a8653a5e4820ac3be5db909f967f3da41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fb1f3249c7e045743dbb723f7b1985e"><td class="memItemLeft" align="right" valign="top">AXIStreamSwich &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a6fb1f3249c7e045743dbb723f7b1985e">axi_ss</a></td></tr>
<tr class="memdesc:a6fb1f3249c7e045743dbb723f7b1985e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Keep track of the AXI stream switch owning this port for debugging.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a6fb1f3249c7e045743dbb723f7b1985e">More...</a><br /></td></tr>
<tr class="separator:a6fb1f3249c7e045743dbb723f7b1985e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afec5b830064e85d20e6e05254aa89dac"><td class="memItemLeft" align="right" valign="top">std::string_view&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#afec5b830064e85d20e6e05254aa89dac">component_name</a></td></tr>
<tr class="memdesc:afec5b830064e85d20e6e05254aa89dac"><td class="mdescLeft">&#160;</td><td class="mdescRight">The component model during debug.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#afec5b830064e85d20e6e05254aa89dac">More...</a><br /></td></tr>
<tr class="separator:afec5b830064e85d20e6e05254aa89dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pri-static-attribs" name="pri-static-attribs"></a>
Static Private Attributes</h2></td></tr>
<tr class="memitem:a82903729deba1aeddc1136aca98482cf"><td class="memItemLeft" align="right" valign="top">static auto constexpr&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a82903729deba1aeddc1136aca98482cf">capacity</a> = 2</td></tr>
<tr class="memdesc:a82903729deba1aeddc1136aca98482cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router ingress capacity queue.  <a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a82903729deba1aeddc1136aca98482cf">More...</a><br /></td></tr>
<tr class="separator:a82903729deba1aeddc1136aca98482cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><div class="compoundTemplParams">template&lt;typename AXIStreamSwich&gt;<br />
class trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;</div><p >A router input port directing to an AIE core input or a BLI input. </p>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000020">Todo:</a></b></dt><dd>factorize with fifo_port </dd></dl>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000290">Todo:</a></b></dt><dd>factorize with fifo_port </dd></dl>

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00168">168</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html">connection.hpp</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="a7d929127fe7f249c64fb491790ecf46b" name="a7d929127fe7f249c64fb491790ecf46b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d929127fe7f249c64fb491790ecf46b">&#9670;&nbsp;</a></span>value_type <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamSwich &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html">trisycl::vendor::xilinx::acap::aie::port_receiver</a>&lt; AXIStreamSwich &gt;::value_type =  <a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Payload data type. </p>

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00174">174</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html">connection.hpp</a>.</p>

</div>
</div>
<a id="a7d929127fe7f249c64fb491790ecf46b" name="a7d929127fe7f249c64fb491790ecf46b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d929127fe7f249c64fb491790ecf46b">&#9670;&nbsp;</a></span>value_type <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamSwich &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html">trisycl::vendor::xilinx::acap::aie::port_receiver</a>&lt; AXIStreamSwich &gt;::value_type =  <a class="el" href="group__aie.html#ad6c05e3b5a5100d94f3aebc9156fdf65">axi_packet::value_type</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Payload data type. </p>

<p class="definition">Definition at line <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00174">174</a> of file <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html">connection.hpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a4079bd77687dbde0ec477174bfd52c28" name="a4079bd77687dbde0ec477174bfd52c28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4079bd77687dbde0ec477174bfd52c28">&#9670;&nbsp;</a></span>port_receiver() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamSwich &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html">trisycl::vendor::xilinx::acap::aie::port_receiver</a>&lt; AXIStreamSwich &gt;::port_receiver </td>
          <td>(</td>
          <td class="paramtype">AXIStreamSwich &amp;&#160;</td>
          <td class="paramname"><em>axi_ss</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string_view&#160;</td>
          <td class="paramname"><em>component_name</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00191">191</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html">connection.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  192</span>    : <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a6fb1f3249c7e045743dbb723f7b1985e">axi_ss</a> { <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a6fb1f3249c7e045743dbb723f7b1985e">axi_ss</a> }, <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#afec5b830064e85d20e6e05254aa89dac">component_name</a> { <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#afec5b830064e85d20e6e05254aa89dac">component_name</a> } {}</div>
<div class="ttc" id="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver_html_a6fb1f3249c7e045743dbb723f7b1985e"><div class="ttname"><a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a6fb1f3249c7e045743dbb723f7b1985e">trisycl::vendor::xilinx::acap::aie::port_receiver::axi_ss</a></div><div class="ttdeci">AXIStreamSwich &amp; axi_ss</div><div class="ttdoc">Keep track of the AXI stream switch owning this port for debugging.</div><div class="ttdef"><b>Definition:</b> <a href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00184">connection.hpp:184</a></div></div>
<div class="ttc" id="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver_html_afec5b830064e85d20e6e05254aa89dac"><div class="ttname"><a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#afec5b830064e85d20e6e05254aa89dac">trisycl::vendor::xilinx::acap::aie::port_receiver::component_name</a></div><div class="ttdeci">std::string_view component_name</div><div class="ttdoc">The component model during debug.</div><div class="ttdef"><b>Definition:</b> <a href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00187">connection.hpp:187</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a4079bd77687dbde0ec477174bfd52c28" name="a4079bd77687dbde0ec477174bfd52c28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4079bd77687dbde0ec477174bfd52c28">&#9670;&nbsp;</a></span>port_receiver() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamSwich &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html">trisycl::vendor::xilinx::acap::aie::port_receiver</a>&lt; AXIStreamSwich &gt;::port_receiver </td>
          <td>(</td>
          <td class="paramtype">AXIStreamSwich &amp;&#160;</td>
          <td class="paramname"><em>axi_ss</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::string_view&#160;</td>
          <td class="paramname"><em>component_name</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00191">191</a> of file <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html">connection.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  192</span>    : <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a6fb1f3249c7e045743dbb723f7b1985e">axi_ss</a> { <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a6fb1f3249c7e045743dbb723f7b1985e">axi_ss</a> }, <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#afec5b830064e85d20e6e05254aa89dac">component_name</a> { <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#afec5b830064e85d20e6e05254aa89dac">component_name</a> } {}</div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="ac05c7ae23378d4056a464f7aa0a82fbc" name="ac05c7ae23378d4056a464f7aa0a82fbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac05c7ae23378d4056a464f7aa0a82fbc">&#9670;&nbsp;</a></span>read() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamSwich &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a7d929127fe7f249c64fb491790ecf46b">value_type</a> <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html">trisycl::vendor::xilinx::acap::aie::port_receiver</a>&lt; AXIStreamSwich &gt;::read </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Waiting read by a tile program on a core input port from the switch. </p>

<p>Implements <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0cb6f3ee6c4b1d95ebd36c22db394ce6">trisycl::vendor::xilinx::acap::aie::communicator_port</a>.</p>

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00217">217</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html">connection.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  217</span>                             {</div>
<div class="line"><span class="lineno">  218</span>    <a class="code hl_define" href="triSYCL_2detail_2debug_8hpp.html#a7d15187cc29c2a3ec4ad62acccaa242e">TRISYCL_DUMP_T</a>(<a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#afec5b830064e85d20e6e05254aa89dac">component_name</a> &lt;&lt; <span class="charliteral">&#39; &#39;</span> &lt;&lt; <span class="keyword">this</span> &lt;&lt; <span class="stringliteral">&quot; on tile(&quot;</span></div>
<div class="line"><span class="lineno">  219</span>                   &lt;&lt; <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a6fb1f3249c7e045743dbb723f7b1985e">axi_ss</a>.x_coordinate</div>
<div class="line"><span class="lineno">  220</span>                   &lt;&lt; <span class="charliteral">&#39;,&#39;</span> &lt;&lt; <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a6fb1f3249c7e045743dbb723f7b1985e">axi_ss</a>.y_coordinate</div>
<div class="line"><span class="lineno">  221</span>                   &lt;&lt; <span class="stringliteral">&quot;) on fiber &quot;</span> &lt;&lt; boost::this_fiber::get_id()</div>
<div class="line"><span class="lineno">  222</span>                   &lt;&lt; <span class="stringliteral">&quot; reading from buffered_channel &quot;</span> &lt;&lt; &amp;<a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a8653a5e4820ac3be5db909f967f3da41">c</a> &lt;&lt; <span class="stringliteral">&quot;...&quot;</span>);</div>
<div class="line"><span class="lineno">  223</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a8653a5e4820ac3be5db909f967f3da41">c</a>.value_pop().data;</div>
<div class="line"><span class="lineno">  224</span>  }</div>
<div class="ttc" id="aclasstrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver_html_a8653a5e4820ac3be5db909f967f3da41"><div class="ttname"><a href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a8653a5e4820ac3be5db909f967f3da41">trisycl::vendor::xilinx::acap::aie::port_receiver::c</a></div><div class="ttdeci">boost::fibers::buffered_channel&lt; axi_packet &gt; c</div><div class="ttdef"><b>Definition:</b> <a href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00181">connection.hpp:181</a></div></div>
<div class="ttc" id="atriSYCL_2detail_2debug_8hpp_html_a7d15187cc29c2a3ec4ad62acccaa242e"><div class="ttname"><a href="triSYCL_2detail_2debug_8hpp.html#a7d15187cc29c2a3ec4ad62acccaa242e">TRISYCL_DUMP_T</a></div><div class="ttdeci">#define TRISYCL_DUMP_T(expression)</div><div class="ttdoc">Same as TRISYCL_DUMP() but with thread id first.</div><div class="ttdef"><b>Definition:</b> <a href="triSYCL_2detail_2debug_8hpp_source.html#l00047">debug.hpp:47</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00184">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;::axi_ss</a>, <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00181">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;::c</a>, <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00187">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;::component_name</a>, and <a class="el" href="triSYCL_2detail_2debug_8hpp_source.html#l00047">TRISYCL_DUMP_T</a>.</p>

</div>
</div>
<a id="ac05c7ae23378d4056a464f7aa0a82fbc" name="ac05c7ae23378d4056a464f7aa0a82fbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac05c7ae23378d4056a464f7aa0a82fbc">&#9670;&nbsp;</a></span>read() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamSwich &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a7d929127fe7f249c64fb491790ecf46b">value_type</a> <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html">trisycl::vendor::xilinx::acap::aie::port_receiver</a>&lt; AXIStreamSwich &gt;::read </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Waiting read by a tile program on a core input port from the switch. </p>

<p>Implements <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a0cb6f3ee6c4b1d95ebd36c22db394ce6">trisycl::vendor::xilinx::acap::aie::communicator_port</a>.</p>

<p class="definition">Definition at line <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00217">217</a> of file <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html">connection.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  217</span>                             {</div>
<div class="line"><span class="lineno">  218</span>    <a class="code hl_define" href="triSYCL_2detail_2debug_8hpp.html#a7d15187cc29c2a3ec4ad62acccaa242e">TRISYCL_DUMP_T</a>(<a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#afec5b830064e85d20e6e05254aa89dac">component_name</a> &lt;&lt; <span class="charliteral">&#39; &#39;</span> &lt;&lt; <span class="keyword">this</span> &lt;&lt; <span class="stringliteral">&quot; on tile(&quot;</span></div>
<div class="line"><span class="lineno">  219</span>                   &lt;&lt; <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a6fb1f3249c7e045743dbb723f7b1985e">axi_ss</a>.x_coordinate</div>
<div class="line"><span class="lineno">  220</span>                   &lt;&lt; <span class="charliteral">&#39;,&#39;</span> &lt;&lt; <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a6fb1f3249c7e045743dbb723f7b1985e">axi_ss</a>.y_coordinate</div>
<div class="line"><span class="lineno">  221</span>                   &lt;&lt; <span class="stringliteral">&quot;) on fiber &quot;</span> &lt;&lt; boost::this_fiber::get_id()</div>
<div class="line"><span class="lineno">  222</span>                   &lt;&lt; <span class="stringliteral">&quot; reading from buffered_channel &quot;</span> &lt;&lt; &amp;<a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a8653a5e4820ac3be5db909f967f3da41">c</a> &lt;&lt; <span class="stringliteral">&quot;...&quot;</span>);</div>
<div class="line"><span class="lineno">  223</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a8653a5e4820ac3be5db909f967f3da41">c</a>.value_pop().data;</div>
<div class="line"><span class="lineno">  224</span>  }</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00184">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;::axi_ss</a>, <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00181">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;::c</a>, <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00187">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;::component_name</a>, and <a class="el" href="triSYCL_2detail_2debug_8hpp_source.html#l00047">TRISYCL_DUMP_T</a>.</p>

</div>
</div>
<a id="a2f931eef8cfc5bc9b99c9119fa000849" name="a2f931eef8cfc5bc9b99c9119fa000849"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f931eef8cfc5bc9b99c9119fa000849">&#9670;&nbsp;</a></span>try_read() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamSwich &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html">trisycl::vendor::xilinx::acap::aie::port_receiver</a>&lt; AXIStreamSwich &gt;::try_read </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a7d929127fe7f249c64fb491790ecf46b">value_type</a> &amp;&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Non-blocking read to a core input port. </p>
<dl class="section return"><dt>Returns</dt><dd>true if the value was correctly read </dd></dl>

<p>Implements <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a584c3612198eb631f170f5b3c0b39d03">trisycl::vendor::xilinx::acap::aie::communicator_port</a>.</p>

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00231">231</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html">connection.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  231</span>                                        {</div>
<div class="line"><span class="lineno">  232</span>    axi_packet <a class="code hl_variable" href="opencl__spir_8h.html#a1baa6eb49c37d5aba9ba4a6837438355">p</a>;</div>
<div class="line"><span class="lineno">  233</span> </div>
<div class="line"><span class="lineno">  234</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a8653a5e4820ac3be5db909f967f3da41">c</a>.try_pop(<a class="code hl_variable" href="opencl__spir_8h.html#a1baa6eb49c37d5aba9ba4a6837438355">p</a>) == boost::fibers::channel_op_status::success) {</div>
<div class="line"><span class="lineno">  235</span>      v = <a class="code hl_variable" href="opencl__spir_8h.html#a1baa6eb49c37d5aba9ba4a6837438355">p</a>.data;</div>
<div class="line"><span class="lineno">  236</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><span class="lineno">  237</span>    }</div>
<div class="line"><span class="lineno">  238</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><span class="lineno">  239</span>  }</div>
<div class="ttc" id="aopencl__spir_8h_html_a1baa6eb49c37d5aba9ba4a6837438355"><div class="ttname"><a href="opencl__spir_8h.html#a1baa6eb49c37d5aba9ba4a6837438355">p</a></div><div class="ttdeci">char2 const __global char * p</div><div class="ttdef"><b>Definition:</b> <a href="opencl__spir_8h_source.html#l04827">opencl_spir.h:4827</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00181">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;::c</a>, and <a class="el" href="opencl__spir_8h_source.html#l04827">p</a>.</p>

</div>
</div>
<a id="a2f931eef8cfc5bc9b99c9119fa000849" name="a2f931eef8cfc5bc9b99c9119fa000849"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f931eef8cfc5bc9b99c9119fa000849">&#9670;&nbsp;</a></span>try_read() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamSwich &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html">trisycl::vendor::xilinx::acap::aie::port_receiver</a>&lt; AXIStreamSwich &gt;::try_read </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a7d929127fe7f249c64fb491790ecf46b">value_type</a> &amp;&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Non-blocking read to a core input port. </p>
<dl class="section return"><dt>Returns</dt><dd>true if the value was correctly read </dd></dl>

<p>Implements <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#a584c3612198eb631f170f5b3c0b39d03">trisycl::vendor::xilinx::acap::aie::communicator_port</a>.</p>

<p class="definition">Definition at line <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00231">231</a> of file <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html">connection.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  231</span>                                        {</div>
<div class="line"><span class="lineno">  232</span>    axi_packet <a class="code hl_variable" href="opencl__spir_8h.html#a1baa6eb49c37d5aba9ba4a6837438355">p</a>;</div>
<div class="line"><span class="lineno">  233</span> </div>
<div class="line"><span class="lineno">  234</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a8653a5e4820ac3be5db909f967f3da41">c</a>.try_pop(<a class="code hl_variable" href="opencl__spir_8h.html#a1baa6eb49c37d5aba9ba4a6837438355">p</a>) == boost::fibers::channel_op_status::success) {</div>
<div class="line"><span class="lineno">  235</span>      v = <a class="code hl_variable" href="opencl__spir_8h.html#a1baa6eb49c37d5aba9ba4a6837438355">p</a>.data;</div>
<div class="line"><span class="lineno">  236</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><span class="lineno">  237</span>    }</div>
<div class="line"><span class="lineno">  238</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><span class="lineno">  239</span>  }</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00181">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;::c</a>, and <a class="el" href="opencl__spir_8h_source.html#l04827">p</a>.</p>

</div>
</div>
<a id="a015679a4294641d84b3687158fdc0c66" name="a015679a4294641d84b3687158fdc0c66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a015679a4294641d84b3687158fdc0c66">&#9670;&nbsp;</a></span>try_write() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamSwich &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html">trisycl::vendor::xilinx::acap::aie::port_receiver</a>&lt; AXIStreamSwich &gt;::try_write </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to enqueue a packet to the core input. </p>
<dl class="section return"><dt>Returns</dt><dd>true if the packet is correctly enqueued </dd></dl>

<p>Implements <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#ae3a70bd950b03e8e055197705f6311f1">trisycl::vendor::xilinx::acap::aie::communicator_port</a>.</p>

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00211">211</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html">connection.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  211</span>                                               {</div>
<div class="line"><span class="lineno">  212</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a8653a5e4820ac3be5db909f967f3da41">c</a>.try_push(v) == boost::fibers::channel_op_status::success;</div>
<div class="line"><span class="lineno">  213</span>  }</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00181">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;::c</a>.</p>

</div>
</div>
<a id="a015679a4294641d84b3687158fdc0c66" name="a015679a4294641d84b3687158fdc0c66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a015679a4294641d84b3687158fdc0c66">&#9670;&nbsp;</a></span>try_write() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamSwich &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html">trisycl::vendor::xilinx::acap::aie::port_receiver</a>&lt; AXIStreamSwich &gt;::try_write </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to enqueue a packet to the core input. </p>
<dl class="section return"><dt>Returns</dt><dd>true if the packet is correctly enqueued </dd></dl>

<p>Implements <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#ae3a70bd950b03e8e055197705f6311f1">trisycl::vendor::xilinx::acap::aie::communicator_port</a>.</p>

<p class="definition">Definition at line <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00211">211</a> of file <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html">connection.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  211</span>                                               {</div>
<div class="line"><span class="lineno">  212</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a8653a5e4820ac3be5db909f967f3da41">c</a>.try_push(v) == boost::fibers::channel_op_status::success;</div>
<div class="line"><span class="lineno">  213</span>  }</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00181">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;::c</a>.</p>

</div>
</div>
<a id="ab4fb0b81754030b7da104ab5be3b0050" name="ab4fb0b81754030b7da104ab5be3b0050"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4fb0b81754030b7da104ab5be3b0050">&#9670;&nbsp;</a></span>write() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamSwich &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html">trisycl::vendor::xilinx::acap::aie::port_receiver</a>&lt; AXIStreamSwich &gt;::write </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Enqueue a packet (coming from the switch) to the core input. </p>

<p>Implements <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#afa7ef97962f537426826e0e3c2f0b816">trisycl::vendor::xilinx::acap::aie::communicator_port</a>.</p>

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00196">196</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html">connection.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  196</span>                                           {</div>
<div class="line"><span class="lineno">  197</span>    <a class="code hl_define" href="triSYCL_2detail_2debug_8hpp.html#a7d15187cc29c2a3ec4ad62acccaa242e">TRISYCL_DUMP_T</a>(<a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#afec5b830064e85d20e6e05254aa89dac">component_name</a> &lt;&lt; <span class="charliteral">&#39; &#39;</span> &lt;&lt; <span class="keyword">this</span> &lt;&lt; <span class="stringliteral">&quot; on tile(&quot;</span></div>
<div class="line"><span class="lineno">  198</span>                   &lt;&lt; <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a6fb1f3249c7e045743dbb723f7b1985e">axi_ss</a>.x_coordinate</div>
<div class="line"><span class="lineno">  199</span>                   &lt;&lt; <span class="charliteral">&#39;,&#39;</span> &lt;&lt; <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a6fb1f3249c7e045743dbb723f7b1985e">axi_ss</a>.y_coordinate</div>
<div class="line"><span class="lineno">  200</span>                   &lt;&lt; <span class="stringliteral">&quot;) on fiber &quot;</span> &lt;&lt; boost::this_fiber::get_id()</div>
<div class="line"><span class="lineno">  201</span>                   &lt;&lt; <span class="stringliteral">&quot; write data value &quot;</span> &lt;&lt; v.data</div>
<div class="line"><span class="lineno">  202</span>                   &lt;&lt; <span class="stringliteral">&quot; to buffered_channel &quot;</span> &lt;&lt; &amp;<a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a8653a5e4820ac3be5db909f967f3da41">c</a>);</div>
<div class="line"><span class="lineno">  203</span>    <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a8653a5e4820ac3be5db909f967f3da41">c</a>.push(v);</div>
<div class="line"><span class="lineno">  204</span>  }</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00184">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;::axi_ss</a>, <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00181">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;::c</a>, <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00187">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;::component_name</a>, <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00044">trisycl::vendor::xilinx::acap::aie::axi_packet::data</a>, and <a class="el" href="triSYCL_2detail_2debug_8hpp_source.html#l00047">TRISYCL_DUMP_T</a>.</p>

</div>
</div>
<a id="ab4fb0b81754030b7da104ab5be3b0050" name="ab4fb0b81754030b7da104ab5be3b0050"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4fb0b81754030b7da104ab5be3b0050">&#9670;&nbsp;</a></span>write() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamSwich &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html">trisycl::vendor::xilinx::acap::aie::port_receiver</a>&lt; AXIStreamSwich &gt;::write </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &amp;&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Enqueue a packet (coming from the switch) to the core input. </p>

<p>Implements <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1communicator__port.html#afa7ef97962f537426826e0e3c2f0b816">trisycl::vendor::xilinx::acap::aie::communicator_port</a>.</p>

<p class="definition">Definition at line <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00196">196</a> of file <a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html">connection.hpp</a>.</p>
<div class="fragment"><div class="line"><span class="lineno">  196</span>                                           {</div>
<div class="line"><span class="lineno">  197</span>    <a class="code hl_define" href="triSYCL_2detail_2debug_8hpp.html#a7d15187cc29c2a3ec4ad62acccaa242e">TRISYCL_DUMP_T</a>(<a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#afec5b830064e85d20e6e05254aa89dac">component_name</a> &lt;&lt; <span class="charliteral">&#39; &#39;</span> &lt;&lt; <span class="keyword">this</span> &lt;&lt; <span class="stringliteral">&quot; on tile(&quot;</span></div>
<div class="line"><span class="lineno">  198</span>                   &lt;&lt; <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a6fb1f3249c7e045743dbb723f7b1985e">axi_ss</a>.x_coordinate</div>
<div class="line"><span class="lineno">  199</span>                   &lt;&lt; <span class="charliteral">&#39;,&#39;</span> &lt;&lt; <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a6fb1f3249c7e045743dbb723f7b1985e">axi_ss</a>.y_coordinate</div>
<div class="line"><span class="lineno">  200</span>                   &lt;&lt; <span class="stringliteral">&quot;) on fiber &quot;</span> &lt;&lt; boost::this_fiber::get_id()</div>
<div class="line"><span class="lineno">  201</span>                   &lt;&lt; <span class="stringliteral">&quot; write data value &quot;</span> &lt;&lt; v.data</div>
<div class="line"><span class="lineno">  202</span>                   &lt;&lt; <span class="stringliteral">&quot; to buffered_channel &quot;</span> &lt;&lt; &amp;<a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a8653a5e4820ac3be5db909f967f3da41">c</a>);</div>
<div class="line"><span class="lineno">  203</span>    <a class="code hl_variable" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a8653a5e4820ac3be5db909f967f3da41">c</a>.push(v);</div>
<div class="line"><span class="lineno">  204</span>  }</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00184">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;::axi_ss</a>, <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00181">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;::c</a>, <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00187">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;::component_name</a>, and <a class="el" href="triSYCL_2detail_2debug_8hpp_source.html#l00047">TRISYCL_DUMP_T</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a6fb1f3249c7e045743dbb723f7b1985e" name="a6fb1f3249c7e045743dbb723f7b1985e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fb1f3249c7e045743dbb723f7b1985e">&#9670;&nbsp;</a></span>axi_ss</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamSwich &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">AXIStreamSwich &amp; <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html">trisycl::vendor::xilinx::acap::aie::port_receiver</a>&lt; AXIStreamSwich &gt;::axi_ss</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Keep track of the AXI stream switch owning this port for debugging. </p>

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00184">184</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html">connection.hpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00217">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;::read()</a>, and <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00196">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;::write()</a>.</p>

</div>
</div>
<a id="a8653a5e4820ac3be5db909f967f3da41" name="a8653a5e4820ac3be5db909f967f3da41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8653a5e4820ac3be5db909f967f3da41">&#9670;&nbsp;</a></span>c</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamSwich &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">boost::fibers::buffered_channel&lt; <a class="el" href="group__aie.html#classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1axi__packet">axi_packet</a> &gt; <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html">trisycl::vendor::xilinx::acap::aie::port_receiver</a>&lt; AXIStreamSwich &gt;::c { <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html#a82903729deba1aeddc1136aca98482cf">capacity</a> }</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00181">181</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html">connection.hpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00217">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;::read()</a>, <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00231">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;::try_read()</a>, <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00211">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;::try_write()</a>, and <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00196">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;::write()</a>.</p>

</div>
</div>
<a id="a82903729deba1aeddc1136aca98482cf" name="a82903729deba1aeddc1136aca98482cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82903729deba1aeddc1136aca98482cf">&#9670;&nbsp;</a></span>capacity</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamSwich &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static auto constexpr <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html">trisycl::vendor::xilinx::acap::aie::port_receiver</a>&lt; AXIStreamSwich &gt;::capacity = 2</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Router ingress capacity queue. </p>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000022">Todo:</a></b></dt><dd>check with hardware team for the value </dd></dl>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000292">Todo:</a></b></dt><dd>check with hardware team for the value </dd></dl>

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00171">171</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html">connection.hpp</a>.</p>

</div>
</div>
<a id="afec5b830064e85d20e6e05254aa89dac" name="afec5b830064e85d20e6e05254aa89dac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afec5b830064e85d20e6e05254aa89dac">&#9670;&nbsp;</a></span>component_name</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename AXIStreamSwich &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string_view <a class="el" href="classtrisycl_1_1vendor_1_1xilinx_1_1acap_1_1aie_1_1port__receiver.html">trisycl::vendor::xilinx::acap::aie::port_receiver</a>&lt; AXIStreamSwich &gt;::component_name</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The component model during debug. </p>

<p class="definition">Definition at line <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00187">187</a> of file <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html">connection.hpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00217">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;::read()</a>, and <a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html#l00196">trisycl::vendor::xilinx::acap::aie::port_receiver&lt; AXIStreamSwich &gt;::write()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/sycl/vendor/Xilinx/acap/aie/<a class="el" href="sycl_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html">connection.hpp</a></li>
<li>include/triSYCL/vendor/Xilinx/acap/aie/<a class="el" href="triSYCL_2vendor_2Xilinx_2acap_2aie_2connection_8hpp_source.html">connection.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Jun 9 2023 11:27:40 for triSYCL implementation of SYCL by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4
</small></address>
</body>
</html>
