

================================================================
== Vitis HLS Report for 'input_layer'
================================================================
* Date:           Mon Oct 28 16:02:34 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.242 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |  min |   max   |   Type  |
    +---------+---------+-----------+-----------+------+---------+---------+
    |     1281|  8390529|  12.810 us|  83.905 ms|  1281|  8390529|       no|
    +---------+---------+-----------+-----------+------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+-----+-------+---------+
        |                                                  |                                       |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                     Instance                     |                 Module                |   min   |   max   |    min    |    max    | min |  max  |   Type  |
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+-----+-------+---------+
        |grp_input_layer_Pipeline_NEURON_LEAK_LOOP_fu_142  |input_layer_Pipeline_NEURON_LEAK_LOOP  |        4|        4|  40.000 ns|  40.000 ns|    4|      4|       no|
        |grp_input_layer_Pipeline_WEIGHTS_LOOP_0_fu_149    |input_layer_Pipeline_WEIGHTS_LOOP_0    |        2|    65540|  20.000 ns|   0.655 ms|    2|  65540|       no|
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+-----+-------+---------+

        * Loop: 
        +------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- NEURONS_LOOP_0  |     1280|  8390528|  10 ~ 65551|          -|          -|   128|        no|
        +------------------+---------+---------+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    107|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        8|    1|     208|    375|    -|
|Memory           |        1|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    123|    -|
|Register         |        -|    -|     104|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        9|    1|     312|    605|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+
    |                     Instance                     |                 Module                | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+
    |grp_input_layer_Pipeline_NEURON_LEAK_LOOP_fu_142  |input_layer_Pipeline_NEURON_LEAK_LOOP  |        0|   0|   37|  125|    0|
    |grp_input_layer_Pipeline_WEIGHTS_LOOP_0_fu_149    |input_layer_Pipeline_WEIGHTS_LOOP_0    |        8|   1|  171|  250|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+
    |Total                                             |                                       |        8|   1|  208|  375|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                 Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |WEIGHTS_INDEX_U  |input_layer_WEIGHTS_INDEX_ROM_AUTO_1R  |        1|  0|   0|    0|   245|   14|     1|         3430|
    +-----------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                       |        1|  0|   0|    0|   245|   14|     1|         3430|
    +-----------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_i_i41_fu_197_p2   |         +|   0|  0|  15|           8|           1|
    |add_ln57_fu_178_p2    |         +|   0|  0|  15|           8|           1|
    |icmp_ln155_fu_254_p2  |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln161_fu_286_p2  |      icmp|   0|  0|  14|           9|           1|
    |icmp_ln57_fu_172_p2   |      icmp|   0|  0|  14|           8|           9|
    |icmp_ln61_fu_266_p2   |      icmp|   0|  0|  17|          14|          14|
    |or_ln155_fu_230_p2    |        or|   0|  0|   9|           9|           9|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 107|          72|          36|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |NEURONS_MEMBRANE_address0          |  14|          3|    8|         24|
    |NEURONS_MEMBRANE_d0                |  20|          4|   16|         64|
    |WEIGHTS_INDEX_address0             |  14|          3|    8|         24|
    |ap_NS_fsm                          |  48|          9|    1|          9|
    |ap_phi_mux_empty_22_phi_fu_136_p4  |   9|          2|   16|         32|
    |empty_22_reg_133                   |   9|          2|   16|         32|
    |neuron_index_fu_62                 |   9|          2|    8|         16|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 123|         25|   73|        201|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                             | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |NEURONS_MEMBRANE_addr_reg_343                                  |   8|   0|    8|          0|
    |NEURONS_MEMBRANE_load_reg_358                                  |  16|   0|   16|          0|
    |WEIGHTS_INDEX_load_reg_385                                     |  14|   0|   14|          0|
    |add_ln57_reg_338                                               |   8|   0|    8|          0|
    |ap_CS_fsm                                                      |   8|   0|    8|          0|
    |empty_22_reg_133                                               |  16|   0|   16|          0|
    |empty_reg_353                                                  |   7|   0|    7|          0|
    |grp_input_layer_Pipeline_NEURON_LEAK_LOOP_fu_142_ap_start_reg  |   1|   0|    1|          0|
    |grp_input_layer_Pipeline_WEIGHTS_LOOP_0_fu_149_ap_start_reg    |   1|   0|    1|          0|
    |icmp_ln155_reg_375                                             |   1|   0|    1|          0|
    |icmp_ln161_reg_394                                             |   1|   0|    1|          0|
    |icmp_ln61_reg_390                                              |   1|   0|    1|          0|
    |neuron_index_fu_62                                             |   8|   0|    8|          0|
    |weight_index_reg_364                                           |  14|   0|   14|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                          | 104|   0|  104|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|       input_layer|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|       input_layer|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|       input_layer|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|       input_layer|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|       input_layer|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|       input_layer|  return value|
|p_read                     |   in|   16|     ap_none|            p_read|        scalar|
|p_read1                    |   in|   16|     ap_none|           p_read1|        scalar|
|p_read2                    |   in|   16|     ap_none|           p_read2|        scalar|
|p_read3                    |   in|   16|     ap_none|           p_read3|        scalar|
|NEURONS_MEMBRANE_address0  |  out|    8|   ap_memory|  NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_ce0       |  out|    1|   ap_memory|  NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_we0       |  out|    1|   ap_memory|  NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_d0        |  out|   16|   ap_memory|  NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_q0        |   in|   16|   ap_memory|  NEURONS_MEMBRANE|         array|
+---------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 7 
6 --> 7 
7 --> 8 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%neuron_index = alloca i32 1"   --->   Operation 9 'alloca' 'neuron_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_5 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3"   --->   Operation 10 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_6 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2"   --->   Operation 11 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_7 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 12 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_8 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 13 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%conv3_i7_loc = alloca i64 1"   --->   Operation 14 'alloca' 'conv3_i7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%membrane_leak_accumulator_loc = alloca i64 1"   --->   Operation 15 'alloca' 'membrane_leak_accumulator_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln57 = store i8 0, i8 %neuron_index" [src/RNI.cpp:57]   --->   Operation 16 'store' 'store_ln57' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln57 = br void %WEIGHTS_LOOP_0" [src/RNI.cpp:57]   --->   Operation 17 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%neuron_index_1 = load i8 %neuron_index"   --->   Operation 18 'load' 'neuron_index_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.91ns)   --->   "%icmp_ln57 = icmp_eq  i8 %neuron_index_1, i8 128" [src/RNI.cpp:57]   --->   Operation 19 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.91ns)   --->   "%add_ln57 = add i8 %neuron_index_1, i8 1" [src/RNI.cpp:57]   --->   Operation 20 'add' 'add_ln57' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %WEIGHTS_LOOP_0.split, void %for.end27" [src/RNI.cpp:57]   --->   Operation 21 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i8 %neuron_index_1" [src/RNI.cpp:57]   --->   Operation 22 'zext' 'zext_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln57" [src/RNI.cpp:150->src/RNI.cpp:59]   --->   Operation 23 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:150->src/RNI.cpp:59]   --->   Operation 24 'load' 'NEURONS_MEMBRANE_load' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr = getelementptr i14 %WEIGHTS_INDEX, i64 0, i64 %zext_ln57" [src/RNI.cpp:61]   --->   Operation 25 'getelementptr' 'WEIGHTS_INDEX_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (3.25ns)   --->   "%weight_index = load i8 %WEIGHTS_INDEX_addr" [src/RNI.cpp:61]   --->   Operation 26 'load' 'weight_index' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 245> <ROM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = trunc i8 %neuron_index_1"   --->   Operation 27 'trunc' 'empty' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln68 = ret" [src/RNI.cpp:68]   --->   Operation 28 'ret' 'ret_ln68' <Predicate = (icmp_ln57)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.24>
ST_3 : Operation 29 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:150->src/RNI.cpp:59]   --->   Operation 29 'load' 'NEURONS_MEMBRANE_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_3 : Operation 30 [2/2] (3.98ns)   --->   "%call_ln150 = call void @input_layer_Pipeline_NEURON_LEAK_LOOP, i16 %NEURONS_MEMBRANE_load, i16 %membrane_leak_accumulator_loc" [src/RNI.cpp:150->src/RNI.cpp:59]   --->   Operation 30 'call' 'call_ln150' <Predicate = true> <Delay = 3.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 31 [1/2] (3.25ns)   --->   "%weight_index = load i8 %WEIGHTS_INDEX_addr" [src/RNI.cpp:61]   --->   Operation 31 'load' 'weight_index' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 245> <ROM>

State 4 <SV = 3> <Delay = 5.12>
ST_4 : Operation 32 [1/2] (3.15ns)   --->   "%call_ln150 = call void @input_layer_Pipeline_NEURON_LEAK_LOOP, i16 %NEURONS_MEMBRANE_load, i16 %membrane_leak_accumulator_loc" [src/RNI.cpp:150->src/RNI.cpp:59]   --->   Operation 32 'call' 'call_ln150' <Predicate = true> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%neuron_index_cast_cast = zext i7 %empty"   --->   Operation 33 'zext' 'neuron_index_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.87ns)   --->   "%add_i_i41 = add i8 %neuron_index_cast_cast, i8 1"   --->   Operation 34 'add' 'add_i_i41' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%conv_i34 = zext i8 %add_i_i41"   --->   Operation 35 'zext' 'conv_i34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr_1 = getelementptr i14 %WEIGHTS_INDEX, i64 0, i64 %conv_i34"   --->   Operation 36 'getelementptr' 'WEIGHTS_INDEX_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [2/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load = load i8 %WEIGHTS_INDEX_addr_1"   --->   Operation 37 'load' 'WEIGHTS_INDEX_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 245> <ROM>

State 5 <SV = 4> <Delay = 6.65>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln57 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128" [src/RNI.cpp:57]   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/RNI.cpp:57]   --->   Operation 39 'specloopname' 'specloopname_ln57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%membrane_leak_accumulator_loc_load = load i16 %membrane_leak_accumulator_loc"   --->   Operation 40 'load' 'membrane_leak_accumulator_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln155)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %NEURONS_MEMBRANE_load, i32 8" [src/RNI.cpp:150->src/RNI.cpp:59]   --->   Operation 41 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln155)   --->   "%sign = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_1, i8 0" [src/RNI.cpp:150->src/RNI.cpp:59]   --->   Operation 42 'bitconcatenate' 'sign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln155)   --->   "%trunc_ln155 = trunc i16 %membrane_leak_accumulator_loc_load" [src/RNI.cpp:155->src/RNI.cpp:59]   --->   Operation 43 'trunc' 'trunc_ln155' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln155)   --->   "%or_ln155 = or i9 %trunc_ln155, i9 %sign" [src/RNI.cpp:155->src/RNI.cpp:59]   --->   Operation 44 'or' 'or_ln155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln155)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %membrane_leak_accumulator_loc_load, i32 9, i32 15" [src/RNI.cpp:155->src/RNI.cpp:59]   --->   Operation 45 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln155)   --->   "%or_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 %tmp, i9 %or_ln155" [src/RNI.cpp:155->src/RNI.cpp:59]   --->   Operation 46 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (2.07ns) (out node of the LUT)   --->   "%icmp_ln155 = icmp_ne  i16 %or_ln, i16 0" [src/RNI.cpp:155->src/RNI.cpp:59]   --->   Operation 47 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i1 %icmp_ln155" [src/RNI.cpp:155->src/RNI.cpp:59]   --->   Operation 48 'zext' 'zext_ln155' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (3.25ns)   --->   "%store_ln155 = store i16 %zext_ln155, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:155->src/RNI.cpp:59]   --->   Operation 49 'store' 'store_ln155' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_5 : Operation 50 [1/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load = load i8 %WEIGHTS_INDEX_addr_1"   --->   Operation 50 'load' 'WEIGHTS_INDEX_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 245> <ROM>
ST_5 : Operation 51 [1/1] (1.81ns)   --->   "%icmp_ln61 = icmp_ult  i14 %weight_index, i14 %WEIGHTS_INDEX_load" [src/RNI.cpp:61]   --->   Operation 51 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (1.58ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %for.inc25, void %for.body13.lr.ph" [src/RNI.cpp:61]   --->   Operation 52 'br' 'br_ln61' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 53 [2/2] (1.58ns)   --->   "%call_ln61 = call void @input_layer_Pipeline_WEIGHTS_LOOP_0, i14 %weight_index, i1 %icmp_ln155, i14 %WEIGHTS_INDEX_load, i16 %p_read_8, i16 %p_read_7, i16 %p_read_6, i16 %p_read_5, i16 %conv3_i7_loc, i8 %WEIGHTS" [src/RNI.cpp:61]   --->   Operation 53 'call' 'call_ln61' <Predicate = (icmp_ln61)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln61 = call void @input_layer_Pipeline_WEIGHTS_LOOP_0, i14 %weight_index, i1 %icmp_ln155, i14 %WEIGHTS_INDEX_load, i16 %p_read_8, i16 %p_read_7, i16 %p_read_6, i16 %p_read_5, i16 %conv3_i7_loc, i8 %WEIGHTS" [src/RNI.cpp:61]   --->   Operation 54 'call' 'call_ln61' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.41>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%conv3_i7_loc_load = load i16 %conv3_i7_loc"   --->   Operation 55 'load' 'conv3_i7_loc_load' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (3.25ns)   --->   "%store_ln63 = store i16 %conv3_i7_loc_load, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:63]   --->   Operation 56 'store' 'store_ln63' <Predicate = (icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_7 : Operation 57 [1/1] (1.58ns)   --->   "%br_ln66 = br void %for.inc25" [src/RNI.cpp:66]   --->   Operation 57 'br' 'br_ln66' <Predicate = (icmp_ln61)> <Delay = 1.58>
ST_7 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln161)   --->   "%empty_22 = phi i16 %conv3_i7_loc_load, void %for.body13.lr.ph, i16 %zext_ln155, void %WEIGHTS_LOOP_0.split" [src/RNI.cpp:155->src/RNI.cpp:59]   --->   Operation 58 'phi' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln161)   --->   "%tmp_2 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %empty_22, i32 7, i32 15" [src/RNI.cpp:161->src/RNI.cpp:66]   --->   Operation 59 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (1.82ns) (out node of the LUT)   --->   "%icmp_ln161 = icmp_sgt  i9 %tmp_2, i9 0" [src/RNI.cpp:161->src/RNI.cpp:66]   --->   Operation 60 'icmp' 'icmp_ln161' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln161 = br i1 %icmp_ln161, void %_Z34update_neuron_state_reset_membrane6ap_intILi16EES0_.exit, void %if.then.i" [src/RNI.cpp:161->src/RNI.cpp:66]   --->   Operation 61 'br' 'br_ln161' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 62 [1/1] (3.25ns)   --->   "%store_ln164 = store i16 0, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:164->src/RNI.cpp:66]   --->   Operation 62 'store' 'store_ln164' <Predicate = (icmp_ln161)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln165 = br void %_Z34update_neuron_state_reset_membrane6ap_intILi16EES0_.exit" [src/RNI.cpp:165->src/RNI.cpp:66]   --->   Operation 63 'br' 'br_ln165' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln57 = store i8 %add_ln57, i8 %neuron_index" [src/RNI.cpp:57]   --->   Operation 64 'store' 'store_ln57' <Predicate = true> <Delay = 1.58>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln57 = br void %WEIGHTS_LOOP_0" [src/RNI.cpp:57]   --->   Operation 65 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ NEURONS_MEMBRANE]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ WEIGHTS_INDEX]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ WEIGHTS]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
neuron_index                       (alloca           ) [ 011111111]
p_read_5                           (read             ) [ 001111111]
p_read_6                           (read             ) [ 001111111]
p_read_7                           (read             ) [ 001111111]
p_read_8                           (read             ) [ 001111111]
conv3_i7_loc                       (alloca           ) [ 001111111]
membrane_leak_accumulator_loc      (alloca           ) [ 001111111]
store_ln57                         (store            ) [ 000000000]
br_ln57                            (br               ) [ 000000000]
neuron_index_1                     (load             ) [ 000000000]
icmp_ln57                          (icmp             ) [ 001111111]
add_ln57                           (add              ) [ 000111111]
br_ln57                            (br               ) [ 000000000]
zext_ln57                          (zext             ) [ 000000000]
NEURONS_MEMBRANE_addr              (getelementptr    ) [ 000111111]
WEIGHTS_INDEX_addr                 (getelementptr    ) [ 000100000]
empty                              (trunc            ) [ 000110000]
ret_ln68                           (ret              ) [ 000000000]
NEURONS_MEMBRANE_load              (load             ) [ 000011000]
weight_index                       (load             ) [ 000011100]
call_ln150                         (call             ) [ 000000000]
neuron_index_cast_cast             (zext             ) [ 000000000]
add_i_i41                          (add              ) [ 000000000]
conv_i34                           (zext             ) [ 000000000]
WEIGHTS_INDEX_addr_1               (getelementptr    ) [ 000001000]
speclooptripcount_ln57             (speclooptripcount) [ 000000000]
specloopname_ln57                  (specloopname     ) [ 000000000]
membrane_leak_accumulator_loc_load (load             ) [ 000000000]
tmp_1                              (bitselect        ) [ 000000000]
sign                               (bitconcatenate   ) [ 000000000]
trunc_ln155                        (trunc            ) [ 000000000]
or_ln155                           (or               ) [ 000000000]
tmp                                (partselect       ) [ 000000000]
or_ln                              (bitconcatenate   ) [ 000000000]
icmp_ln155                         (icmp             ) [ 000000100]
zext_ln155                         (zext             ) [ 001111111]
store_ln155                        (store            ) [ 000000000]
WEIGHTS_INDEX_load                 (load             ) [ 000000100]
icmp_ln61                          (icmp             ) [ 001111111]
br_ln61                            (br               ) [ 001111111]
call_ln61                          (call             ) [ 000000000]
conv3_i7_loc_load                  (load             ) [ 000000000]
store_ln63                         (store            ) [ 000000000]
br_ln66                            (br               ) [ 000000000]
empty_22                           (phi              ) [ 000000010]
tmp_2                              (partselect       ) [ 000000000]
icmp_ln161                         (icmp             ) [ 000000001]
br_ln161                           (br               ) [ 000000000]
store_ln164                        (store            ) [ 000000000]
br_ln165                           (br               ) [ 000000000]
store_ln57                         (store            ) [ 000000000]
br_ln57                            (br               ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="NEURONS_MEMBRANE">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_MEMBRANE"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="WEIGHTS_INDEX">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS_INDEX"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="WEIGHTS">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_layer_Pipeline_NEURON_LEAK_LOOP"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i7.i9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_layer_Pipeline_WEIGHTS_LOOP_0"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="neuron_index_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="neuron_index/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="conv3_i7_loc_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_i7_loc/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="membrane_leak_accumulator_loc_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="membrane_leak_accumulator_loc/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_read_5_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_read_6_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_read_7_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_read_8_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="NEURONS_MEMBRANE_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="8" slack="0"/>
<pin id="102" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_MEMBRANE_addr/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="16" slack="0"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="NEURONS_MEMBRANE_load/2 store_ln155/5 store_ln63/7 store_ln164/8 "/>
</bind>
</comp>

<comp id="111" class="1004" name="WEIGHTS_INDEX_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="14" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="8" slack="0"/>
<pin id="115" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_INDEX_addr/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_index/2 WEIGHTS_INDEX_load/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="WEIGHTS_INDEX_addr_1_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="14" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="8" slack="0"/>
<pin id="128" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_INDEX_addr_1/4 "/>
</bind>
</comp>

<comp id="133" class="1005" name="empty_22_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="135" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_22 (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="empty_22_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="1" slack="2"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_22/7 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_input_layer_Pipeline_NEURON_LEAK_LOOP_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="0"/>
<pin id="145" dir="0" index="2" bw="16" slack="2"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln150/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_input_layer_Pipeline_WEIGHTS_LOOP_0_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="14" slack="2"/>
<pin id="152" dir="0" index="2" bw="1" slack="0"/>
<pin id="153" dir="0" index="3" bw="14" slack="0"/>
<pin id="154" dir="0" index="4" bw="16" slack="4"/>
<pin id="155" dir="0" index="5" bw="16" slack="4"/>
<pin id="156" dir="0" index="6" bw="16" slack="4"/>
<pin id="157" dir="0" index="7" bw="16" slack="4"/>
<pin id="158" dir="0" index="8" bw="16" slack="4"/>
<pin id="159" dir="0" index="9" bw="8" slack="0"/>
<pin id="160" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln61/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln57_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="neuron_index_1_load_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="1"/>
<pin id="171" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="neuron_index_1/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln57_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="add_ln57_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="zext_ln57_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="empty_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="neuron_index_cast_cast_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="2"/>
<pin id="196" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="neuron_index_cast_cast/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_i_i41_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_i_i41/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="conv_i34_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv_i34/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="membrane_leak_accumulator_loc_load_load_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="4"/>
<pin id="210" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="membrane_leak_accumulator_loc_load/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="16" slack="2"/>
<pin id="214" dir="0" index="2" bw="5" slack="0"/>
<pin id="215" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="sign_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="9" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sign/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="trunc_ln155_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln155/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="or_ln155_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="9" slack="0"/>
<pin id="232" dir="0" index="1" bw="9" slack="0"/>
<pin id="233" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln155/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="0"/>
<pin id="239" dir="0" index="2" bw="5" slack="0"/>
<pin id="240" dir="0" index="3" bw="5" slack="0"/>
<pin id="241" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="or_ln_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="0" index="1" bw="7" slack="0"/>
<pin id="249" dir="0" index="2" bw="9" slack="0"/>
<pin id="250" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln155_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="0" index="1" bw="16" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln155/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln155_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_ln61_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="14" slack="2"/>
<pin id="268" dir="0" index="1" bw="14" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="conv3_i7_loc_load_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="6"/>
<pin id="273" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv3_i7_loc_load/7 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_2_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="9" slack="0"/>
<pin id="278" dir="0" index="1" bw="16" slack="0"/>
<pin id="279" dir="0" index="2" bw="4" slack="0"/>
<pin id="280" dir="0" index="3" bw="5" slack="0"/>
<pin id="281" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="286" class="1004" name="icmp_ln161_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="9" slack="0"/>
<pin id="288" dir="0" index="1" bw="9" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln161/7 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln57_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="6"/>
<pin id="294" dir="0" index="1" bw="8" slack="7"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/8 "/>
</bind>
</comp>

<comp id="296" class="1005" name="neuron_index_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="neuron_index "/>
</bind>
</comp>

<comp id="303" class="1005" name="p_read_5_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="4"/>
<pin id="305" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="p_read_5 "/>
</bind>
</comp>

<comp id="308" class="1005" name="p_read_6_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="4"/>
<pin id="310" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="p_read_6 "/>
</bind>
</comp>

<comp id="313" class="1005" name="p_read_7_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="4"/>
<pin id="315" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="p_read_7 "/>
</bind>
</comp>

<comp id="318" class="1005" name="p_read_8_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="4"/>
<pin id="320" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="p_read_8 "/>
</bind>
</comp>

<comp id="323" class="1005" name="conv3_i7_loc_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="16" slack="4"/>
<pin id="325" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="conv3_i7_loc "/>
</bind>
</comp>

<comp id="329" class="1005" name="membrane_leak_accumulator_loc_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="2"/>
<pin id="331" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="membrane_leak_accumulator_loc "/>
</bind>
</comp>

<comp id="338" class="1005" name="add_ln57_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="6"/>
<pin id="340" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="add_ln57 "/>
</bind>
</comp>

<comp id="343" class="1005" name="NEURONS_MEMBRANE_addr_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="1"/>
<pin id="345" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEMBRANE_addr "/>
</bind>
</comp>

<comp id="348" class="1005" name="WEIGHTS_INDEX_addr_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="1"/>
<pin id="350" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_INDEX_addr "/>
</bind>
</comp>

<comp id="353" class="1005" name="empty_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="7" slack="2"/>
<pin id="355" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="358" class="1005" name="NEURONS_MEMBRANE_load_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="1"/>
<pin id="360" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEMBRANE_load "/>
</bind>
</comp>

<comp id="364" class="1005" name="weight_index_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="14" slack="2"/>
<pin id="366" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="weight_index "/>
</bind>
</comp>

<comp id="370" class="1005" name="WEIGHTS_INDEX_addr_1_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="1"/>
<pin id="372" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_INDEX_addr_1 "/>
</bind>
</comp>

<comp id="375" class="1005" name="icmp_ln155_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="1"/>
<pin id="377" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln155 "/>
</bind>
</comp>

<comp id="380" class="1005" name="zext_ln155_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="2"/>
<pin id="382" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln155 "/>
</bind>
</comp>

<comp id="385" class="1005" name="WEIGHTS_INDEX_load_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="14" slack="1"/>
<pin id="387" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_INDEX_load "/>
</bind>
</comp>

<comp id="390" class="1005" name="icmp_ln61_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="2"/>
<pin id="392" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln61 "/>
</bind>
</comp>

<comp id="394" class="1005" name="icmp_ln161_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="1"/>
<pin id="396" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln161 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="124" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="132"><net_src comp="52" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="147"><net_src comp="28" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="105" pin="3"/><net_sink comp="142" pin=1"/></net>

<net id="161"><net_src comp="54" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="162"><net_src comp="118" pin="3"/><net_sink comp="149" pin=3"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="149" pin=9"/></net>

<net id="168"><net_src comp="20" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="176"><net_src comp="169" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="22" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="169" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="169" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="189"><net_src comp="184" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="193"><net_src comp="169" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="194" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="24" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="197" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="216"><net_src comp="38" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="40" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="223"><net_src comp="42" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="211" pin="3"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="20" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="229"><net_src comp="208" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="218" pin="3"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="44" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="208" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="46" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="245"><net_src comp="48" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="251"><net_src comp="50" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="236" pin="4"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="230" pin="2"/><net_sink comp="246" pin=2"/></net>

<net id="258"><net_src comp="246" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="52" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="260"><net_src comp="254" pin="2"/><net_sink comp="149" pin=2"/></net>

<net id="264"><net_src comp="254" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="270"><net_src comp="118" pin="3"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="271" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="282"><net_src comp="56" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="136" pin="4"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="58" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="285"><net_src comp="48" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="290"><net_src comp="276" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="60" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="299"><net_src comp="62" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="302"><net_src comp="296" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="306"><net_src comp="74" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="149" pin=7"/></net>

<net id="311"><net_src comp="80" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="149" pin=6"/></net>

<net id="316"><net_src comp="86" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="149" pin=5"/></net>

<net id="321"><net_src comp="92" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="149" pin=4"/></net>

<net id="326"><net_src comp="66" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="149" pin=8"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="332"><net_src comp="70" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="341"><net_src comp="178" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="346"><net_src comp="98" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="351"><net_src comp="111" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="356"><net_src comp="190" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="361"><net_src comp="105" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="367"><net_src comp="118" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="373"><net_src comp="124" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="378"><net_src comp="254" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="383"><net_src comp="261" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="388"><net_src comp="118" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="149" pin=3"/></net>

<net id="393"><net_src comp="266" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="286" pin="2"/><net_sink comp="394" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: NEURONS_MEMBRANE | {5 7 8 }
	Port: WEIGHTS_INDEX | {}
	Port: WEIGHTS | {}
 - Input state : 
	Port: input_layer : p_read | {1 }
	Port: input_layer : p_read1 | {1 }
	Port: input_layer : p_read2 | {1 }
	Port: input_layer : p_read3 | {1 }
	Port: input_layer : NEURONS_MEMBRANE | {2 3 }
	Port: input_layer : WEIGHTS_INDEX | {2 3 4 5 }
	Port: input_layer : WEIGHTS | {5 6 }
  - Chain level:
	State 1
		store_ln57 : 1
	State 2
		icmp_ln57 : 1
		add_ln57 : 1
		br_ln57 : 2
		zext_ln57 : 1
		NEURONS_MEMBRANE_addr : 2
		NEURONS_MEMBRANE_load : 3
		WEIGHTS_INDEX_addr : 2
		weight_index : 3
		empty : 1
	State 3
		call_ln150 : 1
	State 4
		add_i_i41 : 1
		conv_i34 : 2
		WEIGHTS_INDEX_addr_1 : 3
		WEIGHTS_INDEX_load : 4
	State 5
		sign : 1
		trunc_ln155 : 1
		or_ln155 : 2
		tmp : 1
		or_ln : 2
		icmp_ln155 : 3
		zext_ln155 : 4
		store_ln155 : 5
		icmp_ln61 : 1
		br_ln61 : 2
		call_ln61 : 4
	State 6
	State 7
		store_ln63 : 1
		empty_22 : 1
		tmp_2 : 2
		icmp_ln161 : 3
		br_ln161 : 4
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_input_layer_Pipeline_NEURON_LEAK_LOOP_fu_142 |    0    |    0    |    34   |    78   |
|          |  grp_input_layer_Pipeline_WEIGHTS_LOOP_0_fu_149  |    1    |  4.8833 |   273   |   194   |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |                 icmp_ln57_fu_172                 |    0    |    0    |    0    |    15   |
|   icmp   |                 icmp_ln155_fu_254                |    0    |    0    |    0    |    23   |
|          |                 icmp_ln61_fu_266                 |    0    |    0    |    0    |    17   |
|          |                 icmp_ln161_fu_286                |    0    |    0    |    0    |    14   |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|    add   |                  add_ln57_fu_178                 |    0    |    0    |    0    |    15   |
|          |                 add_i_i41_fu_197                 |    0    |    0    |    0    |    14   |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|    or    |                  or_ln155_fu_230                 |    0    |    0    |    0    |    9    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |                p_read_5_read_fu_74               |    0    |    0    |    0    |    0    |
|   read   |                p_read_6_read_fu_80               |    0    |    0    |    0    |    0    |
|          |                p_read_7_read_fu_86               |    0    |    0    |    0    |    0    |
|          |                p_read_8_read_fu_92               |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |                 zext_ln57_fu_184                 |    0    |    0    |    0    |    0    |
|   zext   |           neuron_index_cast_cast_fu_194          |    0    |    0    |    0    |    0    |
|          |                  conv_i34_fu_203                 |    0    |    0    |    0    |    0    |
|          |                 zext_ln155_fu_261                |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                   empty_fu_190                   |    0    |    0    |    0    |    0    |
|          |                trunc_ln155_fu_226                |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
| bitselect|                   tmp_1_fu_211                   |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                    sign_fu_218                   |    0    |    0    |    0    |    0    |
|          |                   or_ln_fu_246                   |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|partselect|                    tmp_fu_236                    |    0    |    0    |    0    |    0    |
|          |                   tmp_2_fu_276                   |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                  |    1    |  4.8833 |   307   |   379   |
|----------|--------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|    NEURONS_MEMBRANE_addr_reg_343    |    8   |
|    NEURONS_MEMBRANE_load_reg_358    |   16   |
|     WEIGHTS_INDEX_addr_1_reg_370    |    8   |
|      WEIGHTS_INDEX_addr_reg_348     |    8   |
|      WEIGHTS_INDEX_load_reg_385     |   14   |
|           add_ln57_reg_338          |    8   |
|         conv3_i7_loc_reg_323        |   16   |
|           empty_22_reg_133          |   16   |
|            empty_reg_353            |    7   |
|          icmp_ln155_reg_375         |    1   |
|          icmp_ln161_reg_394         |    1   |
|          icmp_ln61_reg_390          |    1   |
|membrane_leak_accumulator_loc_reg_329|   16   |
|         neuron_index_reg_296        |    8   |
|           p_read_5_reg_303          |   16   |
|           p_read_6_reg_308          |   16   |
|           p_read_7_reg_313          |   16   |
|           p_read_8_reg_318          |   16   |
|         weight_index_reg_364        |   14   |
|          zext_ln155_reg_380         |   16   |
+-------------------------------------+--------+
|                Total                |   222  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                       Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                 grp_access_fu_105                |  p0  |   2  |   8  |   16   ||    9    |
|                 grp_access_fu_105                |  p1  |   3  |  16  |   48   ||    14   |
|                 grp_access_fu_118                |  p0  |   4  |   8  |   32   ||    20   |
| grp_input_layer_Pipeline_NEURON_LEAK_LOOP_fu_142 |  p1  |   2  |  16  |   32   ||    9    |
|  grp_input_layer_Pipeline_WEIGHTS_LOOP_0_fu_149  |  p2  |   2  |   1  |    2   ||    9    |
|  grp_input_layer_Pipeline_WEIGHTS_LOOP_0_fu_149  |  p3  |   2  |  14  |   28   ||    9    |
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                      |      |      |      |   158  ||  9.8859 ||    70   |
|--------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    4   |   307  |   379  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   70   |
|  Register |    -   |    -   |   222  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   14   |   529  |   449  |
+-----------+--------+--------+--------+--------+
