xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_VCOMP.vhd,
fifo_serial_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../SOMvhdl.srcs/sources_1/ip/fifo_serial/fifo_serial_sim_netlist.vhdl,
glbl.v,Verilog,xil_defaultlib,glbl.v
