{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1691232006522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691232006525 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 05 18:40:06 2023 " "Processing started: Sat Aug 05 18:40:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691232006525 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691232006525 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lvds -c lvds " "Command: quartus_map --read_settings_files=on --write_settings_files=off lvds -c lvds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691232006525 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1691232006752 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1691232006752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/lvds_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/lvds_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_tx " "Found entity 1: lvds_tx" {  } { { "ip/lvds_tx.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_tx.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691232013338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691232013338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/06_lvds_tx/testbench/lvds_tx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/06_lvds_tx/testbench/lvds_tx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_tx_tb " "Found entity 1: lvds_tx_tb" {  } { { "../testbench/lvds_tx_tb.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/testbench/lvds_tx_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691232013339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691232013339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/06_lvds_tx/rtl/lvds_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/06_lvds_tx/rtl/lvds_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_test " "Found entity 1: lvds_test" {  } { { "../rtl/lvds_test.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691232013340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691232013340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/lvds_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/lvds_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_rx " "Found entity 1: lvds_rx" {  } { { "ip/lvds_rx.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_rx.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691232013342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691232013342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/06_lvds_tx/testbench/lvds_rx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/06_lvds_tx/testbench/lvds_rx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_rx_tb " "Found entity 1: lvds_rx_tb" {  } { { "../testbench/lvds_rx_tb.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/testbench/lvds_rx_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691232013344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691232013344 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lvds_test " "Elaborating entity \"lvds_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1691232013407 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "tx_outclock lvds_test.v(11) " "Verilog HDL warning at lvds_test.v(11): object tx_outclock used but never assigned" {  } { { "../rtl/lvds_test.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1691232013408 "|lvds_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_inclock lvds_test.v(13) " "Verilog HDL or VHDL warning at lvds_test.v(13): object \"rx_inclock\" assigned a value but never read" {  } { { "../rtl/lvds_test.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1691232013408 "|lvds_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_data lvds_test.v(4) " "Output port \"rx_data\" at lvds_test.v(4) has no driver" {  } { { "../rtl/lvds_test.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1691232013408 "|lvds_test"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[0\] GND " "Pin \"rx_data\[0\]\" is stuck at GND" {  } { { "../rtl/lvds_test.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691232013624 "|lvds_test|rx_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[1\] GND " "Pin \"rx_data\[1\]\" is stuck at GND" {  } { { "../rtl/lvds_test.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691232013624 "|lvds_test|rx_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[2\] GND " "Pin \"rx_data\[2\]\" is stuck at GND" {  } { { "../rtl/lvds_test.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691232013624 "|lvds_test|rx_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[3\] GND " "Pin \"rx_data\[3\]\" is stuck at GND" {  } { { "../rtl/lvds_test.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691232013624 "|lvds_test|rx_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[4\] GND " "Pin \"rx_data\[4\]\" is stuck at GND" {  } { { "../rtl/lvds_test.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691232013624 "|lvds_test|rx_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[5\] GND " "Pin \"rx_data\[5\]\" is stuck at GND" {  } { { "../rtl/lvds_test.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691232013624 "|lvds_test|rx_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[6\] GND " "Pin \"rx_data\[6\]\" is stuck at GND" {  } { { "../rtl/lvds_test.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691232013624 "|lvds_test|rx_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[7\] GND " "Pin \"rx_data\[7\]\" is stuck at GND" {  } { { "../rtl/lvds_test.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691232013624 "|lvds_test|rx_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1691232013624 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1691232013688 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691232013688 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../rtl/lvds_test.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1691232013702 "|lvds_test|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_in\[0\] " "No output dependent on input pin \"tx_in\[0\]\"" {  } { { "../rtl/lvds_test.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1691232013702 "|lvds_test|tx_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_in\[1\] " "No output dependent on input pin \"tx_in\[1\]\"" {  } { { "../rtl/lvds_test.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1691232013702 "|lvds_test|tx_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_in\[2\] " "No output dependent on input pin \"tx_in\[2\]\"" {  } { { "../rtl/lvds_test.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1691232013702 "|lvds_test|tx_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_in\[3\] " "No output dependent on input pin \"tx_in\[3\]\"" {  } { { "../rtl/lvds_test.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1691232013702 "|lvds_test|tx_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_in\[4\] " "No output dependent on input pin \"tx_in\[4\]\"" {  } { { "../rtl/lvds_test.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1691232013702 "|lvds_test|tx_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_in\[5\] " "No output dependent on input pin \"tx_in\[5\]\"" {  } { { "../rtl/lvds_test.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1691232013702 "|lvds_test|tx_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_in\[6\] " "No output dependent on input pin \"tx_in\[6\]\"" {  } { { "../rtl/lvds_test.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1691232013702 "|lvds_test|tx_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_in\[7\] " "No output dependent on input pin \"tx_in\[7\]\"" {  } { { "../rtl/lvds_test.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1691232013702 "|lvds_test|tx_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_in " "No output dependent on input pin \"rx_in\"" {  } { { "../rtl/lvds_test.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1691232013702 "|lvds_test|rx_in"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1691232013702 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1691232013702 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1691232013702 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1691232013702 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691232013710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 05 18:40:13 2023 " "Processing ended: Sat Aug 05 18:40:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691232013710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691232013710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691232013710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1691232013710 ""}
