{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682644016727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682644016728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 10:06:56 2023 " "Processing started: Fri Apr 28 10:06:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682644016728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682644016728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off display -c display " "Command: quartus_map --read_settings_files=on --write_settings_files=off display -c display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682644016728 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682644016819 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682644016819 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display.v(93) " "Verilog HDL information at display.v(93): always construct contains both blocking and non-blocking assignments" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 93 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1682644020296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 4 4 " "Found 4 design units, including 4 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682644020297 ""} { "Info" "ISGN_ENTITY_NAME" "2 SEVENSEG_LED " "Found entity 2: SEVENSEG_LED" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682644020297 ""} { "Info" "ISGN_ENTITY_NAME" "3 select_counter " "Found entity 3: select_counter" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682644020297 ""} { "Info" "ISGN_ENTITY_NAME" "4 number " "Found entity 4: number" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682644020297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682644020297 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "display " "Elaborating entity \"display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682644020319 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sl_out 0 display.v(5) " "Net \"sl_out\" at display.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1682644020321 "|display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_counter select_counter:sl " "Elaborating entity \"select_counter\" for hierarchy \"select_counter:sl\"" {  } { { "display.v" "sl" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682644020331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "number number:reg1 " "Elaborating entity \"number\" for hierarchy \"number:reg1\"" {  } { { "display.v" "reg1" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682644020336 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 display.v(114) " "Verilog HDL assignment warning at display.v(114): truncated value with size 5 to match size of target (4)" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682644020337 "|display|number:reg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 display.v(115) " "Verilog HDL assignment warning at display.v(115): truncated value with size 8 to match size of target (4)" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682644020337 "|display|number:reg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 display.v(116) " "Verilog HDL assignment warning at display.v(116): truncated value with size 5 to match size of target (4)" {  } { { "display.v" "" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682644020337 "|display|number:reg1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEVENSEG_LED number:reg1\|SEVENSEG_LED:l1 " "Elaborating entity \"SEVENSEG_LED\" for hierarchy \"number:reg1\|SEVENSEG_LED:l1\"" {  } { { "display.v" "l1" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682644020342 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "sl_wire\[3\] Equal0 " "Net \"sl_wire\[3\]\", which fans out to \"Equal0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644020408 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "select_counter:sl\|selecter\[3\] " "Net is fed by \"select_counter:sl\|selecter\[3\]\"" {  } { { "display.v" "selecter\[3\]" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 97 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644020408 ""}  } { { "display.v" "sl_wire\[3\]" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 9 -1 0 } } { "display.v" "Equal0" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 30 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1682644020408 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "sl_wire\[2\] Equal0 " "Net \"sl_wire\[2\]\", which fans out to \"Equal0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644020409 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "select_counter:sl\|selecter\[2\] " "Net is fed by \"select_counter:sl\|selecter\[2\]\"" {  } { { "display.v" "selecter\[2\]" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 97 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644020409 ""}  } { { "display.v" "sl_wire\[2\]" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 9 -1 0 } } { "display.v" "Equal0" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 30 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1682644020409 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "sl_wire\[1\] Equal0 " "Net \"sl_wire\[1\]\", which fans out to \"Equal0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644020409 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "select_counter:sl\|selecter\[1\] " "Net is fed by \"select_counter:sl\|selecter\[1\]\"" {  } { { "display.v" "selecter\[1\]" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 97 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644020409 ""}  } { { "display.v" "sl_wire\[1\]" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 9 -1 0 } } { "display.v" "Equal0" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 30 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1682644020409 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "sl_wire\[0\] Equal0 " "Net \"sl_wire\[0\]\", which fans out to \"Equal0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644020409 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "select_counter:sl\|selecter\[0\] " "Net is fed by \"select_counter:sl\|selecter\[0\]\"" {  } { { "display.v" "selecter\[0\]" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 97 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1682644020409 ""}  } { { "display.v" "sl_wire\[0\]" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 9 -1 0 } } { "display.v" "Equal0" { Text "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/display.v" 30 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1682644020409 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/export/home/021/a0211195/simple/2023-simple-2023-team23/display/output_files/display.map.smsg " "Generated suppressed messages file /export/home/021/a0211195/simple/2023-simple-2023-team23/display/output_files/display.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682644020419 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "367 " "Peak virtual memory: 367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682644020453 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 28 10:07:00 2023 " "Processing ended: Fri Apr 28 10:07:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682644020453 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682644020453 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682644020453 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682644020453 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 14 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682644020510 ""}
