// Seed: 531274562
module module_0 (
    output uwire id_0,
    output tri0  id_1,
    input  tri   id_2,
    output wor   id_3
);
  assign id_1 = id_2;
  supply1 id_5;
  tri id_6;
  assign id_5 = id_2;
  generate
    wire id_7;
  endgenerate
  generate
    wand id_8 = id_6;
    assign id_5 = id_6 && id_6;
  endgenerate
  assign id_7 = &1;
  wire id_9, id_10;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    output supply0 id_2,
    output wand void id_3,
    input tri0 id_4,
    input supply1 id_5,
    input tri1 id_6,
    input tri0 id_7,
    input wor id_8,
    output supply0 id_9
);
  module_0(
      id_2, id_2, id_5, id_9
  );
  logic [7:0][1 'd0 : 1] id_11 (
      .id_0(1),
      .id_1(1),
      .id_2(id_1),
      .id_3(),
      .id_4(1)
  );
  assign id_9 = 1;
endmodule
