Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Fri Mar 11 14:53:30 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/conv1_1/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
---------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (481)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (481)
--------------------------------
 There are 481 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.139        0.000                      0                   20        0.151        0.000                      0                   20        1.725        0.000                       0                   501  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock        0.139        0.000                      0                   20        0.151        0.000                      0                   20        1.725        0.000                       0                   501  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 genblk1[47].reg_in/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 2.094ns (55.706%)  route 1.665ns (44.294%))
  Logic Levels:           17  (CARRY8=10 LUT2=5 LUT3=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 5.982 - 4.000 ) 
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.514ns (routing 0.681ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.326ns (routing 0.620ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=500, routed)         1.514     2.460    genblk1[47].reg_in/CLK
    SLICE_X93Y575        FDRE                                         r  genblk1[47].reg_in/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y575        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.539 r  genblk1[47].reg_in/reg_out_reg[1]/Q
                         net (fo=4, routed)           0.189     2.728    genblk1[47].reg_in/Q[1]
    SLICE_X93Y575        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     2.876 r  genblk1[47].reg_in/z__0_carry_i_9__9/O
                         net (fo=1, routed)           0.014     2.890    conv/mul38/reg_out[8]_i_54_0[1]
    SLICE_X93Y575        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.046 r  conv/mul38/z__0_carry/CO[7]
                         net (fo=1, routed)           0.026     3.072    conv/mul38/z__0_carry_n_0
    SLICE_X93Y576        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.128 r  conv/mul38/z__0_carry__0/O[0]
                         net (fo=2, routed)           0.187     3.315    genblk1[48].reg_in/reg_out_reg[21]_i_471[4]
    SLICE_X94Y576        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     3.412 r  genblk1[48].reg_in/reg_out[8]_i_302/O
                         net (fo=1, routed)           0.011     3.423    conv/add000058/reg_out[8]_i_163_0[4]
    SLICE_X94Y576        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127     3.550 r  conv/add000058/reg_out_reg[8]_i_237/O[6]
                         net (fo=1, routed)           0.182     3.732    conv/add000058/reg_out_reg[8]_i_237_n_9
    SLICE_X95Y578        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.833 r  conv/add000058/reg_out[8]_i_158/O
                         net (fo=1, routed)           0.015     3.848    conv/add000058/reg_out[8]_i_158_n_0
    SLICE_X95Y578        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.965 r  conv/add000058/reg_out_reg[8]_i_87/CO[7]
                         net (fo=1, routed)           0.026     3.991    conv/add000058/reg_out_reg[8]_i_87_n_0
    SLICE_X95Y579        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.047 r  conv/add000058/reg_out_reg[21]_i_247/O[0]
                         net (fo=1, routed)           0.345     4.392    conv/add000058/reg_out_reg[21]_i_247_n_15
    SLICE_X96Y578        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     4.540 r  conv/add000058/reg_out[21]_i_146/O
                         net (fo=1, routed)           0.009     4.549    conv/add000058/reg_out[21]_i_146_n_0
    SLICE_X96Y578        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     4.782 r  conv/add000058/reg_out_reg[21]_i_76/O[5]
                         net (fo=2, routed)           0.197     4.979    conv/add000058/reg_out_reg[21]_i_76_n_10
    SLICE_X98Y578        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     5.128 r  conv/add000058/reg_out[21]_i_80/O
                         net (fo=1, routed)           0.008     5.136    conv/add000058/reg_out[21]_i_80_n_0
    SLICE_X98Y578        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[7])
                                                      0.081     5.217 r  conv/add000058/reg_out_reg[21]_i_37/O[7]
                         net (fo=2, routed)           0.245     5.462    conv/add000058/reg_out_reg[21]_i_37_n_8
    SLICE_X98Y584        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     5.513 r  conv/add000058/reg_out[21]_i_38/O
                         net (fo=1, routed)           0.010     5.523    conv/add000058/reg_out[21]_i_38_n_0
    SLICE_X98Y584        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.638 r  conv/add000058/reg_out_reg[21]_i_20/CO[7]
                         net (fo=1, routed)           0.026     5.664    conv/add000058/reg_out_reg[21]_i_20_n_0
    SLICE_X98Y585        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.720 r  conv/add000058/reg_out_reg[21]_i_19/O[0]
                         net (fo=1, routed)           0.141     5.861    conv/add000058/reg_out_reg[21]_i_19_n_15
    SLICE_X96Y585        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     5.985 r  conv/add000058/reg_out[21]_i_6/O
                         net (fo=1, routed)           0.009     5.994    conv/add000058/reg_out[21]_i_6_n_0
    SLICE_X96Y585        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     6.194 r  conv/add000058/reg_out_reg[21]_i_1/O[4]
                         net (fo=1, routed)           0.025     6.219    reg_out/D[19]
    SLICE_X96Y585        FDRE                                         r  reg_out/reg_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.632    clk_IBUF
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.656 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=500, routed)         1.326     5.982    reg_out/CLK
    SLICE_X96Y585        FDRE                                         r  reg_out/reg_out_reg[21]/C
                         clock pessimism              0.387     6.369    
                         clock uncertainty           -0.035     6.333    
    SLICE_X96Y585        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     6.358    reg_out/reg_out_reg[21]
  -------------------------------------------------------------------
                         required time                          6.358    
                         arrival time                          -6.219    
  -------------------------------------------------------------------
                         slack                                  0.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 genblk1[39].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.097ns (40.249%)  route 0.144ns (59.751%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Net Delay (Source):      0.834ns (routing 0.375ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.941ns (routing 0.416ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.230     0.230 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.230    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.374    clk_IBUF
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=500, routed)         0.834     1.225    genblk1[39].reg_in/CLK
    SLICE_X98Y582        FDRE                                         r  genblk1[39].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y582        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.265 r  genblk1[39].reg_in/reg_out_reg[0]/Q
                         net (fo=12, routed)          0.129     1.394    conv/add000058/O40[0]
    SLICE_X96Y583        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.040     1.434 r  conv/add000058/reg_out[8]_i_9/O
                         net (fo=1, routed)           0.008     1.442    conv/add000058/reg_out[8]_i_9_n_0
    SLICE_X96Y583        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.459 r  conv/add000058/reg_out_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.466    reg_out/D[1]
    SLICE_X96Y583        FDRE                                         r  reg_out/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.415     0.415 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.415 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.596    clk_IBUF
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=500, routed)         0.941     1.556    reg_out/CLK
    SLICE_X96Y583        FDRE                                         r  reg_out/reg_out_reg[3]/C
                         clock pessimism             -0.288     1.268    
    SLICE_X96Y583        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.314    reg_out/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y206  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X92Y580  genblk1[33].reg_in/reg_out_reg[3]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X92Y583  genblk1[32].reg_in/reg_out_reg[3]/C



