Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec  5 16:13:17 2018
| Host         : RONAKPATEL60E1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: d2/FSM_onehot_state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.676        0.000                      0                  170        0.231        0.000                      0                  170        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.676        0.000                      0                  170        0.231        0.000                      0                  170        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.676ns  (required time - arrival time)
  Source:                 d1/k_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 0.828ns (25.123%)  route 2.468ns (74.877%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.567     5.088    d1/clk_IBUF_BUFG
    SLICE_X29Y0          FDRE                                         r  d1/k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.456     5.544 f  d1/k_reg[1]/Q
                         net (fo=2, routed)           0.814     6.358    d1/k_reg[1]
    SLICE_X28Y0          LUT6 (Prop_lut6_I1_O)        0.124     6.482 r  d1/FSM_onehot_state[4]_i_3/O
                         net (fo=1, routed)           0.805     7.287    d1/FSM_onehot_state[4]_i_3_n_0
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.124     7.411 r  d1/FSM_onehot_state[4]_i_2/O
                         net (fo=4, routed)           0.849     8.260    d1/ltOp
    SLICE_X28Y0          LUT4 (Prop_lut4_I2_O)        0.124     8.384 r  d1/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     8.384    d1/FSM_onehot_state[4]_i_1_n_0
    SLICE_X28Y0          FDRE                                         r  d1/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.448    14.789    d1/clk_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  d1/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.277    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X28Y0          FDRE (Setup_fdre_C_D)        0.029    15.060    d1/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                  6.676    

Slack (MET) :             6.700ns  (required time - arrival time)
  Source:                 d2/k_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 0.828ns (25.355%)  route 2.438ns (74.645%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.562     5.083    d2/clk_IBUF_BUFG
    SLICE_X28Y12         FDRE                                         r  d2/k_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  d2/k_reg[4]/Q
                         net (fo=2, routed)           0.841     6.380    d2/k_reg[4]
    SLICE_X30Y11         LUT6 (Prop_lut6_I4_O)        0.124     6.504 f  d2/FSM_onehot_state[4]_i_3__0/O
                         net (fo=1, routed)           0.991     7.495    d2/FSM_onehot_state[4]_i_3__0_n_0
    SLICE_X29Y14         LUT4 (Prop_lut4_I0_O)        0.124     7.619 f  d2/FSM_onehot_state[4]_i_2__0/O
                         net (fo=4, routed)           0.606     8.225    d2/ltOp
    SLICE_X29Y16         LUT4 (Prop_lut4_I2_O)        0.124     8.349 r  d2/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.349    d2/FSM_onehot_state[0]_i_1__0_n_0
    SLICE_X29Y16         FDRE                                         r  d2/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.440    14.781    d2/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  d2/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X29Y16         FDRE (Setup_fdre_C_D)        0.029    15.049    d2/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                          -8.349    
  -------------------------------------------------------------------
                         slack                                  6.700    

Slack (MET) :             6.720ns  (required time - arrival time)
  Source:                 d2/k_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 0.828ns (25.501%)  route 2.419ns (74.499%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.562     5.083    d2/clk_IBUF_BUFG
    SLICE_X28Y12         FDRE                                         r  d2/k_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  d2/k_reg[4]/Q
                         net (fo=2, routed)           0.841     6.380    d2/k_reg[4]
    SLICE_X30Y11         LUT6 (Prop_lut6_I4_O)        0.124     6.504 r  d2/FSM_onehot_state[4]_i_3__0/O
                         net (fo=1, routed)           0.991     7.495    d2/FSM_onehot_state[4]_i_3__0_n_0
    SLICE_X29Y14         LUT4 (Prop_lut4_I0_O)        0.124     7.619 r  d2/FSM_onehot_state[4]_i_2__0/O
                         net (fo=4, routed)           0.587     8.206    d2/ltOp
    SLICE_X29Y15         LUT3 (Prop_lut3_I1_O)        0.124     8.330 r  d2/FSM_onehot_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.330    d2/FSM_onehot_state[1]_i_1__0_n_0
    SLICE_X29Y15         FDRE                                         r  d2/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.441    14.782    d2/clk_IBUF_BUFG
    SLICE_X29Y15         FDRE                                         r  d2/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X29Y15         FDRE (Setup_fdre_C_D)        0.029    15.050    d2/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -8.330    
  -------------------------------------------------------------------
                         slack                                  6.720    

Slack (MET) :             6.870ns  (required time - arrival time)
  Source:                 d2/k_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.828ns (26.731%)  route 2.270ns (73.269%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.562     5.083    d2/clk_IBUF_BUFG
    SLICE_X28Y12         FDRE                                         r  d2/k_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  d2/k_reg[4]/Q
                         net (fo=2, routed)           0.841     6.380    d2/k_reg[4]
    SLICE_X30Y11         LUT6 (Prop_lut6_I4_O)        0.124     6.504 f  d2/FSM_onehot_state[4]_i_3__0/O
                         net (fo=1, routed)           0.991     7.495    d2/FSM_onehot_state[4]_i_3__0_n_0
    SLICE_X29Y14         LUT4 (Prop_lut4_I0_O)        0.124     7.619 f  d2/FSM_onehot_state[4]_i_2__0/O
                         net (fo=4, routed)           0.438     8.057    d2/ltOp
    SLICE_X29Y16         LUT4 (Prop_lut4_I2_O)        0.124     8.181 r  d2/FSM_onehot_state[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.181    d2/FSM_onehot_state[3]_i_1__0_n_0
    SLICE_X29Y16         FDRE                                         r  d2/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.440    14.781    d2/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  d2/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X29Y16         FDRE (Setup_fdre_C_D)        0.031    15.051    d2/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  6.870    

Slack (MET) :             6.924ns  (required time - arrival time)
  Source:                 d2/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/k_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.608ns (23.260%)  route 2.006ns (76.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.558     5.079    d2/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  d2/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  d2/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.877     6.412    d2/FSM_onehot_state_reg_n_0_[4]
    SLICE_X29Y16         LUT2 (Prop_lut2_I0_O)        0.152     6.564 r  d2/k[0]_i_2__0/O
                         net (fo=21, routed)          1.129     7.693    d2/sel
    SLICE_X28Y11         FDRE                                         r  d2/k_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.444    14.785    d2/clk_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  d2/k_reg[0]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X28Y11         FDRE (Setup_fdre_C_CE)      -0.407    14.617    d2/k_reg[0]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -7.693    
  -------------------------------------------------------------------
                         slack                                  6.924    

Slack (MET) :             6.924ns  (required time - arrival time)
  Source:                 d2/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/k_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.608ns (23.260%)  route 2.006ns (76.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.558     5.079    d2/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  d2/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  d2/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.877     6.412    d2/FSM_onehot_state_reg_n_0_[4]
    SLICE_X29Y16         LUT2 (Prop_lut2_I0_O)        0.152     6.564 r  d2/k[0]_i_2__0/O
                         net (fo=21, routed)          1.129     7.693    d2/sel
    SLICE_X28Y11         FDRE                                         r  d2/k_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.444    14.785    d2/clk_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  d2/k_reg[1]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X28Y11         FDRE (Setup_fdre_C_CE)      -0.407    14.617    d2/k_reg[1]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -7.693    
  -------------------------------------------------------------------
                         slack                                  6.924    

Slack (MET) :             6.924ns  (required time - arrival time)
  Source:                 d2/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/k_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.608ns (23.260%)  route 2.006ns (76.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.558     5.079    d2/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  d2/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  d2/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.877     6.412    d2/FSM_onehot_state_reg_n_0_[4]
    SLICE_X29Y16         LUT2 (Prop_lut2_I0_O)        0.152     6.564 r  d2/k[0]_i_2__0/O
                         net (fo=21, routed)          1.129     7.693    d2/sel
    SLICE_X28Y11         FDRE                                         r  d2/k_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.444    14.785    d2/clk_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  d2/k_reg[2]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X28Y11         FDRE (Setup_fdre_C_CE)      -0.407    14.617    d2/k_reg[2]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -7.693    
  -------------------------------------------------------------------
                         slack                                  6.924    

Slack (MET) :             6.924ns  (required time - arrival time)
  Source:                 d2/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/k_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.608ns (23.260%)  route 2.006ns (76.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.558     5.079    d2/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  d2/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  d2/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.877     6.412    d2/FSM_onehot_state_reg_n_0_[4]
    SLICE_X29Y16         LUT2 (Prop_lut2_I0_O)        0.152     6.564 r  d2/k[0]_i_2__0/O
                         net (fo=21, routed)          1.129     7.693    d2/sel
    SLICE_X28Y11         FDRE                                         r  d2/k_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.444    14.785    d2/clk_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  d2/k_reg[3]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X28Y11         FDRE (Setup_fdre_C_CE)      -0.407    14.617    d2/k_reg[3]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -7.693    
  -------------------------------------------------------------------
                         slack                                  6.924    

Slack (MET) :             6.986ns  (required time - arrival time)
  Source:                 d2/k_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.828ns (27.770%)  route 2.154ns (72.230%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.562     5.083    d2/clk_IBUF_BUFG
    SLICE_X28Y12         FDRE                                         r  d2/k_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  d2/k_reg[4]/Q
                         net (fo=2, routed)           0.841     6.380    d2/k_reg[4]
    SLICE_X30Y11         LUT6 (Prop_lut6_I4_O)        0.124     6.504 r  d2/FSM_onehot_state[4]_i_3__0/O
                         net (fo=1, routed)           0.991     7.495    d2/FSM_onehot_state[4]_i_3__0_n_0
    SLICE_X29Y14         LUT4 (Prop_lut4_I0_O)        0.124     7.619 r  d2/FSM_onehot_state[4]_i_2__0/O
                         net (fo=4, routed)           0.322     7.941    d2/ltOp
    SLICE_X29Y16         LUT4 (Prop_lut4_I2_O)        0.124     8.065 r  d2/FSM_onehot_state[4]_i_1__0/O
                         net (fo=1, routed)           0.000     8.065    d2/FSM_onehot_state[4]_i_1__0_n_0
    SLICE_X29Y16         FDRE                                         r  d2/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.440    14.781    d2/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  d2/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X29Y16         FDRE (Setup_fdre_C_D)        0.031    15.051    d2/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -8.065    
  -------------------------------------------------------------------
                         slack                                  6.986    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 d2/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/k_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.608ns (24.575%)  route 1.866ns (75.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.558     5.079    d2/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  d2/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  d2/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.877     6.412    d2/FSM_onehot_state_reg_n_0_[4]
    SLICE_X29Y16         LUT2 (Prop_lut2_I0_O)        0.152     6.564 r  d2/k[0]_i_2__0/O
                         net (fo=21, routed)          0.989     7.553    d2/sel
    SLICE_X28Y12         FDRE                                         r  d2/k_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.443    14.784    d2/clk_IBUF_BUFG
    SLICE_X28Y12         FDRE                                         r  d2/k_reg[4]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X28Y12         FDRE (Setup_fdre_C_CE)      -0.407    14.616    d2/k_reg[4]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                          -7.553    
  -------------------------------------------------------------------
                         slack                                  7.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 d2/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.477%)  route 0.149ns (44.523%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.559     1.442    d2/clk_IBUF_BUFG
    SLICE_X29Y15         FDRE                                         r  d2/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  d2/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.149     1.732    d2/FSM_onehot_state_reg_n_0_[1]
    SLICE_X29Y16         LUT4 (Prop_lut4_I3_O)        0.045     1.777 r  d2/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.777    d2/FSM_onehot_state[0]_i_1__0_n_0
    SLICE_X29Y16         FDRE                                         r  d2/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.826     1.953    d2/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  d2/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X29Y16         FDRE (Hold_fdre_C_D)         0.091     1.546    d2/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 d1/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.080%)  route 0.178ns (48.920%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    d1/clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  d1/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d1/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.178     1.766    d1/FSM_onehot_state_reg_n_0_[1]
    SLICE_X28Y0          LUT4 (Prop_lut4_I3_O)        0.045     1.811 r  d1/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.811    d1/FSM_onehot_state[0]_i_1_n_0
    SLICE_X28Y0          FDRE                                         r  d1/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.834     1.961    d1/clk_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  d1/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X28Y0          FDRE (Hold_fdre_C_D)         0.092     1.575    d1/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 d2/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.336%)  route 0.156ns (45.664%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.558     1.441    d2/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  d2/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  d2/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.156     1.738    d2/p_0_in
    SLICE_X29Y16         LUT4 (Prop_lut4_I1_O)        0.045     1.783 r  d2/FSM_onehot_state[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.783    d2/FSM_onehot_state[4]_i_1__0_n_0
    SLICE_X29Y16         FDRE                                         r  d2/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.826     1.953    d2/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  d2/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X29Y16         FDRE (Hold_fdre_C_D)         0.092     1.533    d2/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 mux/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.566     1.449    mux/clk_IBUF_BUFG
    SLICE_X55Y3          FDRE                                         r  mux/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y3          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  mux/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.698    mux/counter_reg_n_0_[11]
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  mux/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    mux/counter_reg[8]_i_1_n_4
    SLICE_X55Y3          FDRE                                         r  mux/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.837     1.964    mux/clk_IBUF_BUFG
    SLICE_X55Y3          FDRE                                         r  mux/counter_reg[11]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X55Y3          FDRE (Hold_fdre_C_D)         0.105     1.554    mux/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 mux/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.567     1.450    mux/clk_IBUF_BUFG
    SLICE_X55Y1          FDRE                                         r  mux/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  mux/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.699    mux/counter_reg_n_0_[3]
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  mux/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    mux/counter_reg[0]_i_1_n_4
    SLICE_X55Y1          FDRE                                         r  mux/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.838     1.965    mux/clk_IBUF_BUFG
    SLICE_X55Y1          FDRE                                         r  mux/counter_reg[3]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X55Y1          FDRE (Hold_fdre_C_D)         0.105     1.555    mux/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 mux/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.567     1.450    mux/clk_IBUF_BUFG
    SLICE_X55Y2          FDRE                                         r  mux/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y2          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  mux/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.699    mux/counter_reg_n_0_[7]
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  mux/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    mux/counter_reg[4]_i_1_n_4
    SLICE_X55Y2          FDRE                                         r  mux/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.838     1.965    mux/clk_IBUF_BUFG
    SLICE_X55Y2          FDRE                                         r  mux/counter_reg[7]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X55Y2          FDRE (Hold_fdre_C_D)         0.105     1.555    mux/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 d1/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.849%)  route 0.159ns (46.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    d1/clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  d1/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d1/FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.159     1.748    d1/p_1_in
    SLICE_X31Y0          LUT2 (Prop_lut2_I0_O)        0.045     1.793 r  d1/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.793    d1/FSM_onehot_state[2]_i_1_n_0
    SLICE_X31Y0          FDRE                                         r  d1/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.833     1.960    d1/clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  d1/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X31Y0          FDRE (Hold_fdre_C_D)         0.092     1.539    d1/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 mux/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.566     1.449    mux/clk_IBUF_BUFG
    SLICE_X55Y4          FDRE                                         r  mux/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  mux/counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.695    mux/counter_reg_n_0_[12]
    SLICE_X55Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.810 r  mux/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.810    mux/counter_reg[12]_i_1_n_7
    SLICE_X55Y4          FDRE                                         r  mux/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.837     1.964    mux/clk_IBUF_BUFG
    SLICE_X55Y4          FDRE                                         r  mux/counter_reg[12]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X55Y4          FDRE (Hold_fdre_C_D)         0.105     1.554    mux/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 mux/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.566     1.449    mux/clk_IBUF_BUFG
    SLICE_X55Y3          FDRE                                         r  mux/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y3          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  mux/counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.695    mux/counter_reg_n_0_[8]
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.810 r  mux/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.810    mux/counter_reg[8]_i_1_n_7
    SLICE_X55Y3          FDRE                                         r  mux/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.837     1.964    mux/clk_IBUF_BUFG
    SLICE_X55Y3          FDRE                                         r  mux/counter_reg[8]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X55Y3          FDRE (Hold_fdre_C_D)         0.105     1.554    mux/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 mux/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.567     1.450    mux/clk_IBUF_BUFG
    SLICE_X55Y2          FDRE                                         r  mux/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y2          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  mux/counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.696    mux/counter_reg_n_0_[4]
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.811 r  mux/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.811    mux/counter_reg[4]_i_1_n_7
    SLICE_X55Y2          FDRE                                         r  mux/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.838     1.965    mux/clk_IBUF_BUFG
    SLICE_X55Y2          FDRE                                         r  mux/counter_reg[4]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X55Y2          FDRE (Hold_fdre_C_D)         0.105     1.555    mux/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y3    mux/counter_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y3    mux/counter_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y8    mux/counter_sel_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y8    mux/counter_sel_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y0    d1/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y0    d1/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y0    d1/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y0    d1/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y0    d1/FSM_onehot_state_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y0    d1/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y0    d1/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y0    d1/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y3    d1/k_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y3    d1/k_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y3    d1/k_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y3    d1/k_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y4    d1/k_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y4    d1/k_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y4    d1/k_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y0    d1/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y0    d1/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y0    d1/k_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y2    d1/k_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y2    d1/k_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y0    d1/k_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y0    d1/k_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y0    d1/k_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y1    d1/k_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y1    d1/k_reg[5]/C



