# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../registerFile.srcs/sources_1/new/registerFile.vhd" \
"../../../../registerFile.srcs/sim_1/new/RegisterFileTB.vhd" \

# Do not sort compile order
nosort
