
*** Running vivado
    with args -log main_sum_tests.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_sum_tests.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source main_sum_tests.tcl -notrace
Command: synth_design -top main_sum_tests -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27216
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1162.953 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main_sum_tests' [D:/Banan/ITMO/3/shemotehnika/test4/test4.srcs/sources_1/new/main_sum_tests.v:23]
INFO: [Synth 8-251] start [D:/Banan/ITMO/3/shemotehnika/test4/test4.srcs/sources_1/new/main_sum_tests.v:43]
INFO: [Synth 8-251] before clock [D:/Banan/ITMO/3/shemotehnika/test4/test4.srcs/sources_1/new/main_sum_tests.v:47]
INFO: [Synth 8-251] after clock [D:/Banan/ITMO/3/shemotehnika/test4/test4.srcs/sources_1/new/main_sum_tests.v:50]
INFO: [Synth 8-251] x [D:/Banan/ITMO/3/shemotehnika/test4/test4.srcs/sources_1/new/main_sum_tests.v:56]
INFO: [Synth 8-6157] synthesizing module 'main_sum' [D:/Banan/ITMO/3/shemotehnika/test4/test4.srcs/sources_1/new/main_sum.v:22]
	Parameter IDLE bound to: 3'b000 
	Parameter SUM1 bound to: 3'b001 
	Parameter SUM2 bound to: 3'b010 
	Parameter SUM3 bound to: 3'b011 
	Parameter LAST bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'sum' [D:/Banan/ITMO/3/shemotehnika/test4/test4.srcs/sources_1/new/2bit_sum.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sum' (1#1) [D:/Banan/ITMO/3/shemotehnika/test4/test4.srcs/sources_1/new/2bit_sum.v:23]
INFO: [Synth 8-251] clk inside sum (x) [D:/Banan/ITMO/3/shemotehnika/test4/test4.srcs/sources_1/new/main_sum.v:59]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Banan/ITMO/3/shemotehnika/test4/test4.srcs/sources_1/new/main_sum.v:60]
INFO: [Synth 8-6155] done synthesizing module 'main_sum' (2#1) [D:/Banan/ITMO/3/shemotehnika/test4/test4.srcs/sources_1/new/main_sum.v:22]
INFO: [Synth 8-251] always start(1'bx) [D:/Banan/ITMO/3/shemotehnika/test4/test4.srcs/sources_1/new/main_sum_tests.v:61]
INFO: [Synth 8-251] always clk(1'bx) [D:/Banan/ITMO/3/shemotehnika/test4/test4.srcs/sources_1/new/main_sum_tests.v:65]
INFO: [Synth 8-6155] done synthesizing module 'main_sum_tests' (3#1) [D:/Banan/ITMO/3/shemotehnika/test4/test4.srcs/sources_1/new/main_sum_tests.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1162.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1162.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1162.953 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'main_sum'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                    SUM1 |                            00010 |                              001
                    SUM2 |                            00100 |                              010
                    SUM3 |                            01000 |                              011
                    LAST |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'main_sum'
WARNING: [Synth 8-327] inferring latch for variable 'start_reg' [D:/Banan/ITMO/3/shemotehnika/test4/test4.srcs/sources_1/new/main_sum_tests.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'clk_reg' [D:/Banan/ITMO/3/shemotehnika/test4/test4.srcs/sources_1/new/main_sum_tests.v:34]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1162.953 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input    8 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1162.953 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1162.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1162.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1162.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1162.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1162.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1162.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1162.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1162.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1162.953 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1162.953 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1162.953 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1162.953 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1248.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1248.387 ; gain = 85.434
INFO: [Common 17-1381] The checkpoint 'D:/Banan/ITMO/3/shemotehnika/test4/test4.runs/synth_1/main_sum_tests.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_sum_tests_utilization_synth.rpt -pb main_sum_tests_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May  7 10:30:59 2021...
