<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: SYSCTL Registers</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__sysctl__registers.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">SYSCTL Registers<div class="ingroups"><a class="el" href="group__MSP432E4xx__defines.html">MSP432E4xx Defines</a> &raquo; <a class="el" href="group__systemcontrol__defines.html">System Control Defines</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>System Control Registers.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for SYSCTL Registers:</div>
<div class="dyncontent">
<div class="center"><img src="group__sysctl__registers.png" border="0" usemap="#agroup____sysctl____registers" alt=""/></div>
<map name="agroup____sysctl____registers" id="agroup____sysctl____registers">
<area shape="rect" title="System Control Registers." alt="" coords="228,5,363,31"/>
<area shape="rect" href="group__systemcontrol__defines.html" title="Defined Constants and Types for the MSP432E4xx System Control." alt="" coords="5,5,180,31"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga5edf22a6ff060d03941c304b59f0356c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga5edf22a6ff060d03941c304b59f0356c">SYSCTL_DID0</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x000)</td></tr>
<tr class="memdesc:ga5edf22a6ff060d03941c304b59f0356c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device Identification 0.  <a href="group__sysctl__registers.html#ga5edf22a6ff060d03941c304b59f0356c">More...</a><br /></td></tr>
<tr class="separator:ga5edf22a6ff060d03941c304b59f0356c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38a424f0c881dab2d160d1e0a9a6131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gae38a424f0c881dab2d160d1e0a9a6131">SYSCTL_DID1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x004)</td></tr>
<tr class="memdesc:gae38a424f0c881dab2d160d1e0a9a6131"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device Identification 1.  <a href="group__sysctl__registers.html#gae38a424f0c881dab2d160d1e0a9a6131">More...</a><br /></td></tr>
<tr class="separator:gae38a424f0c881dab2d160d1e0a9a6131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fd602f9f4366b7cd066c89f56403052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga3fd602f9f4366b7cd066c89f56403052">SYSCTL_PTBOCTL</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x038)</td></tr>
<tr class="memdesc:ga3fd602f9f4366b7cd066c89f56403052"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power-Temp Brownout Control.  <a href="group__sysctl__registers.html#ga3fd602f9f4366b7cd066c89f56403052">More...</a><br /></td></tr>
<tr class="separator:ga3fd602f9f4366b7cd066c89f56403052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c81f0f10746ec3948b6f46b4d06583f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga1c81f0f10746ec3948b6f46b4d06583f">SYSCTL_RIS</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x050)</td></tr>
<tr class="memdesc:ga1c81f0f10746ec3948b6f46b4d06583f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Raw Interrupt Status.  <a href="group__sysctl__registers.html#ga1c81f0f10746ec3948b6f46b4d06583f">More...</a><br /></td></tr>
<tr class="separator:ga1c81f0f10746ec3948b6f46b4d06583f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga846407f0f364f2507891553773c77d19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga846407f0f364f2507891553773c77d19">SYSCTL_IMC</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x054)</td></tr>
<tr class="memdesc:ga846407f0f364f2507891553773c77d19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Mask Control.  <a href="group__sysctl__registers.html#ga846407f0f364f2507891553773c77d19">More...</a><br /></td></tr>
<tr class="separator:ga846407f0f364f2507891553773c77d19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f9f87f9381b3da165a82bde242d5e61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga4f9f87f9381b3da165a82bde242d5e61">SYSCTL_MISC</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x058)</td></tr>
<tr class="memdesc:ga4f9f87f9381b3da165a82bde242d5e61"><td class="mdescLeft">&#160;</td><td class="mdescRight">RW1C Masked Interrupt Status and Clear.  <a href="group__sysctl__registers.html#ga4f9f87f9381b3da165a82bde242d5e61">More...</a><br /></td></tr>
<tr class="separator:ga4f9f87f9381b3da165a82bde242d5e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6b8c95db38367853b060f1c7fa53121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gab6b8c95db38367853b060f1c7fa53121">SYSCTL_RESC</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x05C)</td></tr>
<tr class="memdesc:gab6b8c95db38367853b060f1c7fa53121"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Cause.  <a href="group__sysctl__registers.html#gab6b8c95db38367853b060f1c7fa53121">More...</a><br /></td></tr>
<tr class="separator:gab6b8c95db38367853b060f1c7fa53121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffb5c3022c06d0f2f14188eb6c819548"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gaffb5c3022c06d0f2f14188eb6c819548">SYSCTL_PWRTC</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x060)</td></tr>
<tr class="memdesc:gaffb5c3022c06d0f2f14188eb6c819548"><td class="mdescLeft">&#160;</td><td class="mdescRight">RW1C Power-Temperature Cause.  <a href="group__sysctl__registers.html#gaffb5c3022c06d0f2f14188eb6c819548">More...</a><br /></td></tr>
<tr class="separator:gaffb5c3022c06d0f2f14188eb6c819548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2edf1bf1842cd39e6df633710485d1b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga2edf1bf1842cd39e6df633710485d1b6">SYSCTL_NMIC</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x064)</td></tr>
<tr class="memdesc:ga2edf1bf1842cd39e6df633710485d1b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">NMI Cause Register.  <a href="group__sysctl__registers.html#ga2edf1bf1842cd39e6df633710485d1b6">More...</a><br /></td></tr>
<tr class="separator:ga2edf1bf1842cd39e6df633710485d1b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25e07d3c958f6bac10d5a290d57bfae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga25e07d3c958f6bac10d5a290d57bfae8">SYSCTL_MOSCCTL</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x07C)</td></tr>
<tr class="memdesc:ga25e07d3c958f6bac10d5a290d57bfae8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Oscillator Control.  <a href="group__sysctl__registers.html#ga25e07d3c958f6bac10d5a290d57bfae8">More...</a><br /></td></tr>
<tr class="separator:ga25e07d3c958f6bac10d5a290d57bfae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a46cac92f10630390e04ad38d1400db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga0a46cac92f10630390e04ad38d1400db">SYSCTL_RSCLKCFG</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x0B0)</td></tr>
<tr class="memdesc:ga0a46cac92f10630390e04ad38d1400db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Run and Sleep Mode Configuration Register.  <a href="group__sysctl__registers.html#ga0a46cac92f10630390e04ad38d1400db">More...</a><br /></td></tr>
<tr class="separator:ga0a46cac92f10630390e04ad38d1400db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ded1e08fac09568fbe21641faa964b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga1ded1e08fac09568fbe21641faa964b2">SYSCTL_MEMTIM0</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x0C0)</td></tr>
<tr class="memdesc:ga1ded1e08fac09568fbe21641faa964b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory Timing Parameter Register 0 for Main Flash and EEPROM.  <a href="group__sysctl__registers.html#ga1ded1e08fac09568fbe21641faa964b2">More...</a><br /></td></tr>
<tr class="separator:ga1ded1e08fac09568fbe21641faa964b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51c1ad20cdc6c1eded606b1d42b4ab6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga51c1ad20cdc6c1eded606b1d42b4ab6c">SYSCTL_ALTCLKCFG</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x138)</td></tr>
<tr class="memdesc:ga51c1ad20cdc6c1eded606b1d42b4ab6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alternate Clock Configuration.  <a href="group__sysctl__registers.html#ga51c1ad20cdc6c1eded606b1d42b4ab6c">More...</a><br /></td></tr>
<tr class="separator:ga51c1ad20cdc6c1eded606b1d42b4ab6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b9b05995b84bd6156d34d9e4383ab19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga1b9b05995b84bd6156d34d9e4383ab19">SYSCTL_DSCLKCFG</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x144)</td></tr>
<tr class="memdesc:ga1b9b05995b84bd6156d34d9e4383ab19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deep Sleep Clock Configuration Register.  <a href="group__sysctl__registers.html#ga1b9b05995b84bd6156d34d9e4383ab19">More...</a><br /></td></tr>
<tr class="separator:ga1b9b05995b84bd6156d34d9e4383ab19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0477a1b414c4e90b5e8cc98e7fd5bb20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga0477a1b414c4e90b5e8cc98e7fd5bb20">SYSCTL_DIVSCLK</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x148)</td></tr>
<tr class="memdesc:ga0477a1b414c4e90b5e8cc98e7fd5bb20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divisor and Source Clock Configuration.  <a href="group__sysctl__registers.html#ga0477a1b414c4e90b5e8cc98e7fd5bb20">More...</a><br /></td></tr>
<tr class="separator:ga0477a1b414c4e90b5e8cc98e7fd5bb20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6daeba541534e298f90efd0f35b8b5c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga6daeba541534e298f90efd0f35b8b5c8">SYSCTL_SYSPROP</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x14C)</td></tr>
<tr class="memdesc:ga6daeba541534e298f90efd0f35b8b5c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Properties.  <a href="group__sysctl__registers.html#ga6daeba541534e298f90efd0f35b8b5c8">More...</a><br /></td></tr>
<tr class="separator:ga6daeba541534e298f90efd0f35b8b5c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga250323d022f46409e1d0f58a3e953f8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga250323d022f46409e1d0f58a3e953f8a">SYSCTL_PIOSCCAL</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x150)</td></tr>
<tr class="memdesc:ga250323d022f46409e1d0f58a3e953f8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Precision Internal Oscillator Calibration.  <a href="group__sysctl__registers.html#ga250323d022f46409e1d0f58a3e953f8a">More...</a><br /></td></tr>
<tr class="separator:ga250323d022f46409e1d0f58a3e953f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccae2718c49e898e670929411106fddc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gaccae2718c49e898e670929411106fddc">SYSCTL_PIOSCSTAT</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x154)</td></tr>
<tr class="memdesc:gaccae2718c49e898e670929411106fddc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Precision Internal Oscillator Statistics.  <a href="group__sysctl__registers.html#gaccae2718c49e898e670929411106fddc">More...</a><br /></td></tr>
<tr class="separator:gaccae2718c49e898e670929411106fddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafe0fae5b7bc00e01652773e2cb03d38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gaafe0fae5b7bc00e01652773e2cb03d38">SYSCTL_PLLFREQ0</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x160)</td></tr>
<tr class="memdesc:gaafe0fae5b7bc00e01652773e2cb03d38"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Frequency 0.  <a href="group__sysctl__registers.html#gaafe0fae5b7bc00e01652773e2cb03d38">More...</a><br /></td></tr>
<tr class="separator:gaafe0fae5b7bc00e01652773e2cb03d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga734cc69a16872dc5b0435dfc8e33ce8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga734cc69a16872dc5b0435dfc8e33ce8c">SYSCTL_PLLFREQ1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x164)</td></tr>
<tr class="memdesc:ga734cc69a16872dc5b0435dfc8e33ce8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Frequency 1.  <a href="group__sysctl__registers.html#ga734cc69a16872dc5b0435dfc8e33ce8c">More...</a><br /></td></tr>
<tr class="separator:ga734cc69a16872dc5b0435dfc8e33ce8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22dba56588d81f1db2a533a89128eb89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga22dba56588d81f1db2a533a89128eb89">SYSCTL_PLLSTAT</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x168)</td></tr>
<tr class="memdesc:ga22dba56588d81f1db2a533a89128eb89"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Status.  <a href="group__sysctl__registers.html#ga22dba56588d81f1db2a533a89128eb89">More...</a><br /></td></tr>
<tr class="separator:ga22dba56588d81f1db2a533a89128eb89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac24e047d3d3e2d2a69c522910ba1bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gaac24e047d3d3e2d2a69c522910ba1bb2">SYSCTL_SLPPWRCFG</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x188)</td></tr>
<tr class="memdesc:gaac24e047d3d3e2d2a69c522910ba1bb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sleep Power Configuration.  <a href="group__sysctl__registers.html#gaac24e047d3d3e2d2a69c522910ba1bb2">More...</a><br /></td></tr>
<tr class="separator:gaac24e047d3d3e2d2a69c522910ba1bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e21c2b8e869e86658fcc4b44c81ac7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga1e21c2b8e869e86658fcc4b44c81ac7b">SYSCTL_DSLPPWRCFG</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x18C)</td></tr>
<tr class="memdesc:ga1e21c2b8e869e86658fcc4b44c81ac7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deep-Sleep Power Configuration.  <a href="group__sysctl__registers.html#ga1e21c2b8e869e86658fcc4b44c81ac7b">More...</a><br /></td></tr>
<tr class="separator:ga1e21c2b8e869e86658fcc4b44c81ac7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc6f19c1586c2dca83f78a05a973bdd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gafc6f19c1586c2dca83f78a05a973bdd0">SYSCTL_NVMSTAT</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x1A0)</td></tr>
<tr class="memdesc:gafc6f19c1586c2dca83f78a05a973bdd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Non-Volatile Memory Information.  <a href="group__sysctl__registers.html#gafc6f19c1586c2dca83f78a05a973bdd0">More...</a><br /></td></tr>
<tr class="separator:gafc6f19c1586c2dca83f78a05a973bdd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9901021480b8a0d11c504478aee7b78d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga9901021480b8a0d11c504478aee7b78d">SYSCTL_LDOSPCTL</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x1B4)</td></tr>
<tr class="memdesc:ga9901021480b8a0d11c504478aee7b78d"><td class="mdescLeft">&#160;</td><td class="mdescRight">LDO Sleep Power Control.  <a href="group__sysctl__registers.html#ga9901021480b8a0d11c504478aee7b78d">More...</a><br /></td></tr>
<tr class="separator:ga9901021480b8a0d11c504478aee7b78d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b0cda73bd756e0971347641ceb77663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga1b0cda73bd756e0971347641ceb77663">SYSCTL_LDOSPCAL</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x1B8)</td></tr>
<tr class="memdesc:ga1b0cda73bd756e0971347641ceb77663"><td class="mdescLeft">&#160;</td><td class="mdescRight">LDO Sleep Power Calibration.  <a href="group__sysctl__registers.html#ga1b0cda73bd756e0971347641ceb77663">More...</a><br /></td></tr>
<tr class="separator:ga1b0cda73bd756e0971347641ceb77663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8e591fe4a8479f685feffa427bcc9ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gaf8e591fe4a8479f685feffa427bcc9ad">SYSCTL_LDODPCTL</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x1BC)</td></tr>
<tr class="memdesc:gaf8e591fe4a8479f685feffa427bcc9ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">LDO Deep-Sleep Power Control.  <a href="group__sysctl__registers.html#gaf8e591fe4a8479f685feffa427bcc9ad">More...</a><br /></td></tr>
<tr class="separator:gaf8e591fe4a8479f685feffa427bcc9ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga574eee494341a0b35e213d010600b83f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga574eee494341a0b35e213d010600b83f">SYSCTL_LDODPCAL</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x1C0)</td></tr>
<tr class="memdesc:ga574eee494341a0b35e213d010600b83f"><td class="mdescLeft">&#160;</td><td class="mdescRight">LDO Deep-Sleep Power Calibration.  <a href="group__sysctl__registers.html#ga574eee494341a0b35e213d010600b83f">More...</a><br /></td></tr>
<tr class="separator:ga574eee494341a0b35e213d010600b83f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e7ad26785ec1c21ddd4d8888a75a193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga3e7ad26785ec1c21ddd4d8888a75a193">SYSCTL_SDPMST</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x1CC)</td></tr>
<tr class="memdesc:ga3e7ad26785ec1c21ddd4d8888a75a193"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sleep / Deep-Sleep Power Mode Status.  <a href="group__sysctl__registers.html#ga3e7ad26785ec1c21ddd4d8888a75a193">More...</a><br /></td></tr>
<tr class="separator:ga3e7ad26785ec1c21ddd4d8888a75a193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90b98f564be713b6c62f163f94bc357c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga90b98f564be713b6c62f163f94bc357c">SYSCTL_RESBEHAVCTL</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x1D8)</td></tr>
<tr class="memdesc:ga90b98f564be713b6c62f163f94bc357c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Behavior Control Register.  <a href="group__sysctl__registers.html#ga90b98f564be713b6c62f163f94bc357c">More...</a><br /></td></tr>
<tr class="separator:ga90b98f564be713b6c62f163f94bc357c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84920462dea5215cd79aeef2627c5475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga84920462dea5215cd79aeef2627c5475">SYSCTL_HSSR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x1F4)</td></tr>
<tr class="memdesc:ga84920462dea5215cd79aeef2627c5475"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hardware System Service Request.  <a href="group__sysctl__registers.html#ga84920462dea5215cd79aeef2627c5475">More...</a><br /></td></tr>
<tr class="separator:ga84920462dea5215cd79aeef2627c5475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a4c3f3d36b65b83aefdd257b57b5f3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga3a4c3f3d36b65b83aefdd257b57b5f3c">SYSCTL_USBPDS</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x280)</td></tr>
<tr class="memdesc:ga3a4c3f3d36b65b83aefdd257b57b5f3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB Power Domain Status.  <a href="group__sysctl__registers.html#ga3a4c3f3d36b65b83aefdd257b57b5f3c">More...</a><br /></td></tr>
<tr class="separator:ga3a4c3f3d36b65b83aefdd257b57b5f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga668438e7bdf39d43025dd358febf1cc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga668438e7bdf39d43025dd358febf1cc1">SYSCTL_USBMPC</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x284)</td></tr>
<tr class="memdesc:ga668438e7bdf39d43025dd358febf1cc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB Memory Power Control.  <a href="group__sysctl__registers.html#ga668438e7bdf39d43025dd358febf1cc1">More...</a><br /></td></tr>
<tr class="separator:ga668438e7bdf39d43025dd358febf1cc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffbdfdb0dfbc3c0f3de9732de6f4e55a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gaffbdfdb0dfbc3c0f3de9732de6f4e55a">SYSCTL_EMACPDS</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x288)</td></tr>
<tr class="memdesc:gaffbdfdb0dfbc3c0f3de9732de6f4e55a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet MAC Power Domain Status.  <a href="group__sysctl__registers.html#gaffbdfdb0dfbc3c0f3de9732de6f4e55a">More...</a><br /></td></tr>
<tr class="separator:gaffbdfdb0dfbc3c0f3de9732de6f4e55a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3580a8da7b7e098217c05a08af9d93c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gaa3580a8da7b7e098217c05a08af9d93c">SYSCTL_EMACMPC</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x28C)</td></tr>
<tr class="memdesc:gaa3580a8da7b7e098217c05a08af9d93c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet MAC Memory Power Control.  <a href="group__sysctl__registers.html#gaa3580a8da7b7e098217c05a08af9d93c">More...</a><br /></td></tr>
<tr class="separator:gaa3580a8da7b7e098217c05a08af9d93c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28a1a7efd0122f54efbcd187aac1f4a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga28a1a7efd0122f54efbcd187aac1f4a8">SYSCTL_LCDPDS</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x290)</td></tr>
<tr class="memdesc:ga28a1a7efd0122f54efbcd187aac1f4a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCD Power Domain Status.  <a href="group__sysctl__registers.html#ga28a1a7efd0122f54efbcd187aac1f4a8">More...</a><br /></td></tr>
<tr class="separator:ga28a1a7efd0122f54efbcd187aac1f4a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga968cd86d5fc317106cf70e4302af8a62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga968cd86d5fc317106cf70e4302af8a62">SYSCTL_LCDMPC</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x294)</td></tr>
<tr class="memdesc:ga968cd86d5fc317106cf70e4302af8a62"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCD Memory Power Control.  <a href="group__sysctl__registers.html#ga968cd86d5fc317106cf70e4302af8a62">More...</a><br /></td></tr>
<tr class="separator:ga968cd86d5fc317106cf70e4302af8a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f05dce8ab0524363a5e4c9573a6dff2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga3f05dce8ab0524363a5e4c9573a6dff2">SYSCTL_CAN0PDS</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x298)</td></tr>
<tr class="memdesc:ga3f05dce8ab0524363a5e4c9573a6dff2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN 0 Power Domain Status.  <a href="group__sysctl__registers.html#ga3f05dce8ab0524363a5e4c9573a6dff2">More...</a><br /></td></tr>
<tr class="separator:ga3f05dce8ab0524363a5e4c9573a6dff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7778f7c96b3643b15e5dbb00dd74174e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga7778f7c96b3643b15e5dbb00dd74174e">SYSCTL_CAN0MPC</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x29C)</td></tr>
<tr class="memdesc:ga7778f7c96b3643b15e5dbb00dd74174e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN 0 Memory Power Control.  <a href="group__sysctl__registers.html#ga7778f7c96b3643b15e5dbb00dd74174e">More...</a><br /></td></tr>
<tr class="separator:ga7778f7c96b3643b15e5dbb00dd74174e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5ef73fe1bf439b03fcd1d3db7193e8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gac5ef73fe1bf439b03fcd1d3db7193e8f">SYSCTL_CAN1PDS</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x2A0)</td></tr>
<tr class="memdesc:gac5ef73fe1bf439b03fcd1d3db7193e8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN 1 Power Domain Status.  <a href="group__sysctl__registers.html#gac5ef73fe1bf439b03fcd1d3db7193e8f">More...</a><br /></td></tr>
<tr class="separator:gac5ef73fe1bf439b03fcd1d3db7193e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d255ddf26840ff60196283551155875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga6d255ddf26840ff60196283551155875">SYSCTL_CAN1MPC</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x2A4)</td></tr>
<tr class="memdesc:ga6d255ddf26840ff60196283551155875"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN 1 Memory Power Control.  <a href="group__sysctl__registers.html#ga6d255ddf26840ff60196283551155875">More...</a><br /></td></tr>
<tr class="separator:ga6d255ddf26840ff60196283551155875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1efbf63d9e8aff1b23bce262faef97db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga1efbf63d9e8aff1b23bce262faef97db">SYSCTL_PPWD</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x300)</td></tr>
<tr class="memdesc:ga1efbf63d9e8aff1b23bce262faef97db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog Timer Peripheral Present.  <a href="group__sysctl__registers.html#ga1efbf63d9e8aff1b23bce262faef97db">More...</a><br /></td></tr>
<tr class="separator:ga1efbf63d9e8aff1b23bce262faef97db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadcd15bb3c76427ca5cc1527fc986c15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gaadcd15bb3c76427ca5cc1527fc986c15">SYSCTL_PPTIMER</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x304)</td></tr>
<tr class="memdesc:gaadcd15bb3c76427ca5cc1527fc986c15"><td class="mdescLeft">&#160;</td><td class="mdescRight">16/32-Bit General-Purpose Timer Peripheral Present  <a href="group__sysctl__registers.html#gaadcd15bb3c76427ca5cc1527fc986c15">More...</a><br /></td></tr>
<tr class="separator:gaadcd15bb3c76427ca5cc1527fc986c15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3955755f8969bdb31e8a6120e3858947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga3955755f8969bdb31e8a6120e3858947">SYSCTL_PPGPIO</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x308)</td></tr>
<tr class="memdesc:ga3955755f8969bdb31e8a6120e3858947"><td class="mdescLeft">&#160;</td><td class="mdescRight">General-Purpose Input/Output Peripheral Present.  <a href="group__sysctl__registers.html#ga3955755f8969bdb31e8a6120e3858947">More...</a><br /></td></tr>
<tr class="separator:ga3955755f8969bdb31e8a6120e3858947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga894da3bc3acb2228e6885633818452b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga894da3bc3acb2228e6885633818452b1">SYSCTL_PPDMA</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x30C)</td></tr>
<tr class="memdesc:ga894da3bc3acb2228e6885633818452b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Micro Direct Memory Access Peripheral Present.  <a href="group__sysctl__registers.html#ga894da3bc3acb2228e6885633818452b1">More...</a><br /></td></tr>
<tr class="separator:ga894da3bc3acb2228e6885633818452b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga281f08facdc1d4917c92526b0a8b3c1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga281f08facdc1d4917c92526b0a8b3c1a">SYSCTL_PPEPI</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x310)</td></tr>
<tr class="memdesc:ga281f08facdc1d4917c92526b0a8b3c1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">EPI Peripheral Present.  <a href="group__sysctl__registers.html#ga281f08facdc1d4917c92526b0a8b3c1a">More...</a><br /></td></tr>
<tr class="separator:ga281f08facdc1d4917c92526b0a8b3c1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c4439eec911da39692e2eca91ad133e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga3c4439eec911da39692e2eca91ad133e">SYSCTL_PPHIB</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x314)</td></tr>
<tr class="memdesc:ga3c4439eec911da39692e2eca91ad133e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hibernation Peripheral Present.  <a href="group__sysctl__registers.html#ga3c4439eec911da39692e2eca91ad133e">More...</a><br /></td></tr>
<tr class="separator:ga3c4439eec911da39692e2eca91ad133e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafabd906ed5f891d6c2850ac476a8855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gaafabd906ed5f891d6c2850ac476a8855">SYSCTL_PPUART</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x318)</td></tr>
<tr class="memdesc:gaafabd906ed5f891d6c2850ac476a8855"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Asynchronous Receiver/Transmitter Peripheral Present.  <a href="group__sysctl__registers.html#gaafabd906ed5f891d6c2850ac476a8855">More...</a><br /></td></tr>
<tr class="separator:gaafabd906ed5f891d6c2850ac476a8855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d6cd0bb2d9ce4370183ccdf3a0d0f29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga9d6cd0bb2d9ce4370183ccdf3a0d0f29">SYSCTL_PPSSI</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x31C)</td></tr>
<tr class="memdesc:ga9d6cd0bb2d9ce4370183ccdf3a0d0f29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Synchronous Serial Interface Peripheral Present.  <a href="group__sysctl__registers.html#ga9d6cd0bb2d9ce4370183ccdf3a0d0f29">More...</a><br /></td></tr>
<tr class="separator:ga9d6cd0bb2d9ce4370183ccdf3a0d0f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b3c3f57adcf2c1ad7078338ba1917bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga4b3c3f57adcf2c1ad7078338ba1917bf">SYSCTL_PPI2C</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x320)</td></tr>
<tr class="memdesc:ga4b3c3f57adcf2c1ad7078338ba1917bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inter-Integrated Circuit Peripheral Present.  <a href="group__sysctl__registers.html#ga4b3c3f57adcf2c1ad7078338ba1917bf">More...</a><br /></td></tr>
<tr class="separator:ga4b3c3f57adcf2c1ad7078338ba1917bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b4d83e2f9614143848a83cb2e98d45e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga9b4d83e2f9614143848a83cb2e98d45e">SYSCTL_PPUSB</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x328)</td></tr>
<tr class="memdesc:ga9b4d83e2f9614143848a83cb2e98d45e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Serial Bus Peripheral Present.  <a href="group__sysctl__registers.html#ga9b4d83e2f9614143848a83cb2e98d45e">More...</a><br /></td></tr>
<tr class="separator:ga9b4d83e2f9614143848a83cb2e98d45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2550b716e9a75219d62d2d2a2c500077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga2550b716e9a75219d62d2d2a2c500077">SYSCTL_PPEPHY</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x330)</td></tr>
<tr class="memdesc:ga2550b716e9a75219d62d2d2a2c500077"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet PHY Peripheral Present.  <a href="group__sysctl__registers.html#ga2550b716e9a75219d62d2d2a2c500077">More...</a><br /></td></tr>
<tr class="separator:ga2550b716e9a75219d62d2d2a2c500077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ed5cfe445620462380d37ae203af89b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga2ed5cfe445620462380d37ae203af89b">SYSCTL_PPCAN</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x334)</td></tr>
<tr class="memdesc:ga2ed5cfe445620462380d37ae203af89b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network Peripheral Present.  <a href="group__sysctl__registers.html#ga2ed5cfe445620462380d37ae203af89b">More...</a><br /></td></tr>
<tr class="separator:ga2ed5cfe445620462380d37ae203af89b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33d54fad389634e98f72b7d0c08aea27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga33d54fad389634e98f72b7d0c08aea27">SYSCTL_PPADC</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x338)</td></tr>
<tr class="memdesc:ga33d54fad389634e98f72b7d0c08aea27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog-to-Digital Converter Peripheral Present.  <a href="group__sysctl__registers.html#ga33d54fad389634e98f72b7d0c08aea27">More...</a><br /></td></tr>
<tr class="separator:ga33d54fad389634e98f72b7d0c08aea27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6628dce9c865dbd404cc128cfc4118b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga6628dce9c865dbd404cc128cfc4118b8">SYSCTL_PPACMP</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x33C)</td></tr>
<tr class="memdesc:ga6628dce9c865dbd404cc128cfc4118b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Comparator Peripheral Present.  <a href="group__sysctl__registers.html#ga6628dce9c865dbd404cc128cfc4118b8">More...</a><br /></td></tr>
<tr class="separator:ga6628dce9c865dbd404cc128cfc4118b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7f36b9ab7e2fd3407fc126a4de3cccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gae7f36b9ab7e2fd3407fc126a4de3cccb">SYSCTL_PPPWM</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x340)</td></tr>
<tr class="memdesc:gae7f36b9ab7e2fd3407fc126a4de3cccb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pulse Width Modulator Peripheral Present.  <a href="group__sysctl__registers.html#gae7f36b9ab7e2fd3407fc126a4de3cccb">More...</a><br /></td></tr>
<tr class="separator:gae7f36b9ab7e2fd3407fc126a4de3cccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a632d7f025208b96eb7f076792f4b69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga1a632d7f025208b96eb7f076792f4b69">SYSCTL_PPQEI</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x344)</td></tr>
<tr class="memdesc:ga1a632d7f025208b96eb7f076792f4b69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quadrature Encoder Interface Peripheral Present.  <a href="group__sysctl__registers.html#ga1a632d7f025208b96eb7f076792f4b69">More...</a><br /></td></tr>
<tr class="separator:ga1a632d7f025208b96eb7f076792f4b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeabdb669aa33e8b4d567f04f6881739"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gabeabdb669aa33e8b4d567f04f6881739">SYSCTL_PPEEPROM</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x358)</td></tr>
<tr class="memdesc:gabeabdb669aa33e8b4d567f04f6881739"><td class="mdescLeft">&#160;</td><td class="mdescRight">EEPROM Peripheral Present.  <a href="group__sysctl__registers.html#gabeabdb669aa33e8b4d567f04f6881739">More...</a><br /></td></tr>
<tr class="separator:gabeabdb669aa33e8b4d567f04f6881739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ac55f66bfa15f1ec68fcb3886f2fc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gae5ac55f66bfa15f1ec68fcb3886f2fc5">SYSCTL_PPCCM</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x374)</td></tr>
<tr class="memdesc:gae5ac55f66bfa15f1ec68fcb3886f2fc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC and Cryptographic Modules Peripheral Present.  <a href="group__sysctl__registers.html#gae5ac55f66bfa15f1ec68fcb3886f2fc5">More...</a><br /></td></tr>
<tr class="separator:gae5ac55f66bfa15f1ec68fcb3886f2fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac13e5077e686dc6b36fab9802d51be2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gaac13e5077e686dc6b36fab9802d51be2">SYSCTL_PPLCD</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x390)</td></tr>
<tr class="memdesc:gaac13e5077e686dc6b36fab9802d51be2"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCD Peripheral Present.  <a href="group__sysctl__registers.html#gaac13e5077e686dc6b36fab9802d51be2">More...</a><br /></td></tr>
<tr class="separator:gaac13e5077e686dc6b36fab9802d51be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31dd2e800caf7462b79c3b555232ae52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga31dd2e800caf7462b79c3b555232ae52">SYSCTL_PPOWIRE</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x398)</td></tr>
<tr class="memdesc:ga31dd2e800caf7462b79c3b555232ae52"><td class="mdescLeft">&#160;</td><td class="mdescRight">1-Wire Peripheral Present  <a href="group__sysctl__registers.html#ga31dd2e800caf7462b79c3b555232ae52">More...</a><br /></td></tr>
<tr class="separator:ga31dd2e800caf7462b79c3b555232ae52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1bc5fa7b5c85e02593b3e137c49b297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gad1bc5fa7b5c85e02593b3e137c49b297">SYSCTL_PPEMAC</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x39C)</td></tr>
<tr class="memdesc:gad1bc5fa7b5c85e02593b3e137c49b297"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet MAC Peripheral Present.  <a href="group__sysctl__registers.html#gad1bc5fa7b5c85e02593b3e137c49b297">More...</a><br /></td></tr>
<tr class="separator:gad1bc5fa7b5c85e02593b3e137c49b297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a3a13caef3923f3637eb2aff70bcc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga40a3a13caef3923f3637eb2aff70bcc3">SYSCTL_PPPRB</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x3A0)</td></tr>
<tr class="memdesc:ga40a3a13caef3923f3637eb2aff70bcc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Regulator Bus Peripheral Present.  <a href="group__sysctl__registers.html#ga40a3a13caef3923f3637eb2aff70bcc3">More...</a><br /></td></tr>
<tr class="separator:ga40a3a13caef3923f3637eb2aff70bcc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae52f07e6026cdffcfbb66c7e949254d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gae52f07e6026cdffcfbb66c7e949254d0">SYSCTL_SRWD</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x500)</td></tr>
<tr class="memdesc:gae52f07e6026cdffcfbb66c7e949254d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog Timer Software Reset.  <a href="group__sysctl__registers.html#gae52f07e6026cdffcfbb66c7e949254d0">More...</a><br /></td></tr>
<tr class="separator:gae52f07e6026cdffcfbb66c7e949254d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c76a8ca571ad439072226ae778731d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga0c76a8ca571ad439072226ae778731d2">SYSCTL_SRTIMER</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x504)</td></tr>
<tr class="memdesc:ga0c76a8ca571ad439072226ae778731d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">16/32-Bit General-Purpose Timer Software Reset  <a href="group__sysctl__registers.html#ga0c76a8ca571ad439072226ae778731d2">More...</a><br /></td></tr>
<tr class="separator:ga0c76a8ca571ad439072226ae778731d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c0070136c26a60db90b69c8a36d55f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga2c0070136c26a60db90b69c8a36d55f1">SYSCTL_SRGPIO</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x508)</td></tr>
<tr class="memdesc:ga2c0070136c26a60db90b69c8a36d55f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">General-Purpose Input/Output Software Reset.  <a href="group__sysctl__registers.html#ga2c0070136c26a60db90b69c8a36d55f1">More...</a><br /></td></tr>
<tr class="separator:ga2c0070136c26a60db90b69c8a36d55f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85fc6d04e544c769ef810f4b20335e62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga85fc6d04e544c769ef810f4b20335e62">SYSCTL_SRDMA</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x50C)</td></tr>
<tr class="memdesc:ga85fc6d04e544c769ef810f4b20335e62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Micro Direct Memory Access Software Reset.  <a href="group__sysctl__registers.html#ga85fc6d04e544c769ef810f4b20335e62">More...</a><br /></td></tr>
<tr class="separator:ga85fc6d04e544c769ef810f4b20335e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae604faefd0e2bfe367f16132a08d8195"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gae604faefd0e2bfe367f16132a08d8195">SYSCTL_SREPI</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x510)</td></tr>
<tr class="memdesc:gae604faefd0e2bfe367f16132a08d8195"><td class="mdescLeft">&#160;</td><td class="mdescRight">EPI Software Reset.  <a href="group__sysctl__registers.html#gae604faefd0e2bfe367f16132a08d8195">More...</a><br /></td></tr>
<tr class="separator:gae604faefd0e2bfe367f16132a08d8195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc341b62d00a679132decfb16b08abb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gabc341b62d00a679132decfb16b08abb2">SYSCTL_SRHIB</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x514)</td></tr>
<tr class="memdesc:gabc341b62d00a679132decfb16b08abb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hibernation Software Reset.  <a href="group__sysctl__registers.html#gabc341b62d00a679132decfb16b08abb2">More...</a><br /></td></tr>
<tr class="separator:gabc341b62d00a679132decfb16b08abb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1cc563458c06d54fd6ad1a005f5136d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gad1cc563458c06d54fd6ad1a005f5136d">SYSCTL_SRUART</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x518)</td></tr>
<tr class="memdesc:gad1cc563458c06d54fd6ad1a005f5136d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Asynchronous Receiver/Transmitter Software Reset.  <a href="group__sysctl__registers.html#gad1cc563458c06d54fd6ad1a005f5136d">More...</a><br /></td></tr>
<tr class="separator:gad1cc563458c06d54fd6ad1a005f5136d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8957ae37f65450d5eeb330dbba058fbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga8957ae37f65450d5eeb330dbba058fbe">SYSCTL_SRSSI</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x51C)</td></tr>
<tr class="memdesc:ga8957ae37f65450d5eeb330dbba058fbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Synchronous Serial Interface Software Reset.  <a href="group__sysctl__registers.html#ga8957ae37f65450d5eeb330dbba058fbe">More...</a><br /></td></tr>
<tr class="separator:ga8957ae37f65450d5eeb330dbba058fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb38bc82810ceb53602fbd9315d600bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gacb38bc82810ceb53602fbd9315d600bf">SYSCTL_SRI2C</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x520)</td></tr>
<tr class="memdesc:gacb38bc82810ceb53602fbd9315d600bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inter-Integrated Circuit Software Reset.  <a href="group__sysctl__registers.html#gacb38bc82810ceb53602fbd9315d600bf">More...</a><br /></td></tr>
<tr class="separator:gacb38bc82810ceb53602fbd9315d600bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6c69bc3b36566ab6b64e00bff1b2c8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gaf6c69bc3b36566ab6b64e00bff1b2c8a">SYSCTL_SRUSB</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x528)</td></tr>
<tr class="memdesc:gaf6c69bc3b36566ab6b64e00bff1b2c8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Serial Bus Software Reset.  <a href="group__sysctl__registers.html#gaf6c69bc3b36566ab6b64e00bff1b2c8a">More...</a><br /></td></tr>
<tr class="separator:gaf6c69bc3b36566ab6b64e00bff1b2c8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a4d3b2b4aece470ef11e7a14d635003"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga4a4d3b2b4aece470ef11e7a14d635003">SYSCTL_SREPHY</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x530)</td></tr>
<tr class="memdesc:ga4a4d3b2b4aece470ef11e7a14d635003"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet PHY Software Reset.  <a href="group__sysctl__registers.html#ga4a4d3b2b4aece470ef11e7a14d635003">More...</a><br /></td></tr>
<tr class="separator:ga4a4d3b2b4aece470ef11e7a14d635003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0cf4514b7157ff3581048b8f4f7afae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gae0cf4514b7157ff3581048b8f4f7afae">SYSCTL_SRCAN</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x534)</td></tr>
<tr class="memdesc:gae0cf4514b7157ff3581048b8f4f7afae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network Software Reset.  <a href="group__sysctl__registers.html#gae0cf4514b7157ff3581048b8f4f7afae">More...</a><br /></td></tr>
<tr class="separator:gae0cf4514b7157ff3581048b8f4f7afae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96f2718fb61767be5ce86c5156b4be76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga96f2718fb61767be5ce86c5156b4be76">SYSCTL_SRADC</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x538)</td></tr>
<tr class="memdesc:ga96f2718fb61767be5ce86c5156b4be76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog-to-Digital Converter Software Reset.  <a href="group__sysctl__registers.html#ga96f2718fb61767be5ce86c5156b4be76">More...</a><br /></td></tr>
<tr class="separator:ga96f2718fb61767be5ce86c5156b4be76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cc6e115d1a61a43e522f8ee98c8cd42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga9cc6e115d1a61a43e522f8ee98c8cd42">SYSCTL_SRACMP</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x53C)</td></tr>
<tr class="memdesc:ga9cc6e115d1a61a43e522f8ee98c8cd42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Comparator Software Reset.  <a href="group__sysctl__registers.html#ga9cc6e115d1a61a43e522f8ee98c8cd42">More...</a><br /></td></tr>
<tr class="separator:ga9cc6e115d1a61a43e522f8ee98c8cd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c75e336111c2f7be84e3d946070eaf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga9c75e336111c2f7be84e3d946070eaf5">SYSCTL_SRPWM</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x540)</td></tr>
<tr class="memdesc:ga9c75e336111c2f7be84e3d946070eaf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pulse Width Modulator Software Reset.  <a href="group__sysctl__registers.html#ga9c75e336111c2f7be84e3d946070eaf5">More...</a><br /></td></tr>
<tr class="separator:ga9c75e336111c2f7be84e3d946070eaf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87306cd6fd517cdff582c1ac03317e06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga87306cd6fd517cdff582c1ac03317e06">SYSCTL_SRQEI</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x544)</td></tr>
<tr class="memdesc:ga87306cd6fd517cdff582c1ac03317e06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quadrature Encoder Interface Software Reset.  <a href="group__sysctl__registers.html#ga87306cd6fd517cdff582c1ac03317e06">More...</a><br /></td></tr>
<tr class="separator:ga87306cd6fd517cdff582c1ac03317e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39d9833a54e27edd54148e774f7f8140"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga39d9833a54e27edd54148e774f7f8140">SYSCTL_SREEPROM</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x558)</td></tr>
<tr class="memdesc:ga39d9833a54e27edd54148e774f7f8140"><td class="mdescLeft">&#160;</td><td class="mdescRight">EEPROM Software Reset.  <a href="group__sysctl__registers.html#ga39d9833a54e27edd54148e774f7f8140">More...</a><br /></td></tr>
<tr class="separator:ga39d9833a54e27edd54148e774f7f8140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga339363d9d18149d93fb5f1ee60c42616"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga339363d9d18149d93fb5f1ee60c42616">SYSCTL_SRCCM</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x574)</td></tr>
<tr class="memdesc:ga339363d9d18149d93fb5f1ee60c42616"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC and Cryptographic Modules Software Reset.  <a href="group__sysctl__registers.html#ga339363d9d18149d93fb5f1ee60c42616">More...</a><br /></td></tr>
<tr class="separator:ga339363d9d18149d93fb5f1ee60c42616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2587d0cf6963889e1c5914b3132148ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga2587d0cf6963889e1c5914b3132148ea">SYSCTL_SRLCD</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x590)</td></tr>
<tr class="memdesc:ga2587d0cf6963889e1c5914b3132148ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCD Controller Software Reset.  <a href="group__sysctl__registers.html#ga2587d0cf6963889e1c5914b3132148ea">More...</a><br /></td></tr>
<tr class="separator:ga2587d0cf6963889e1c5914b3132148ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e5912aef738d9df5a77a1e2df599bcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga9e5912aef738d9df5a77a1e2df599bcb">SYSCTL_SROWIRE</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x598)</td></tr>
<tr class="memdesc:ga9e5912aef738d9df5a77a1e2df599bcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">1-Wire Software Reset  <a href="group__sysctl__registers.html#ga9e5912aef738d9df5a77a1e2df599bcb">More...</a><br /></td></tr>
<tr class="separator:ga9e5912aef738d9df5a77a1e2df599bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f938a47cad8afddd2f7db783e2a3e02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga9f938a47cad8afddd2f7db783e2a3e02">SYSCTL_SREMAC</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x59C)</td></tr>
<tr class="memdesc:ga9f938a47cad8afddd2f7db783e2a3e02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet MAC Software Reset.  <a href="group__sysctl__registers.html#ga9f938a47cad8afddd2f7db783e2a3e02">More...</a><br /></td></tr>
<tr class="separator:ga9f938a47cad8afddd2f7db783e2a3e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fb6c282f04b8c0049a9a37b3c31ffde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga7fb6c282f04b8c0049a9a37b3c31ffde">SYSCTL_RCGCWD</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x600)</td></tr>
<tr class="memdesc:ga7fb6c282f04b8c0049a9a37b3c31ffde"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog Timer Run Mode Clock Gating Control.  <a href="group__sysctl__registers.html#ga7fb6c282f04b8c0049a9a37b3c31ffde">More...</a><br /></td></tr>
<tr class="separator:ga7fb6c282f04b8c0049a9a37b3c31ffde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2a17a27f27095d9183b01b62f4b6595"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gac2a17a27f27095d9183b01b62f4b6595">SYSCTL_RCGCTIMER</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x604)</td></tr>
<tr class="memdesc:gac2a17a27f27095d9183b01b62f4b6595"><td class="mdescLeft">&#160;</td><td class="mdescRight">16/32-BitGeneral-Purpose Timer RunMode Clock Gating Control  <a href="group__sysctl__registers.html#gac2a17a27f27095d9183b01b62f4b6595">More...</a><br /></td></tr>
<tr class="separator:gac2a17a27f27095d9183b01b62f4b6595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8af77153922a20e34a61458fe52a01a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga8af77153922a20e34a61458fe52a01a4">SYSCTL_RCGCGPIO</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x608)</td></tr>
<tr class="memdesc:ga8af77153922a20e34a61458fe52a01a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">General-Purpose Input/Output Run Mode Clock Gating Control.  <a href="group__sysctl__registers.html#ga8af77153922a20e34a61458fe52a01a4">More...</a><br /></td></tr>
<tr class="separator:ga8af77153922a20e34a61458fe52a01a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63b94e1ee057d847a3b743d2225b30c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga63b94e1ee057d847a3b743d2225b30c8">SYSCTL_RCGCDMA</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x60C)</td></tr>
<tr class="memdesc:ga63b94e1ee057d847a3b743d2225b30c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Micro Direct Memory Access Run Mode Clock Gating Control.  <a href="group__sysctl__registers.html#ga63b94e1ee057d847a3b743d2225b30c8">More...</a><br /></td></tr>
<tr class="separator:ga63b94e1ee057d847a3b743d2225b30c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga489d457f99946113936a6b41b30dbf18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga489d457f99946113936a6b41b30dbf18">SYSCTL_RCGCEPI</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x610)</td></tr>
<tr class="memdesc:ga489d457f99946113936a6b41b30dbf18"><td class="mdescLeft">&#160;</td><td class="mdescRight">EPI Run Mode Clock Gating Control.  <a href="group__sysctl__registers.html#ga489d457f99946113936a6b41b30dbf18">More...</a><br /></td></tr>
<tr class="separator:ga489d457f99946113936a6b41b30dbf18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad18dd4000352df15f7747be4b2b26dd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gad18dd4000352df15f7747be4b2b26dd1">SYSCTL_RCGCHIB</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x614)</td></tr>
<tr class="memdesc:gad18dd4000352df15f7747be4b2b26dd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hibernation Run Mode Clock Gating Control.  <a href="group__sysctl__registers.html#gad18dd4000352df15f7747be4b2b26dd1">More...</a><br /></td></tr>
<tr class="separator:gad18dd4000352df15f7747be4b2b26dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6dab476e4bdc0c7a076aeb076824c7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gad6dab476e4bdc0c7a076aeb076824c7a">SYSCTL_RCGCUART</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x618)</td></tr>
<tr class="memdesc:gad6dab476e4bdc0c7a076aeb076824c7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Asynchronous Receiver/Transmitter RunMode Clock Gating Control.  <a href="group__sysctl__registers.html#gad6dab476e4bdc0c7a076aeb076824c7a">More...</a><br /></td></tr>
<tr class="separator:gad6dab476e4bdc0c7a076aeb076824c7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9ab60781683a7d1034bc15d6580be9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gad9ab60781683a7d1034bc15d6580be9d">SYSCTL_RCGCSSI</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x61C)</td></tr>
<tr class="memdesc:gad9ab60781683a7d1034bc15d6580be9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Synchronous Serial Interface Run Mode Clock Gating Control.  <a href="group__sysctl__registers.html#gad9ab60781683a7d1034bc15d6580be9d">More...</a><br /></td></tr>
<tr class="separator:gad9ab60781683a7d1034bc15d6580be9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa89f93f8b0550662977d2042ca3763a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gaa89f93f8b0550662977d2042ca3763a6">SYSCTL_RCGCI2C</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x620)</td></tr>
<tr class="memdesc:gaa89f93f8b0550662977d2042ca3763a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inter-Integrated Circuit Run Mode Clock Gating Control.  <a href="group__sysctl__registers.html#gaa89f93f8b0550662977d2042ca3763a6">More...</a><br /></td></tr>
<tr class="separator:gaa89f93f8b0550662977d2042ca3763a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b4a22e34f60aa16590503bd28142e93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga2b4a22e34f60aa16590503bd28142e93">SYSCTL_RCGCUSB</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x628)</td></tr>
<tr class="memdesc:ga2b4a22e34f60aa16590503bd28142e93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Serial Bus Run Mode Clock Gating Control.  <a href="group__sysctl__registers.html#ga2b4a22e34f60aa16590503bd28142e93">More...</a><br /></td></tr>
<tr class="separator:ga2b4a22e34f60aa16590503bd28142e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6701305d07374eebf3445fcc2466c4d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga6701305d07374eebf3445fcc2466c4d7">SYSCTL_RCGCEPHY</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x630)</td></tr>
<tr class="memdesc:ga6701305d07374eebf3445fcc2466c4d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet PHY Run Mode Clock Gating Control.  <a href="group__sysctl__registers.html#ga6701305d07374eebf3445fcc2466c4d7">More...</a><br /></td></tr>
<tr class="separator:ga6701305d07374eebf3445fcc2466c4d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5887eadb4604a6652da75d2da21704fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga5887eadb4604a6652da75d2da21704fe">SYSCTL_RCGCCAN</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x634)</td></tr>
<tr class="memdesc:ga5887eadb4604a6652da75d2da21704fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network RunMode Clock Gating Control.  <a href="group__sysctl__registers.html#ga5887eadb4604a6652da75d2da21704fe">More...</a><br /></td></tr>
<tr class="separator:ga5887eadb4604a6652da75d2da21704fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga370831e771886d3f1f55032fc3f68ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga370831e771886d3f1f55032fc3f68ac4">SYSCTL_RCGCADC</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x638)</td></tr>
<tr class="memdesc:ga370831e771886d3f1f55032fc3f68ac4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog-to-Digital Converter Run Mode Clock Gating Control.  <a href="group__sysctl__registers.html#ga370831e771886d3f1f55032fc3f68ac4">More...</a><br /></td></tr>
<tr class="separator:ga370831e771886d3f1f55032fc3f68ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga939c17fa3fd86b64ff052438913e1852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga939c17fa3fd86b64ff052438913e1852">SYSCTL_RCGCACMP</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x63C)</td></tr>
<tr class="memdesc:ga939c17fa3fd86b64ff052438913e1852"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Comparator Run Mode Clock Gating Control.  <a href="group__sysctl__registers.html#ga939c17fa3fd86b64ff052438913e1852">More...</a><br /></td></tr>
<tr class="separator:ga939c17fa3fd86b64ff052438913e1852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab690911dbceaab7546c4e29285215005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gab690911dbceaab7546c4e29285215005">SYSCTL_RCGCPWM</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x640)</td></tr>
<tr class="memdesc:gab690911dbceaab7546c4e29285215005"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pulse Width Modulator Run Mode Clock Gating Control.  <a href="group__sysctl__registers.html#gab690911dbceaab7546c4e29285215005">More...</a><br /></td></tr>
<tr class="separator:gab690911dbceaab7546c4e29285215005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga475582de09fc682400a2851e9487f84c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga475582de09fc682400a2851e9487f84c">SYSCTL_RCGCQEI</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x644)</td></tr>
<tr class="memdesc:ga475582de09fc682400a2851e9487f84c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quadrature Encoder Interface Run Mode Clock Gating Control.  <a href="group__sysctl__registers.html#ga475582de09fc682400a2851e9487f84c">More...</a><br /></td></tr>
<tr class="separator:ga475582de09fc682400a2851e9487f84c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb6f19b04e5d634d7b77050c9974cd00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gadb6f19b04e5d634d7b77050c9974cd00">SYSCTL_RCGCEEPROM</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x658)</td></tr>
<tr class="memdesc:gadb6f19b04e5d634d7b77050c9974cd00"><td class="mdescLeft">&#160;</td><td class="mdescRight">EEPROM Run Mode Clock Gating Control.  <a href="group__sysctl__registers.html#gadb6f19b04e5d634d7b77050c9974cd00">More...</a><br /></td></tr>
<tr class="separator:gadb6f19b04e5d634d7b77050c9974cd00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61c9f87164cc02a12e24ae2a65777d95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga61c9f87164cc02a12e24ae2a65777d95">SYSCTL_RCGCCCM</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x674)</td></tr>
<tr class="memdesc:ga61c9f87164cc02a12e24ae2a65777d95"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC and CryptographicModules RunMode ClockGating Control.  <a href="group__sysctl__registers.html#ga61c9f87164cc02a12e24ae2a65777d95">More...</a><br /></td></tr>
<tr class="separator:ga61c9f87164cc02a12e24ae2a65777d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04ca4fa9e184c661a660da215bacbb86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga04ca4fa9e184c661a660da215bacbb86">SYSCTL_RCGCLCD</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x690)</td></tr>
<tr class="memdesc:ga04ca4fa9e184c661a660da215bacbb86"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCD Controller Run Mode Clock Gating Control.  <a href="group__sysctl__registers.html#ga04ca4fa9e184c661a660da215bacbb86">More...</a><br /></td></tr>
<tr class="separator:ga04ca4fa9e184c661a660da215bacbb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cae712b24179fd71c57097bb2b33580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga8cae712b24179fd71c57097bb2b33580">SYSCTL_RCGCOWIRE</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x698)</td></tr>
<tr class="memdesc:ga8cae712b24179fd71c57097bb2b33580"><td class="mdescLeft">&#160;</td><td class="mdescRight">1-Wire Run Mode Clock Gating Control  <a href="group__sysctl__registers.html#ga8cae712b24179fd71c57097bb2b33580">More...</a><br /></td></tr>
<tr class="separator:ga8cae712b24179fd71c57097bb2b33580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6b5335a470c43455f88ec78e0e1bd3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gae6b5335a470c43455f88ec78e0e1bd3d">SYSCTL_RCGCEMAC</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x69C)</td></tr>
<tr class="memdesc:gae6b5335a470c43455f88ec78e0e1bd3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet MAC Run Mode Clock Gating Control.  <a href="group__sysctl__registers.html#gae6b5335a470c43455f88ec78e0e1bd3d">More...</a><br /></td></tr>
<tr class="separator:gae6b5335a470c43455f88ec78e0e1bd3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafececbf0e6767bb73907652f4fe917b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gafececbf0e6767bb73907652f4fe917b1">SYSCTL_SCGCWD</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x700)</td></tr>
<tr class="memdesc:gafececbf0e6767bb73907652f4fe917b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog Timer Sleep Mode Clock Gating Control.  <a href="group__sysctl__registers.html#gafececbf0e6767bb73907652f4fe917b1">More...</a><br /></td></tr>
<tr class="separator:gafececbf0e6767bb73907652f4fe917b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e1a44ea9d264cb32e3635022a2df7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga21e1a44ea9d264cb32e3635022a2df7e">SYSCTL_SCGCTIMER</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x704)</td></tr>
<tr class="memdesc:ga21e1a44ea9d264cb32e3635022a2df7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">16/32-Bit General-Purpose Timer Sleep Mode Clock Gating Control  <a href="group__sysctl__registers.html#ga21e1a44ea9d264cb32e3635022a2df7e">More...</a><br /></td></tr>
<tr class="separator:ga21e1a44ea9d264cb32e3635022a2df7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebf3e2e2e2282562e8a5db6e2523f4a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gaebf3e2e2e2282562e8a5db6e2523f4a6">SYSCTL_SCGCGPIO</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x708)</td></tr>
<tr class="memdesc:gaebf3e2e2e2282562e8a5db6e2523f4a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">General-Purpose Input/Output Sleep Mode Clock Gating Control.  <a href="group__sysctl__registers.html#gaebf3e2e2e2282562e8a5db6e2523f4a6">More...</a><br /></td></tr>
<tr class="separator:gaebf3e2e2e2282562e8a5db6e2523f4a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae538e8bc54cd976ce5fc19175077a417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gae538e8bc54cd976ce5fc19175077a417">SYSCTL_SCGCDMA</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x70C)</td></tr>
<tr class="memdesc:gae538e8bc54cd976ce5fc19175077a417"><td class="mdescLeft">&#160;</td><td class="mdescRight">Micro Direct Memory Access Sleep Mode Clock Gating Control.  <a href="group__sysctl__registers.html#gae538e8bc54cd976ce5fc19175077a417">More...</a><br /></td></tr>
<tr class="separator:gae538e8bc54cd976ce5fc19175077a417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f2fecdadb023d914314489ed8c28b36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga9f2fecdadb023d914314489ed8c28b36">SYSCTL_SCGCEPI</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x710)</td></tr>
<tr class="memdesc:ga9f2fecdadb023d914314489ed8c28b36"><td class="mdescLeft">&#160;</td><td class="mdescRight">EPI Sleep Mode Clock Gating Control.  <a href="group__sysctl__registers.html#ga9f2fecdadb023d914314489ed8c28b36">More...</a><br /></td></tr>
<tr class="separator:ga9f2fecdadb023d914314489ed8c28b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5c80a3adce209fa73b22b617dc3c4ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gac5c80a3adce209fa73b22b617dc3c4ef">SYSCTL_SCGCHIB</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x714)</td></tr>
<tr class="memdesc:gac5c80a3adce209fa73b22b617dc3c4ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hibernation Sleep Mode Clock Gating Control.  <a href="group__sysctl__registers.html#gac5c80a3adce209fa73b22b617dc3c4ef">More...</a><br /></td></tr>
<tr class="separator:gac5c80a3adce209fa73b22b617dc3c4ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab775e111e8f836f33fe305991d248a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gab775e111e8f836f33fe305991d248a09">SYSCTL_SCGCUART</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x718)</td></tr>
<tr class="memdesc:gab775e111e8f836f33fe305991d248a09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Asynchronous Receiver/Transmitter S Mode Clock Gating Control.  <a href="group__sysctl__registers.html#gab775e111e8f836f33fe305991d248a09">More...</a><br /></td></tr>
<tr class="separator:gab775e111e8f836f33fe305991d248a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab153bbf9505acdf02e6edb0a7c628370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gab153bbf9505acdf02e6edb0a7c628370">SYSCTL_SCGCSSI</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x71C)</td></tr>
<tr class="memdesc:gab153bbf9505acdf02e6edb0a7c628370"><td class="mdescLeft">&#160;</td><td class="mdescRight">Synchronous Serial Interface Sleep Mode Clock Gating Control.  <a href="group__sysctl__registers.html#gab153bbf9505acdf02e6edb0a7c628370">More...</a><br /></td></tr>
<tr class="separator:gab153bbf9505acdf02e6edb0a7c628370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32248274bb68b0db5373fd906c87e1f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga32248274bb68b0db5373fd906c87e1f6">SYSCTL_SCGCI2C</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x720)</td></tr>
<tr class="memdesc:ga32248274bb68b0db5373fd906c87e1f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inter-Integrated Circuit Sleep Mode Clock Gating Control.  <a href="group__sysctl__registers.html#ga32248274bb68b0db5373fd906c87e1f6">More...</a><br /></td></tr>
<tr class="separator:ga32248274bb68b0db5373fd906c87e1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6968f26f5c99c0bae49a8dc8cab49c26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga6968f26f5c99c0bae49a8dc8cab49c26">SYSCTL_SCGCUSB</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x728)</td></tr>
<tr class="memdesc:ga6968f26f5c99c0bae49a8dc8cab49c26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Serial Bus Sleep Mode Clock Gating Control.  <a href="group__sysctl__registers.html#ga6968f26f5c99c0bae49a8dc8cab49c26">More...</a><br /></td></tr>
<tr class="separator:ga6968f26f5c99c0bae49a8dc8cab49c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafac19045a6780aea423b7acbeda0bb28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gafac19045a6780aea423b7acbeda0bb28">SYSCTL_SCGCEPHY</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x730)</td></tr>
<tr class="memdesc:gafac19045a6780aea423b7acbeda0bb28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet PHY Sleep Mode Clock Gating Control.  <a href="group__sysctl__registers.html#gafac19045a6780aea423b7acbeda0bb28">More...</a><br /></td></tr>
<tr class="separator:gafac19045a6780aea423b7acbeda0bb28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb97dbf5e9f92b919853903369364329"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gacb97dbf5e9f92b919853903369364329">SYSCTL_SCGCCAN</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x734)</td></tr>
<tr class="memdesc:gacb97dbf5e9f92b919853903369364329"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network Sleep Mode Clock Gating Control.  <a href="group__sysctl__registers.html#gacb97dbf5e9f92b919853903369364329">More...</a><br /></td></tr>
<tr class="separator:gacb97dbf5e9f92b919853903369364329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c720bebe058ac6cc7509f01b6af037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gaa3c720bebe058ac6cc7509f01b6af037">SYSCTL_SCGCADC</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x738)</td></tr>
<tr class="memdesc:gaa3c720bebe058ac6cc7509f01b6af037"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog-to-Digital Converter Sleep Mode Clock Gating Control.  <a href="group__sysctl__registers.html#gaa3c720bebe058ac6cc7509f01b6af037">More...</a><br /></td></tr>
<tr class="separator:gaa3c720bebe058ac6cc7509f01b6af037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga747164418de6ef193383a654d6928a21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga747164418de6ef193383a654d6928a21">SYSCTL_SCGCACMP</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x73C)</td></tr>
<tr class="memdesc:ga747164418de6ef193383a654d6928a21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Comparator Sleep Mode Clock Gating Control.  <a href="group__sysctl__registers.html#ga747164418de6ef193383a654d6928a21">More...</a><br /></td></tr>
<tr class="separator:ga747164418de6ef193383a654d6928a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacccb6cd8b29fbbbc4b992d9b0cbabdc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gacccb6cd8b29fbbbc4b992d9b0cbabdc5">SYSCTL_SCGCPWM</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x740)</td></tr>
<tr class="memdesc:gacccb6cd8b29fbbbc4b992d9b0cbabdc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">PulseWidthModulator Sleep Mode Clock Gating Control.  <a href="group__sysctl__registers.html#gacccb6cd8b29fbbbc4b992d9b0cbabdc5">More...</a><br /></td></tr>
<tr class="separator:gacccb6cd8b29fbbbc4b992d9b0cbabdc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0cc1ea315d6f1d229c44995d513098b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gaf0cc1ea315d6f1d229c44995d513098b">SYSCTL_SCGCQEI</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x744)</td></tr>
<tr class="memdesc:gaf0cc1ea315d6f1d229c44995d513098b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quadrature Encoder Interface Sleep Mode Clock Gating Control.  <a href="group__sysctl__registers.html#gaf0cc1ea315d6f1d229c44995d513098b">More...</a><br /></td></tr>
<tr class="separator:gaf0cc1ea315d6f1d229c44995d513098b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7276e913a291bc59d4fe4567df87374e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga7276e913a291bc59d4fe4567df87374e">SYSCTL_SCGCEEPROM</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x758)</td></tr>
<tr class="memdesc:ga7276e913a291bc59d4fe4567df87374e"><td class="mdescLeft">&#160;</td><td class="mdescRight">EEPROM Sleep Mode Clock Gating Control.  <a href="group__sysctl__registers.html#ga7276e913a291bc59d4fe4567df87374e">More...</a><br /></td></tr>
<tr class="separator:ga7276e913a291bc59d4fe4567df87374e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7e1f7146a802608edbe6031c9d9ee7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gaa7e1f7146a802608edbe6031c9d9ee7a">SYSCTL_SCGCCCM</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x774)</td></tr>
<tr class="memdesc:gaa7e1f7146a802608edbe6031c9d9ee7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC and Cryptographic Modules Sleep Mode Clock Gating Control.  <a href="group__sysctl__registers.html#gaa7e1f7146a802608edbe6031c9d9ee7a">More...</a><br /></td></tr>
<tr class="separator:gaa7e1f7146a802608edbe6031c9d9ee7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b3b763339aaf4aa9653e47a5300a0b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga9b3b763339aaf4aa9653e47a5300a0b2">SYSCTL_SCGCLCD</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x790)</td></tr>
<tr class="memdesc:ga9b3b763339aaf4aa9653e47a5300a0b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCD Controller Sleep Mode Clock Gating Control.  <a href="group__sysctl__registers.html#ga9b3b763339aaf4aa9653e47a5300a0b2">More...</a><br /></td></tr>
<tr class="separator:ga9b3b763339aaf4aa9653e47a5300a0b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9c9482aae2da35debf05c83c71163e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gac9c9482aae2da35debf05c83c71163e1">SYSCTL_SCGCOWIRE</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x798)</td></tr>
<tr class="memdesc:gac9c9482aae2da35debf05c83c71163e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">1-Wire Sleep Mode Clock Gating Control  <a href="group__sysctl__registers.html#gac9c9482aae2da35debf05c83c71163e1">More...</a><br /></td></tr>
<tr class="separator:gac9c9482aae2da35debf05c83c71163e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c328cc1bcdad34475664d94b0bce7b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga6c328cc1bcdad34475664d94b0bce7b8">SYSCTL_SCGCEMAC</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x79C)</td></tr>
<tr class="memdesc:ga6c328cc1bcdad34475664d94b0bce7b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet MAC Sleep Mode Clock Gating Control.  <a href="group__sysctl__registers.html#ga6c328cc1bcdad34475664d94b0bce7b8">More...</a><br /></td></tr>
<tr class="separator:ga6c328cc1bcdad34475664d94b0bce7b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3feb68760536b91d6692fb33f852b0a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga3feb68760536b91d6692fb33f852b0a6">SYSCTL_DCGCWD</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x800)</td></tr>
<tr class="memdesc:ga3feb68760536b91d6692fb33f852b0a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog Timer Deep-SleepMode Clock Gating Control.  <a href="group__sysctl__registers.html#ga3feb68760536b91d6692fb33f852b0a6">More...</a><br /></td></tr>
<tr class="separator:ga3feb68760536b91d6692fb33f852b0a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d041d9c90f92c684c4a94c671ae6a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga2d041d9c90f92c684c4a94c671ae6a7d">SYSCTL_DCGCTIMER</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x804)</td></tr>
<tr class="memdesc:ga2d041d9c90f92c684c4a94c671ae6a7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock 16/32-Bit General-Purpose Timer Deep-Sleep Mode Gating Control.  <a href="group__sysctl__registers.html#ga2d041d9c90f92c684c4a94c671ae6a7d">More...</a><br /></td></tr>
<tr class="separator:ga2d041d9c90f92c684c4a94c671ae6a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28485c0da92d2cfe63d28828acc9d738"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga28485c0da92d2cfe63d28828acc9d738">SYSCTL_DCGCGPIO</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x808)</td></tr>
<tr class="memdesc:ga28485c0da92d2cfe63d28828acc9d738"><td class="mdescLeft">&#160;</td><td class="mdescRight">General-Purpose Input/Output Deep-Sleep Mode Clock Gating Control.  <a href="group__sysctl__registers.html#ga28485c0da92d2cfe63d28828acc9d738">More...</a><br /></td></tr>
<tr class="separator:ga28485c0da92d2cfe63d28828acc9d738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae95030f6b3efd410b411ac692b91b125"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gae95030f6b3efd410b411ac692b91b125">SYSCTL_DCGCDMA</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x80C)</td></tr>
<tr class="memdesc:gae95030f6b3efd410b411ac692b91b125"><td class="mdescLeft">&#160;</td><td class="mdescRight">Micro Direct Memory Access Deep-Sleep Mode Clock Gating Control.  <a href="group__sysctl__registers.html#gae95030f6b3efd410b411ac692b91b125">More...</a><br /></td></tr>
<tr class="separator:gae95030f6b3efd410b411ac692b91b125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabde1d7c2f7c0cabd47250004643ca715"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gabde1d7c2f7c0cabd47250004643ca715">SYSCTL_DCGCEPI</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x810)</td></tr>
<tr class="memdesc:gabde1d7c2f7c0cabd47250004643ca715"><td class="mdescLeft">&#160;</td><td class="mdescRight">EPI Deep-Sleep Mode Clock Gating Control.  <a href="group__sysctl__registers.html#gabde1d7c2f7c0cabd47250004643ca715">More...</a><br /></td></tr>
<tr class="separator:gabde1d7c2f7c0cabd47250004643ca715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6881bf890b30baf274a7612f8bc6ef5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gae6881bf890b30baf274a7612f8bc6ef5">SYSCTL_DCGCHIB</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x814)</td></tr>
<tr class="memdesc:gae6881bf890b30baf274a7612f8bc6ef5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hibernation Deep-Sleep Mode Clock Gating Control.  <a href="group__sysctl__registers.html#gae6881bf890b30baf274a7612f8bc6ef5">More...</a><br /></td></tr>
<tr class="separator:gae6881bf890b30baf274a7612f8bc6ef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a752c2bea315fb46115e1e26ccd01a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga7a752c2bea315fb46115e1e26ccd01a6">SYSCTL_DCGCUART</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x818)</td></tr>
<tr class="memdesc:ga7a752c2bea315fb46115e1e26ccd01a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Asynchronous Receiver/Transmitter D-S Mode Clock Gating Control.  <a href="group__sysctl__registers.html#ga7a752c2bea315fb46115e1e26ccd01a6">More...</a><br /></td></tr>
<tr class="separator:ga7a752c2bea315fb46115e1e26ccd01a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb9d58b230ec70a87d1cce3bb4881e34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gabb9d58b230ec70a87d1cce3bb4881e34">SYSCTL_DCGCSSI</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x81C)</td></tr>
<tr class="memdesc:gabb9d58b230ec70a87d1cce3bb4881e34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Synchronous Serial Interface Deep-Sleep Mode Clock Gating Control.  <a href="group__sysctl__registers.html#gabb9d58b230ec70a87d1cce3bb4881e34">More...</a><br /></td></tr>
<tr class="separator:gabb9d58b230ec70a87d1cce3bb4881e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e80aa32ef1f2784611f99e0272d47f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga0e80aa32ef1f2784611f99e0272d47f0">SYSCTL_DCGCI2C</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x820)</td></tr>
<tr class="memdesc:ga0e80aa32ef1f2784611f99e0272d47f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inter-Integrated Circuit Deep-Sleep Mode Clock Gating Control.  <a href="group__sysctl__registers.html#ga0e80aa32ef1f2784611f99e0272d47f0">More...</a><br /></td></tr>
<tr class="separator:ga0e80aa32ef1f2784611f99e0272d47f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40dad8c00b7c7da2edc386fb22cef20a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga40dad8c00b7c7da2edc386fb22cef20a">SYSCTL_DCGCUSB</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x828)</td></tr>
<tr class="memdesc:ga40dad8c00b7c7da2edc386fb22cef20a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Serial Bus Deep-Sleep Mode Clock Gating Control.  <a href="group__sysctl__registers.html#ga40dad8c00b7c7da2edc386fb22cef20a">More...</a><br /></td></tr>
<tr class="separator:ga40dad8c00b7c7da2edc386fb22cef20a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ef252bcee7452b61dfc12961705ca05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga9ef252bcee7452b61dfc12961705ca05">SYSCTL_DCGCEPHY</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x830)</td></tr>
<tr class="memdesc:ga9ef252bcee7452b61dfc12961705ca05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet PHY Deep-Sleep Mode Clock Gating Control.  <a href="group__sysctl__registers.html#ga9ef252bcee7452b61dfc12961705ca05">More...</a><br /></td></tr>
<tr class="separator:ga9ef252bcee7452b61dfc12961705ca05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe1b1a21bc6e8d51d14720473baa7498"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gabe1b1a21bc6e8d51d14720473baa7498">SYSCTL_DCGCCAN</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x834)</td></tr>
<tr class="memdesc:gabe1b1a21bc6e8d51d14720473baa7498"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network Deep-SleepMode Clock Gating Control.  <a href="group__sysctl__registers.html#gabe1b1a21bc6e8d51d14720473baa7498">More...</a><br /></td></tr>
<tr class="separator:gabe1b1a21bc6e8d51d14720473baa7498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5ac513e510f39d285a9450e3edb3036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gab5ac513e510f39d285a9450e3edb3036">SYSCTL_DCGCADC</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x838)</td></tr>
<tr class="memdesc:gab5ac513e510f39d285a9450e3edb3036"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog-to-Digital Converter Deep-Sleep Mode Clock Gating Control.  <a href="group__sysctl__registers.html#gab5ac513e510f39d285a9450e3edb3036">More...</a><br /></td></tr>
<tr class="separator:gab5ac513e510f39d285a9450e3edb3036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga755efcbb2b5fbfbbec6a7b0bd0f617e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga755efcbb2b5fbfbbec6a7b0bd0f617e0">SYSCTL_DCGCACMP</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x83C)</td></tr>
<tr class="memdesc:ga755efcbb2b5fbfbbec6a7b0bd0f617e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Comparator Deep-Sleep Mode Clock Gating Control.  <a href="group__sysctl__registers.html#ga755efcbb2b5fbfbbec6a7b0bd0f617e0">More...</a><br /></td></tr>
<tr class="separator:ga755efcbb2b5fbfbbec6a7b0bd0f617e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga161b9a5692a946c4e523d0e2af5e3768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga161b9a5692a946c4e523d0e2af5e3768">SYSCTL_DCGCPWM</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x840)</td></tr>
<tr class="memdesc:ga161b9a5692a946c4e523d0e2af5e3768"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pulse Width Modulator Deep-Sleep Mode Clock Gating Control.  <a href="group__sysctl__registers.html#ga161b9a5692a946c4e523d0e2af5e3768">More...</a><br /></td></tr>
<tr class="separator:ga161b9a5692a946c4e523d0e2af5e3768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33ce68cc9b4d5d1166336e6ef3399529"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga33ce68cc9b4d5d1166336e6ef3399529">SYSCTL_DCGCQEI</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x844)</td></tr>
<tr class="memdesc:ga33ce68cc9b4d5d1166336e6ef3399529"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quadrature Encoder Interface Deep-Sleep Mode Clock Gating Control.  <a href="group__sysctl__registers.html#ga33ce68cc9b4d5d1166336e6ef3399529">More...</a><br /></td></tr>
<tr class="separator:ga33ce68cc9b4d5d1166336e6ef3399529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga280dc3868cf374a65e7e20d5a94d6cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga280dc3868cf374a65e7e20d5a94d6cda">SYSCTL_DCGCEEPROM</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x858)</td></tr>
<tr class="memdesc:ga280dc3868cf374a65e7e20d5a94d6cda"><td class="mdescLeft">&#160;</td><td class="mdescRight">EEPROM Deep-Sleep Mode Clock Gating Control.  <a href="group__sysctl__registers.html#ga280dc3868cf374a65e7e20d5a94d6cda">More...</a><br /></td></tr>
<tr class="separator:ga280dc3868cf374a65e7e20d5a94d6cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f2ed1e0d14ad50ce3cd8ac30e0cd94b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga5f2ed1e0d14ad50ce3cd8ac30e0cd94b">SYSCTL_DCGCCCM</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x874)</td></tr>
<tr class="memdesc:ga5f2ed1e0d14ad50ce3cd8ac30e0cd94b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC and Cryptographic Modules Deep-Sleep Mode Clock Gating Control.  <a href="group__sysctl__registers.html#ga5f2ed1e0d14ad50ce3cd8ac30e0cd94b">More...</a><br /></td></tr>
<tr class="separator:ga5f2ed1e0d14ad50ce3cd8ac30e0cd94b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a6de4989c3334b4adeab04c9b755052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga2a6de4989c3334b4adeab04c9b755052">SYSCTL_DCGCLCD</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x890)</td></tr>
<tr class="memdesc:ga2a6de4989c3334b4adeab04c9b755052"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCD Controller Deep-Sleep Mode Clock Gating Control.  <a href="group__sysctl__registers.html#ga2a6de4989c3334b4adeab04c9b755052">More...</a><br /></td></tr>
<tr class="separator:ga2a6de4989c3334b4adeab04c9b755052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac65bf66a967c421bdd7511be747cd1df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gac65bf66a967c421bdd7511be747cd1df">SYSCTL_DCGCOWIRE</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x898)</td></tr>
<tr class="memdesc:gac65bf66a967c421bdd7511be747cd1df"><td class="mdescLeft">&#160;</td><td class="mdescRight">1-Wire Deep-Sleep Mode Clock Gating Control  <a href="group__sysctl__registers.html#gac65bf66a967c421bdd7511be747cd1df">More...</a><br /></td></tr>
<tr class="separator:gac65bf66a967c421bdd7511be747cd1df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62c86001e795954aff55cb61e8e81aa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga62c86001e795954aff55cb61e8e81aa3">SYSCTL_DCGCEMAC</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x89C)</td></tr>
<tr class="memdesc:ga62c86001e795954aff55cb61e8e81aa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet MAC Deep-Sleep Mode Clock Gating Control.  <a href="group__sysctl__registers.html#ga62c86001e795954aff55cb61e8e81aa3">More...</a><br /></td></tr>
<tr class="separator:ga62c86001e795954aff55cb61e8e81aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab555079e150ba79a9892f4ff9f226808"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gab555079e150ba79a9892f4ff9f226808">SYSCTL_PCWD</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x900)</td></tr>
<tr class="memdesc:gab555079e150ba79a9892f4ff9f226808"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog Timer Power Control.  <a href="group__sysctl__registers.html#gab555079e150ba79a9892f4ff9f226808">More...</a><br /></td></tr>
<tr class="separator:gab555079e150ba79a9892f4ff9f226808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94b5cc5ed0fe705eeba4c7d1563360bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga94b5cc5ed0fe705eeba4c7d1563360bf">SYSCTL_PCTIMER</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x904)</td></tr>
<tr class="memdesc:ga94b5cc5ed0fe705eeba4c7d1563360bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">16/32-Bit General-Purpose Timer Power Control  <a href="group__sysctl__registers.html#ga94b5cc5ed0fe705eeba4c7d1563360bf">More...</a><br /></td></tr>
<tr class="separator:ga94b5cc5ed0fe705eeba4c7d1563360bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga719cacaeb3d70ad70a9e8762b5855424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga719cacaeb3d70ad70a9e8762b5855424">SYSCTL_PCGPIO</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x908)</td></tr>
<tr class="memdesc:ga719cacaeb3d70ad70a9e8762b5855424"><td class="mdescLeft">&#160;</td><td class="mdescRight">General-Purpose Input/Output Power Control.  <a href="group__sysctl__registers.html#ga719cacaeb3d70ad70a9e8762b5855424">More...</a><br /></td></tr>
<tr class="separator:ga719cacaeb3d70ad70a9e8762b5855424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbf2a2ff17b3a4b69701d0390207748c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gadbf2a2ff17b3a4b69701d0390207748c">SYSCTL_PCDMA</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x90C)</td></tr>
<tr class="memdesc:gadbf2a2ff17b3a4b69701d0390207748c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Micro Direct Memory Access Power Control.  <a href="group__sysctl__registers.html#gadbf2a2ff17b3a4b69701d0390207748c">More...</a><br /></td></tr>
<tr class="separator:gadbf2a2ff17b3a4b69701d0390207748c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5556a4fe3c95fe5799b0a2dedb6965ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga5556a4fe3c95fe5799b0a2dedb6965ad">SYSCTL_PCEPI</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x910)</td></tr>
<tr class="memdesc:ga5556a4fe3c95fe5799b0a2dedb6965ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Peripheral Interface Power Control.  <a href="group__sysctl__registers.html#ga5556a4fe3c95fe5799b0a2dedb6965ad">More...</a><br /></td></tr>
<tr class="separator:ga5556a4fe3c95fe5799b0a2dedb6965ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac15a7a98a2d1f3e76566d8df6a837a66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gac15a7a98a2d1f3e76566d8df6a837a66">SYSCTL_PCHIB</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x914)</td></tr>
<tr class="memdesc:gac15a7a98a2d1f3e76566d8df6a837a66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hibernation Power Control.  <a href="group__sysctl__registers.html#gac15a7a98a2d1f3e76566d8df6a837a66">More...</a><br /></td></tr>
<tr class="separator:gac15a7a98a2d1f3e76566d8df6a837a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga290e896432a2cd976e418fc6aee7f125"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga290e896432a2cd976e418fc6aee7f125">SYSCTL_PCUART</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x918)</td></tr>
<tr class="memdesc:ga290e896432a2cd976e418fc6aee7f125"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Asynchronous Receiver/Transmitter Power Control.  <a href="group__sysctl__registers.html#ga290e896432a2cd976e418fc6aee7f125">More...</a><br /></td></tr>
<tr class="separator:ga290e896432a2cd976e418fc6aee7f125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbbf39370be9cde46ac48425857efa60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gacbbf39370be9cde46ac48425857efa60">SYSCTL_PCSSI</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x91C)</td></tr>
<tr class="memdesc:gacbbf39370be9cde46ac48425857efa60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Synchronous Serial Interface Power Control.  <a href="group__sysctl__registers.html#gacbbf39370be9cde46ac48425857efa60">More...</a><br /></td></tr>
<tr class="separator:gacbbf39370be9cde46ac48425857efa60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga980b164bec23765a646c1c65b31b3214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga980b164bec23765a646c1c65b31b3214">SYSCTL_PCI2C</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x920)</td></tr>
<tr class="memdesc:ga980b164bec23765a646c1c65b31b3214"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inter-Integrated Circuit Power Control.  <a href="group__sysctl__registers.html#ga980b164bec23765a646c1c65b31b3214">More...</a><br /></td></tr>
<tr class="separator:ga980b164bec23765a646c1c65b31b3214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa34fe7b701a6fca664747165235bca19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gaa34fe7b701a6fca664747165235bca19">SYSCTL_PCUSB</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x928)</td></tr>
<tr class="memdesc:gaa34fe7b701a6fca664747165235bca19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Serial Bus Power Control.  <a href="group__sysctl__registers.html#gaa34fe7b701a6fca664747165235bca19">More...</a><br /></td></tr>
<tr class="separator:gaa34fe7b701a6fca664747165235bca19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga056545552845d0289399e867e379a922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga056545552845d0289399e867e379a922">SYSCTL_PCEPHY</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x930)</td></tr>
<tr class="memdesc:ga056545552845d0289399e867e379a922"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet PHY Power Control.  <a href="group__sysctl__registers.html#ga056545552845d0289399e867e379a922">More...</a><br /></td></tr>
<tr class="separator:ga056545552845d0289399e867e379a922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga279a20599ebf0015115e302556833ed7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga279a20599ebf0015115e302556833ed7">SYSCTL_PCCAN</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x934)</td></tr>
<tr class="memdesc:ga279a20599ebf0015115e302556833ed7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network Power Control.  <a href="group__sysctl__registers.html#ga279a20599ebf0015115e302556833ed7">More...</a><br /></td></tr>
<tr class="separator:ga279a20599ebf0015115e302556833ed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0a233c096c2dc7421be6ee85259ada0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gaf0a233c096c2dc7421be6ee85259ada0">SYSCTL_PCADC</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x938)</td></tr>
<tr class="memdesc:gaf0a233c096c2dc7421be6ee85259ada0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog-to-Digital Converter Power Control.  <a href="group__sysctl__registers.html#gaf0a233c096c2dc7421be6ee85259ada0">More...</a><br /></td></tr>
<tr class="separator:gaf0a233c096c2dc7421be6ee85259ada0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21465722a5a1bb8ff22f282cfb8ad593"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga21465722a5a1bb8ff22f282cfb8ad593">SYSCTL_PCACMP</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x93C)</td></tr>
<tr class="memdesc:ga21465722a5a1bb8ff22f282cfb8ad593"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Comparator Power Control.  <a href="group__sysctl__registers.html#ga21465722a5a1bb8ff22f282cfb8ad593">More...</a><br /></td></tr>
<tr class="separator:ga21465722a5a1bb8ff22f282cfb8ad593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga369078e851f01420b0ffaae3d6adf514"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga369078e851f01420b0ffaae3d6adf514">SYSCTL_PCPWM</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x940)</td></tr>
<tr class="memdesc:ga369078e851f01420b0ffaae3d6adf514"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pulse Width Modulator Power Control.  <a href="group__sysctl__registers.html#ga369078e851f01420b0ffaae3d6adf514">More...</a><br /></td></tr>
<tr class="separator:ga369078e851f01420b0ffaae3d6adf514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94e101080d4a7eb5b8e03329a4ab532f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga94e101080d4a7eb5b8e03329a4ab532f">SYSCTL_PCQEI</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x944)</td></tr>
<tr class="memdesc:ga94e101080d4a7eb5b8e03329a4ab532f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quadrature Encoder Interface Power Control.  <a href="group__sysctl__registers.html#ga94e101080d4a7eb5b8e03329a4ab532f">More...</a><br /></td></tr>
<tr class="separator:ga94e101080d4a7eb5b8e03329a4ab532f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b43263581cdb9ab1a927b23071c86a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga0b43263581cdb9ab1a927b23071c86a3">SYSCTL_PCEEPROM</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x958)</td></tr>
<tr class="memdesc:ga0b43263581cdb9ab1a927b23071c86a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">EEPROM Power Control.  <a href="group__sysctl__registers.html#ga0b43263581cdb9ab1a927b23071c86a3">More...</a><br /></td></tr>
<tr class="separator:ga0b43263581cdb9ab1a927b23071c86a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf8dbf704053e607f293c905cd4be73a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gadf8dbf704053e607f293c905cd4be73a">SYSCTL_PCCCM</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x974)</td></tr>
<tr class="memdesc:gadf8dbf704053e607f293c905cd4be73a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC and Cryptographic Modules Power Control.  <a href="group__sysctl__registers.html#gadf8dbf704053e607f293c905cd4be73a">More...</a><br /></td></tr>
<tr class="separator:gadf8dbf704053e607f293c905cd4be73a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c869dc61329b9ac6bd1a15a6ffa9f00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga5c869dc61329b9ac6bd1a15a6ffa9f00">SYSCTL_PCLCD</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x990)</td></tr>
<tr class="memdesc:ga5c869dc61329b9ac6bd1a15a6ffa9f00"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCD Controller Power Control.  <a href="group__sysctl__registers.html#ga5c869dc61329b9ac6bd1a15a6ffa9f00">More...</a><br /></td></tr>
<tr class="separator:ga5c869dc61329b9ac6bd1a15a6ffa9f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9de7c12f189914b5e7458bd5114ee694"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga9de7c12f189914b5e7458bd5114ee694">SYSCTL_PCOWIRE</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x998)</td></tr>
<tr class="memdesc:ga9de7c12f189914b5e7458bd5114ee694"><td class="mdescLeft">&#160;</td><td class="mdescRight">1-Wire Power Control  <a href="group__sysctl__registers.html#ga9de7c12f189914b5e7458bd5114ee694">More...</a><br /></td></tr>
<tr class="separator:ga9de7c12f189914b5e7458bd5114ee694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94b1ab6c7e30f9cf1b9f3330e50f305e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga94b1ab6c7e30f9cf1b9f3330e50f305e">SYSCTL_PCEMAC</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x99C)</td></tr>
<tr class="memdesc:ga94b1ab6c7e30f9cf1b9f3330e50f305e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet MAC Power Control.  <a href="group__sysctl__registers.html#ga94b1ab6c7e30f9cf1b9f3330e50f305e">More...</a><br /></td></tr>
<tr class="separator:ga94b1ab6c7e30f9cf1b9f3330e50f305e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga900c50df903fd51991022c9cc9f7076c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga900c50df903fd51991022c9cc9f7076c">SYSCTL_PRWD</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA00)</td></tr>
<tr class="memdesc:ga900c50df903fd51991022c9cc9f7076c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog Timer Peripheral Ready.  <a href="group__sysctl__registers.html#ga900c50df903fd51991022c9cc9f7076c">More...</a><br /></td></tr>
<tr class="separator:ga900c50df903fd51991022c9cc9f7076c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab858a6231af82b2258787ef5cfe53732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gab858a6231af82b2258787ef5cfe53732">SYSCTL_PRTIMER</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA04)</td></tr>
<tr class="memdesc:gab858a6231af82b2258787ef5cfe53732"><td class="mdescLeft">&#160;</td><td class="mdescRight">16/32-Bit General-Purpose Timer Peripheral Ready  <a href="group__sysctl__registers.html#gab858a6231af82b2258787ef5cfe53732">More...</a><br /></td></tr>
<tr class="separator:gab858a6231af82b2258787ef5cfe53732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1bed14a3a8eed561aea3e5c84c40b9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gaf1bed14a3a8eed561aea3e5c84c40b9b">SYSCTL_PRGPIO</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA08)</td></tr>
<tr class="memdesc:gaf1bed14a3a8eed561aea3e5c84c40b9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">General-Purpose Input/Output Peripheral Ready.  <a href="group__sysctl__registers.html#gaf1bed14a3a8eed561aea3e5c84c40b9b">More...</a><br /></td></tr>
<tr class="separator:gaf1bed14a3a8eed561aea3e5c84c40b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0837b1f4fab2e15dd731cf2d1606c498"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga0837b1f4fab2e15dd731cf2d1606c498">SYSCTL_PRDMA</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA0C)</td></tr>
<tr class="memdesc:ga0837b1f4fab2e15dd731cf2d1606c498"><td class="mdescLeft">&#160;</td><td class="mdescRight">Micro Direct Memory Access Peripheral Ready.  <a href="group__sysctl__registers.html#ga0837b1f4fab2e15dd731cf2d1606c498">More...</a><br /></td></tr>
<tr class="separator:ga0837b1f4fab2e15dd731cf2d1606c498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8f5dccaf7ed95802c8081b822b8067b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gab8f5dccaf7ed95802c8081b822b8067b">SYSCTL_PREPI</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA10)</td></tr>
<tr class="memdesc:gab8f5dccaf7ed95802c8081b822b8067b"><td class="mdescLeft">&#160;</td><td class="mdescRight">EPI Peripheral Ready.  <a href="group__sysctl__registers.html#gab8f5dccaf7ed95802c8081b822b8067b">More...</a><br /></td></tr>
<tr class="separator:gab8f5dccaf7ed95802c8081b822b8067b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac07b587d02a1ace8b61991a6f30842a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gac07b587d02a1ace8b61991a6f30842a5">SYSCTL_PRHIB</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA14)</td></tr>
<tr class="memdesc:gac07b587d02a1ace8b61991a6f30842a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hibernation Peripheral Ready.  <a href="group__sysctl__registers.html#gac07b587d02a1ace8b61991a6f30842a5">More...</a><br /></td></tr>
<tr class="separator:gac07b587d02a1ace8b61991a6f30842a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac949c8408d49d794e49ba2b16441b7f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gac949c8408d49d794e49ba2b16441b7f1">SYSCTL_PRUART</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA18)</td></tr>
<tr class="memdesc:gac949c8408d49d794e49ba2b16441b7f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Asynchronous Receiver/Transmitter Peripheral Ready.  <a href="group__sysctl__registers.html#gac949c8408d49d794e49ba2b16441b7f1">More...</a><br /></td></tr>
<tr class="separator:gac949c8408d49d794e49ba2b16441b7f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ec3fed2ee8b70aa37db0ae2841aa8d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga3ec3fed2ee8b70aa37db0ae2841aa8d5">SYSCTL_PRSSI</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA1C)</td></tr>
<tr class="memdesc:ga3ec3fed2ee8b70aa37db0ae2841aa8d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Synchronous Serial Interface Peripheral Ready.  <a href="group__sysctl__registers.html#ga3ec3fed2ee8b70aa37db0ae2841aa8d5">More...</a><br /></td></tr>
<tr class="separator:ga3ec3fed2ee8b70aa37db0ae2841aa8d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4c8cb028475676d356e3ef9a07dcdc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gae4c8cb028475676d356e3ef9a07dcdc3">SYSCTL_PRI2C</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA20)</td></tr>
<tr class="memdesc:gae4c8cb028475676d356e3ef9a07dcdc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inter-Integrated Circuit Peripheral Ready.  <a href="group__sysctl__registers.html#gae4c8cb028475676d356e3ef9a07dcdc3">More...</a><br /></td></tr>
<tr class="separator:gae4c8cb028475676d356e3ef9a07dcdc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae70bb6bf8e20657594f5b6373e193a55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gae70bb6bf8e20657594f5b6373e193a55">SYSCTL_PRUSB</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA28)</td></tr>
<tr class="memdesc:gae70bb6bf8e20657594f5b6373e193a55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Serial Bus Peripheral Ready.  <a href="group__sysctl__registers.html#gae70bb6bf8e20657594f5b6373e193a55">More...</a><br /></td></tr>
<tr class="separator:gae70bb6bf8e20657594f5b6373e193a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4a5d046204753f48d84d1acf18d99c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gac4a5d046204753f48d84d1acf18d99c2">SYSCTL_PREPHY</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA30)</td></tr>
<tr class="memdesc:gac4a5d046204753f48d84d1acf18d99c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet PHY Peripheral Ready.  <a href="group__sysctl__registers.html#gac4a5d046204753f48d84d1acf18d99c2">More...</a><br /></td></tr>
<tr class="separator:gac4a5d046204753f48d84d1acf18d99c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab48eb50560f5b6b458be977397714f49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gab48eb50560f5b6b458be977397714f49">SYSCTL_PRCAN</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA34)</td></tr>
<tr class="memdesc:gab48eb50560f5b6b458be977397714f49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network Peripheral Ready.  <a href="group__sysctl__registers.html#gab48eb50560f5b6b458be977397714f49">More...</a><br /></td></tr>
<tr class="separator:gab48eb50560f5b6b458be977397714f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba3f1792eb395a0f8b38d4c961e2a59d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gaba3f1792eb395a0f8b38d4c961e2a59d">SYSCTL_PRADC</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA38)</td></tr>
<tr class="memdesc:gaba3f1792eb395a0f8b38d4c961e2a59d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog-to-Digital Converter Peripheral Ready.  <a href="group__sysctl__registers.html#gaba3f1792eb395a0f8b38d4c961e2a59d">More...</a><br /></td></tr>
<tr class="separator:gaba3f1792eb395a0f8b38d4c961e2a59d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8ba78c3d6d3a656e5a138c4d5db056e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gaa8ba78c3d6d3a656e5a138c4d5db056e">SYSCTL_PRACMP</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA3C)</td></tr>
<tr class="memdesc:gaa8ba78c3d6d3a656e5a138c4d5db056e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Comparator Peripheral Ready.  <a href="group__sysctl__registers.html#gaa8ba78c3d6d3a656e5a138c4d5db056e">More...</a><br /></td></tr>
<tr class="separator:gaa8ba78c3d6d3a656e5a138c4d5db056e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5755edacae296f8e5d4627e1315a057"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gac5755edacae296f8e5d4627e1315a057">SYSCTL_PRPWM</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA40)</td></tr>
<tr class="memdesc:gac5755edacae296f8e5d4627e1315a057"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pulse Width Modulator Peripheral Ready.  <a href="group__sysctl__registers.html#gac5755edacae296f8e5d4627e1315a057">More...</a><br /></td></tr>
<tr class="separator:gac5755edacae296f8e5d4627e1315a057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba3ff5073c7fc9d81a5ffdbe432efd41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gaba3ff5073c7fc9d81a5ffdbe432efd41">SYSCTL_PRQEI</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA44)</td></tr>
<tr class="memdesc:gaba3ff5073c7fc9d81a5ffdbe432efd41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quadrature Encoder Interface Peripheral Ready.  <a href="group__sysctl__registers.html#gaba3ff5073c7fc9d81a5ffdbe432efd41">More...</a><br /></td></tr>
<tr class="separator:gaba3ff5073c7fc9d81a5ffdbe432efd41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72036e113c08ca9ae659b53783fd05ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga72036e113c08ca9ae659b53783fd05ee">SYSCTL_PREEPROM</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA58)</td></tr>
<tr class="memdesc:ga72036e113c08ca9ae659b53783fd05ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">EEPROM Peripheral Ready.  <a href="group__sysctl__registers.html#ga72036e113c08ca9ae659b53783fd05ee">More...</a><br /></td></tr>
<tr class="separator:ga72036e113c08ca9ae659b53783fd05ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga043f60986ec5144dbb62a167b55d50b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga043f60986ec5144dbb62a167b55d50b3">SYSCTL_PRCCM</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA74)</td></tr>
<tr class="memdesc:ga043f60986ec5144dbb62a167b55d50b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC and Cryptographic Modules Peripheral Ready.  <a href="group__sysctl__registers.html#ga043f60986ec5144dbb62a167b55d50b3">More...</a><br /></td></tr>
<tr class="separator:ga043f60986ec5144dbb62a167b55d50b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga212b5fc67167b99b8d9fd1555655602a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga212b5fc67167b99b8d9fd1555655602a">SYSCTL_PRLCD</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA90)</td></tr>
<tr class="memdesc:ga212b5fc67167b99b8d9fd1555655602a"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCD Controller Peripheral Ready.  <a href="group__sysctl__registers.html#ga212b5fc67167b99b8d9fd1555655602a">More...</a><br /></td></tr>
<tr class="separator:ga212b5fc67167b99b8d9fd1555655602a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c4c485fdf728cd3aeb52402e977ead5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga0c4c485fdf728cd3aeb52402e977ead5">SYSCTL_PROWIRE</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA98)</td></tr>
<tr class="memdesc:ga0c4c485fdf728cd3aeb52402e977ead5"><td class="mdescLeft">&#160;</td><td class="mdescRight">1-Wire Peripheral Ready  <a href="group__sysctl__registers.html#ga0c4c485fdf728cd3aeb52402e977ead5">More...</a><br /></td></tr>
<tr class="separator:ga0c4c485fdf728cd3aeb52402e977ead5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga717d63e1d283ce4356e26b3b31c49dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga717d63e1d283ce4356e26b3b31c49dfe">SYSCTL_PREMAC</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA9C)</td></tr>
<tr class="memdesc:ga717d63e1d283ce4356e26b3b31c49dfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet MAC Peripheral Ready.  <a href="group__sysctl__registers.html#ga717d63e1d283ce4356e26b3b31c49dfe">More...</a><br /></td></tr>
<tr class="separator:ga717d63e1d283ce4356e26b3b31c49dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa14e7a5fbffce53f7b7c5c1554de96b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gaa14e7a5fbffce53f7b7c5c1554de96b4">SYSCTL_UNIQUEID0</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xF20)</td></tr>
<tr class="memdesc:gaa14e7a5fbffce53f7b7c5c1554de96b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unique ID 0.  <a href="group__sysctl__registers.html#gaa14e7a5fbffce53f7b7c5c1554de96b4">More...</a><br /></td></tr>
<tr class="separator:gaa14e7a5fbffce53f7b7c5c1554de96b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9845af623b317b543da9b5ef8e2e290"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#gaa9845af623b317b543da9b5ef8e2e290">SYSCTL_UNIQUEID1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xF24)</td></tr>
<tr class="memdesc:gaa9845af623b317b543da9b5ef8e2e290"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unique ID 1.  <a href="group__sysctl__registers.html#gaa9845af623b317b543da9b5ef8e2e290">More...</a><br /></td></tr>
<tr class="separator:gaa9845af623b317b543da9b5ef8e2e290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a161233fc2c21a812efb189c37f8707"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga5a161233fc2c21a812efb189c37f8707">SYSCTL_UNIQUEID2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xF28)</td></tr>
<tr class="memdesc:ga5a161233fc2c21a812efb189c37f8707"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unique ID 2.  <a href="group__sysctl__registers.html#ga5a161233fc2c21a812efb189c37f8707">More...</a><br /></td></tr>
<tr class="separator:ga5a161233fc2c21a812efb189c37f8707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga464654735cb68ef6a87f06cf0e684815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sysctl__registers.html#ga464654735cb68ef6a87f06cf0e684815">SYSCTL_UNIQUEID3</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xF2C)</td></tr>
<tr class="memdesc:ga464654735cb68ef6a87f06cf0e684815"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unique ID 3.  <a href="group__sysctl__registers.html#ga464654735cb68ef6a87f06cf0e684815">More...</a><br /></td></tr>
<tr class="separator:ga464654735cb68ef6a87f06cf0e684815"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p >System Control Registers. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga51c1ad20cdc6c1eded606b1d42b4ab6c" name="ga51c1ad20cdc6c1eded606b1d42b4ab6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51c1ad20cdc6c1eded606b1d42b4ab6c">&#9670;&nbsp;</a></span>SYSCTL_ALTCLKCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_ALTCLKCFG&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x138)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Alternate Clock Configuration. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00071">71</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga7778f7c96b3643b15e5dbb00dd74174e" name="ga7778f7c96b3643b15e5dbb00dd74174e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7778f7c96b3643b15e5dbb00dd74174e">&#9670;&nbsp;</a></span>SYSCTL_CAN0MPC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_CAN0MPC&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x29C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CAN 0 Memory Power Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00123">123</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga3f05dce8ab0524363a5e4c9573a6dff2" name="ga3f05dce8ab0524363a5e4c9573a6dff2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f05dce8ab0524363a5e4c9573a6dff2">&#9670;&nbsp;</a></span>SYSCTL_CAN0PDS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_CAN0PDS&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x298)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CAN 0 Power Domain Status. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00121">121</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga6d255ddf26840ff60196283551155875" name="ga6d255ddf26840ff60196283551155875"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d255ddf26840ff60196283551155875">&#9670;&nbsp;</a></span>SYSCTL_CAN1MPC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_CAN1MPC&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x2A4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CAN 1 Memory Power Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00127">127</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gac5ef73fe1bf439b03fcd1d3db7193e8f" name="gac5ef73fe1bf439b03fcd1d3db7193e8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5ef73fe1bf439b03fcd1d3db7193e8f">&#9670;&nbsp;</a></span>SYSCTL_CAN1PDS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_CAN1PDS&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x2A0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CAN 1 Power Domain Status. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00125">125</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga755efcbb2b5fbfbbec6a7b0bd0f617e0" name="ga755efcbb2b5fbfbbec6a7b0bd0f617e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga755efcbb2b5fbfbbec6a7b0bd0f617e0">&#9670;&nbsp;</a></span>SYSCTL_DCGCACMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_DCGCACMP&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x83C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Analog Comparator Deep-Sleep Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00330">330</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gab5ac513e510f39d285a9450e3edb3036" name="gab5ac513e510f39d285a9450e3edb3036"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5ac513e510f39d285a9450e3edb3036">&#9670;&nbsp;</a></span>SYSCTL_DCGCADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_DCGCADC&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x838)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Analog-to-Digital Converter Deep-Sleep Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00328">328</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gabe1b1a21bc6e8d51d14720473baa7498" name="gabe1b1a21bc6e8d51d14720473baa7498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe1b1a21bc6e8d51d14720473baa7498">&#9670;&nbsp;</a></span>SYSCTL_DCGCCAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_DCGCCAN&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x834)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Controller Area Network Deep-SleepMode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00326">326</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga5f2ed1e0d14ad50ce3cd8ac30e0cd94b" name="ga5f2ed1e0d14ad50ce3cd8ac30e0cd94b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f2ed1e0d14ad50ce3cd8ac30e0cd94b">&#9670;&nbsp;</a></span>SYSCTL_DCGCCCM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_DCGCCCM&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x874)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CRC and Cryptographic Modules Deep-Sleep Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00338">338</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gae95030f6b3efd410b411ac692b91b125" name="gae95030f6b3efd410b411ac692b91b125"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae95030f6b3efd410b411ac692b91b125">&#9670;&nbsp;</a></span>SYSCTL_DCGCDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_DCGCDMA&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x80C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Micro Direct Memory Access Deep-Sleep Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00310">310</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga280dc3868cf374a65e7e20d5a94d6cda" name="ga280dc3868cf374a65e7e20d5a94d6cda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga280dc3868cf374a65e7e20d5a94d6cda">&#9670;&nbsp;</a></span>SYSCTL_DCGCEEPROM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_DCGCEEPROM&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x858)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EEPROM Deep-Sleep Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00336">336</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga62c86001e795954aff55cb61e8e81aa3" name="ga62c86001e795954aff55cb61e8e81aa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62c86001e795954aff55cb61e8e81aa3">&#9670;&nbsp;</a></span>SYSCTL_DCGCEMAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_DCGCEMAC&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x89C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ethernet MAC Deep-Sleep Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00344">344</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga9ef252bcee7452b61dfc12961705ca05" name="ga9ef252bcee7452b61dfc12961705ca05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ef252bcee7452b61dfc12961705ca05">&#9670;&nbsp;</a></span>SYSCTL_DCGCEPHY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_DCGCEPHY&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x830)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ethernet PHY Deep-Sleep Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00324">324</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gabde1d7c2f7c0cabd47250004643ca715" name="gabde1d7c2f7c0cabd47250004643ca715"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabde1d7c2f7c0cabd47250004643ca715">&#9670;&nbsp;</a></span>SYSCTL_DCGCEPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_DCGCEPI&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x810)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EPI Deep-Sleep Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00312">312</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga28485c0da92d2cfe63d28828acc9d738" name="ga28485c0da92d2cfe63d28828acc9d738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28485c0da92d2cfe63d28828acc9d738">&#9670;&nbsp;</a></span>SYSCTL_DCGCGPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_DCGCGPIO&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x808)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>General-Purpose Input/Output Deep-Sleep Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00308">308</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gae6881bf890b30baf274a7612f8bc6ef5" name="gae6881bf890b30baf274a7612f8bc6ef5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6881bf890b30baf274a7612f8bc6ef5">&#9670;&nbsp;</a></span>SYSCTL_DCGCHIB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_DCGCHIB&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x814)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Hibernation Deep-Sleep Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00314">314</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga0e80aa32ef1f2784611f99e0272d47f0" name="ga0e80aa32ef1f2784611f99e0272d47f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e80aa32ef1f2784611f99e0272d47f0">&#9670;&nbsp;</a></span>SYSCTL_DCGCI2C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_DCGCI2C&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x820)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Inter-Integrated Circuit Deep-Sleep Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00320">320</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga2a6de4989c3334b4adeab04c9b755052" name="ga2a6de4989c3334b4adeab04c9b755052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a6de4989c3334b4adeab04c9b755052">&#9670;&nbsp;</a></span>SYSCTL_DCGCLCD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_DCGCLCD&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x890)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LCD Controller Deep-Sleep Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00340">340</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gac65bf66a967c421bdd7511be747cd1df" name="gac65bf66a967c421bdd7511be747cd1df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac65bf66a967c421bdd7511be747cd1df">&#9670;&nbsp;</a></span>SYSCTL_DCGCOWIRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_DCGCOWIRE&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x898)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1-Wire Deep-Sleep Mode Clock Gating Control </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00342">342</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga161b9a5692a946c4e523d0e2af5e3768" name="ga161b9a5692a946c4e523d0e2af5e3768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga161b9a5692a946c4e523d0e2af5e3768">&#9670;&nbsp;</a></span>SYSCTL_DCGCPWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_DCGCPWM&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x840)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pulse Width Modulator Deep-Sleep Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00332">332</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga33ce68cc9b4d5d1166336e6ef3399529" name="ga33ce68cc9b4d5d1166336e6ef3399529"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33ce68cc9b4d5d1166336e6ef3399529">&#9670;&nbsp;</a></span>SYSCTL_DCGCQEI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_DCGCQEI&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x844)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Quadrature Encoder Interface Deep-Sleep Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00334">334</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gabb9d58b230ec70a87d1cce3bb4881e34" name="gabb9d58b230ec70a87d1cce3bb4881e34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb9d58b230ec70a87d1cce3bb4881e34">&#9670;&nbsp;</a></span>SYSCTL_DCGCSSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_DCGCSSI&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x81C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Synchronous Serial Interface Deep-Sleep Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00318">318</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga2d041d9c90f92c684c4a94c671ae6a7d" name="ga2d041d9c90f92c684c4a94c671ae6a7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d041d9c90f92c684c4a94c671ae6a7d">&#9670;&nbsp;</a></span>SYSCTL_DCGCTIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_DCGCTIMER&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x804)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock 16/32-Bit General-Purpose Timer Deep-Sleep Mode Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00306">306</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga7a752c2bea315fb46115e1e26ccd01a6" name="ga7a752c2bea315fb46115e1e26ccd01a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a752c2bea315fb46115e1e26ccd01a6">&#9670;&nbsp;</a></span>SYSCTL_DCGCUART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_DCGCUART&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x818)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Universal Asynchronous Receiver/Transmitter D-S Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00316">316</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga40dad8c00b7c7da2edc386fb22cef20a" name="ga40dad8c00b7c7da2edc386fb22cef20a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40dad8c00b7c7da2edc386fb22cef20a">&#9670;&nbsp;</a></span>SYSCTL_DCGCUSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_DCGCUSB&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x828)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Universal Serial Bus Deep-Sleep Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00322">322</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga3feb68760536b91d6692fb33f852b0a6" name="ga3feb68760536b91d6692fb33f852b0a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3feb68760536b91d6692fb33f852b0a6">&#9670;&nbsp;</a></span>SYSCTL_DCGCWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_DCGCWD&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Watchdog Timer Deep-SleepMode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00304">304</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga5edf22a6ff060d03941c304b59f0356c" name="ga5edf22a6ff060d03941c304b59f0356c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5edf22a6ff060d03941c304b59f0356c">&#9670;&nbsp;</a></span>SYSCTL_DID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_DID0&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Device Identification 0. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00047">47</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gae38a424f0c881dab2d160d1e0a9a6131" name="gae38a424f0c881dab2d160d1e0a9a6131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae38a424f0c881dab2d160d1e0a9a6131">&#9670;&nbsp;</a></span>SYSCTL_DID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_DID1&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x004)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Device Identification 1. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00049">49</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga0477a1b414c4e90b5e8cc98e7fd5bb20" name="ga0477a1b414c4e90b5e8cc98e7fd5bb20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0477a1b414c4e90b5e8cc98e7fd5bb20">&#9670;&nbsp;</a></span>SYSCTL_DIVSCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_DIVSCLK&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x148)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Divisor and Source Clock Configuration. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00075">75</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga1b9b05995b84bd6156d34d9e4383ab19" name="ga1b9b05995b84bd6156d34d9e4383ab19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b9b05995b84bd6156d34d9e4383ab19">&#9670;&nbsp;</a></span>SYSCTL_DSCLKCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_DSCLKCFG&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x144)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Deep Sleep Clock Configuration Register. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00073">73</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga1e21c2b8e869e86658fcc4b44c81ac7b" name="ga1e21c2b8e869e86658fcc4b44c81ac7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e21c2b8e869e86658fcc4b44c81ac7b">&#9670;&nbsp;</a></span>SYSCTL_DSLPPWRCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_DSLPPWRCFG&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x18C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Deep-Sleep Power Configuration. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00091">91</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gaa3580a8da7b7e098217c05a08af9d93c" name="gaa3580a8da7b7e098217c05a08af9d93c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3580a8da7b7e098217c05a08af9d93c">&#9670;&nbsp;</a></span>SYSCTL_EMACMPC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_EMACMPC&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x28C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ethernet MAC Memory Power Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00115">115</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gaffbdfdb0dfbc3c0f3de9732de6f4e55a" name="gaffbdfdb0dfbc3c0f3de9732de6f4e55a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffbdfdb0dfbc3c0f3de9732de6f4e55a">&#9670;&nbsp;</a></span>SYSCTL_EMACPDS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_EMACPDS&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x288)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ethernet MAC Power Domain Status. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00113">113</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga84920462dea5215cd79aeef2627c5475" name="ga84920462dea5215cd79aeef2627c5475"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84920462dea5215cd79aeef2627c5475">&#9670;&nbsp;</a></span>SYSCTL_HSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_HSSR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x1F4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Hardware System Service Request. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00107">107</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga846407f0f364f2507891553773c77d19" name="ga846407f0f364f2507891553773c77d19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga846407f0f364f2507891553773c77d19">&#9670;&nbsp;</a></span>SYSCTL_IMC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_IMC&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x054)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Mask Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00055">55</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga968cd86d5fc317106cf70e4302af8a62" name="ga968cd86d5fc317106cf70e4302af8a62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga968cd86d5fc317106cf70e4302af8a62">&#9670;&nbsp;</a></span>SYSCTL_LCDMPC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_LCDMPC&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x294)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LCD Memory Power Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00119">119</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga28a1a7efd0122f54efbcd187aac1f4a8" name="ga28a1a7efd0122f54efbcd187aac1f4a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28a1a7efd0122f54efbcd187aac1f4a8">&#9670;&nbsp;</a></span>SYSCTL_LCDPDS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_LCDPDS&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x290)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LCD Power Domain Status. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00117">117</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga574eee494341a0b35e213d010600b83f" name="ga574eee494341a0b35e213d010600b83f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga574eee494341a0b35e213d010600b83f">&#9670;&nbsp;</a></span>SYSCTL_LDODPCAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_LDODPCAL&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x1C0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LDO Deep-Sleep Power Calibration. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00101">101</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gaf8e591fe4a8479f685feffa427bcc9ad" name="gaf8e591fe4a8479f685feffa427bcc9ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8e591fe4a8479f685feffa427bcc9ad">&#9670;&nbsp;</a></span>SYSCTL_LDODPCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_LDODPCTL&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x1BC)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LDO Deep-Sleep Power Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00099">99</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga1b0cda73bd756e0971347641ceb77663" name="ga1b0cda73bd756e0971347641ceb77663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b0cda73bd756e0971347641ceb77663">&#9670;&nbsp;</a></span>SYSCTL_LDOSPCAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_LDOSPCAL&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x1B8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LDO Sleep Power Calibration. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00097">97</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga9901021480b8a0d11c504478aee7b78d" name="ga9901021480b8a0d11c504478aee7b78d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9901021480b8a0d11c504478aee7b78d">&#9670;&nbsp;</a></span>SYSCTL_LDOSPCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_LDOSPCTL&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x1B4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LDO Sleep Power Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00095">95</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga1ded1e08fac09568fbe21641faa964b2" name="ga1ded1e08fac09568fbe21641faa964b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ded1e08fac09568fbe21641faa964b2">&#9670;&nbsp;</a></span>SYSCTL_MEMTIM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_MEMTIM0&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x0C0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory Timing Parameter Register 0 for Main Flash and EEPROM. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00069">69</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga4f9f87f9381b3da165a82bde242d5e61" name="ga4f9f87f9381b3da165a82bde242d5e61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f9f87f9381b3da165a82bde242d5e61">&#9670;&nbsp;</a></span>SYSCTL_MISC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_MISC&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x058)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RW1C Masked Interrupt Status and Clear. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00057">57</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga25e07d3c958f6bac10d5a290d57bfae8" name="ga25e07d3c958f6bac10d5a290d57bfae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25e07d3c958f6bac10d5a290d57bfae8">&#9670;&nbsp;</a></span>SYSCTL_MOSCCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_MOSCCTL&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x07C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Main Oscillator Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00065">65</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga2edf1bf1842cd39e6df633710485d1b6" name="ga2edf1bf1842cd39e6df633710485d1b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2edf1bf1842cd39e6df633710485d1b6">&#9670;&nbsp;</a></span>SYSCTL_NMIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_NMIC&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x064)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NMI Cause Register. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00063">63</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gafc6f19c1586c2dca83f78a05a973bdd0" name="gafc6f19c1586c2dca83f78a05a973bdd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc6f19c1586c2dca83f78a05a973bdd0">&#9670;&nbsp;</a></span>SYSCTL_NVMSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_NVMSTAT&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x1A0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Non-Volatile Memory Information. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00093">93</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga21465722a5a1bb8ff22f282cfb8ad593" name="ga21465722a5a1bb8ff22f282cfb8ad593"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21465722a5a1bb8ff22f282cfb8ad593">&#9670;&nbsp;</a></span>SYSCTL_PCACMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PCACMP&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x93C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Analog Comparator Power Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00373">373</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gaf0a233c096c2dc7421be6ee85259ada0" name="gaf0a233c096c2dc7421be6ee85259ada0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0a233c096c2dc7421be6ee85259ada0">&#9670;&nbsp;</a></span>SYSCTL_PCADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PCADC&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x938)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Analog-to-Digital Converter Power Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00371">371</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga279a20599ebf0015115e302556833ed7" name="ga279a20599ebf0015115e302556833ed7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga279a20599ebf0015115e302556833ed7">&#9670;&nbsp;</a></span>SYSCTL_PCCAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PCCAN&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x934)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Controller Area Network Power Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00369">369</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gadf8dbf704053e607f293c905cd4be73a" name="gadf8dbf704053e607f293c905cd4be73a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf8dbf704053e607f293c905cd4be73a">&#9670;&nbsp;</a></span>SYSCTL_PCCCM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PCCCM&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x974)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CRC and Cryptographic Modules Power Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00381">381</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gadbf2a2ff17b3a4b69701d0390207748c" name="gadbf2a2ff17b3a4b69701d0390207748c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbf2a2ff17b3a4b69701d0390207748c">&#9670;&nbsp;</a></span>SYSCTL_PCDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PCDMA&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x90C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Micro Direct Memory Access Power Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00353">353</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga0b43263581cdb9ab1a927b23071c86a3" name="ga0b43263581cdb9ab1a927b23071c86a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b43263581cdb9ab1a927b23071c86a3">&#9670;&nbsp;</a></span>SYSCTL_PCEEPROM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PCEEPROM&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x958)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EEPROM Power Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00379">379</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga94b1ab6c7e30f9cf1b9f3330e50f305e" name="ga94b1ab6c7e30f9cf1b9f3330e50f305e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94b1ab6c7e30f9cf1b9f3330e50f305e">&#9670;&nbsp;</a></span>SYSCTL_PCEMAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PCEMAC&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x99C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ethernet MAC Power Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00387">387</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga056545552845d0289399e867e379a922" name="ga056545552845d0289399e867e379a922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga056545552845d0289399e867e379a922">&#9670;&nbsp;</a></span>SYSCTL_PCEPHY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PCEPHY&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x930)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ethernet PHY Power Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00367">367</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga5556a4fe3c95fe5799b0a2dedb6965ad" name="ga5556a4fe3c95fe5799b0a2dedb6965ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5556a4fe3c95fe5799b0a2dedb6965ad">&#9670;&nbsp;</a></span>SYSCTL_PCEPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PCEPI&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x910)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External Peripheral Interface Power Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00355">355</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga719cacaeb3d70ad70a9e8762b5855424" name="ga719cacaeb3d70ad70a9e8762b5855424"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga719cacaeb3d70ad70a9e8762b5855424">&#9670;&nbsp;</a></span>SYSCTL_PCGPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PCGPIO&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x908)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>General-Purpose Input/Output Power Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00351">351</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gac15a7a98a2d1f3e76566d8df6a837a66" name="gac15a7a98a2d1f3e76566d8df6a837a66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac15a7a98a2d1f3e76566d8df6a837a66">&#9670;&nbsp;</a></span>SYSCTL_PCHIB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PCHIB&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x914)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Hibernation Power Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00357">357</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga980b164bec23765a646c1c65b31b3214" name="ga980b164bec23765a646c1c65b31b3214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga980b164bec23765a646c1c65b31b3214">&#9670;&nbsp;</a></span>SYSCTL_PCI2C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PCI2C&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x920)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Inter-Integrated Circuit Power Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00363">363</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga5c869dc61329b9ac6bd1a15a6ffa9f00" name="ga5c869dc61329b9ac6bd1a15a6ffa9f00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c869dc61329b9ac6bd1a15a6ffa9f00">&#9670;&nbsp;</a></span>SYSCTL_PCLCD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PCLCD&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x990)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LCD Controller Power Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00383">383</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga9de7c12f189914b5e7458bd5114ee694" name="ga9de7c12f189914b5e7458bd5114ee694"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9de7c12f189914b5e7458bd5114ee694">&#9670;&nbsp;</a></span>SYSCTL_PCOWIRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PCOWIRE&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x998)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1-Wire Power Control </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00385">385</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga369078e851f01420b0ffaae3d6adf514" name="ga369078e851f01420b0ffaae3d6adf514"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga369078e851f01420b0ffaae3d6adf514">&#9670;&nbsp;</a></span>SYSCTL_PCPWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PCPWM&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x940)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pulse Width Modulator Power Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00375">375</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga94e101080d4a7eb5b8e03329a4ab532f" name="ga94e101080d4a7eb5b8e03329a4ab532f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94e101080d4a7eb5b8e03329a4ab532f">&#9670;&nbsp;</a></span>SYSCTL_PCQEI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PCQEI&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x944)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Quadrature Encoder Interface Power Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00377">377</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gacbbf39370be9cde46ac48425857efa60" name="gacbbf39370be9cde46ac48425857efa60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbbf39370be9cde46ac48425857efa60">&#9670;&nbsp;</a></span>SYSCTL_PCSSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PCSSI&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x91C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Synchronous Serial Interface Power Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00361">361</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga94b5cc5ed0fe705eeba4c7d1563360bf" name="ga94b5cc5ed0fe705eeba4c7d1563360bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94b5cc5ed0fe705eeba4c7d1563360bf">&#9670;&nbsp;</a></span>SYSCTL_PCTIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PCTIMER&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x904)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>16/32-Bit General-Purpose Timer Power Control </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00349">349</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga290e896432a2cd976e418fc6aee7f125" name="ga290e896432a2cd976e418fc6aee7f125"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga290e896432a2cd976e418fc6aee7f125">&#9670;&nbsp;</a></span>SYSCTL_PCUART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PCUART&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x918)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Universal Asynchronous Receiver/Transmitter Power Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00359">359</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gaa34fe7b701a6fca664747165235bca19" name="gaa34fe7b701a6fca664747165235bca19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa34fe7b701a6fca664747165235bca19">&#9670;&nbsp;</a></span>SYSCTL_PCUSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PCUSB&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x928)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Universal Serial Bus Power Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00365">365</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gab555079e150ba79a9892f4ff9f226808" name="gab555079e150ba79a9892f4ff9f226808"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab555079e150ba79a9892f4ff9f226808">&#9670;&nbsp;</a></span>SYSCTL_PCWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PCWD&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x900)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Watchdog Timer Power Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00347">347</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga250323d022f46409e1d0f58a3e953f8a" name="ga250323d022f46409e1d0f58a3e953f8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga250323d022f46409e1d0f58a3e953f8a">&#9670;&nbsp;</a></span>SYSCTL_PIOSCCAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PIOSCCAL&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x150)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Precision Internal Oscillator Calibration. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00079">79</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gaccae2718c49e898e670929411106fddc" name="gaccae2718c49e898e670929411106fddc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccae2718c49e898e670929411106fddc">&#9670;&nbsp;</a></span>SYSCTL_PIOSCSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PIOSCSTAT&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x154)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Precision Internal Oscillator Statistics. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00081">81</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gaafe0fae5b7bc00e01652773e2cb03d38" name="gaafe0fae5b7bc00e01652773e2cb03d38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafe0fae5b7bc00e01652773e2cb03d38">&#9670;&nbsp;</a></span>SYSCTL_PLLFREQ0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PLLFREQ0&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x160)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL Frequency 0. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00083">83</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga734cc69a16872dc5b0435dfc8e33ce8c" name="ga734cc69a16872dc5b0435dfc8e33ce8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga734cc69a16872dc5b0435dfc8e33ce8c">&#9670;&nbsp;</a></span>SYSCTL_PLLFREQ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PLLFREQ1&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x164)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL Frequency 1. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00085">85</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga22dba56588d81f1db2a533a89128eb89" name="ga22dba56588d81f1db2a533a89128eb89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22dba56588d81f1db2a533a89128eb89">&#9670;&nbsp;</a></span>SYSCTL_PLLSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PLLSTAT&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x168)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL Status. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00087">87</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga6628dce9c865dbd404cc128cfc4118b8" name="ga6628dce9c865dbd404cc128cfc4118b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6628dce9c865dbd404cc128cfc4118b8">&#9670;&nbsp;</a></span>SYSCTL_PPACMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PPACMP&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x33C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Analog Comparator Peripheral Present. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00156">156</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga33d54fad389634e98f72b7d0c08aea27" name="ga33d54fad389634e98f72b7d0c08aea27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33d54fad389634e98f72b7d0c08aea27">&#9670;&nbsp;</a></span>SYSCTL_PPADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PPADC&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x338)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Analog-to-Digital Converter Peripheral Present. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00154">154</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga2ed5cfe445620462380d37ae203af89b" name="ga2ed5cfe445620462380d37ae203af89b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ed5cfe445620462380d37ae203af89b">&#9670;&nbsp;</a></span>SYSCTL_PPCAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PPCAN&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x334)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Controller Area Network Peripheral Present. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00152">152</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gae5ac55f66bfa15f1ec68fcb3886f2fc5" name="gae5ac55f66bfa15f1ec68fcb3886f2fc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5ac55f66bfa15f1ec68fcb3886f2fc5">&#9670;&nbsp;</a></span>SYSCTL_PPCCM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PPCCM&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x374)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CRC and Cryptographic Modules Peripheral Present. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00164">164</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga894da3bc3acb2228e6885633818452b1" name="ga894da3bc3acb2228e6885633818452b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga894da3bc3acb2228e6885633818452b1">&#9670;&nbsp;</a></span>SYSCTL_PPDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PPDMA&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x30C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Micro Direct Memory Access Peripheral Present. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00136">136</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gabeabdb669aa33e8b4d567f04f6881739" name="gabeabdb669aa33e8b4d567f04f6881739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabeabdb669aa33e8b4d567f04f6881739">&#9670;&nbsp;</a></span>SYSCTL_PPEEPROM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PPEEPROM&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x358)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EEPROM Peripheral Present. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00162">162</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gad1bc5fa7b5c85e02593b3e137c49b297" name="gad1bc5fa7b5c85e02593b3e137c49b297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1bc5fa7b5c85e02593b3e137c49b297">&#9670;&nbsp;</a></span>SYSCTL_PPEMAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PPEMAC&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x39C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ethernet MAC Peripheral Present. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00170">170</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga2550b716e9a75219d62d2d2a2c500077" name="ga2550b716e9a75219d62d2d2a2c500077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2550b716e9a75219d62d2d2a2c500077">&#9670;&nbsp;</a></span>SYSCTL_PPEPHY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PPEPHY&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x330)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ethernet PHY Peripheral Present. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00150">150</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga281f08facdc1d4917c92526b0a8b3c1a" name="ga281f08facdc1d4917c92526b0a8b3c1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga281f08facdc1d4917c92526b0a8b3c1a">&#9670;&nbsp;</a></span>SYSCTL_PPEPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PPEPI&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x310)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EPI Peripheral Present. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00138">138</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga3955755f8969bdb31e8a6120e3858947" name="ga3955755f8969bdb31e8a6120e3858947"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3955755f8969bdb31e8a6120e3858947">&#9670;&nbsp;</a></span>SYSCTL_PPGPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PPGPIO&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x308)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>General-Purpose Input/Output Peripheral Present. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00134">134</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga3c4439eec911da39692e2eca91ad133e" name="ga3c4439eec911da39692e2eca91ad133e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c4439eec911da39692e2eca91ad133e">&#9670;&nbsp;</a></span>SYSCTL_PPHIB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PPHIB&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x314)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Hibernation Peripheral Present. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00140">140</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga4b3c3f57adcf2c1ad7078338ba1917bf" name="ga4b3c3f57adcf2c1ad7078338ba1917bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b3c3f57adcf2c1ad7078338ba1917bf">&#9670;&nbsp;</a></span>SYSCTL_PPI2C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PPI2C&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x320)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Inter-Integrated Circuit Peripheral Present. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00146">146</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gaac13e5077e686dc6b36fab9802d51be2" name="gaac13e5077e686dc6b36fab9802d51be2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac13e5077e686dc6b36fab9802d51be2">&#9670;&nbsp;</a></span>SYSCTL_PPLCD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PPLCD&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x390)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LCD Peripheral Present. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00166">166</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga31dd2e800caf7462b79c3b555232ae52" name="ga31dd2e800caf7462b79c3b555232ae52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31dd2e800caf7462b79c3b555232ae52">&#9670;&nbsp;</a></span>SYSCTL_PPOWIRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PPOWIRE&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x398)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1-Wire Peripheral Present </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00168">168</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga40a3a13caef3923f3637eb2aff70bcc3" name="ga40a3a13caef3923f3637eb2aff70bcc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40a3a13caef3923f3637eb2aff70bcc3">&#9670;&nbsp;</a></span>SYSCTL_PPPRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PPPRB&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x3A0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power Regulator Bus Peripheral Present. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00172">172</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gae7f36b9ab7e2fd3407fc126a4de3cccb" name="gae7f36b9ab7e2fd3407fc126a4de3cccb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7f36b9ab7e2fd3407fc126a4de3cccb">&#9670;&nbsp;</a></span>SYSCTL_PPPWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PPPWM&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x340)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pulse Width Modulator Peripheral Present. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00158">158</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga1a632d7f025208b96eb7f076792f4b69" name="ga1a632d7f025208b96eb7f076792f4b69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a632d7f025208b96eb7f076792f4b69">&#9670;&nbsp;</a></span>SYSCTL_PPQEI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PPQEI&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x344)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Quadrature Encoder Interface Peripheral Present. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00160">160</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga9d6cd0bb2d9ce4370183ccdf3a0d0f29" name="ga9d6cd0bb2d9ce4370183ccdf3a0d0f29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d6cd0bb2d9ce4370183ccdf3a0d0f29">&#9670;&nbsp;</a></span>SYSCTL_PPSSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PPSSI&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x31C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Synchronous Serial Interface Peripheral Present. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00144">144</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gaadcd15bb3c76427ca5cc1527fc986c15" name="gaadcd15bb3c76427ca5cc1527fc986c15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadcd15bb3c76427ca5cc1527fc986c15">&#9670;&nbsp;</a></span>SYSCTL_PPTIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PPTIMER&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x304)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>16/32-Bit General-Purpose Timer Peripheral Present </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00132">132</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gaafabd906ed5f891d6c2850ac476a8855" name="gaafabd906ed5f891d6c2850ac476a8855"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafabd906ed5f891d6c2850ac476a8855">&#9670;&nbsp;</a></span>SYSCTL_PPUART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PPUART&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x318)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Universal Asynchronous Receiver/Transmitter Peripheral Present. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00142">142</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga9b4d83e2f9614143848a83cb2e98d45e" name="ga9b4d83e2f9614143848a83cb2e98d45e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b4d83e2f9614143848a83cb2e98d45e">&#9670;&nbsp;</a></span>SYSCTL_PPUSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PPUSB&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x328)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Universal Serial Bus Peripheral Present. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00148">148</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga1efbf63d9e8aff1b23bce262faef97db" name="ga1efbf63d9e8aff1b23bce262faef97db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1efbf63d9e8aff1b23bce262faef97db">&#9670;&nbsp;</a></span>SYSCTL_PPWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PPWD&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x300)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Watchdog Timer Peripheral Present. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00130">130</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gaa8ba78c3d6d3a656e5a138c4d5db056e" name="gaa8ba78c3d6d3a656e5a138c4d5db056e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8ba78c3d6d3a656e5a138c4d5db056e">&#9670;&nbsp;</a></span>SYSCTL_PRACMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PRACMP&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA3C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Analog Comparator Peripheral Ready. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00416">416</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gaba3f1792eb395a0f8b38d4c961e2a59d" name="gaba3f1792eb395a0f8b38d4c961e2a59d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba3f1792eb395a0f8b38d4c961e2a59d">&#9670;&nbsp;</a></span>SYSCTL_PRADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PRADC&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA38)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Analog-to-Digital Converter Peripheral Ready. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00414">414</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gab48eb50560f5b6b458be977397714f49" name="gab48eb50560f5b6b458be977397714f49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab48eb50560f5b6b458be977397714f49">&#9670;&nbsp;</a></span>SYSCTL_PRCAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PRCAN&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA34)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Controller Area Network Peripheral Ready. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00412">412</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga043f60986ec5144dbb62a167b55d50b3" name="ga043f60986ec5144dbb62a167b55d50b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga043f60986ec5144dbb62a167b55d50b3">&#9670;&nbsp;</a></span>SYSCTL_PRCCM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PRCCM&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA74)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CRC and Cryptographic Modules Peripheral Ready. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00424">424</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga0837b1f4fab2e15dd731cf2d1606c498" name="ga0837b1f4fab2e15dd731cf2d1606c498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0837b1f4fab2e15dd731cf2d1606c498">&#9670;&nbsp;</a></span>SYSCTL_PRDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PRDMA&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA0C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Micro Direct Memory Access Peripheral Ready. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00396">396</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga72036e113c08ca9ae659b53783fd05ee" name="ga72036e113c08ca9ae659b53783fd05ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72036e113c08ca9ae659b53783fd05ee">&#9670;&nbsp;</a></span>SYSCTL_PREEPROM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PREEPROM&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA58)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EEPROM Peripheral Ready. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00422">422</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga717d63e1d283ce4356e26b3b31c49dfe" name="ga717d63e1d283ce4356e26b3b31c49dfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga717d63e1d283ce4356e26b3b31c49dfe">&#9670;&nbsp;</a></span>SYSCTL_PREMAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PREMAC&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA9C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ethernet MAC Peripheral Ready. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00430">430</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gac4a5d046204753f48d84d1acf18d99c2" name="gac4a5d046204753f48d84d1acf18d99c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4a5d046204753f48d84d1acf18d99c2">&#9670;&nbsp;</a></span>SYSCTL_PREPHY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PREPHY&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ethernet PHY Peripheral Ready. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00410">410</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gab8f5dccaf7ed95802c8081b822b8067b" name="gab8f5dccaf7ed95802c8081b822b8067b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8f5dccaf7ed95802c8081b822b8067b">&#9670;&nbsp;</a></span>SYSCTL_PREPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PREPI&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EPI Peripheral Ready. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00398">398</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gaf1bed14a3a8eed561aea3e5c84c40b9b" name="gaf1bed14a3a8eed561aea3e5c84c40b9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1bed14a3a8eed561aea3e5c84c40b9b">&#9670;&nbsp;</a></span>SYSCTL_PRGPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PRGPIO&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>General-Purpose Input/Output Peripheral Ready. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00394">394</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gac07b587d02a1ace8b61991a6f30842a5" name="gac07b587d02a1ace8b61991a6f30842a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac07b587d02a1ace8b61991a6f30842a5">&#9670;&nbsp;</a></span>SYSCTL_PRHIB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PRHIB&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Hibernation Peripheral Ready. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00400">400</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gae4c8cb028475676d356e3ef9a07dcdc3" name="gae4c8cb028475676d356e3ef9a07dcdc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4c8cb028475676d356e3ef9a07dcdc3">&#9670;&nbsp;</a></span>SYSCTL_PRI2C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PRI2C&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Inter-Integrated Circuit Peripheral Ready. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00406">406</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga212b5fc67167b99b8d9fd1555655602a" name="ga212b5fc67167b99b8d9fd1555655602a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga212b5fc67167b99b8d9fd1555655602a">&#9670;&nbsp;</a></span>SYSCTL_PRLCD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PRLCD&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA90)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LCD Controller Peripheral Ready. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00426">426</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga0c4c485fdf728cd3aeb52402e977ead5" name="ga0c4c485fdf728cd3aeb52402e977ead5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c4c485fdf728cd3aeb52402e977ead5">&#9670;&nbsp;</a></span>SYSCTL_PROWIRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PROWIRE&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA98)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1-Wire Peripheral Ready </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00428">428</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gac5755edacae296f8e5d4627e1315a057" name="gac5755edacae296f8e5d4627e1315a057"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5755edacae296f8e5d4627e1315a057">&#9670;&nbsp;</a></span>SYSCTL_PRPWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PRPWM&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA40)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pulse Width Modulator Peripheral Ready. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00418">418</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gaba3ff5073c7fc9d81a5ffdbe432efd41" name="gaba3ff5073c7fc9d81a5ffdbe432efd41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba3ff5073c7fc9d81a5ffdbe432efd41">&#9670;&nbsp;</a></span>SYSCTL_PRQEI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PRQEI&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA44)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Quadrature Encoder Interface Peripheral Ready. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00420">420</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga3ec3fed2ee8b70aa37db0ae2841aa8d5" name="ga3ec3fed2ee8b70aa37db0ae2841aa8d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ec3fed2ee8b70aa37db0ae2841aa8d5">&#9670;&nbsp;</a></span>SYSCTL_PRSSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PRSSI&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA1C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Synchronous Serial Interface Peripheral Ready. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00404">404</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gab858a6231af82b2258787ef5cfe53732" name="gab858a6231af82b2258787ef5cfe53732"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab858a6231af82b2258787ef5cfe53732">&#9670;&nbsp;</a></span>SYSCTL_PRTIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PRTIMER&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>16/32-Bit General-Purpose Timer Peripheral Ready </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00392">392</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gac949c8408d49d794e49ba2b16441b7f1" name="gac949c8408d49d794e49ba2b16441b7f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac949c8408d49d794e49ba2b16441b7f1">&#9670;&nbsp;</a></span>SYSCTL_PRUART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PRUART&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Universal Asynchronous Receiver/Transmitter Peripheral Ready. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00402">402</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gae70bb6bf8e20657594f5b6373e193a55" name="gae70bb6bf8e20657594f5b6373e193a55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae70bb6bf8e20657594f5b6373e193a55">&#9670;&nbsp;</a></span>SYSCTL_PRUSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PRUSB&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Universal Serial Bus Peripheral Ready. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00408">408</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga900c50df903fd51991022c9cc9f7076c" name="ga900c50df903fd51991022c9cc9f7076c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga900c50df903fd51991022c9cc9f7076c">&#9670;&nbsp;</a></span>SYSCTL_PRWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PRWD&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xA00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Watchdog Timer Peripheral Ready. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00390">390</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga3fd602f9f4366b7cd066c89f56403052" name="ga3fd602f9f4366b7cd066c89f56403052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fd602f9f4366b7cd066c89f56403052">&#9670;&nbsp;</a></span>SYSCTL_PTBOCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PTBOCTL&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x038)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power-Temp Brownout Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00051">51</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gaffb5c3022c06d0f2f14188eb6c819548" name="gaffb5c3022c06d0f2f14188eb6c819548"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffb5c3022c06d0f2f14188eb6c819548">&#9670;&nbsp;</a></span>SYSCTL_PWRTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_PWRTC&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x060)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RW1C Power-Temperature Cause. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00061">61</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga939c17fa3fd86b64ff052438913e1852" name="ga939c17fa3fd86b64ff052438913e1852"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga939c17fa3fd86b64ff052438913e1852">&#9670;&nbsp;</a></span>SYSCTL_RCGCACMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_RCGCACMP&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x63C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Analog Comparator Run Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00244">244</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga370831e771886d3f1f55032fc3f68ac4" name="ga370831e771886d3f1f55032fc3f68ac4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga370831e771886d3f1f55032fc3f68ac4">&#9670;&nbsp;</a></span>SYSCTL_RCGCADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_RCGCADC&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x638)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Analog-to-Digital Converter Run Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00242">242</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga5887eadb4604a6652da75d2da21704fe" name="ga5887eadb4604a6652da75d2da21704fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5887eadb4604a6652da75d2da21704fe">&#9670;&nbsp;</a></span>SYSCTL_RCGCCAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_RCGCCAN&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x634)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Controller Area Network RunMode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00240">240</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga61c9f87164cc02a12e24ae2a65777d95" name="ga61c9f87164cc02a12e24ae2a65777d95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61c9f87164cc02a12e24ae2a65777d95">&#9670;&nbsp;</a></span>SYSCTL_RCGCCCM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_RCGCCCM&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x674)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CRC and CryptographicModules RunMode ClockGating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00252">252</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga63b94e1ee057d847a3b743d2225b30c8" name="ga63b94e1ee057d847a3b743d2225b30c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63b94e1ee057d847a3b743d2225b30c8">&#9670;&nbsp;</a></span>SYSCTL_RCGCDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_RCGCDMA&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x60C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Micro Direct Memory Access Run Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00224">224</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gadb6f19b04e5d634d7b77050c9974cd00" name="gadb6f19b04e5d634d7b77050c9974cd00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb6f19b04e5d634d7b77050c9974cd00">&#9670;&nbsp;</a></span>SYSCTL_RCGCEEPROM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_RCGCEEPROM&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x658)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EEPROM Run Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00250">250</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gae6b5335a470c43455f88ec78e0e1bd3d" name="gae6b5335a470c43455f88ec78e0e1bd3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6b5335a470c43455f88ec78e0e1bd3d">&#9670;&nbsp;</a></span>SYSCTL_RCGCEMAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_RCGCEMAC&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x69C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ethernet MAC Run Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00258">258</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga6701305d07374eebf3445fcc2466c4d7" name="ga6701305d07374eebf3445fcc2466c4d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6701305d07374eebf3445fcc2466c4d7">&#9670;&nbsp;</a></span>SYSCTL_RCGCEPHY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_RCGCEPHY&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x630)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ethernet PHY Run Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00238">238</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga489d457f99946113936a6b41b30dbf18" name="ga489d457f99946113936a6b41b30dbf18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga489d457f99946113936a6b41b30dbf18">&#9670;&nbsp;</a></span>SYSCTL_RCGCEPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_RCGCEPI&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x610)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EPI Run Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00226">226</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga8af77153922a20e34a61458fe52a01a4" name="ga8af77153922a20e34a61458fe52a01a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8af77153922a20e34a61458fe52a01a4">&#9670;&nbsp;</a></span>SYSCTL_RCGCGPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_RCGCGPIO&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x608)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>General-Purpose Input/Output Run Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00222">222</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gad18dd4000352df15f7747be4b2b26dd1" name="gad18dd4000352df15f7747be4b2b26dd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad18dd4000352df15f7747be4b2b26dd1">&#9670;&nbsp;</a></span>SYSCTL_RCGCHIB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_RCGCHIB&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x614)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Hibernation Run Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00228">228</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gaa89f93f8b0550662977d2042ca3763a6" name="gaa89f93f8b0550662977d2042ca3763a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa89f93f8b0550662977d2042ca3763a6">&#9670;&nbsp;</a></span>SYSCTL_RCGCI2C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_RCGCI2C&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x620)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Inter-Integrated Circuit Run Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00234">234</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga04ca4fa9e184c661a660da215bacbb86" name="ga04ca4fa9e184c661a660da215bacbb86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04ca4fa9e184c661a660da215bacbb86">&#9670;&nbsp;</a></span>SYSCTL_RCGCLCD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_RCGCLCD&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x690)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LCD Controller Run Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00254">254</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga8cae712b24179fd71c57097bb2b33580" name="ga8cae712b24179fd71c57097bb2b33580"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cae712b24179fd71c57097bb2b33580">&#9670;&nbsp;</a></span>SYSCTL_RCGCOWIRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_RCGCOWIRE&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x698)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1-Wire Run Mode Clock Gating Control </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00256">256</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gab690911dbceaab7546c4e29285215005" name="gab690911dbceaab7546c4e29285215005"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab690911dbceaab7546c4e29285215005">&#9670;&nbsp;</a></span>SYSCTL_RCGCPWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_RCGCPWM&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x640)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pulse Width Modulator Run Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00246">246</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga475582de09fc682400a2851e9487f84c" name="ga475582de09fc682400a2851e9487f84c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga475582de09fc682400a2851e9487f84c">&#9670;&nbsp;</a></span>SYSCTL_RCGCQEI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_RCGCQEI&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x644)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Quadrature Encoder Interface Run Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00248">248</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gad9ab60781683a7d1034bc15d6580be9d" name="gad9ab60781683a7d1034bc15d6580be9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9ab60781683a7d1034bc15d6580be9d">&#9670;&nbsp;</a></span>SYSCTL_RCGCSSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_RCGCSSI&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x61C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Synchronous Serial Interface Run Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00232">232</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gac2a17a27f27095d9183b01b62f4b6595" name="gac2a17a27f27095d9183b01b62f4b6595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2a17a27f27095d9183b01b62f4b6595">&#9670;&nbsp;</a></span>SYSCTL_RCGCTIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_RCGCTIMER&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x604)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>16/32-BitGeneral-Purpose Timer RunMode Clock Gating Control </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00220">220</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gad6dab476e4bdc0c7a076aeb076824c7a" name="gad6dab476e4bdc0c7a076aeb076824c7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6dab476e4bdc0c7a076aeb076824c7a">&#9670;&nbsp;</a></span>SYSCTL_RCGCUART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_RCGCUART&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x618)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Universal Asynchronous Receiver/Transmitter RunMode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00230">230</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga2b4a22e34f60aa16590503bd28142e93" name="ga2b4a22e34f60aa16590503bd28142e93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b4a22e34f60aa16590503bd28142e93">&#9670;&nbsp;</a></span>SYSCTL_RCGCUSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_RCGCUSB&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x628)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Universal Serial Bus Run Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00236">236</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga7fb6c282f04b8c0049a9a37b3c31ffde" name="ga7fb6c282f04b8c0049a9a37b3c31ffde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fb6c282f04b8c0049a9a37b3c31ffde">&#9670;&nbsp;</a></span>SYSCTL_RCGCWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_RCGCWD&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x600)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Watchdog Timer Run Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00218">218</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga90b98f564be713b6c62f163f94bc357c" name="ga90b98f564be713b6c62f163f94bc357c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90b98f564be713b6c62f163f94bc357c">&#9670;&nbsp;</a></span>SYSCTL_RESBEHAVCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_RESBEHAVCTL&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x1D8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset Behavior Control Register. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00105">105</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gab6b8c95db38367853b060f1c7fa53121" name="gab6b8c95db38367853b060f1c7fa53121"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6b8c95db38367853b060f1c7fa53121">&#9670;&nbsp;</a></span>SYSCTL_RESC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_RESC&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x05C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset Cause. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00059">59</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga1c81f0f10746ec3948b6f46b4d06583f" name="ga1c81f0f10746ec3948b6f46b4d06583f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c81f0f10746ec3948b6f46b4d06583f">&#9670;&nbsp;</a></span>SYSCTL_RIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_RIS&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x050)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Raw Interrupt Status. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00053">53</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga0a46cac92f10630390e04ad38d1400db" name="ga0a46cac92f10630390e04ad38d1400db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a46cac92f10630390e04ad38d1400db">&#9670;&nbsp;</a></span>SYSCTL_RSCLKCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_RSCLKCFG&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x0B0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Run and Sleep Mode Configuration Register. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00067">67</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga747164418de6ef193383a654d6928a21" name="ga747164418de6ef193383a654d6928a21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga747164418de6ef193383a654d6928a21">&#9670;&nbsp;</a></span>SYSCTL_SCGCACMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SCGCACMP&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x73C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Analog Comparator Sleep Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00287">287</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gaa3c720bebe058ac6cc7509f01b6af037" name="gaa3c720bebe058ac6cc7509f01b6af037"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3c720bebe058ac6cc7509f01b6af037">&#9670;&nbsp;</a></span>SYSCTL_SCGCADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SCGCADC&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x738)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Analog-to-Digital Converter Sleep Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00285">285</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gacb97dbf5e9f92b919853903369364329" name="gacb97dbf5e9f92b919853903369364329"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb97dbf5e9f92b919853903369364329">&#9670;&nbsp;</a></span>SYSCTL_SCGCCAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SCGCCAN&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x734)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Controller Area Network Sleep Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00283">283</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gaa7e1f7146a802608edbe6031c9d9ee7a" name="gaa7e1f7146a802608edbe6031c9d9ee7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7e1f7146a802608edbe6031c9d9ee7a">&#9670;&nbsp;</a></span>SYSCTL_SCGCCCM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SCGCCCM&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x774)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CRC and Cryptographic Modules Sleep Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00295">295</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gae538e8bc54cd976ce5fc19175077a417" name="gae538e8bc54cd976ce5fc19175077a417"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae538e8bc54cd976ce5fc19175077a417">&#9670;&nbsp;</a></span>SYSCTL_SCGCDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SCGCDMA&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x70C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Micro Direct Memory Access Sleep Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00267">267</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga7276e913a291bc59d4fe4567df87374e" name="ga7276e913a291bc59d4fe4567df87374e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7276e913a291bc59d4fe4567df87374e">&#9670;&nbsp;</a></span>SYSCTL_SCGCEEPROM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SCGCEEPROM&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x758)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EEPROM Sleep Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00293">293</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga6c328cc1bcdad34475664d94b0bce7b8" name="ga6c328cc1bcdad34475664d94b0bce7b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c328cc1bcdad34475664d94b0bce7b8">&#9670;&nbsp;</a></span>SYSCTL_SCGCEMAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SCGCEMAC&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x79C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ethernet MAC Sleep Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00301">301</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gafac19045a6780aea423b7acbeda0bb28" name="gafac19045a6780aea423b7acbeda0bb28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafac19045a6780aea423b7acbeda0bb28">&#9670;&nbsp;</a></span>SYSCTL_SCGCEPHY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SCGCEPHY&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x730)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ethernet PHY Sleep Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00281">281</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga9f2fecdadb023d914314489ed8c28b36" name="ga9f2fecdadb023d914314489ed8c28b36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f2fecdadb023d914314489ed8c28b36">&#9670;&nbsp;</a></span>SYSCTL_SCGCEPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SCGCEPI&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x710)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EPI Sleep Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00269">269</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gaebf3e2e2e2282562e8a5db6e2523f4a6" name="gaebf3e2e2e2282562e8a5db6e2523f4a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebf3e2e2e2282562e8a5db6e2523f4a6">&#9670;&nbsp;</a></span>SYSCTL_SCGCGPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SCGCGPIO&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x708)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>General-Purpose Input/Output Sleep Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00265">265</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gac5c80a3adce209fa73b22b617dc3c4ef" name="gac5c80a3adce209fa73b22b617dc3c4ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5c80a3adce209fa73b22b617dc3c4ef">&#9670;&nbsp;</a></span>SYSCTL_SCGCHIB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SCGCHIB&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x714)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Hibernation Sleep Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00271">271</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga32248274bb68b0db5373fd906c87e1f6" name="ga32248274bb68b0db5373fd906c87e1f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32248274bb68b0db5373fd906c87e1f6">&#9670;&nbsp;</a></span>SYSCTL_SCGCI2C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SCGCI2C&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x720)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Inter-Integrated Circuit Sleep Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00277">277</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga9b3b763339aaf4aa9653e47a5300a0b2" name="ga9b3b763339aaf4aa9653e47a5300a0b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b3b763339aaf4aa9653e47a5300a0b2">&#9670;&nbsp;</a></span>SYSCTL_SCGCLCD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SCGCLCD&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x790)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LCD Controller Sleep Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00297">297</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gac9c9482aae2da35debf05c83c71163e1" name="gac9c9482aae2da35debf05c83c71163e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9c9482aae2da35debf05c83c71163e1">&#9670;&nbsp;</a></span>SYSCTL_SCGCOWIRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SCGCOWIRE&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x798)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1-Wire Sleep Mode Clock Gating Control </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00299">299</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gacccb6cd8b29fbbbc4b992d9b0cbabdc5" name="gacccb6cd8b29fbbbc4b992d9b0cbabdc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacccb6cd8b29fbbbc4b992d9b0cbabdc5">&#9670;&nbsp;</a></span>SYSCTL_SCGCPWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SCGCPWM&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x740)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PulseWidthModulator Sleep Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00289">289</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gaf0cc1ea315d6f1d229c44995d513098b" name="gaf0cc1ea315d6f1d229c44995d513098b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0cc1ea315d6f1d229c44995d513098b">&#9670;&nbsp;</a></span>SYSCTL_SCGCQEI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SCGCQEI&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x744)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Quadrature Encoder Interface Sleep Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00291">291</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gab153bbf9505acdf02e6edb0a7c628370" name="gab153bbf9505acdf02e6edb0a7c628370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab153bbf9505acdf02e6edb0a7c628370">&#9670;&nbsp;</a></span>SYSCTL_SCGCSSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SCGCSSI&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x71C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Synchronous Serial Interface Sleep Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00275">275</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga21e1a44ea9d264cb32e3635022a2df7e" name="ga21e1a44ea9d264cb32e3635022a2df7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21e1a44ea9d264cb32e3635022a2df7e">&#9670;&nbsp;</a></span>SYSCTL_SCGCTIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SCGCTIMER&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x704)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>16/32-Bit General-Purpose Timer Sleep Mode Clock Gating Control </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00263">263</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gab775e111e8f836f33fe305991d248a09" name="gab775e111e8f836f33fe305991d248a09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab775e111e8f836f33fe305991d248a09">&#9670;&nbsp;</a></span>SYSCTL_SCGCUART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SCGCUART&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x718)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Universal Asynchronous Receiver/Transmitter S Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00273">273</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga6968f26f5c99c0bae49a8dc8cab49c26" name="ga6968f26f5c99c0bae49a8dc8cab49c26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6968f26f5c99c0bae49a8dc8cab49c26">&#9670;&nbsp;</a></span>SYSCTL_SCGCUSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SCGCUSB&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x728)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Universal Serial Bus Sleep Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00279">279</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gafececbf0e6767bb73907652f4fe917b1" name="gafececbf0e6767bb73907652f4fe917b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafececbf0e6767bb73907652f4fe917b1">&#9670;&nbsp;</a></span>SYSCTL_SCGCWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SCGCWD&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x700)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Watchdog Timer Sleep Mode Clock Gating Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00261">261</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga3e7ad26785ec1c21ddd4d8888a75a193" name="ga3e7ad26785ec1c21ddd4d8888a75a193"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e7ad26785ec1c21ddd4d8888a75a193">&#9670;&nbsp;</a></span>SYSCTL_SDPMST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SDPMST&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x1CC)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sleep / Deep-Sleep Power Mode Status. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00103">103</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gaac24e047d3d3e2d2a69c522910ba1bb2" name="gaac24e047d3d3e2d2a69c522910ba1bb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac24e047d3d3e2d2a69c522910ba1bb2">&#9670;&nbsp;</a></span>SYSCTL_SLPPWRCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SLPPWRCFG&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x188)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sleep Power Configuration. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00089">89</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga9cc6e115d1a61a43e522f8ee98c8cd42" name="ga9cc6e115d1a61a43e522f8ee98c8cd42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cc6e115d1a61a43e522f8ee98c8cd42">&#9670;&nbsp;</a></span>SYSCTL_SRACMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SRACMP&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x53C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Analog Comparator Software Reset. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00201">201</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga96f2718fb61767be5ce86c5156b4be76" name="ga96f2718fb61767be5ce86c5156b4be76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96f2718fb61767be5ce86c5156b4be76">&#9670;&nbsp;</a></span>SYSCTL_SRADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SRADC&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x538)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Analog-to-Digital Converter Software Reset. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00199">199</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gae0cf4514b7157ff3581048b8f4f7afae" name="gae0cf4514b7157ff3581048b8f4f7afae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0cf4514b7157ff3581048b8f4f7afae">&#9670;&nbsp;</a></span>SYSCTL_SRCAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SRCAN&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x534)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Controller Area Network Software Reset. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00197">197</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga339363d9d18149d93fb5f1ee60c42616" name="ga339363d9d18149d93fb5f1ee60c42616"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga339363d9d18149d93fb5f1ee60c42616">&#9670;&nbsp;</a></span>SYSCTL_SRCCM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SRCCM&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x574)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CRC and Cryptographic Modules Software Reset. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00209">209</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga85fc6d04e544c769ef810f4b20335e62" name="ga85fc6d04e544c769ef810f4b20335e62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85fc6d04e544c769ef810f4b20335e62">&#9670;&nbsp;</a></span>SYSCTL_SRDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SRDMA&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x50C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Micro Direct Memory Access Software Reset. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00181">181</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga39d9833a54e27edd54148e774f7f8140" name="ga39d9833a54e27edd54148e774f7f8140"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39d9833a54e27edd54148e774f7f8140">&#9670;&nbsp;</a></span>SYSCTL_SREEPROM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SREEPROM&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x558)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EEPROM Software Reset. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00207">207</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga9f938a47cad8afddd2f7db783e2a3e02" name="ga9f938a47cad8afddd2f7db783e2a3e02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f938a47cad8afddd2f7db783e2a3e02">&#9670;&nbsp;</a></span>SYSCTL_SREMAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SREMAC&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x59C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ethernet MAC Software Reset. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00215">215</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga4a4d3b2b4aece470ef11e7a14d635003" name="ga4a4d3b2b4aece470ef11e7a14d635003"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a4d3b2b4aece470ef11e7a14d635003">&#9670;&nbsp;</a></span>SYSCTL_SREPHY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SREPHY&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x530)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ethernet PHY Software Reset. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00195">195</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gae604faefd0e2bfe367f16132a08d8195" name="gae604faefd0e2bfe367f16132a08d8195"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae604faefd0e2bfe367f16132a08d8195">&#9670;&nbsp;</a></span>SYSCTL_SREPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SREPI&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x510)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EPI Software Reset. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00183">183</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga2c0070136c26a60db90b69c8a36d55f1" name="ga2c0070136c26a60db90b69c8a36d55f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c0070136c26a60db90b69c8a36d55f1">&#9670;&nbsp;</a></span>SYSCTL_SRGPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SRGPIO&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x508)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>General-Purpose Input/Output Software Reset. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00179">179</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gabc341b62d00a679132decfb16b08abb2" name="gabc341b62d00a679132decfb16b08abb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc341b62d00a679132decfb16b08abb2">&#9670;&nbsp;</a></span>SYSCTL_SRHIB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SRHIB&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x514)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Hibernation Software Reset. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00185">185</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gacb38bc82810ceb53602fbd9315d600bf" name="gacb38bc82810ceb53602fbd9315d600bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb38bc82810ceb53602fbd9315d600bf">&#9670;&nbsp;</a></span>SYSCTL_SRI2C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SRI2C&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x520)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Inter-Integrated Circuit Software Reset. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00191">191</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga2587d0cf6963889e1c5914b3132148ea" name="ga2587d0cf6963889e1c5914b3132148ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2587d0cf6963889e1c5914b3132148ea">&#9670;&nbsp;</a></span>SYSCTL_SRLCD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SRLCD&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x590)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LCD Controller Software Reset. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00211">211</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga9e5912aef738d9df5a77a1e2df599bcb" name="ga9e5912aef738d9df5a77a1e2df599bcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e5912aef738d9df5a77a1e2df599bcb">&#9670;&nbsp;</a></span>SYSCTL_SROWIRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SROWIRE&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x598)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1-Wire Software Reset </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00213">213</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga9c75e336111c2f7be84e3d946070eaf5" name="ga9c75e336111c2f7be84e3d946070eaf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c75e336111c2f7be84e3d946070eaf5">&#9670;&nbsp;</a></span>SYSCTL_SRPWM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SRPWM&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x540)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pulse Width Modulator Software Reset. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00203">203</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga87306cd6fd517cdff582c1ac03317e06" name="ga87306cd6fd517cdff582c1ac03317e06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87306cd6fd517cdff582c1ac03317e06">&#9670;&nbsp;</a></span>SYSCTL_SRQEI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SRQEI&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x544)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Quadrature Encoder Interface Software Reset. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00205">205</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga8957ae37f65450d5eeb330dbba058fbe" name="ga8957ae37f65450d5eeb330dbba058fbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8957ae37f65450d5eeb330dbba058fbe">&#9670;&nbsp;</a></span>SYSCTL_SRSSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SRSSI&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x51C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Synchronous Serial Interface Software Reset. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00189">189</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga0c76a8ca571ad439072226ae778731d2" name="ga0c76a8ca571ad439072226ae778731d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c76a8ca571ad439072226ae778731d2">&#9670;&nbsp;</a></span>SYSCTL_SRTIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SRTIMER&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x504)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>16/32-Bit General-Purpose Timer Software Reset </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00177">177</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gad1cc563458c06d54fd6ad1a005f5136d" name="gad1cc563458c06d54fd6ad1a005f5136d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1cc563458c06d54fd6ad1a005f5136d">&#9670;&nbsp;</a></span>SYSCTL_SRUART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SRUART&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x518)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Universal Asynchronous Receiver/Transmitter Software Reset. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00187">187</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gaf6c69bc3b36566ab6b64e00bff1b2c8a" name="gaf6c69bc3b36566ab6b64e00bff1b2c8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6c69bc3b36566ab6b64e00bff1b2c8a">&#9670;&nbsp;</a></span>SYSCTL_SRUSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SRUSB&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x528)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Universal Serial Bus Software Reset. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00193">193</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gae52f07e6026cdffcfbb66c7e949254d0" name="gae52f07e6026cdffcfbb66c7e949254d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae52f07e6026cdffcfbb66c7e949254d0">&#9670;&nbsp;</a></span>SYSCTL_SRWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SRWD&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x500)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Watchdog Timer Software Reset. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00175">175</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga6daeba541534e298f90efd0f35b8b5c8" name="ga6daeba541534e298f90efd0f35b8b5c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6daeba541534e298f90efd0f35b8b5c8">&#9670;&nbsp;</a></span>SYSCTL_SYSPROP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_SYSPROP&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x14C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System Properties. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00077">77</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gaa14e7a5fbffce53f7b7c5c1554de96b4" name="gaa14e7a5fbffce53f7b7c5c1554de96b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa14e7a5fbffce53f7b7c5c1554de96b4">&#9670;&nbsp;</a></span>SYSCTL_UNIQUEID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_UNIQUEID0&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xF20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unique ID 0. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00433">433</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="gaa9845af623b317b543da9b5ef8e2e290" name="gaa9845af623b317b543da9b5ef8e2e290"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9845af623b317b543da9b5ef8e2e290">&#9670;&nbsp;</a></span>SYSCTL_UNIQUEID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_UNIQUEID1&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xF24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unique ID 1. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00435">435</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga5a161233fc2c21a812efb189c37f8707" name="ga5a161233fc2c21a812efb189c37f8707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a161233fc2c21a812efb189c37f8707">&#9670;&nbsp;</a></span>SYSCTL_UNIQUEID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_UNIQUEID2&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xF28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unique ID 2. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00437">437</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga464654735cb68ef6a87f06cf0e684815" name="ga464654735cb68ef6a87f06cf0e684815"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga464654735cb68ef6a87f06cf0e684815">&#9670;&nbsp;</a></span>SYSCTL_UNIQUEID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_UNIQUEID3&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0xF2C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unique ID 3. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00439">439</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga668438e7bdf39d43025dd358febf1cc1" name="ga668438e7bdf39d43025dd358febf1cc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga668438e7bdf39d43025dd358febf1cc1">&#9670;&nbsp;</a></span>SYSCTL_USBMPC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_USBMPC&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x284)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USB Memory Power Control. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00111">111</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
<a id="ga3a4c3f3d36b65b83aefdd257b57b5f3c" name="ga3a4c3f3d36b65b83aefdd257b57b5f3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a4c3f3d36b65b83aefdd257b57b5f3c">&#9670;&nbsp;</a></span>SYSCTL_USBPDS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_USBPDS&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="group__msp432e4__memorymap.html#ga568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a> + 0x280)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USB Power Domain Status. </p>

<p class="definition">Definition at line <a class="el" href="systemcontrol_8h_source.html#l00109">109</a> of file <a class="el" href="systemcontrol_8h_source.html">systemcontrol.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:12:53 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
