module shr16bit(shen , clk,rst,ld,out);
  input shen,clk,rst,ld;
  output[15:0] out;
  reg [15:0] shift;
  always@(posedge clk , posedge rst)
  begin
    if(rst)
      shift <= 16'b0;
    else if(shen)
      shift <= shen?{shift[14:0] , 1'b0}:shift;
  end
  assign out=shift;
endmodule


