// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "11/23/2017 17:45:11"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cubefield (
	CLOCK_50,
	KEY,
	SW,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK,
	VGA_SYNC,
	VGA_R,
	VGA_G,
	VGA_B);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[17:0] SW;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK;
output 	VGA_SYNC;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;

// Design Ports Information
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[8]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[8]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[8]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \SW[10]~input_o ;
wire \SW[11]~input_o ;
wire \SW[12]~input_o ;
wire \SW[13]~input_o ;
wire \SW[14]~input_o ;
wire \SW[15]~input_o ;
wire \SW[16]~input_o ;
wire \SW[17]~input_o ;
wire \CLOCK_50~input_o ;
wire \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \comb_224|VGA|mypll|altpll_component|auto_generated|fb_clkin ;
wire \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ;
wire \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ;
wire \comb_224|VGA|controller|Add0~33_sumout ;
wire \comb_224|VGA|controller|Add0~18 ;
wire \comb_224|VGA|controller|Add0~29_sumout ;
wire \comb_224|VGA|controller|Add0~30 ;
wire \comb_224|VGA|controller|Add0~25_sumout ;
wire \comb_224|VGA|controller|Add0~26 ;
wire \comb_224|VGA|controller|Add0~21_sumout ;
wire \comb_224|VGA|controller|Equal0~0_combout ;
wire \comb_224|VGA|controller|Equal0~1_combout ;
wire \comb_224|VGA|controller|Equal0~2_combout ;
wire \comb_224|VGA|controller|Add0~34 ;
wire \comb_224|VGA|controller|Add0~37_sumout ;
wire \comb_224|VGA|controller|Add0~38 ;
wire \comb_224|VGA|controller|Add0~1_sumout ;
wire \comb_224|VGA|controller|Add0~2 ;
wire \comb_224|VGA|controller|Add0~5_sumout ;
wire \comb_224|VGA|controller|Add0~6 ;
wire \comb_224|VGA|controller|Add0~9_sumout ;
wire \comb_224|VGA|controller|Add0~10 ;
wire \comb_224|VGA|controller|Add0~13_sumout ;
wire \comb_224|VGA|controller|Add0~14 ;
wire \comb_224|VGA|controller|Add0~17_sumout ;
wire \comb_224|VGA|controller|VGA_HS1~0_combout ;
wire \comb_224|VGA|controller|xCounter[7]~DUPLICATE_q ;
wire \comb_224|VGA|controller|VGA_HS1~1_combout ;
wire \comb_224|VGA|controller|VGA_HS1~q ;
wire \comb_224|VGA|controller|VGA_HS~q ;
wire \comb_224|VGA|controller|Add1~9_sumout ;
wire \comb_224|VGA|controller|yCounter[1]~DUPLICATE_q ;
wire \comb_224|VGA|controller|always1~2_combout ;
wire \comb_224|VGA|controller|xCounter[2]~DUPLICATE_q ;
wire \comb_224|VGA|controller|Add1~30 ;
wire \comb_224|VGA|controller|Add1~25_sumout ;
wire \comb_224|VGA|controller|Add1~26 ;
wire \comb_224|VGA|controller|Add1~21_sumout ;
wire \comb_224|VGA|controller|Add1~22 ;
wire \comb_224|VGA|controller|Add1~17_sumout ;
wire \comb_224|VGA|controller|Add1~18 ;
wire \comb_224|VGA|controller|Add1~13_sumout ;
wire \comb_224|VGA|controller|Add1~14 ;
wire \comb_224|VGA|controller|Add1~1_sumout ;
wire \comb_224|VGA|controller|always1~1_combout ;
wire \comb_224|VGA|controller|always1~3_combout ;
wire \comb_224|VGA|controller|Add1~10 ;
wire \comb_224|VGA|controller|Add1~5_sumout ;
wire \comb_224|VGA|controller|Add1~6 ;
wire \comb_224|VGA|controller|Add1~37_sumout ;
wire \comb_224|VGA|controller|Add1~38 ;
wire \comb_224|VGA|controller|Add1~33_sumout ;
wire \comb_224|VGA|controller|Add1~34 ;
wire \comb_224|VGA|controller|Add1~29_sumout ;
wire \comb_224|VGA|controller|always1~0_combout ;
wire \comb_224|VGA|controller|yCounter[7]~DUPLICATE_q ;
wire \comb_224|VGA|controller|VGA_VS1~0_combout ;
wire \comb_224|VGA|controller|VGA_VS1~1_combout ;
wire \comb_224|VGA|controller|VGA_VS1~q ;
wire \comb_224|VGA|controller|VGA_VS~q ;
wire \comb_224|VGA|controller|xCounter[8]~DUPLICATE_q ;
wire \comb_224|VGA|controller|yCounter[9]~DUPLICATE_q ;
wire \comb_224|VGA|controller|VGA_BLANK1~0_combout ;
wire \comb_224|VGA|controller|VGA_BLANK1~q ;
wire \comb_224|VGA|controller|VGA_BLANK~feeder_combout ;
wire \comb_224|VGA|controller|VGA_BLANK~q ;
wire \comb_224|VGA|controller|yCounter[3]~DUPLICATE_q ;
wire \comb_224|VGA|controller|controller_translator|Add1~10 ;
wire \comb_224|VGA|controller|controller_translator|Add1~11 ;
wire \comb_224|VGA|controller|controller_translator|Add1~14 ;
wire \comb_224|VGA|controller|controller_translator|Add1~15 ;
wire \comb_224|VGA|controller|controller_translator|Add1~18 ;
wire \comb_224|VGA|controller|controller_translator|Add1~19 ;
wire \comb_224|VGA|controller|controller_translator|Add1~22 ;
wire \comb_224|VGA|controller|controller_translator|Add1~23 ;
wire \comb_224|VGA|controller|controller_translator|Add1~26 ;
wire \comb_224|VGA|controller|controller_translator|Add1~27 ;
wire \comb_224|VGA|controller|controller_translator|Add1~30 ;
wire \comb_224|VGA|controller|controller_translator|Add1~31 ;
wire \comb_224|VGA|controller|controller_translator|Add1~34 ;
wire \comb_224|VGA|controller|controller_translator|Add1~35 ;
wire \comb_224|VGA|controller|controller_translator|Add1~38 ;
wire \comb_224|VGA|controller|controller_translator|Add1~39 ;
wire \comb_224|VGA|controller|controller_translator|Add1~1_sumout ;
wire \comb_224|VGA|controller|controller_translator|Add1~2 ;
wire \comb_224|VGA|controller|controller_translator|Add1~3 ;
wire \comb_224|VGA|controller|controller_translator|Add1~5_sumout ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \~GND~combout ;
wire \Equal1~2_combout ;
wire \Add0~1_sumout ;
wire \bcounter_x[0]~0_combout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \bcounter_x[1]~1_combout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \bcounter_x[2]~2_combout ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \bcounter_x[3]~3_combout ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \bcounter_x[4]~4_combout ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \bcounter_x[5]~5_combout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \bcounter_x[6]~6_combout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \bcounter_x[7]~7_combout ;
wire \KEY[0]~input_o ;
wire \Mux1~0_combout ;
wire \Add2~25_sumout ;
wire \bcounter_y[0]~6_combout ;
wire \Add2~26 ;
wire \Add2~21_sumout ;
wire \bcounter_y[1]~5_combout ;
wire \Add2~22 ;
wire \Add2~17_sumout ;
wire \bcounter_y[2]~4_combout ;
wire \Add2~18 ;
wire \Add2~1_sumout ;
wire \bcounter_y[3]~0_combout ;
wire \Add2~2 ;
wire \Add2~5_sumout ;
wire \bcounter_y[4]~1_combout ;
wire \Add2~6 ;
wire \Add2~9_sumout ;
wire \bcounter_y[5]~2_combout ;
wire \Add2~10 ;
wire \Add2~13_sumout ;
wire \bcounter_y[6]~3_combout ;
wire \Mux0~2_combout ;
wire \Mux0~3_combout ;
wire \ccounter_x[0]~0_combout ;
wire \Add5~1_sumout ;
wire \Equal1~1_combout ;
wire \cursor_counter[0]~0_combout ;
wire \Add5~2 ;
wire \Add5~5_sumout ;
wire \cursor_counter[1]~1_combout ;
wire \Add5~6 ;
wire \Add5~9_sumout ;
wire \cursor_counter[2]~2_combout ;
wire \Add5~10 ;
wire \Add5~13_sumout ;
wire \cursor_counter[3]~3_combout ;
wire \Add5~14 ;
wire \Add5~17_sumout ;
wire \cursor_counter[4]~4_combout ;
wire \Add5~18 ;
wire \Add5~21_sumout ;
wire \cursor_counter[5]~5_combout ;
wire \Add5~22 ;
wire \Add5~25_sumout ;
wire \cursor_counter[6]~6_combout ;
wire \Add5~26 ;
wire \Add5~29_sumout ;
wire \cursor_counter[7]~7_combout ;
wire \ccounter_x[0]~1_combout ;
wire \x[0]~0_combout ;
wire \ccounter_x[1]~2_combout ;
wire \x[1]~1_combout ;
wire \ccounter_x[2]~3_combout ;
wire \x[2]~2_combout ;
wire \ccounter_x[3]~4_combout ;
wire \x[3]~3_combout ;
wire \x[4]~4_combout ;
wire \Equal1~0_combout ;
wire \comb_224|VGA|controller|xCounter[6]~DUPLICATE_q ;
wire \comb_224|VGA|controller|controller_translator|Add1~9_sumout ;
wire \comb_224|VGA|controller|controller_translator|Add1~13_sumout ;
wire \comb_224|VGA|controller|controller_translator|Add1~17_sumout ;
wire \comb_224|VGA|controller|controller_translator|Add1~21_sumout ;
wire \comb_224|VGA|controller|controller_translator|Add1~25_sumout ;
wire \comb_224|VGA|controller|controller_translator|Add1~29_sumout ;
wire \comb_224|VGA|controller|controller_translator|Add1~33_sumout ;
wire \comb_224|VGA|controller|controller_translator|Add1~37_sumout ;
wire \comb_224|VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \comb_224|VGA|VideoMemory|auto_generated|ram_block1a8 ;
wire \comb_224|VGA|LessThan1~0_combout ;
wire \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ;
wire \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \comb_224|VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ;
wire \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \comb_224|VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ;
wire [6:0] bcounter_y;
wire [7:0] bcounter_x;
wire [3:0] ccounter_x;
wire [9:0] \comb_224|VGA|controller|xCounter ;
wire [2:0] \comb_219|altsyncram_component|auto_generated|q_a ;
wire [7:0] cursor_counter;
wire [9:0] \comb_224|VGA|controller|yCounter ;
wire [5:0] \comb_224|VGA|mypll|altpll_component|auto_generated|clk ;
wire [7:0] x;
wire [1:0] \comb_224|VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [2:0] \comb_224|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode138w ;
wire [1:0] \comb_224|VGA|VideoMemory|auto_generated|address_reg_b ;
wire [2:0] \comb_224|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode129w ;
wire [2:0] \comb_224|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode115w ;

wire [0:0] \comb_224|VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [1:0] \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \comb_224|VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \comb_224|VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [19:0] \comb_219|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [7:0] \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \comb_224|VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \comb_224|VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \comb_224|VGA|VideoMemory|auto_generated|ram_block1a8  = \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];

assign \comb_224|VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \comb_224|VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \comb_224|VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \comb_224|VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \comb_219|altsyncram_component|auto_generated|q_a [0] = \comb_219|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \comb_219|altsyncram_component|auto_generated|q_a [1] = \comb_219|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \comb_219|altsyncram_component|auto_generated|q_a [2] = \comb_219|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];

assign \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6  = \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\comb_224|VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\comb_224|VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \VGA_BLANK~output (
	.i(\comb_224|VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK~output .bus_hold = "false";
defparam \VGA_BLANK~output .open_drain_output = "false";
defparam \VGA_BLANK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \VGA_SYNC~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC~output .bus_hold = "false";
defparam \VGA_SYNC~output .open_drain_output = "false";
defparam \VGA_SYNC~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \VGA_R[8]~output (
	.i(\comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
defparam \VGA_R[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \VGA_R[9]~output (
	.i(\comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
defparam \VGA_R[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N93
cyclonev_io_obuf \VGA_G[8]~output (
	.i(\comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
defparam \VGA_G[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N53
cyclonev_io_obuf \VGA_G[9]~output (
	.i(\comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
defparam \VGA_G[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N53
cyclonev_io_obuf \VGA_B[8]~output (
	.i(\comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
defparam \VGA_B[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N36
cyclonev_io_obuf \VGA_B[9]~output (
	.i(\comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
defparam \VGA_B[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\comb_224|VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\comb_224|VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,
\comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,\comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,
\comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,
\comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,\comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,
\comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 (
	.inclk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk [0]),
	.ena(vcc),
	.outclk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .clock_type = "global clock";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .disable_mode = "low";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_power_up = "high";
defparam \comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N0
cyclonev_lcell_comb \comb_224|VGA|controller|Add0~33 (
// Equation(s):
// \comb_224|VGA|controller|Add0~33_sumout  = SUM(( \comb_224|VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))
// \comb_224|VGA|controller|Add0~34  = CARRY(( \comb_224|VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\comb_224|VGA|controller|xCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\comb_224|VGA|controller|Add0~33_sumout ),
	.cout(\comb_224|VGA|controller|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|controller|Add0~33 .extended_lut = "off";
defparam \comb_224|VGA|controller|Add0~33 .lut_mask = 64'h00000000000000FF;
defparam \comb_224|VGA|controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N18
cyclonev_lcell_comb \comb_224|VGA|controller|Add0~17 (
// Equation(s):
// \comb_224|VGA|controller|Add0~17_sumout  = SUM(( \comb_224|VGA|controller|xCounter [6] ) + ( GND ) + ( \comb_224|VGA|controller|Add0~14  ))
// \comb_224|VGA|controller|Add0~18  = CARRY(( \comb_224|VGA|controller|xCounter [6] ) + ( GND ) + ( \comb_224|VGA|controller|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\comb_224|VGA|controller|xCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\comb_224|VGA|controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\comb_224|VGA|controller|Add0~17_sumout ),
	.cout(\comb_224|VGA|controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|controller|Add0~17 .extended_lut = "off";
defparam \comb_224|VGA|controller|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \comb_224|VGA|controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N21
cyclonev_lcell_comb \comb_224|VGA|controller|Add0~29 (
// Equation(s):
// \comb_224|VGA|controller|Add0~29_sumout  = SUM(( \comb_224|VGA|controller|xCounter [7] ) + ( GND ) + ( \comb_224|VGA|controller|Add0~18  ))
// \comb_224|VGA|controller|Add0~30  = CARRY(( \comb_224|VGA|controller|xCounter [7] ) + ( GND ) + ( \comb_224|VGA|controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\comb_224|VGA|controller|xCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\comb_224|VGA|controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\comb_224|VGA|controller|Add0~29_sumout ),
	.cout(\comb_224|VGA|controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|controller|Add0~29 .extended_lut = "off";
defparam \comb_224|VGA|controller|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \comb_224|VGA|controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N23
dffeas \comb_224|VGA|controller|xCounter[7] (
	.clk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\comb_224|VGA|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_224|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_224|VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_224|VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \comb_224|VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N24
cyclonev_lcell_comb \comb_224|VGA|controller|Add0~25 (
// Equation(s):
// \comb_224|VGA|controller|Add0~25_sumout  = SUM(( \comb_224|VGA|controller|xCounter [8] ) + ( GND ) + ( \comb_224|VGA|controller|Add0~30  ))
// \comb_224|VGA|controller|Add0~26  = CARRY(( \comb_224|VGA|controller|xCounter [8] ) + ( GND ) + ( \comb_224|VGA|controller|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\comb_224|VGA|controller|xCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\comb_224|VGA|controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\comb_224|VGA|controller|Add0~25_sumout ),
	.cout(\comb_224|VGA|controller|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|controller|Add0~25 .extended_lut = "off";
defparam \comb_224|VGA|controller|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \comb_224|VGA|controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N26
dffeas \comb_224|VGA|controller|xCounter[8] (
	.clk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\comb_224|VGA|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_224|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_224|VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_224|VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \comb_224|VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N27
cyclonev_lcell_comb \comb_224|VGA|controller|Add0~21 (
// Equation(s):
// \comb_224|VGA|controller|Add0~21_sumout  = SUM(( \comb_224|VGA|controller|xCounter [9] ) + ( GND ) + ( \comb_224|VGA|controller|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\comb_224|VGA|controller|xCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\comb_224|VGA|controller|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\comb_224|VGA|controller|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|controller|Add0~21 .extended_lut = "off";
defparam \comb_224|VGA|controller|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \comb_224|VGA|controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N28
dffeas \comb_224|VGA|controller|xCounter[9] (
	.clk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\comb_224|VGA|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_224|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_224|VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_224|VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \comb_224|VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N51
cyclonev_lcell_comb \comb_224|VGA|controller|Equal0~0 (
// Equation(s):
// \comb_224|VGA|controller|Equal0~0_combout  = ( \comb_224|VGA|controller|xCounter [8] & ( (\comb_224|VGA|controller|xCounter [3] & (\comb_224|VGA|controller|xCounter [4] & (\comb_224|VGA|controller|xCounter [9] & !\comb_224|VGA|controller|xCounter [7]))) ) 
// )

	.dataa(!\comb_224|VGA|controller|xCounter [3]),
	.datab(!\comb_224|VGA|controller|xCounter [4]),
	.datac(!\comb_224|VGA|controller|xCounter [9]),
	.datad(!\comb_224|VGA|controller|xCounter [7]),
	.datae(gnd),
	.dataf(!\comb_224|VGA|controller|xCounter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_224|VGA|controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|controller|Equal0~0 .extended_lut = "off";
defparam \comb_224|VGA|controller|Equal0~0 .lut_mask = 64'h0000000001000100;
defparam \comb_224|VGA|controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N57
cyclonev_lcell_comb \comb_224|VGA|controller|Equal0~1 (
// Equation(s):
// \comb_224|VGA|controller|Equal0~1_combout  = ( \comb_224|VGA|controller|xCounter [0] & ( !\comb_224|VGA|controller|xCounter [6] & ( (\comb_224|VGA|controller|xCounter [1] & !\comb_224|VGA|controller|xCounter [5]) ) ) )

	.dataa(!\comb_224|VGA|controller|xCounter [1]),
	.datab(gnd),
	.datac(!\comb_224|VGA|controller|xCounter [5]),
	.datad(gnd),
	.datae(!\comb_224|VGA|controller|xCounter [0]),
	.dataf(!\comb_224|VGA|controller|xCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_224|VGA|controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|controller|Equal0~1 .extended_lut = "off";
defparam \comb_224|VGA|controller|Equal0~1 .lut_mask = 64'h0000505000000000;
defparam \comb_224|VGA|controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N48
cyclonev_lcell_comb \comb_224|VGA|controller|Equal0~2 (
// Equation(s):
// \comb_224|VGA|controller|Equal0~2_combout  = ( \comb_224|VGA|controller|xCounter [2] & ( (\comb_224|VGA|controller|Equal0~0_combout  & \comb_224|VGA|controller|Equal0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\comb_224|VGA|controller|Equal0~0_combout ),
	.datad(!\comb_224|VGA|controller|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\comb_224|VGA|controller|xCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_224|VGA|controller|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|controller|Equal0~2 .extended_lut = "off";
defparam \comb_224|VGA|controller|Equal0~2 .lut_mask = 64'h00000000000F000F;
defparam \comb_224|VGA|controller|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N2
dffeas \comb_224|VGA|controller|xCounter[0] (
	.clk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\comb_224|VGA|controller|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_224|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_224|VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_224|VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \comb_224|VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N3
cyclonev_lcell_comb \comb_224|VGA|controller|Add0~37 (
// Equation(s):
// \comb_224|VGA|controller|Add0~37_sumout  = SUM(( \comb_224|VGA|controller|xCounter [1] ) + ( GND ) + ( \comb_224|VGA|controller|Add0~34  ))
// \comb_224|VGA|controller|Add0~38  = CARRY(( \comb_224|VGA|controller|xCounter [1] ) + ( GND ) + ( \comb_224|VGA|controller|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\comb_224|VGA|controller|xCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\comb_224|VGA|controller|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\comb_224|VGA|controller|Add0~37_sumout ),
	.cout(\comb_224|VGA|controller|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|controller|Add0~37 .extended_lut = "off";
defparam \comb_224|VGA|controller|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \comb_224|VGA|controller|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N5
dffeas \comb_224|VGA|controller|xCounter[1] (
	.clk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\comb_224|VGA|controller|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_224|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_224|VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_224|VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \comb_224|VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N6
cyclonev_lcell_comb \comb_224|VGA|controller|Add0~1 (
// Equation(s):
// \comb_224|VGA|controller|Add0~1_sumout  = SUM(( \comb_224|VGA|controller|xCounter [2] ) + ( GND ) + ( \comb_224|VGA|controller|Add0~38  ))
// \comb_224|VGA|controller|Add0~2  = CARRY(( \comb_224|VGA|controller|xCounter [2] ) + ( GND ) + ( \comb_224|VGA|controller|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\comb_224|VGA|controller|xCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\comb_224|VGA|controller|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\comb_224|VGA|controller|Add0~1_sumout ),
	.cout(\comb_224|VGA|controller|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|controller|Add0~1 .extended_lut = "off";
defparam \comb_224|VGA|controller|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \comb_224|VGA|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N8
dffeas \comb_224|VGA|controller|xCounter[2] (
	.clk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\comb_224|VGA|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_224|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_224|VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_224|VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \comb_224|VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N9
cyclonev_lcell_comb \comb_224|VGA|controller|Add0~5 (
// Equation(s):
// \comb_224|VGA|controller|Add0~5_sumout  = SUM(( \comb_224|VGA|controller|xCounter [3] ) + ( GND ) + ( \comb_224|VGA|controller|Add0~2  ))
// \comb_224|VGA|controller|Add0~6  = CARRY(( \comb_224|VGA|controller|xCounter [3] ) + ( GND ) + ( \comb_224|VGA|controller|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\comb_224|VGA|controller|xCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\comb_224|VGA|controller|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\comb_224|VGA|controller|Add0~5_sumout ),
	.cout(\comb_224|VGA|controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|controller|Add0~5 .extended_lut = "off";
defparam \comb_224|VGA|controller|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \comb_224|VGA|controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N10
dffeas \comb_224|VGA|controller|xCounter[3] (
	.clk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\comb_224|VGA|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_224|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_224|VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_224|VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \comb_224|VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N12
cyclonev_lcell_comb \comb_224|VGA|controller|Add0~9 (
// Equation(s):
// \comb_224|VGA|controller|Add0~9_sumout  = SUM(( \comb_224|VGA|controller|xCounter [4] ) + ( GND ) + ( \comb_224|VGA|controller|Add0~6  ))
// \comb_224|VGA|controller|Add0~10  = CARRY(( \comb_224|VGA|controller|xCounter [4] ) + ( GND ) + ( \comb_224|VGA|controller|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\comb_224|VGA|controller|xCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\comb_224|VGA|controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\comb_224|VGA|controller|Add0~9_sumout ),
	.cout(\comb_224|VGA|controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|controller|Add0~9 .extended_lut = "off";
defparam \comb_224|VGA|controller|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \comb_224|VGA|controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N13
dffeas \comb_224|VGA|controller|xCounter[4] (
	.clk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\comb_224|VGA|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_224|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_224|VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_224|VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \comb_224|VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N15
cyclonev_lcell_comb \comb_224|VGA|controller|Add0~13 (
// Equation(s):
// \comb_224|VGA|controller|Add0~13_sumout  = SUM(( \comb_224|VGA|controller|xCounter [5] ) + ( GND ) + ( \comb_224|VGA|controller|Add0~10  ))
// \comb_224|VGA|controller|Add0~14  = CARRY(( \comb_224|VGA|controller|xCounter [5] ) + ( GND ) + ( \comb_224|VGA|controller|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\comb_224|VGA|controller|xCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\comb_224|VGA|controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\comb_224|VGA|controller|Add0~13_sumout ),
	.cout(\comb_224|VGA|controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|controller|Add0~13 .extended_lut = "off";
defparam \comb_224|VGA|controller|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \comb_224|VGA|controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N16
dffeas \comb_224|VGA|controller|xCounter[5] (
	.clk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\comb_224|VGA|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_224|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_224|VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_224|VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \comb_224|VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N20
dffeas \comb_224|VGA|controller|xCounter[6] (
	.clk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\comb_224|VGA|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_224|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_224|VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_224|VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \comb_224|VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N39
cyclonev_lcell_comb \comb_224|VGA|controller|VGA_HS1~0 (
// Equation(s):
// \comb_224|VGA|controller|VGA_HS1~0_combout  = ( \comb_224|VGA|controller|xCounter [3] & ( \comb_224|VGA|controller|xCounter [4] ) ) # ( !\comb_224|VGA|controller|xCounter [3] & ( \comb_224|VGA|controller|xCounter [4] & ( 
// ((\comb_224|VGA|controller|xCounter [0] & \comb_224|VGA|controller|xCounter [1])) # (\comb_224|VGA|controller|xCounter [2]) ) ) )

	.dataa(!\comb_224|VGA|controller|xCounter [0]),
	.datab(gnd),
	.datac(!\comb_224|VGA|controller|xCounter [2]),
	.datad(!\comb_224|VGA|controller|xCounter [1]),
	.datae(!\comb_224|VGA|controller|xCounter [3]),
	.dataf(!\comb_224|VGA|controller|xCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_224|VGA|controller|VGA_HS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|controller|VGA_HS1~0 .extended_lut = "off";
defparam \comb_224|VGA|controller|VGA_HS1~0 .lut_mask = 64'h000000000F5FFFFF;
defparam \comb_224|VGA|controller|VGA_HS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N22
dffeas \comb_224|VGA|controller|xCounter[7]~DUPLICATE (
	.clk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\comb_224|VGA|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_224|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_224|VGA|controller|xCounter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_224|VGA|controller|xCounter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \comb_224|VGA|controller|xCounter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N42
cyclonev_lcell_comb \comb_224|VGA|controller|VGA_HS1~1 (
// Equation(s):
// \comb_224|VGA|controller|VGA_HS1~1_combout  = ( \comb_224|VGA|controller|xCounter [9] & ( \comb_224|VGA|controller|xCounter [5] & ( ((!\comb_224|VGA|controller|xCounter[7]~DUPLICATE_q ) # ((\comb_224|VGA|controller|xCounter [6] & 
// \comb_224|VGA|controller|VGA_HS1~0_combout ))) # (\comb_224|VGA|controller|xCounter [8]) ) ) ) # ( !\comb_224|VGA|controller|xCounter [9] & ( \comb_224|VGA|controller|xCounter [5] ) ) # ( \comb_224|VGA|controller|xCounter [9] & ( 
// !\comb_224|VGA|controller|xCounter [5] & ( ((!\comb_224|VGA|controller|xCounter[7]~DUPLICATE_q ) # ((!\comb_224|VGA|controller|xCounter [6] & !\comb_224|VGA|controller|VGA_HS1~0_combout ))) # (\comb_224|VGA|controller|xCounter [8]) ) ) ) # ( 
// !\comb_224|VGA|controller|xCounter [9] & ( !\comb_224|VGA|controller|xCounter [5] ) )

	.dataa(!\comb_224|VGA|controller|xCounter [6]),
	.datab(!\comb_224|VGA|controller|VGA_HS1~0_combout ),
	.datac(!\comb_224|VGA|controller|xCounter [8]),
	.datad(!\comb_224|VGA|controller|xCounter[7]~DUPLICATE_q ),
	.datae(!\comb_224|VGA|controller|xCounter [9]),
	.dataf(!\comb_224|VGA|controller|xCounter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_224|VGA|controller|VGA_HS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|controller|VGA_HS1~1 .extended_lut = "off";
defparam \comb_224|VGA|controller|VGA_HS1~1 .lut_mask = 64'hFFFFFF8FFFFFFF1F;
defparam \comb_224|VGA|controller|VGA_HS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N43
dffeas \comb_224|VGA|controller|VGA_HS1 (
	.clk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\comb_224|VGA|controller|VGA_HS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_224|VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_224|VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \comb_224|VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N46
dffeas \comb_224|VGA|controller|VGA_HS (
	.clk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\comb_224|VGA|controller|VGA_HS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_224|VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_224|VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \comb_224|VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N30
cyclonev_lcell_comb \comb_224|VGA|controller|Add1~9 (
// Equation(s):
// \comb_224|VGA|controller|Add1~9_sumout  = SUM(( \comb_224|VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))
// \comb_224|VGA|controller|Add1~10  = CARRY(( \comb_224|VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\comb_224|VGA|controller|yCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\comb_224|VGA|controller|Add1~9_sumout ),
	.cout(\comb_224|VGA|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|controller|Add1~9 .extended_lut = "off";
defparam \comb_224|VGA|controller|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \comb_224|VGA|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N34
dffeas \comb_224|VGA|controller|yCounter[1]~DUPLICATE (
	.clk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\comb_224|VGA|controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_224|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\comb_224|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_224|VGA|controller|yCounter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_224|VGA|controller|yCounter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \comb_224|VGA|controller|yCounter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N21
cyclonev_lcell_comb \comb_224|VGA|controller|always1~2 (
// Equation(s):
// \comb_224|VGA|controller|always1~2_combout  = ( \comb_224|VGA|controller|yCounter [2] & ( !\comb_224|VGA|controller|yCounter [0] & ( (!\comb_224|VGA|controller|yCounter[1]~DUPLICATE_q  & (\comb_224|VGA|controller|yCounter [3] & 
// !\comb_224|VGA|controller|yCounter [4])) ) ) )

	.dataa(!\comb_224|VGA|controller|yCounter[1]~DUPLICATE_q ),
	.datab(!\comb_224|VGA|controller|yCounter [3]),
	.datac(!\comb_224|VGA|controller|yCounter [4]),
	.datad(gnd),
	.datae(!\comb_224|VGA|controller|yCounter [2]),
	.dataf(!\comb_224|VGA|controller|yCounter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_224|VGA|controller|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|controller|always1~2 .extended_lut = "off";
defparam \comb_224|VGA|controller|always1~2 .lut_mask = 64'h0000202000000000;
defparam \comb_224|VGA|controller|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N7
dffeas \comb_224|VGA|controller|xCounter[2]~DUPLICATE (
	.clk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\comb_224|VGA|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_224|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_224|VGA|controller|xCounter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_224|VGA|controller|xCounter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \comb_224|VGA|controller|xCounter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N42
cyclonev_lcell_comb \comb_224|VGA|controller|Add1~29 (
// Equation(s):
// \comb_224|VGA|controller|Add1~29_sumout  = SUM(( \comb_224|VGA|controller|yCounter [4] ) + ( GND ) + ( \comb_224|VGA|controller|Add1~34  ))
// \comb_224|VGA|controller|Add1~30  = CARRY(( \comb_224|VGA|controller|yCounter [4] ) + ( GND ) + ( \comb_224|VGA|controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\comb_224|VGA|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\comb_224|VGA|controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\comb_224|VGA|controller|Add1~29_sumout ),
	.cout(\comb_224|VGA|controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|controller|Add1~29 .extended_lut = "off";
defparam \comb_224|VGA|controller|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \comb_224|VGA|controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N45
cyclonev_lcell_comb \comb_224|VGA|controller|Add1~25 (
// Equation(s):
// \comb_224|VGA|controller|Add1~25_sumout  = SUM(( \comb_224|VGA|controller|yCounter [5] ) + ( GND ) + ( \comb_224|VGA|controller|Add1~30  ))
// \comb_224|VGA|controller|Add1~26  = CARRY(( \comb_224|VGA|controller|yCounter [5] ) + ( GND ) + ( \comb_224|VGA|controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\comb_224|VGA|controller|yCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\comb_224|VGA|controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\comb_224|VGA|controller|Add1~25_sumout ),
	.cout(\comb_224|VGA|controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|controller|Add1~25 .extended_lut = "off";
defparam \comb_224|VGA|controller|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \comb_224|VGA|controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N46
dffeas \comb_224|VGA|controller|yCounter[5] (
	.clk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\comb_224|VGA|controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_224|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\comb_224|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_224|VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_224|VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \comb_224|VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N48
cyclonev_lcell_comb \comb_224|VGA|controller|Add1~21 (
// Equation(s):
// \comb_224|VGA|controller|Add1~21_sumout  = SUM(( \comb_224|VGA|controller|yCounter [6] ) + ( GND ) + ( \comb_224|VGA|controller|Add1~26  ))
// \comb_224|VGA|controller|Add1~22  = CARRY(( \comb_224|VGA|controller|yCounter [6] ) + ( GND ) + ( \comb_224|VGA|controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\comb_224|VGA|controller|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\comb_224|VGA|controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\comb_224|VGA|controller|Add1~21_sumout ),
	.cout(\comb_224|VGA|controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|controller|Add1~21 .extended_lut = "off";
defparam \comb_224|VGA|controller|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \comb_224|VGA|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N49
dffeas \comb_224|VGA|controller|yCounter[6] (
	.clk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\comb_224|VGA|controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_224|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\comb_224|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_224|VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_224|VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \comb_224|VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N51
cyclonev_lcell_comb \comb_224|VGA|controller|Add1~17 (
// Equation(s):
// \comb_224|VGA|controller|Add1~17_sumout  = SUM(( \comb_224|VGA|controller|yCounter [7] ) + ( GND ) + ( \comb_224|VGA|controller|Add1~22  ))
// \comb_224|VGA|controller|Add1~18  = CARRY(( \comb_224|VGA|controller|yCounter [7] ) + ( GND ) + ( \comb_224|VGA|controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\comb_224|VGA|controller|yCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\comb_224|VGA|controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\comb_224|VGA|controller|Add1~17_sumout ),
	.cout(\comb_224|VGA|controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|controller|Add1~17 .extended_lut = "off";
defparam \comb_224|VGA|controller|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \comb_224|VGA|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N53
dffeas \comb_224|VGA|controller|yCounter[7] (
	.clk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\comb_224|VGA|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_224|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\comb_224|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_224|VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_224|VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \comb_224|VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N54
cyclonev_lcell_comb \comb_224|VGA|controller|Add1~13 (
// Equation(s):
// \comb_224|VGA|controller|Add1~13_sumout  = SUM(( \comb_224|VGA|controller|yCounter [8] ) + ( GND ) + ( \comb_224|VGA|controller|Add1~18  ))
// \comb_224|VGA|controller|Add1~14  = CARRY(( \comb_224|VGA|controller|yCounter [8] ) + ( GND ) + ( \comb_224|VGA|controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\comb_224|VGA|controller|yCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\comb_224|VGA|controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\comb_224|VGA|controller|Add1~13_sumout ),
	.cout(\comb_224|VGA|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|controller|Add1~13 .extended_lut = "off";
defparam \comb_224|VGA|controller|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \comb_224|VGA|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N55
dffeas \comb_224|VGA|controller|yCounter[8] (
	.clk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\comb_224|VGA|controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_224|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\comb_224|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_224|VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_224|VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \comb_224|VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N57
cyclonev_lcell_comb \comb_224|VGA|controller|Add1~1 (
// Equation(s):
// \comb_224|VGA|controller|Add1~1_sumout  = SUM(( \comb_224|VGA|controller|yCounter [9] ) + ( GND ) + ( \comb_224|VGA|controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\comb_224|VGA|controller|yCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\comb_224|VGA|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\comb_224|VGA|controller|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|controller|Add1~1 .extended_lut = "off";
defparam \comb_224|VGA|controller|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \comb_224|VGA|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N59
dffeas \comb_224|VGA|controller|yCounter[9] (
	.clk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\comb_224|VGA|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_224|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\comb_224|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_224|VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_224|VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \comb_224|VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N0
cyclonev_lcell_comb \comb_224|VGA|controller|always1~1 (
// Equation(s):
// \comb_224|VGA|controller|always1~1_combout  = ( !\comb_224|VGA|controller|yCounter [8] & ( (!\comb_224|VGA|controller|yCounter [7] & (!\comb_224|VGA|controller|yCounter [6] & (!\comb_224|VGA|controller|yCounter [5] & \comb_224|VGA|controller|yCounter 
// [9]))) ) )

	.dataa(!\comb_224|VGA|controller|yCounter [7]),
	.datab(!\comb_224|VGA|controller|yCounter [6]),
	.datac(!\comb_224|VGA|controller|yCounter [5]),
	.datad(!\comb_224|VGA|controller|yCounter [9]),
	.datae(!\comb_224|VGA|controller|yCounter [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_224|VGA|controller|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|controller|always1~1 .extended_lut = "off";
defparam \comb_224|VGA|controller|always1~1 .lut_mask = 64'h0080000000800000;
defparam \comb_224|VGA|controller|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N24
cyclonev_lcell_comb \comb_224|VGA|controller|always1~3 (
// Equation(s):
// \comb_224|VGA|controller|always1~3_combout  = ( \comb_224|VGA|controller|always1~1_combout  & ( \comb_224|VGA|controller|Equal0~1_combout  & ( (\comb_224|VGA|controller|always1~2_combout  & (\comb_224|VGA|controller|xCounter[2]~DUPLICATE_q  & 
// \comb_224|VGA|controller|Equal0~0_combout )) ) ) )

	.dataa(!\comb_224|VGA|controller|always1~2_combout ),
	.datab(!\comb_224|VGA|controller|xCounter[2]~DUPLICATE_q ),
	.datac(!\comb_224|VGA|controller|Equal0~0_combout ),
	.datad(gnd),
	.datae(!\comb_224|VGA|controller|always1~1_combout ),
	.dataf(!\comb_224|VGA|controller|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_224|VGA|controller|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|controller|always1~3 .extended_lut = "off";
defparam \comb_224|VGA|controller|always1~3 .lut_mask = 64'h0000000000000101;
defparam \comb_224|VGA|controller|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N31
dffeas \comb_224|VGA|controller|yCounter[0] (
	.clk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\comb_224|VGA|controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_224|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\comb_224|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_224|VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_224|VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \comb_224|VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N33
cyclonev_lcell_comb \comb_224|VGA|controller|Add1~5 (
// Equation(s):
// \comb_224|VGA|controller|Add1~5_sumout  = SUM(( \comb_224|VGA|controller|yCounter [1] ) + ( GND ) + ( \comb_224|VGA|controller|Add1~10  ))
// \comb_224|VGA|controller|Add1~6  = CARRY(( \comb_224|VGA|controller|yCounter [1] ) + ( GND ) + ( \comb_224|VGA|controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\comb_224|VGA|controller|yCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\comb_224|VGA|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\comb_224|VGA|controller|Add1~5_sumout ),
	.cout(\comb_224|VGA|controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|controller|Add1~5 .extended_lut = "off";
defparam \comb_224|VGA|controller|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \comb_224|VGA|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N35
dffeas \comb_224|VGA|controller|yCounter[1] (
	.clk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\comb_224|VGA|controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_224|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\comb_224|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_224|VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_224|VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \comb_224|VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N36
cyclonev_lcell_comb \comb_224|VGA|controller|Add1~37 (
// Equation(s):
// \comb_224|VGA|controller|Add1~37_sumout  = SUM(( \comb_224|VGA|controller|yCounter [2] ) + ( GND ) + ( \comb_224|VGA|controller|Add1~6  ))
// \comb_224|VGA|controller|Add1~38  = CARRY(( \comb_224|VGA|controller|yCounter [2] ) + ( GND ) + ( \comb_224|VGA|controller|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\comb_224|VGA|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\comb_224|VGA|controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\comb_224|VGA|controller|Add1~37_sumout ),
	.cout(\comb_224|VGA|controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|controller|Add1~37 .extended_lut = "off";
defparam \comb_224|VGA|controller|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \comb_224|VGA|controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N37
dffeas \comb_224|VGA|controller|yCounter[2] (
	.clk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\comb_224|VGA|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_224|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\comb_224|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_224|VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_224|VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \comb_224|VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N39
cyclonev_lcell_comb \comb_224|VGA|controller|Add1~33 (
// Equation(s):
// \comb_224|VGA|controller|Add1~33_sumout  = SUM(( \comb_224|VGA|controller|yCounter [3] ) + ( GND ) + ( \comb_224|VGA|controller|Add1~38  ))
// \comb_224|VGA|controller|Add1~34  = CARRY(( \comb_224|VGA|controller|yCounter [3] ) + ( GND ) + ( \comb_224|VGA|controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\comb_224|VGA|controller|yCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\comb_224|VGA|controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\comb_224|VGA|controller|Add1~33_sumout ),
	.cout(\comb_224|VGA|controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|controller|Add1~33 .extended_lut = "off";
defparam \comb_224|VGA|controller|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \comb_224|VGA|controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N41
dffeas \comb_224|VGA|controller|yCounter[3] (
	.clk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\comb_224|VGA|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_224|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\comb_224|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_224|VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_224|VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \comb_224|VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N43
dffeas \comb_224|VGA|controller|yCounter[4] (
	.clk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\comb_224|VGA|controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_224|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\comb_224|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_224|VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_224|VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \comb_224|VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N9
cyclonev_lcell_comb \comb_224|VGA|controller|always1~0 (
// Equation(s):
// \comb_224|VGA|controller|always1~0_combout  = ( \comb_224|VGA|controller|yCounter [2] & ( \comb_224|VGA|controller|yCounter [3] & ( !\comb_224|VGA|controller|yCounter [4] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\comb_224|VGA|controller|yCounter [4]),
	.datad(gnd),
	.datae(!\comb_224|VGA|controller|yCounter [2]),
	.dataf(!\comb_224|VGA|controller|yCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_224|VGA|controller|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|controller|always1~0 .extended_lut = "off";
defparam \comb_224|VGA|controller|always1~0 .lut_mask = 64'h000000000000F0F0;
defparam \comb_224|VGA|controller|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N52
dffeas \comb_224|VGA|controller|yCounter[7]~DUPLICATE (
	.clk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\comb_224|VGA|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_224|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\comb_224|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_224|VGA|controller|yCounter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_224|VGA|controller|yCounter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \comb_224|VGA|controller|yCounter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N18
cyclonev_lcell_comb \comb_224|VGA|controller|VGA_VS1~0 (
// Equation(s):
// \comb_224|VGA|controller|VGA_VS1~0_combout  = ( \comb_224|VGA|controller|yCounter [6] & ( \comb_224|VGA|controller|yCounter [8] & ( (\comb_224|VGA|controller|yCounter[7]~DUPLICATE_q  & \comb_224|VGA|controller|yCounter [5]) ) ) )

	.dataa(gnd),
	.datab(!\comb_224|VGA|controller|yCounter[7]~DUPLICATE_q ),
	.datac(!\comb_224|VGA|controller|yCounter [5]),
	.datad(gnd),
	.datae(!\comb_224|VGA|controller|yCounter [6]),
	.dataf(!\comb_224|VGA|controller|yCounter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_224|VGA|controller|VGA_VS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|controller|VGA_VS1~0 .extended_lut = "off";
defparam \comb_224|VGA|controller|VGA_VS1~0 .lut_mask = 64'h0000000000000303;
defparam \comb_224|VGA|controller|VGA_VS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N15
cyclonev_lcell_comb \comb_224|VGA|controller|VGA_VS1~1 (
// Equation(s):
// \comb_224|VGA|controller|VGA_VS1~1_combout  = ( \comb_224|VGA|controller|VGA_VS1~0_combout  & ( \comb_224|VGA|controller|yCounter [0] & ( (!\comb_224|VGA|controller|always1~0_combout ) # ((\comb_224|VGA|controller|yCounter [1]) # 
// (\comb_224|VGA|controller|yCounter [9])) ) ) ) # ( !\comb_224|VGA|controller|VGA_VS1~0_combout  & ( \comb_224|VGA|controller|yCounter [0] ) ) # ( \comb_224|VGA|controller|VGA_VS1~0_combout  & ( !\comb_224|VGA|controller|yCounter [0] & ( 
// (!\comb_224|VGA|controller|always1~0_combout ) # ((!\comb_224|VGA|controller|yCounter [1]) # (\comb_224|VGA|controller|yCounter [9])) ) ) ) # ( !\comb_224|VGA|controller|VGA_VS1~0_combout  & ( !\comb_224|VGA|controller|yCounter [0] ) )

	.dataa(gnd),
	.datab(!\comb_224|VGA|controller|always1~0_combout ),
	.datac(!\comb_224|VGA|controller|yCounter [9]),
	.datad(!\comb_224|VGA|controller|yCounter [1]),
	.datae(!\comb_224|VGA|controller|VGA_VS1~0_combout ),
	.dataf(!\comb_224|VGA|controller|yCounter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_224|VGA|controller|VGA_VS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|controller|VGA_VS1~1 .extended_lut = "off";
defparam \comb_224|VGA|controller|VGA_VS1~1 .lut_mask = 64'hFFFFFFCFFFFFCFFF;
defparam \comb_224|VGA|controller|VGA_VS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N16
dffeas \comb_224|VGA|controller|VGA_VS1 (
	.clk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\comb_224|VGA|controller|VGA_VS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_224|VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_224|VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \comb_224|VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N13
dffeas \comb_224|VGA|controller|VGA_VS (
	.clk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\comb_224|VGA|controller|VGA_VS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_224|VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_224|VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \comb_224|VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N25
dffeas \comb_224|VGA|controller|xCounter[8]~DUPLICATE (
	.clk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\comb_224|VGA|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_224|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_224|VGA|controller|xCounter[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_224|VGA|controller|xCounter[8]~DUPLICATE .is_wysiwyg = "true";
defparam \comb_224|VGA|controller|xCounter[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N58
dffeas \comb_224|VGA|controller|yCounter[9]~DUPLICATE (
	.clk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\comb_224|VGA|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_224|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\comb_224|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_224|VGA|controller|yCounter[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_224|VGA|controller|yCounter[9]~DUPLICATE .is_wysiwyg = "true";
defparam \comb_224|VGA|controller|yCounter[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N3
cyclonev_lcell_comb \comb_224|VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \comb_224|VGA|controller|VGA_BLANK1~0_combout  = ( !\comb_224|VGA|controller|yCounter[9]~DUPLICATE_q  & ( \comb_224|VGA|controller|xCounter [9] & ( (!\comb_224|VGA|controller|xCounter[7]~DUPLICATE_q  & (!\comb_224|VGA|controller|VGA_VS1~0_combout  & 
// !\comb_224|VGA|controller|xCounter[8]~DUPLICATE_q )) ) ) ) # ( !\comb_224|VGA|controller|yCounter[9]~DUPLICATE_q  & ( !\comb_224|VGA|controller|xCounter [9] & ( !\comb_224|VGA|controller|VGA_VS1~0_combout  ) ) )

	.dataa(!\comb_224|VGA|controller|xCounter[7]~DUPLICATE_q ),
	.datab(!\comb_224|VGA|controller|VGA_VS1~0_combout ),
	.datac(!\comb_224|VGA|controller|xCounter[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\comb_224|VGA|controller|yCounter[9]~DUPLICATE_q ),
	.dataf(!\comb_224|VGA|controller|xCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_224|VGA|controller|VGA_BLANK1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|controller|VGA_BLANK1~0 .extended_lut = "off";
defparam \comb_224|VGA|controller|VGA_BLANK1~0 .lut_mask = 64'hCCCC000080800000;
defparam \comb_224|VGA|controller|VGA_BLANK1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N4
dffeas \comb_224|VGA|controller|VGA_BLANK1 (
	.clk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\comb_224|VGA|controller|VGA_BLANK1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_224|VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_224|VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \comb_224|VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N0
cyclonev_lcell_comb \comb_224|VGA|controller|VGA_BLANK~feeder (
// Equation(s):
// \comb_224|VGA|controller|VGA_BLANK~feeder_combout  = ( \comb_224|VGA|controller|VGA_BLANK1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\comb_224|VGA|controller|VGA_BLANK1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_224|VGA|controller|VGA_BLANK~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|controller|VGA_BLANK~feeder .extended_lut = "off";
defparam \comb_224|VGA|controller|VGA_BLANK~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \comb_224|VGA|controller|VGA_BLANK~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N2
dffeas \comb_224|VGA|controller|VGA_BLANK (
	.clk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\comb_224|VGA|controller|VGA_BLANK~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_224|VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_224|VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \comb_224|VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N40
dffeas \comb_224|VGA|controller|yCounter[3]~DUPLICATE (
	.clk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\comb_224|VGA|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_224|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\comb_224|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_224|VGA|controller|yCounter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_224|VGA|controller|yCounter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \comb_224|VGA|controller|yCounter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N30
cyclonev_lcell_comb \comb_224|VGA|controller|controller_translator|Add1~9 (
// Equation(s):
// \comb_224|VGA|controller|controller_translator|Add1~9_sumout  = SUM(( !\comb_224|VGA|controller|yCounter [2] $ (!\comb_224|VGA|controller|xCounter[7]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \comb_224|VGA|controller|controller_translator|Add1~10  = CARRY(( !\comb_224|VGA|controller|yCounter [2] $ (!\comb_224|VGA|controller|xCounter[7]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \comb_224|VGA|controller|controller_translator|Add1~11  = SHARE((\comb_224|VGA|controller|yCounter [2] & \comb_224|VGA|controller|xCounter[7]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\comb_224|VGA|controller|yCounter [2]),
	.datad(!\comb_224|VGA|controller|xCounter[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\comb_224|VGA|controller|controller_translator|Add1~9_sumout ),
	.cout(\comb_224|VGA|controller|controller_translator|Add1~10 ),
	.shareout(\comb_224|VGA|controller|controller_translator|Add1~11 ));
// synopsys translate_off
defparam \comb_224|VGA|controller|controller_translator|Add1~9 .extended_lut = "off";
defparam \comb_224|VGA|controller|controller_translator|Add1~9 .lut_mask = 64'h0000000F00000FF0;
defparam \comb_224|VGA|controller|controller_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N33
cyclonev_lcell_comb \comb_224|VGA|controller|controller_translator|Add1~13 (
// Equation(s):
// \comb_224|VGA|controller|controller_translator|Add1~13_sumout  = SUM(( !\comb_224|VGA|controller|yCounter[3]~DUPLICATE_q  $ (!\comb_224|VGA|controller|xCounter[8]~DUPLICATE_q ) ) + ( \comb_224|VGA|controller|controller_translator|Add1~11  ) + ( 
// \comb_224|VGA|controller|controller_translator|Add1~10  ))
// \comb_224|VGA|controller|controller_translator|Add1~14  = CARRY(( !\comb_224|VGA|controller|yCounter[3]~DUPLICATE_q  $ (!\comb_224|VGA|controller|xCounter[8]~DUPLICATE_q ) ) + ( \comb_224|VGA|controller|controller_translator|Add1~11  ) + ( 
// \comb_224|VGA|controller|controller_translator|Add1~10  ))
// \comb_224|VGA|controller|controller_translator|Add1~15  = SHARE((\comb_224|VGA|controller|yCounter[3]~DUPLICATE_q  & \comb_224|VGA|controller|xCounter[8]~DUPLICATE_q ))

	.dataa(!\comb_224|VGA|controller|yCounter[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\comb_224|VGA|controller|xCounter[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\comb_224|VGA|controller|controller_translator|Add1~10 ),
	.sharein(\comb_224|VGA|controller|controller_translator|Add1~11 ),
	.combout(),
	.sumout(\comb_224|VGA|controller|controller_translator|Add1~13_sumout ),
	.cout(\comb_224|VGA|controller|controller_translator|Add1~14 ),
	.shareout(\comb_224|VGA|controller|controller_translator|Add1~15 ));
// synopsys translate_off
defparam \comb_224|VGA|controller|controller_translator|Add1~13 .extended_lut = "off";
defparam \comb_224|VGA|controller|controller_translator|Add1~13 .lut_mask = 64'h0000050500005A5A;
defparam \comb_224|VGA|controller|controller_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N36
cyclonev_lcell_comb \comb_224|VGA|controller|controller_translator|Add1~17 (
// Equation(s):
// \comb_224|VGA|controller|controller_translator|Add1~17_sumout  = SUM(( !\comb_224|VGA|controller|xCounter [9] $ (!\comb_224|VGA|controller|yCounter [2] $ (\comb_224|VGA|controller|yCounter [4])) ) + ( \comb_224|VGA|controller|controller_translator|Add1~15 
//  ) + ( \comb_224|VGA|controller|controller_translator|Add1~14  ))
// \comb_224|VGA|controller|controller_translator|Add1~18  = CARRY(( !\comb_224|VGA|controller|xCounter [9] $ (!\comb_224|VGA|controller|yCounter [2] $ (\comb_224|VGA|controller|yCounter [4])) ) + ( \comb_224|VGA|controller|controller_translator|Add1~15  ) + 
// ( \comb_224|VGA|controller|controller_translator|Add1~14  ))
// \comb_224|VGA|controller|controller_translator|Add1~19  = SHARE((!\comb_224|VGA|controller|xCounter [9] & (\comb_224|VGA|controller|yCounter [2] & \comb_224|VGA|controller|yCounter [4])) # (\comb_224|VGA|controller|xCounter [9] & 
// ((\comb_224|VGA|controller|yCounter [4]) # (\comb_224|VGA|controller|yCounter [2]))))

	.dataa(gnd),
	.datab(!\comb_224|VGA|controller|xCounter [9]),
	.datac(!\comb_224|VGA|controller|yCounter [2]),
	.datad(!\comb_224|VGA|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\comb_224|VGA|controller|controller_translator|Add1~14 ),
	.sharein(\comb_224|VGA|controller|controller_translator|Add1~15 ),
	.combout(),
	.sumout(\comb_224|VGA|controller|controller_translator|Add1~17_sumout ),
	.cout(\comb_224|VGA|controller|controller_translator|Add1~18 ),
	.shareout(\comb_224|VGA|controller|controller_translator|Add1~19 ));
// synopsys translate_off
defparam \comb_224|VGA|controller|controller_translator|Add1~17 .extended_lut = "off";
defparam \comb_224|VGA|controller|controller_translator|Add1~17 .lut_mask = 64'h0000033F00003CC3;
defparam \comb_224|VGA|controller|controller_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N39
cyclonev_lcell_comb \comb_224|VGA|controller|controller_translator|Add1~21 (
// Equation(s):
// \comb_224|VGA|controller|controller_translator|Add1~21_sumout  = SUM(( !\comb_224|VGA|controller|yCounter [5] $ (!\comb_224|VGA|controller|yCounter [3]) ) + ( \comb_224|VGA|controller|controller_translator|Add1~19  ) + ( 
// \comb_224|VGA|controller|controller_translator|Add1~18  ))
// \comb_224|VGA|controller|controller_translator|Add1~22  = CARRY(( !\comb_224|VGA|controller|yCounter [5] $ (!\comb_224|VGA|controller|yCounter [3]) ) + ( \comb_224|VGA|controller|controller_translator|Add1~19  ) + ( 
// \comb_224|VGA|controller|controller_translator|Add1~18  ))
// \comb_224|VGA|controller|controller_translator|Add1~23  = SHARE((\comb_224|VGA|controller|yCounter [5] & \comb_224|VGA|controller|yCounter [3]))

	.dataa(!\comb_224|VGA|controller|yCounter [5]),
	.datab(gnd),
	.datac(!\comb_224|VGA|controller|yCounter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\comb_224|VGA|controller|controller_translator|Add1~18 ),
	.sharein(\comb_224|VGA|controller|controller_translator|Add1~19 ),
	.combout(),
	.sumout(\comb_224|VGA|controller|controller_translator|Add1~21_sumout ),
	.cout(\comb_224|VGA|controller|controller_translator|Add1~22 ),
	.shareout(\comb_224|VGA|controller|controller_translator|Add1~23 ));
// synopsys translate_off
defparam \comb_224|VGA|controller|controller_translator|Add1~21 .extended_lut = "off";
defparam \comb_224|VGA|controller|controller_translator|Add1~21 .lut_mask = 64'h0000050500005A5A;
defparam \comb_224|VGA|controller|controller_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N42
cyclonev_lcell_comb \comb_224|VGA|controller|controller_translator|Add1~25 (
// Equation(s):
// \comb_224|VGA|controller|controller_translator|Add1~25_sumout  = SUM(( !\comb_224|VGA|controller|yCounter [6] $ (!\comb_224|VGA|controller|yCounter [4]) ) + ( \comb_224|VGA|controller|controller_translator|Add1~23  ) + ( 
// \comb_224|VGA|controller|controller_translator|Add1~22  ))
// \comb_224|VGA|controller|controller_translator|Add1~26  = CARRY(( !\comb_224|VGA|controller|yCounter [6] $ (!\comb_224|VGA|controller|yCounter [4]) ) + ( \comb_224|VGA|controller|controller_translator|Add1~23  ) + ( 
// \comb_224|VGA|controller|controller_translator|Add1~22  ))
// \comb_224|VGA|controller|controller_translator|Add1~27  = SHARE((\comb_224|VGA|controller|yCounter [6] & \comb_224|VGA|controller|yCounter [4]))

	.dataa(gnd),
	.datab(!\comb_224|VGA|controller|yCounter [6]),
	.datac(gnd),
	.datad(!\comb_224|VGA|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\comb_224|VGA|controller|controller_translator|Add1~22 ),
	.sharein(\comb_224|VGA|controller|controller_translator|Add1~23 ),
	.combout(),
	.sumout(\comb_224|VGA|controller|controller_translator|Add1~25_sumout ),
	.cout(\comb_224|VGA|controller|controller_translator|Add1~26 ),
	.shareout(\comb_224|VGA|controller|controller_translator|Add1~27 ));
// synopsys translate_off
defparam \comb_224|VGA|controller|controller_translator|Add1~25 .extended_lut = "off";
defparam \comb_224|VGA|controller|controller_translator|Add1~25 .lut_mask = 64'h00000033000033CC;
defparam \comb_224|VGA|controller|controller_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N45
cyclonev_lcell_comb \comb_224|VGA|controller|controller_translator|Add1~29 (
// Equation(s):
// \comb_224|VGA|controller|controller_translator|Add1~29_sumout  = SUM(( !\comb_224|VGA|controller|yCounter [5] $ (!\comb_224|VGA|controller|yCounter[7]~DUPLICATE_q ) ) + ( \comb_224|VGA|controller|controller_translator|Add1~27  ) + ( 
// \comb_224|VGA|controller|controller_translator|Add1~26  ))
// \comb_224|VGA|controller|controller_translator|Add1~30  = CARRY(( !\comb_224|VGA|controller|yCounter [5] $ (!\comb_224|VGA|controller|yCounter[7]~DUPLICATE_q ) ) + ( \comb_224|VGA|controller|controller_translator|Add1~27  ) + ( 
// \comb_224|VGA|controller|controller_translator|Add1~26  ))
// \comb_224|VGA|controller|controller_translator|Add1~31  = SHARE((\comb_224|VGA|controller|yCounter [5] & \comb_224|VGA|controller|yCounter[7]~DUPLICATE_q ))

	.dataa(!\comb_224|VGA|controller|yCounter [5]),
	.datab(gnd),
	.datac(!\comb_224|VGA|controller|yCounter[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\comb_224|VGA|controller|controller_translator|Add1~26 ),
	.sharein(\comb_224|VGA|controller|controller_translator|Add1~27 ),
	.combout(),
	.sumout(\comb_224|VGA|controller|controller_translator|Add1~29_sumout ),
	.cout(\comb_224|VGA|controller|controller_translator|Add1~30 ),
	.shareout(\comb_224|VGA|controller|controller_translator|Add1~31 ));
// synopsys translate_off
defparam \comb_224|VGA|controller|controller_translator|Add1~29 .extended_lut = "off";
defparam \comb_224|VGA|controller|controller_translator|Add1~29 .lut_mask = 64'h0000050500005A5A;
defparam \comb_224|VGA|controller|controller_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N48
cyclonev_lcell_comb \comb_224|VGA|controller|controller_translator|Add1~33 (
// Equation(s):
// \comb_224|VGA|controller|controller_translator|Add1~33_sumout  = SUM(( !\comb_224|VGA|controller|yCounter [6] $ (!\comb_224|VGA|controller|yCounter [8]) ) + ( \comb_224|VGA|controller|controller_translator|Add1~31  ) + ( 
// \comb_224|VGA|controller|controller_translator|Add1~30  ))
// \comb_224|VGA|controller|controller_translator|Add1~34  = CARRY(( !\comb_224|VGA|controller|yCounter [6] $ (!\comb_224|VGA|controller|yCounter [8]) ) + ( \comb_224|VGA|controller|controller_translator|Add1~31  ) + ( 
// \comb_224|VGA|controller|controller_translator|Add1~30  ))
// \comb_224|VGA|controller|controller_translator|Add1~35  = SHARE((\comb_224|VGA|controller|yCounter [6] & \comb_224|VGA|controller|yCounter [8]))

	.dataa(gnd),
	.datab(!\comb_224|VGA|controller|yCounter [6]),
	.datac(!\comb_224|VGA|controller|yCounter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\comb_224|VGA|controller|controller_translator|Add1~30 ),
	.sharein(\comb_224|VGA|controller|controller_translator|Add1~31 ),
	.combout(),
	.sumout(\comb_224|VGA|controller|controller_translator|Add1~33_sumout ),
	.cout(\comb_224|VGA|controller|controller_translator|Add1~34 ),
	.shareout(\comb_224|VGA|controller|controller_translator|Add1~35 ));
// synopsys translate_off
defparam \comb_224|VGA|controller|controller_translator|Add1~33 .extended_lut = "off";
defparam \comb_224|VGA|controller|controller_translator|Add1~33 .lut_mask = 64'h0000030300003C3C;
defparam \comb_224|VGA|controller|controller_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N51
cyclonev_lcell_comb \comb_224|VGA|controller|controller_translator|Add1~37 (
// Equation(s):
// \comb_224|VGA|controller|controller_translator|Add1~37_sumout  = SUM(( \comb_224|VGA|controller|yCounter[7]~DUPLICATE_q  ) + ( \comb_224|VGA|controller|controller_translator|Add1~35  ) + ( \comb_224|VGA|controller|controller_translator|Add1~34  ))
// \comb_224|VGA|controller|controller_translator|Add1~38  = CARRY(( \comb_224|VGA|controller|yCounter[7]~DUPLICATE_q  ) + ( \comb_224|VGA|controller|controller_translator|Add1~35  ) + ( \comb_224|VGA|controller|controller_translator|Add1~34  ))
// \comb_224|VGA|controller|controller_translator|Add1~39  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\comb_224|VGA|controller|yCounter[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\comb_224|VGA|controller|controller_translator|Add1~34 ),
	.sharein(\comb_224|VGA|controller|controller_translator|Add1~35 ),
	.combout(),
	.sumout(\comb_224|VGA|controller|controller_translator|Add1~37_sumout ),
	.cout(\comb_224|VGA|controller|controller_translator|Add1~38 ),
	.shareout(\comb_224|VGA|controller|controller_translator|Add1~39 ));
// synopsys translate_off
defparam \comb_224|VGA|controller|controller_translator|Add1~37 .extended_lut = "off";
defparam \comb_224|VGA|controller|controller_translator|Add1~37 .lut_mask = 64'h0000000000000F0F;
defparam \comb_224|VGA|controller|controller_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N54
cyclonev_lcell_comb \comb_224|VGA|controller|controller_translator|Add1~1 (
// Equation(s):
// \comb_224|VGA|controller|controller_translator|Add1~1_sumout  = SUM(( \comb_224|VGA|controller|yCounter [8] ) + ( \comb_224|VGA|controller|controller_translator|Add1~39  ) + ( \comb_224|VGA|controller|controller_translator|Add1~38  ))
// \comb_224|VGA|controller|controller_translator|Add1~2  = CARRY(( \comb_224|VGA|controller|yCounter [8] ) + ( \comb_224|VGA|controller|controller_translator|Add1~39  ) + ( \comb_224|VGA|controller|controller_translator|Add1~38  ))
// \comb_224|VGA|controller|controller_translator|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\comb_224|VGA|controller|yCounter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\comb_224|VGA|controller|controller_translator|Add1~38 ),
	.sharein(\comb_224|VGA|controller|controller_translator|Add1~39 ),
	.combout(),
	.sumout(\comb_224|VGA|controller|controller_translator|Add1~1_sumout ),
	.cout(\comb_224|VGA|controller|controller_translator|Add1~2 ),
	.shareout(\comb_224|VGA|controller|controller_translator|Add1~3 ));
// synopsys translate_off
defparam \comb_224|VGA|controller|controller_translator|Add1~1 .extended_lut = "off";
defparam \comb_224|VGA|controller|controller_translator|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \comb_224|VGA|controller|controller_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X35_Y5_N26
dffeas \comb_224|VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\comb_224|VGA|controller|controller_translator|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_224|VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_224|VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \comb_224|VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N37
dffeas \comb_224|VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\comb_224|VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_224|VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_224|VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \comb_224|VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N57
cyclonev_lcell_comb \comb_224|VGA|controller|controller_translator|Add1~5 (
// Equation(s):
// \comb_224|VGA|controller|controller_translator|Add1~5_sumout  = SUM(( GND ) + ( \comb_224|VGA|controller|controller_translator|Add1~3  ) + ( \comb_224|VGA|controller|controller_translator|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\comb_224|VGA|controller|controller_translator|Add1~2 ),
	.sharein(\comb_224|VGA|controller|controller_translator|Add1~3 ),
	.combout(),
	.sumout(\comb_224|VGA|controller|controller_translator|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|controller|controller_translator|Add1~5 .extended_lut = "off";
defparam \comb_224|VGA|controller|controller_translator|Add1~5 .lut_mask = 64'h0000000000000000;
defparam \comb_224|VGA|controller|controller_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X35_Y5_N34
dffeas \comb_224|VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\comb_224|VGA|controller|controller_translator|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_224|VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_224|VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \comb_224|VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N37
dffeas \comb_224|VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\comb_224|VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_224|VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_224|VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \comb_224|VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N51
cyclonev_lcell_comb \comb_224|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode129w[2] (
// Equation(s):
// \comb_224|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode129w [2] = ( \comb_224|VGA|controller|controller_translator|Add1~1_sumout  & ( !\comb_224|VGA|controller|controller_translator|Add1~5_sumout  ) )

	.dataa(!\comb_224|VGA|controller|controller_translator|Add1~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\comb_224|VGA|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_224|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode129w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode129w[2] .extended_lut = "off";
defparam \comb_224|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode129w[2] .lut_mask = 64'h00000000AAAAAAAA;
defparam \comb_224|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode129w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N12
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N57
cyclonev_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = ( \Mux0~3_combout  & ( !\Mux1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~2 .extended_lut = "off";
defparam \Equal1~2 .lut_mask = 64'h00000000FF00FF00;
defparam \Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N30
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( bcounter_x[0] ) + ( VCC ) + ( !VCC ))
// \Add0~2  = CARRY(( bcounter_x[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bcounter_x[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N6
cyclonev_lcell_comb \bcounter_x[0]~0 (
// Equation(s):
// \bcounter_x[0]~0_combout  = ( \Add0~1_sumout  & ( \Mux1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bcounter_x[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcounter_x[0]~0 .extended_lut = "off";
defparam \bcounter_x[0]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \bcounter_x[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N27
cyclonev_lcell_comb \bcounter_x[0] (
// Equation(s):
// bcounter_x[0] = ( \Mux0~3_combout  & ( !\Equal1~2_combout  & ( bcounter_x[0] ) ) ) # ( !\Mux0~3_combout  & ( !\Equal1~2_combout  & ( \bcounter_x[0]~0_combout  ) ) )

	.dataa(!\bcounter_x[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!bcounter_x[0]),
	.datae(!\Mux0~3_combout ),
	.dataf(!\Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(bcounter_x[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcounter_x[0] .extended_lut = "off";
defparam \bcounter_x[0] .lut_mask = 64'h555500FF00000000;
defparam \bcounter_x[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N33
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( bcounter_x[1] ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( bcounter_x[1] ) + ( GND ) + ( \Add0~2  ))

	.dataa(!bcounter_x[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N0
cyclonev_lcell_comb \bcounter_x[1]~1 (
// Equation(s):
// \bcounter_x[1]~1_combout  = (\Add0~5_sumout  & \Mux1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~5_sumout ),
	.datad(!\Mux1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bcounter_x[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcounter_x[1]~1 .extended_lut = "off";
defparam \bcounter_x[1]~1 .lut_mask = 64'h000F000F000F000F;
defparam \bcounter_x[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N33
cyclonev_lcell_comb \bcounter_x[1] (
// Equation(s):
// bcounter_x[1] = ( !\Equal1~2_combout  & ( (!\Mux0~3_combout  & ((\bcounter_x[1]~1_combout ))) # (\Mux0~3_combout  & (bcounter_x[1])) ) )

	.dataa(!bcounter_x[1]),
	.datab(gnd),
	.datac(!\Mux0~3_combout ),
	.datad(!\bcounter_x[1]~1_combout ),
	.datae(gnd),
	.dataf(!\Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(bcounter_x[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcounter_x[1] .extended_lut = "off";
defparam \bcounter_x[1] .lut_mask = 64'h05F505F500000000;
defparam \bcounter_x[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N36
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( bcounter_x[2] ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( bcounter_x[2] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(!bcounter_x[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N12
cyclonev_lcell_comb \bcounter_x[2]~2 (
// Equation(s):
// \bcounter_x[2]~2_combout  = (\Add0~9_sumout  & \Mux1~0_combout )

	.dataa(gnd),
	.datab(!\Add0~9_sumout ),
	.datac(gnd),
	.datad(!\Mux1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bcounter_x[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcounter_x[2]~2 .extended_lut = "off";
defparam \bcounter_x[2]~2 .lut_mask = 64'h0033003300330033;
defparam \bcounter_x[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N0
cyclonev_lcell_comb \bcounter_x[2] (
// Equation(s):
// bcounter_x[2] = ( !\Equal1~2_combout  & ( (!\Mux0~3_combout  & (\bcounter_x[2]~2_combout )) # (\Mux0~3_combout  & ((bcounter_x[2]))) ) )

	.dataa(gnd),
	.datab(!\bcounter_x[2]~2_combout ),
	.datac(!bcounter_x[2]),
	.datad(!\Mux0~3_combout ),
	.datae(gnd),
	.dataf(!\Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(bcounter_x[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcounter_x[2] .extended_lut = "off";
defparam \bcounter_x[2] .lut_mask = 64'h330F330F00000000;
defparam \bcounter_x[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N39
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( bcounter_x[3] ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( bcounter_x[3] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bcounter_x[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N57
cyclonev_lcell_comb \bcounter_x[3]~3 (
// Equation(s):
// \bcounter_x[3]~3_combout  = ( \Mux1~0_combout  & ( \Add0~13_sumout  ) )

	.dataa(!\Add0~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bcounter_x[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcounter_x[3]~3 .extended_lut = "off";
defparam \bcounter_x[3]~3 .lut_mask = 64'h0000000055555555;
defparam \bcounter_x[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N0
cyclonev_lcell_comb \bcounter_x[3] (
// Equation(s):
// bcounter_x[3] = ( \bcounter_x[3]~3_combout  & ( !\Equal1~2_combout  & ( (!\Mux0~3_combout ) # (bcounter_x[3]) ) ) ) # ( !\bcounter_x[3]~3_combout  & ( !\Equal1~2_combout  & ( (bcounter_x[3] & \Mux0~3_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!bcounter_x[3]),
	.datad(!\Mux0~3_combout ),
	.datae(!\bcounter_x[3]~3_combout ),
	.dataf(!\Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(bcounter_x[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcounter_x[3] .extended_lut = "off";
defparam \bcounter_x[3] .lut_mask = 64'h000FFF0F00000000;
defparam \bcounter_x[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N42
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( bcounter_x[4] ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( bcounter_x[4] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!bcounter_x[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N21
cyclonev_lcell_comb \bcounter_x[4]~4 (
// Equation(s):
// \bcounter_x[4]~4_combout  = (\Add0~17_sumout  & \Mux1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~17_sumout ),
	.datad(!\Mux1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bcounter_x[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcounter_x[4]~4 .extended_lut = "off";
defparam \bcounter_x[4]~4 .lut_mask = 64'h000F000F000F000F;
defparam \bcounter_x[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N18
cyclonev_lcell_comb \bcounter_x[4] (
// Equation(s):
// bcounter_x[4] = ( \bcounter_x[4]~4_combout  & ( (!\Equal1~2_combout  & ((!\Mux0~3_combout ) # (bcounter_x[4]))) ) ) # ( !\bcounter_x[4]~4_combout  & ( (bcounter_x[4] & (\Mux0~3_combout  & !\Equal1~2_combout )) ) )

	.dataa(!bcounter_x[4]),
	.datab(gnd),
	.datac(!\Mux0~3_combout ),
	.datad(!\Equal1~2_combout ),
	.datae(gnd),
	.dataf(!\bcounter_x[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(bcounter_x[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcounter_x[4] .extended_lut = "off";
defparam \bcounter_x[4] .lut_mask = 64'h05000500F500F500;
defparam \bcounter_x[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N45
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( bcounter_x[5] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( bcounter_x[5] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bcounter_x[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N12
cyclonev_lcell_comb \bcounter_x[5]~5 (
// Equation(s):
// \bcounter_x[5]~5_combout  = ( \Mux1~0_combout  & ( \Add0~21_sumout  ) )

	.dataa(gnd),
	.datab(!\Add0~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bcounter_x[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcounter_x[5]~5 .extended_lut = "off";
defparam \bcounter_x[5]~5 .lut_mask = 64'h0000000033333333;
defparam \bcounter_x[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N54
cyclonev_lcell_comb \bcounter_x[5] (
// Equation(s):
// bcounter_x[5] = ( !\Equal1~2_combout  & ( (!\Mux0~3_combout  & (\bcounter_x[5]~5_combout )) # (\Mux0~3_combout  & ((bcounter_x[5]))) ) )

	.dataa(gnd),
	.datab(!\bcounter_x[5]~5_combout ),
	.datac(!bcounter_x[5]),
	.datad(!\Mux0~3_combout ),
	.datae(gnd),
	.dataf(!\Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(bcounter_x[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcounter_x[5] .extended_lut = "off";
defparam \bcounter_x[5] .lut_mask = 64'h330F330F00000000;
defparam \bcounter_x[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N48
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( bcounter_x[6] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( bcounter_x[6] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bcounter_x[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N9
cyclonev_lcell_comb \bcounter_x[6]~6 (
// Equation(s):
// \bcounter_x[6]~6_combout  = ( \Mux1~0_combout  & ( \Add0~25_sumout  ) )

	.dataa(!\Add0~25_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bcounter_x[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcounter_x[6]~6 .extended_lut = "off";
defparam \bcounter_x[6]~6 .lut_mask = 64'h0000000055555555;
defparam \bcounter_x[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N48
cyclonev_lcell_comb \bcounter_x[6] (
// Equation(s):
// bcounter_x[6] = ( !\Equal1~2_combout  & ( (!\Mux0~3_combout  & ((\bcounter_x[6]~6_combout ))) # (\Mux0~3_combout  & (bcounter_x[6])) ) )

	.dataa(!\Mux0~3_combout ),
	.datab(gnd),
	.datac(!bcounter_x[6]),
	.datad(!\bcounter_x[6]~6_combout ),
	.datae(gnd),
	.dataf(!\Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(bcounter_x[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcounter_x[6] .extended_lut = "off";
defparam \bcounter_x[6] .lut_mask = 64'h05AF05AF00000000;
defparam \bcounter_x[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N51
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( bcounter_x[7] ) + ( GND ) + ( \Add0~26  ))

	.dataa(!bcounter_x[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N21
cyclonev_lcell_comb \bcounter_x[7]~7 (
// Equation(s):
// \bcounter_x[7]~7_combout  = ( \Mux1~0_combout  & ( \Add0~29_sumout  ) )

	.dataa(gnd),
	.datab(!\Add0~29_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bcounter_x[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcounter_x[7]~7 .extended_lut = "off";
defparam \bcounter_x[7]~7 .lut_mask = 64'h0000000033333333;
defparam \bcounter_x[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N54
cyclonev_lcell_comb \bcounter_x[7] (
// Equation(s):
// bcounter_x[7] = ( !\Equal1~2_combout  & ( (!\Mux0~3_combout  & ((\bcounter_x[7]~7_combout ))) # (\Mux0~3_combout  & (bcounter_x[7])) ) )

	.dataa(!bcounter_x[7]),
	.datab(gnd),
	.datac(!\Mux0~3_combout ),
	.datad(!\bcounter_x[7]~7_combout ),
	.datae(gnd),
	.dataf(!\Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(bcounter_x[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcounter_x[7] .extended_lut = "off";
defparam \bcounter_x[7] .lut_mask = 64'h05F505F500000000;
defparam \bcounter_x[7] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N36
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( bcounter_x[5] & ( \KEY[0]~input_o  & ( ((\Mux1~0_combout  & !bcounter_x[7])) # (\Mux0~3_combout ) ) ) ) # ( !bcounter_x[5] & ( \KEY[0]~input_o  & ( ((\Mux1~0_combout  & ((!bcounter_x[6]) # (!bcounter_x[7])))) # (\Mux0~3_combout ) ) ) 
// ) # ( bcounter_x[5] & ( !\KEY[0]~input_o  & ( (!\Mux1~0_combout ) # ((!bcounter_x[7]) # (\Mux0~3_combout )) ) ) ) # ( !bcounter_x[5] & ( !\KEY[0]~input_o  & ( (!\Mux1~0_combout ) # (((!bcounter_x[6]) # (!bcounter_x[7])) # (\Mux0~3_combout )) ) ) )

	.dataa(!\Mux1~0_combout ),
	.datab(!\Mux0~3_combout ),
	.datac(!bcounter_x[6]),
	.datad(!bcounter_x[7]),
	.datae(!bcounter_x[5]),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'hFFFBFFBB77737733;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N0
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( bcounter_y[0] ) + ( VCC ) + ( !VCC ))
// \Add2~26  = CARRY(( bcounter_y[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!bcounter_y[0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000000000003333;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N57
cyclonev_lcell_comb \bcounter_y[0]~6 (
// Equation(s):
// \bcounter_y[0]~6_combout  = ( \Mux0~3_combout  & ( \Add2~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bcounter_y[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcounter_y[0]~6 .extended_lut = "off";
defparam \bcounter_y[0]~6 .lut_mask = 64'h000000000F0F0F0F;
defparam \bcounter_y[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N30
cyclonev_lcell_comb \bcounter_y[0] (
// Equation(s):
// bcounter_y[0] = ( \bcounter_y[0]~6_combout  & ( (!\Mux1~0_combout ) # (bcounter_y[0]) ) ) # ( !\bcounter_y[0]~6_combout  & ( (bcounter_y[0] & \Mux1~0_combout ) ) )

	.dataa(gnd),
	.datab(!bcounter_y[0]),
	.datac(gnd),
	.datad(!\Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\bcounter_y[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(bcounter_y[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcounter_y[0] .extended_lut = "off";
defparam \bcounter_y[0] .lut_mask = 64'h00330033FF33FF33;
defparam \bcounter_y[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N3
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( bcounter_y[1] ) + ( GND ) + ( \Add2~26  ))
// \Add2~22  = CARRY(( bcounter_y[1] ) + ( GND ) + ( \Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bcounter_y[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N51
cyclonev_lcell_comb \bcounter_y[1]~5 (
// Equation(s):
// \bcounter_y[1]~5_combout  = ( \Mux0~3_combout  & ( \Add2~21_sumout  ) )

	.dataa(gnd),
	.datab(!\Add2~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bcounter_y[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcounter_y[1]~5 .extended_lut = "off";
defparam \bcounter_y[1]~5 .lut_mask = 64'h0000000033333333;
defparam \bcounter_y[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N42
cyclonev_lcell_comb \bcounter_y[1] (
// Equation(s):
// bcounter_y[1] = ( \bcounter_y[1]~5_combout  & ( (!\Mux1~0_combout ) # (bcounter_y[1]) ) ) # ( !\bcounter_y[1]~5_combout  & ( (bcounter_y[1] & \Mux1~0_combout ) ) )

	.dataa(gnd),
	.datab(!bcounter_y[1]),
	.datac(gnd),
	.datad(!\Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\bcounter_y[1]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(bcounter_y[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcounter_y[1] .extended_lut = "off";
defparam \bcounter_y[1] .lut_mask = 64'h00330033FF33FF33;
defparam \bcounter_y[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N6
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( bcounter_y[2] ) + ( GND ) + ( \Add2~22  ))
// \Add2~18  = CARRY(( bcounter_y[2] ) + ( GND ) + ( \Add2~22  ))

	.dataa(!bcounter_y[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N39
cyclonev_lcell_comb \bcounter_y[2]~4 (
// Equation(s):
// \bcounter_y[2]~4_combout  = ( \Mux0~3_combout  & ( \Add2~17_sumout  ) )

	.dataa(gnd),
	.datab(!\Add2~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bcounter_y[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcounter_y[2]~4 .extended_lut = "off";
defparam \bcounter_y[2]~4 .lut_mask = 64'h0000000033333333;
defparam \bcounter_y[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N24
cyclonev_lcell_comb \bcounter_y[2] (
// Equation(s):
// bcounter_y[2] = ( bcounter_y[2] & ( (\Mux1~0_combout ) # (\bcounter_y[2]~4_combout ) ) ) # ( !bcounter_y[2] & ( (\bcounter_y[2]~4_combout  & !\Mux1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bcounter_y[2]~4_combout ),
	.datad(!\Mux1~0_combout ),
	.datae(gnd),
	.dataf(!bcounter_y[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(bcounter_y[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcounter_y[2] .extended_lut = "off";
defparam \bcounter_y[2] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \bcounter_y[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N9
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( bcounter_y[3] ) + ( GND ) + ( \Add2~18  ))
// \Add2~2  = CARRY(( bcounter_y[3] ) + ( GND ) + ( \Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bcounter_y[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N33
cyclonev_lcell_comb \bcounter_y[3]~0 (
// Equation(s):
// \bcounter_y[3]~0_combout  = ( \Mux0~3_combout  & ( \Add2~1_sumout  ) )

	.dataa(!\Add2~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bcounter_y[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcounter_y[3]~0 .extended_lut = "off";
defparam \bcounter_y[3]~0 .lut_mask = 64'h0000000055555555;
defparam \bcounter_y[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N54
cyclonev_lcell_comb \bcounter_y[3] (
// Equation(s):
// bcounter_y[3] = ( \bcounter_y[3]~0_combout  & ( (!\Mux1~0_combout ) # (bcounter_y[3]) ) ) # ( !\bcounter_y[3]~0_combout  & ( (\Mux1~0_combout  & bcounter_y[3]) ) )

	.dataa(gnd),
	.datab(!\Mux1~0_combout ),
	.datac(gnd),
	.datad(!bcounter_y[3]),
	.datae(gnd),
	.dataf(!\bcounter_y[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(bcounter_y[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcounter_y[3] .extended_lut = "off";
defparam \bcounter_y[3] .lut_mask = 64'h00330033CCFFCCFF;
defparam \bcounter_y[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N12
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( bcounter_y[4] ) + ( GND ) + ( \Add2~2  ))
// \Add2~6  = CARRY(( bcounter_y[4] ) + ( GND ) + ( \Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bcounter_y[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N45
cyclonev_lcell_comb \bcounter_y[4]~1 (
// Equation(s):
// \bcounter_y[4]~1_combout  = ( \Mux0~3_combout  & ( \Add2~5_sumout  ) )

	.dataa(!\Add2~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bcounter_y[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcounter_y[4]~1 .extended_lut = "off";
defparam \bcounter_y[4]~1 .lut_mask = 64'h0000000055555555;
defparam \bcounter_y[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N36
cyclonev_lcell_comb \bcounter_y[4] (
// Equation(s):
// bcounter_y[4] = ( \bcounter_y[4]~1_combout  & ( (!\Mux1~0_combout ) # (bcounter_y[4]) ) ) # ( !\bcounter_y[4]~1_combout  & ( (bcounter_y[4] & \Mux1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!bcounter_y[4]),
	.datad(!\Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\bcounter_y[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(bcounter_y[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcounter_y[4] .extended_lut = "off";
defparam \bcounter_y[4] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \bcounter_y[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N15
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( bcounter_y[5] ) + ( GND ) + ( \Add2~6  ))
// \Add2~10  = CARRY(( bcounter_y[5] ) + ( GND ) + ( \Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bcounter_y[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N27
cyclonev_lcell_comb \bcounter_y[5]~2 (
// Equation(s):
// \bcounter_y[5]~2_combout  = ( \Mux0~3_combout  & ( \Add2~9_sumout  ) )

	.dataa(gnd),
	.datab(!\Add2~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bcounter_y[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcounter_y[5]~2 .extended_lut = "off";
defparam \bcounter_y[5]~2 .lut_mask = 64'h0000000033333333;
defparam \bcounter_y[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N42
cyclonev_lcell_comb \bcounter_y[5] (
// Equation(s):
// bcounter_y[5] = ( \bcounter_y[5]~2_combout  & ( (!\Mux1~0_combout ) # (bcounter_y[5]) ) ) # ( !\bcounter_y[5]~2_combout  & ( (\Mux1~0_combout  & bcounter_y[5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux1~0_combout ),
	.datad(!bcounter_y[5]),
	.datae(gnd),
	.dataf(!\bcounter_y[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(bcounter_y[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcounter_y[5] .extended_lut = "off";
defparam \bcounter_y[5] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \bcounter_y[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N18
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( bcounter_y[6] ) + ( GND ) + ( \Add2~10  ))

	.dataa(gnd),
	.datab(!bcounter_y[6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N51
cyclonev_lcell_comb \bcounter_y[6]~3 (
// Equation(s):
// \bcounter_y[6]~3_combout  = ( \Mux0~3_combout  & ( \Add2~13_sumout  ) )

	.dataa(gnd),
	.datab(!\Add2~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bcounter_y[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcounter_y[6]~3 .extended_lut = "off";
defparam \bcounter_y[6]~3 .lut_mask = 64'h0000000033333333;
defparam \bcounter_y[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N30
cyclonev_lcell_comb \bcounter_y[6] (
// Equation(s):
// bcounter_y[6] = ( \bcounter_y[6]~3_combout  & ( (!\Mux1~0_combout ) # (bcounter_y[6]) ) ) # ( !\bcounter_y[6]~3_combout  & ( (bcounter_y[6] & \Mux1~0_combout ) ) )

	.dataa(gnd),
	.datab(!bcounter_y[6]),
	.datac(!\Mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bcounter_y[6]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(bcounter_y[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bcounter_y[6] .extended_lut = "off";
defparam \bcounter_y[6] .lut_mask = 64'h03030303F3F3F3F3;
defparam \bcounter_y[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N9
cyclonev_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = ( bcounter_y[3] & ( (bcounter_y[4] & (bcounter_y[6] & bcounter_y[5])) ) )

	.dataa(!bcounter_y[4]),
	.datab(gnd),
	.datac(!bcounter_y[6]),
	.datad(!bcounter_y[5]),
	.datae(gnd),
	.dataf(!bcounter_y[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~2 .extended_lut = "off";
defparam \Mux0~2 .lut_mask = 64'h0000000000050005;
defparam \Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N24
cyclonev_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = ( bcounter_x[5] & ( \Mux0~2_combout  & ( ((\Mux1~0_combout  & bcounter_x[7])) # (\Mux0~3_combout ) ) ) ) # ( !bcounter_x[5] & ( \Mux0~2_combout  & ( ((\Mux1~0_combout  & (bcounter_x[7] & bcounter_x[6]))) # (\Mux0~3_combout ) ) ) ) # ( 
// bcounter_x[5] & ( !\Mux0~2_combout  & ( (\Mux1~0_combout  & ((\Mux0~3_combout ) # (bcounter_x[7]))) ) ) ) # ( !bcounter_x[5] & ( !\Mux0~2_combout  & ( (\Mux1~0_combout  & (((bcounter_x[7] & bcounter_x[6])) # (\Mux0~3_combout ))) ) ) )

	.dataa(!\Mux1~0_combout ),
	.datab(!bcounter_x[7]),
	.datac(!\Mux0~3_combout ),
	.datad(!bcounter_x[6]),
	.datae(!bcounter_x[5]),
	.dataf(!\Mux0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~3 .extended_lut = "off";
defparam \Mux0~3 .lut_mask = 64'h051515150F1F1F1F;
defparam \Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N21
cyclonev_lcell_comb \ccounter_x[0]~0 (
// Equation(s):
// \ccounter_x[0]~0_combout  = ( !\Mux0~3_combout  & ( \Mux1~0_combout  ) ) # ( \Mux0~3_combout  & ( !\Mux1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mux0~3_combout ),
	.dataf(!\Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ccounter_x[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ccounter_x[0]~0 .extended_lut = "off";
defparam \ccounter_x[0]~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \ccounter_x[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N0
cyclonev_lcell_comb \Add5~1 (
// Equation(s):
// \Add5~1_sumout  = SUM(( cursor_counter[0] ) + ( VCC ) + ( !VCC ))
// \Add5~2  = CARRY(( cursor_counter[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cursor_counter[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~1_sumout ),
	.cout(\Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \Add5~1 .extended_lut = "off";
defparam \Add5~1 .lut_mask = 64'h00000000000000FF;
defparam \Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N6
cyclonev_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = ( \Mux0~3_combout  & ( \Mux1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~1 .extended_lut = "off";
defparam \Equal1~1 .lut_mask = 64'h0000000000FF00FF;
defparam \Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N57
cyclonev_lcell_comb \cursor_counter[0]~0 (
// Equation(s):
// \cursor_counter[0]~0_combout  = ( \Equal1~1_combout  & ( \Add5~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Add5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cursor_counter[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cursor_counter[0]~0 .extended_lut = "off";
defparam \cursor_counter[0]~0 .lut_mask = 64'h0000000033333333;
defparam \cursor_counter[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N54
cyclonev_lcell_comb \cursor_counter[0] (
// Equation(s):
// cursor_counter[0] = ( \cursor_counter[0]~0_combout  & ( (!\ccounter_x[0]~0_combout ) # (cursor_counter[0]) ) ) # ( !\cursor_counter[0]~0_combout  & ( (cursor_counter[0] & \ccounter_x[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!cursor_counter[0]),
	.datad(!\ccounter_x[0]~0_combout ),
	.datae(gnd),
	.dataf(!\cursor_counter[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(cursor_counter[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cursor_counter[0] .extended_lut = "off";
defparam \cursor_counter[0] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \cursor_counter[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N3
cyclonev_lcell_comb \Add5~5 (
// Equation(s):
// \Add5~5_sumout  = SUM(( cursor_counter[1] ) + ( GND ) + ( \Add5~2  ))
// \Add5~6  = CARRY(( cursor_counter[1] ) + ( GND ) + ( \Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cursor_counter[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~5_sumout ),
	.cout(\Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \Add5~5 .extended_lut = "off";
defparam \Add5~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N45
cyclonev_lcell_comb \cursor_counter[1]~1 (
// Equation(s):
// \cursor_counter[1]~1_combout  = ( \Equal1~1_combout  & ( \Add5~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add5~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cursor_counter[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cursor_counter[1]~1 .extended_lut = "off";
defparam \cursor_counter[1]~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \cursor_counter[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N42
cyclonev_lcell_comb \cursor_counter[1] (
// Equation(s):
// cursor_counter[1] = ( \cursor_counter[1]~1_combout  & ( (!\ccounter_x[0]~0_combout ) # (cursor_counter[1]) ) ) # ( !\cursor_counter[1]~1_combout  & ( (cursor_counter[1] & \ccounter_x[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(!cursor_counter[1]),
	.datac(gnd),
	.datad(!\ccounter_x[0]~0_combout ),
	.datae(gnd),
	.dataf(!\cursor_counter[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(cursor_counter[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cursor_counter[1] .extended_lut = "off";
defparam \cursor_counter[1] .lut_mask = 64'h00330033FF33FF33;
defparam \cursor_counter[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N6
cyclonev_lcell_comb \Add5~9 (
// Equation(s):
// \Add5~9_sumout  = SUM(( cursor_counter[2] ) + ( GND ) + ( \Add5~6  ))
// \Add5~10  = CARRY(( cursor_counter[2] ) + ( GND ) + ( \Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cursor_counter[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~9_sumout ),
	.cout(\Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \Add5~9 .extended_lut = "off";
defparam \Add5~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N39
cyclonev_lcell_comb \cursor_counter[2]~2 (
// Equation(s):
// \cursor_counter[2]~2_combout  = ( \Equal1~1_combout  & ( \Add5~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add5~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cursor_counter[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cursor_counter[2]~2 .extended_lut = "off";
defparam \cursor_counter[2]~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \cursor_counter[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N36
cyclonev_lcell_comb \cursor_counter[2] (
// Equation(s):
// cursor_counter[2] = ( \cursor_counter[2]~2_combout  & ( (!\ccounter_x[0]~0_combout ) # (cursor_counter[2]) ) ) # ( !\cursor_counter[2]~2_combout  & ( (\ccounter_x[0]~0_combout  & cursor_counter[2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ccounter_x[0]~0_combout ),
	.datad(!cursor_counter[2]),
	.datae(gnd),
	.dataf(!\cursor_counter[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(cursor_counter[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cursor_counter[2] .extended_lut = "off";
defparam \cursor_counter[2] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \cursor_counter[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N9
cyclonev_lcell_comb \Add5~13 (
// Equation(s):
// \Add5~13_sumout  = SUM(( cursor_counter[3] ) + ( GND ) + ( \Add5~10  ))
// \Add5~14  = CARRY(( cursor_counter[3] ) + ( GND ) + ( \Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!cursor_counter[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~13_sumout ),
	.cout(\Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \Add5~13 .extended_lut = "off";
defparam \Add5~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N39
cyclonev_lcell_comb \cursor_counter[3]~3 (
// Equation(s):
// \cursor_counter[3]~3_combout  = ( \Equal1~1_combout  & ( \Add5~13_sumout  ) )

	.dataa(gnd),
	.datab(!\Add5~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cursor_counter[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cursor_counter[3]~3 .extended_lut = "off";
defparam \cursor_counter[3]~3 .lut_mask = 64'h0000000033333333;
defparam \cursor_counter[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N3
cyclonev_lcell_comb \cursor_counter[3] (
// Equation(s):
// cursor_counter[3] = ( \ccounter_x[0]~0_combout  & ( \cursor_counter[3]~3_combout  & ( cursor_counter[3] ) ) ) # ( !\ccounter_x[0]~0_combout  & ( \cursor_counter[3]~3_combout  ) ) # ( \ccounter_x[0]~0_combout  & ( !\cursor_counter[3]~3_combout  & ( 
// cursor_counter[3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cursor_counter[3]),
	.datae(!\ccounter_x[0]~0_combout ),
	.dataf(!\cursor_counter[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(cursor_counter[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cursor_counter[3] .extended_lut = "off";
defparam \cursor_counter[3] .lut_mask = 64'h000000FFFFFF00FF;
defparam \cursor_counter[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N12
cyclonev_lcell_comb \Add5~17 (
// Equation(s):
// \Add5~17_sumout  = SUM(( cursor_counter[4] ) + ( GND ) + ( \Add5~14  ))
// \Add5~18  = CARRY(( cursor_counter[4] ) + ( GND ) + ( \Add5~14  ))

	.dataa(gnd),
	.datab(!cursor_counter[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~17_sumout ),
	.cout(\Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \Add5~17 .extended_lut = "off";
defparam \Add5~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N6
cyclonev_lcell_comb \cursor_counter[4]~4 (
// Equation(s):
// \cursor_counter[4]~4_combout  = ( \Equal1~1_combout  & ( \Add5~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Equal1~1_combout ),
	.dataf(!\Add5~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cursor_counter[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cursor_counter[4]~4 .extended_lut = "off";
defparam \cursor_counter[4]~4 .lut_mask = 64'h000000000000FFFF;
defparam \cursor_counter[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N57
cyclonev_lcell_comb \cursor_counter[4] (
// Equation(s):
// cursor_counter[4] = ( \ccounter_x[0]~0_combout  & ( \cursor_counter[4]~4_combout  & ( cursor_counter[4] ) ) ) # ( !\ccounter_x[0]~0_combout  & ( \cursor_counter[4]~4_combout  ) ) # ( \ccounter_x[0]~0_combout  & ( !\cursor_counter[4]~4_combout  & ( 
// cursor_counter[4] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!cursor_counter[4]),
	.datad(gnd),
	.datae(!\ccounter_x[0]~0_combout ),
	.dataf(!\cursor_counter[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(cursor_counter[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cursor_counter[4] .extended_lut = "off";
defparam \cursor_counter[4] .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \cursor_counter[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N15
cyclonev_lcell_comb \Add5~21 (
// Equation(s):
// \Add5~21_sumout  = SUM(( cursor_counter[5] ) + ( GND ) + ( \Add5~18  ))
// \Add5~22  = CARRY(( cursor_counter[5] ) + ( GND ) + ( \Add5~18  ))

	.dataa(!cursor_counter[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~21_sumout ),
	.cout(\Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \Add5~21 .extended_lut = "off";
defparam \Add5~21 .lut_mask = 64'h0000FFFF00005555;
defparam \Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N27
cyclonev_lcell_comb \cursor_counter[5]~5 (
// Equation(s):
// \cursor_counter[5]~5_combout  = ( \Add5~21_sumout  & ( \Equal1~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add5~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cursor_counter[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cursor_counter[5]~5 .extended_lut = "off";
defparam \cursor_counter[5]~5 .lut_mask = 64'h000000000F0F0F0F;
defparam \cursor_counter[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N24
cyclonev_lcell_comb \cursor_counter[5] (
// Equation(s):
// cursor_counter[5] = ( \cursor_counter[5]~5_combout  & ( (!\ccounter_x[0]~0_combout ) # (cursor_counter[5]) ) ) # ( !\cursor_counter[5]~5_combout  & ( (cursor_counter[5] & \ccounter_x[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!cursor_counter[5]),
	.datad(!\ccounter_x[0]~0_combout ),
	.datae(gnd),
	.dataf(!\cursor_counter[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(cursor_counter[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cursor_counter[5] .extended_lut = "off";
defparam \cursor_counter[5] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \cursor_counter[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N18
cyclonev_lcell_comb \Add5~25 (
// Equation(s):
// \Add5~25_sumout  = SUM(( cursor_counter[6] ) + ( GND ) + ( \Add5~22  ))
// \Add5~26  = CARRY(( cursor_counter[6] ) + ( GND ) + ( \Add5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!cursor_counter[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~25_sumout ),
	.cout(\Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \Add5~25 .extended_lut = "off";
defparam \Add5~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N48
cyclonev_lcell_comb \cursor_counter[6]~6 (
// Equation(s):
// \cursor_counter[6]~6_combout  = ( \Equal1~1_combout  & ( \Add5~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add5~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cursor_counter[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cursor_counter[6]~6 .extended_lut = "off";
defparam \cursor_counter[6]~6 .lut_mask = 64'h000000000F0F0F0F;
defparam \cursor_counter[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N51
cyclonev_lcell_comb \cursor_counter[6] (
// Equation(s):
// cursor_counter[6] = ( \cursor_counter[6]~6_combout  & ( (!\ccounter_x[0]~0_combout ) # (cursor_counter[6]) ) ) # ( !\cursor_counter[6]~6_combout  & ( (cursor_counter[6] & \ccounter_x[0]~0_combout ) ) )

	.dataa(!cursor_counter[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ccounter_x[0]~0_combout ),
	.datae(gnd),
	.dataf(!\cursor_counter[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(cursor_counter[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cursor_counter[6] .extended_lut = "off";
defparam \cursor_counter[6] .lut_mask = 64'h00550055FF55FF55;
defparam \cursor_counter[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N21
cyclonev_lcell_comb \Add5~29 (
// Equation(s):
// \Add5~29_sumout  = SUM(( cursor_counter[7] ) + ( GND ) + ( \Add5~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!cursor_counter[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add5~29 .extended_lut = "off";
defparam \Add5~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N33
cyclonev_lcell_comb \cursor_counter[7]~7 (
// Equation(s):
// \cursor_counter[7]~7_combout  = ( \Equal1~1_combout  & ( \Add5~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add5~29_sumout ),
	.datae(gnd),
	.dataf(!\Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cursor_counter[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cursor_counter[7]~7 .extended_lut = "off";
defparam \cursor_counter[7]~7 .lut_mask = 64'h0000000000FF00FF;
defparam \cursor_counter[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N30
cyclonev_lcell_comb \cursor_counter[7] (
// Equation(s):
// cursor_counter[7] = ( \cursor_counter[7]~7_combout  & ( (!\ccounter_x[0]~0_combout ) # (cursor_counter[7]) ) ) # ( !\cursor_counter[7]~7_combout  & ( (cursor_counter[7] & \ccounter_x[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(!cursor_counter[7]),
	.datac(gnd),
	.datad(!\ccounter_x[0]~0_combout ),
	.datae(gnd),
	.dataf(!\cursor_counter[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(cursor_counter[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cursor_counter[7] .extended_lut = "off";
defparam \cursor_counter[7] .lut_mask = 64'h00330033FF33FF33;
defparam \cursor_counter[7] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \comb_219|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({cursor_counter[7],cursor_counter[6],cursor_counter[5],cursor_counter[4],cursor_counter[3],cursor_counter[2],cursor_counter[1],cursor_counter[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_219|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_219|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \comb_219|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \comb_219|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "cursormemory:comb_219|altsyncram:altsyncram_component|altsyncram_1gm1:auto_generated|ALTSYNCRAM";
defparam \comb_219|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \comb_219|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \comb_219|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \comb_219|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \comb_219|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \comb_219|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \comb_219|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \comb_219|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \comb_219|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \comb_219|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \comb_219|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \comb_219|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \comb_219|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_219|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \comb_219|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \comb_219|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N3
cyclonev_lcell_comb \ccounter_x[0]~1 (
// Equation(s):
// \ccounter_x[0]~1_combout  = ( \Mux0~3_combout  & ( (!\Mux1~0_combout ) # (ccounter_x[0]) ) ) # ( !\Mux0~3_combout  )

	.dataa(gnd),
	.datab(!ccounter_x[0]),
	.datac(gnd),
	.datad(!\Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ccounter_x[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ccounter_x[0]~1 .extended_lut = "off";
defparam \ccounter_x[0]~1 .lut_mask = 64'hFFFFFFFFFF33FF33;
defparam \ccounter_x[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N45
cyclonev_lcell_comb \ccounter_x[0] (
// Equation(s):
// ccounter_x[0] = ( \ccounter_x[0]~1_combout  & ( (ccounter_x[0] & \ccounter_x[0]~0_combout ) ) ) # ( !\ccounter_x[0]~1_combout  & ( (!\ccounter_x[0]~0_combout ) # (ccounter_x[0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!ccounter_x[0]),
	.datad(!\ccounter_x[0]~0_combout ),
	.datae(gnd),
	.dataf(!\ccounter_x[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(ccounter_x[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ccounter_x[0] .extended_lut = "off";
defparam \ccounter_x[0] .lut_mask = 64'hFF0FFF0F000F000F;
defparam \ccounter_x[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N27
cyclonev_lcell_comb \x[0]~0 (
// Equation(s):
// \x[0]~0_combout  = ( !ccounter_x[0] & ( \Mux0~3_combout  ) ) # ( ccounter_x[0] & ( !\Mux0~3_combout  & ( bcounter_x[0] ) ) ) # ( !ccounter_x[0] & ( !\Mux0~3_combout  & ( bcounter_x[0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!bcounter_x[0]),
	.datae(!ccounter_x[0]),
	.dataf(!\Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[0]~0 .extended_lut = "off";
defparam \x[0]~0 .lut_mask = 64'h00FF00FFFFFF0000;
defparam \x[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N21
cyclonev_lcell_comb \x[0] (
// Equation(s):
// x[0] = ( x[0] & ( \x[0]~0_combout  ) ) # ( !x[0] & ( \x[0]~0_combout  & ( \Mux1~0_combout  ) ) ) # ( x[0] & ( !\x[0]~0_combout  & ( !\Mux1~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux1~0_combout ),
	.datad(gnd),
	.datae(!x[0]),
	.dataf(!\x[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(x[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[0] .extended_lut = "off";
defparam \x[0] .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \x[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N21
cyclonev_lcell_comb \ccounter_x[1]~2 (
// Equation(s):
// \ccounter_x[1]~2_combout  = ( \Mux0~3_combout  & ( (\Mux1~0_combout  & (!ccounter_x[1] $ (!ccounter_x[0]))) ) )

	.dataa(!ccounter_x[1]),
	.datab(gnd),
	.datac(!\Mux1~0_combout ),
	.datad(!ccounter_x[0]),
	.datae(gnd),
	.dataf(!\Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ccounter_x[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ccounter_x[1]~2 .extended_lut = "off";
defparam \ccounter_x[1]~2 .lut_mask = 64'h00000000050A050A;
defparam \ccounter_x[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N18
cyclonev_lcell_comb \ccounter_x[1] (
// Equation(s):
// ccounter_x[1] = ( \ccounter_x[1]~2_combout  & ( (!\ccounter_x[0]~0_combout ) # (ccounter_x[1]) ) ) # ( !\ccounter_x[1]~2_combout  & ( (ccounter_x[1] & \ccounter_x[0]~0_combout ) ) )

	.dataa(!ccounter_x[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ccounter_x[0]~0_combout ),
	.datae(gnd),
	.dataf(!\ccounter_x[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(ccounter_x[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ccounter_x[1] .extended_lut = "off";
defparam \ccounter_x[1] .lut_mask = 64'h00550055FF55FF55;
defparam \ccounter_x[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N51
cyclonev_lcell_comb \x[1]~1 (
// Equation(s):
// \x[1]~1_combout  = ( \Mux0~3_combout  & ( !ccounter_x[1] $ (ccounter_x[0]) ) ) # ( !\Mux0~3_combout  & ( bcounter_x[1] ) )

	.dataa(gnd),
	.datab(!ccounter_x[1]),
	.datac(!bcounter_x[1]),
	.datad(!ccounter_x[0]),
	.datae(gnd),
	.dataf(!\Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[1]~1 .extended_lut = "off";
defparam \x[1]~1 .lut_mask = 64'h0F0F0F0FCC33CC33;
defparam \x[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N15
cyclonev_lcell_comb \x[1] (
// Equation(s):
// x[1] = ( \x[1]~1_combout  & ( (\Mux1~0_combout ) # (x[1]) ) ) # ( !\x[1]~1_combout  & ( (x[1] & !\Mux1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!x[1]),
	.datad(!\Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\x[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(x[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[1] .extended_lut = "off";
defparam \x[1] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \x[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N42
cyclonev_lcell_comb \ccounter_x[2]~3 (
// Equation(s):
// \ccounter_x[2]~3_combout  = ( ccounter_x[2] & ( (\Mux0~3_combout  & (\Mux1~0_combout  & ((!ccounter_x[0]) # (!ccounter_x[1])))) ) ) # ( !ccounter_x[2] & ( (ccounter_x[0] & (ccounter_x[1] & (\Mux0~3_combout  & \Mux1~0_combout ))) ) )

	.dataa(!ccounter_x[0]),
	.datab(!ccounter_x[1]),
	.datac(!\Mux0~3_combout ),
	.datad(!\Mux1~0_combout ),
	.datae(gnd),
	.dataf(!ccounter_x[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ccounter_x[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ccounter_x[2]~3 .extended_lut = "off";
defparam \ccounter_x[2]~3 .lut_mask = 64'h00010001000E000E;
defparam \ccounter_x[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N57
cyclonev_lcell_comb \ccounter_x[2] (
// Equation(s):
// ccounter_x[2] = ( \ccounter_x[2]~3_combout  & ( (!\ccounter_x[0]~0_combout ) # (ccounter_x[2]) ) ) # ( !\ccounter_x[2]~3_combout  & ( (\ccounter_x[0]~0_combout  & ccounter_x[2]) ) )

	.dataa(!\ccounter_x[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!ccounter_x[2]),
	.datae(gnd),
	.dataf(!\ccounter_x[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(ccounter_x[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ccounter_x[2] .extended_lut = "off";
defparam \ccounter_x[2] .lut_mask = 64'h00550055AAFFAAFF;
defparam \ccounter_x[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N9
cyclonev_lcell_comb \x[2]~2 (
// Equation(s):
// \x[2]~2_combout  = ( \Mux0~3_combout  & ( !ccounter_x[2] $ (((ccounter_x[0]) # (ccounter_x[1]))) ) ) # ( !\Mux0~3_combout  & ( bcounter_x[2] ) )

	.dataa(!ccounter_x[1]),
	.datab(!ccounter_x[2]),
	.datac(!ccounter_x[0]),
	.datad(!bcounter_x[2]),
	.datae(gnd),
	.dataf(!\Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[2]~2 .extended_lut = "off";
defparam \x[2]~2 .lut_mask = 64'h00FF00FF93939393;
defparam \x[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N48
cyclonev_lcell_comb \x[2] (
// Equation(s):
// x[2] = ( \x[2]~2_combout  & ( (\Mux1~0_combout ) # (x[2]) ) ) # ( !\x[2]~2_combout  & ( (x[2] & !\Mux1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!x[2]),
	.datad(!\Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\x[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(x[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[2] .extended_lut = "off";
defparam \x[2] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \x[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N24
cyclonev_lcell_comb \ccounter_x[3]~4 (
// Equation(s):
// \ccounter_x[3]~4_combout  = ( ccounter_x[2] & ( \Mux0~3_combout  & ( (\Mux1~0_combout  & (!ccounter_x[3] $ (((!ccounter_x[0]) # (!ccounter_x[1]))))) ) ) ) # ( !ccounter_x[2] & ( \Mux0~3_combout  & ( (ccounter_x[3] & \Mux1~0_combout ) ) ) )

	.dataa(!ccounter_x[0]),
	.datab(!ccounter_x[3]),
	.datac(!ccounter_x[1]),
	.datad(!\Mux1~0_combout ),
	.datae(!ccounter_x[2]),
	.dataf(!\Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ccounter_x[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ccounter_x[3]~4 .extended_lut = "off";
defparam \ccounter_x[3]~4 .lut_mask = 64'h0000000000330036;
defparam \ccounter_x[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N6
cyclonev_lcell_comb \ccounter_x[3] (
// Equation(s):
// ccounter_x[3] = ( \ccounter_x[3]~4_combout  & ( (!\ccounter_x[0]~0_combout ) # (ccounter_x[3]) ) ) # ( !\ccounter_x[3]~4_combout  & ( (\ccounter_x[0]~0_combout  & ccounter_x[3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ccounter_x[0]~0_combout ),
	.datad(!ccounter_x[3]),
	.datae(gnd),
	.dataf(!\ccounter_x[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(ccounter_x[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ccounter_x[3] .extended_lut = "off";
defparam \ccounter_x[3] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \ccounter_x[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N36
cyclonev_lcell_comb \x[3]~3 (
// Equation(s):
// \x[3]~3_combout  = ( ccounter_x[0] & ( \Mux0~3_combout  & ( !ccounter_x[3] ) ) ) # ( !ccounter_x[0] & ( \Mux0~3_combout  & ( !ccounter_x[3] $ (((!ccounter_x[1] & !ccounter_x[2]))) ) ) ) # ( ccounter_x[0] & ( !\Mux0~3_combout  & ( bcounter_x[3] ) ) ) # ( 
// !ccounter_x[0] & ( !\Mux0~3_combout  & ( bcounter_x[3] ) ) )

	.dataa(!ccounter_x[1]),
	.datab(!ccounter_x[2]),
	.datac(!ccounter_x[3]),
	.datad(!bcounter_x[3]),
	.datae(!ccounter_x[0]),
	.dataf(!\Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[3]~3 .extended_lut = "off";
defparam \x[3]~3 .lut_mask = 64'h00FF00FF7878F0F0;
defparam \x[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N54
cyclonev_lcell_comb \x[3] (
// Equation(s):
// x[3] = ( \x[3]~3_combout  & ( (\Mux1~0_combout ) # (x[3]) ) ) # ( !\x[3]~3_combout  & ( (x[3] & !\Mux1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!x[3]),
	.datad(!\Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\x[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(x[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[3] .extended_lut = "off";
defparam \x[3] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \x[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N30
cyclonev_lcell_comb \x[4]~4 (
// Equation(s):
// \x[4]~4_combout  = ( ccounter_x[0] & ( \Mux0~3_combout  & ( ccounter_x[3] ) ) ) # ( !ccounter_x[0] & ( \Mux0~3_combout  & ( (ccounter_x[3] & ((ccounter_x[2]) # (ccounter_x[1]))) ) ) ) # ( ccounter_x[0] & ( !\Mux0~3_combout  & ( bcounter_x[4] ) ) ) # ( 
// !ccounter_x[0] & ( !\Mux0~3_combout  & ( bcounter_x[4] ) ) )

	.dataa(!ccounter_x[1]),
	.datab(!ccounter_x[2]),
	.datac(!ccounter_x[3]),
	.datad(!bcounter_x[4]),
	.datae(!ccounter_x[0]),
	.dataf(!\Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[4]~4 .extended_lut = "off";
defparam \x[4]~4 .lut_mask = 64'h00FF00FF07070F0F;
defparam \x[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N3
cyclonev_lcell_comb \x[4] (
// Equation(s):
// x[4] = ( \x[4]~4_combout  & ( (x[4]) # (\Mux1~0_combout ) ) ) # ( !\x[4]~4_combout  & ( (!\Mux1~0_combout  & x[4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux1~0_combout ),
	.datad(!x[4]),
	.datae(gnd),
	.dataf(!\x[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(x[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[4] .extended_lut = "off";
defparam \x[4] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \x[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N15
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( \Mux1~0_combout  & ( !\Mux0~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mux1~0_combout ),
	.dataf(!\Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'h0000FFFF00000000;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N45
cyclonev_lcell_comb \x[5] (
// Equation(s):
// x[5] = ( !\Equal1~1_combout  & ( (!\Equal1~0_combout  & (x[5])) # (\Equal1~0_combout  & ((bcounter_x[5]))) ) )

	.dataa(gnd),
	.datab(!x[5]),
	.datac(!bcounter_x[5]),
	.datad(!\Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(x[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[5] .extended_lut = "off";
defparam \x[5] .lut_mask = 64'h330F330F00000000;
defparam \x[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N15
cyclonev_lcell_comb \x[6] (
// Equation(s):
// x[6] = ( \Equal1~1_combout  ) # ( !\Equal1~1_combout  & ( (!\Equal1~0_combout  & ((x[6]))) # (\Equal1~0_combout  & (bcounter_x[6])) ) )

	.dataa(!bcounter_x[6]),
	.datab(gnd),
	.datac(!x[6]),
	.datad(!\Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(x[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[6] .extended_lut = "off";
defparam \x[6] .lut_mask = 64'h0F550F55FFFFFFFF;
defparam \x[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N12
cyclonev_lcell_comb \x[7] (
// Equation(s):
// x[7] = ( !\Equal1~1_combout  & ( (!\Equal1~0_combout  & (x[7])) # (\Equal1~0_combout  & ((bcounter_x[7]))) ) )

	.dataa(gnd),
	.datab(!x[7]),
	.datac(!\Equal1~0_combout ),
	.datad(!bcounter_x[7]),
	.datae(gnd),
	.dataf(!\Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(x[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[7] .extended_lut = "off";
defparam \x[7] .lut_mask = 64'h303F303F00000000;
defparam \x[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N19
dffeas \comb_224|VGA|controller|xCounter[6]~DUPLICATE (
	.clk(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\comb_224|VGA|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\comb_224|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_224|VGA|controller|xCounter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_224|VGA|controller|xCounter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \comb_224|VGA|controller|xCounter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \comb_224|VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\comb_224|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode129w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\comb_219|altsyncram_component|auto_generated|q_a [2]}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,x[7],x[6],x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\comb_224|VGA|controller|controller_translator|Add1~37_sumout ,\comb_224|VGA|controller|controller_translator|Add1~33_sumout ,\comb_224|VGA|controller|controller_translator|Add1~29_sumout ,\comb_224|VGA|controller|controller_translator|Add1~25_sumout ,
\comb_224|VGA|controller|controller_translator|Add1~21_sumout ,\comb_224|VGA|controller|controller_translator|Add1~17_sumout ,\comb_224|VGA|controller|controller_translator|Add1~13_sumout ,\comb_224|VGA|controller|controller_translator|Add1~9_sumout ,
\comb_224|VGA|controller|xCounter[6]~DUPLICATE_q ,\comb_224|VGA|controller|xCounter [5],\comb_224|VGA|controller|xCounter [4],\comb_224|VGA|controller|xCounter [3],\comb_224|VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\comb_224|VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "display:comb_224|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_r8k1:auto_generated|ALTSYNCRAM";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N3
cyclonev_lcell_comb \comb_224|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode138w[2] (
// Equation(s):
// \comb_224|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode138w [2] = ( !\comb_224|VGA|controller|controller_translator|Add1~1_sumout  & ( \comb_224|VGA|controller|controller_translator|Add1~5_sumout  ) )

	.dataa(!\comb_224|VGA|controller|controller_translator|Add1~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\comb_224|VGA|controller|controller_translator|Add1~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_224|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode138w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode138w[2] .extended_lut = "off";
defparam \comb_224|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode138w[2] .lut_mask = 64'h5555000055550000;
defparam \comb_224|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode138w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\comb_224|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode138w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\comb_219|altsyncram_component|auto_generated|q_a [2],\comb_219|altsyncram_component|auto_generated|q_a [1]}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,x[7],x[6],x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\comb_224|VGA|controller|controller_translator|Add1~33_sumout ,\comb_224|VGA|controller|controller_translator|Add1~29_sumout ,\comb_224|VGA|controller|controller_translator|Add1~25_sumout ,\comb_224|VGA|controller|controller_translator|Add1~21_sumout ,
\comb_224|VGA|controller|controller_translator|Add1~17_sumout ,\comb_224|VGA|controller|controller_translator|Add1~13_sumout ,\comb_224|VGA|controller|controller_translator|Add1~9_sumout ,\comb_224|VGA|controller|xCounter[6]~DUPLICATE_q ,
\comb_224|VGA|controller|xCounter [5],\comb_224|VGA|controller|xCounter [4],\comb_224|VGA|controller|xCounter [3],\comb_224|VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\comb_224|VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "display:comb_224|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_r8k1:auto_generated|ALTSYNCRAM";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N48
cyclonev_lcell_comb \comb_224|VGA|LessThan1~0 (
// Equation(s):
// \comb_224|VGA|LessThan1~0_combout  = ( x[5] & ( !x[7] ) ) # ( !x[5] & ( (!x[7]) # (!x[6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!x[7]),
	.datad(!x[6]),
	.datae(gnd),
	.dataf(!x[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_224|VGA|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|LessThan1~0 .extended_lut = "off";
defparam \comb_224|VGA|LessThan1~0 .lut_mask = 64'hFFF0FFF0F0F0F0F0;
defparam \comb_224|VGA|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N51
cyclonev_lcell_comb \comb_224|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode115w[2] (
// Equation(s):
// \comb_224|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode115w [2] = ( !\comb_224|VGA|controller|controller_translator|Add1~1_sumout  & ( !\comb_224|VGA|controller|controller_translator|Add1~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\comb_224|VGA|controller|controller_translator|Add1~5_sumout ),
	.datad(gnd),
	.datae(!\comb_224|VGA|controller|controller_translator|Add1~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_224|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode115w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode115w[2] .extended_lut = "off";
defparam \comb_224|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode115w[2] .lut_mask = 64'hF0F00000F0F00000;
defparam \comb_224|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode115w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\comb_224|VGA|LessThan1~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\comb_224|VGA|LessThan1~0_combout ),
	.ena1(\comb_224|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode115w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\comb_219|altsyncram_component|auto_generated|q_a [2]}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,x[7],x[6],x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\comb_224|VGA|controller|controller_translator|Add1~37_sumout ,\comb_224|VGA|controller|controller_translator|Add1~33_sumout ,\comb_224|VGA|controller|controller_translator|Add1~29_sumout ,\comb_224|VGA|controller|controller_translator|Add1~25_sumout ,
\comb_224|VGA|controller|controller_translator|Add1~21_sumout ,\comb_224|VGA|controller|controller_translator|Add1~17_sumout ,\comb_224|VGA|controller|controller_translator|Add1~13_sumout ,\comb_224|VGA|controller|controller_translator|Add1~9_sumout ,
\comb_224|VGA|controller|xCounter [6],\comb_224|VGA|controller|xCounter [5],\comb_224|VGA|controller|xCounter [4],\comb_224|VGA|controller|xCounter [3],\comb_224|VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\comb_224|VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "display:comb_224|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_r8k1:auto_generated|ALTSYNCRAM";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N30
cyclonev_lcell_comb \comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 (
// Equation(s):
// \comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout  = ( \comb_224|VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  & ( (!\comb_224|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((!\comb_224|VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # ((\comb_224|VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout )))) # (\comb_224|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (((\comb_224|VGA|VideoMemory|auto_generated|ram_block1a8 )))) ) ) # ( !\comb_224|VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  & ( (!\comb_224|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\comb_224|VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\comb_224|VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ))) # (\comb_224|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (((\comb_224|VGA|VideoMemory|auto_generated|ram_block1a8 )))) ) )

	.dataa(!\comb_224|VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\comb_224|VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\comb_224|VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.datad(!\comb_224|VGA|VideoMemory|auto_generated|ram_block1a8 ),
	.datae(gnd),
	.dataf(!\comb_224|VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .extended_lut = "off";
defparam \comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .lut_mask = 64'h043704378CBF8CBF;
defparam \comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \comb_224|VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\comb_224|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode129w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\comb_219|altsyncram_component|auto_generated|q_a [1]}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,x[7],x[6],x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\comb_224|VGA|controller|controller_translator|Add1~37_sumout ,\comb_224|VGA|controller|controller_translator|Add1~33_sumout ,\comb_224|VGA|controller|controller_translator|Add1~29_sumout ,\comb_224|VGA|controller|controller_translator|Add1~25_sumout ,
\comb_224|VGA|controller|controller_translator|Add1~21_sumout ,\comb_224|VGA|controller|controller_translator|Add1~17_sumout ,\comb_224|VGA|controller|controller_translator|Add1~13_sumout ,\comb_224|VGA|controller|controller_translator|Add1~9_sumout ,
\comb_224|VGA|controller|xCounter[6]~DUPLICATE_q ,\comb_224|VGA|controller|xCounter [5],\comb_224|VGA|controller|xCounter [4],\comb_224|VGA|controller|xCounter [3],\comb_224|VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\comb_224|VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "display:comb_224|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_r8k1:auto_generated|ALTSYNCRAM";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\comb_224|VGA|LessThan1~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\comb_224|VGA|LessThan1~0_combout ),
	.ena1(\comb_224|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode115w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\comb_219|altsyncram_component|auto_generated|q_a [1]}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,x[7],x[6],x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\comb_224|VGA|controller|controller_translator|Add1~37_sumout ,\comb_224|VGA|controller|controller_translator|Add1~33_sumout ,\comb_224|VGA|controller|controller_translator|Add1~29_sumout ,\comb_224|VGA|controller|controller_translator|Add1~25_sumout ,
\comb_224|VGA|controller|controller_translator|Add1~21_sumout ,\comb_224|VGA|controller|controller_translator|Add1~17_sumout ,\comb_224|VGA|controller|controller_translator|Add1~13_sumout ,\comb_224|VGA|controller|controller_translator|Add1~9_sumout ,
\comb_224|VGA|controller|xCounter [6],\comb_224|VGA|controller|xCounter [5],\comb_224|VGA|controller|xCounter [4],\comb_224|VGA|controller|xCounter [3],\comb_224|VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\comb_224|VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "display:comb_224|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_r8k1:auto_generated|ALTSYNCRAM";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N33
cyclonev_lcell_comb \comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 (
// Equation(s):
// \comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout  = ( \comb_224|VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  & ( (!\comb_224|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((!\comb_224|VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # ((\comb_224|VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout )))) # (\comb_224|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (((\comb_224|VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout )))) ) ) # ( !\comb_224|VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  & ( (!\comb_224|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\comb_224|VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\comb_224|VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout )))) # (\comb_224|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (((\comb_224|VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout )))) ) )

	.dataa(!\comb_224|VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\comb_224|VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\comb_224|VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datad(!\comb_224|VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.datae(gnd),
	.dataf(!\comb_224|VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .extended_lut = "off";
defparam \comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .lut_mask = 64'h034703478BCF8BCF;
defparam \comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\comb_224|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode138w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,\comb_219|altsyncram_component|auto_generated|q_a [0]}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,x[7],x[6],x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\comb_224|VGA|controller|controller_translator|Add1~33_sumout ,\comb_224|VGA|controller|controller_translator|Add1~29_sumout ,\comb_224|VGA|controller|controller_translator|Add1~25_sumout ,\comb_224|VGA|controller|controller_translator|Add1~21_sumout ,
\comb_224|VGA|controller|controller_translator|Add1~17_sumout ,\comb_224|VGA|controller|controller_translator|Add1~13_sumout ,\comb_224|VGA|controller|controller_translator|Add1~9_sumout ,\comb_224|VGA|controller|xCounter[6]~DUPLICATE_q ,
\comb_224|VGA|controller|xCounter [5],\comb_224|VGA|controller|xCounter [4],\comb_224|VGA|controller|xCounter [3],\comb_224|VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\comb_224|VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "display:comb_224|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_r8k1:auto_generated|ALTSYNCRAM";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \comb_224|VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\comb_224|VGA|LessThan1~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\comb_224|VGA|LessThan1~0_combout ),
	.ena1(\comb_224|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode115w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\comb_219|altsyncram_component|auto_generated|q_a [0]}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,x[7],x[6],x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\comb_224|VGA|controller|controller_translator|Add1~37_sumout ,\comb_224|VGA|controller|controller_translator|Add1~33_sumout ,\comb_224|VGA|controller|controller_translator|Add1~29_sumout ,\comb_224|VGA|controller|controller_translator|Add1~25_sumout ,
\comb_224|VGA|controller|controller_translator|Add1~21_sumout ,\comb_224|VGA|controller|controller_translator|Add1~17_sumout ,\comb_224|VGA|controller|controller_translator|Add1~13_sumout ,\comb_224|VGA|controller|controller_translator|Add1~9_sumout ,
\comb_224|VGA|controller|xCounter [6],\comb_224|VGA|controller|xCounter [5],\comb_224|VGA|controller|xCounter [4],\comb_224|VGA|controller|xCounter [3],\comb_224|VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\comb_224|VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "display:comb_224|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_r8k1:auto_generated|ALTSYNCRAM";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\comb_224|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\comb_224|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode129w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\comb_219|altsyncram_component|auto_generated|q_a [0]}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,x[7],x[6],x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\comb_224|VGA|controller|controller_translator|Add1~37_sumout ,\comb_224|VGA|controller|controller_translator|Add1~33_sumout ,\comb_224|VGA|controller|controller_translator|Add1~29_sumout ,\comb_224|VGA|controller|controller_translator|Add1~25_sumout ,
\comb_224|VGA|controller|controller_translator|Add1~21_sumout ,\comb_224|VGA|controller|controller_translator|Add1~17_sumout ,\comb_224|VGA|controller|controller_translator|Add1~13_sumout ,\comb_224|VGA|controller|controller_translator|Add1~9_sumout ,
\comb_224|VGA|controller|xCounter[6]~DUPLICATE_q ,\comb_224|VGA|controller|xCounter [5],\comb_224|VGA|controller|xCounter [4],\comb_224|VGA|controller|xCounter [3],\comb_224|VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\comb_224|VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "display:comb_224|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_r8k1:auto_generated|ALTSYNCRAM";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N39
cyclonev_lcell_comb \comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 (
// Equation(s):
// \comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout  = ( \comb_224|VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( 
// (!\comb_224|VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # (\comb_224|VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ) ) ) ) # ( !\comb_224|VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// \comb_224|VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( (!\comb_224|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\comb_224|VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ))) # 
// (\comb_224|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\comb_224|VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout )) ) ) ) # ( \comb_224|VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\comb_224|VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( (\comb_224|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \comb_224|VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ) ) ) ) # ( 
// !\comb_224|VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( !\comb_224|VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( (!\comb_224|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\comb_224|VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ))) # (\comb_224|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\comb_224|VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout )) ) ) )

	.dataa(!\comb_224|VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\comb_224|VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datac(!\comb_224|VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datad(gnd),
	.datae(!\comb_224|VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(!\comb_224|VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .extended_lut = "off";
defparam \comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .lut_mask = 64'h1B1B11111B1BBBBB;
defparam \comb_224|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y81_N92
cyclonev_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N92
cyclonev_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N78
cyclonev_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N36
cyclonev_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N4
cyclonev_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
