#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b66ee0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b29320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1b308a0 .functor NOT 1, L_0x1b9a000, C4<0>, C4<0>, C4<0>;
L_0x1b99de0 .functor XOR 2, L_0x1b99c80, L_0x1b99d40, C4<00>, C4<00>;
L_0x1b99ef0 .functor XOR 2, L_0x1b99de0, L_0x1b99e50, C4<00>, C4<00>;
v0x1b92360_0 .net *"_ivl_10", 1 0, L_0x1b99e50;  1 drivers
v0x1b92460_0 .net *"_ivl_12", 1 0, L_0x1b99ef0;  1 drivers
v0x1b92540_0 .net *"_ivl_2", 1 0, L_0x1b95680;  1 drivers
v0x1b92600_0 .net *"_ivl_4", 1 0, L_0x1b99c80;  1 drivers
v0x1b926e0_0 .net *"_ivl_6", 1 0, L_0x1b99d40;  1 drivers
v0x1b92810_0 .net *"_ivl_8", 1 0, L_0x1b99de0;  1 drivers
v0x1b928f0_0 .net "a", 0 0, v0x1b8d4e0_0;  1 drivers
v0x1b92990_0 .net "b", 0 0, v0x1b8d580_0;  1 drivers
v0x1b92a30_0 .net "c", 0 0, v0x1b8d620_0;  1 drivers
v0x1b92ad0_0 .var "clk", 0 0;
v0x1b92b70_0 .net "d", 0 0, v0x1b8d760_0;  1 drivers
v0x1b92c10_0 .net "out_pos_dut", 0 0, L_0x1b99b20;  1 drivers
v0x1b92cb0_0 .net "out_pos_ref", 0 0, L_0x1b941e0;  1 drivers
v0x1b92d50_0 .net "out_sop_dut", 0 0, L_0x1b97580;  1 drivers
v0x1b92df0_0 .net "out_sop_ref", 0 0, L_0x1b683f0;  1 drivers
v0x1b92e90_0 .var/2u "stats1", 223 0;
v0x1b92f30_0 .var/2u "strobe", 0 0;
v0x1b92fd0_0 .net "tb_match", 0 0, L_0x1b9a000;  1 drivers
v0x1b930a0_0 .net "tb_mismatch", 0 0, L_0x1b308a0;  1 drivers
v0x1b93140_0 .net "wavedrom_enable", 0 0, v0x1b8da30_0;  1 drivers
v0x1b93210_0 .net "wavedrom_title", 511 0, v0x1b8dad0_0;  1 drivers
L_0x1b95680 .concat [ 1 1 0 0], L_0x1b941e0, L_0x1b683f0;
L_0x1b99c80 .concat [ 1 1 0 0], L_0x1b941e0, L_0x1b683f0;
L_0x1b99d40 .concat [ 1 1 0 0], L_0x1b99b20, L_0x1b97580;
L_0x1b99e50 .concat [ 1 1 0 0], L_0x1b941e0, L_0x1b683f0;
L_0x1b9a000 .cmp/eeq 2, L_0x1b95680, L_0x1b99ef0;
S_0x1b2d5d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1b29320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1b30c80 .functor AND 1, v0x1b8d620_0, v0x1b8d760_0, C4<1>, C4<1>;
L_0x1b31060 .functor NOT 1, v0x1b8d4e0_0, C4<0>, C4<0>, C4<0>;
L_0x1b31440 .functor NOT 1, v0x1b8d580_0, C4<0>, C4<0>, C4<0>;
L_0x1b316c0 .functor AND 1, L_0x1b31060, L_0x1b31440, C4<1>, C4<1>;
L_0x1b4a200 .functor AND 1, L_0x1b316c0, v0x1b8d620_0, C4<1>, C4<1>;
L_0x1b683f0 .functor OR 1, L_0x1b30c80, L_0x1b4a200, C4<0>, C4<0>;
L_0x1b93660 .functor NOT 1, v0x1b8d580_0, C4<0>, C4<0>, C4<0>;
L_0x1b936d0 .functor OR 1, L_0x1b93660, v0x1b8d760_0, C4<0>, C4<0>;
L_0x1b937e0 .functor AND 1, v0x1b8d620_0, L_0x1b936d0, C4<1>, C4<1>;
L_0x1b938a0 .functor NOT 1, v0x1b8d4e0_0, C4<0>, C4<0>, C4<0>;
L_0x1b93970 .functor OR 1, L_0x1b938a0, v0x1b8d580_0, C4<0>, C4<0>;
L_0x1b939e0 .functor AND 1, L_0x1b937e0, L_0x1b93970, C4<1>, C4<1>;
L_0x1b93b60 .functor NOT 1, v0x1b8d580_0, C4<0>, C4<0>, C4<0>;
L_0x1b93bd0 .functor OR 1, L_0x1b93b60, v0x1b8d760_0, C4<0>, C4<0>;
L_0x1b93af0 .functor AND 1, v0x1b8d620_0, L_0x1b93bd0, C4<1>, C4<1>;
L_0x1b93d60 .functor NOT 1, v0x1b8d4e0_0, C4<0>, C4<0>, C4<0>;
L_0x1b93e60 .functor OR 1, L_0x1b93d60, v0x1b8d760_0, C4<0>, C4<0>;
L_0x1b93f20 .functor AND 1, L_0x1b93af0, L_0x1b93e60, C4<1>, C4<1>;
L_0x1b940d0 .functor XNOR 1, L_0x1b939e0, L_0x1b93f20, C4<0>, C4<0>;
v0x1b301d0_0 .net *"_ivl_0", 0 0, L_0x1b30c80;  1 drivers
v0x1b305d0_0 .net *"_ivl_12", 0 0, L_0x1b93660;  1 drivers
v0x1b309b0_0 .net *"_ivl_14", 0 0, L_0x1b936d0;  1 drivers
v0x1b30d90_0 .net *"_ivl_16", 0 0, L_0x1b937e0;  1 drivers
v0x1b31170_0 .net *"_ivl_18", 0 0, L_0x1b938a0;  1 drivers
v0x1b31550_0 .net *"_ivl_2", 0 0, L_0x1b31060;  1 drivers
v0x1b317d0_0 .net *"_ivl_20", 0 0, L_0x1b93970;  1 drivers
v0x1b8ba50_0 .net *"_ivl_24", 0 0, L_0x1b93b60;  1 drivers
v0x1b8bb30_0 .net *"_ivl_26", 0 0, L_0x1b93bd0;  1 drivers
v0x1b8bc10_0 .net *"_ivl_28", 0 0, L_0x1b93af0;  1 drivers
v0x1b8bcf0_0 .net *"_ivl_30", 0 0, L_0x1b93d60;  1 drivers
v0x1b8bdd0_0 .net *"_ivl_32", 0 0, L_0x1b93e60;  1 drivers
v0x1b8beb0_0 .net *"_ivl_36", 0 0, L_0x1b940d0;  1 drivers
L_0x7fd4b25ef018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1b8bf70_0 .net *"_ivl_38", 0 0, L_0x7fd4b25ef018;  1 drivers
v0x1b8c050_0 .net *"_ivl_4", 0 0, L_0x1b31440;  1 drivers
v0x1b8c130_0 .net *"_ivl_6", 0 0, L_0x1b316c0;  1 drivers
v0x1b8c210_0 .net *"_ivl_8", 0 0, L_0x1b4a200;  1 drivers
v0x1b8c2f0_0 .net "a", 0 0, v0x1b8d4e0_0;  alias, 1 drivers
v0x1b8c3b0_0 .net "b", 0 0, v0x1b8d580_0;  alias, 1 drivers
v0x1b8c470_0 .net "c", 0 0, v0x1b8d620_0;  alias, 1 drivers
v0x1b8c530_0 .net "d", 0 0, v0x1b8d760_0;  alias, 1 drivers
v0x1b8c5f0_0 .net "out_pos", 0 0, L_0x1b941e0;  alias, 1 drivers
v0x1b8c6b0_0 .net "out_sop", 0 0, L_0x1b683f0;  alias, 1 drivers
v0x1b8c770_0 .net "pos0", 0 0, L_0x1b939e0;  1 drivers
v0x1b8c830_0 .net "pos1", 0 0, L_0x1b93f20;  1 drivers
L_0x1b941e0 .functor MUXZ 1, L_0x7fd4b25ef018, L_0x1b939e0, L_0x1b940d0, C4<>;
S_0x1b8c9b0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1b29320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1b8d4e0_0 .var "a", 0 0;
v0x1b8d580_0 .var "b", 0 0;
v0x1b8d620_0 .var "c", 0 0;
v0x1b8d6c0_0 .net "clk", 0 0, v0x1b92ad0_0;  1 drivers
v0x1b8d760_0 .var "d", 0 0;
v0x1b8d850_0 .var/2u "fail", 0 0;
v0x1b8d8f0_0 .var/2u "fail1", 0 0;
v0x1b8d990_0 .net "tb_match", 0 0, L_0x1b9a000;  alias, 1 drivers
v0x1b8da30_0 .var "wavedrom_enable", 0 0;
v0x1b8dad0_0 .var "wavedrom_title", 511 0;
E_0x1b3db70/0 .event negedge, v0x1b8d6c0_0;
E_0x1b3db70/1 .event posedge, v0x1b8d6c0_0;
E_0x1b3db70 .event/or E_0x1b3db70/0, E_0x1b3db70/1;
S_0x1b8cce0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1b8c9b0;
 .timescale -12 -12;
v0x1b8cf20_0 .var/2s "i", 31 0;
E_0x1b3da10 .event posedge, v0x1b8d6c0_0;
S_0x1b8d020 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1b8c9b0;
 .timescale -12 -12;
v0x1b8d220_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b8d300 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1b8c9b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b8dcb0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1b29320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1b94390 .functor NOT 1, v0x1b8d580_0, C4<0>, C4<0>, C4<0>;
L_0x1b94530 .functor AND 1, v0x1b8d4e0_0, L_0x1b94390, C4<1>, C4<1>;
L_0x1b94610 .functor NOT 1, v0x1b8d620_0, C4<0>, C4<0>, C4<0>;
L_0x1b94790 .functor AND 1, L_0x1b94530, L_0x1b94610, C4<1>, C4<1>;
L_0x1b948d0 .functor NOT 1, v0x1b8d760_0, C4<0>, C4<0>, C4<0>;
L_0x1b94a50 .functor AND 1, L_0x1b94790, L_0x1b948d0, C4<1>, C4<1>;
L_0x1b94ba0 .functor NOT 1, v0x1b8d4e0_0, C4<0>, C4<0>, C4<0>;
L_0x1b94d20 .functor AND 1, L_0x1b94ba0, v0x1b8d580_0, C4<1>, C4<1>;
L_0x1b94e30 .functor NOT 1, v0x1b8d620_0, C4<0>, C4<0>, C4<0>;
L_0x1b94ea0 .functor AND 1, L_0x1b94d20, L_0x1b94e30, C4<1>, C4<1>;
L_0x1b95010 .functor NOT 1, v0x1b8d760_0, C4<0>, C4<0>, C4<0>;
L_0x1b95080 .functor AND 1, L_0x1b94ea0, L_0x1b95010, C4<1>, C4<1>;
L_0x1b951b0 .functor OR 1, L_0x1b94a50, L_0x1b95080, C4<0>, C4<0>;
L_0x1b952c0 .functor NOT 1, v0x1b8d4e0_0, C4<0>, C4<0>, C4<0>;
L_0x1b95140 .functor NOT 1, v0x1b8d580_0, C4<0>, C4<0>, C4<0>;
L_0x1b953b0 .functor AND 1, L_0x1b952c0, L_0x1b95140, C4<1>, C4<1>;
L_0x1b95550 .functor AND 1, L_0x1b953b0, v0x1b8d620_0, C4<1>, C4<1>;
L_0x1b95610 .functor NOT 1, v0x1b8d760_0, C4<0>, C4<0>, C4<0>;
L_0x1b95720 .functor AND 1, L_0x1b95550, L_0x1b95610, C4<1>, C4<1>;
L_0x1b95830 .functor OR 1, L_0x1b951b0, L_0x1b95720, C4<0>, C4<0>;
L_0x1b959f0 .functor NOT 1, v0x1b8d4e0_0, C4<0>, C4<0>, C4<0>;
L_0x1b95a60 .functor NOT 1, v0x1b8d580_0, C4<0>, C4<0>, C4<0>;
L_0x1b95b90 .functor AND 1, L_0x1b959f0, L_0x1b95a60, C4<1>, C4<1>;
L_0x1b95ca0 .functor NOT 1, v0x1b8d620_0, C4<0>, C4<0>, C4<0>;
L_0x1b95de0 .functor AND 1, L_0x1b95b90, L_0x1b95ca0, C4<1>, C4<1>;
L_0x1b95ef0 .functor AND 1, L_0x1b95de0, v0x1b8d760_0, C4<1>, C4<1>;
L_0x1b96090 .functor OR 1, L_0x1b95830, L_0x1b95ef0, C4<0>, C4<0>;
L_0x1b961a0 .functor NOT 1, v0x1b8d4e0_0, C4<0>, C4<0>, C4<0>;
L_0x1b96300 .functor NOT 1, v0x1b8d580_0, C4<0>, C4<0>, C4<0>;
L_0x1b96370 .functor AND 1, L_0x1b961a0, L_0x1b96300, C4<1>, C4<1>;
L_0x1b96580 .functor NOT 1, v0x1b8d620_0, C4<0>, C4<0>, C4<0>;
L_0x1b965f0 .functor AND 1, L_0x1b96370, L_0x1b96580, C4<1>, C4<1>;
L_0x1b96810 .functor NOT 1, v0x1b8d760_0, C4<0>, C4<0>, C4<0>;
L_0x1b96880 .functor AND 1, L_0x1b965f0, L_0x1b96810, C4<1>, C4<1>;
L_0x1b96ab0 .functor OR 1, L_0x1b96090, L_0x1b96880, C4<0>, C4<0>;
L_0x1b96bc0 .functor AND 1, v0x1b8d4e0_0, v0x1b8d580_0, C4<1>, C4<1>;
L_0x1b96d60 .functor AND 1, L_0x1b96bc0, v0x1b8d620_0, C4<1>, C4<1>;
L_0x1b96e20 .functor NOT 1, v0x1b8d760_0, C4<0>, C4<0>, C4<0>;
L_0x1b96c30 .functor AND 1, L_0x1b96d60, L_0x1b96e20, C4<1>, C4<1>;
L_0x1b96fd0 .functor OR 1, L_0x1b96ab0, L_0x1b96c30, C4<0>, C4<0>;
L_0x1b97230 .functor AND 1, v0x1b8d4e0_0, v0x1b8d580_0, C4<1>, C4<1>;
L_0x1b972a0 .functor AND 1, L_0x1b97230, v0x1b8d620_0, C4<1>, C4<1>;
L_0x1b974c0 .functor AND 1, L_0x1b972a0, v0x1b8d760_0, C4<1>, C4<1>;
L_0x1b97580 .functor OR 1, L_0x1b96fd0, L_0x1b974c0, C4<0>, C4<0>;
L_0x1b97850 .functor NOT 1, v0x1b8d4e0_0, C4<0>, C4<0>, C4<0>;
L_0x1b978c0 .functor NOT 1, v0x1b8d580_0, C4<0>, C4<0>, C4<0>;
L_0x1b97ab0 .functor OR 1, L_0x1b97850, L_0x1b978c0, C4<0>, C4<0>;
L_0x1b97bc0 .functor NOT 1, v0x1b8d620_0, C4<0>, C4<0>, C4<0>;
L_0x1b97dc0 .functor OR 1, L_0x1b97ab0, L_0x1b97bc0, C4<0>, C4<0>;
L_0x1b97ed0 .functor NOT 1, v0x1b8d760_0, C4<0>, C4<0>, C4<0>;
L_0x1b980e0 .functor OR 1, L_0x1b97dc0, L_0x1b97ed0, C4<0>, C4<0>;
L_0x1b981f0 .functor NOT 1, v0x1b8d580_0, C4<0>, C4<0>, C4<0>;
L_0x1b98410 .functor OR 1, v0x1b8d4e0_0, L_0x1b981f0, C4<0>, C4<0>;
L_0x1b984d0 .functor NOT 1, v0x1b8d620_0, C4<0>, C4<0>, C4<0>;
L_0x1b98910 .functor OR 1, L_0x1b98410, L_0x1b984d0, C4<0>, C4<0>;
L_0x1b98a20 .functor OR 1, L_0x1b98910, v0x1b8d760_0, C4<0>, C4<0>;
L_0x1b98ec0 .functor OR 1, v0x1b8d4e0_0, v0x1b8d580_0, C4<0>, C4<0>;
L_0x1b99140 .functor NOT 1, v0x1b8d620_0, C4<0>, C4<0>, C4<0>;
L_0x1b99390 .functor OR 1, L_0x1b98ec0, L_0x1b99140, C4<0>, C4<0>;
L_0x1b994a0 .functor NOT 1, v0x1b8d760_0, C4<0>, C4<0>, C4<0>;
L_0x1b99700 .functor OR 1, L_0x1b99390, L_0x1b994a0, C4<0>, C4<0>;
L_0x1b99810 .functor AND 1, L_0x1b980e0, L_0x1b98a20, C4<1>, C4<1>;
L_0x1b99b20 .functor AND 1, L_0x1b99810, L_0x1b99700, C4<1>, C4<1>;
v0x1b8de70_0 .net *"_ivl_0", 0 0, L_0x1b94390;  1 drivers
v0x1b8df50_0 .net *"_ivl_10", 0 0, L_0x1b94a50;  1 drivers
v0x1b8e030_0 .net *"_ivl_102", 0 0, L_0x1b981f0;  1 drivers
v0x1b8e120_0 .net *"_ivl_104", 0 0, L_0x1b98410;  1 drivers
v0x1b8e200_0 .net *"_ivl_106", 0 0, L_0x1b984d0;  1 drivers
v0x1b8e330_0 .net *"_ivl_108", 0 0, L_0x1b98910;  1 drivers
v0x1b8e410_0 .net *"_ivl_112", 0 0, L_0x1b98ec0;  1 drivers
v0x1b8e4f0_0 .net *"_ivl_114", 0 0, L_0x1b99140;  1 drivers
v0x1b8e5d0_0 .net *"_ivl_116", 0 0, L_0x1b99390;  1 drivers
v0x1b8e740_0 .net *"_ivl_118", 0 0, L_0x1b994a0;  1 drivers
v0x1b8e820_0 .net *"_ivl_12", 0 0, L_0x1b94ba0;  1 drivers
v0x1b8e900_0 .net *"_ivl_122", 0 0, L_0x1b99810;  1 drivers
v0x1b8e9e0_0 .net *"_ivl_14", 0 0, L_0x1b94d20;  1 drivers
v0x1b8eac0_0 .net *"_ivl_16", 0 0, L_0x1b94e30;  1 drivers
v0x1b8eba0_0 .net *"_ivl_18", 0 0, L_0x1b94ea0;  1 drivers
v0x1b8ec80_0 .net *"_ivl_2", 0 0, L_0x1b94530;  1 drivers
v0x1b8ed60_0 .net *"_ivl_20", 0 0, L_0x1b95010;  1 drivers
v0x1b8ef50_0 .net *"_ivl_22", 0 0, L_0x1b95080;  1 drivers
v0x1b8f030_0 .net *"_ivl_24", 0 0, L_0x1b951b0;  1 drivers
v0x1b8f110_0 .net *"_ivl_26", 0 0, L_0x1b952c0;  1 drivers
v0x1b8f1f0_0 .net *"_ivl_28", 0 0, L_0x1b95140;  1 drivers
v0x1b8f2d0_0 .net *"_ivl_30", 0 0, L_0x1b953b0;  1 drivers
v0x1b8f3b0_0 .net *"_ivl_32", 0 0, L_0x1b95550;  1 drivers
v0x1b8f490_0 .net *"_ivl_34", 0 0, L_0x1b95610;  1 drivers
v0x1b8f570_0 .net *"_ivl_36", 0 0, L_0x1b95720;  1 drivers
v0x1b8f650_0 .net *"_ivl_38", 0 0, L_0x1b95830;  1 drivers
v0x1b8f730_0 .net *"_ivl_4", 0 0, L_0x1b94610;  1 drivers
v0x1b8f810_0 .net *"_ivl_40", 0 0, L_0x1b959f0;  1 drivers
v0x1b8f8f0_0 .net *"_ivl_42", 0 0, L_0x1b95a60;  1 drivers
v0x1b8f9d0_0 .net *"_ivl_44", 0 0, L_0x1b95b90;  1 drivers
v0x1b8fab0_0 .net *"_ivl_46", 0 0, L_0x1b95ca0;  1 drivers
v0x1b8fb90_0 .net *"_ivl_48", 0 0, L_0x1b95de0;  1 drivers
v0x1b8fc70_0 .net *"_ivl_50", 0 0, L_0x1b95ef0;  1 drivers
v0x1b8ff60_0 .net *"_ivl_52", 0 0, L_0x1b96090;  1 drivers
v0x1b90040_0 .net *"_ivl_54", 0 0, L_0x1b961a0;  1 drivers
v0x1b90120_0 .net *"_ivl_56", 0 0, L_0x1b96300;  1 drivers
v0x1b90200_0 .net *"_ivl_58", 0 0, L_0x1b96370;  1 drivers
v0x1b902e0_0 .net *"_ivl_6", 0 0, L_0x1b94790;  1 drivers
v0x1b903c0_0 .net *"_ivl_60", 0 0, L_0x1b96580;  1 drivers
v0x1b904a0_0 .net *"_ivl_62", 0 0, L_0x1b965f0;  1 drivers
v0x1b90580_0 .net *"_ivl_64", 0 0, L_0x1b96810;  1 drivers
v0x1b90660_0 .net *"_ivl_66", 0 0, L_0x1b96880;  1 drivers
v0x1b90740_0 .net *"_ivl_68", 0 0, L_0x1b96ab0;  1 drivers
v0x1b90820_0 .net *"_ivl_70", 0 0, L_0x1b96bc0;  1 drivers
v0x1b90900_0 .net *"_ivl_72", 0 0, L_0x1b96d60;  1 drivers
v0x1b909e0_0 .net *"_ivl_74", 0 0, L_0x1b96e20;  1 drivers
v0x1b90ac0_0 .net *"_ivl_76", 0 0, L_0x1b96c30;  1 drivers
v0x1b90ba0_0 .net *"_ivl_78", 0 0, L_0x1b96fd0;  1 drivers
v0x1b90c80_0 .net *"_ivl_8", 0 0, L_0x1b948d0;  1 drivers
v0x1b90d60_0 .net *"_ivl_80", 0 0, L_0x1b97230;  1 drivers
v0x1b90e40_0 .net *"_ivl_82", 0 0, L_0x1b972a0;  1 drivers
v0x1b90f20_0 .net *"_ivl_84", 0 0, L_0x1b974c0;  1 drivers
v0x1b91000_0 .net *"_ivl_88", 0 0, L_0x1b97850;  1 drivers
v0x1b910e0_0 .net *"_ivl_90", 0 0, L_0x1b978c0;  1 drivers
v0x1b911c0_0 .net *"_ivl_92", 0 0, L_0x1b97ab0;  1 drivers
v0x1b912a0_0 .net *"_ivl_94", 0 0, L_0x1b97bc0;  1 drivers
v0x1b91380_0 .net *"_ivl_96", 0 0, L_0x1b97dc0;  1 drivers
v0x1b91460_0 .net *"_ivl_98", 0 0, L_0x1b97ed0;  1 drivers
v0x1b91540_0 .net "a", 0 0, v0x1b8d4e0_0;  alias, 1 drivers
v0x1b915e0_0 .net "b", 0 0, v0x1b8d580_0;  alias, 1 drivers
v0x1b916d0_0 .net "c", 0 0, v0x1b8d620_0;  alias, 1 drivers
v0x1b917c0_0 .net "d", 0 0, v0x1b8d760_0;  alias, 1 drivers
v0x1b918b0_0 .net "out_pos", 0 0, L_0x1b99b20;  alias, 1 drivers
v0x1b91970_0 .net "out_pos_1", 0 0, L_0x1b980e0;  1 drivers
v0x1b91a30_0 .net "out_pos_2", 0 0, L_0x1b98a20;  1 drivers
v0x1b91f00_0 .net "out_pos_3", 0 0, L_0x1b99700;  1 drivers
v0x1b91fc0_0 .net "out_sop", 0 0, L_0x1b97580;  alias, 1 drivers
S_0x1b92140 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1b29320;
 .timescale -12 -12;
E_0x1b259f0 .event anyedge, v0x1b92f30_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b92f30_0;
    %nor/r;
    %assign/vec4 v0x1b92f30_0, 0;
    %wait E_0x1b259f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b8c9b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b8d850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b8d8f0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1b8c9b0;
T_4 ;
    %wait E_0x1b3db70;
    %load/vec4 v0x1b8d990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b8d850_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1b8c9b0;
T_5 ;
    %wait E_0x1b3da10;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b8d760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b8d620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b8d580_0, 0;
    %assign/vec4 v0x1b8d4e0_0, 0;
    %wait E_0x1b3da10;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b8d760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b8d620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b8d580_0, 0;
    %assign/vec4 v0x1b8d4e0_0, 0;
    %wait E_0x1b3da10;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b8d760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b8d620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b8d580_0, 0;
    %assign/vec4 v0x1b8d4e0_0, 0;
    %wait E_0x1b3da10;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b8d760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b8d620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b8d580_0, 0;
    %assign/vec4 v0x1b8d4e0_0, 0;
    %wait E_0x1b3da10;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b8d760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b8d620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b8d580_0, 0;
    %assign/vec4 v0x1b8d4e0_0, 0;
    %wait E_0x1b3da10;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b8d760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b8d620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b8d580_0, 0;
    %assign/vec4 v0x1b8d4e0_0, 0;
    %wait E_0x1b3da10;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b8d760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b8d620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b8d580_0, 0;
    %assign/vec4 v0x1b8d4e0_0, 0;
    %wait E_0x1b3da10;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b8d760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b8d620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b8d580_0, 0;
    %assign/vec4 v0x1b8d4e0_0, 0;
    %wait E_0x1b3da10;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b8d760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b8d620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b8d580_0, 0;
    %assign/vec4 v0x1b8d4e0_0, 0;
    %wait E_0x1b3da10;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b8d760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b8d620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b8d580_0, 0;
    %assign/vec4 v0x1b8d4e0_0, 0;
    %wait E_0x1b3da10;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b8d760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b8d620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b8d580_0, 0;
    %assign/vec4 v0x1b8d4e0_0, 0;
    %wait E_0x1b3da10;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b8d760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b8d620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b8d580_0, 0;
    %assign/vec4 v0x1b8d4e0_0, 0;
    %wait E_0x1b3da10;
    %load/vec4 v0x1b8d850_0;
    %store/vec4 v0x1b8d8f0_0, 0, 1;
    %fork t_1, S_0x1b8cce0;
    %jmp t_0;
    .scope S_0x1b8cce0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b8cf20_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1b8cf20_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1b3da10;
    %load/vec4 v0x1b8cf20_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1b8d760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b8d620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b8d580_0, 0;
    %assign/vec4 v0x1b8d4e0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b8cf20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1b8cf20_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1b8c9b0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b3db70;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1b8d760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b8d620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b8d580_0, 0;
    %assign/vec4 v0x1b8d4e0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1b8d850_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1b8d8f0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1b29320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b92ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b92f30_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1b29320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b92ad0_0;
    %inv;
    %store/vec4 v0x1b92ad0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1b29320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b8d6c0_0, v0x1b930a0_0, v0x1b928f0_0, v0x1b92990_0, v0x1b92a30_0, v0x1b92b70_0, v0x1b92df0_0, v0x1b92d50_0, v0x1b92cb0_0, v0x1b92c10_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1b29320;
T_9 ;
    %load/vec4 v0x1b92e90_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1b92e90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b92e90_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1b92e90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1b92e90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b92e90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1b92e90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b92e90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b92e90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b92e90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1b29320;
T_10 ;
    %wait E_0x1b3db70;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b92e90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b92e90_0, 4, 32;
    %load/vec4 v0x1b92fd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1b92e90_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b92e90_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b92e90_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b92e90_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1b92df0_0;
    %load/vec4 v0x1b92df0_0;
    %load/vec4 v0x1b92d50_0;
    %xor;
    %load/vec4 v0x1b92df0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1b92e90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b92e90_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1b92e90_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b92e90_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1b92cb0_0;
    %load/vec4 v0x1b92cb0_0;
    %load/vec4 v0x1b92c10_0;
    %xor;
    %load/vec4 v0x1b92cb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1b92e90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b92e90_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1b92e90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b92e90_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_zeroshot/human/ece241_2013_q2/iter0/response0/top_module.sv";
