TimeQuest Timing Analyzer report for DE2_70_D5M
Wed May 16 11:29:37 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'DE2_70_VIDEOIN_PIXEL_CLK'
 13. Slow Model Setup: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
 14. Slow Model Setup: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2]'
 15. Slow Model Hold: 'DE2_70_VIDEOIN_PIXEL_CLK'
 16. Slow Model Hold: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
 17. Slow Model Hold: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2]'
 18. Slow Model Recovery: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
 19. Slow Model Recovery: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2]'
 20. Slow Model Removal: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
 21. Slow Model Removal: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2]'
 22. Slow Model Minimum Pulse Width: 'DE2_70_VIDEOIN_PIXEL_CLK'
 23. Slow Model Minimum Pulse Width: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
 24. Slow Model Minimum Pulse Width: 'CLOCK_50'
 25. Slow Model Minimum Pulse Width: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2]'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Propagation Delay
 31. Minimum Propagation Delay
 32. Output Enable Times
 33. Minimum Output Enable Times
 34. Output Disable Times
 35. Minimum Output Disable Times
 36. Fast Model Setup Summary
 37. Fast Model Hold Summary
 38. Fast Model Recovery Summary
 39. Fast Model Removal Summary
 40. Fast Model Minimum Pulse Width Summary
 41. Fast Model Setup: 'DE2_70_VIDEOIN_PIXEL_CLK'
 42. Fast Model Setup: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
 43. Fast Model Setup: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2]'
 44. Fast Model Hold: 'DE2_70_VIDEOIN_PIXEL_CLK'
 45. Fast Model Hold: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
 46. Fast Model Hold: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2]'
 47. Fast Model Recovery: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
 48. Fast Model Recovery: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2]'
 49. Fast Model Removal: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
 50. Fast Model Removal: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2]'
 51. Fast Model Minimum Pulse Width: 'DE2_70_VIDEOIN_PIXEL_CLK'
 52. Fast Model Minimum Pulse Width: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0]'
 53. Fast Model Minimum Pulse Width: 'CLOCK_50'
 54. Fast Model Minimum Pulse Width: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2]'
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Propagation Delay
 60. Minimum Propagation Delay
 61. Output Enable Times
 62. Minimum Output Enable Times
 63. Output Disable Times
 64. Minimum Output Disable Times
 65. Multicorner Timing Analysis Summary
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Progagation Delay
 71. Minimum Progagation Delay
 72. Setup Transfers
 73. Hold Transfers
 74. Recovery Transfers
 75. Removal Transfers
 76. Report TCCS
 77. Report RSKM
 78. Unconstrained Paths
 79. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; DE2_70_D5M                                                        ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C70F896C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------+
; SDC File List                                                                                    ;
+--------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                ; Status ; Read at                  ;
+--------------------------------------------------------------+--------+--------------------------+
; QSYS/de2_70/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Wed May 16 11:29:36 2018 ;
+--------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------+---------------------------------------------------------------+
; Clock Name                                                ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                      ; Targets                                                       ;
+-----------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------+---------------------------------------------------------------+
; CLOCK_50                                                  ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                             ; { CLOCK_50 }                                                  ;
; DE2_70_VIDEOIN_PIXEL_CLK                                  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                             ; { DE2_70_VIDEOIN_PIXEL_CLK }                                  ;
; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Generated ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|inclk[0] ; { NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] } ;
; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Generated ; 40.000 ; 25.0 MHz   ; 20.000 ; 40.000 ; 50.00      ; 2         ; 1           ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|inclk[0] ; { NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] } ;
+-----------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                          ;
+------------+-----------------+-----------------------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note                                                  ;
+------------+-----------------+-----------------------------------------------------------+-------------------------------------------------------+
; 111.28 MHz ; 111.28 MHz      ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;                                                       ;
; 148.39 MHz ; 148.39 MHz      ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;                                                       ;
; 263.85 MHz ; 210.08 MHz      ; DE2_70_VIDEOIN_PIXEL_CLK                                  ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-----------------------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                           ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; DE2_70_VIDEOIN_PIXEL_CLK                                  ; -2.790 ; -156.629      ;
; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 11.014 ; 0.000         ;
; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 33.261 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                           ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; DE2_70_VIDEOIN_PIXEL_CLK                                  ; 0.391 ; 0.000         ;
; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.391 ; 0.000         ;
; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.391 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                        ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 8.604  ; 0.000         ;
; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 18.604 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                         ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 11.031 ; 0.000         ;
; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 21.031 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                             ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; DE2_70_VIDEOIN_PIXEL_CLK                                  ; -1.880 ; -174.660      ;
; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 7.873  ; 0.000         ;
; CLOCK_50                                                  ; 10.000 ; 0.000         ;
; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 17.873 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'DE2_70_VIDEOIN_PIXEL_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                     ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -2.790 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_start                                                                                                             ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.010     ; 3.816      ;
; -2.790 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[7]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.010     ; 3.816      ;
; -2.790 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[6]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.010     ; 3.816      ;
; -2.790 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[4]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.010     ; 3.816      ;
; -2.770 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_start                                                                                                             ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.010     ; 3.796      ;
; -2.770 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[7]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.010     ; 3.796      ;
; -2.770 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[6]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.010     ; 3.796      ;
; -2.770 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[4]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.010     ; 3.796      ;
; -2.735 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg9  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.049      ; 3.749      ;
; -2.735 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg8  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.049      ; 3.749      ;
; -2.735 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg7  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.049      ; 3.749      ;
; -2.735 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg6  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.049      ; 3.749      ;
; -2.735 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg5  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.049      ; 3.749      ;
; -2.735 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg4  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.049      ; 3.749      ;
; -2.735 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg3  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.049      ; 3.749      ;
; -2.735 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg2  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.049      ; 3.749      ;
; -2.735 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg1  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.049      ; 3.749      ;
; -2.735 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg6 ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.050      ; 3.750      ;
; -2.735 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg5 ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.050      ; 3.750      ;
; -2.735 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg4 ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.050      ; 3.750      ;
; -2.735 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg3 ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.050      ; 3.750      ;
; -2.735 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg2 ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.050      ; 3.750      ;
; -2.735 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg1 ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.050      ; 3.750      ;
; -2.735 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg0 ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.050      ; 3.750      ;
; -2.735 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg0  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.049      ; 3.749      ;
; -2.735 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_we_reg       ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.050      ; 3.750      ;
; -2.732 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[6]                 ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.000      ; 3.768      ;
; -2.732 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                 ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.000      ; 3.768      ;
; -2.715 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg9  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.049      ; 3.729      ;
; -2.715 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg8  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.049      ; 3.729      ;
; -2.715 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg7  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.049      ; 3.729      ;
; -2.715 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg6  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.049      ; 3.729      ;
; -2.715 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg5  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.049      ; 3.729      ;
; -2.715 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg4  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.049      ; 3.729      ;
; -2.715 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg3  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.049      ; 3.729      ;
; -2.715 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg2  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.049      ; 3.729      ;
; -2.715 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg1  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.049      ; 3.729      ;
; -2.715 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg6 ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.050      ; 3.730      ;
; -2.715 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg5 ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.050      ; 3.730      ;
; -2.715 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg4 ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.050      ; 3.730      ;
; -2.715 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg3 ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.050      ; 3.730      ;
; -2.715 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg2 ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.050      ; 3.730      ;
; -2.715 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg1 ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.050      ; 3.730      ;
; -2.715 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg0 ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.050      ; 3.730      ;
; -2.715 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg0  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.049      ; 3.729      ;
; -2.715 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_we_reg       ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.050      ; 3.730      ;
; -2.712 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[6]                 ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.000      ; 3.748      ;
; -2.712 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                 ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.000      ; 3.748      ;
; -2.682 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|valid                                                                                                                  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.010     ; 3.708      ;
; -2.681 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_end                                                                                                               ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.010     ; 3.707      ;
; -2.662 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|valid                                                                                                                  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.010     ; 3.688      ;
; -2.661 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_end                                                                                                               ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.010     ; 3.687      ;
; -2.635 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_valid                                                                                                             ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.662      ;
; -2.635 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|endofpacket                                                                                                            ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.662      ;
; -2.635 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|startofpacket                                                                                                          ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.662      ;
; -2.635 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[7]                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.662      ;
; -2.635 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[6]                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.662      ;
; -2.635 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[5]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.662      ;
; -2.635 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[5]                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.662      ;
; -2.635 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[4]                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.662      ;
; -2.635 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[3]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.662      ;
; -2.635 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[3]                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.662      ;
; -2.635 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[2]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.662      ;
; -2.635 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[2]                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.662      ;
; -2.635 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[1]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.662      ;
; -2.635 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[1]                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.662      ;
; -2.635 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[0]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.662      ;
; -2.635 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[0]                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.662      ;
; -2.615 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_valid                                                                                                             ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.642      ;
; -2.615 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|endofpacket                                                                                                            ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.642      ;
; -2.615 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|startofpacket                                                                                                          ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.642      ;
; -2.615 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[7]                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.642      ;
; -2.615 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[6]                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.642      ;
; -2.615 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[5]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.642      ;
; -2.615 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[5]                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.642      ;
; -2.615 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[4]                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.642      ;
; -2.615 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[3]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.642      ;
; -2.615 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[3]                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.642      ;
; -2.615 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[2]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.642      ;
; -2.615 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[2]                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.642      ;
; -2.615 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[1]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.642      ;
; -2.615 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[1]                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.642      ;
; -2.615 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[0]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.642      ;
; -2.615 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[0]                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.642      ;
; -2.598 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_start                                                                                                             ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.625      ;
; -2.598 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[7]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.625      ;
; -2.598 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[6]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.625      ;
; -2.598 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[4]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.625      ;
; -2.566 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_start                                                                                                             ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.593      ;
; -2.566 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[7]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.593      ;
; -2.566 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[6]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.593      ;
; -2.566 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[4]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.593      ;
; -2.551 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_start                                                                                                             ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.578      ;
; -2.551 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[7]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.578      ;
; -2.551 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[6]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.578      ;
; -2.551 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[4]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 3.578      ;
; -2.543 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg9  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.050      ; 3.558      ;
; -2.543 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg8  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.050      ; 3.558      ;
; -2.543 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg7  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.050      ; 3.558      ;
; -2.543 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg6  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.050      ; 3.558      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                                                                                                                ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 11.014 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[0] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|empty_dff                        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 9.057      ;
; 11.052 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|empty_dff                        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 9.017      ;
; 11.120 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[2] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|empty_dff                        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 8.951      ;
; 11.202 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|empty_dff                        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 8.867      ;
; 11.263 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[0] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|usedw_is_1_dff                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 8.808      ;
; 11.280 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[1] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|empty_dff                        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 8.789      ;
; 11.301 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|usedw_is_1_dff                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 8.768      ;
; 11.340 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[0] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[8] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 8.735      ;
; 11.346 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[2] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|empty_dff                        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 8.723      ;
; 11.369 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[2] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|usedw_is_1_dff                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 8.702      ;
; 11.378 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[8] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.037      ; 8.695      ;
; 11.385 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[3] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|empty_dff                        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 8.684      ;
; 11.416 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[3] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|empty_dff                        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 8.653      ;
; 11.446 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[2] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[8] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 8.629      ;
; 11.451 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|usedw_is_1_dff                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 8.618      ;
; 11.458 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[4] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|empty_dff                        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 8.611      ;
; 11.489 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[4] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|empty_dff                        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 8.580      ;
; 11.499 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[0] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[7] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 8.576      ;
; 11.507 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[0] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|usedw_is_0_dff                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 8.564      ;
; 11.513 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[0] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 8.562      ;
; 11.513 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[0] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[1] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 8.562      ;
; 11.513 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[0] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 8.562      ;
; 11.513 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[0] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[3] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 8.562      ;
; 11.513 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[0] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[4] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 8.562      ;
; 11.513 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[0] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[5] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 8.562      ;
; 11.513 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[0] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[6] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 8.562      ;
; 11.528 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[8] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.037      ; 8.545      ;
; 11.529 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[1] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|usedw_is_1_dff                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 8.540      ;
; 11.534 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[0] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|usedw_is_2_dff                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 8.537      ;
; 11.537 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[7] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.037      ; 8.536      ;
; 11.545 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|usedw_is_0_dff                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 8.524      ;
; 11.551 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.037      ; 8.522      ;
; 11.551 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[1] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.037      ; 8.522      ;
; 11.551 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.037      ; 8.522      ;
; 11.551 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[3] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.037      ; 8.522      ;
; 11.551 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[4] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.037      ; 8.522      ;
; 11.551 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[5] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.037      ; 8.522      ;
; 11.551 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[6] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.037      ; 8.522      ;
; 11.563 ; de2_70:NiosII|de2_70_Video_RGB_Resampler_1:video_rgb_resampler_1|stream_out_valid                                              ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|empty_dff                        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.035     ; 8.438      ;
; 11.572 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|usedw_is_2_dff                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 8.497      ;
; 11.595 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[2] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|usedw_is_1_dff                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 8.474      ;
; 11.605 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[2] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[7] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 8.470      ;
; 11.606 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[1] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[8] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.037      ; 8.467      ;
; 11.613 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[2] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|usedw_is_0_dff                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 8.458      ;
; 11.619 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[2] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 8.456      ;
; 11.619 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[2] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[1] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 8.456      ;
; 11.619 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[2] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 8.456      ;
; 11.619 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[2] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[3] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 8.456      ;
; 11.619 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[2] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[4] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 8.456      ;
; 11.619 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[2] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[5] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 8.456      ;
; 11.619 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[2] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[6] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.039      ; 8.456      ;
; 11.634 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[3] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|usedw_is_1_dff                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 8.435      ;
; 11.640 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[2] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|usedw_is_2_dff                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 8.431      ;
; 11.665 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[3] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|usedw_is_1_dff                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 8.404      ;
; 11.672 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[2] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[8] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.037      ; 8.401      ;
; 11.687 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[7] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.037      ; 8.386      ;
; 11.695 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|usedw_is_0_dff                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 8.374      ;
; 11.701 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.037      ; 8.372      ;
; 11.701 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[1] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.037      ; 8.372      ;
; 11.701 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.037      ; 8.372      ;
; 11.701 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[3] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.037      ; 8.372      ;
; 11.701 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[4] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.037      ; 8.372      ;
; 11.701 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[5] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.037      ; 8.372      ;
; 11.701 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[6] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.037      ; 8.372      ;
; 11.707 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[4] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|usedw_is_1_dff                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 8.362      ;
; 11.711 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[3] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[8] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.037      ; 8.362      ;
; 11.722 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|usedw_is_2_dff                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 8.347      ;
; 11.738 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[4] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|usedw_is_1_dff                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 8.331      ;
; 11.742 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[3] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[8] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.037      ; 8.331      ;
; 11.743 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[0] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_g5b:wr_ptr|safe_q[0]        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 8.318      ;
; 11.743 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[0] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_g5b:wr_ptr|safe_q[1]        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 8.318      ;
; 11.743 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[0] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_g5b:wr_ptr|safe_q[2]        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 8.318      ;
; 11.743 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[0] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_g5b:wr_ptr|safe_q[3]        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 8.318      ;
; 11.743 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[0] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_g5b:wr_ptr|safe_q[4]        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 8.318      ;
; 11.743 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[0] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_g5b:wr_ptr|safe_q[5]        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 8.318      ;
; 11.743 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[0] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_g5b:wr_ptr|safe_q[6]        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 8.318      ;
; 11.743 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[0] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_g5b:wr_ptr|safe_q[7]        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 8.318      ;
; 11.743 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[0] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_g5b:wr_ptr|safe_q[8]        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.025      ; 8.318      ;
; 11.743 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[5] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|empty_dff                        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 8.325      ;
; 11.765 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[1] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[7] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.037      ; 8.308      ;
; 11.773 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[1] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|usedw_is_0_dff                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 8.296      ;
; 11.779 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[1] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.037      ; 8.294      ;
; 11.779 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[1] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[1] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.037      ; 8.294      ;
; 11.779 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[1] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.037      ; 8.294      ;
; 11.779 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[1] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[3] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.037      ; 8.294      ;
; 11.779 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[1] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[4] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.037      ; 8.294      ;
; 11.779 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[1] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[5] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.037      ; 8.294      ;
; 11.779 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[1] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[6] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.037      ; 8.294      ;
; 11.781 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_g5b:wr_ptr|safe_q[0]        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.023      ; 8.278      ;
; 11.781 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_g5b:wr_ptr|safe_q[1]        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.023      ; 8.278      ;
; 11.781 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_g5b:wr_ptr|safe_q[2]        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.023      ; 8.278      ;
; 11.781 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_g5b:wr_ptr|safe_q[3]        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.023      ; 8.278      ;
; 11.781 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_g5b:wr_ptr|safe_q[4]        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.023      ; 8.278      ;
; 11.781 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_g5b:wr_ptr|safe_q[5]        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.023      ; 8.278      ;
; 11.781 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_g5b:wr_ptr|safe_q[6]        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.023      ; 8.278      ;
; 11.781 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_g5b:wr_ptr|safe_q[7]        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.023      ; 8.278      ;
; 11.781 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_g5b:wr_ptr|safe_q[8]        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.023      ; 8.278      ;
; 11.784 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[4] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[8] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.037      ; 8.289      ;
; 11.800 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[1] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|usedw_is_2_dff                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 8.269      ;
; 11.812 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[5] ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|empty_dff                        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.032      ; 8.256      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                ; To Node                                                                                                                                    ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 33.261 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.098     ; 6.677      ;
; 33.261 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.098     ; 6.677      ;
; 33.261 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.098     ; 6.677      ;
; 33.261 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.098     ; 6.677      ;
; 33.261 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.098     ; 6.677      ;
; 33.261 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.098     ; 6.677      ;
; 33.261 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.098     ; 6.677      ;
; 33.418 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 6.522      ;
; 33.418 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 6.522      ;
; 33.418 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 6.522      ;
; 33.418 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 6.522      ;
; 33.418 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 6.522      ;
; 33.418 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 6.522      ;
; 33.418 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 6.522      ;
; 33.418 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 6.522      ;
; 33.418 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 6.522      ;
; 33.418 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 6.522      ;
; 33.418 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 6.522      ;
; 33.418 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 6.522      ;
; 33.418 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 6.522      ;
; 33.418 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 6.522      ;
; 33.694 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 6.246      ;
; 33.694 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 6.246      ;
; 33.694 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 6.246      ;
; 33.694 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 6.246      ;
; 33.694 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 6.246      ;
; 33.694 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 6.246      ;
; 33.694 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 6.246      ;
; 33.696 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 6.244      ;
; 33.696 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 6.244      ;
; 33.696 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 6.244      ;
; 33.696 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 6.244      ;
; 33.696 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 6.244      ;
; 33.696 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 6.244      ;
; 33.696 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 6.244      ;
; 33.967 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 5.973      ;
; 33.967 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 5.973      ;
; 33.967 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 5.973      ;
; 33.967 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 5.973      ;
; 33.967 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 5.973      ;
; 33.967 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 5.973      ;
; 33.967 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 5.973      ;
; 33.979 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 5.961      ;
; 33.979 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 5.961      ;
; 33.979 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 5.961      ;
; 33.979 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 5.961      ;
; 33.979 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 5.961      ;
; 33.979 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 5.961      ;
; 33.979 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 5.961      ;
; 33.979 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 5.961      ;
; 33.979 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 5.961      ;
; 33.979 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 5.961      ;
; 33.979 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 5.961      ;
; 33.979 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 5.961      ;
; 33.979 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 5.961      ;
; 33.979 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 5.961      ;
; 33.979 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 5.961      ;
; 33.979 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 5.961      ;
; 33.979 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 5.961      ;
; 33.979 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 5.961      ;
; 33.979 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 5.961      ;
; 33.979 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 5.961      ;
; 33.979 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 5.961      ;
; 33.979 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 5.961      ;
; 33.979 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 5.961      ;
; 33.979 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 5.961      ;
; 33.979 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 5.961      ;
; 33.979 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 5.961      ;
; 33.979 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 5.961      ;
; 33.979 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.096     ; 5.961      ;
; 34.275 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.098     ; 5.663      ;
; 34.275 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.098     ; 5.663      ;
; 34.275 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.098     ; 5.663      ;
; 34.275 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.098     ; 5.663      ;
; 34.275 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.098     ; 5.663      ;
; 34.275 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.098     ; 5.663      ;
; 34.275 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.098     ; 5.663      ;
; 34.275 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.098     ; 5.663      ;
; 34.275 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.098     ; 5.663      ;
; 34.275 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.098     ; 5.663      ;
; 34.275 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.098     ; 5.663      ;
; 34.275 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.098     ; 5.663      ;
; 34.275 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.098     ; 5.663      ;
; 34.275 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.098     ; 5.663      ;
; 34.291 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.083     ; 5.662      ;
; 34.291 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.083     ; 5.662      ;
; 34.291 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.083     ; 5.662      ;
; 34.291 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.083     ; 5.662      ;
; 34.291 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.083     ; 5.662      ;
; 34.291 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.083     ; 5.662      ;
; 34.291 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.083     ; 5.662      ;
; 34.291 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.083     ; 5.662      ;
; 34.291 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.083     ; 5.662      ;
; 34.291 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.083     ; 5.662      ;
; 34.291 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.083     ; 5.662      ;
; 34.291 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.083     ; 5.662      ;
; 34.291 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.083     ; 5.662      ;
; 34.291 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.083     ; 5.662      ;
; 34.291 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.083     ; 5.662      ;
; 34.291 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.083     ; 5.662      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'DE2_70_VIDEOIN_PIXEL_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                        ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.391 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|frame_sync                                                                                                                ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|frame_sync                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_end                                                                                                                  ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_end                                                                                                                  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|valid                                                                                                                     ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|valid                                                                                                                     ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[1]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[1]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[6]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[6]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.516 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[0]                                                                                                              ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[0]                                                                                                                   ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|frame_sync                                                                                                                ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_start                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.783      ;
; 0.522 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[2]                                                                                                              ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[2]                                                                                                                   ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.788      ;
; 0.536 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.802      ;
; 0.631 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[6]                                                                                                                   ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg6     ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.058      ; 0.923      ;
; 0.632 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[0]                                                                                                                   ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg0     ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.058      ; 0.924      ;
; 0.633 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[4]                                                                                                                   ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg4     ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.058      ; 0.925      ;
; 0.634 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|endofpacket                                                                                                               ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg9     ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.058      ; 0.926      ;
; 0.634 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[7]                                                                                                                   ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg7     ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.058      ; 0.926      ;
; 0.634 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[5]                                                                                                                   ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg5     ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.058      ; 0.926      ;
; 0.634 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[1]                                                                                                                   ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg1     ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.058      ; 0.926      ;
; 0.643 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[3]                                                                                                                   ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg3     ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.058      ; 0.935      ;
; 0.644 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[2]                                                                                                                   ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg2     ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.058      ; 0.936      ;
; 0.653 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|startofpacket                                                                                                             ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg8     ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.058      ; 0.945      ;
; 0.658 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe21a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.924      ;
; 0.662 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[1]                                                                                                              ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[1]                                                                                                                   ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.928      ;
; 0.706 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg3    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.051      ; 0.991      ;
; 0.707 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg5    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.051      ; 0.992      ;
; 0.707 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg2    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.051      ; 0.992      ;
; 0.707 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[4]                                                                                                              ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[4]                                                                                                                   ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.001      ; 0.974      ;
; 0.710 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[6]                                                                                                              ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[6]                                                                                                                   ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.001      ; 0.977      ;
; 0.715 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg4    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.051      ; 1.000      ;
; 0.715 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[7]                                                                                                              ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[7]                                                                                                                   ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.001      ; 0.982      ;
; 0.715 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[2]                                                                                                          ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[2]                                                                                                              ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.001      ; 0.982      ;
; 0.716 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[1]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg1    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.051      ; 1.001      ;
; 0.719 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_start                                                                                                                ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|startofpacket                                                                                                             ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.001      ; 0.986      ;
; 0.762 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 1.028      ;
; 0.786 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|parity11                         ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 1.052      ;
; 0.794 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_line_valid                                                                                                             ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|frame_sync                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 1.060      ;
; 0.810 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[3]                                                                                                              ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[3]                                                                                                                   ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 1.076      ;
; 0.816 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe21a[7] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 1.082      ;
; 0.817 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[6]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|sub_parity12a1                   ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 1.083      ;
; 0.842 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_frame_valid                                                                                                            ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|frame_sync                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_frame_valid                                                                                                            ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_end                                                                                                                  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 1.108      ;
; 0.844 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[5]                                                                                                              ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[5]                                                                                                                   ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 1.110      ;
; 0.852 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_end                                                                                                                  ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|endofpacket                                                                                                               ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.001      ; 1.119      ;
; 0.858 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[6]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|delayed_wrptr_g[6]                                          ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 1.124      ;
; 0.861 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|delayed_wrptr_g[7]                                          ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 1.127      ;
; 0.866 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[1]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|sub_parity12a0                   ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 1.132      ;
; 0.873 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[1]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|delayed_wrptr_g[1]                                          ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 1.139      ;
; 0.964 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[3]                                                                                                          ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[3]                                                                                                              ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; -0.011     ; 1.219      ;
; 0.967 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[6]                                                                                                          ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[6]                                                                                                              ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; -0.010     ; 1.223      ;
; 0.983 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|delayed_wrptr_g[3]                                          ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; -0.009     ; 1.240      ;
; 0.985 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|valid                                                                                                                     ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.009      ; 1.260      ;
; 0.997 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|delayed_wrptr_g[2]                                          ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; -0.009     ; 1.254      ;
; 0.999 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|sub_parity12a0                   ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 1.265      ;
; 1.008 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|sub_parity12a0                   ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 1.274      ;
; 1.030 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|sub_parity12a1                   ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 1.296      ;
; 1.067 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|sub_parity12a0                   ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 1.333      ;
; 1.071 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 1.337      ;
; 1.083 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe21a[1] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[1] ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.011      ; 1.360      ;
; 1.084 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe21a[2] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[2] ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.011      ; 1.361      ;
; 1.084 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe21a[3] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[3] ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.011      ; 1.361      ;
; 1.093 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe21a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[0] ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.011      ; 1.370      ;
; 1.099 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe21a[5] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[5] ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.011      ; 1.376      ;
; 1.099 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|sub_parity12a1                   ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.001      ; 1.366      ;
; 1.101 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe21a[4] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[4] ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.011      ; 1.378      ;
; 1.105 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[5]                                                                                                          ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[5]                                                                                                              ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; -0.009     ; 1.362      ;
; 1.125 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|delayed_wrptr_g[5]                                          ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; -0.009     ; 1.382      ;
; 1.134 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|delayed_wrptr_g[4]                                          ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; -0.011     ; 1.389      ;
; 1.195 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[7]                                                                                                          ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[7]                                                                                                              ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; -0.013     ; 1.448      ;
; 1.205 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_line_valid                                                                                                             ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_valid                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.001      ; 1.472      ;
; 1.219 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|parity11                         ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 1.485      ;
; 1.221 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|parity11                         ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[1]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 1.487      ;
; 1.249 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[4]                                                                                                          ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[4]                                                                                                              ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; -0.014     ; 1.501      ;
; 1.251 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[6]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.001      ; 1.518      ;
; 1.251 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.001      ; 1.518      ;
; 1.272 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[6]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.001      ; 1.539      ;
; 1.272 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.001      ; 1.539      ;
; 1.333 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_valid                                                                                                                ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|valid                                                                                                                     ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; -0.001     ; 1.598      ;
; 1.350 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 1.616      ;
; 1.360 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|delayed_wrptr_g[0]                                          ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; -0.011     ; 1.615      ;
; 1.363 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|sub_parity12a1                   ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|parity11                         ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; -0.001     ; 1.628      ;
; 1.395 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 1.661      ;
; 1.424 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|sub_parity12a0                   ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|parity11                         ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 1.690      ;
; 1.431 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[0]                                                                                                          ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[0]                                                                                                              ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; -0.014     ; 1.683      ;
; 1.435 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[1]                                                                                                          ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[1]                                                                                                              ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; -0.014     ; 1.687      ;
; 1.484 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|sub_parity12a1                   ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.001      ; 1.751      ;
; 1.488 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_frame_valid                                                                                                            ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_valid                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.001      ; 1.755      ;
; 1.495 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg0    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.051      ; 1.780      ;
; 1.498 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 1.764      ;
; 1.498 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 1.764      ;
; 1.501 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 1.767      ;
; 1.542 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg6    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.050      ; 1.826      ;
; 1.555 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[1]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 1.821      ;
; 1.555 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[1]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 1.821      ;
; 1.558 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[1]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 1.824      ;
; 1.565 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[6]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg6    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.050      ; 1.849      ;
; 1.576 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 1.842      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                        ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.391 ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|auto_init_complete                                                                                                                  ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|auto_init_complete                                                                                                                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE                                                                                        ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE                                                                                        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT                                                                                   ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|new_data                                                                                                              ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|new_data                                                                                                              ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT                                                                                 ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT                                                                                 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT                                                                                    ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT                                                                                    ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                             ; de2_70:NiosII|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                             ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][87]                                                                                              ; de2_70:NiosII|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][87]                                                                                              ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_Clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|width[3]                                                                     ; de2_70:NiosII|de2_70_Video_Clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|width[3]                                                                     ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_Clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid                                                           ; de2_70:NiosII|de2_70_Video_Clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid                                                           ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_Clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_2_ADD_MISSING_PART                                                                                       ; de2_70:NiosII|de2_70_Video_Clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_2_ADD_MISSING_PART                                                                                       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_Clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_width_valid                                                            ; de2_70:NiosII|de2_70_Video_Clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_width_valid                                                            ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|saved_stream_in_startofpacket                                                                                                                 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|saved_stream_in_startofpacket                                                                                                                 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|pixel_toggle                                                                                                                                  ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|pixel_toggle                                                                                                                                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|line_toggle                                                                                                                                   ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|line_toggle                                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_Clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_valid                                                                                                                    ; de2_70:NiosII|de2_70_Video_Clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_valid                                                                                                                    ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_Clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_startofpacket                                                                                                              ; de2_70:NiosII|de2_70_Video_Clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_startofpacket                                                                                                              ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_Scaler_0:video_scaler_0|altera_up_video_scaler_shrink:Shrink_Frame|stream_out_valid                                                                                                                 ; de2_70:NiosII|de2_70_Video_Scaler_0:video_scaler_0|altera_up_video_scaler_shrink:Shrink_Frame|stream_out_valid                                                                                                                 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_Scaler_0:video_scaler_0|altera_up_video_scaler_shrink:Shrink_Frame|saved_startofpacket                                                                                                              ; de2_70:NiosII|de2_70_Video_Scaler_0:video_scaler_0|altera_up_video_scaler_shrink:Shrink_Frame|saved_startofpacket                                                                                                              ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                       ; de2_70:NiosII|de2_70_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][33]                                                                                              ; de2_70:NiosII|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][33]                                                                                              ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                                       ; de2_70:NiosII|de2_70_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                                       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][35]                                                                                              ; de2_70:NiosII|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][35]                                                                                              ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][70]                                                                                              ; de2_70:NiosII|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][70]                                                                                              ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|pending_reads[0]                                                                                                                                                        ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|pending_reads[0]                                                                                                                                                        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                                                                                      ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                                                                                      ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[1]                                                                                      ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[1]                                                                                      ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                                                                                      ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                                                                                      ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                                                                                      ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                                                                                      ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                                                                                      ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                                                                                      ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[6]                                                                                      ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[6]                                                                                      ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE                                                                           ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE                                                                           ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_0_GET_CURRENT_LINE                                                                           ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_0_GET_CURRENT_LINE                                                                           ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                                              ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                                              ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|dffe_nae                                                                                                                 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|dffe_nae                                                                                                                 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|reading_first_pixel_in_image                                                                                                                                            ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|reading_first_pixel_in_image                                                                                                                                            ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|rd_ptr_lsb                                                                                          ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|rd_ptr_lsb                                                                                          ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[6]                                                                                     ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[6]                                                                                     ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[5]                                                                                     ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[5]                                                                                     ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[4]                                                                                     ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[4]                                                                                     ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[3]                                                                                     ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[3]                                                                                     ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[2]                                                                                     ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[2]                                                                                     ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[1]                                                                                     ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[1]                                                                                     ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[0]                                                                                     ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[0]                                                                                     ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|rd_ptr_lsb                               ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|rd_ptr_lsb                               ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|low_addressa[8]                          ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|low_addressa[8]                          ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|low_addressa[7]                          ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|low_addressa[7]                          ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|low_addressa[6]                          ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|low_addressa[6]                          ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|low_addressa[5]                          ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|low_addressa[5]                          ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|low_addressa[4]                          ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|low_addressa[4]                          ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|low_addressa[3]                          ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|low_addressa[3]                          ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|low_addressa[2]                          ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|low_addressa[2]                          ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|low_addressa[1]                          ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|low_addressa[1]                          ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|low_addressa[0]                          ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|low_addressa[0]                          ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[0]                                                                                            ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[0]                                                                                            ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                               ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                               ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                                                                                      ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                                                                                      ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                                                                                      ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                                                                                      ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                               ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                               ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_1_LOOP_FIFO                                                                                  ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_1_LOOP_FIFO                                                                                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|full_dff                                                                                            ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|full_dff                                                                                            ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|dffe_af                                                                                                                  ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|dffe_af                                                                                                                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                                          ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                                          ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                                                                      ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                                                                      ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                             ; de2_70:NiosII|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                             ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.513 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_au7:ws_dgrp|dffpipe_4v8:dffpipe9|dffe10a[3]                                                                    ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_au7:ws_dgrp|dffpipe_4v8:dffpipe9|dffe11a[3]                                                                    ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.779      ;
; 0.515 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_au7:ws_dgrp|dffpipe_4v8:dffpipe9|dffe10a[1]                                                                    ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_au7:ws_dgrp|dffpipe_4v8:dffpipe9|dffe11a[1]                                                                    ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_au7:ws_dgrp|dffpipe_4v8:dffpipe9|dffe10a[2]                                                                    ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_au7:ws_dgrp|dffpipe_4v8:dffpipe9|dffe11a[2]                                                                    ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe17|dffe18a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe17|dffe19a[6] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_au7:ws_dgrp|dffpipe_4v8:dffpipe9|dffe10a[4]                                                                    ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_au7:ws_dgrp|dffpipe_4v8:dffpipe9|dffe11a[4]                                                                    ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe17|dffe18a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe17|dffe19a[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; de2_70:NiosII|de2_70_Video_Clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[13]                                                                                                                   ; de2_70:NiosII|de2_70_Video_Scaler_0:video_scaler_0|altera_up_video_scaler_shrink:Shrink_Frame|data[13]                                                                                                                         ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[4]                                                                                                      ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[5]                                                                                                      ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.520 ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[2]                                                                                                      ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[3]                                                                                                      ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[15]                                                                                                     ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[16]                                                                                                     ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[22]                                                                                                     ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[23]                                                                                                     ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[3]                                                                                                   ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_width:Multiply_Width|data[3]                                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[1]                                                                                                   ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_width:Multiply_Width|data[1]                                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.522 ; de2_70:NiosII|de2_70_Video_DMA:video_dma|h_address[7]                                                                                                                                                                          ; de2_70:NiosII|de2_70_Video_DMA:video_dma|h_address[7]                                                                                                                                                                          ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[6]                                                                                                      ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[7]                                                                                                      ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_au7:ws_dgrp|dffpipe_4v8:dffpipe9|dffe11a[0]                                                                    ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|ws_dgrp_reg[0]                                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[4]                                                                                                      ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[5]                                                                                                      ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; de2_70:NiosII|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                             ; de2_70:NiosII|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                             ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[16]                                                                                                     ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[17]                                                                                                     ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                                              ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_0_IDLE                                                                                                                                             ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.527 ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_f5b:rd_ptr_msb|safe_q[7]            ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_f5b:rd_ptr_msb|safe_q[7]            ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.528 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_au7:ws_dgrp|dffpipe_4v8:dffpipe9|dffe11a[7]                                                                    ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|ws_dgrp_reg[7]                                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.794      ;
; 0.530 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_au7:ws_dgrp|dffpipe_4v8:dffpipe9|dffe11a[5]                                                                    ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|ws_dgrp_reg[5]                                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|ws_dgrp_reg[5]                                                                                                                ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[5]                                                                                                 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]                                                                           ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]                                                                           ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|rd_ptr_lsb                                                                                          ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[0]                                                                                     ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.535 ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT                                                                                   ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_4_TRANSFER                                                                                    ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.801      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                                    ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.391 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                            ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                            ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                            ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                            ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|s_mode                                                                                                  ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|s_mode                                                                                                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                          ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                          ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                          ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                          ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.512 ; de2_70:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                 ; de2_70:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.778      ;
; 0.516 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                               ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_G[3]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; de2_70:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                 ; de2_70:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                          ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.783      ;
; 0.519 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[3] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[3] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[6] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[6] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.786      ;
; 0.527 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                            ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                             ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.793      ;
; 0.530 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.796      ;
; 0.537 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.803      ;
; 0.542 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                           ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                           ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.808      ;
; 0.559 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.825      ;
; 0.566 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.832      ;
; 0.567 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.833      ;
; 0.580 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_R[6]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.846      ;
; 0.653 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                          ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.919      ;
; 0.653 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_VS                                                                                                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 0.920      ;
; 0.657 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.923      ;
; 0.659 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                               ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_G[1]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.925      ;
; 0.660 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.926      ;
; 0.662 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[2] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.928      ;
; 0.664 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[7] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[7] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.930      ;
; 0.664 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[4] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[4] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.930      ;
; 0.665 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[5] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[5] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.931      ;
; 0.669 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[1] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[1] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.935      ;
; 0.670 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                               ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_G[0]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 0.935      ;
; 0.682 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.948      ;
; 0.694 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_R[5]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.003      ; 0.963      ;
; 0.699 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[8]                                               ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_G[8]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 0.964      ;
; 0.701 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_B[5]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.003      ; 0.970      ;
; 0.702 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_R[1]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.003      ; 0.971      ;
; 0.703 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                               ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_G[6]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 0.968      ;
; 0.730 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                           ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                          ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 0.995      ;
; 0.771 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                        ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|s_mode                                                                                                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.037      ;
; 0.794 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                            ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                             ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.060      ;
; 0.798 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.064      ;
; 0.801 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[9]                                                 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_R[9]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.003      ; 1.070      ;
; 0.804 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                           ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                           ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.070      ;
; 0.806 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                           ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                           ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.072      ;
; 0.812 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                            ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                            ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.078      ;
; 0.832 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.098      ;
; 0.833 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                            ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                            ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.099      ;
; 0.837 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                            ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                            ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.103      ;
; 0.839 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                            ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                            ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.105      ;
; 0.842 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                          ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                          ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.108      ;
; 0.844 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                            ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                            ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.110      ;
; 0.845 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                           ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                           ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.111      ;
; 0.848 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                           ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                           ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.114      ;
; 0.849 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                            ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                            ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.115      ;
; 0.855 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                           ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                           ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.121      ;
; 0.855 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                           ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                           ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.121      ;
; 0.862 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                           ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                           ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.128      ;
; 0.865 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                            ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                            ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.131      ;
; 0.868 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                            ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                            ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.134      ;
; 0.870 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.136      ;
; 0.872 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                            ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                            ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.138      ;
; 0.874 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.140      ;
; 0.927 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[2] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.193      ;
; 0.956 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_B[6]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.043      ; 1.265      ;
; 0.956 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[8]                                                ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_B[8]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 1.268      ;
; 0.957 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_B[4]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.046      ; 1.269      ;
; 0.957 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_B[7]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.044      ; 1.267      ;
; 0.959 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[9]                                                ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_B[9]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.043      ; 1.268      ;
; 0.960 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                  ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_BLANK                                                                                               ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.042      ; 1.268      ;
; 0.963 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_B[0]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.043      ; 1.272      ;
; 0.965 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                               ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_G[7]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.010     ; 1.221      ;
; 0.965 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_B[2]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.034      ; 1.265      ;
; 0.966 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                               ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_G[2]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.042      ; 1.274      ;
; 0.969 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.013      ; 1.248      ;
; 0.969 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_B[1]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.042      ; 1.277      ;
; 0.970 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                             ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 1.237      ;
; 0.972 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                             ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[8]                                                 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 1.239      ;
; 0.973 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.013      ; 1.252      ;
; 0.975 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                            ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                          ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.002      ; 1.243      ;
; 0.976 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                           ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                           ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.242      ;
; 0.977 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                             ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 1.244      ;
; 0.977 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                             ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[9]                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 1.244      ;
; 0.978 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.013      ; 1.257      ;
; 0.980 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.013      ; 1.259      ;
; 0.984 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.250      ;
; 0.984 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.250      ;
; 0.985 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_R[2]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.043      ; 1.294      ;
; 0.995 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.002      ; 1.263      ;
; 1.000 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.002      ; 1.268      ;
; 1.000 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.002      ; 1.268      ;
; 1.004 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                             ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.003     ; 1.267      ;
; 1.007 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                             ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.003     ; 1.270      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                        ; To Node                                                                                                                                                                                                      ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 8.604 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.434      ;
; 8.604 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.434      ;
; 8.604 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.434      ;
; 8.604 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.434      ;
; 8.604 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.434      ;
; 8.604 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.434      ;
; 8.604 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.434      ;
; 8.604 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.434      ;
; 8.604 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.434      ;
; 8.604 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.434      ;
; 8.604 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.434      ;
; 8.739 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|p0addr                                    ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.297      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                                    ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 18.604 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.002      ; 1.434      ;
; 18.604 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.002      ; 1.434      ;
; 18.604 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.002      ; 1.434      ;
; 18.604 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.002      ; 1.434      ;
; 18.604 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.002      ; 1.434      ;
; 18.604 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.002      ; 1.434      ;
; 18.604 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.002      ; 1.434      ;
; 18.604 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.002      ; 1.434      ;
; 18.604 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.002      ; 1.434      ;
; 18.604 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|p0addr                                    ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.002      ; 1.434      ;
; 18.604 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.002      ; 1.434      ;
; 18.739 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.000      ; 1.297      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                        ; To Node                                                                                                                                                                                                      ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 11.031 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|p0addr                                    ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.000      ; 1.297      ;
; 11.166 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.002      ; 1.434      ;
; 11.166 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.002      ; 1.434      ;
; 11.166 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.002      ; 1.434      ;
; 11.166 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.002      ; 1.434      ;
; 11.166 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.002      ; 1.434      ;
; 11.166 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.002      ; 1.434      ;
; 11.166 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.002      ; 1.434      ;
; 11.166 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.002      ; 1.434      ;
; 11.166 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.002      ; 1.434      ;
; 11.166 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.002      ; 1.434      ;
; 11.166 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.002      ; 1.434      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                                    ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 21.031 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.000      ; 1.297      ;
; 21.166 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.002      ; 1.434      ;
; 21.166 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.002      ; 1.434      ;
; 21.166 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.002      ; 1.434      ;
; 21.166 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.002      ; 1.434      ;
; 21.166 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.002      ; 1.434      ;
; 21.166 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.002      ; 1.434      ;
; 21.166 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.002      ; 1.434      ;
; 21.166 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.002      ; 1.434      ;
; 21.166 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.002      ; 1.434      ;
; 21.166 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|p0addr                                    ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.002      ; 1.434      ;
; 21.166 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.002      ; 1.434      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'DE2_70_VIDEOIN_PIXEL_CLK'                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a1~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a1~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a2~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a2~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a3~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a3~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a4~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a4~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a5~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a5~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a6~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a6~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a7~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a7~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a8~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a8~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a9~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a9~porta_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                                                                                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[0]                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[0]                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[1]                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[1]                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[2]                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[2]                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[3]                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[3]                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[4]                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[4]                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[5]                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[5]                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[6]                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[6]                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[7]                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[7]                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|endofpacket                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|endofpacket                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|frame_sync                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|frame_sync                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_frame_valid                                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_frame_valid                                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_line_valid                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_line_valid                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[0]                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[0]                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[1]                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[1]                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[2]                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[2]                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[3]                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[3]                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[4]                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[4]                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[5]                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[5]                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[6]                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[6]                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[7]                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[7]                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|startofpacket                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|startofpacket                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[0]                                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg16 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg16 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg17 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg17 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg18 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg18 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg19 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg19 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg20 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg20 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg21 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg21 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg22 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg22 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg23 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg23 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg24 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg24 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg25 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg25 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg26 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg26 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg27 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg27 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg28 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg28 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg29 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg29 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg30 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg30 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a16~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a16~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a17~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a17~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a18~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a18~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a19~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a19~porta_memory_reg0 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[5] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[5] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[6] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[6] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[7] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[7] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[5] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[5] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[6] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[6] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[7] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[7] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Fall       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0]                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Fall       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0]                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|p0addr                                                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|p0addr                                                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                                ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                                ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                                ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                                ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                                ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                                ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                                ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                                ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                                ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                                ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                                ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                                ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                                ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                                ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                                ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                                ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_BLANK                                                                                               ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_BLANK                                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                        ;
+--------------------------------+--------------------------+-------+-------+------------+-----------------------------------------------------------+
; Data Port                      ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                           ;
+--------------------------------+--------------------------+-------+-------+------------+-----------------------------------------------------------+
; DE2_70_VIDEOIN_FRAME_VALID     ; DE2_70_VIDEOIN_PIXEL_CLK ; 3.676 ; 3.676 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
; DE2_70_VIDEOIN_LINE_VALID      ; DE2_70_VIDEOIN_PIXEL_CLK ; 3.676 ; 3.676 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
; DE2_70_VIDEOIN_PIXEL_DATA[*]   ; DE2_70_VIDEOIN_PIXEL_CLK ; 3.825 ; 3.825 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[4]  ; DE2_70_VIDEOIN_PIXEL_CLK ; 2.993 ; 2.993 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[5]  ; DE2_70_VIDEOIN_PIXEL_CLK ; 2.692 ; 2.692 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[6]  ; DE2_70_VIDEOIN_PIXEL_CLK ; 3.504 ; 3.504 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[7]  ; DE2_70_VIDEOIN_PIXEL_CLK ; 3.644 ; 3.644 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[8]  ; DE2_70_VIDEOIN_PIXEL_CLK ; 3.326 ; 3.326 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[9]  ; DE2_70_VIDEOIN_PIXEL_CLK ; 3.650 ; 3.650 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[10] ; DE2_70_VIDEOIN_PIXEL_CLK ; 3.825 ; 3.825 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[11] ; DE2_70_VIDEOIN_PIXEL_CLK ; 3.671 ; 3.671 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
; DE2_70_AV_CONFIG_SDAT          ; CLOCK_50                 ; 6.589 ; 6.589 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_DQ[*]              ; CLOCK_50                 ; 7.048 ; 7.048 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[0]             ; CLOCK_50                 ; 6.548 ; 6.548 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[1]             ; CLOCK_50                 ; 6.393 ; 6.393 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[2]             ; CLOCK_50                 ; 6.679 ; 6.679 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[3]             ; CLOCK_50                 ; 6.576 ; 6.576 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[4]             ; CLOCK_50                 ; 6.817 ; 6.817 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[5]             ; CLOCK_50                 ; 6.466 ; 6.466 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[6]             ; CLOCK_50                 ; 6.654 ; 6.654 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[7]             ; CLOCK_50                 ; 6.033 ; 6.033 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[8]             ; CLOCK_50                 ; 5.963 ; 5.963 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[9]             ; CLOCK_50                 ; 6.119 ; 6.119 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[10]            ; CLOCK_50                 ; 5.934 ; 5.934 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[11]            ; CLOCK_50                 ; 5.903 ; 5.903 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[12]            ; CLOCK_50                 ; 5.880 ; 5.880 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[13]            ; CLOCK_50                 ; 6.263 ; 6.263 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[14]            ; CLOCK_50                 ; 6.312 ; 6.312 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[15]            ; CLOCK_50                 ; 6.558 ; 6.558 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[16]            ; CLOCK_50                 ; 6.517 ; 6.517 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[17]            ; CLOCK_50                 ; 6.600 ; 6.600 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[18]            ; CLOCK_50                 ; 6.468 ; 6.468 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[19]            ; CLOCK_50                 ; 6.169 ; 6.169 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[20]            ; CLOCK_50                 ; 5.683 ; 5.683 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[21]            ; CLOCK_50                 ; 6.278 ; 6.278 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[22]            ; CLOCK_50                 ; 6.204 ; 6.204 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[23]            ; CLOCK_50                 ; 5.917 ; 5.917 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[24]            ; CLOCK_50                 ; 6.528 ; 6.528 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[25]            ; CLOCK_50                 ; 6.320 ; 6.320 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[26]            ; CLOCK_50                 ; 6.551 ; 6.551 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[27]            ; CLOCK_50                 ; 6.507 ; 6.507 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[28]            ; CLOCK_50                 ; 6.573 ; 6.573 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[29]            ; CLOCK_50                 ; 7.048 ; 7.048 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[30]            ; CLOCK_50                 ; 6.577 ; 6.577 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[31]            ; CLOCK_50                 ; 6.987 ; 6.987 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+--------------------------------+--------------------------+-------+-------+------------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                           ;
+--------------------------------+--------------------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port                      ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+--------------------------------+--------------------------+--------+--------+------------+-----------------------------------------------------------+
; DE2_70_VIDEOIN_FRAME_VALID     ; DE2_70_VIDEOIN_PIXEL_CLK ; -3.446 ; -3.446 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
; DE2_70_VIDEOIN_LINE_VALID      ; DE2_70_VIDEOIN_PIXEL_CLK ; -3.446 ; -3.446 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
; DE2_70_VIDEOIN_PIXEL_DATA[*]   ; DE2_70_VIDEOIN_PIXEL_CLK ; -2.462 ; -2.462 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[4]  ; DE2_70_VIDEOIN_PIXEL_CLK ; -2.763 ; -2.763 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[5]  ; DE2_70_VIDEOIN_PIXEL_CLK ; -2.462 ; -2.462 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[6]  ; DE2_70_VIDEOIN_PIXEL_CLK ; -3.274 ; -3.274 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[7]  ; DE2_70_VIDEOIN_PIXEL_CLK ; -3.414 ; -3.414 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[8]  ; DE2_70_VIDEOIN_PIXEL_CLK ; -3.096 ; -3.096 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[9]  ; DE2_70_VIDEOIN_PIXEL_CLK ; -3.420 ; -3.420 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[10] ; DE2_70_VIDEOIN_PIXEL_CLK ; -3.595 ; -3.595 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[11] ; DE2_70_VIDEOIN_PIXEL_CLK ; -3.441 ; -3.441 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
; DE2_70_AV_CONFIG_SDAT          ; CLOCK_50                 ; -6.359 ; -6.359 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_DQ[*]              ; CLOCK_50                 ; -5.453 ; -5.453 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[0]             ; CLOCK_50                 ; -6.318 ; -6.318 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[1]             ; CLOCK_50                 ; -6.163 ; -6.163 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[2]             ; CLOCK_50                 ; -6.449 ; -6.449 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[3]             ; CLOCK_50                 ; -6.346 ; -6.346 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[4]             ; CLOCK_50                 ; -6.587 ; -6.587 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[5]             ; CLOCK_50                 ; -6.236 ; -6.236 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[6]             ; CLOCK_50                 ; -6.424 ; -6.424 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[7]             ; CLOCK_50                 ; -5.803 ; -5.803 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[8]             ; CLOCK_50                 ; -5.733 ; -5.733 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[9]             ; CLOCK_50                 ; -5.889 ; -5.889 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[10]            ; CLOCK_50                 ; -5.704 ; -5.704 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[11]            ; CLOCK_50                 ; -5.673 ; -5.673 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[12]            ; CLOCK_50                 ; -5.650 ; -5.650 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[13]            ; CLOCK_50                 ; -6.033 ; -6.033 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[14]            ; CLOCK_50                 ; -6.082 ; -6.082 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[15]            ; CLOCK_50                 ; -6.328 ; -6.328 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[16]            ; CLOCK_50                 ; -6.287 ; -6.287 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[17]            ; CLOCK_50                 ; -6.370 ; -6.370 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[18]            ; CLOCK_50                 ; -6.238 ; -6.238 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[19]            ; CLOCK_50                 ; -5.939 ; -5.939 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[20]            ; CLOCK_50                 ; -5.453 ; -5.453 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[21]            ; CLOCK_50                 ; -6.048 ; -6.048 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[22]            ; CLOCK_50                 ; -5.974 ; -5.974 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[23]            ; CLOCK_50                 ; -5.687 ; -5.687 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[24]            ; CLOCK_50                 ; -6.298 ; -6.298 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[25]            ; CLOCK_50                 ; -6.090 ; -6.090 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[26]            ; CLOCK_50                 ; -6.321 ; -6.321 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[27]            ; CLOCK_50                 ; -6.277 ; -6.277 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[28]            ; CLOCK_50                 ; -6.343 ; -6.343 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[29]            ; CLOCK_50                 ; -6.818 ; -6.818 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[30]            ; CLOCK_50                 ; -6.347 ; -6.347 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[31]            ; CLOCK_50                 ; -6.757 ; -6.757 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+--------------------------------+--------------------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+-----------------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------------+------------+--------+--------+------------+-----------------------------------------------------------+
; DE2_70_AV_CONFIG_SCLK ; CLOCK_50   ; 5.308  ; 5.308  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_AV_CONFIG_SDAT ; CLOCK_50   ; 5.804  ; 5.804  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_ADDR[*]   ; CLOCK_50   ; 7.140  ; 7.140  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[0]  ; CLOCK_50   ; 5.196  ; 5.196  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[1]  ; CLOCK_50   ; 6.758  ; 6.758  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[2]  ; CLOCK_50   ; 6.847  ; 6.847  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[3]  ; CLOCK_50   ; 5.630  ; 5.630  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[4]  ; CLOCK_50   ; 7.140  ; 7.140  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[5]  ; CLOCK_50   ; 6.257  ; 6.257  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[6]  ; CLOCK_50   ; 5.876  ; 5.876  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[7]  ; CLOCK_50   ; 5.375  ; 5.375  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[8]  ; CLOCK_50   ; 5.401  ; 5.401  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[9]  ; CLOCK_50   ; 5.414  ; 5.414  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[10] ; CLOCK_50   ; 4.889  ; 4.889  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[11] ; CLOCK_50   ; 4.887  ; 4.887  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[12] ; CLOCK_50   ; 4.842  ; 4.842  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[13] ; CLOCK_50   ; 4.862  ; 4.862  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[14] ; CLOCK_50   ; 4.152  ; 4.152  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[15] ; CLOCK_50   ; 4.650  ; 4.650  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_ADSC_N    ; CLOCK_50   ; 3.881  ; 3.881  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_BE_N[*]   ; CLOCK_50   ; 4.759  ; 4.759  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_BE_N[0]  ; CLOCK_50   ; 4.759  ; 4.759  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_BE_N[1]  ; CLOCK_50   ; 4.050  ; 4.050  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_BE_N[2]  ; CLOCK_50   ; 4.519  ; 4.519  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_BE_N[3]  ; CLOCK_50   ; 4.082  ; 4.082  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_CE1_N     ; CLOCK_50   ; 4.364  ; 4.364  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_CE2       ; CLOCK_50   ; 4.359  ; 4.359  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_CE3_N     ; CLOCK_50   ; 5.488  ; 5.488  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_CLK       ; CLOCK_50   ; 2.770  ;        ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_DQ[*]     ; CLOCK_50   ; 6.531  ; 6.531  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[0]    ; CLOCK_50   ; 5.554  ; 5.554  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[1]    ; CLOCK_50   ; 5.808  ; 5.808  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[2]    ; CLOCK_50   ; 5.373  ; 5.373  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[3]    ; CLOCK_50   ; 5.654  ; 5.654  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[4]    ; CLOCK_50   ; 5.619  ; 5.619  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[5]    ; CLOCK_50   ; 5.442  ; 5.442  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[6]    ; CLOCK_50   ; 4.905  ; 4.905  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[7]    ; CLOCK_50   ; 4.416  ; 4.416  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[8]    ; CLOCK_50   ; 3.935  ; 3.935  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[9]    ; CLOCK_50   ; 4.176  ; 4.176  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[10]   ; CLOCK_50   ; 4.168  ; 4.168  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[11]   ; CLOCK_50   ; 3.929  ; 3.929  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[12]   ; CLOCK_50   ; 3.955  ; 3.955  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[13]   ; CLOCK_50   ; 3.972  ; 3.972  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[14]   ; CLOCK_50   ; 4.177  ; 4.177  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[15]   ; CLOCK_50   ; 4.635  ; 4.635  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[16]   ; CLOCK_50   ; 4.427  ; 4.427  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[17]   ; CLOCK_50   ; 4.441  ; 4.441  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[18]   ; CLOCK_50   ; 4.617  ; 4.617  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[19]   ; CLOCK_50   ; 4.633  ; 4.633  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[20]   ; CLOCK_50   ; 4.634  ; 4.634  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[21]   ; CLOCK_50   ; 4.808  ; 4.808  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[22]   ; CLOCK_50   ; 4.757  ; 4.757  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[23]   ; CLOCK_50   ; 4.390  ; 4.390  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[24]   ; CLOCK_50   ; 4.914  ; 4.914  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[25]   ; CLOCK_50   ; 4.674  ; 4.674  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[26]   ; CLOCK_50   ; 4.938  ; 4.938  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[27]   ; CLOCK_50   ; 4.879  ; 4.879  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[28]   ; CLOCK_50   ; 5.355  ; 5.355  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[29]   ; CLOCK_50   ; 6.531  ; 6.531  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[30]   ; CLOCK_50   ; 6.154  ; 6.154  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[31]   ; CLOCK_50   ; 6.076  ; 6.076  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_OE_N      ; CLOCK_50   ; 4.142  ; 4.142  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_WE_N      ; CLOCK_50   ; 4.682  ; 4.682  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; IO_CLKOUTn1           ; CLOCK_50   ; 2.796  ;        ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_CLK       ; CLOCK_50   ;        ; 2.770  ; Fall       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; IO_CLKOUTn1           ; CLOCK_50   ;        ; 2.796  ; Fall       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_VGA_OUT_B[*]   ; CLOCK_50   ; 24.702 ; 24.702 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[0]  ; CLOCK_50   ; 24.702 ; 24.702 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[1]  ; CLOCK_50   ; 24.431 ; 24.431 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[2]  ; CLOCK_50   ; 24.451 ; 24.451 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[3]  ; CLOCK_50   ; 24.222 ; 24.222 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[4]  ; CLOCK_50   ; 24.228 ; 24.228 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[5]  ; CLOCK_50   ; 24.497 ; 24.497 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[6]  ; CLOCK_50   ; 24.457 ; 24.457 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[7]  ; CLOCK_50   ; 24.246 ; 24.246 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[8]  ; CLOCK_50   ; 24.692 ; 24.692 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[9]  ; CLOCK_50   ; 24.690 ; 24.690 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_BLANK  ; CLOCK_50   ; 24.679 ; 24.679 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_CLK    ; CLOCK_50   ;        ; 22.878 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_G[*]   ; CLOCK_50   ; 26.302 ; 26.302 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[0]  ; CLOCK_50   ; 26.302 ; 26.302 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[1]  ; CLOCK_50   ; 25.886 ; 25.886 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[2]  ; CLOCK_50   ; 25.643 ; 25.643 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[3]  ; CLOCK_50   ; 25.639 ; 25.639 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[4]  ; CLOCK_50   ; 25.062 ; 25.062 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[5]  ; CLOCK_50   ; 24.718 ; 24.718 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[6]  ; CLOCK_50   ; 24.913 ; 24.913 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[7]  ; CLOCK_50   ; 25.158 ; 25.158 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[8]  ; CLOCK_50   ; 25.231 ; 25.231 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[9]  ; CLOCK_50   ; 24.685 ; 24.685 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_HS     ; CLOCK_50   ; 25.381 ; 25.381 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_R[*]   ; CLOCK_50   ; 25.710 ; 25.710 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[0]  ; CLOCK_50   ; 25.416 ; 25.416 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[1]  ; CLOCK_50   ; 25.710 ; 25.710 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[2]  ; CLOCK_50   ; 25.389 ; 25.389 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[3]  ; CLOCK_50   ; 24.914 ; 24.914 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[4]  ; CLOCK_50   ; 25.173 ; 25.173 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[5]  ; CLOCK_50   ; 25.668 ; 25.668 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[6]  ; CLOCK_50   ; 25.629 ; 25.629 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[7]  ; CLOCK_50   ; 24.673 ; 24.673 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[8]  ; CLOCK_50   ; 24.405 ; 24.405 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[9]  ; CLOCK_50   ; 25.648 ; 25.648 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_VS     ; CLOCK_50   ; 25.256 ; 25.256 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_CLK    ; CLOCK_50   ; 22.878 ;        ; Fall       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
+-----------------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                 ;
+-----------------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------------+------------+--------+--------+------------+-----------------------------------------------------------+
; DE2_70_AV_CONFIG_SCLK ; CLOCK_50   ; 5.042  ; 5.042  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_AV_CONFIG_SDAT ; CLOCK_50   ; 5.037  ; 5.037  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_ADDR[*]   ; CLOCK_50   ; 4.152  ; 4.152  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[0]  ; CLOCK_50   ; 5.196  ; 5.196  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[1]  ; CLOCK_50   ; 6.758  ; 6.758  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[2]  ; CLOCK_50   ; 6.847  ; 6.847  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[3]  ; CLOCK_50   ; 5.630  ; 5.630  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[4]  ; CLOCK_50   ; 7.140  ; 7.140  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[5]  ; CLOCK_50   ; 6.257  ; 6.257  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[6]  ; CLOCK_50   ; 5.876  ; 5.876  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[7]  ; CLOCK_50   ; 5.375  ; 5.375  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[8]  ; CLOCK_50   ; 5.401  ; 5.401  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[9]  ; CLOCK_50   ; 5.414  ; 5.414  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[10] ; CLOCK_50   ; 4.889  ; 4.889  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[11] ; CLOCK_50   ; 4.887  ; 4.887  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[12] ; CLOCK_50   ; 4.842  ; 4.842  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[13] ; CLOCK_50   ; 4.862  ; 4.862  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[14] ; CLOCK_50   ; 4.152  ; 4.152  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[15] ; CLOCK_50   ; 4.650  ; 4.650  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_ADSC_N    ; CLOCK_50   ; 3.881  ; 3.881  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_BE_N[*]   ; CLOCK_50   ; 4.050  ; 4.050  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_BE_N[0]  ; CLOCK_50   ; 4.759  ; 4.759  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_BE_N[1]  ; CLOCK_50   ; 4.050  ; 4.050  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_BE_N[2]  ; CLOCK_50   ; 4.519  ; 4.519  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_BE_N[3]  ; CLOCK_50   ; 4.082  ; 4.082  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_CE1_N     ; CLOCK_50   ; 4.364  ; 4.364  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_CE2       ; CLOCK_50   ; 4.359  ; 4.359  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_CE3_N     ; CLOCK_50   ; 5.488  ; 5.488  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_CLK       ; CLOCK_50   ; 2.770  ;        ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_DQ[*]     ; CLOCK_50   ; 3.929  ; 3.929  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[0]    ; CLOCK_50   ; 5.554  ; 5.554  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[1]    ; CLOCK_50   ; 5.808  ; 5.808  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[2]    ; CLOCK_50   ; 5.373  ; 5.373  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[3]    ; CLOCK_50   ; 5.654  ; 5.654  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[4]    ; CLOCK_50   ; 5.619  ; 5.619  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[5]    ; CLOCK_50   ; 5.442  ; 5.442  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[6]    ; CLOCK_50   ; 4.905  ; 4.905  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[7]    ; CLOCK_50   ; 4.416  ; 4.416  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[8]    ; CLOCK_50   ; 3.935  ; 3.935  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[9]    ; CLOCK_50   ; 4.176  ; 4.176  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[10]   ; CLOCK_50   ; 4.168  ; 4.168  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[11]   ; CLOCK_50   ; 3.929  ; 3.929  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[12]   ; CLOCK_50   ; 3.955  ; 3.955  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[13]   ; CLOCK_50   ; 3.972  ; 3.972  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[14]   ; CLOCK_50   ; 4.177  ; 4.177  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[15]   ; CLOCK_50   ; 4.635  ; 4.635  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[16]   ; CLOCK_50   ; 4.427  ; 4.427  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[17]   ; CLOCK_50   ; 4.441  ; 4.441  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[18]   ; CLOCK_50   ; 4.617  ; 4.617  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[19]   ; CLOCK_50   ; 4.633  ; 4.633  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[20]   ; CLOCK_50   ; 4.634  ; 4.634  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[21]   ; CLOCK_50   ; 4.808  ; 4.808  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[22]   ; CLOCK_50   ; 4.757  ; 4.757  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[23]   ; CLOCK_50   ; 4.390  ; 4.390  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[24]   ; CLOCK_50   ; 4.914  ; 4.914  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[25]   ; CLOCK_50   ; 4.674  ; 4.674  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[26]   ; CLOCK_50   ; 4.938  ; 4.938  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[27]   ; CLOCK_50   ; 4.879  ; 4.879  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[28]   ; CLOCK_50   ; 5.355  ; 5.355  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[29]   ; CLOCK_50   ; 6.531  ; 6.531  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[30]   ; CLOCK_50   ; 6.154  ; 6.154  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[31]   ; CLOCK_50   ; 6.076  ; 6.076  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_OE_N      ; CLOCK_50   ; 4.142  ; 4.142  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_WE_N      ; CLOCK_50   ; 4.682  ; 4.682  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; IO_CLKOUTn1           ; CLOCK_50   ; 2.796  ;        ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_CLK       ; CLOCK_50   ;        ; 2.770  ; Fall       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; IO_CLKOUTn1           ; CLOCK_50   ;        ; 2.796  ; Fall       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_VGA_OUT_B[*]   ; CLOCK_50   ; 24.222 ; 24.222 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[0]  ; CLOCK_50   ; 24.702 ; 24.702 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[1]  ; CLOCK_50   ; 24.431 ; 24.431 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[2]  ; CLOCK_50   ; 24.451 ; 24.451 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[3]  ; CLOCK_50   ; 24.222 ; 24.222 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[4]  ; CLOCK_50   ; 24.228 ; 24.228 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[5]  ; CLOCK_50   ; 24.497 ; 24.497 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[6]  ; CLOCK_50   ; 24.457 ; 24.457 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[7]  ; CLOCK_50   ; 24.246 ; 24.246 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[8]  ; CLOCK_50   ; 24.692 ; 24.692 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[9]  ; CLOCK_50   ; 24.690 ; 24.690 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_BLANK  ; CLOCK_50   ; 24.679 ; 24.679 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_CLK    ; CLOCK_50   ;        ; 22.878 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_G[*]   ; CLOCK_50   ; 24.685 ; 24.685 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[0]  ; CLOCK_50   ; 26.302 ; 26.302 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[1]  ; CLOCK_50   ; 25.886 ; 25.886 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[2]  ; CLOCK_50   ; 25.643 ; 25.643 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[3]  ; CLOCK_50   ; 25.639 ; 25.639 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[4]  ; CLOCK_50   ; 25.062 ; 25.062 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[5]  ; CLOCK_50   ; 24.718 ; 24.718 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[6]  ; CLOCK_50   ; 24.913 ; 24.913 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[7]  ; CLOCK_50   ; 25.158 ; 25.158 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[8]  ; CLOCK_50   ; 25.231 ; 25.231 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[9]  ; CLOCK_50   ; 24.685 ; 24.685 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_HS     ; CLOCK_50   ; 25.381 ; 25.381 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_R[*]   ; CLOCK_50   ; 24.405 ; 24.405 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[0]  ; CLOCK_50   ; 25.416 ; 25.416 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[1]  ; CLOCK_50   ; 25.710 ; 25.710 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[2]  ; CLOCK_50   ; 25.389 ; 25.389 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[3]  ; CLOCK_50   ; 24.914 ; 24.914 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[4]  ; CLOCK_50   ; 25.173 ; 25.173 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[5]  ; CLOCK_50   ; 25.668 ; 25.668 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[6]  ; CLOCK_50   ; 25.629 ; 25.629 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[7]  ; CLOCK_50   ; 24.673 ; 24.673 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[8]  ; CLOCK_50   ; 24.405 ; 24.405 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[9]  ; CLOCK_50   ; 25.648 ; 25.648 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_VS     ; CLOCK_50   ; 25.256 ; 25.256 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_CLK    ; CLOCK_50   ; 22.878 ;        ; Fall       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
+-----------------------+------------+--------+--------+------------+-----------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; GPIO_1[14]  ; 8.859 ;    ;    ; 8.859 ;
; KEY[1]     ; GPIO_1[15]  ; 8.922 ;    ;    ; 8.922 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; GPIO_1[14]  ; 8.859 ;    ;    ; 8.859 ;
; KEY[1]     ; GPIO_1[15]  ; 8.922 ;    ;    ; 8.922 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                        ;
+-----------------------+------------+-------+------+------------+-----------------------------------------------------------+
; Data Port             ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                           ;
+-----------------------+------------+-------+------+------------+-----------------------------------------------------------+
; DE2_70_AV_CONFIG_SDAT ; CLOCK_50   ; 5.156 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_DQ[*]     ; CLOCK_50   ; 6.463 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[0]    ; CLOCK_50   ; 8.385 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[1]    ; CLOCK_50   ; 8.153 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[2]    ; CLOCK_50   ; 8.398 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[3]    ; CLOCK_50   ; 8.149 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[4]    ; CLOCK_50   ; 8.159 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[5]    ; CLOCK_50   ; 7.900 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[6]    ; CLOCK_50   ; 7.653 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[7]    ; CLOCK_50   ; 6.939 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[8]    ; CLOCK_50   ; 6.463 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[9]    ; CLOCK_50   ; 6.463 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[10]   ; CLOCK_50   ; 6.701 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[11]   ; CLOCK_50   ; 6.714 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[12]   ; CLOCK_50   ; 6.704 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[13]   ; CLOCK_50   ; 6.734 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[14]   ; CLOCK_50   ; 6.724 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[15]   ; CLOCK_50   ; 7.176 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[16]   ; CLOCK_50   ; 6.931 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[17]   ; CLOCK_50   ; 7.188 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[18]   ; CLOCK_50   ; 7.178 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[19]   ; CLOCK_50   ; 7.241 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[20]   ; CLOCK_50   ; 7.241 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[21]   ; CLOCK_50   ; 6.978 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[22]   ; CLOCK_50   ; 6.978 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[23]   ; CLOCK_50   ; 6.722 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[24]   ; CLOCK_50   ; 7.219 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[25]   ; CLOCK_50   ; 6.988 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[26]   ; CLOCK_50   ; 7.235 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[27]   ; CLOCK_50   ; 7.219 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[28]   ; CLOCK_50   ; 7.465 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[29]   ; CLOCK_50   ; 8.653 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[30]   ; CLOCK_50   ; 8.427 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[31]   ; CLOCK_50   ; 8.427 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+-----------------------+------------+-------+------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                ;
+-----------------------+------------+-------+------+------------+-----------------------------------------------------------+
; Data Port             ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                           ;
+-----------------------+------------+-------+------+------------+-----------------------------------------------------------+
; DE2_70_AV_CONFIG_SDAT ; CLOCK_50   ; 5.110 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_DQ[*]     ; CLOCK_50   ; 5.109 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[0]    ; CLOCK_50   ; 7.031 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[1]    ; CLOCK_50   ; 6.799 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[2]    ; CLOCK_50   ; 7.044 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[3]    ; CLOCK_50   ; 6.795 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[4]    ; CLOCK_50   ; 6.805 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[5]    ; CLOCK_50   ; 6.546 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[6]    ; CLOCK_50   ; 6.299 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[7]    ; CLOCK_50   ; 5.585 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[8]    ; CLOCK_50   ; 5.109 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[9]    ; CLOCK_50   ; 5.109 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[10]   ; CLOCK_50   ; 5.347 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[11]   ; CLOCK_50   ; 5.360 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[12]   ; CLOCK_50   ; 5.350 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[13]   ; CLOCK_50   ; 5.380 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[14]   ; CLOCK_50   ; 5.370 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[15]   ; CLOCK_50   ; 5.822 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[16]   ; CLOCK_50   ; 5.772 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[17]   ; CLOCK_50   ; 6.029 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[18]   ; CLOCK_50   ; 6.019 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[19]   ; CLOCK_50   ; 6.082 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[20]   ; CLOCK_50   ; 6.082 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[21]   ; CLOCK_50   ; 5.819 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[22]   ; CLOCK_50   ; 5.819 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[23]   ; CLOCK_50   ; 5.563 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[24]   ; CLOCK_50   ; 6.060 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[25]   ; CLOCK_50   ; 5.829 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[26]   ; CLOCK_50   ; 6.076 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[27]   ; CLOCK_50   ; 6.060 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[28]   ; CLOCK_50   ; 6.306 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[29]   ; CLOCK_50   ; 7.494 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[30]   ; CLOCK_50   ; 7.268 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[31]   ; CLOCK_50   ; 7.268 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+-----------------------+------------+-------+------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                ;
+-----------------------+------------+-----------+-----------+------------+-----------------------------------------------------------+
; Data Port             ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                           ;
+-----------------------+------------+-----------+-----------+------------+-----------------------------------------------------------+
; DE2_70_AV_CONFIG_SDAT ; CLOCK_50   ; 5.156     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_DQ[*]     ; CLOCK_50   ; 6.463     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[0]    ; CLOCK_50   ; 8.385     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[1]    ; CLOCK_50   ; 8.153     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[2]    ; CLOCK_50   ; 8.398     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[3]    ; CLOCK_50   ; 8.149     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[4]    ; CLOCK_50   ; 8.159     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[5]    ; CLOCK_50   ; 7.900     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[6]    ; CLOCK_50   ; 7.653     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[7]    ; CLOCK_50   ; 6.939     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[8]    ; CLOCK_50   ; 6.463     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[9]    ; CLOCK_50   ; 6.463     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[10]   ; CLOCK_50   ; 6.701     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[11]   ; CLOCK_50   ; 6.714     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[12]   ; CLOCK_50   ; 6.704     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[13]   ; CLOCK_50   ; 6.734     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[14]   ; CLOCK_50   ; 6.724     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[15]   ; CLOCK_50   ; 7.176     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[16]   ; CLOCK_50   ; 6.931     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[17]   ; CLOCK_50   ; 7.188     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[18]   ; CLOCK_50   ; 7.178     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[19]   ; CLOCK_50   ; 7.241     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[20]   ; CLOCK_50   ; 7.241     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[21]   ; CLOCK_50   ; 6.978     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[22]   ; CLOCK_50   ; 6.978     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[23]   ; CLOCK_50   ; 6.722     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[24]   ; CLOCK_50   ; 7.219     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[25]   ; CLOCK_50   ; 6.988     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[26]   ; CLOCK_50   ; 7.235     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[27]   ; CLOCK_50   ; 7.219     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[28]   ; CLOCK_50   ; 7.465     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[29]   ; CLOCK_50   ; 8.653     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[30]   ; CLOCK_50   ; 8.427     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[31]   ; CLOCK_50   ; 8.427     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+-----------------------+------------+-----------+-----------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                        ;
+-----------------------+------------+-----------+-----------+------------+-----------------------------------------------------------+
; Data Port             ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                           ;
+-----------------------+------------+-----------+-----------+------------+-----------------------------------------------------------+
; DE2_70_AV_CONFIG_SDAT ; CLOCK_50   ; 5.110     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_DQ[*]     ; CLOCK_50   ; 5.109     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[0]    ; CLOCK_50   ; 7.031     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[1]    ; CLOCK_50   ; 6.799     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[2]    ; CLOCK_50   ; 7.044     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[3]    ; CLOCK_50   ; 6.795     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[4]    ; CLOCK_50   ; 6.805     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[5]    ; CLOCK_50   ; 6.546     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[6]    ; CLOCK_50   ; 6.299     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[7]    ; CLOCK_50   ; 5.585     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[8]    ; CLOCK_50   ; 5.109     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[9]    ; CLOCK_50   ; 5.109     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[10]   ; CLOCK_50   ; 5.347     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[11]   ; CLOCK_50   ; 5.360     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[12]   ; CLOCK_50   ; 5.350     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[13]   ; CLOCK_50   ; 5.380     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[14]   ; CLOCK_50   ; 5.370     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[15]   ; CLOCK_50   ; 5.822     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[16]   ; CLOCK_50   ; 5.772     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[17]   ; CLOCK_50   ; 6.029     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[18]   ; CLOCK_50   ; 6.019     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[19]   ; CLOCK_50   ; 6.082     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[20]   ; CLOCK_50   ; 6.082     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[21]   ; CLOCK_50   ; 5.819     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[22]   ; CLOCK_50   ; 5.819     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[23]   ; CLOCK_50   ; 5.563     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[24]   ; CLOCK_50   ; 6.060     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[25]   ; CLOCK_50   ; 5.829     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[26]   ; CLOCK_50   ; 6.076     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[27]   ; CLOCK_50   ; 6.060     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[28]   ; CLOCK_50   ; 6.306     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[29]   ; CLOCK_50   ; 7.494     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[30]   ; CLOCK_50   ; 7.268     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[31]   ; CLOCK_50   ; 7.268     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+-----------------------+------------+-----------+-----------+------------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                           ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; DE2_70_VIDEOIN_PIXEL_CLK                                  ; -1.460 ; -48.109       ;
; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 15.872 ; 0.000         ;
; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 36.358 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                           ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; DE2_70_VIDEOIN_PIXEL_CLK                                  ; 0.215 ; 0.000         ;
; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.215 ; 0.000         ;
; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.215 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                        ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 9.234  ; 0.000         ;
; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 19.234 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                         ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 10.581 ; 0.000         ;
; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 20.581 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                             ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; DE2_70_VIDEOIN_PIXEL_CLK                                  ; -1.880 ; -174.660      ;
; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 7.873  ; 0.000         ;
; CLOCK_50                                                  ; 10.000 ; 0.000         ;
; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 17.873 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'DE2_70_VIDEOIN_PIXEL_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                     ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -1.460 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg0     ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_memory_reg0  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg1     ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a1~porta_memory_reg0  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg2     ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a2~porta_memory_reg0  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg3     ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a3~porta_memory_reg0  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg4     ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a4~porta_memory_reg0  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg5     ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a5~porta_memory_reg0  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg6     ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a6~porta_memory_reg0  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg7     ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a7~porta_memory_reg0  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg8     ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a8~porta_memory_reg0  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg9     ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a9~porta_memory_reg0  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.017     ; 2.442      ;
; -0.780 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_start                                                                                                             ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 1.803      ;
; -0.780 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[7]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 1.803      ;
; -0.780 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[6]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 1.803      ;
; -0.780 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[4]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 1.803      ;
; -0.774 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_start                                                                                                             ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 1.797      ;
; -0.774 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[7]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 1.797      ;
; -0.774 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[6]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 1.797      ;
; -0.774 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[4]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 1.797      ;
; -0.705 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg9  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.053      ; 1.757      ;
; -0.705 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg8  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.053      ; 1.757      ;
; -0.705 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg7  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.053      ; 1.757      ;
; -0.705 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg6  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.053      ; 1.757      ;
; -0.705 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg5  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.053      ; 1.757      ;
; -0.705 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg4  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.053      ; 1.757      ;
; -0.705 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg3  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.053      ; 1.757      ;
; -0.705 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg2  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.053      ; 1.757      ;
; -0.705 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg1  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.053      ; 1.757      ;
; -0.705 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg6 ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.054      ; 1.758      ;
; -0.705 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg5 ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.054      ; 1.758      ;
; -0.705 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg4 ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.054      ; 1.758      ;
; -0.705 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg3 ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.054      ; 1.758      ;
; -0.705 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg2 ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.054      ; 1.758      ;
; -0.705 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg1 ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.054      ; 1.758      ;
; -0.705 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg0 ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.054      ; 1.758      ;
; -0.705 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg0  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.053      ; 1.757      ;
; -0.705 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_we_reg       ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.054      ; 1.758      ;
; -0.702 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_valid                                                                                                             ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.007     ; 1.727      ;
; -0.702 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|endofpacket                                                                                                            ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.007     ; 1.727      ;
; -0.702 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|startofpacket                                                                                                          ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.007     ; 1.727      ;
; -0.702 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[7]                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.007     ; 1.727      ;
; -0.702 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[6]                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.007     ; 1.727      ;
; -0.702 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[5]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.007     ; 1.727      ;
; -0.702 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[5]                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.007     ; 1.727      ;
; -0.702 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[4]                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.007     ; 1.727      ;
; -0.702 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[3]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.007     ; 1.727      ;
; -0.702 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[3]                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.007     ; 1.727      ;
; -0.702 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[2]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.007     ; 1.727      ;
; -0.702 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[2]                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.007     ; 1.727      ;
; -0.702 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[1]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.007     ; 1.727      ;
; -0.702 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[1]                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.007     ; 1.727      ;
; -0.702 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[0]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.007     ; 1.727      ;
; -0.702 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[0]                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.007     ; 1.727      ;
; -0.701 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_start                                                                                                             ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.008     ; 1.725      ;
; -0.701 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[7]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.008     ; 1.725      ;
; -0.701 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[6]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.008     ; 1.725      ;
; -0.701 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[4]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.008     ; 1.725      ;
; -0.699 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg9  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.053      ; 1.751      ;
; -0.699 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg8  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.053      ; 1.751      ;
; -0.699 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg7  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.053      ; 1.751      ;
; -0.699 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg6  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.053      ; 1.751      ;
; -0.699 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg5  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.053      ; 1.751      ;
; -0.699 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg4  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.053      ; 1.751      ;
; -0.699 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg3  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.053      ; 1.751      ;
; -0.699 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg2  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.053      ; 1.751      ;
; -0.699 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg1  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.053      ; 1.751      ;
; -0.699 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg6 ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.054      ; 1.752      ;
; -0.699 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg5 ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.054      ; 1.752      ;
; -0.699 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg4 ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.054      ; 1.752      ;
; -0.699 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg3 ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.054      ; 1.752      ;
; -0.699 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg2 ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.054      ; 1.752      ;
; -0.699 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg1 ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.054      ; 1.752      ;
; -0.699 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg0 ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.054      ; 1.752      ;
; -0.699 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg0  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.053      ; 1.751      ;
; -0.699 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_we_reg       ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; 0.054      ; 1.752      ;
; -0.696 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_valid                                                                                                             ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.007     ; 1.721      ;
; -0.696 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|endofpacket                                                                                                            ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.007     ; 1.721      ;
; -0.696 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|startofpacket                                                                                                          ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.007     ; 1.721      ;
; -0.696 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[7]                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.007     ; 1.721      ;
; -0.696 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[6]                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.007     ; 1.721      ;
; -0.696 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[5]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.007     ; 1.721      ;
; -0.696 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[5]                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.007     ; 1.721      ;
; -0.696 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[4]                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.007     ; 1.721      ;
; -0.696 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[3]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.007     ; 1.721      ;
; -0.696 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[3]                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.007     ; 1.721      ;
; -0.696 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[2]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.007     ; 1.721      ;
; -0.696 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[2]                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.007     ; 1.721      ;
; -0.696 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[1]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.007     ; 1.721      ;
; -0.696 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[1]                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.007     ; 1.721      ;
; -0.696 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[0]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.007     ; 1.721      ;
; -0.696 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[0]                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.007     ; 1.721      ;
; -0.693 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_start                                                                                                             ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.008     ; 1.717      ;
; -0.693 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[7]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.008     ; 1.717      ;
; -0.693 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[6]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.008     ; 1.717      ;
; -0.693 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[4]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.008     ; 1.717      ;
; -0.688 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_start                                                                                                             ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.008     ; 1.712      ;
; -0.688 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[7]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.008     ; 1.712      ;
; -0.688 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[6]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.008     ; 1.712      ;
; -0.688 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[4]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.008     ; 1.712      ;
; -0.661 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[6]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_start                                                                                                             ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 1.684      ;
; -0.661 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[6]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[7]                                                                                                           ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.000        ; -0.009     ; 1.684      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 15.872 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[15]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 4.150      ;
; 15.872 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg1 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[15]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 4.150      ;
; 15.872 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg2 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[15]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 4.150      ;
; 15.872 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg3 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[15]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 4.150      ;
; 15.872 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg4 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[15]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 4.150      ;
; 15.872 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg5 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[15]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 4.150      ;
; 15.872 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg6 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[15]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 4.150      ;
; 15.907 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[14]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 4.115      ;
; 15.907 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg1 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[14]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 4.115      ;
; 15.907 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg2 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[14]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 4.115      ;
; 15.907 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg3 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[14]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 4.115      ;
; 15.907 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg4 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[14]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 4.115      ;
; 15.907 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg5 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[14]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 4.115      ;
; 15.907 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg6 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[14]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 4.115      ;
; 15.922 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[0]                                                                                              ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|empty_dff                        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 4.143      ;
; 15.942 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[13]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 4.080      ;
; 15.942 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg1 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[13]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 4.080      ;
; 15.942 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg2 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[13]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 4.080      ;
; 15.942 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg3 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[13]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 4.080      ;
; 15.942 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg4 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[13]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 4.080      ;
; 15.942 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg5 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[13]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 4.080      ;
; 15.942 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg6 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[13]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 4.080      ;
; 15.951 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1]                                                                                              ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|empty_dff                        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 4.114      ;
; 15.968 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_tor:auto_generated|altsyncram_6fa1:altsyncram2|ram_block3a5~porta_datain_reg0       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.017      ; 4.048      ;
; 15.968 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg1 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_tor:auto_generated|altsyncram_6fa1:altsyncram2|ram_block3a5~porta_datain_reg0       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.017      ; 4.048      ;
; 15.968 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg2 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_tor:auto_generated|altsyncram_6fa1:altsyncram2|ram_block3a5~porta_datain_reg0       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.017      ; 4.048      ;
; 15.968 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg3 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_tor:auto_generated|altsyncram_6fa1:altsyncram2|ram_block3a5~porta_datain_reg0       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.017      ; 4.048      ;
; 15.968 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg4 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_tor:auto_generated|altsyncram_6fa1:altsyncram2|ram_block3a5~porta_datain_reg0       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.017      ; 4.048      ;
; 15.968 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg5 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_tor:auto_generated|altsyncram_6fa1:altsyncram2|ram_block3a5~porta_datain_reg0       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.017      ; 4.048      ;
; 15.968 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg6 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_tor:auto_generated|altsyncram_6fa1:altsyncram2|ram_block3a5~porta_datain_reg0       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.017      ; 4.048      ;
; 15.972 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_tor:auto_generated|altsyncram_6fa1:altsyncram2|ram_block3a0~porta_datain_reg0       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 4.039      ;
; 15.972 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg1 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_tor:auto_generated|altsyncram_6fa1:altsyncram2|ram_block3a0~porta_datain_reg0       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 4.039      ;
; 15.972 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg2 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_tor:auto_generated|altsyncram_6fa1:altsyncram2|ram_block3a0~porta_datain_reg0       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 4.039      ;
; 15.972 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg3 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_tor:auto_generated|altsyncram_6fa1:altsyncram2|ram_block3a0~porta_datain_reg0       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 4.039      ;
; 15.972 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg4 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_tor:auto_generated|altsyncram_6fa1:altsyncram2|ram_block3a0~porta_datain_reg0       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 4.039      ;
; 15.972 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg5 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_tor:auto_generated|altsyncram_6fa1:altsyncram2|ram_block3a0~porta_datain_reg0       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 4.039      ;
; 15.972 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg6 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|altshift_taps:bayern_pattern_shift_reg|shift_taps_tor:auto_generated|altsyncram_6fa1:altsyncram2|ram_block3a0~porta_datain_reg0       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.012      ; 4.039      ;
; 15.977 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[12]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 4.045      ;
; 15.977 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg1 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[12]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 4.045      ;
; 15.977 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg2 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[12]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 4.045      ;
; 15.977 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg3 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[12]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 4.045      ;
; 15.977 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg4 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[12]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 4.045      ;
; 15.977 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg5 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[12]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 4.045      ;
; 15.977 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg6 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[12]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 4.045      ;
; 15.983 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[2]                                                                                              ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|empty_dff                        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 4.082      ;
; 16.012 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[0]                                                                                              ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|empty_dff                        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 4.053      ;
; 16.044 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[0]                                                                                              ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|usedw_is_1_dff                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 4.021      ;
; 16.047 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[11]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 3.975      ;
; 16.047 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg1 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[11]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 3.975      ;
; 16.047 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg2 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[11]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 3.975      ;
; 16.047 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg3 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[11]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 3.975      ;
; 16.047 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg4 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[11]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 3.975      ;
; 16.047 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg5 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[11]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 3.975      ;
; 16.047 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg6 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[11]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 3.975      ;
; 16.053 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[1]                                                                                              ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|empty_dff                        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 4.012      ;
; 16.056 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[0]                                                                                              ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[8] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 4.011      ;
; 16.065 ; de2_70:NiosII|de2_70_Video_RGB_Resampler_1:video_rgb_resampler_1|stream_out_valid                                                                                                                                           ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|empty_dff                        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.032     ; 3.935      ;
; 16.072 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[0]                                                                                              ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.995      ;
; 16.072 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[0]                                                                                              ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[1] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.995      ;
; 16.072 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[0]                                                                                              ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.995      ;
; 16.072 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[0]                                                                                              ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[3] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.995      ;
; 16.072 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[0]                                                                                              ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[4] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.995      ;
; 16.072 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[0]                                                                                              ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[5] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.995      ;
; 16.072 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[0]                                                                                              ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[6] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.995      ;
; 16.072 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[0]                                                                                              ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[7] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.995      ;
; 16.073 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1]                                                                                              ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|usedw_is_1_dff                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 3.992      ;
; 16.082 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[10]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 3.940      ;
; 16.082 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg1 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[10]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 3.940      ;
; 16.082 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg2 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[10]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 3.940      ;
; 16.082 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg3 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[10]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 3.940      ;
; 16.082 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg4 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[10]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 3.940      ;
; 16.082 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg5 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[10]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 3.940      ;
; 16.082 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg6 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|stream_out_data[10]                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 3.940      ;
; 16.085 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[2]                                                                                              ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|empty_dff                        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 3.980      ;
; 16.085 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1]                                                                                              ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[8] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.982      ;
; 16.101 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1]                                                                                              ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.966      ;
; 16.101 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1]                                                                                              ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[1] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.966      ;
; 16.101 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1]                                                                                              ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.966      ;
; 16.101 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1]                                                                                              ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[3] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.966      ;
; 16.101 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1]                                                                                              ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[4] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.966      ;
; 16.101 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1]                                                                                              ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[5] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.966      ;
; 16.101 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1]                                                                                              ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[6] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.966      ;
; 16.101 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[1]                                                                                              ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[7] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.966      ;
; 16.105 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[2]                                                                                              ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|usedw_is_1_dff                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 3.960      ;
; 16.106 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|last_stream_in_data[4]                                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 3.916      ;
; 16.106 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg1 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|last_stream_in_data[4]                                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 3.916      ;
; 16.106 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg2 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|last_stream_in_data[4]                                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 3.916      ;
; 16.106 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg3 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|last_stream_in_data[4]                                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 3.916      ;
; 16.106 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg4 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|last_stream_in_data[4]                                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 3.916      ;
; 16.106 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg5 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|last_stream_in_data[4]                                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 3.916      ;
; 16.106 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~portb_address_reg6 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|last_stream_in_data[4]                                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.010     ; 3.916      ;
; 16.108 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp|dffe16a[3]                                                                                              ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|empty_dff                        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 3.957      ;
; 16.117 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[2]                                                                                              ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[8] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.950      ;
; 16.119 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[3]                                                                                              ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|empty_dff                        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.033      ; 3.946      ;
; 16.133 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[2]                                                                                              ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.934      ;
; 16.133 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[2]                                                                                              ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[1] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.934      ;
; 16.133 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[2]                                                                                              ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.934      ;
; 16.133 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[2]                                                                                              ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[3] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.934      ;
; 16.133 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[2]                                                                                              ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[4] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.934      ;
; 16.133 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[2]                                                                                              ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_s57:usedw_counter|safe_q[5] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; 0.035      ; 3.934      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                ; To Node                                                                                                                                    ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 36.358 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.594      ;
; 36.358 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.594      ;
; 36.358 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.594      ;
; 36.358 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.594      ;
; 36.358 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.594      ;
; 36.358 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.594      ;
; 36.358 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.080     ; 3.594      ;
; 36.425 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.530      ;
; 36.425 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.530      ;
; 36.425 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.530      ;
; 36.425 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.530      ;
; 36.425 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.530      ;
; 36.425 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.530      ;
; 36.425 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.530      ;
; 36.425 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.530      ;
; 36.425 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.530      ;
; 36.425 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.530      ;
; 36.425 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.530      ;
; 36.425 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.530      ;
; 36.425 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.530      ;
; 36.425 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.530      ;
; 36.563 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.392      ;
; 36.563 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.392      ;
; 36.563 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.392      ;
; 36.563 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.392      ;
; 36.563 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.392      ;
; 36.563 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.392      ;
; 36.563 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.392      ;
; 36.564 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.391      ;
; 36.564 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.391      ;
; 36.564 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.391      ;
; 36.564 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.391      ;
; 36.564 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.391      ;
; 36.564 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.391      ;
; 36.564 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.391      ;
; 36.595 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.360      ;
; 36.595 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.360      ;
; 36.595 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.360      ;
; 36.595 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.360      ;
; 36.595 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.360      ;
; 36.595 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.360      ;
; 36.595 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.360      ;
; 36.595 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.360      ;
; 36.595 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.360      ;
; 36.595 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.360      ;
; 36.595 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.360      ;
; 36.595 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.360      ;
; 36.595 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.360      ;
; 36.595 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.360      ;
; 36.595 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.360      ;
; 36.595 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.360      ;
; 36.595 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.360      ;
; 36.595 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.360      ;
; 36.595 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.360      ;
; 36.595 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.360      ;
; 36.595 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.360      ;
; 36.595 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.360      ;
; 36.595 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.360      ;
; 36.595 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.360      ;
; 36.595 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.360      ;
; 36.595 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.360      ;
; 36.595 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.360      ;
; 36.595 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.360      ;
; 36.681 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.274      ;
; 36.681 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.274      ;
; 36.681 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.274      ;
; 36.681 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.274      ;
; 36.681 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.274      ;
; 36.681 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.274      ;
; 36.681 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.077     ; 3.274      ;
; 36.722 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.078     ; 3.232      ;
; 36.722 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.078     ; 3.232      ;
; 36.722 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.078     ; 3.232      ;
; 36.722 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.078     ; 3.232      ;
; 36.722 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.078     ; 3.232      ;
; 36.722 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.078     ; 3.232      ;
; 36.722 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.078     ; 3.232      ;
; 36.722 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.078     ; 3.232      ;
; 36.722 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.078     ; 3.232      ;
; 36.722 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.078     ; 3.232      ;
; 36.722 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.078     ; 3.232      ;
; 36.722 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.078     ; 3.232      ;
; 36.722 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.078     ; 3.232      ;
; 36.722 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.078     ; 3.232      ;
; 36.741 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.226      ;
; 36.741 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.226      ;
; 36.741 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.226      ;
; 36.741 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.226      ;
; 36.741 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.226      ;
; 36.741 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.226      ;
; 36.741 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.226      ;
; 36.741 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.226      ;
; 36.741 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.226      ;
; 36.741 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.226      ;
; 36.741 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.226      ;
; 36.741 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.226      ;
; 36.741 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.226      ;
; 36.741 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.226      ;
; 36.741 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.226      ;
; 36.741 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 40.000       ; -0.065     ; 3.226      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'DE2_70_VIDEOIN_PIXEL_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                        ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.215 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|frame_sync                                                                                                                ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|frame_sync                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_end                                                                                                                  ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_end                                                                                                                  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|valid                                                                                                                     ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|valid                                                                                                                     ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[1]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[1]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[6]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[6]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[0]                                                                                                              ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[0]                                                                                                                   ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.389      ;
; 0.239 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|frame_sync                                                                                                                ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_start                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.391      ;
; 0.242 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[2]                                                                                                              ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[2]                                                                                                                   ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.394      ;
; 0.247 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.399      ;
; 0.253 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[0]                                                                                                                   ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg0     ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.060      ; 0.451      ;
; 0.254 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[6]                                                                                                                   ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg6     ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.060      ; 0.452      ;
; 0.254 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[4]                                                                                                                   ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg4     ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.060      ; 0.452      ;
; 0.255 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|endofpacket                                                                                                               ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg9     ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.060      ; 0.453      ;
; 0.255 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[7]                                                                                                                   ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg7     ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.060      ; 0.453      ;
; 0.255 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[5]                                                                                                                   ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg5     ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.060      ; 0.453      ;
; 0.255 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[1]                                                                                                                   ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg1     ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.060      ; 0.453      ;
; 0.259 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[3]                                                                                                                   ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg3     ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.060      ; 0.457      ;
; 0.260 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[2]                                                                                                                   ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg2     ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.060      ; 0.458      ;
; 0.265 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|startofpacket                                                                                                             ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg8     ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.060      ; 0.463      ;
; 0.301 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg5    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.055      ; 0.494      ;
; 0.301 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg3    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.055      ; 0.494      ;
; 0.302 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg2    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.055      ; 0.495      ;
; 0.306 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg4    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.055      ; 0.499      ;
; 0.306 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[1]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg1    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.055      ; 0.499      ;
; 0.323 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[4]                                                                                                              ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[4]                                                                                                                   ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.002      ; 0.477      ;
; 0.324 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe21a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[6] ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[6]                                                                                                              ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[6]                                                                                                                   ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.002      ; 0.478      ;
; 0.326 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[2]                                                                                                          ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[2]                                                                                                              ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.002      ; 0.480      ;
; 0.327 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[1]                                                                                                              ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[1]                                                                                                                   ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[7]                                                                                                              ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[7]                                                                                                                   ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.002      ; 0.482      ;
; 0.329 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_start                                                                                                                ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|startofpacket                                                                                                             ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.002      ; 0.483      ;
; 0.352 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.504      ;
; 0.357 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_line_valid                                                                                                             ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|frame_sync                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.509      ;
; 0.367 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[6]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|sub_parity12a1                   ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.519      ;
; 0.376 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_frame_valid                                                                                                            ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|frame_sync                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_frame_valid                                                                                                            ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_end                                                                                                                  ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.528      ;
; 0.380 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|parity11                         ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.532      ;
; 0.387 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[1]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|sub_parity12a0                   ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.539      ;
; 0.400 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[3]                                                                                                              ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[3]                                                                                                                   ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.552      ;
; 0.404 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe21a[7] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[7] ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.556      ;
; 0.409 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[5]                                                                                                              ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[5]                                                                                                                   ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.561      ;
; 0.411 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_end                                                                                                                  ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|endofpacket                                                                                                               ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.002      ; 0.565      ;
; 0.413 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[6]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|delayed_wrptr_g[6]                                          ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.565      ;
; 0.416 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|delayed_wrptr_g[7]                                          ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.568      ;
; 0.424 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[1]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|delayed_wrptr_g[1]                                          ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.576      ;
; 0.446 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[3]                                                                                                          ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[3]                                                                                                              ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; -0.008     ; 0.590      ;
; 0.448 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[6]                                                                                                          ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[6]                                                                                                              ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; -0.009     ; 0.591      ;
; 0.454 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|delayed_wrptr_g[3]                                          ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; -0.008     ; 0.598      ;
; 0.454 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|valid                                                                                                                     ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.008      ; 0.614      ;
; 0.454 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|sub_parity12a0                   ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.606      ;
; 0.457 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|sub_parity12a0                   ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.609      ;
; 0.461 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|sub_parity12a1                   ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.613      ;
; 0.465 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|delayed_wrptr_g[2]                                          ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; -0.008     ; 0.609      ;
; 0.479 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|sub_parity12a0                   ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.631      ;
; 0.484 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.636      ;
; 0.490 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|sub_parity12a1                   ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.001      ; 0.643      ;
; 0.514 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe21a[2] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[2] ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.010      ; 0.676      ;
; 0.517 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe21a[3] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[3] ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.010      ; 0.679      ;
; 0.523 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe21a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[0] ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.010      ; 0.685      ;
; 0.525 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe21a[5] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[5] ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.010      ; 0.687      ;
; 0.529 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe21a[4] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[4] ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.010      ; 0.691      ;
; 0.530 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe21a[1] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20|dffe22a[1] ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.010      ; 0.692      ;
; 0.533 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[5]                                                                                                          ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[5]                                                                                                              ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; -0.007     ; 0.678      ;
; 0.542 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|delayed_wrptr_g[5]                                          ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; -0.008     ; 0.686      ;
; 0.545 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|parity11                         ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.697      ;
; 0.546 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[6]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.001      ; 0.699      ;
; 0.546 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.001      ; 0.699      ;
; 0.547 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|parity11                         ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[1]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.699      ;
; 0.549 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|delayed_wrptr_g[4]                                          ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; -0.010     ; 0.691      ;
; 0.552 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[7]                                                                                                          ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[7]                                                                                                              ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; -0.011     ; 0.693      ;
; 0.562 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_line_valid                                                                                                             ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_valid                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.002      ; 0.716      ;
; 0.568 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.001      ; 0.721      ;
; 0.569 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[6]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.001      ; 0.722      ;
; 0.602 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[4]                                                                                                          ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[4]                                                                                                              ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; -0.012     ; 0.742      ;
; 0.611 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.763      ;
; 0.617 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_valid                                                                                                                ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|valid                                                                                                                     ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; -0.002     ; 0.767      ;
; 0.618 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.770      ;
; 0.622 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|sub_parity12a1                   ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|parity11                         ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; -0.001     ; 0.773      ;
; 0.651 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|delayed_wrptr_g[0]                                          ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; -0.010     ; 0.793      ;
; 0.653 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg0    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.055      ; 0.846      ;
; 0.653 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|sub_parity12a0                   ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|parity11                         ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.805      ;
; 0.659 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[1]                                                                                                          ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[1]                                                                                                              ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; -0.011     ; 0.800      ;
; 0.659 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[0]                                                                                                          ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[0]                                                                                                              ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; -0.011     ; 0.800      ;
; 0.662 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg6    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.054      ; 0.854      ;
; 0.667 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[6]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg6    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.054      ; 0.859      ;
; 0.670 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.822      ;
; 0.670 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.822      ;
; 0.672 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.824      ;
; 0.679 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[1]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.831      ;
; 0.679 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[1]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.831      ;
; 0.680 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|sub_parity12a1                   ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.001      ; 0.833      ;
; 0.681 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[1]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.833      ;
; 0.689 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_frame_valid                                                                                                            ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_valid                                                                                                                ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.002      ; 0.843      ;
; 0.701 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                    ; DE2_70_VIDEOIN_PIXEL_CLK ; DE2_70_VIDEOIN_PIXEL_CLK ; 0.000        ; 0.000      ; 0.853      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                        ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.215 ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|auto_init_complete                                                                                                                  ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init|auto_init_complete                                                                                                                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE                                                                                        ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_0_IDLE                                                                                        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT                                                                                   ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_3_START_BIT                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|new_data                                                                                                              ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|new_data                                                                                                              ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT                                                                                 ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_2_RESTART_BIT                                                                                 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT                                                                                    ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol.STATE_5_STOP_BIT                                                                                    ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                             ; de2_70:NiosII|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                             ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][87]                                                                                              ; de2_70:NiosII|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][87]                                                                                              ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_Clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|width[3]                                                                     ; de2_70:NiosII|de2_70_Video_Clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|width[3]                                                                     ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_Clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid                                                           ; de2_70:NiosII|de2_70_Video_Clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_height_valid                                                           ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                    ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                    ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                    ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                    ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                    ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                    ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                    ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                    ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_Clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_2_ADD_MISSING_PART                                                                                       ; de2_70:NiosII|de2_70_Video_Clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|s_video_clipper_drop.STATE_2_ADD_MISSING_PART                                                                                       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_Clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_width_valid                                                            ; de2_70:NiosII|de2_70_Video_Clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters|inner_width_valid                                                            ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|saved_stream_in_startofpacket                                                                                                                 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|saved_stream_in_startofpacket                                                                                                                 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|pixel_toggle                                                                                                                                  ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|pixel_toggle                                                                                                                                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|line_toggle                                                                                                                                   ; de2_70:NiosII|de2_70_Video_Bayer_Pattern_Resampler:video_bayer_pattern_resampler|line_toggle                                                                                                                                   ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_Clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_valid                                                                                                                    ; de2_70:NiosII|de2_70_Video_Clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|stream_out_valid                                                                                                                    ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_Clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_startofpacket                                                                                                              ; de2_70:NiosII|de2_70_Video_Clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_startofpacket                                                                                                              ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_Scaler_0:video_scaler_0|altera_up_video_scaler_shrink:Shrink_Frame|stream_out_valid                                                                                                                 ; de2_70:NiosII|de2_70_Video_Scaler_0:video_scaler_0|altera_up_video_scaler_shrink:Shrink_Frame|stream_out_valid                                                                                                                 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_Scaler_0:video_scaler_0|altera_up_video_scaler_shrink:Shrink_Frame|saved_startofpacket                                                                                                              ; de2_70:NiosII|de2_70_Video_Scaler_0:video_scaler_0|altera_up_video_scaler_shrink:Shrink_Frame|saved_startofpacket                                                                                                              ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                       ; de2_70:NiosII|de2_70_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][33]                                                                                              ; de2_70:NiosII|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][33]                                                                                              ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                                       ; de2_70:NiosII|de2_70_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                                       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][35]                                                                                              ; de2_70:NiosII|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][35]                                                                                              ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][70]                                                                                              ; de2_70:NiosII|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][70]                                                                                              ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|pending_reads[0]                                                                                                                                                        ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|pending_reads[0]                                                                                                                                                        ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                                                                                      ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                                                                                      ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[1]                                                                                      ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[1]                                                                                      ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                                                                                      ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                                                                                      ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                                                                                      ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                                                                                      ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                                                                                      ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                                                                                      ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[6]                                                                                      ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[6]                                                                                      ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE                                                                           ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_2_OUTPUT_LAST_LINE                                                                           ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_0_GET_CURRENT_LINE                                                                           ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_0_GET_CURRENT_LINE                                                                           ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                                              ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                                              ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|dffe_nae                                                                                                                 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|dffe_nae                                                                                                                 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|reading_first_pixel_in_image                                                                                                                                            ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|reading_first_pixel_in_image                                                                                                                                            ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|rd_ptr_lsb                                                                                          ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|rd_ptr_lsb                                                                                          ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[6]                                                                                     ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[6]                                                                                     ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[5]                                                                                     ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[5]                                                                                     ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[4]                                                                                     ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[4]                                                                                     ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[3]                                                                                     ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[3]                                                                                     ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[2]                                                                                     ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[2]                                                                                     ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[1]                                                                                     ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[1]                                                                                     ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[0]                                                                                     ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[0]                                                                                     ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|rd_ptr_lsb                               ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|rd_ptr_lsb                               ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|low_addressa[8]                          ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|low_addressa[8]                          ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|low_addressa[7]                          ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|low_addressa[7]                          ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|low_addressa[6]                          ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|low_addressa[6]                          ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|low_addressa[5]                          ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|low_addressa[5]                          ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|low_addressa[4]                          ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|low_addressa[4]                          ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|low_addressa[3]                          ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|low_addressa[3]                          ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|low_addressa[2]                          ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|low_addressa[2]                          ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|low_addressa[1]                          ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|low_addressa[1]                          ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|low_addressa[0]                          ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|low_addressa[0]                          ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[0]                                                                                            ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|enlarge_height_counter[0]                                                                                            ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                               ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_startofpacket                                                                                               ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                                                                                      ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                                                                                      ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                                                                                      ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                                                                                      ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                               ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_width:Multiply_Width|enlarge_width_counter[0]                                                                                               ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_1_LOOP_FIFO                                                                                  ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height.STATE_1_LOOP_FIFO                                                                                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|full_dff                                                                                            ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|full_dff                                                                                            ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|dffe_af                                                                                                                  ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|dffe_af                                                                                                                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                                          ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                                          ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                                                                      ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                                                                      ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                             ; de2_70:NiosII|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                             ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe17|dffe18a[6] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe17|dffe19a[6] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_au7:ws_dgrp|dffpipe_4v8:dffpipe9|dffe10a[1]                                                                    ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_au7:ws_dgrp|dffpipe_4v8:dffpipe9|dffe11a[1]                                                                    ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_au7:ws_dgrp|dffpipe_4v8:dffpipe9|dffe10a[2]                                                                    ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_au7:ws_dgrp|dffpipe_4v8:dffpipe9|dffe11a[2]                                                                    ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_au7:ws_dgrp|dffpipe_4v8:dffpipe9|dffe10a[3]                                                                    ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_au7:ws_dgrp|dffpipe_4v8:dffpipe9|dffe11a[3]                                                                    ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe17|dffe18a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe17|dffe19a[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; de2_70:NiosII|de2_70_Video_Clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|stream_out_data[13]                                                                                                                   ; de2_70:NiosII|de2_70_Video_Scaler_0:video_scaler_0|altera_up_video_scaler_shrink:Shrink_Frame|data[13]                                                                                                                         ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[3]                                                                                                   ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_width:Multiply_Width|data[3]                                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_au7:ws_dgrp|dffpipe_4v8:dffpipe9|dffe10a[4]                                                                    ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_au7:ws_dgrp|dffpipe_4v8:dffpipe9|dffe11a[4]                                                                    ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[4]                                                                                                      ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[5]                                                                                                      ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[15]                                                                                                     ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[16]                                                                                                     ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[1]                                                                                                   ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_width:Multiply_Width|data[1]                                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[2]                                                                                                      ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[3]                                                                                                      ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[22]                                                                                                     ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[23]                                                                                                     ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; de2_70:NiosII|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                             ; de2_70:NiosII|altera_avalon_sc_fifo:pixel_buffer_avalon_ssram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                             ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; de2_70:NiosII|de2_70_Video_DMA:video_dma|h_address[7]                                                                                                                                                                          ; de2_70:NiosII|de2_70_Video_DMA:video_dma|h_address[7]                                                                                                                                                                          ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[6]                                                                                                      ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[7]                                                                                                      ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_f5b:rd_ptr_msb|safe_q[7]            ; de2_70:NiosII|de2_70_Video_Scaler_1:video_scaler_1|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ud31:auto_generated|a_dpfifo_h531:dpfifo|cntr_f5b:rd_ptr_msb|safe_q[7]            ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_au7:ws_dgrp|dffpipe_4v8:dffpipe9|dffe11a[0]                                                                    ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|ws_dgrp_reg[0]                                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[4]                                                                                                      ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[5]                                                                                                      ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[16]                                                                                                     ; de2_70:NiosII|de2_70_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[17]                                                                                                     ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                                              ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|s_pixel_buffer.STATE_0_IDLE                                                                                                                                             ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]                                                                           ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]                                                                           ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_au7:ws_dgrp|dffpipe_4v8:dffpipe9|dffe11a[7]                                                                    ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|ws_dgrp_reg[7]                                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|ws_dgrp_reg[5]                                                                                                                ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp|dffe16a[5]                                                                                                 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; de2_70:NiosII|de2_70_Video_Scaler_0:video_scaler_0|altera_up_video_scaler_shrink:Shrink_Frame|valid                                                                                                                            ; de2_70:NiosII|de2_70_Video_Scaler_0:video_scaler_0|altera_up_video_scaler_shrink:Shrink_Frame|stream_out_valid                                                                                                                 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|rd_ptr_lsb                                                                                          ; de2_70:NiosII|de2_70_Pixel_Buffer_DMA:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_70a1:auto_generated|a_dpfifo_sn31:dpfifo|low_addressa[0]                                                                                     ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_au7:ws_dgrp|dffpipe_4v8:dffpipe9|dffe11a[5]                                                                    ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|ws_dgrp_reg[5]                                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                  ; To Node                                                                                                                                                    ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.215 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                            ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                            ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                            ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                            ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|s_mode                                                                                                  ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|s_mode                                                                                                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                          ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                          ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                          ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                          ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; de2_70:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                 ; de2_70:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.387      ;
; 0.237 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                          ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                               ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_G[3]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.389      ;
; 0.239 ; de2_70:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                 ; de2_70:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[3] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[3] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[6] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[6] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.246 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                            ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                             ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.398      ;
; 0.249 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                           ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                           ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.401      ;
; 0.261 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.413      ;
; 0.263 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.415      ;
; 0.264 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.416      ;
; 0.264 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.416      ;
; 0.265 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.417      ;
; 0.275 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_R[6]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.427      ;
; 0.291 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.443      ;
; 0.306 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_VS                                                                                                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.458      ;
; 0.307 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.459      ;
; 0.315 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                          ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.467      ;
; 0.316 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_R[5]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 0.469      ;
; 0.316 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                               ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_G[0]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 0.466      ;
; 0.320 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_R[1]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 0.473      ;
; 0.321 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[8]                                               ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_G[8]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 0.471      ;
; 0.321 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_B[5]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 0.474      ;
; 0.323 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                               ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_G[6]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 0.473      ;
; 0.325 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                               ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_G[1]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.477      ;
; 0.327 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[2] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[4] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[4] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[5] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[5] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.480      ;
; 0.330 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[7] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[7] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[1] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[1] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.483      ;
; 0.337 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                           ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                          ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 0.487      ;
; 0.357 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                            ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                             ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                        ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|s_mode                                                                                                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.511      ;
; 0.361 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                           ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                           ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                           ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                           ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.515      ;
; 0.366 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                            ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                            ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.518      ;
; 0.376 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                           ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                           ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                          ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                          ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                           ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                           ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                            ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                            ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                            ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                            ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                            ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                            ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.531      ;
; 0.379 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                            ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                            ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.532      ;
; 0.381 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                            ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                            ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.533      ;
; 0.383 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                           ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                           ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.535      ;
; 0.383 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                           ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                           ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.535      ;
; 0.386 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                           ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                           ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.538      ;
; 0.389 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                            ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                            ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.541      ;
; 0.390 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                            ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                            ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.542      ;
; 0.391 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                            ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                            ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.543      ;
; 0.391 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.543      ;
; 0.391 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.543      ;
; 0.395 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[9]                                                 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_R[9]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 0.548      ;
; 0.420 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_B[6]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.041      ; 0.613      ;
; 0.420 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_B[7]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.042      ; 0.614      ;
; 0.423 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[9]                                                ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_B[9]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.040      ; 0.615      ;
; 0.424 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[8]                                                ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_B[8]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.041      ; 0.617      ;
; 0.425 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                  ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_BLANK                                                                                               ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.038      ; 0.615      ;
; 0.425 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_B[0]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.041      ; 0.618      ;
; 0.425 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_B[4]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.041      ; 0.618      ;
; 0.428 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                               ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_G[2]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.038      ; 0.618      ;
; 0.430 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_B[1]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.038      ; 0.620      ;
; 0.430 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_B[2]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.031      ; 0.613      ;
; 0.435 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[2] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.587      ;
; 0.436 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                            ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                          ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.001      ; 0.589      ;
; 0.441 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                           ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                           ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.593      ;
; 0.441 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.593      ;
; 0.441 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.593      ;
; 0.442 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.012      ; 0.606      ;
; 0.445 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.012      ; 0.609      ;
; 0.445 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.012      ; 0.609      ;
; 0.446 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.003      ; 0.601      ;
; 0.447 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                               ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_G[7]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.011     ; 0.588      ;
; 0.449 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.012      ; 0.613      ;
; 0.451 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.003      ; 0.606      ;
; 0.451 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.003      ; 0.606      ;
; 0.454 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                           ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                           ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.606      ;
; 0.455 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                             ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.002      ; 0.609      ;
; 0.457 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                             ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[8]                                                 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.002      ; 0.611      ;
; 0.457 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                  ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.609      ;
; 0.458 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_R[2]                                                                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.041      ; 0.651      ;
; 0.460 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                           ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                          ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 0.610      ;
; 0.462 ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                             ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.002      ; 0.616      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                        ; To Node                                                                                                                                                                                                      ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 9.234 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 0.801      ;
; 9.234 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 0.801      ;
; 9.234 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 0.801      ;
; 9.234 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 0.801      ;
; 9.234 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 0.801      ;
; 9.234 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 0.801      ;
; 9.234 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 0.801      ;
; 9.234 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 0.801      ;
; 9.234 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 0.801      ;
; 9.234 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 0.801      ;
; 9.234 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 0.801      ;
; 9.299 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|p0addr                                    ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 0.733      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                                    ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 19.234 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.003      ; 0.801      ;
; 19.234 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.003      ; 0.801      ;
; 19.234 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.003      ; 0.801      ;
; 19.234 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.003      ; 0.801      ;
; 19.234 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.003      ; 0.801      ;
; 19.234 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.003      ; 0.801      ;
; 19.234 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.003      ; 0.801      ;
; 19.234 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.003      ; 0.801      ;
; 19.234 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.003      ; 0.801      ;
; 19.234 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|p0addr                                    ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.003      ; 0.801      ;
; 19.234 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.003      ; 0.801      ;
; 19.299 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; 0.000      ; 0.733      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                        ; To Node                                                                                                                                                                                                      ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 10.581 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|p0addr                                    ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.000      ; 0.733      ;
; 10.646 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.003      ; 0.801      ;
; 10.646 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.003      ; 0.801      ;
; 10.646 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.003      ; 0.801      ;
; 10.646 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.003      ; 0.801      ;
; 10.646 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.003      ; 0.801      ;
; 10.646 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.003      ; 0.801      ;
; 10.646 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.003      ; 0.801      ;
; 10.646 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.003      ; 0.801      ;
; 10.646 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.003      ; 0.801      ;
; 10.646 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.003      ; 0.801      ;
; 10.646 ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; -10.000      ; 0.003      ; 0.801      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                                    ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 20.581 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.000      ; 0.733      ;
; 20.646 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.003      ; 0.801      ;
; 20.646 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.003      ; 0.801      ;
; 20.646 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.003      ; 0.801      ;
; 20.646 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.003      ; 0.801      ;
; 20.646 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1 ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.003      ; 0.801      ;
; 20.646 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.003      ; 0.801      ;
; 20.646 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.003      ; 0.801      ;
; 20.646 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.003      ; 0.801      ;
; 20.646 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.003      ; 0.801      ;
; 20.646 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|p0addr                                    ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.003      ; 0.801      ;
; 20.646 ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; -20.000      ; 0.003      ; 0.801      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'DE2_70_VIDEOIN_PIXEL_CLK'                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a0~porta_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a1~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a1~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a2~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a2~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a3~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a3~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a4~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a4~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a5~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a5~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a6~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a6~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a7~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a7~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a8~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a8~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a9~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO|dcfifo:dcfifo_component|dcfifo_12l1:auto_generated|altsyncram_vju:fifo_ram|ram_block14a9~porta_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                                                                                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[0]                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[0]                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[1]                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[1]                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[2]                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[2]                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[3]                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[3]                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[4]                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[4]                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[5]                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[5]                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[6]                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[6]                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[7]                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|data[7]                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|endofpacket                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|endofpacket                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|frame_sync                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|frame_sync                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_frame_valid                                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_frame_valid                                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_line_valid                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_line_valid                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[0]                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[0]                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[1]                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[1]                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[2]                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[2]                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[3]                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[3]                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[4]                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[4]                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[5]                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[5]                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[6]                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[6]                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[7]                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|io_pixel_data[7]                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|startofpacket                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|startofpacket                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; DE2_70_VIDEOIN_PIXEL_CLK ; Rise       ; de2_70:NiosII|de2_70_Video_In_Decoder:video_in_decoder|altera_up_video_camera_decoder:Camera_Decoder|temp_data[0]                                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg16 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg16 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg17 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg17 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg18 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg18 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg19 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg19 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg20 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg20 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg21 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg21 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg22 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg22 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg23 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg23 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg24 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg24 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg25 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg25 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg26 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg26 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg27 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg27 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg28 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg28 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg29 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg29 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg30 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg30 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a16~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a16~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a17~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a17~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a18~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a18~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a19~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a19~porta_memory_reg0 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block5a0~portb_address_reg6   ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a0                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                 ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|sub_parity6a1                 ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[5] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[5] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[6] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[6] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[7] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a[7] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[0] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[0] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[1] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[1] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[2] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[2] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[3] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[3] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[4] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[4] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[5] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[5] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[6] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[6] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[7] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_9u7:rs_dgwp|dffpipe_3v8:dffpipe6|dffe8a[7] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Fall       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0]                             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Fall       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0]                             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|p0addr                                                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|p0addr                                                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                                ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[0]                                                ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                                ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[1]                                                ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                                ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[2]                                                ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                                ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[3]                                                ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                                ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[4]                                                ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                                ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[5]                                                ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                                ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[6]                                                ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                                ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdptr_g[7]                                                ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_BLANK                                                                                               ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; de2_70:NiosII|de2_70_VGA_Controller:vga_controller|VGA_BLANK                                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                        ;
+--------------------------------+--------------------------+-------+-------+------------+-----------------------------------------------------------+
; Data Port                      ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                           ;
+--------------------------------+--------------------------+-------+-------+------------+-----------------------------------------------------------+
; DE2_70_VIDEOIN_FRAME_VALID     ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.973 ; 1.973 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
; DE2_70_VIDEOIN_LINE_VALID      ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.981 ; 1.981 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
; DE2_70_VIDEOIN_PIXEL_DATA[*]   ; DE2_70_VIDEOIN_PIXEL_CLK ; 2.069 ; 2.069 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[4]  ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.640 ; 1.640 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[5]  ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.496 ; 1.496 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[6]  ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.908 ; 1.908 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[7]  ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.951 ; 1.951 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[8]  ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.795 ; 1.795 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[9]  ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.955 ; 1.955 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[10] ; DE2_70_VIDEOIN_PIXEL_CLK ; 2.069 ; 2.069 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[11] ; DE2_70_VIDEOIN_PIXEL_CLK ; 1.987 ; 1.987 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
; DE2_70_AV_CONFIG_SDAT          ; CLOCK_50                 ; 3.727 ; 3.727 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_DQ[*]              ; CLOCK_50                 ; 4.015 ; 4.015 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[0]             ; CLOCK_50                 ; 3.747 ; 3.747 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[1]             ; CLOCK_50                 ; 3.658 ; 3.658 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[2]             ; CLOCK_50                 ; 3.809 ; 3.809 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[3]             ; CLOCK_50                 ; 3.764 ; 3.764 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[4]             ; CLOCK_50                 ; 3.877 ; 3.877 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[5]             ; CLOCK_50                 ; 3.694 ; 3.694 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[6]             ; CLOCK_50                 ; 3.808 ; 3.808 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[7]             ; CLOCK_50                 ; 3.469 ; 3.469 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[8]             ; CLOCK_50                 ; 3.432 ; 3.432 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[9]             ; CLOCK_50                 ; 3.545 ; 3.545 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[10]            ; CLOCK_50                 ; 3.411 ; 3.411 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[11]            ; CLOCK_50                 ; 3.386 ; 3.386 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[12]            ; CLOCK_50                 ; 3.368 ; 3.368 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[13]            ; CLOCK_50                 ; 3.572 ; 3.572 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[14]            ; CLOCK_50                 ; 3.609 ; 3.609 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[15]            ; CLOCK_50                 ; 3.765 ; 3.765 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[16]            ; CLOCK_50                 ; 3.681 ; 3.681 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[17]            ; CLOCK_50                 ; 3.774 ; 3.774 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[18]            ; CLOCK_50                 ; 3.695 ; 3.695 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[19]            ; CLOCK_50                 ; 3.507 ; 3.507 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[20]            ; CLOCK_50                 ; 3.295 ; 3.295 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[21]            ; CLOCK_50                 ; 3.582 ; 3.582 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[22]            ; CLOCK_50                 ; 3.535 ; 3.535 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[23]            ; CLOCK_50                 ; 3.400 ; 3.400 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[24]            ; CLOCK_50                 ; 3.700 ; 3.700 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[25]            ; CLOCK_50                 ; 3.612 ; 3.612 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[26]            ; CLOCK_50                 ; 3.713 ; 3.713 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[27]            ; CLOCK_50                 ; 3.719 ; 3.719 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[28]            ; CLOCK_50                 ; 3.753 ; 3.753 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[29]            ; CLOCK_50                 ; 4.015 ; 4.015 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[30]            ; CLOCK_50                 ; 3.795 ; 3.795 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[31]            ; CLOCK_50                 ; 3.964 ; 3.964 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+--------------------------------+--------------------------+-------+-------+------------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                           ;
+--------------------------------+--------------------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port                      ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+--------------------------------+--------------------------+--------+--------+------------+-----------------------------------------------------------+
; DE2_70_VIDEOIN_FRAME_VALID     ; DE2_70_VIDEOIN_PIXEL_CLK ; -1.853 ; -1.853 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
; DE2_70_VIDEOIN_LINE_VALID      ; DE2_70_VIDEOIN_PIXEL_CLK ; -1.861 ; -1.861 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
; DE2_70_VIDEOIN_PIXEL_DATA[*]   ; DE2_70_VIDEOIN_PIXEL_CLK ; -1.376 ; -1.376 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[4]  ; DE2_70_VIDEOIN_PIXEL_CLK ; -1.520 ; -1.520 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[5]  ; DE2_70_VIDEOIN_PIXEL_CLK ; -1.376 ; -1.376 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[6]  ; DE2_70_VIDEOIN_PIXEL_CLK ; -1.788 ; -1.788 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[7]  ; DE2_70_VIDEOIN_PIXEL_CLK ; -1.831 ; -1.831 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[8]  ; DE2_70_VIDEOIN_PIXEL_CLK ; -1.675 ; -1.675 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[9]  ; DE2_70_VIDEOIN_PIXEL_CLK ; -1.835 ; -1.835 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[10] ; DE2_70_VIDEOIN_PIXEL_CLK ; -1.949 ; -1.949 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[11] ; DE2_70_VIDEOIN_PIXEL_CLK ; -1.867 ; -1.867 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
; DE2_70_AV_CONFIG_SDAT          ; CLOCK_50                 ; -3.607 ; -3.607 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_DQ[*]              ; CLOCK_50                 ; -3.175 ; -3.175 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[0]             ; CLOCK_50                 ; -3.627 ; -3.627 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[1]             ; CLOCK_50                 ; -3.538 ; -3.538 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[2]             ; CLOCK_50                 ; -3.689 ; -3.689 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[3]             ; CLOCK_50                 ; -3.644 ; -3.644 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[4]             ; CLOCK_50                 ; -3.757 ; -3.757 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[5]             ; CLOCK_50                 ; -3.574 ; -3.574 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[6]             ; CLOCK_50                 ; -3.688 ; -3.688 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[7]             ; CLOCK_50                 ; -3.349 ; -3.349 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[8]             ; CLOCK_50                 ; -3.312 ; -3.312 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[9]             ; CLOCK_50                 ; -3.425 ; -3.425 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[10]            ; CLOCK_50                 ; -3.291 ; -3.291 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[11]            ; CLOCK_50                 ; -3.266 ; -3.266 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[12]            ; CLOCK_50                 ; -3.248 ; -3.248 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[13]            ; CLOCK_50                 ; -3.452 ; -3.452 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[14]            ; CLOCK_50                 ; -3.489 ; -3.489 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[15]            ; CLOCK_50                 ; -3.645 ; -3.645 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[16]            ; CLOCK_50                 ; -3.561 ; -3.561 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[17]            ; CLOCK_50                 ; -3.654 ; -3.654 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[18]            ; CLOCK_50                 ; -3.575 ; -3.575 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[19]            ; CLOCK_50                 ; -3.387 ; -3.387 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[20]            ; CLOCK_50                 ; -3.175 ; -3.175 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[21]            ; CLOCK_50                 ; -3.462 ; -3.462 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[22]            ; CLOCK_50                 ; -3.415 ; -3.415 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[23]            ; CLOCK_50                 ; -3.280 ; -3.280 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[24]            ; CLOCK_50                 ; -3.580 ; -3.580 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[25]            ; CLOCK_50                 ; -3.492 ; -3.492 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[26]            ; CLOCK_50                 ; -3.593 ; -3.593 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[27]            ; CLOCK_50                 ; -3.599 ; -3.599 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[28]            ; CLOCK_50                 ; -3.633 ; -3.633 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[29]            ; CLOCK_50                 ; -3.895 ; -3.895 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[30]            ; CLOCK_50                 ; -3.675 ; -3.675 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[31]            ; CLOCK_50                 ; -3.844 ; -3.844 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+--------------------------------+--------------------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+-----------------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------------+------------+--------+--------+------------+-----------------------------------------------------------+
; DE2_70_AV_CONFIG_SCLK ; CLOCK_50   ; 2.700  ; 2.700  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_AV_CONFIG_SDAT ; CLOCK_50   ; 2.900  ; 2.900  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_ADDR[*]   ; CLOCK_50   ; 3.620  ; 3.620  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[0]  ; CLOCK_50   ; 2.792  ; 2.792  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[1]  ; CLOCK_50   ; 3.414  ; 3.414  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[2]  ; CLOCK_50   ; 3.476  ; 3.476  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[3]  ; CLOCK_50   ; 2.991  ; 2.991  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[4]  ; CLOCK_50   ; 3.620  ; 3.620  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[5]  ; CLOCK_50   ; 3.254  ; 3.254  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[6]  ; CLOCK_50   ; 3.023  ; 3.023  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[7]  ; CLOCK_50   ; 2.791  ; 2.791  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[8]  ; CLOCK_50   ; 2.807  ; 2.807  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[9]  ; CLOCK_50   ; 2.817  ; 2.817  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[10] ; CLOCK_50   ; 2.562  ; 2.562  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[11] ; CLOCK_50   ; 2.568  ; 2.568  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[12] ; CLOCK_50   ; 2.535  ; 2.535  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[13] ; CLOCK_50   ; 2.547  ; 2.547  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[14] ; CLOCK_50   ; 2.219  ; 2.219  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[15] ; CLOCK_50   ; 2.458  ; 2.458  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_ADSC_N    ; CLOCK_50   ; 2.095  ; 2.095  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_BE_N[*]   ; CLOCK_50   ; 2.477  ; 2.477  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_BE_N[0]  ; CLOCK_50   ; 2.477  ; 2.477  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_BE_N[1]  ; CLOCK_50   ; 2.151  ; 2.151  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_BE_N[2]  ; CLOCK_50   ; 2.357  ; 2.357  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_BE_N[3]  ; CLOCK_50   ; 2.177  ; 2.177  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_CE1_N     ; CLOCK_50   ; 2.324  ; 2.324  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_CE2       ; CLOCK_50   ; 2.321  ; 2.321  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_CE3_N     ; CLOCK_50   ; 2.814  ; 2.814  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_CLK       ; CLOCK_50   ; 1.455  ;        ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_DQ[*]     ; CLOCK_50   ; 3.355  ; 3.355  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[0]    ; CLOCK_50   ; 2.856  ; 2.856  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[1]    ; CLOCK_50   ; 3.022  ; 3.022  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[2]    ; CLOCK_50   ; 2.839  ; 2.839  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[3]    ; CLOCK_50   ; 2.933  ; 2.933  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[4]    ; CLOCK_50   ; 2.917  ; 2.917  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[5]    ; CLOCK_50   ; 2.844  ; 2.844  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[6]    ; CLOCK_50   ; 2.621  ; 2.621  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[7]    ; CLOCK_50   ; 2.357  ; 2.357  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[8]    ; CLOCK_50   ; 2.137  ; 2.137  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[9]    ; CLOCK_50   ; 2.245  ; 2.245  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[10]   ; CLOCK_50   ; 2.237  ; 2.237  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[11]   ; CLOCK_50   ; 2.136  ; 2.136  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[12]   ; CLOCK_50   ; 2.143  ; 2.143  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[13]   ; CLOCK_50   ; 2.165  ; 2.165  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[14]   ; CLOCK_50   ; 2.247  ; 2.247  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[15]   ; CLOCK_50   ; 2.465  ; 2.465  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[16]   ; CLOCK_50   ; 2.365  ; 2.365  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[17]   ; CLOCK_50   ; 2.378  ; 2.378  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[18]   ; CLOCK_50   ; 2.445  ; 2.445  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[19]   ; CLOCK_50   ; 2.495  ; 2.495  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[20]   ; CLOCK_50   ; 2.493  ; 2.493  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[21]   ; CLOCK_50   ; 2.564  ; 2.564  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[22]   ; CLOCK_50   ; 2.533  ; 2.533  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[23]   ; CLOCK_50   ; 2.341  ; 2.341  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[24]   ; CLOCK_50   ; 2.595  ; 2.595  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[25]   ; CLOCK_50   ; 2.477  ; 2.477  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[26]   ; CLOCK_50   ; 2.604  ; 2.604  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[27]   ; CLOCK_50   ; 2.572  ; 2.572  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[28]   ; CLOCK_50   ; 2.783  ; 2.783  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[29]   ; CLOCK_50   ; 3.355  ; 3.355  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[30]   ; CLOCK_50   ; 3.201  ; 3.201  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[31]   ; CLOCK_50   ; 3.121  ; 3.121  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_OE_N      ; CLOCK_50   ; 2.214  ; 2.214  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_WE_N      ; CLOCK_50   ; 2.467  ; 2.467  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; IO_CLKOUTn1           ; CLOCK_50   ; 1.489  ;        ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_CLK       ; CLOCK_50   ;        ; 1.455  ; Fall       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; IO_CLKOUTn1           ; CLOCK_50   ;        ; 1.489  ; Fall       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_VGA_OUT_B[*]   ; CLOCK_50   ; 22.484 ; 22.484 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[0]  ; CLOCK_50   ; 22.484 ; 22.484 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[1]  ; CLOCK_50   ; 22.347 ; 22.347 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[2]  ; CLOCK_50   ; 22.364 ; 22.364 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[3]  ; CLOCK_50   ; 22.267 ; 22.267 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[4]  ; CLOCK_50   ; 22.263 ; 22.263 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[5]  ; CLOCK_50   ; 22.377 ; 22.377 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[6]  ; CLOCK_50   ; 22.376 ; 22.376 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[7]  ; CLOCK_50   ; 22.285 ; 22.285 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[8]  ; CLOCK_50   ; 22.477 ; 22.477 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[9]  ; CLOCK_50   ; 22.477 ; 22.477 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_BLANK  ; CLOCK_50   ; 22.462 ; 22.462 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_CLK    ; CLOCK_50   ;        ; 21.560 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_G[*]   ; CLOCK_50   ; 23.235 ; 23.235 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[0]  ; CLOCK_50   ; 23.235 ; 23.235 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[1]  ; CLOCK_50   ; 23.006 ; 23.006 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[2]  ; CLOCK_50   ; 22.913 ; 22.913 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[3]  ; CLOCK_50   ; 22.924 ; 22.924 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[4]  ; CLOCK_50   ; 22.659 ; 22.659 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[5]  ; CLOCK_50   ; 22.501 ; 22.501 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[6]  ; CLOCK_50   ; 22.591 ; 22.591 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[7]  ; CLOCK_50   ; 22.661 ; 22.661 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[8]  ; CLOCK_50   ; 22.714 ; 22.714 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[9]  ; CLOCK_50   ; 22.466 ; 22.466 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_HS     ; CLOCK_50   ; 22.761 ; 22.761 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_R[*]   ; CLOCK_50   ; 22.954 ; 22.954 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[0]  ; CLOCK_50   ; 22.815 ; 22.815 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[1]  ; CLOCK_50   ; 22.946 ; 22.946 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[2]  ; CLOCK_50   ; 22.829 ; 22.829 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[3]  ; CLOCK_50   ; 22.576 ; 22.576 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[4]  ; CLOCK_50   ; 22.731 ; 22.731 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[5]  ; CLOCK_50   ; 22.937 ; 22.937 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[6]  ; CLOCK_50   ; 22.927 ; 22.927 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[7]  ; CLOCK_50   ; 22.494 ; 22.494 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[8]  ; CLOCK_50   ; 22.345 ; 22.345 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[9]  ; CLOCK_50   ; 22.954 ; 22.954 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_VS     ; CLOCK_50   ; 22.725 ; 22.725 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_CLK    ; CLOCK_50   ; 21.560 ;        ; Fall       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
+-----------------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                 ;
+-----------------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------------+------------+--------+--------+------------+-----------------------------------------------------------+
; DE2_70_AV_CONFIG_SCLK ; CLOCK_50   ; 2.601  ; 2.601  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_AV_CONFIG_SDAT ; CLOCK_50   ; 2.567  ; 2.567  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_ADDR[*]   ; CLOCK_50   ; 2.219  ; 2.219  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[0]  ; CLOCK_50   ; 2.792  ; 2.792  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[1]  ; CLOCK_50   ; 3.414  ; 3.414  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[2]  ; CLOCK_50   ; 3.476  ; 3.476  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[3]  ; CLOCK_50   ; 2.991  ; 2.991  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[4]  ; CLOCK_50   ; 3.620  ; 3.620  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[5]  ; CLOCK_50   ; 3.254  ; 3.254  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[6]  ; CLOCK_50   ; 3.023  ; 3.023  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[7]  ; CLOCK_50   ; 2.791  ; 2.791  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[8]  ; CLOCK_50   ; 2.807  ; 2.807  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[9]  ; CLOCK_50   ; 2.817  ; 2.817  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[10] ; CLOCK_50   ; 2.562  ; 2.562  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[11] ; CLOCK_50   ; 2.568  ; 2.568  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[12] ; CLOCK_50   ; 2.535  ; 2.535  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[13] ; CLOCK_50   ; 2.547  ; 2.547  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[14] ; CLOCK_50   ; 2.219  ; 2.219  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[15] ; CLOCK_50   ; 2.458  ; 2.458  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_ADSC_N    ; CLOCK_50   ; 2.095  ; 2.095  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_BE_N[*]   ; CLOCK_50   ; 2.151  ; 2.151  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_BE_N[0]  ; CLOCK_50   ; 2.477  ; 2.477  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_BE_N[1]  ; CLOCK_50   ; 2.151  ; 2.151  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_BE_N[2]  ; CLOCK_50   ; 2.357  ; 2.357  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_BE_N[3]  ; CLOCK_50   ; 2.177  ; 2.177  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_CE1_N     ; CLOCK_50   ; 2.324  ; 2.324  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_CE2       ; CLOCK_50   ; 2.321  ; 2.321  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_CE3_N     ; CLOCK_50   ; 2.814  ; 2.814  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_CLK       ; CLOCK_50   ; 1.455  ;        ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_DQ[*]     ; CLOCK_50   ; 2.136  ; 2.136  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[0]    ; CLOCK_50   ; 2.856  ; 2.856  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[1]    ; CLOCK_50   ; 3.022  ; 3.022  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[2]    ; CLOCK_50   ; 2.839  ; 2.839  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[3]    ; CLOCK_50   ; 2.933  ; 2.933  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[4]    ; CLOCK_50   ; 2.917  ; 2.917  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[5]    ; CLOCK_50   ; 2.844  ; 2.844  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[6]    ; CLOCK_50   ; 2.621  ; 2.621  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[7]    ; CLOCK_50   ; 2.357  ; 2.357  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[8]    ; CLOCK_50   ; 2.137  ; 2.137  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[9]    ; CLOCK_50   ; 2.245  ; 2.245  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[10]   ; CLOCK_50   ; 2.237  ; 2.237  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[11]   ; CLOCK_50   ; 2.136  ; 2.136  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[12]   ; CLOCK_50   ; 2.143  ; 2.143  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[13]   ; CLOCK_50   ; 2.165  ; 2.165  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[14]   ; CLOCK_50   ; 2.247  ; 2.247  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[15]   ; CLOCK_50   ; 2.465  ; 2.465  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[16]   ; CLOCK_50   ; 2.365  ; 2.365  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[17]   ; CLOCK_50   ; 2.378  ; 2.378  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[18]   ; CLOCK_50   ; 2.445  ; 2.445  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[19]   ; CLOCK_50   ; 2.495  ; 2.495  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[20]   ; CLOCK_50   ; 2.493  ; 2.493  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[21]   ; CLOCK_50   ; 2.564  ; 2.564  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[22]   ; CLOCK_50   ; 2.533  ; 2.533  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[23]   ; CLOCK_50   ; 2.341  ; 2.341  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[24]   ; CLOCK_50   ; 2.595  ; 2.595  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[25]   ; CLOCK_50   ; 2.477  ; 2.477  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[26]   ; CLOCK_50   ; 2.604  ; 2.604  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[27]   ; CLOCK_50   ; 2.572  ; 2.572  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[28]   ; CLOCK_50   ; 2.783  ; 2.783  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[29]   ; CLOCK_50   ; 3.355  ; 3.355  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[30]   ; CLOCK_50   ; 3.201  ; 3.201  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[31]   ; CLOCK_50   ; 3.121  ; 3.121  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_OE_N      ; CLOCK_50   ; 2.214  ; 2.214  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_WE_N      ; CLOCK_50   ; 2.467  ; 2.467  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; IO_CLKOUTn1           ; CLOCK_50   ; 1.489  ;        ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_CLK       ; CLOCK_50   ;        ; 1.455  ; Fall       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; IO_CLKOUTn1           ; CLOCK_50   ;        ; 1.489  ; Fall       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_VGA_OUT_B[*]   ; CLOCK_50   ; 22.263 ; 22.263 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[0]  ; CLOCK_50   ; 22.484 ; 22.484 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[1]  ; CLOCK_50   ; 22.347 ; 22.347 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[2]  ; CLOCK_50   ; 22.364 ; 22.364 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[3]  ; CLOCK_50   ; 22.267 ; 22.267 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[4]  ; CLOCK_50   ; 22.263 ; 22.263 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[5]  ; CLOCK_50   ; 22.377 ; 22.377 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[6]  ; CLOCK_50   ; 22.376 ; 22.376 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[7]  ; CLOCK_50   ; 22.285 ; 22.285 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[8]  ; CLOCK_50   ; 22.477 ; 22.477 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[9]  ; CLOCK_50   ; 22.477 ; 22.477 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_BLANK  ; CLOCK_50   ; 22.462 ; 22.462 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_CLK    ; CLOCK_50   ;        ; 21.560 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_G[*]   ; CLOCK_50   ; 22.466 ; 22.466 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[0]  ; CLOCK_50   ; 23.235 ; 23.235 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[1]  ; CLOCK_50   ; 23.006 ; 23.006 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[2]  ; CLOCK_50   ; 22.913 ; 22.913 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[3]  ; CLOCK_50   ; 22.924 ; 22.924 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[4]  ; CLOCK_50   ; 22.659 ; 22.659 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[5]  ; CLOCK_50   ; 22.501 ; 22.501 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[6]  ; CLOCK_50   ; 22.591 ; 22.591 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[7]  ; CLOCK_50   ; 22.661 ; 22.661 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[8]  ; CLOCK_50   ; 22.714 ; 22.714 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[9]  ; CLOCK_50   ; 22.466 ; 22.466 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_HS     ; CLOCK_50   ; 22.761 ; 22.761 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_R[*]   ; CLOCK_50   ; 22.345 ; 22.345 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[0]  ; CLOCK_50   ; 22.815 ; 22.815 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[1]  ; CLOCK_50   ; 22.946 ; 22.946 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[2]  ; CLOCK_50   ; 22.829 ; 22.829 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[3]  ; CLOCK_50   ; 22.576 ; 22.576 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[4]  ; CLOCK_50   ; 22.731 ; 22.731 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[5]  ; CLOCK_50   ; 22.937 ; 22.937 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[6]  ; CLOCK_50   ; 22.927 ; 22.927 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[7]  ; CLOCK_50   ; 22.494 ; 22.494 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[8]  ; CLOCK_50   ; 22.345 ; 22.345 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[9]  ; CLOCK_50   ; 22.954 ; 22.954 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_VS     ; CLOCK_50   ; 22.725 ; 22.725 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_CLK    ; CLOCK_50   ; 21.560 ;        ; Fall       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
+-----------------------+------------+--------+--------+------------+-----------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; GPIO_1[14]  ; 5.041 ;    ;    ; 5.041 ;
; KEY[1]     ; GPIO_1[15]  ; 5.075 ;    ;    ; 5.075 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; GPIO_1[14]  ; 5.041 ;    ;    ; 5.041 ;
; KEY[1]     ; GPIO_1[15]  ; 5.075 ;    ;    ; 5.075 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                        ;
+-----------------------+------------+-------+------+------------+-----------------------------------------------------------+
; Data Port             ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                           ;
+-----------------------+------------+-------+------+------------+-----------------------------------------------------------+
; DE2_70_AV_CONFIG_SDAT ; CLOCK_50   ; 2.607 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_DQ[*]     ; CLOCK_50   ; 3.236 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[0]    ; CLOCK_50   ; 4.114 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[1]    ; CLOCK_50   ; 4.014 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[2]    ; CLOCK_50   ; 4.129 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[3]    ; CLOCK_50   ; 4.010 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[4]    ; CLOCK_50   ; 4.020 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[5]    ; CLOCK_50   ; 3.892 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[6]    ; CLOCK_50   ; 3.780 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[7]    ; CLOCK_50   ; 3.450 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[8]    ; CLOCK_50   ; 3.236 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[9]    ; CLOCK_50   ; 3.236 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[10]   ; CLOCK_50   ; 3.339 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[11]   ; CLOCK_50   ; 3.351 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[12]   ; CLOCK_50   ; 3.341 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[13]   ; CLOCK_50   ; 3.367 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[14]   ; CLOCK_50   ; 3.357 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[15]   ; CLOCK_50   ; 3.603 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[16]   ; CLOCK_50   ; 3.442 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[17]   ; CLOCK_50   ; 3.564 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[18]   ; CLOCK_50   ; 3.554 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[19]   ; CLOCK_50   ; 3.598 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[20]   ; CLOCK_50   ; 3.598 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[21]   ; CLOCK_50   ; 3.475 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[22]   ; CLOCK_50   ; 3.475 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[23]   ; CLOCK_50   ; 3.355 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[24]   ; CLOCK_50   ; 3.587 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[25]   ; CLOCK_50   ; 3.485 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[26]   ; CLOCK_50   ; 3.599 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[27]   ; CLOCK_50   ; 3.587 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[28]   ; CLOCK_50   ; 3.703 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[29]   ; CLOCK_50   ; 4.248 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[30]   ; CLOCK_50   ; 4.147 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[31]   ; CLOCK_50   ; 4.147 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+-----------------------+------------+-------+------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                ;
+-----------------------+------------+-------+------+------------+-----------------------------------------------------------+
; Data Port             ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                           ;
+-----------------------+------------+-------+------+------------+-----------------------------------------------------------+
; DE2_70_AV_CONFIG_SDAT ; CLOCK_50   ; 2.558 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_DQ[*]     ; CLOCK_50   ; 2.620 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[0]    ; CLOCK_50   ; 3.498 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[1]    ; CLOCK_50   ; 3.398 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[2]    ; CLOCK_50   ; 3.513 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[3]    ; CLOCK_50   ; 3.394 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[4]    ; CLOCK_50   ; 3.404 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[5]    ; CLOCK_50   ; 3.276 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[6]    ; CLOCK_50   ; 3.164 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[7]    ; CLOCK_50   ; 2.834 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[8]    ; CLOCK_50   ; 2.620 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[9]    ; CLOCK_50   ; 2.620 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[10]   ; CLOCK_50   ; 2.723 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[11]   ; CLOCK_50   ; 2.735 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[12]   ; CLOCK_50   ; 2.725 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[13]   ; CLOCK_50   ; 2.751 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[14]   ; CLOCK_50   ; 2.741 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[15]   ; CLOCK_50   ; 2.987 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[16]   ; CLOCK_50   ; 2.918 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[17]   ; CLOCK_50   ; 3.040 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[18]   ; CLOCK_50   ; 3.030 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[19]   ; CLOCK_50   ; 3.074 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[20]   ; CLOCK_50   ; 3.074 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[21]   ; CLOCK_50   ; 2.951 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[22]   ; CLOCK_50   ; 2.951 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[23]   ; CLOCK_50   ; 2.831 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[24]   ; CLOCK_50   ; 3.063 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[25]   ; CLOCK_50   ; 2.961 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[26]   ; CLOCK_50   ; 3.075 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[27]   ; CLOCK_50   ; 3.063 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[28]   ; CLOCK_50   ; 3.179 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[29]   ; CLOCK_50   ; 3.724 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[30]   ; CLOCK_50   ; 3.623 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[31]   ; CLOCK_50   ; 3.623 ;      ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+-----------------------+------------+-------+------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                ;
+-----------------------+------------+-----------+-----------+------------+-----------------------------------------------------------+
; Data Port             ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                           ;
+-----------------------+------------+-----------+-----------+------------+-----------------------------------------------------------+
; DE2_70_AV_CONFIG_SDAT ; CLOCK_50   ; 2.607     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_DQ[*]     ; CLOCK_50   ; 3.236     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[0]    ; CLOCK_50   ; 4.114     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[1]    ; CLOCK_50   ; 4.014     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[2]    ; CLOCK_50   ; 4.129     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[3]    ; CLOCK_50   ; 4.010     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[4]    ; CLOCK_50   ; 4.020     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[5]    ; CLOCK_50   ; 3.892     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[6]    ; CLOCK_50   ; 3.780     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[7]    ; CLOCK_50   ; 3.450     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[8]    ; CLOCK_50   ; 3.236     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[9]    ; CLOCK_50   ; 3.236     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[10]   ; CLOCK_50   ; 3.339     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[11]   ; CLOCK_50   ; 3.351     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[12]   ; CLOCK_50   ; 3.341     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[13]   ; CLOCK_50   ; 3.367     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[14]   ; CLOCK_50   ; 3.357     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[15]   ; CLOCK_50   ; 3.603     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[16]   ; CLOCK_50   ; 3.442     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[17]   ; CLOCK_50   ; 3.564     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[18]   ; CLOCK_50   ; 3.554     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[19]   ; CLOCK_50   ; 3.598     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[20]   ; CLOCK_50   ; 3.598     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[21]   ; CLOCK_50   ; 3.475     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[22]   ; CLOCK_50   ; 3.475     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[23]   ; CLOCK_50   ; 3.355     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[24]   ; CLOCK_50   ; 3.587     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[25]   ; CLOCK_50   ; 3.485     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[26]   ; CLOCK_50   ; 3.599     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[27]   ; CLOCK_50   ; 3.587     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[28]   ; CLOCK_50   ; 3.703     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[29]   ; CLOCK_50   ; 4.248     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[30]   ; CLOCK_50   ; 4.147     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[31]   ; CLOCK_50   ; 4.147     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+-----------------------+------------+-----------+-----------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                        ;
+-----------------------+------------+-----------+-----------+------------+-----------------------------------------------------------+
; Data Port             ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                           ;
+-----------------------+------------+-----------+-----------+------------+-----------------------------------------------------------+
; DE2_70_AV_CONFIG_SDAT ; CLOCK_50   ; 2.558     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_DQ[*]     ; CLOCK_50   ; 2.620     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[0]    ; CLOCK_50   ; 3.498     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[1]    ; CLOCK_50   ; 3.398     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[2]    ; CLOCK_50   ; 3.513     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[3]    ; CLOCK_50   ; 3.394     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[4]    ; CLOCK_50   ; 3.404     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[5]    ; CLOCK_50   ; 3.276     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[6]    ; CLOCK_50   ; 3.164     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[7]    ; CLOCK_50   ; 2.834     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[8]    ; CLOCK_50   ; 2.620     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[9]    ; CLOCK_50   ; 2.620     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[10]   ; CLOCK_50   ; 2.723     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[11]   ; CLOCK_50   ; 2.735     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[12]   ; CLOCK_50   ; 2.725     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[13]   ; CLOCK_50   ; 2.751     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[14]   ; CLOCK_50   ; 2.741     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[15]   ; CLOCK_50   ; 2.987     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[16]   ; CLOCK_50   ; 2.918     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[17]   ; CLOCK_50   ; 3.040     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[18]   ; CLOCK_50   ; 3.030     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[19]   ; CLOCK_50   ; 3.074     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[20]   ; CLOCK_50   ; 3.074     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[21]   ; CLOCK_50   ; 2.951     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[22]   ; CLOCK_50   ; 2.951     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[23]   ; CLOCK_50   ; 2.831     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[24]   ; CLOCK_50   ; 3.063     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[25]   ; CLOCK_50   ; 2.961     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[26]   ; CLOCK_50   ; 3.075     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[27]   ; CLOCK_50   ; 3.063     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[28]   ; CLOCK_50   ; 3.179     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[29]   ; CLOCK_50   ; 3.724     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[30]   ; CLOCK_50   ; 3.623     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[31]   ; CLOCK_50   ; 3.623     ;           ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+-----------------------+------------+-----------+-----------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                      ;
+------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                      ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                           ; -2.790   ; 0.215 ; 8.604    ; 10.581  ; -1.880              ;
;  CLOCK_50                                                  ; N/A      ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  DE2_70_VIDEOIN_PIXEL_CLK                                  ; -2.790   ; 0.215 ; N/A      ; N/A     ; -1.880              ;
;  NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 11.014   ; 0.215 ; 8.604    ; 10.581  ; 7.873               ;
;  NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 33.261   ; 0.215 ; 18.604   ; 20.581  ; 17.873              ;
; Design-wide TNS                                            ; -156.629 ; 0.0   ; 0.0      ; 0.0     ; -174.66             ;
;  CLOCK_50                                                  ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  DE2_70_VIDEOIN_PIXEL_CLK                                  ; -156.629 ; 0.000 ; N/A      ; N/A     ; -174.660            ;
;  NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                        ;
+--------------------------------+--------------------------+-------+-------+------------+-----------------------------------------------------------+
; Data Port                      ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                           ;
+--------------------------------+--------------------------+-------+-------+------------+-----------------------------------------------------------+
; DE2_70_VIDEOIN_FRAME_VALID     ; DE2_70_VIDEOIN_PIXEL_CLK ; 3.676 ; 3.676 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
; DE2_70_VIDEOIN_LINE_VALID      ; DE2_70_VIDEOIN_PIXEL_CLK ; 3.676 ; 3.676 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
; DE2_70_VIDEOIN_PIXEL_DATA[*]   ; DE2_70_VIDEOIN_PIXEL_CLK ; 3.825 ; 3.825 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[4]  ; DE2_70_VIDEOIN_PIXEL_CLK ; 2.993 ; 2.993 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[5]  ; DE2_70_VIDEOIN_PIXEL_CLK ; 2.692 ; 2.692 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[6]  ; DE2_70_VIDEOIN_PIXEL_CLK ; 3.504 ; 3.504 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[7]  ; DE2_70_VIDEOIN_PIXEL_CLK ; 3.644 ; 3.644 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[8]  ; DE2_70_VIDEOIN_PIXEL_CLK ; 3.326 ; 3.326 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[9]  ; DE2_70_VIDEOIN_PIXEL_CLK ; 3.650 ; 3.650 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[10] ; DE2_70_VIDEOIN_PIXEL_CLK ; 3.825 ; 3.825 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[11] ; DE2_70_VIDEOIN_PIXEL_CLK ; 3.671 ; 3.671 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
; DE2_70_AV_CONFIG_SDAT          ; CLOCK_50                 ; 6.589 ; 6.589 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_DQ[*]              ; CLOCK_50                 ; 7.048 ; 7.048 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[0]             ; CLOCK_50                 ; 6.548 ; 6.548 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[1]             ; CLOCK_50                 ; 6.393 ; 6.393 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[2]             ; CLOCK_50                 ; 6.679 ; 6.679 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[3]             ; CLOCK_50                 ; 6.576 ; 6.576 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[4]             ; CLOCK_50                 ; 6.817 ; 6.817 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[5]             ; CLOCK_50                 ; 6.466 ; 6.466 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[6]             ; CLOCK_50                 ; 6.654 ; 6.654 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[7]             ; CLOCK_50                 ; 6.033 ; 6.033 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[8]             ; CLOCK_50                 ; 5.963 ; 5.963 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[9]             ; CLOCK_50                 ; 6.119 ; 6.119 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[10]            ; CLOCK_50                 ; 5.934 ; 5.934 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[11]            ; CLOCK_50                 ; 5.903 ; 5.903 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[12]            ; CLOCK_50                 ; 5.880 ; 5.880 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[13]            ; CLOCK_50                 ; 6.263 ; 6.263 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[14]            ; CLOCK_50                 ; 6.312 ; 6.312 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[15]            ; CLOCK_50                 ; 6.558 ; 6.558 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[16]            ; CLOCK_50                 ; 6.517 ; 6.517 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[17]            ; CLOCK_50                 ; 6.600 ; 6.600 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[18]            ; CLOCK_50                 ; 6.468 ; 6.468 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[19]            ; CLOCK_50                 ; 6.169 ; 6.169 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[20]            ; CLOCK_50                 ; 5.683 ; 5.683 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[21]            ; CLOCK_50                 ; 6.278 ; 6.278 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[22]            ; CLOCK_50                 ; 6.204 ; 6.204 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[23]            ; CLOCK_50                 ; 5.917 ; 5.917 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[24]            ; CLOCK_50                 ; 6.528 ; 6.528 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[25]            ; CLOCK_50                 ; 6.320 ; 6.320 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[26]            ; CLOCK_50                 ; 6.551 ; 6.551 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[27]            ; CLOCK_50                 ; 6.507 ; 6.507 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[28]            ; CLOCK_50                 ; 6.573 ; 6.573 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[29]            ; CLOCK_50                 ; 7.048 ; 7.048 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[30]            ; CLOCK_50                 ; 6.577 ; 6.577 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[31]            ; CLOCK_50                 ; 6.987 ; 6.987 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+--------------------------------+--------------------------+-------+-------+------------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                           ;
+--------------------------------+--------------------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port                      ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+--------------------------------+--------------------------+--------+--------+------------+-----------------------------------------------------------+
; DE2_70_VIDEOIN_FRAME_VALID     ; DE2_70_VIDEOIN_PIXEL_CLK ; -1.853 ; -1.853 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
; DE2_70_VIDEOIN_LINE_VALID      ; DE2_70_VIDEOIN_PIXEL_CLK ; -1.861 ; -1.861 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
; DE2_70_VIDEOIN_PIXEL_DATA[*]   ; DE2_70_VIDEOIN_PIXEL_CLK ; -1.376 ; -1.376 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[4]  ; DE2_70_VIDEOIN_PIXEL_CLK ; -1.520 ; -1.520 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[5]  ; DE2_70_VIDEOIN_PIXEL_CLK ; -1.376 ; -1.376 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[6]  ; DE2_70_VIDEOIN_PIXEL_CLK ; -1.788 ; -1.788 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[7]  ; DE2_70_VIDEOIN_PIXEL_CLK ; -1.831 ; -1.831 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[8]  ; DE2_70_VIDEOIN_PIXEL_CLK ; -1.675 ; -1.675 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[9]  ; DE2_70_VIDEOIN_PIXEL_CLK ; -1.835 ; -1.835 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[10] ; DE2_70_VIDEOIN_PIXEL_CLK ; -1.949 ; -1.949 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
;  DE2_70_VIDEOIN_PIXEL_DATA[11] ; DE2_70_VIDEOIN_PIXEL_CLK ; -1.867 ; -1.867 ; Rise       ; DE2_70_VIDEOIN_PIXEL_CLK                                  ;
; DE2_70_AV_CONFIG_SDAT          ; CLOCK_50                 ; -3.607 ; -3.607 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_DQ[*]              ; CLOCK_50                 ; -3.175 ; -3.175 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[0]             ; CLOCK_50                 ; -3.627 ; -3.627 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[1]             ; CLOCK_50                 ; -3.538 ; -3.538 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[2]             ; CLOCK_50                 ; -3.689 ; -3.689 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[3]             ; CLOCK_50                 ; -3.644 ; -3.644 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[4]             ; CLOCK_50                 ; -3.757 ; -3.757 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[5]             ; CLOCK_50                 ; -3.574 ; -3.574 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[6]             ; CLOCK_50                 ; -3.688 ; -3.688 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[7]             ; CLOCK_50                 ; -3.349 ; -3.349 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[8]             ; CLOCK_50                 ; -3.312 ; -3.312 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[9]             ; CLOCK_50                 ; -3.425 ; -3.425 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[10]            ; CLOCK_50                 ; -3.291 ; -3.291 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[11]            ; CLOCK_50                 ; -3.266 ; -3.266 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[12]            ; CLOCK_50                 ; -3.248 ; -3.248 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[13]            ; CLOCK_50                 ; -3.452 ; -3.452 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[14]            ; CLOCK_50                 ; -3.489 ; -3.489 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[15]            ; CLOCK_50                 ; -3.645 ; -3.645 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[16]            ; CLOCK_50                 ; -3.561 ; -3.561 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[17]            ; CLOCK_50                 ; -3.654 ; -3.654 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[18]            ; CLOCK_50                 ; -3.575 ; -3.575 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[19]            ; CLOCK_50                 ; -3.387 ; -3.387 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[20]            ; CLOCK_50                 ; -3.175 ; -3.175 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[21]            ; CLOCK_50                 ; -3.462 ; -3.462 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[22]            ; CLOCK_50                 ; -3.415 ; -3.415 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[23]            ; CLOCK_50                 ; -3.280 ; -3.280 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[24]            ; CLOCK_50                 ; -3.580 ; -3.580 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[25]            ; CLOCK_50                 ; -3.492 ; -3.492 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[26]            ; CLOCK_50                 ; -3.593 ; -3.593 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[27]            ; CLOCK_50                 ; -3.599 ; -3.599 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[28]            ; CLOCK_50                 ; -3.633 ; -3.633 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[29]            ; CLOCK_50                 ; -3.895 ; -3.895 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[30]            ; CLOCK_50                 ; -3.675 ; -3.675 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[31]            ; CLOCK_50                 ; -3.844 ; -3.844 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
+--------------------------------+--------------------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+-----------------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------------+------------+--------+--------+------------+-----------------------------------------------------------+
; DE2_70_AV_CONFIG_SCLK ; CLOCK_50   ; 5.308  ; 5.308  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_AV_CONFIG_SDAT ; CLOCK_50   ; 5.804  ; 5.804  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_ADDR[*]   ; CLOCK_50   ; 7.140  ; 7.140  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[0]  ; CLOCK_50   ; 5.196  ; 5.196  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[1]  ; CLOCK_50   ; 6.758  ; 6.758  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[2]  ; CLOCK_50   ; 6.847  ; 6.847  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[3]  ; CLOCK_50   ; 5.630  ; 5.630  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[4]  ; CLOCK_50   ; 7.140  ; 7.140  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[5]  ; CLOCK_50   ; 6.257  ; 6.257  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[6]  ; CLOCK_50   ; 5.876  ; 5.876  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[7]  ; CLOCK_50   ; 5.375  ; 5.375  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[8]  ; CLOCK_50   ; 5.401  ; 5.401  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[9]  ; CLOCK_50   ; 5.414  ; 5.414  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[10] ; CLOCK_50   ; 4.889  ; 4.889  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[11] ; CLOCK_50   ; 4.887  ; 4.887  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[12] ; CLOCK_50   ; 4.842  ; 4.842  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[13] ; CLOCK_50   ; 4.862  ; 4.862  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[14] ; CLOCK_50   ; 4.152  ; 4.152  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[15] ; CLOCK_50   ; 4.650  ; 4.650  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_ADSC_N    ; CLOCK_50   ; 3.881  ; 3.881  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_BE_N[*]   ; CLOCK_50   ; 4.759  ; 4.759  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_BE_N[0]  ; CLOCK_50   ; 4.759  ; 4.759  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_BE_N[1]  ; CLOCK_50   ; 4.050  ; 4.050  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_BE_N[2]  ; CLOCK_50   ; 4.519  ; 4.519  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_BE_N[3]  ; CLOCK_50   ; 4.082  ; 4.082  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_CE1_N     ; CLOCK_50   ; 4.364  ; 4.364  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_CE2       ; CLOCK_50   ; 4.359  ; 4.359  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_CE3_N     ; CLOCK_50   ; 5.488  ; 5.488  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_CLK       ; CLOCK_50   ; 2.770  ;        ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_DQ[*]     ; CLOCK_50   ; 6.531  ; 6.531  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[0]    ; CLOCK_50   ; 5.554  ; 5.554  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[1]    ; CLOCK_50   ; 5.808  ; 5.808  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[2]    ; CLOCK_50   ; 5.373  ; 5.373  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[3]    ; CLOCK_50   ; 5.654  ; 5.654  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[4]    ; CLOCK_50   ; 5.619  ; 5.619  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[5]    ; CLOCK_50   ; 5.442  ; 5.442  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[6]    ; CLOCK_50   ; 4.905  ; 4.905  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[7]    ; CLOCK_50   ; 4.416  ; 4.416  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[8]    ; CLOCK_50   ; 3.935  ; 3.935  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[9]    ; CLOCK_50   ; 4.176  ; 4.176  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[10]   ; CLOCK_50   ; 4.168  ; 4.168  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[11]   ; CLOCK_50   ; 3.929  ; 3.929  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[12]   ; CLOCK_50   ; 3.955  ; 3.955  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[13]   ; CLOCK_50   ; 3.972  ; 3.972  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[14]   ; CLOCK_50   ; 4.177  ; 4.177  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[15]   ; CLOCK_50   ; 4.635  ; 4.635  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[16]   ; CLOCK_50   ; 4.427  ; 4.427  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[17]   ; CLOCK_50   ; 4.441  ; 4.441  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[18]   ; CLOCK_50   ; 4.617  ; 4.617  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[19]   ; CLOCK_50   ; 4.633  ; 4.633  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[20]   ; CLOCK_50   ; 4.634  ; 4.634  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[21]   ; CLOCK_50   ; 4.808  ; 4.808  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[22]   ; CLOCK_50   ; 4.757  ; 4.757  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[23]   ; CLOCK_50   ; 4.390  ; 4.390  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[24]   ; CLOCK_50   ; 4.914  ; 4.914  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[25]   ; CLOCK_50   ; 4.674  ; 4.674  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[26]   ; CLOCK_50   ; 4.938  ; 4.938  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[27]   ; CLOCK_50   ; 4.879  ; 4.879  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[28]   ; CLOCK_50   ; 5.355  ; 5.355  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[29]   ; CLOCK_50   ; 6.531  ; 6.531  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[30]   ; CLOCK_50   ; 6.154  ; 6.154  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[31]   ; CLOCK_50   ; 6.076  ; 6.076  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_OE_N      ; CLOCK_50   ; 4.142  ; 4.142  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_WE_N      ; CLOCK_50   ; 4.682  ; 4.682  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; IO_CLKOUTn1           ; CLOCK_50   ; 2.796  ;        ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_CLK       ; CLOCK_50   ;        ; 2.770  ; Fall       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; IO_CLKOUTn1           ; CLOCK_50   ;        ; 2.796  ; Fall       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_VGA_OUT_B[*]   ; CLOCK_50   ; 24.702 ; 24.702 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[0]  ; CLOCK_50   ; 24.702 ; 24.702 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[1]  ; CLOCK_50   ; 24.431 ; 24.431 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[2]  ; CLOCK_50   ; 24.451 ; 24.451 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[3]  ; CLOCK_50   ; 24.222 ; 24.222 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[4]  ; CLOCK_50   ; 24.228 ; 24.228 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[5]  ; CLOCK_50   ; 24.497 ; 24.497 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[6]  ; CLOCK_50   ; 24.457 ; 24.457 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[7]  ; CLOCK_50   ; 24.246 ; 24.246 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[8]  ; CLOCK_50   ; 24.692 ; 24.692 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[9]  ; CLOCK_50   ; 24.690 ; 24.690 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_BLANK  ; CLOCK_50   ; 24.679 ; 24.679 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_CLK    ; CLOCK_50   ;        ; 22.878 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_G[*]   ; CLOCK_50   ; 26.302 ; 26.302 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[0]  ; CLOCK_50   ; 26.302 ; 26.302 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[1]  ; CLOCK_50   ; 25.886 ; 25.886 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[2]  ; CLOCK_50   ; 25.643 ; 25.643 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[3]  ; CLOCK_50   ; 25.639 ; 25.639 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[4]  ; CLOCK_50   ; 25.062 ; 25.062 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[5]  ; CLOCK_50   ; 24.718 ; 24.718 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[6]  ; CLOCK_50   ; 24.913 ; 24.913 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[7]  ; CLOCK_50   ; 25.158 ; 25.158 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[8]  ; CLOCK_50   ; 25.231 ; 25.231 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[9]  ; CLOCK_50   ; 24.685 ; 24.685 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_HS     ; CLOCK_50   ; 25.381 ; 25.381 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_R[*]   ; CLOCK_50   ; 25.710 ; 25.710 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[0]  ; CLOCK_50   ; 25.416 ; 25.416 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[1]  ; CLOCK_50   ; 25.710 ; 25.710 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[2]  ; CLOCK_50   ; 25.389 ; 25.389 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[3]  ; CLOCK_50   ; 24.914 ; 24.914 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[4]  ; CLOCK_50   ; 25.173 ; 25.173 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[5]  ; CLOCK_50   ; 25.668 ; 25.668 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[6]  ; CLOCK_50   ; 25.629 ; 25.629 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[7]  ; CLOCK_50   ; 24.673 ; 24.673 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[8]  ; CLOCK_50   ; 24.405 ; 24.405 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[9]  ; CLOCK_50   ; 25.648 ; 25.648 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_VS     ; CLOCK_50   ; 25.256 ; 25.256 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_CLK    ; CLOCK_50   ; 22.878 ;        ; Fall       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
+-----------------------+------------+--------+--------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                 ;
+-----------------------+------------+--------+--------+------------+-----------------------------------------------------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                           ;
+-----------------------+------------+--------+--------+------------+-----------------------------------------------------------+
; DE2_70_AV_CONFIG_SCLK ; CLOCK_50   ; 2.601  ; 2.601  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_AV_CONFIG_SDAT ; CLOCK_50   ; 2.567  ; 2.567  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_ADDR[*]   ; CLOCK_50   ; 2.219  ; 2.219  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[0]  ; CLOCK_50   ; 2.792  ; 2.792  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[1]  ; CLOCK_50   ; 3.414  ; 3.414  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[2]  ; CLOCK_50   ; 3.476  ; 3.476  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[3]  ; CLOCK_50   ; 2.991  ; 2.991  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[4]  ; CLOCK_50   ; 3.620  ; 3.620  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[5]  ; CLOCK_50   ; 3.254  ; 3.254  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[6]  ; CLOCK_50   ; 3.023  ; 3.023  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[7]  ; CLOCK_50   ; 2.791  ; 2.791  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[8]  ; CLOCK_50   ; 2.807  ; 2.807  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[9]  ; CLOCK_50   ; 2.817  ; 2.817  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[10] ; CLOCK_50   ; 2.562  ; 2.562  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[11] ; CLOCK_50   ; 2.568  ; 2.568  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[12] ; CLOCK_50   ; 2.535  ; 2.535  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[13] ; CLOCK_50   ; 2.547  ; 2.547  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[14] ; CLOCK_50   ; 2.219  ; 2.219  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_ADDR[15] ; CLOCK_50   ; 2.458  ; 2.458  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_ADSC_N    ; CLOCK_50   ; 2.095  ; 2.095  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_BE_N[*]   ; CLOCK_50   ; 2.151  ; 2.151  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_BE_N[0]  ; CLOCK_50   ; 2.477  ; 2.477  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_BE_N[1]  ; CLOCK_50   ; 2.151  ; 2.151  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_BE_N[2]  ; CLOCK_50   ; 2.357  ; 2.357  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_BE_N[3]  ; CLOCK_50   ; 2.177  ; 2.177  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_CE1_N     ; CLOCK_50   ; 2.324  ; 2.324  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_CE2       ; CLOCK_50   ; 2.321  ; 2.321  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_CE3_N     ; CLOCK_50   ; 2.814  ; 2.814  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_CLK       ; CLOCK_50   ; 1.455  ;        ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_DQ[*]     ; CLOCK_50   ; 2.136  ; 2.136  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[0]    ; CLOCK_50   ; 2.856  ; 2.856  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[1]    ; CLOCK_50   ; 3.022  ; 3.022  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[2]    ; CLOCK_50   ; 2.839  ; 2.839  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[3]    ; CLOCK_50   ; 2.933  ; 2.933  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[4]    ; CLOCK_50   ; 2.917  ; 2.917  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[5]    ; CLOCK_50   ; 2.844  ; 2.844  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[6]    ; CLOCK_50   ; 2.621  ; 2.621  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[7]    ; CLOCK_50   ; 2.357  ; 2.357  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[8]    ; CLOCK_50   ; 2.137  ; 2.137  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[9]    ; CLOCK_50   ; 2.245  ; 2.245  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[10]   ; CLOCK_50   ; 2.237  ; 2.237  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[11]   ; CLOCK_50   ; 2.136  ; 2.136  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[12]   ; CLOCK_50   ; 2.143  ; 2.143  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[13]   ; CLOCK_50   ; 2.165  ; 2.165  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[14]   ; CLOCK_50   ; 2.247  ; 2.247  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[15]   ; CLOCK_50   ; 2.465  ; 2.465  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[16]   ; CLOCK_50   ; 2.365  ; 2.365  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[17]   ; CLOCK_50   ; 2.378  ; 2.378  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[18]   ; CLOCK_50   ; 2.445  ; 2.445  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[19]   ; CLOCK_50   ; 2.495  ; 2.495  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[20]   ; CLOCK_50   ; 2.493  ; 2.493  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[21]   ; CLOCK_50   ; 2.564  ; 2.564  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[22]   ; CLOCK_50   ; 2.533  ; 2.533  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[23]   ; CLOCK_50   ; 2.341  ; 2.341  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[24]   ; CLOCK_50   ; 2.595  ; 2.595  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[25]   ; CLOCK_50   ; 2.477  ; 2.477  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[26]   ; CLOCK_50   ; 2.604  ; 2.604  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[27]   ; CLOCK_50   ; 2.572  ; 2.572  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[28]   ; CLOCK_50   ; 2.783  ; 2.783  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[29]   ; CLOCK_50   ; 3.355  ; 3.355  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[30]   ; CLOCK_50   ; 3.201  ; 3.201  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
;  DE2_70_SRAM_DQ[31]   ; CLOCK_50   ; 3.121  ; 3.121  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_OE_N      ; CLOCK_50   ; 2.214  ; 2.214  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_WE_N      ; CLOCK_50   ; 2.467  ; 2.467  ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; IO_CLKOUTn1           ; CLOCK_50   ; 1.489  ;        ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_SRAM_CLK       ; CLOCK_50   ;        ; 1.455  ; Fall       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; IO_CLKOUTn1           ; CLOCK_50   ;        ; 1.489  ; Fall       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ;
; DE2_70_VGA_OUT_B[*]   ; CLOCK_50   ; 22.263 ; 22.263 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[0]  ; CLOCK_50   ; 22.484 ; 22.484 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[1]  ; CLOCK_50   ; 22.347 ; 22.347 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[2]  ; CLOCK_50   ; 22.364 ; 22.364 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[3]  ; CLOCK_50   ; 22.267 ; 22.267 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[4]  ; CLOCK_50   ; 22.263 ; 22.263 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[5]  ; CLOCK_50   ; 22.377 ; 22.377 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[6]  ; CLOCK_50   ; 22.376 ; 22.376 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[7]  ; CLOCK_50   ; 22.285 ; 22.285 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[8]  ; CLOCK_50   ; 22.477 ; 22.477 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_B[9]  ; CLOCK_50   ; 22.477 ; 22.477 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_BLANK  ; CLOCK_50   ; 22.462 ; 22.462 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_CLK    ; CLOCK_50   ;        ; 21.560 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_G[*]   ; CLOCK_50   ; 22.466 ; 22.466 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[0]  ; CLOCK_50   ; 23.235 ; 23.235 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[1]  ; CLOCK_50   ; 23.006 ; 23.006 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[2]  ; CLOCK_50   ; 22.913 ; 22.913 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[3]  ; CLOCK_50   ; 22.924 ; 22.924 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[4]  ; CLOCK_50   ; 22.659 ; 22.659 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[5]  ; CLOCK_50   ; 22.501 ; 22.501 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[6]  ; CLOCK_50   ; 22.591 ; 22.591 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[7]  ; CLOCK_50   ; 22.661 ; 22.661 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[8]  ; CLOCK_50   ; 22.714 ; 22.714 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_G[9]  ; CLOCK_50   ; 22.466 ; 22.466 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_HS     ; CLOCK_50   ; 22.761 ; 22.761 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_R[*]   ; CLOCK_50   ; 22.345 ; 22.345 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[0]  ; CLOCK_50   ; 22.815 ; 22.815 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[1]  ; CLOCK_50   ; 22.946 ; 22.946 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[2]  ; CLOCK_50   ; 22.829 ; 22.829 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[3]  ; CLOCK_50   ; 22.576 ; 22.576 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[4]  ; CLOCK_50   ; 22.731 ; 22.731 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[5]  ; CLOCK_50   ; 22.937 ; 22.937 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[6]  ; CLOCK_50   ; 22.927 ; 22.927 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[7]  ; CLOCK_50   ; 22.494 ; 22.494 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[8]  ; CLOCK_50   ; 22.345 ; 22.345 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
;  DE2_70_VGA_OUT_R[9]  ; CLOCK_50   ; 22.954 ; 22.954 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_VS     ; CLOCK_50   ; 22.725 ; 22.725 ; Rise       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
; DE2_70_VGA_OUT_CLK    ; CLOCK_50   ; 21.560 ;        ; Fall       ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ;
+-----------------------+------------+--------+--------+------------+-----------------------------------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; GPIO_1[14]  ; 8.859 ;    ;    ; 8.859 ;
; KEY[1]     ; GPIO_1[15]  ; 8.922 ;    ;    ; 8.922 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; GPIO_1[14]  ; 5.041 ;    ;    ; 5.041 ;
; KEY[1]     ; GPIO_1[15]  ; 5.075 ;    ;    ; 5.075 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                   ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; DE2_70_VIDEOIN_PIXEL_CLK                                  ; DE2_70_VIDEOIN_PIXEL_CLK                                  ; 1135     ; 0        ; 0        ; 0        ;
; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; DE2_70_VIDEOIN_PIXEL_CLK                                  ; 8        ; 0        ; 0        ; 0        ;
; DE2_70_VIDEOIN_PIXEL_CLK                                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 8        ; 0        ; 0        ; 0        ;
; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 31450    ; 0        ; 0        ; 0        ;
; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 8        ; 0        ; 0        ; 0        ;
; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 8        ; 0        ; 0        ; 0        ;
; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 1352     ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                    ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; DE2_70_VIDEOIN_PIXEL_CLK                                  ; DE2_70_VIDEOIN_PIXEL_CLK                                  ; 1135     ; 0        ; 0        ; 0        ;
; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; DE2_70_VIDEOIN_PIXEL_CLK                                  ; 8        ; 0        ; 0        ; 0        ;
; DE2_70_VIDEOIN_PIXEL_CLK                                  ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 8        ; 0        ; 0        ; 0        ;
; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 31450    ; 0        ; 0        ; 0        ;
; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 8        ; 0        ; 0        ; 0        ;
; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 8        ; 0        ; 0        ; 0        ;
; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 1352     ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0        ; 12       ; 0        ; 0        ;
; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0        ; 12       ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                 ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] ; 0        ; 12       ; 0        ; 0        ;
; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] ; 0        ; 12       ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 45    ; 45   ;
; Unconstrained Input Port Paths  ; 45    ; 45   ;
; Unconstrained Output Ports      ; 98    ; 98   ;
; Unconstrained Output Port Paths ; 423   ; 423  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed May 16 11:29:35 2018
Info: Command: quartus_sta DE2_70_D5M -c DE2_70_D5M
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_12l1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2v8:dffpipe20|dffe21a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1v8:dffpipe17|dffe18a* 
    Info (332165): Entity dcfifo_5oj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_4v8:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_3v8:dffpipe6|dffe7a* 
Info (332104): Reading SDC File: 'QSYS/de2_70/synthesis/submodules/altera_reset_controller.sdc'
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {NiosII|clock_signals|DE_Clock_Generator_System|pll|inclk[0]} -duty_cycle 50.00 -name {NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0]} {NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0]}
    Info (332110): create_generated_clock -source {NiosII|clock_signals|DE_Clock_Generator_System|pll|inclk[0]} -divide_by 2 -phase 180.00 -duty_cycle 50.00 -name {NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2]} {NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name DE2_70_VIDEOIN_PIXEL_CLK DE2_70_VIDEOIN_PIXEL_CLK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.790
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.790      -156.629 DE2_70_VIDEOIN_PIXEL_CLK 
    Info (332119):    11.014         0.000 NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    33.261         0.000 NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 DE2_70_VIDEOIN_PIXEL_CLK 
    Info (332119):     0.391         0.000 NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):     0.391         0.000 NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case recovery slack is 8.604
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.604         0.000 NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    18.604         0.000 NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case removal slack is 11.031
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    11.031         0.000 NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    21.031         0.000 NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -174.660 DE2_70_VIDEOIN_PIXEL_CLK 
    Info (332119):     7.873         0.000 NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    10.000         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.460       -48.109 DE2_70_VIDEOIN_PIXEL_CLK 
    Info (332119):    15.872         0.000 NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    36.358         0.000 NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 DE2_70_VIDEOIN_PIXEL_CLK 
    Info (332119):     0.215         0.000 NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):     0.215         0.000 NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case recovery slack is 9.234
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.234         0.000 NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    19.234         0.000 NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case removal slack is 10.581
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.581         0.000 NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    20.581         0.000 NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -174.660 DE2_70_VIDEOIN_PIXEL_CLK 
    Info (332119):     7.873         0.000 NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    10.000         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 NiosII|clock_signals|DE_Clock_Generator_System|pll|clk[2] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 455 megabytes
    Info: Processing ended: Wed May 16 11:29:37 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


