// Seed: 3332612119
module module_0;
  wire id_1;
  assign (pull1, supply0) id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output uwire id_0,
    input  wor   id_1,
    output tri0  id_2,
    input  tri   id_3,
    input  tri   id_4,
    input  tri0  id_5
);
  always_latch $display(id_3, 1);
  assign id_0 = id_3;
  wire id_7;
  module_0 modCall_1 ();
  assign id_2 = id_1;
endmodule
