0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Mark2/Vivado/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/timing/xsim/project_tb_time_synth.v,1552998666,verilog,,,,glbl;project_reti_logiche,,,,,,,,
C:/Users/Mark2/Vivado/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/Test Bench/Test+Bench+di+Esempio.vhd,1552481303,vhdl,,,,project_tb,,,,,,,,
