<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<Defines>
    
<Define>
<OldValue>FSMC_BANK1_NORSRAM1</OldValue>
<NewValue>FSMC_NORSRAM_BANK1</NewValue>
</Define>
<Define>
<OldValue>FSMC_BANK1_NORSRAM2</OldValue>
<NewValue>FSMC_NORSRAM_BANK2</NewValue>
</Define>
<Define>
<OldValue>FSMC_BANK1_NORSRAM3</OldValue>
<NewValue>FSMC_NORSRAM_BANK3</NewValue>
</Define>
<Define>
<OldValue>FSMC_BANK1_NORSRAM4</OldValue>
<NewValue>FSMC_NORSRAM_BANK4</NewValue>
</Define>
<Define>
<OldValue>AES_FLAG_RDERR</OldValue>
<NewValue>CRYP_FLAG_RDERR</NewValue>
</Define>
<Define>
<OldValue>AES_FLAG_WRERR</OldValue>
<NewValue>CRYP_FLAG_WRERR</NewValue>
</Define>
<Define>
<OldValue>AES_CLEARFLAG_CCF</OldValue>
<NewValue>CRYP_CLEARFLAG_CCF</NewValue>
</Define>
<Define>
<OldValue>AES_CLEARFLAG_RDERR</OldValue>
<NewValue>CRYP_CLEARFLAG_RDERR</NewValue>
</Define>
<Define>
<OldValue>AES_CLEARFLAG_WRERR</OldValue>
<NewValue>CRYP_CLEARFLAG_WRERR</NewValue>
</Define>
<Define>
<OldValue>ADC_RESOLUTION12b</OldValue>
<NewValue>ADC_RESOLUTION_12B</NewValue>
</Define>
<Define>
<OldValue>ADC_RESOLUTION10b</OldValue>
<NewValue>ADC_RESOLUTION_10B</NewValue>
</Define>
<Define>
<OldValue>ADC_RESOLUTION8b</OldValue>
<NewValue>ADC_RESOLUTION_8B</NewValue>
</Define>
<Define>
<OldValue>ADC_RESOLUTION6b</OldValue>
<NewValue>ADC_RESOLUTION_6B</NewValue>
</Define>
<Define>
<OldValue>OVR_DATA_OVERWRITTEN</OldValue>
<NewValue>ADC_OVR_DATA_OVERWRITTEN</NewValue>
</Define>
<Define>
<OldValue>OVR_DATA_PRESERVED</OldValue>
<NewValue>ADC_OVR_DATA_PRESERVED</NewValue>
</Define>
<Define>
<OldValue>EOC_SINGLE_CONV</OldValue>
<NewValue>ADC_EOC_SINGLE_CONV</NewValue>
</Define>
<Define>
<OldValue>EOC_SEQ_CONV</OldValue>
<NewValue>ADC_EOC_SEQ_CONV</NewValue>
</Define>
<Define>
<OldValue>EOC_SINGLE_SEQ_CONV</OldValue>
<NewValue>ADC_EOC_SINGLE_SEQ_CONV</NewValue>
</Define>
<Define>
<OldValue>REGULAR_GROUP</OldValue>
<NewValue>ADC_REGULAR_GROUP</NewValue>
</Define>
<Define>
<OldValue>INJECTED_GROUP</OldValue>
<NewValue>ADC_INJECTED_GROUP</NewValue>
</Define>
<Define>
<OldValue>REGULAR_INJECTED_GROUP</OldValue>
<NewValue>ADC_REGULAR_INJECTED_GROUP</NewValue>
</Define>
<Define>
<OldValue>AWD_EVENT</OldValue>
<NewValue>ADC_AWD_EVENT</NewValue>
</Define>
<Define>
<OldValue>AWD1_EVENT</OldValue>
<NewValue>ADC_AWD1_EVENT</NewValue>
</Define>
<Define>
<OldValue>AWD2_EVENT</OldValue>
<NewValue>ADC_AWD2_EVENT</NewValue>
</Define>
<Define>
<OldValue>AWD3_EVENT</OldValue>
<NewValue>ADC_AWD3_EVENT</NewValue>
</Define>
<Define>
<OldValue>OVR_EVENT</OldValue>
<NewValue>ADC_OVR_EVENT</NewValue>
</Define>
<Define>
<OldValue>JQOVF_EVENT</OldValue>
<NewValue>ADC_JQOVF_EVENT</NewValue>
</Define>
<Define>
<OldValue>ALL_CHANNELS</OldValue>
<NewValue>ADC_ALL_CHANNELS</NewValue>
</Define>
<Define>
<OldValue>REGULAR_CHANNELS</OldValue>
<NewValue>ADC_REGULAR_CHANNELS</NewValue>
</Define>
<Define>
<OldValue>INJECTED_CHANNELS</OldValue>
<NewValue>ADC_INJECTED_CHANNELS</NewValue>
</Define>
<Define>
<OldValue>SYSCFG_FLAG_SENSOR_ADC</OldValue>
<NewValue>ADC_FLAG_SENSOR</NewValue>
</Define>
<Define>
<OldValue>SYSCFG_FLAG_VREF_ADC</OldValue>
<NewValue>ADC_FLAG_VREFINT</NewValue>
</Define>
<Define>
<OldValue>ADC_CLOCKPRESCALER_PCLK_DIV1</OldValue>
<NewValue>ADC_CLOCK_SYNC_PCLK_DIV1</NewValue>
</Define>
<Define>
<OldValue>ADC_CLOCKPRESCALER_PCLK_DIV2</OldValue>
<NewValue>ADC_CLOCK_SYNC_PCLK_DIV2</NewValue>
</Define>
<Define>
<OldValue>ADC_CLOCKPRESCALER_PCLK_DIV4</OldValue>
<NewValue>ADC_CLOCK_SYNC_PCLK_DIV4</NewValue>
</Define>
<Define>
<OldValue>ADC_CLOCKPRESCALER_PCLK_DIV6</OldValue>
<NewValue>ADC_CLOCK_SYNC_PCLK_DIV6</NewValue>
</Define>
<Define>
<OldValue>ADC_CLOCKPRESCALER_PCLK_DIV8</OldValue>
<NewValue>ADC_CLOCK_SYNC_PCLK_DIV8</NewValue>
</Define>
<Define>
<OldValue>ADC_EXTERNALTRIG0_T6_TRGO</OldValue>
<NewValue>ADC_EXTERNALTRIGCONV_T6_TRGO</NewValue>
</Define>
<Define>
<OldValue>ADC_EXTERNALTRIG1_T21_CC2</OldValue>
<NewValue>ADC_EXTERNALTRIGCONV_T21_CC2</NewValue>
</Define>
<Define>
<OldValue>ADC_EXTERNALTRIG2_T2_TRGO</OldValue>
<NewValue>ADC_EXTERNALTRIGCONV_T2_TRGO</NewValue>
</Define>
<Define>
<OldValue>ADC_EXTERNALTRIG3_T2_CC4</OldValue>
<NewValue>ADC_EXTERNALTRIGCONV_T2_CC4</NewValue>
</Define>
<Define>
<OldValue>ADC_EXTERNALTRIG4_T22_TRGO</OldValue>
<NewValue>ADC_EXTERNALTRIGCONV_T22_TRGO</NewValue>
</Define>
<Define>
<OldValue>ADC_EXTERNALTRIG7_EXT_IT11</OldValue>
<NewValue>ADC_EXTERNALTRIGCONV_EXT_IT11</NewValue>
</Define>
<Define>
<OldValue>ADC_CLOCK_ASYNC</OldValue>
<NewValue>ADC_CLOCK_ASYNC_DIV1</NewValue>
</Define>
<Define>
<OldValue>ADC_EXTERNALTRIG_EDGE_NONE</OldValue>
<NewValue>ADC_EXTERNALTRIGCONVEDGE_NONE</NewValue>
</Define>
<Define>
<OldValue>ADC_EXTERNALTRIG_EDGE_RISING</OldValue>
<NewValue>ADC_EXTERNALTRIGCONVEDGE_RISING</NewValue>
</Define>
<Define>
<OldValue>ADC_EXTERNALTRIG_EDGE_FALLING</OldValue>
<NewValue>ADC_EXTERNALTRIGCONVEDGE_FALLING</NewValue>
</Define>
<Define>
<OldValue>ADC_EXTERNALTRIG_EDGE_RISINGFALLING</OldValue>
<NewValue>ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING</NewValue>
</Define>
<Define>
<OldValue>ADC_SAMPLETIME_2CYCLE_5</OldValue>
<NewValue>ADC_SAMPLETIME_2CYCLES_5</NewValue>
</Define>
<Define>
<OldValue>HAL_ADC_STATE_BUSY_REG</OldValue>
<NewValue>HAL_ADC_STATE_REG_BUSY</NewValue>
</Define>
<Define>
<OldValue>HAL_ADC_STATE_BUSY_INJ</OldValue>
<NewValue>HAL_ADC_STATE_INJ_BUSY</NewValue>
</Define>
<Define>
<OldValue>HAL_ADC_STATE_EOC_REG</OldValue>
<NewValue>HAL_ADC_STATE_REG_EOC</NewValue>
</Define>
<Define>
<OldValue>HAL_ADC_STATE_EOC_INJ</OldValue>
<NewValue>HAL_ADC_STATE_INJ_EOC</NewValue>
</Define>
<Define>
<OldValue>HAL_ADC_STATE_ERROR</OldValue>
<NewValue>HAL_ADC_STATE_ERROR_INTERNAL</NewValue>
</Define>
<Define>
<OldValue>HAL_ADC_STATE_BUSY</OldValue>
<NewValue>HAL_ADC_STATE_BUSY_INTERNAL</NewValue>
</Define>
<Define>
<OldValue>HAL_ADC_STATE_AWD</OldValue>
<NewValue>HAL_ADC_STATE_AWD1</NewValue>
</Define>
<Define>
<OldValue>__HAL_CEC_GET_IT</OldValue>
<NewValue>__HAL_CEC_GET_FLAG</NewValue>
</Define>
<Define>
<OldValue>COMP_WINDOWMODE_DISABLED</OldValue>
<NewValue>COMP_WINDOWMODE_DISABLE</NewValue>
</Define>
<Define>
<OldValue>COMP_WINDOWMODE_ENABLED</OldValue>
<NewValue>COMP_WINDOWMODE_ENABLE</NewValue>
</Define>
<Define>
<OldValue>COMP_EXTI_LINE_COMP1_EVENT</OldValue>
<NewValue>COMP_EXTI_LINE_COMP1</NewValue>
</Define>
<Define>
<OldValue>COMP_EXTI_LINE_COMP2_EVENT</OldValue>
<NewValue>COMP_EXTI_LINE_COMP2</NewValue>
</Define>
<Define>
<OldValue>COMP_EXTI_LINE_COMP3_EVENT</OldValue>
<NewValue>COMP_EXTI_LINE_COMP3</NewValue>
</Define>
<Define>
<OldValue>COMP_EXTI_LINE_COMP4_EVENT</OldValue>
<NewValue>COMP_EXTI_LINE_COMP4</NewValue>
</Define>
<Define>
<OldValue>COMP_EXTI_LINE_COMP5_EVENT</OldValue>
<NewValue>COMP_EXTI_LINE_COMP5</NewValue>
</Define>
<Define>
<OldValue>COMP_EXTI_LINE_COMP6_EVENT</OldValue>
<NewValue>COMP_EXTI_LINE_COMP6</NewValue>
</Define>
<Define>
<OldValue>COMP_EXTI_LINE_COMP7_EVENT</OldValue>
<NewValue>COMP_EXTI_LINE_COMP7</NewValue>
</Define>
<Define>
<OldValue>COMP_OUTPUT_COMP6TIM2OCREFCLR</OldValue>
<NewValue>COMP_OUTPUT_COMP6_TIM2OCREFCLR</NewValue>
</Define>
<Define>
<OldValue>__HAL_CORTEX_SYSTICKCLK_CONFIG</OldValue>
<NewValue>HAL_SYSTICK_CLKSourceConfig</NewValue>
</Define>
<Define>
<OldValue>CRC_OUTPUTDATA_INVERSION_DISABLED</OldValue>
<NewValue>CRC_OUTPUTDATA_INVERSION_DISABLE</NewValue>
</Define>
<Define>
<OldValue>CRC_OUTPUTDATA_INVERSION_ENABLED</OldValue>
<NewValue>CRC_OUTPUTDATA_INVERSION_ENABLE</NewValue>
</Define>
<Define>
<OldValue>DAC1_CHANNEL_1</OldValue>
<NewValue>DAC_CHANNEL_1</NewValue>
</Define>
<Define>
<OldValue>DAC1_CHANNEL_2</OldValue>
<NewValue>DAC_CHANNEL_2</NewValue>
</Define>
<Define>
<OldValue>DAC2_CHANNEL_1</OldValue>
<NewValue>DAC_CHANNEL_1</NewValue>
</Define>
<Define>
<OldValue>DAC_WAVE_NONE</OldValue>
<NewValue>((uint32_t)0x00000000U)</NewValue>
</Define>
<Define>
<OldValue>DAC_WAVE_NOISE</OldValue>
<NewValue>((uint32_t)DAC_CR_WAVE1_0)</NewValue>
</Define>
<Define>
<OldValue>DAC_WAVE_TRIANGLE</OldValue>
<NewValue>((uint32_t)DAC_CR_WAVE1_1)</NewValue>
</Define>
<Define>
<OldValue>DAC_WAVEGENERATION_NONE</OldValue>
<NewValue>DAC_WAVE_NONE</NewValue>
</Define>
<Define>
<OldValue>DAC_WAVEGENERATION_NOISE</OldValue>
<NewValue>DAC_WAVE_NOISE</NewValue>
</Define>
<Define>
<OldValue>DAC_WAVEGENERATION_TRIANGLE</OldValue>
<NewValue>DAC_WAVE_TRIANGLE</NewValue>
</Define>
<Define>
<OldValue>HAL_REMAPDMA_ADC_DMA_CH2</OldValue>
<NewValue>DMA_REMAP_ADC_DMA_CH2</NewValue>
</Define>
<Define>
<OldValue>HAL_REMAPDMA_USART1_TX_DMA_CH4</OldValue>
<NewValue>DMA_REMAP_USART1_TX_DMA_CH4</NewValue>
</Define>
<Define>
<OldValue>HAL_REMAPDMA_USART1_RX_DMA_CH5</OldValue>
<NewValue>DMA_REMAP_USART1_RX_DMA_CH5</NewValue>
</Define>
<Define>
<OldValue>HAL_REMAPDMA_TIM16_DMA_CH4</OldValue>
<NewValue>DMA_REMAP_TIM16_DMA_CH4</NewValue>
</Define>
<Define>
<OldValue>HAL_REMAPDMA_TIM17_DMA_CH2</OldValue>
<NewValue>DMA_REMAP_TIM17_DMA_CH2</NewValue>
</Define>
<Define>
<OldValue>HAL_REMAPDMA_USART3_DMA_CH32</OldValue>
<NewValue>DMA_REMAP_USART3_DMA_CH32</NewValue>
</Define>
<Define>
<OldValue>HAL_REMAPDMA_TIM16_DMA_CH6</OldValue>
<NewValue>DMA_REMAP_TIM16_DMA_CH6</NewValue>
</Define>
<Define>
<OldValue>HAL_REMAPDMA_TIM17_DMA_CH7</OldValue>
<NewValue>DMA_REMAP_TIM17_DMA_CH7</NewValue>
</Define>
<Define>
<OldValue>HAL_REMAPDMA_SPI2_DMA_CH67</OldValue>
<NewValue>DMA_REMAP_SPI2_DMA_CH67</NewValue>
</Define>
<Define>
<OldValue>HAL_REMAPDMA_USART2_DMA_CH67</OldValue>
<NewValue>DMA_REMAP_USART2_DMA_CH67</NewValue>
</Define>
<Define>
<OldValue>HAL_REMAPDMA_I2C1_DMA_CH76</OldValue>
<NewValue>DMA_REMAP_I2C1_DMA_CH76</NewValue>
</Define>
<Define>
<OldValue>HAL_REMAPDMA_TIM1_DMA_CH6</OldValue>
<NewValue>DMA_REMAP_TIM1_DMA_CH6</NewValue>
</Define>
<Define>
<OldValue>HAL_REMAPDMA_TIM2_DMA_CH7</OldValue>
<NewValue>DMA_REMAP_TIM2_DMA_CH7</NewValue>
</Define>
<Define>
<OldValue>HAL_REMAPDMA_TIM3_DMA_CH6</OldValue>
<NewValue>DMA_REMAP_TIM3_DMA_CH6</NewValue>
</Define>
<Define>
<OldValue>IS_HAL_REMAPDMA</OldValue>
<NewValue>IS_DMA_REMAP</NewValue>
</Define>
<Define>
<OldValue>__HAL_REMAPDMA_CHANNEL_ENABLE</OldValue>
<NewValue>__HAL_DMA_REMAP_CHANNEL_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__HAL_REMAPDMA_CHANNEL_DISABLE</OldValue>
<NewValue>__HAL_DMA_REMAP_CHANNEL_DISABLE</NewValue>
</Define>
<Define>
<OldValue>TYPEPROGRAM_BYTE</OldValue>
<NewValue>FLASH_TYPEPROGRAM_BYTE</NewValue>
</Define>
<Define>
<OldValue>TYPEPROGRAM_HALFWORD</OldValue>
<NewValue>FLASH_TYPEPROGRAM_HALFWORD</NewValue>
</Define>
<Define>
<OldValue>TYPEPROGRAM_WORD</OldValue>
<NewValue>FLASH_TYPEPROGRAM_WORD</NewValue>
</Define>
<Define>
<OldValue>TYPEPROGRAM_DOUBLEWORD</OldValue>
<NewValue>FLASH_TYPEPROGRAM_DOUBLEWORD</NewValue>
</Define>
<Define>
<OldValue>TYPEERASE_SECTORS</OldValue>
<NewValue>FLASH_TYPEERASE_SECTORS</NewValue>
</Define>
<Define>
<OldValue>TYPEERASE_PAGES</OldValue>
<NewValue>FLASH_TYPEERASE_PAGES</NewValue>
</Define>
<Define>
<OldValue>TYPEERASE_PAGEERASE</OldValue>
<NewValue>FLASH_TYPEERASE_PAGES</NewValue>
</Define>
<Define>
<OldValue>TYPEERASE_MASSERASE</OldValue>
<NewValue>FLASH_TYPEERASE_MASSERASE</NewValue>
</Define>
<Define>
<OldValue>WRPSTATE_DISABLE</OldValue>
<NewValue>OB_WRPSTATE_DISABLE</NewValue>
</Define>
<Define>
<OldValue>WRPSTATE_ENABLE</OldValue>
<NewValue>OB_WRPSTATE_ENABLE</NewValue>
</Define>
<Define>
<OldValue>HAL_FLASH_TIMEOUT_VALUE</OldValue>
<NewValue>FLASH_TIMEOUT_VALUE</NewValue>
</Define>
<Define>
<OldValue>OBEX_PCROP</OldValue>
<NewValue>OPTIONBYTE_PCROP</NewValue>
</Define>
<Define>
<OldValue>OBEX_BOOTCONFIG</OldValue>
<NewValue>OPTIONBYTE_BOOTCONFIG</NewValue>
</Define>
<Define>
<OldValue>PCROPSTATE_DISABLE</OldValue>
<NewValue>OB_PCROP_STATE_DISABLE</NewValue>
</Define>
<Define>
<OldValue>PCROPSTATE_ENABLE</OldValue>
<NewValue>OB_PCROP_STATE_ENABLE</NewValue>
</Define>
<Define>
<OldValue>TYPEERASEDATA_BYTE</OldValue>
<NewValue>FLASH_TYPEERASEDATA_BYTE</NewValue>
</Define>
<Define>
<OldValue>TYPEERASEDATA_HALFWORD</OldValue>
<NewValue>FLASH_TYPEERASEDATA_HALFWORD</NewValue>
</Define>
<Define>
<OldValue>TYPEERASEDATA_WORD</OldValue>
<NewValue>FLASH_TYPEERASEDATA_WORD</NewValue>
</Define>
<Define>
<OldValue>TYPEPROGRAMDATA_BYTE</OldValue>
<NewValue>FLASH_TYPEPROGRAMDATA_BYTE</NewValue>
</Define>
<Define>
<OldValue>TYPEPROGRAMDATA_HALFWORD</OldValue>
<NewValue>FLASH_TYPEPROGRAMDATA_HALFWORD</NewValue>
</Define>
<Define>
<OldValue>TYPEPROGRAMDATA_WORD</OldValue>
<NewValue>FLASH_TYPEPROGRAMDATA_WORD</NewValue>
</Define>
<Define>
<OldValue>TYPEPROGRAMDATA_FASTBYTE</OldValue>
<NewValue>FLASH_TYPEPROGRAMDATA_FASTBYTE</NewValue>
</Define>
<Define>
<OldValue>TYPEPROGRAMDATA_FASTHALFWORD</OldValue>
<NewValue>FLASH_TYPEPROGRAMDATA_FASTHALFWORD</NewValue>
</Define>
<Define>
<OldValue>TYPEPROGRAMDATA_FASTWORD</OldValue>
<NewValue>FLASH_TYPEPROGRAMDATA_FASTWORD</NewValue>
</Define>
<Define>
<OldValue>PAGESIZE</OldValue>
<NewValue>FLASH_PAGE_SIZE</NewValue>
</Define>
<Define>
<OldValue>TYPEPROGRAM_FASTBYTE</OldValue>
<NewValue>FLASH_TYPEPROGRAM_BYTE</NewValue>
</Define>
<Define>
<OldValue>TYPEPROGRAM_FASTHALFWORD</OldValue>
<NewValue>FLASH_TYPEPROGRAM_HALFWORD</NewValue>
</Define>
<Define>
<OldValue>TYPEPROGRAM_FASTWORD</OldValue>
<NewValue>FLASH_TYPEPROGRAM_WORD</NewValue>
</Define>
<Define>
<OldValue>VOLTAGE_RANGE_1</OldValue>
<NewValue>FLASH_VOLTAGE_RANGE_1</NewValue>
</Define>
<Define>
<OldValue>VOLTAGE_RANGE_2</OldValue>
<NewValue>FLASH_VOLTAGE_RANGE_2</NewValue>
</Define>
<Define>
<OldValue>VOLTAGE_RANGE_3</OldValue>
<NewValue>FLASH_VOLTAGE_RANGE_3</NewValue>
</Define>
<Define>
<OldValue>VOLTAGE_RANGE_4</OldValue>
<NewValue>FLASH_VOLTAGE_RANGE_4</NewValue>
</Define>
<Define>
<OldValue>TYPEPROGRAM_FAST</OldValue>
<NewValue>FLASH_TYPEPROGRAM_FAST</NewValue>
</Define>
<Define>
<OldValue>TYPEPROGRAM_FAST_AND_LAST</OldValue>
<NewValue>FLASH_TYPEPROGRAM_FAST_AND_LAST</NewValue>
</Define>
<Define>
<OldValue>WRPAREA_BANK1_AREAA</OldValue>
<NewValue>OB_WRPAREA_BANK1_AREAA</NewValue>
</Define>
<Define>
<OldValue>WRPAREA_BANK1_AREAB</OldValue>
<NewValue>OB_WRPAREA_BANK1_AREAB</NewValue>
</Define>
<Define>
<OldValue>WRPAREA_BANK2_AREAA</OldValue>
<NewValue>OB_WRPAREA_BANK2_AREAA</NewValue>
</Define>
<Define>
<OldValue>WRPAREA_BANK2_AREAB</OldValue>
<NewValue>OB_WRPAREA_BANK2_AREAB</NewValue>
</Define>
<Define>
<OldValue>IWDG_STDBY_FREEZE</OldValue>
<NewValue>OB_IWDG_STDBY_FREEZE</NewValue>
</Define>
<Define>
<OldValue>IWDG_STDBY_ACTIVE</OldValue>
<NewValue>OB_IWDG_STDBY_RUN</NewValue>
</Define>
<Define>
<OldValue>IWDG_STOP_FREEZE</OldValue>
<NewValue>OB_IWDG_STOP_FREEZE</NewValue>
</Define>
<Define>
<OldValue>IWDG_STOP_ACTIVE</OldValue>
<NewValue>OB_IWDG_STOP_RUN</NewValue>
</Define>
<Define>
<OldValue>FLASH_ERROR_NONE</OldValue>
<NewValue>HAL_FLASH_ERROR_NONE</NewValue>
</Define>
<Define>
<OldValue>FLASH_ERROR_RD</OldValue>
<NewValue>HAL_FLASH_ERROR_RD</NewValue>
</Define>
<Define>
<OldValue>FLASH_ERROR_PG</OldValue>
<NewValue>HAL_FLASH_ERROR_PROG</NewValue>
</Define>
<Define>
<OldValue>FLASH_ERROR_PGP</OldValue>
<NewValue>HAL_FLASH_ERROR_PGS</NewValue>
</Define>
<Define>
<OldValue>FLASH_ERROR_WRP</OldValue>
<NewValue>HAL_FLASH_ERROR_WRP</NewValue>
</Define>
<Define>
<OldValue>FLASH_ERROR_OPTV</OldValue>
<NewValue>HAL_FLASH_ERROR_OPTV</NewValue>
</Define>
<Define>
<OldValue>FLASH_ERROR_OPTVUSR</OldValue>
<NewValue>HAL_FLASH_ERROR_OPTVUSR</NewValue>
</Define>
<Define>
<OldValue>FLASH_ERROR_PROG</OldValue>
<NewValue>HAL_FLASH_ERROR_PROG</NewValue>
</Define>
<Define>
<OldValue>FLASH_ERROR_OP</OldValue>
<NewValue>HAL_FLASH_ERROR_OPERATION</NewValue>
</Define>
<Define>
<OldValue>FLASH_ERROR_PGA</OldValue>
<NewValue>HAL_FLASH_ERROR_PGA</NewValue>
</Define>
<Define>
<OldValue>FLASH_ERROR_SIZE</OldValue>
<NewValue>HAL_FLASH_ERROR_SIZE</NewValue>
</Define>
<Define>
<OldValue>FLASH_ERROR_SIZ</OldValue>
<NewValue>HAL_FLASH_ERROR_SIZE</NewValue>
</Define>
<Define>
<OldValue>FLASH_ERROR_PGS</OldValue>
<NewValue>HAL_FLASH_ERROR_PGS</NewValue>
</Define>
<Define>
<OldValue>FLASH_ERROR_MIS</OldValue>
<NewValue>HAL_FLASH_ERROR_MIS</NewValue>
</Define>
<Define>
<OldValue>FLASH_ERROR_FAST</OldValue>
<NewValue>HAL_FLASH_ERROR_FAST</NewValue>
</Define>
<Define>
<OldValue>FLASH_ERROR_FWWERR</OldValue>
<NewValue>HAL_FLASH_ERROR_FWWERR</NewValue>
</Define>
<Define>
<OldValue>FLASH_ERROR_NOTZERO</OldValue>
<NewValue>HAL_FLASH_ERROR_NOTZERO</NewValue>
</Define>
<Define>
<OldValue>FLASH_ERROR_OPERATION</OldValue>
<NewValue>HAL_FLASH_ERROR_OPERATION</NewValue>
</Define>
<Define>
<OldValue>FLASH_ERROR_ERS</OldValue>
<NewValue>HAL_FLASH_ERROR_ERS</NewValue>
</Define>
<Define>
<OldValue>OB_WDG_SW</OldValue>
<NewValue>OB_IWDG_SW</NewValue>
</Define>
<Define>
<OldValue>OB_WDG_HW</OldValue>
<NewValue>OB_IWDG_HW</NewValue>
</Define>
<Define>
<OldValue>OB_SDADC12_VDD_MONITOR_SET</OldValue>
<NewValue>OB_SDACD_VDD_MONITOR_SET</NewValue>
</Define>
<Define>
<OldValue>OB_SDADC12_VDD_MONITOR_RESET</OldValue>
<NewValue>OB_SDACD_VDD_MONITOR_RESET</NewValue>
</Define>
<Define>
<OldValue>OB_RAM_PARITY_CHECK_SET</OldValue>
<NewValue>OB_SRAM_PARITY_SET</NewValue>
</Define>
<Define>
<OldValue>OB_RAM_PARITY_CHECK_RESET</OldValue>
<NewValue>OB_SRAM_PARITY_RESET</NewValue>
</Define>
<Define>
<OldValue>IS_OB_SDADC12_VDD_MONITOR</OldValue>
<NewValue>IS_OB_SDACD_VDD_MONITOR</NewValue>
</Define>
<Define>
<OldValue>OB_RDP_LEVEL0</OldValue>
<NewValue>OB_RDP_LEVEL_0</NewValue>
</Define>
<Define>
<OldValue>OB_RDP_LEVEL1</OldValue>
<NewValue>OB_RDP_LEVEL_1</NewValue>
</Define>
<Define>
<OldValue>OB_RDP_LEVEL2</OldValue>
<NewValue>OB_RDP_LEVEL_2</NewValue>
</Define>
<Define>
<OldValue>HAL_SYSCFG_FASTMODEPLUS_I2C_PA9</OldValue>
<NewValue>I2C_FASTMODEPLUS_PA9</NewValue>
</Define>
<Define>
<OldValue>HAL_SYSCFG_FASTMODEPLUS_I2C_PA10</OldValue>
<NewValue>I2C_FASTMODEPLUS_PA10</NewValue>
</Define>
<Define>
<OldValue>HAL_SYSCFG_FASTMODEPLUS_I2C_PB6</OldValue>
<NewValue>I2C_FASTMODEPLUS_PB6</NewValue>
</Define>
<Define>
<OldValue>HAL_SYSCFG_FASTMODEPLUS_I2C_PB7</OldValue>
<NewValue>I2C_FASTMODEPLUS_PB7</NewValue>
</Define>
<Define>
<OldValue>HAL_SYSCFG_FASTMODEPLUS_I2C_PB8</OldValue>
<NewValue>I2C_FASTMODEPLUS_PB8</NewValue>
</Define>
<Define>
<OldValue>HAL_SYSCFG_FASTMODEPLUS_I2C_PB9</OldValue>
<NewValue>I2C_FASTMODEPLUS_PB9</NewValue>
</Define>
<Define>
<OldValue>HAL_SYSCFG_FASTMODEPLUS_I2C1</OldValue>
<NewValue>I2C_FASTMODEPLUS_I2C1</NewValue>
</Define>
<Define>
<OldValue>HAL_SYSCFG_FASTMODEPLUS_I2C2</OldValue>
<NewValue>I2C_FASTMODEPLUS_I2C2</NewValue>
</Define>
<Define>
<OldValue>HAL_SYSCFG_FASTMODEPLUS_I2C3</OldValue>
<NewValue>I2C_FASTMODEPLUS_I2C3</NewValue>
</Define>
<Define>
<OldValue>FSMC_NORSRAM_TYPEDEF</OldValue>
<NewValue>FSMC_NORSRAM_TypeDef</NewValue>
</Define>
<Define>
<OldValue>FSMC_NORSRAM_EXTENDED_TYPEDEF</OldValue>
<NewValue>FSMC_NORSRAM_EXTENDED_TypeDef</NewValue>
</Define>
<Define>
<OldValue>GET_GPIO_SOURCE</OldValue>
<NewValue>GPIO_GET_INDEX</NewValue>
</Define>
<Define>
<OldValue>GET_GPIO_INDEX</OldValue>
<NewValue>GPIO_GET_INDEX</NewValue>
</Define>
<Define>
<OldValue>GPIO_AF0_LPTIM</OldValue>
<NewValue>GPIO_AF0_LPTIM1</NewValue>
</Define>
<Define>
<OldValue>GPIO_AF1_LPTIM</OldValue>
<NewValue>GPIO_AF1_LPTIM1</NewValue>
</Define>
<Define>
<OldValue>GPIO_AF2_LPTIM</OldValue>
<NewValue>GPIO_AF2_LPTIM1</NewValue>
</Define>
<Define>
<OldValue>GPIO_AF6_DFSDM</OldValue>
<NewValue>GPIO_AF6_DFSDM1</NewValue>
</Define>
<Define>
<OldValue>HRTIM_TIMDELAYEDPROTECTION_DISABLED</OldValue>
<NewValue>HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED</NewValue>
</Define>
<Define>
<OldValue>HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68</OldValue>
<NewValue>HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_EEV6</NewValue>
</Define>
<Define>
<OldValue>HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68</OldValue>
<NewValue>HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_EEV6</NewValue>
</Define>
<Define>
<OldValue>HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68</OldValue>
<NewValue>HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV6</NewValue>
</Define>
<Define>
<OldValue>HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68</OldValue>
<NewValue>HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6</NewValue>
</Define>
<Define>
<OldValue>HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79</OldValue>
<NewValue>HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_DEEV7</NewValue>
</Define>
<Define>
<OldValue>HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79</OldValue>
<NewValue>HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_DEEV7</NewValue>
</Define>
<Define>
<OldValue>HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79</OldValue>
<NewValue>HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV7</NewValue>
</Define>
<Define>
<OldValue>HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79</OldValue>
<NewValue>HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7</NewValue>
</Define>
<Define>
<OldValue>__HAL_HRTIM_SetCounter</OldValue>
<NewValue>__HAL_HRTIM_SETCOUNTER</NewValue>
</Define>
<Define>
<OldValue>__HAL_HRTIM_GetCounter</OldValue>
<NewValue>__HAL_HRTIM_GETCOUNTER</NewValue>
</Define>
<Define>
<OldValue>__HAL_HRTIM_SetPeriod</OldValue>
<NewValue>__HAL_HRTIM_SETPERIOD</NewValue>
</Define>
<Define>
<OldValue>__HAL_HRTIM_GetPeriod</OldValue>
<NewValue>__HAL_HRTIM_GETPERIOD</NewValue>
</Define>
<Define>
<OldValue>__HAL_HRTIM_SetClockPrescaler</OldValue>
<NewValue>__HAL_HRTIM_SETCLOCKPRESCALER</NewValue>
</Define>
<Define>
<OldValue>__HAL_HRTIM_GetClockPrescaler</OldValue>
<NewValue>__HAL_HRTIM_GETCLOCKPRESCALER</NewValue>
</Define>
<Define>
<OldValue>__HAL_HRTIM_SetCompare</OldValue>
<NewValue>__HAL_HRTIM_SETCOMPARE</NewValue>
</Define>
<Define>
<OldValue>__HAL_HRTIM_GetCompare</OldValue>
<NewValue>__HAL_HRTIM_GETCOMPARE</NewValue>
</Define>
<Define>
<OldValue>I2C_DUALADDRESS_DISABLED</OldValue>
<NewValue>I2C_DUALADDRESS_DISABLE</NewValue>
</Define>
<Define>
<OldValue>I2C_DUALADDRESS_ENABLED</OldValue>
<NewValue>I2C_DUALADDRESS_ENABLE</NewValue>
</Define>
<Define>
<OldValue>I2C_GENERALCALL_DISABLED</OldValue>
<NewValue>I2C_GENERALCALL_DISABLE</NewValue>
</Define>
<Define>
<OldValue>I2C_GENERALCALL_ENABLED</OldValue>
<NewValue>I2C_GENERALCALL_ENABLE</NewValue>
</Define>
<Define>
<OldValue>I2C_NOSTRETCH_DISABLED</OldValue>
<NewValue>I2C_NOSTRETCH_DISABLE</NewValue>
</Define>
<Define>
<OldValue>I2C_NOSTRETCH_ENABLED</OldValue>
<NewValue>I2C_NOSTRETCH_ENABLE</NewValue>
</Define>
<Define>
<OldValue>I2C_ANALOGFILTER_ENABLED</OldValue>
<NewValue>I2C_ANALOGFILTER_ENABLE</NewValue>
</Define>
<Define>
<OldValue>I2C_ANALOGFILTER_DISABLED</OldValue>
<NewValue>I2C_ANALOGFILTER_DISABLE</NewValue>
</Define>
<Define>
<OldValue>IRDA_ONE_BIT_SAMPLE_DISABLED</OldValue>
<NewValue>IRDA_ONE_BIT_SAMPLE_DISABLE</NewValue>
</Define>
<Define>
<OldValue>IRDA_ONE_BIT_SAMPLE_ENABLED</OldValue>
<NewValue>IRDA_ONE_BIT_SAMPLE_ENABLE</NewValue>
</Define>
<Define>
<OldValue>KR_KEY_RELOAD</OldValue>
<NewValue>IWDG_KEY_RELOAD</NewValue>
</Define>
<Define>
<OldValue>KR_KEY_ENABLE</OldValue>
<NewValue>IWDG_KEY_ENABLE</NewValue>
</Define>
<Define>
<OldValue>KR_KEY_EWA</OldValue>
<NewValue>IWDG_KEY_WRITE_ACCESS_ENABLE</NewValue>
</Define>
<Define>
<OldValue>KR_KEY_DWA</OldValue>
<NewValue>IWDG_KEY_WRITE_ACCESS_DISABLE</NewValue>
</Define>
<Define>
<OldValue>LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION</OldValue>
<NewValue>LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION</NewValue>
</Define>
<Define>
<OldValue>LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS</OldValue>
<NewValue>LPTIM_CLOCKSAMPLETIME_2TRANSITIONS</NewValue>
</Define>
<Define>
<OldValue>LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS</OldValue>
<NewValue>LPTIM_CLOCKSAMPLETIME_4TRANSITIONS</NewValue>
</Define>
<Define>
<OldValue>LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS</OldValue>
<NewValue>LPTIM_CLOCKSAMPLETIME_8TRANSITIONS</NewValue>
</Define>
<Define>
<OldValue>LPTIM_CLOCKPOLARITY_RISINGEDGE</OldValue>
<NewValue>LPTIM_CLOCKPOLARITY_RISING</NewValue>
</Define>
<Define>
<OldValue>LPTIM_CLOCKPOLARITY_FALLINGEDGE</OldValue>
<NewValue>LPTIM_CLOCKPOLARITY_FALLING</NewValue>
</Define>
<Define>
<OldValue>LPTIM_CLOCKPOLARITY_BOTHEDGES</OldValue>
<NewValue>LPTIM_CLOCKPOLARITY_RISING_FALLING</NewValue>
</Define>
<Define>
<OldValue>LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION</OldValue>
<NewValue>LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION</NewValue>
</Define>
<Define>
<OldValue>LPTIM_TRIGSAMPLETIME_2TRANSISTIONS</OldValue>
<NewValue>LPTIM_TRIGSAMPLETIME_2TRANSITIONS</NewValue>
</Define>
<Define>
<OldValue>LPTIM_TRIGSAMPLETIME_4TRANSISTIONS</OldValue>
<NewValue>LPTIM_TRIGSAMPLETIME_4TRANSITIONS</NewValue>
</Define>
<Define>
<OldValue>LPTIM_TRIGSAMPLETIME_8TRANSISTIONS</OldValue>
<NewValue>LPTIM_TRIGSAMPLETIME_8TRANSITIONS</NewValue>
</Define>
<Define>
<OldValue>LPTIM_TRIGSAMPLETIME_2TRANSITION</OldValue>
<NewValue>LPTIM_TRIGSAMPLETIME_2TRANSITIONS</NewValue>
</Define>
<Define>
<OldValue>LPTIM_TRIGSAMPLETIME_4TRANSITION</OldValue>
<NewValue>LPTIM_TRIGSAMPLETIME_4TRANSITIONS</NewValue>
</Define>
<Define>
<OldValue>LPTIM_TRIGSAMPLETIME_8TRANSITION</OldValue>
<NewValue>LPTIM_TRIGSAMPLETIME_8TRANSITIONS</NewValue>
</Define>
<Define>
<OldValue>HAL_NAND_Read_Page</OldValue>
<NewValue>HAL_NAND_Read_Page_8b</NewValue>
</Define>
<Define>
<OldValue>HAL_NAND_Write_Page</OldValue>
<NewValue>HAL_NAND_Write_Page_8b</NewValue>
</Define>
<Define>
<OldValue>HAL_NAND_Read_SpareArea</OldValue>
<NewValue>HAL_NAND_Read_SpareArea_8b</NewValue>
</Define>
<Define>
<OldValue>HAL_NAND_Write_SpareArea</OldValue>
<NewValue>HAL_NAND_Write_SpareArea_8b</NewValue>
</Define>
<Define>
<OldValue>NAND_AddressTypedef</OldValue>
<NewValue>NAND_AddressTypeDef</NewValue>
</Define>
<Define>
<OldValue>__ARRAY_ADDRESS</OldValue>
<NewValue>ARRAY_ADDRESS</NewValue>
</Define>
<Define>
<OldValue>__ADDR_1st_CYCLE</OldValue>
<NewValue>ADDR_1ST_CYCLE</NewValue>
</Define>
<Define>
<OldValue>__ADDR_2nd_CYCLE</OldValue>
<NewValue>ADDR_2ND_CYCLE</NewValue>
</Define>
<Define>
<OldValue>__ADDR_3rd_CYCLE</OldValue>
<NewValue>ADDR_3RD_CYCLE</NewValue>
</Define>
<Define>
<OldValue>__ADDR_4th_CYCLE</OldValue>
<NewValue>ADDR_4TH_CYCLE</NewValue>
</Define>
<Define>
<OldValue>NOR_StatusTypedef</OldValue>
<NewValue>HAL_NOR_StatusTypeDef</NewValue>
</Define>
<Define>
<OldValue>NOR_SUCCESS</OldValue>
<NewValue>HAL_NOR_STATUS_SUCCESS</NewValue>
</Define>
<Define>
<OldValue>NOR_ONGOING</OldValue>
<NewValue>HAL_NOR_STATUS_ONGOING</NewValue>
</Define>
<Define>
<OldValue>NOR_ERROR</OldValue>
<NewValue>HAL_NOR_STATUS_ERROR</NewValue>
</Define>
<Define>
<OldValue>NOR_TIMEOUT</OldValue>
<NewValue>HAL_NOR_STATUS_TIMEOUT</NewValue>
</Define>
<Define>
<OldValue>__NOR_WRITE</OldValue>
<NewValue>NOR_WRITE</NewValue>
</Define>
<Define>
<OldValue>__NOR_ADDR_SHIFT</OldValue>
<NewValue>NOR_ADDR_SHIFT</NewValue>
</Define>
<Define>
<OldValue>OPAMP_NONINVERTINGINPUT_VP0</OldValue>
<NewValue>OPAMP_NONINVERTINGINPUT_IO0</NewValue>
</Define>
<Define>
<OldValue>OPAMP_NONINVERTINGINPUT_VP1</OldValue>
<NewValue>OPAMP_NONINVERTINGINPUT_IO1</NewValue>
</Define>
<Define>
<OldValue>OPAMP_NONINVERTINGINPUT_VP2</OldValue>
<NewValue>OPAMP_NONINVERTINGINPUT_IO2</NewValue>
</Define>
<Define>
<OldValue>OPAMP_NONINVERTINGINPUT_VP3</OldValue>
<NewValue>OPAMP_NONINVERTINGINPUT_IO3</NewValue>
</Define>
<Define>
<OldValue>OPAMP_SEC_NONINVERTINGINPUT_VP0</OldValue>
<NewValue>OPAMP_SEC_NONINVERTINGINPUT_IO0</NewValue>
</Define>
<Define>
<OldValue>OPAMP_SEC_NONINVERTINGINPUT_VP1</OldValue>
<NewValue>OPAMP_SEC_NONINVERTINGINPUT_IO1</NewValue>
</Define>
<Define>
<OldValue>OPAMP_SEC_NONINVERTINGINPUT_VP2</OldValue>
<NewValue>OPAMP_SEC_NONINVERTINGINPUT_IO2</NewValue>
</Define>
<Define>
<OldValue>OPAMP_SEC_NONINVERTINGINPUT_VP3</OldValue>
<NewValue>OPAMP_SEC_NONINVERTINGINPUT_IO3</NewValue>
</Define>
<Define>
<OldValue>OPAMP_INVERTINGINPUT_VM0</OldValue>
<NewValue>OPAMP_INVERTINGINPUT_IO0</NewValue>
</Define>
<Define>
<OldValue>OPAMP_INVERTINGINPUT_VM1</OldValue>
<NewValue>OPAMP_INVERTINGINPUT_IO1</NewValue>
</Define>
<Define>
<OldValue>IOPAMP_INVERTINGINPUT_VM0</OldValue>
<NewValue>OPAMP_INVERTINGINPUT_IO0</NewValue>
</Define>
<Define>
<OldValue>IOPAMP_INVERTINGINPUT_VM1</OldValue>
<NewValue>OPAMP_INVERTINGINPUT_IO1</NewValue>
</Define>
<Define>
<OldValue>OPAMP_SEC_INVERTINGINPUT_VM0</OldValue>
<NewValue>OPAMP_SEC_INVERTINGINPUT_IO0</NewValue>
</Define>
<Define>
<OldValue>OPAMP_SEC_INVERTINGINPUT_VM1</OldValue>
<NewValue>OPAMP_SEC_INVERTINGINPUT_IO1</NewValue>
</Define>
<Define>
<OldValue>OPAMP_INVERTINGINPUT_VINM</OldValue>
<NewValue>OPAMP_SEC_INVERTINGINPUT_IO1</NewValue>
</Define>
<Define>
<OldValue>OPAMP_PGACONNECT_NO</OldValue>
<NewValue>OPAMP_PGA_CONNECT_INVERTINGINPUT_NO</NewValue>
</Define>
<Define>
<OldValue>OPAMP_PGACONNECT_VM0</OldValue>
<NewValue>OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0</NewValue>
</Define>
<Define>
<OldValue>OPAMP_PGACONNECT_VM1</OldValue>
<NewValue>OPAMP_PGA_CONNECT_INVERTINGINPUT_IO1</NewValue>
</Define>
<Define>
<OldValue>I2S_STANDARD_PHILLIPS</OldValue>
<NewValue>I2S_STANDARD_PHILIPS</NewValue>
</Define>
<Define>
<OldValue>CF_DATA</OldValue>
<NewValue>ATA_DATA</NewValue>
</Define>
<Define>
<OldValue>CF_SECTOR_COUNT</OldValue>
<NewValue>ATA_SECTOR_COUNT</NewValue>
</Define>
<Define>
<OldValue>CF_SECTOR_NUMBER</OldValue>
<NewValue>ATA_SECTOR_NUMBER</NewValue>
</Define>
<Define>
<OldValue>CF_CYLINDER_LOW</OldValue>
<NewValue>ATA_CYLINDER_LOW</NewValue>
</Define>
<Define>
<OldValue>CF_CYLINDER_HIGH</OldValue>
<NewValue>ATA_CYLINDER_HIGH</NewValue>
</Define>
<Define>
<OldValue>CF_CARD_HEAD</OldValue>
<NewValue>ATA_CARD_HEAD</NewValue>
</Define>
<Define>
<OldValue>CF_STATUS_CMD</OldValue>
<NewValue>ATA_STATUS_CMD</NewValue>
</Define>
<Define>
<OldValue>CF_STATUS_CMD_ALTERNATE</OldValue>
<NewValue>ATA_STATUS_CMD_ALTERNATE</NewValue>
</Define>
<Define>
<OldValue>CF_COMMON_DATA_AREA</OldValue>
<NewValue>ATA_COMMON_DATA_AREA</NewValue>
</Define>
<Define>
<OldValue>CF_READ_SECTOR_CMD</OldValue>
<NewValue>ATA_READ_SECTOR_CMD</NewValue>
</Define>
<Define>
<OldValue>CF_WRITE_SECTOR_CMD</OldValue>
<NewValue>ATA_WRITE_SECTOR_CMD</NewValue>
</Define>
<Define>
<OldValue>CF_ERASE_SECTOR_CMD</OldValue>
<NewValue>ATA_ERASE_SECTOR_CMD</NewValue>
</Define>
<Define>
<OldValue>CF_IDENTIFY_CMD</OldValue>
<NewValue>ATA_IDENTIFY_CMD</NewValue>
</Define>
<Define>
<OldValue>PCCARD_StatusTypedef</OldValue>
<NewValue>HAL_PCCARD_StatusTypeDef</NewValue>
</Define>
<Define>
<OldValue>PCCARD_SUCCESS</OldValue>
<NewValue>HAL_PCCARD_STATUS_SUCCESS</NewValue>
</Define>
<Define>
<OldValue>PCCARD_ONGOING</OldValue>
<NewValue>HAL_PCCARD_STATUS_ONGOING</NewValue>
</Define>
<Define>
<OldValue>PCCARD_ERROR</OldValue>
<NewValue>HAL_PCCARD_STATUS_ERROR</NewValue>
</Define>
<Define>
<OldValue>PCCARD_TIMEOUT</OldValue>
<NewValue>HAL_PCCARD_STATUS_TIMEOUT</NewValue>
</Define>
<Define>
<OldValue>FORMAT_BIN</OldValue>
<NewValue>RTC_FORMAT_BIN</NewValue>
</Define>
<Define>
<OldValue>FORMAT_BCD</OldValue>
<NewValue>RTC_FORMAT_BCD</NewValue>
</Define>
<Define>
<OldValue>RTC_ALARMSUBSECONDMASK_None</OldValue>
<NewValue>RTC_ALARMSUBSECONDMASK_NONE</NewValue>
</Define>
<Define>
<OldValue>RTC_TAMPERERASEBACKUP_ENABLED</OldValue>
<NewValue>RTC_TAMPER_ERASE_BACKUP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>RTC_TAMPERERASEBACKUP_DISABLED</OldValue>
<NewValue>RTC_TAMPER_ERASE_BACKUP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>RTC_TAMPERMASK_FLAG_DISABLED</OldValue>
<NewValue>RTC_TAMPERMASK_FLAG_DISABLE</NewValue>
</Define>
<Define>
<OldValue>RTC_TAMPERMASK_FLAG_ENABLED</OldValue>
<NewValue>RTC_TAMPERMASK_FLAG_ENABLE</NewValue>
</Define>
<Define>
<OldValue>RTC_MASKTAMPERFLAG_DISABLED</OldValue>
<NewValue>RTC_TAMPERMASK_FLAG_DISABLE</NewValue>
</Define>
<Define>
<OldValue>RTC_MASKTAMPERFLAG_ENABLED</OldValue>
<NewValue>RTC_TAMPERMASK_FLAG_ENABLE</NewValue>
</Define>
<Define>
<OldValue>RTC_TAMPER1_2_INTERRUPT</OldValue>
<NewValue>RTC_ALL_TAMPER_INTERRUPT</NewValue>
</Define>
<Define>
<OldValue>RTC_TAMPER1_2_3_INTERRUPT</OldValue>
<NewValue>RTC_ALL_TAMPER_INTERRUPT</NewValue>
</Define>
<Define>
<OldValue>RTC_TIMESTAMPPIN_PC13</OldValue>
<NewValue>RTC_TIMESTAMPPIN_DEFAULT</NewValue>
</Define>
<Define>
<OldValue>RTC_TIMESTAMPPIN_PA0</OldValue>
<NewValue>RTC_TIMESTAMPPIN_POS1</NewValue>
</Define>
<Define>
<OldValue>RTC_TIMESTAMPPIN_PI8</OldValue>
<NewValue>RTC_TIMESTAMPPIN_POS1</NewValue>
</Define>
<Define>
<OldValue>RTC_TIMESTAMPPIN_PC1</OldValue>
<NewValue>RTC_TIMESTAMPPIN_POS2</NewValue>
</Define>
<Define>
<OldValue>RTC_OUTPUT_REMAP_PC13</OldValue>
<NewValue>RTC_OUTPUT_REMAP_NONE</NewValue>
</Define>
<Define>
<OldValue>RTC_OUTPUT_REMAP_PB14</OldValue>
<NewValue>RTC_OUTPUT_REMAP_POS1</NewValue>
</Define>
<Define>
<OldValue>RTC_OUTPUT_REMAP_PB2</OldValue>
<NewValue>RTC_OUTPUT_REMAP_POS1</NewValue>
</Define>
<Define>
<OldValue>RTC_TAMPERPIN_PC13</OldValue>
<NewValue>RTC_TAMPERPIN_DEFAULT</NewValue>
</Define>
<Define>
<OldValue>RTC_TAMPERPIN_PA0</OldValue>
<NewValue>RTC_TAMPERPIN_POS1</NewValue>
</Define>
<Define>
<OldValue>RTC_TAMPERPIN_PI8</OldValue>
<NewValue>RTC_TAMPERPIN_POS1</NewValue>
</Define>
<Define>
<OldValue>SMARTCARD_NACK_ENABLED</OldValue>
<NewValue>SMARTCARD_NACK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>SMARTCARD_NACK_DISABLED</OldValue>
<NewValue>SMARTCARD_NACK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>SMARTCARD_ONEBIT_SAMPLING_DISABLED</OldValue>
<NewValue>SMARTCARD_ONE_BIT_SAMPLE_DISABLE</NewValue>
</Define>
<Define>
<OldValue>SMARTCARD_ONEBIT_SAMPLING_ENABLED</OldValue>
<NewValue>SMARTCARD_ONE_BIT_SAMPLE_ENABLE</NewValue>
</Define>
<Define>
<OldValue>SMARTCARD_ONEBIT_SAMPLING_DISABLE</OldValue>
<NewValue>SMARTCARD_ONE_BIT_SAMPLE_DISABLE</NewValue>
</Define>
<Define>
<OldValue>SMARTCARD_ONEBIT_SAMPLING_ENABLE</OldValue>
<NewValue>SMARTCARD_ONE_BIT_SAMPLE_ENABLE</NewValue>
</Define>
<Define>
<OldValue>SMARTCARD_TIMEOUT_DISABLED</OldValue>
<NewValue>SMARTCARD_TIMEOUT_DISABLE</NewValue>
</Define>
<Define>
<OldValue>SMARTCARD_TIMEOUT_ENABLED</OldValue>
<NewValue>SMARTCARD_TIMEOUT_ENABLE</NewValue>
</Define>
<Define>
<OldValue>SMARTCARD_LASTBIT_DISABLED</OldValue>
<NewValue>SMARTCARD_LASTBIT_DISABLE</NewValue>
</Define>
<Define>
<OldValue>SMARTCARD_LASTBIT_ENABLED</OldValue>
<NewValue>SMARTCARD_LASTBIT_ENABLE</NewValue>
</Define>
<Define>
<OldValue>SMBUS_DUALADDRESS_DISABLED</OldValue>
<NewValue>SMBUS_DUALADDRESS_DISABLE</NewValue>
</Define>
<Define>
<OldValue>SMBUS_DUALADDRESS_ENABLED</OldValue>
<NewValue>SMBUS_DUALADDRESS_ENABLE</NewValue>
</Define>
<Define>
<OldValue>SMBUS_GENERALCALL_DISABLED</OldValue>
<NewValue>SMBUS_GENERALCALL_DISABLE</NewValue>
</Define>
<Define>
<OldValue>SMBUS_GENERALCALL_ENABLED</OldValue>
<NewValue>SMBUS_GENERALCALL_ENABLE</NewValue>
</Define>
<Define>
<OldValue>SMBUS_NOSTRETCH_DISABLED</OldValue>
<NewValue>SMBUS_NOSTRETCH_DISABLE</NewValue>
</Define>
<Define>
<OldValue>SMBUS_NOSTRETCH_ENABLED</OldValue>
<NewValue>SMBUS_NOSTRETCH_ENABLE</NewValue>
</Define>
<Define>
<OldValue>SMBUS_ANALOGFILTER_ENABLED</OldValue>
<NewValue>SMBUS_ANALOGFILTER_ENABLE</NewValue>
</Define>
<Define>
<OldValue>SMBUS_ANALOGFILTER_DISABLED</OldValue>
<NewValue>SMBUS_ANALOGFILTER_DISABLE</NewValue>
</Define>
<Define>
<OldValue>SMBUS_PEC_DISABLED</OldValue>
<NewValue>SMBUS_PEC_DISABLE</NewValue>
</Define>
<Define>
<OldValue>SMBUS_PEC_ENABLED</OldValue>
<NewValue>SMBUS_PEC_ENABLE</NewValue>
</Define>
<Define>
<OldValue>HAL_SMBUS_STATE_SLAVE_LISTEN</OldValue>
<NewValue>HAL_SMBUS_STATE_LISTEN</NewValue>
</Define>
<Define>
<OldValue>SPI_TIMODE_DISABLED</OldValue>
<NewValue>SPI_TIMODE_DISABLE</NewValue>
</Define>
<Define>
<OldValue>SPI_TIMODE_ENABLED</OldValue>
<NewValue>SPI_TIMODE_ENABLE</NewValue>
</Define>
<Define>
<OldValue>SPI_CRCCALCULATION_DISABLED</OldValue>
<NewValue>SPI_CRCCALCULATION_DISABLE</NewValue>
</Define>
<Define>
<OldValue>SPI_CRCCALCULATION_ENABLED</OldValue>
<NewValue>SPI_CRCCALCULATION_ENABLE</NewValue>
</Define>
<Define>
<OldValue>SPI_NSS_PULSE_DISABLED</OldValue>
<NewValue>SPI_NSS_PULSE_DISABLE</NewValue>
</Define>
<Define>
<OldValue>SPI_NSS_PULSE_ENABLED</OldValue>
<NewValue>SPI_NSS_PULSE_ENABLE</NewValue>
</Define>
<Define>
<OldValue>CCER_CCxE_MASK</OldValue>
<NewValue>TIM_CCER_CCxE_MASK</NewValue>
</Define>
<Define>
<OldValue>CCER_CCxNE_MASK</OldValue>
<NewValue>TIM_CCER_CCxNE_MASK</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABase_CR1</OldValue>
<NewValue>TIM_DMABASE_CR1</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABase_CR2</OldValue>
<NewValue>TIM_DMABASE_CR2</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABase_SMCR</OldValue>
<NewValue>TIM_DMABASE_SMCR</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABase_DIER</OldValue>
<NewValue>TIM_DMABASE_DIER</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABase_SR</OldValue>
<NewValue>TIM_DMABASE_SR</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABase_EGR</OldValue>
<NewValue>TIM_DMABASE_EGR</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABase_CCMR1</OldValue>
<NewValue>TIM_DMABASE_CCMR1</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABase_CCMR2</OldValue>
<NewValue>TIM_DMABASE_CCMR2</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABase_CCER</OldValue>
<NewValue>TIM_DMABASE_CCER</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABase_CNT</OldValue>
<NewValue>TIM_DMABASE_CNT</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABase_PSC</OldValue>
<NewValue>TIM_DMABASE_PSC</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABase_ARR</OldValue>
<NewValue>TIM_DMABASE_ARR</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABase_RCR</OldValue>
<NewValue>TIM_DMABASE_RCR</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABase_CCR1</OldValue>
<NewValue>TIM_DMABASE_CCR1</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABase_CCR2</OldValue>
<NewValue>TIM_DMABASE_CCR2</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABase_CCR3</OldValue>
<NewValue>TIM_DMABASE_CCR3</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABase_CCR4</OldValue>
<NewValue>TIM_DMABASE_CCR4</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABase_BDTR</OldValue>
<NewValue>TIM_DMABASE_BDTR</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABase_DCR</OldValue>
<NewValue>TIM_DMABASE_DCR</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABase_DMAR</OldValue>
<NewValue>TIM_DMABASE_DMAR</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABase_OR1</OldValue>
<NewValue>TIM_DMABASE_OR1</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABase_CCMR3</OldValue>
<NewValue>TIM_DMABASE_CCMR3</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABase_CCR5</OldValue>
<NewValue>TIM_DMABASE_CCR5</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABase_CCR6</OldValue>
<NewValue>TIM_DMABASE_CCR6</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABase_OR2</OldValue>
<NewValue>TIM_DMABASE_OR2</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABase_OR3</OldValue>
<NewValue>TIM_DMABASE_OR3</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABase_OR</OldValue>
<NewValue>TIM_DMABASE_OR</NewValue>
</Define>
<Define>
<OldValue>TIM_EventSource_Update</OldValue>
<NewValue>TIM_EVENTSOURCE_UPDATE</NewValue>
</Define>
<Define>
<OldValue>TIM_EventSource_CC1</OldValue>
<NewValue>TIM_EVENTSOURCE_CC1</NewValue>
</Define>
<Define>
<OldValue>TIM_EventSource_CC2</OldValue>
<NewValue>TIM_EVENTSOURCE_CC2</NewValue>
</Define>
<Define>
<OldValue>TIM_EventSource_CC3</OldValue>
<NewValue>TIM_EVENTSOURCE_CC3</NewValue>
</Define>
<Define>
<OldValue>TIM_EventSource_CC4</OldValue>
<NewValue>TIM_EVENTSOURCE_CC4</NewValue>
</Define>
<Define>
<OldValue>TIM_EventSource_COM</OldValue>
<NewValue>TIM_EVENTSOURCE_COM</NewValue>
</Define>
<Define>
<OldValue>TIM_EventSource_Trigger</OldValue>
<NewValue>TIM_EVENTSOURCE_TRIGGER</NewValue>
</Define>
<Define>
<OldValue>TIM_EventSource_Break</OldValue>
<NewValue>TIM_EVENTSOURCE_BREAK</NewValue>
</Define>
<Define>
<OldValue>TIM_EventSource_Break2</OldValue>
<NewValue>TIM_EVENTSOURCE_BREAK2</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABurstLength_1Transfer</OldValue>
<NewValue>TIM_DMABURSTLENGTH_1TRANSFER</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABurstLength_2Transfers</OldValue>
<NewValue>TIM_DMABURSTLENGTH_2TRANSFERS</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABurstLength_3Transfers</OldValue>
<NewValue>TIM_DMABURSTLENGTH_3TRANSFERS</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABurstLength_4Transfers</OldValue>
<NewValue>TIM_DMABURSTLENGTH_4TRANSFERS</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABurstLength_5Transfers</OldValue>
<NewValue>TIM_DMABURSTLENGTH_5TRANSFERS</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABurstLength_6Transfers</OldValue>
<NewValue>TIM_DMABURSTLENGTH_6TRANSFERS</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABurstLength_7Transfers</OldValue>
<NewValue>TIM_DMABURSTLENGTH_7TRANSFERS</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABurstLength_8Transfers</OldValue>
<NewValue>TIM_DMABURSTLENGTH_8TRANSFERS</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABurstLength_9Transfers</OldValue>
<NewValue>TIM_DMABURSTLENGTH_9TRANSFERS</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABurstLength_10Transfers</OldValue>
<NewValue>TIM_DMABURSTLENGTH_10TRANSFERS</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABurstLength_11Transfers</OldValue>
<NewValue>TIM_DMABURSTLENGTH_11TRANSFERS</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABurstLength_12Transfers</OldValue>
<NewValue>TIM_DMABURSTLENGTH_12TRANSFERS</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABurstLength_13Transfers</OldValue>
<NewValue>TIM_DMABURSTLENGTH_13TRANSFERS</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABurstLength_14Transfers</OldValue>
<NewValue>TIM_DMABURSTLENGTH_14TRANSFERS</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABurstLength_15Transfers</OldValue>
<NewValue>TIM_DMABURSTLENGTH_15TRANSFERS</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABurstLength_16Transfers</OldValue>
<NewValue>TIM_DMABURSTLENGTH_16TRANSFERS</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABurstLength_17Transfers</OldValue>
<NewValue>TIM_DMABURSTLENGTH_17TRANSFERS</NewValue>
</Define>
<Define>
<OldValue>TIM_DMABurstLength_18Transfers</OldValue>
<NewValue>TIM_DMABURSTLENGTH_18TRANSFERS</NewValue>
</Define>
<Define>
<OldValue>TSC_SYNC_POL_FALL</OldValue>
<NewValue>TSC_SYNC_POLARITY_FALLING</NewValue>
</Define>
<Define>
<OldValue>TSC_SYNC_POL_RISE_HIGH</OldValue>
<NewValue>TSC_SYNC_POLARITY_RISING</NewValue>
</Define>
<Define>
<OldValue>UART_ONEBIT_SAMPLING_DISABLED</OldValue>
<NewValue>UART_ONE_BIT_SAMPLE_DISABLE</NewValue>
</Define>
<Define>
<OldValue>UART_ONEBIT_SAMPLING_ENABLED</OldValue>
<NewValue>UART_ONE_BIT_SAMPLE_ENABLE</NewValue>
</Define>
<Define>
<OldValue>UART_ONE_BIT_SAMPLE_DISABLED</OldValue>
<NewValue>UART_ONE_BIT_SAMPLE_DISABLE</NewValue>
</Define>
<Define>
<OldValue>UART_ONE_BIT_SAMPLE_ENABLED</OldValue>
<NewValue>UART_ONE_BIT_SAMPLE_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__HAL_UART_ONEBIT_ENABLE</OldValue>
<NewValue>__HAL_UART_ONE_BIT_SAMPLE_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__HAL_UART_ONEBIT_DISABLE</OldValue>
<NewValue>__HAL_UART_ONE_BIT_SAMPLE_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__DIV_SAMPLING16</OldValue>
<NewValue>UART_DIV_SAMPLING16</NewValue>
</Define>
<Define>
<OldValue>__DIVMANT_SAMPLING16</OldValue>
<NewValue>UART_DIVMANT_SAMPLING16</NewValue>
</Define>
<Define>
<OldValue>__DIVFRAQ_SAMPLING16</OldValue>
<NewValue>UART_DIVFRAQ_SAMPLING16</NewValue>
</Define>
<Define>
<OldValue>__UART_BRR_SAMPLING16</OldValue>
<NewValue>UART_BRR_SAMPLING16</NewValue>
</Define>
<Define>
<OldValue>__DIV_SAMPLING8</OldValue>
<NewValue>UART_DIV_SAMPLING8</NewValue>
</Define>
<Define>
<OldValue>__DIVMANT_SAMPLING8</OldValue>
<NewValue>UART_DIVMANT_SAMPLING8</NewValue>
</Define>
<Define>
<OldValue>__DIVFRAQ_SAMPLING8</OldValue>
<NewValue>UART_DIVFRAQ_SAMPLING8</NewValue>
</Define>
<Define>
<OldValue>__UART_BRR_SAMPLING8</OldValue>
<NewValue>UART_BRR_SAMPLING8</NewValue>
</Define>
<Define>
<OldValue>UART_WAKEUPMETHODE_IDLELINE</OldValue>
<NewValue>UART_WAKEUPMETHOD_IDLELINE</NewValue>
</Define>
<Define>
<OldValue>UART_WAKEUPMETHODE_ADDRESSMARK</OldValue>
<NewValue>UART_WAKEUPMETHOD_ADDRESSMARK</NewValue>
</Define>
<Define>
<OldValue>USART_CLOCK_DISABLED</OldValue>
<NewValue>USART_CLOCK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>USART_CLOCK_ENABLED</OldValue>
<NewValue>USART_CLOCK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>USARTNACK_ENABLED</OldValue>
<NewValue>USART_NACK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>USARTNACK_DISABLED</OldValue>
<NewValue>USART_NACK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>CFR_BASE</OldValue>
<NewValue>WWDG_CFR_BASE</NewValue>
</Define>
<Define>
<OldValue>CAN_FilterFIFO0</OldValue>
<NewValue>CAN_FILTER_FIFO0</NewValue>
</Define>
<Define>
<OldValue>CAN_FilterFIFO1</OldValue>
<NewValue>CAN_FILTER_FIFO1</NewValue>
</Define>
<Define>
<OldValue>CAN_IT_RQCP0</OldValue>
<NewValue>CAN_IT_TME</NewValue>
</Define>
<Define>
<OldValue>CAN_IT_RQCP1</OldValue>
<NewValue>CAN_IT_TME</NewValue>
</Define>
<Define>
<OldValue>CAN_IT_RQCP2</OldValue>
<NewValue>CAN_IT_TME</NewValue>
</Define>
<Define>
<OldValue>INAK_TIMEOUT</OldValue>
<NewValue>CAN_TIMEOUT_VALUE</NewValue>
</Define>
<Define>
<OldValue>SLAK_TIMEOUT</OldValue>
<NewValue>CAN_TIMEOUT_VALUE</NewValue>
</Define>
<Define>
<OldValue>CAN_TXSTATUS_FAILED</OldValue>
<NewValue>((uint8_t)0x00U)</NewValue>
</Define>
<Define>
<OldValue>CAN_TXSTATUS_OK</OldValue>
<NewValue>((uint8_t)0x01U)</NewValue>
</Define>
<Define>
<OldValue>CAN_TXSTATUS_PENDING</OldValue>
<NewValue>((uint8_t)0x02U)</NewValue>
</Define>
<Define>
<OldValue>VLAN_TAG</OldValue>
<NewValue>ETH_VLAN_TAG</NewValue>
</Define>
<Define>
<OldValue>MIN_ETH_PAYLOAD</OldValue>
<NewValue>ETH_MIN_ETH_PAYLOAD</NewValue>
</Define>
<Define>
<OldValue>MAX_ETH_PAYLOAD</OldValue>
<NewValue>ETH_MAX_ETH_PAYLOAD</NewValue>
</Define>
<Define>
<OldValue>JUMBO_FRAME_PAYLOAD</OldValue>
<NewValue>ETH_JUMBO_FRAME_PAYLOAD</NewValue>
</Define>
<Define>
<OldValue>MACMIIAR_CR_MASK</OldValue>
<NewValue>ETH_MACMIIAR_CR_MASK</NewValue>
</Define>
<Define>
<OldValue>MACCR_CLEAR_MASK</OldValue>
<NewValue>ETH_MACCR_CLEAR_MASK</NewValue>
</Define>
<Define>
<OldValue>MACFCR_CLEAR_MASK</OldValue>
<NewValue>ETH_MACFCR_CLEAR_MASK</NewValue>
</Define>
<Define>
<OldValue>DMAOMR_CLEAR_MASK</OldValue>
<NewValue>ETH_DMAOMR_CLEAR_MASK</NewValue>
</Define>
<Define>
<OldValue>ETH_MMCCR</OldValue>
<NewValue>((uint32_t)0x00000100U)</NewValue>
</Define>
<Define>
<OldValue>ETH_MMCRIR</OldValue>
<NewValue>((uint32_t)0x00000104U)</NewValue>
</Define>
<Define>
<OldValue>ETH_MMCTIR</OldValue>
<NewValue>((uint32_t)0x00000108U)</NewValue>
</Define>
<Define>
<OldValue>ETH_MMCRIMR</OldValue>
<NewValue>((uint32_t)0x0000010CU)</NewValue>
</Define>
<Define>
<OldValue>ETH_MMCTIMR</OldValue>
<NewValue>((uint32_t)0x00000110U)</NewValue>
</Define>
<Define>
<OldValue>ETH_MMCTGFSCCR</OldValue>
<NewValue>((uint32_t)0x0000014CU)</NewValue>
</Define>
<Define>
<OldValue>ETH_MMCTGFMSCCR</OldValue>
<NewValue>((uint32_t)0x00000150U)</NewValue>
</Define>
<Define>
<OldValue>ETH_MMCTGFCR</OldValue>
<NewValue>((uint32_t)0x00000168U)</NewValue>
</Define>
<Define>
<OldValue>ETH_MMCRFCECR</OldValue>
<NewValue>((uint32_t)0x00000194U)</NewValue>
</Define>
<Define>
<OldValue>ETH_MMCRFAECR</OldValue>
<NewValue>((uint32_t)0x00000198U)</NewValue>
</Define>
<Define>
<OldValue>ETH_MMCRGUFCR</OldValue>
<NewValue>((uint32_t)0x000001C4U)</NewValue>
</Define>
<Define>
<OldValue>HAL_DCMI_ERROR_OVF</OldValue>
<NewValue>HAL_DCMI_ERROR_OVR</NewValue>
</Define>
<Define>
<OldValue>DCMI_IT_OVF</OldValue>
<NewValue>DCMI_IT_OVR</NewValue>
</Define>
<Define>
<OldValue>DCMI_FLAG_OVFRI</OldValue>
<NewValue>DCMI_FLAG_OVRRI</NewValue>
</Define>
<Define>
<OldValue>DCMI_FLAG_OVFMI</OldValue>
<NewValue>DCMI_FLAG_OVRMI</NewValue>
</Define>
<Define>
<OldValue>HAL_DCMI_ConfigCROP</OldValue>
<NewValue>HAL_DCMI_ConfigCrop</NewValue>
</Define>
<Define>
<OldValue>HAL_DCMI_EnableCROP</OldValue>
<NewValue>HAL_DCMI_EnableCrop</NewValue>
</Define>
<Define>
<OldValue>HAL_DCMI_DisableCROP</OldValue>
<NewValue>HAL_DCMI_DisableCrop</NewValue>
</Define>
<Define>
<OldValue>HAL_CRYP_ComputationCpltCallback</OldValue>
<NewValue>HAL_CRYPEx_ComputationCpltCallback</NewValue>
</Define>
<Define>
<OldValue>HAL_HASH_STATETypeDef</OldValue>
<NewValue>HAL_HASH_StateTypeDef</NewValue>
</Define>
<Define>
<OldValue>HAL_HASHPhaseTypeDef</OldValue>
<NewValue>HAL_HASH_PhaseTypeDef</NewValue>
</Define>
<Define>
<OldValue>HAL_HMAC_MD5_Finish</OldValue>
<NewValue>HAL_HASH_MD5_Finish</NewValue>
</Define>
<Define>
<OldValue>HAL_HMAC_SHA1_Finish</OldValue>
<NewValue>HAL_HASH_SHA1_Finish</NewValue>
</Define>
<Define>
<OldValue>HAL_HMAC_SHA224_Finish</OldValue>
<NewValue>HAL_HASH_SHA224_Finish</NewValue>
</Define>
<Define>
<OldValue>HAL_HMAC_SHA256_Finish</OldValue>
<NewValue>HAL_HASH_SHA256_Finish</NewValue>
</Define>
<Define>
<OldValue>HASH_AlgoSelection_SHA1</OldValue>
<NewValue>HASH_ALGOSELECTION_SHA1</NewValue>
</Define>
<Define>
<OldValue>HASH_AlgoSelection_SHA224</OldValue>
<NewValue>HASH_ALGOSELECTION_SHA224</NewValue>
</Define>
<Define>
<OldValue>HASH_AlgoSelection_SHA256</OldValue>
<NewValue>HASH_ALGOSELECTION_SHA256</NewValue>
</Define>
<Define>
<OldValue>HASH_AlgoSelection_MD5</OldValue>
<NewValue>HASH_ALGOSELECTION_MD5</NewValue>
</Define>
<Define>
<OldValue>HASH_AlgoMode_HASH</OldValue>
<NewValue>HASH_ALGOMODE_HASH</NewValue>
</Define>
<Define>
<OldValue>HASH_AlgoMode_HMAC</OldValue>
<NewValue>HASH_ALGOMODE_HMAC</NewValue>
</Define>
<Define>
<OldValue>HASH_HMACKeyType_ShortKey</OldValue>
<NewValue>HASH_HMAC_KEYTYPE_SHORTKEY</NewValue>
</Define>
<Define>
<OldValue>HASH_HMACKeyType_LongKey</OldValue>
<NewValue>HASH_HMAC_KEYTYPE_LONGKEY</NewValue>
</Define>
<Define>
<OldValue>HAL_EnableDBGSleepMode</OldValue>
<NewValue>HAL_DBGMCU_EnableDBGSleepMode</NewValue>
</Define>
<Define>
<OldValue>HAL_DisableDBGSleepMode</OldValue>
<NewValue>HAL_DBGMCU_DisableDBGSleepMode</NewValue>
</Define>
<Define>
<OldValue>HAL_EnableDBGStopMode</OldValue>
<NewValue>HAL_DBGMCU_EnableDBGStopMode</NewValue>
</Define>
<Define>
<OldValue>HAL_DisableDBGStopMode</OldValue>
<NewValue>HAL_DBGMCU_DisableDBGStopMode</NewValue>
</Define>
<Define>
<OldValue>HAL_EnableDBGStandbyMode</OldValue>
<NewValue>HAL_DBGMCU_EnableDBGStandbyMode</NewValue>
</Define>
<Define>
<OldValue>HAL_DisableDBGStandbyMode</OldValue>
<NewValue>HAL_DBGMCU_DisableDBGStandbyMode</NewValue>
</Define>
<Define>
<OldValue>HAL_VREFINT_OutputSelect</OldValue>
<NewValue>HAL_SYSCFG_VREFINT_OutputSelect</NewValue>
</Define>
<Define>
<OldValue>FLASH_HalfPageProgram</OldValue>
<NewValue>HAL_FLASHEx_HalfPageProgram</NewValue>
</Define>
<Define>
<OldValue>FLASH_EnableRunPowerDown</OldValue>
<NewValue>HAL_FLASHEx_EnableRunPowerDown</NewValue>
</Define>
<Define>
<OldValue>FLASH_DisableRunPowerDown</OldValue>
<NewValue>HAL_FLASHEx_DisableRunPowerDown</NewValue>
</Define>
<Define>
<OldValue>HAL_DATA_EEPROMEx_Unlock</OldValue>
<NewValue>HAL_FLASHEx_DATAEEPROM_Unlock</NewValue>
</Define>
<Define>
<OldValue>HAL_DATA_EEPROMEx_Lock</OldValue>
<NewValue>HAL_FLASHEx_DATAEEPROM_Lock</NewValue>
</Define>
<Define>
<OldValue>HAL_DATA_EEPROMEx_Erase</OldValue>
<NewValue>HAL_FLASHEx_DATAEEPROM_Erase</NewValue>
</Define>
<Define>
<OldValue>HAL_DATA_EEPROMEx_Program</OldValue>
<NewValue>HAL_FLASHEx_DATAEEPROM_Program</NewValue>
</Define>
<Define>
<OldValue>HAL_I2CEx_AnalogFilter_Config</OldValue>
<NewValue>HAL_I2CEx_ConfigAnalogFilter</NewValue>
</Define>
<Define>
<OldValue>HAL_I2CEx_DigitalFilter_Config</OldValue>
<NewValue>HAL_I2CEx_ConfigDigitalFilter</NewValue>
</Define>
<Define>
<OldValue>HAL_FMPI2CEx_AnalogFilter_Config</OldValue>
<NewValue>HAL_FMPI2CEx_ConfigAnalogFilter</NewValue>
</Define>
<Define>
<OldValue>HAL_FMPI2CEx_DigitalFilter_Config</OldValue>
<NewValue>HAL_FMPI2CEx_ConfigDigitalFilter</NewValue>
</Define>
<Define>
<OldValue>HAL_PWR_PVDConfig</OldValue>
<NewValue>HAL_PWR_ConfigPVD</NewValue>
</Define>
<Define>
<OldValue>HAL_PWR_DisableBkUpReg</OldValue>
<NewValue>HAL_PWREx_DisableBkUpReg</NewValue>
</Define>
<Define>
<OldValue>HAL_PWR_DisableFlashPowerDown</OldValue>
<NewValue>HAL_PWREx_DisableFlashPowerDown</NewValue>
</Define>
<Define>
<OldValue>HAL_PWR_DisableVddio2Monitor</OldValue>
<NewValue>HAL_PWREx_DisableVddio2Monitor</NewValue>
</Define>
<Define>
<OldValue>HAL_PWR_EnableBkUpReg</OldValue>
<NewValue>HAL_PWREx_EnableBkUpReg</NewValue>
</Define>
<Define>
<OldValue>HAL_PWR_EnableFlashPowerDown</OldValue>
<NewValue>HAL_PWREx_EnableFlashPowerDown</NewValue>
</Define>
<Define>
<OldValue>HAL_PWR_EnableVddio2Monitor</OldValue>
<NewValue>HAL_PWREx_EnableVddio2Monitor</NewValue>
</Define>
<Define>
<OldValue>HAL_PWR_PVD_PVM_IRQHandler</OldValue>
<NewValue>HAL_PWREx_PVD_PVM_IRQHandler</NewValue>
</Define>
<Define>
<OldValue>HAL_PWR_PVDLevelConfig</OldValue>
<NewValue>HAL_PWR_ConfigPVD</NewValue>
</Define>
<Define>
<OldValue>HAL_PWR_Vddio2Monitor_IRQHandler</OldValue>
<NewValue>HAL_PWREx_Vddio2Monitor_IRQHandler</NewValue>
</Define>
<Define>
<OldValue>HAL_PWR_Vddio2MonitorCallback</OldValue>
<NewValue>HAL_PWREx_Vddio2MonitorCallback</NewValue>
</Define>
<Define>
<OldValue>HAL_PWREx_ActivateOverDrive</OldValue>
<NewValue>HAL_PWREx_EnableOverDrive</NewValue>
</Define>
<Define>
<OldValue>HAL_PWREx_DeactivateOverDrive</OldValue>
<NewValue>HAL_PWREx_DisableOverDrive</NewValue>
</Define>
<Define>
<OldValue>HAL_PWREx_DisableSDADCAnalog</OldValue>
<NewValue>HAL_PWREx_DisableSDADC</NewValue>
</Define>
<Define>
<OldValue>HAL_PWREx_EnableSDADCAnalog</OldValue>
<NewValue>HAL_PWREx_EnableSDADC</NewValue>
</Define>
<Define>
<OldValue>HAL_PWREx_PVMConfig</OldValue>
<NewValue>HAL_PWREx_ConfigPVM</NewValue>
</Define>
<Define>
<OldValue>PWR_MODE_NORMAL</OldValue>
<NewValue>PWR_PVD_MODE_NORMAL</NewValue>
</Define>
<Define>
<OldValue>PWR_MODE_IT_RISING</OldValue>
<NewValue>PWR_PVD_MODE_IT_RISING</NewValue>
</Define>
<Define>
<OldValue>PWR_MODE_IT_FALLING</OldValue>
<NewValue>PWR_PVD_MODE_IT_FALLING</NewValue>
</Define>
<Define>
<OldValue>PWR_MODE_IT_RISING_FALLING</OldValue>
<NewValue>PWR_PVD_MODE_IT_RISING_FALLING</NewValue>
</Define>
<Define>
<OldValue>PWR_MODE_EVENT_RISING</OldValue>
<NewValue>PWR_PVD_MODE_EVENT_RISING</NewValue>
</Define>
<Define>
<OldValue>PWR_MODE_EVENT_FALLING</OldValue>
<NewValue>PWR_PVD_MODE_EVENT_FALLING</NewValue>
</Define>
<Define>
<OldValue>PWR_MODE_EVENT_RISING_FALLING</OldValue>
<NewValue>PWR_PVD_MODE_EVENT_RISING_FALLING</NewValue>
</Define>
<Define>
<OldValue>CR_OFFSET_BB</OldValue>
<NewValue>PWR_CR_OFFSET_BB</NewValue>
</Define>
<Define>
<OldValue>CSR_OFFSET_BB</OldValue>
<NewValue>PWR_CSR_OFFSET_BB</NewValue>
</Define>
<Define>
<OldValue>DBP_BitNumber</OldValue>
<NewValue>DBP_BIT_NUMBER</NewValue>
</Define>
<Define>
<OldValue>PVDE_BitNumber</OldValue>
<NewValue>PVDE_BIT_NUMBER</NewValue>
</Define>
<Define>
<OldValue>PMODE_BitNumber</OldValue>
<NewValue>PMODE_BIT_NUMBER</NewValue>
</Define>
<Define>
<OldValue>EWUP_BitNumber</OldValue>
<NewValue>EWUP_BIT_NUMBER</NewValue>
</Define>
<Define>
<OldValue>FPDS_BitNumber</OldValue>
<NewValue>FPDS_BIT_NUMBER</NewValue>
</Define>
<Define>
<OldValue>ODEN_BitNumber</OldValue>
<NewValue>ODEN_BIT_NUMBER</NewValue>
</Define>
<Define>
<OldValue>ODSWEN_BitNumber</OldValue>
<NewValue>ODSWEN_BIT_NUMBER</NewValue>
</Define>
<Define>
<OldValue>MRLVDS_BitNumber</OldValue>
<NewValue>MRLVDS_BIT_NUMBER</NewValue>
</Define>
<Define>
<OldValue>LPLVDS_BitNumber</OldValue>
<NewValue>LPLVDS_BIT_NUMBER</NewValue>
</Define>
<Define>
<OldValue>BRE_BitNumber</OldValue>
<NewValue>BRE_BIT_NUMBER</NewValue>
</Define>
<Define>
<OldValue>PWR_MODE_EVT</OldValue>
<NewValue>PWR_PVD_MODE_NORMAL</NewValue>
</Define>
<Define>
<OldValue>HAL_SMBUS_Slave_Listen_IT</OldValue>
<NewValue>HAL_SMBUS_EnableListen_IT</NewValue>
</Define>
<Define>
<OldValue>HAL_SMBUS_SlaveAddrCallback</OldValue>
<NewValue>HAL_SMBUS_AddrCallback</NewValue>
</Define>
<Define>
<OldValue>HAL_SMBUS_SlaveListenCpltCallback</OldValue>
<NewValue>HAL_SMBUS_ListenCpltCallback</NewValue>
</Define>
<Define>
<OldValue>HAL_SPI_FlushRxFifo</OldValue>
<NewValue>HAL_SPIEx_FlushRxFifo</NewValue>
</Define>
<Define>
<OldValue>HAL_TIM_DMADelayPulseCplt</OldValue>
<NewValue>TIM_DMADelayPulseCplt</NewValue>
</Define>
<Define>
<OldValue>HAL_TIM_DMAError</OldValue>
<NewValue>TIM_DMAError</NewValue>
</Define>
<Define>
<OldValue>HAL_TIM_DMACaptureCplt</OldValue>
<NewValue>TIM_DMACaptureCplt</NewValue>
</Define>
<Define>
<OldValue>HAL_TIMEx_DMACommutationCplt</OldValue>
<NewValue>TIMEx_DMACommutationCplt</NewValue>
</Define>
<Define>
<OldValue>HAL_UART_WakeupCallback</OldValue>
<NewValue>HAL_UARTEx_WakeupCallback</NewValue>
</Define>
<Define>
<OldValue>HAL_LTDC_LineEvenCallback</OldValue>
<NewValue>HAL_LTDC_LineEventCallback</NewValue>
</Define>
<Define>
<OldValue>AES_IT_CC</OldValue>
<NewValue>CRYP_IT_CC</NewValue>
</Define>
<Define>
<OldValue>AES_IT_ERR</OldValue>
<NewValue>CRYP_IT_ERR</NewValue>
</Define>
<Define>
<OldValue>AES_FLAG_CCF</OldValue>
<NewValue>CRYP_FLAG_CCF</NewValue>
</Define>
<Define>
<OldValue>__HAL_GET_BOOT_MODE</OldValue>
<NewValue>__HAL_SYSCFG_GET_BOOT_MODE</NewValue>
</Define>
<Define>
<OldValue>__HAL_REMAPMEMORY_FLASH</OldValue>
<NewValue>__HAL_SYSCFG_REMAPMEMORY_FLASH</NewValue>
</Define>
<Define>
<OldValue>__HAL_REMAPMEMORY_SYSTEMFLASH</OldValue>
<NewValue>__HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH</NewValue>
</Define>
<Define>
<OldValue>__HAL_REMAPMEMORY_SRAM</OldValue>
<NewValue>__HAL_SYSCFG_REMAPMEMORY_SRAM</NewValue>
</Define>
<Define>
<OldValue>__HAL_REMAPMEMORY_FMC</OldValue>
<NewValue>__HAL_SYSCFG_REMAPMEMORY_FMC</NewValue>
</Define>
<Define>
<OldValue>__HAL_REMAPMEMORY_FMC_SDRAM</OldValue>
<NewValue>__HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM</NewValue>
</Define>
<Define>
<OldValue>__HAL_REMAPMEMORY_FSMC</OldValue>
<NewValue>__HAL_SYSCFG_REMAPMEMORY_FSMC</NewValue>
</Define>
<Define>
<OldValue>__HAL_REMAPMEMORY_QUADSPI</OldValue>
<NewValue>__HAL_SYSCFG_REMAPMEMORY_QUADSPI</NewValue>
</Define>
<Define>
<OldValue>__HAL_FMC_BANK</OldValue>
<NewValue>__HAL_SYSCFG_FMC_BANK</NewValue>
</Define>
<Define>
<OldValue>__HAL_GET_FLAG</OldValue>
<NewValue>__HAL_SYSCFG_GET_FLAG</NewValue>
</Define>
<Define>
<OldValue>__HAL_CLEAR_FLAG</OldValue>
<NewValue>__HAL_SYSCFG_CLEAR_FLAG</NewValue>
</Define>
<Define>
<OldValue>__HAL_VREFINT_OUT_ENABLE</OldValue>
<NewValue>__HAL_SYSCFG_VREFINT_OUT_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__HAL_VREFINT_OUT_DISABLE</OldValue>
<NewValue>__HAL_SYSCFG_VREFINT_OUT_DISABLE</NewValue>
</Define>
<Define>
<OldValue>SYSCFG_FLAG_VREF_READY</OldValue>
<NewValue>SYSCFG_FLAG_VREFINT_READY</NewValue>
</Define>
<Define>
<OldValue>SYSCFG_FLAG_RC48</OldValue>
<NewValue>RCC_FLAG_HSI48</NewValue>
</Define>
<Define>
<OldValue>IS_SYSCFG_FASTMODEPLUS_CONFIG</OldValue>
<NewValue>IS_I2C_FASTMODEPLUS</NewValue>
</Define>
<Define>
<OldValue>UFB_MODE_BitNumber</OldValue>
<NewValue>UFB_MODE_BIT_NUMBER</NewValue>
</Define>
<Define>
<OldValue>CMP_PD_BitNumber</OldValue>
<NewValue>CMP_PD_BIT_NUMBER</NewValue>
</Define>
<Define>
<OldValue>__ADC_ENABLE</OldValue>
<NewValue>__HAL_ADC_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__ADC_DISABLE</OldValue>
<NewValue>__HAL_ADC_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_ENABLING_CONDITIONS</OldValue>
<NewValue>ADC_ENABLING_CONDITIONS</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_DISABLING_CONDITIONS</OldValue>
<NewValue>ADC_DISABLING_CONDITIONS</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_IS_ENABLED</OldValue>
<NewValue>ADC_IS_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__ADC_IS_ENABLED</OldValue>
<NewValue>ADC_IS_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_IS_SOFTWARE_START_REGULAR</OldValue>
<NewValue>ADC_IS_SOFTWARE_START_REGULAR</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_IS_SOFTWARE_START_INJECTED</OldValue>
<NewValue>ADC_IS_SOFTWARE_START_INJECTED</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED</OldValue>
<NewValue>ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR</OldValue>
<NewValue>ADC_IS_CONVERSION_ONGOING_REGULAR</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_IS_CONVERSION_ONGOING_INJECTED</OldValue>
<NewValue>ADC_IS_CONVERSION_ONGOING_INJECTED</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_IS_CONVERSION_ONGOING</OldValue>
<NewValue>ADC_IS_CONVERSION_ONGOING</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_CLEAR_ERRORCODE</OldValue>
<NewValue>ADC_CLEAR_ERRORCODE</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_GET_RESOLUTION</OldValue>
<NewValue>ADC_GET_RESOLUTION</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_JSQR_RK</OldValue>
<NewValue>ADC_JSQR_RK</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_CFGR_AWD1CH</OldValue>
<NewValue>ADC_CFGR_AWD1CH_SHIFT</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_CFGR_AWD23CR</OldValue>
<NewValue>ADC_CFGR_AWD23CR</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_CFGR_INJECT_AUTO_CONVERSION</OldValue>
<NewValue>ADC_CFGR_INJECT_AUTO_CONVERSION</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE</OldValue>
<NewValue>ADC_CFGR_INJECT_CONTEXT_QUEUE</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_CFGR_INJECT_DISCCONTINUOUS</OldValue>
<NewValue>ADC_CFGR_INJECT_DISCCONTINUOUS</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_CFGR_REG_DISCCONTINUOUS</OldValue>
<NewValue>ADC_CFGR_REG_DISCCONTINUOUS</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_CFGR_DISCONTINUOUS_NUM</OldValue>
<NewValue>ADC_CFGR_DISCONTINUOUS_NUM</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_CFGR_AUTOWAIT</OldValue>
<NewValue>ADC_CFGR_AUTOWAIT</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_CFGR_CONTINUOUS</OldValue>
<NewValue>ADC_CFGR_CONTINUOUS</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_CFGR_OVERRUN</OldValue>
<NewValue>ADC_CFGR_OVERRUN</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_CFGR_DMACONTREQ</OldValue>
<NewValue>ADC_CFGR_DMACONTREQ</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_CFGR_EXTSEL</OldValue>
<NewValue>ADC_CFGR_EXTSEL_SET</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_JSQR_JEXTSEL</OldValue>
<NewValue>ADC_JSQR_JEXTSEL_SET</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_OFR_CHANNEL</OldValue>
<NewValue>ADC_OFR_CHANNEL</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_DIFSEL_CHANNEL</OldValue>
<NewValue>ADC_DIFSEL_CHANNEL</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_CALFACT_DIFF_SET</OldValue>
<NewValue>ADC_CALFACT_DIFF_SET</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_CALFACT_DIFF_GET</OldValue>
<NewValue>ADC_CALFACT_DIFF_GET</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_TRX_HIGHTHRESHOLD</OldValue>
<NewValue>ADC_TRX_HIGHTHRESHOLD</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_OFFSET_SHIFT_RESOLUTION</OldValue>
<NewValue>ADC_OFFSET_SHIFT_RESOLUTION</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION</OldValue>
<NewValue>ADC_AWD1THRESHOLD_SHIFT_RESOLUTION</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION</OldValue>
<NewValue>ADC_AWD23THRESHOLD_SHIFT_RESOLUTION</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_COMMON_REGISTER</OldValue>
<NewValue>ADC_COMMON_REGISTER</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_COMMON_CCR_MULTI</OldValue>
<NewValue>ADC_COMMON_CCR_MULTI</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_MULTIMODE_IS_ENABLED</OldValue>
<NewValue>ADC_MULTIMODE_IS_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__ADC_MULTIMODE_IS_ENABLED</OldValue>
<NewValue>ADC_MULTIMODE_IS_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER</OldValue>
<NewValue>ADC_NONMULTIMODE_OR_MULTIMODEMASTER</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_COMMON_ADC_OTHER</OldValue>
<NewValue>ADC_COMMON_ADC_OTHER</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_MULTI_SLAVE</OldValue>
<NewValue>ADC_MULTI_SLAVE</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_SQR1_L</OldValue>
<NewValue>ADC_SQR1_L_SHIFT</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_JSQR_JL</OldValue>
<NewValue>ADC_JSQR_JL_SHIFT</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_JSQR_RK_JL</OldValue>
<NewValue>ADC_JSQR_RK_JL</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_CR1_DISCONTINUOUS_NUM</OldValue>
<NewValue>ADC_CR1_DISCONTINUOUS_NUM</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_CR1_SCAN</OldValue>
<NewValue>ADC_CR1_SCAN_SET</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_CONVCYCLES_MAX_RANGE</OldValue>
<NewValue>ADC_CONVCYCLES_MAX_RANGE</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_CLOCK_PRESCALER_RANGE</OldValue>
<NewValue>ADC_CLOCK_PRESCALER_RANGE</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_GET_CLOCK_PRESCALER</OldValue>
<NewValue>ADC_GET_CLOCK_PRESCALER</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_SQR1</OldValue>
<NewValue>ADC_SQR1</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_SMPR1</OldValue>
<NewValue>ADC_SMPR1</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_SMPR2</OldValue>
<NewValue>ADC_SMPR2</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_SQR3_RK</OldValue>
<NewValue>ADC_SQR3_RK</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_SQR2_RK</OldValue>
<NewValue>ADC_SQR2_RK</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_SQR1_RK</OldValue>
<NewValue>ADC_SQR1_RK</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_CR2_CONTINUOUS</OldValue>
<NewValue>ADC_CR2_CONTINUOUS</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_CR1_DISCONTINUOUS</OldValue>
<NewValue>ADC_CR1_DISCONTINUOUS</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_CR1_SCANCONV</OldValue>
<NewValue>ADC_CR1_SCANCONV</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_CR2_EOCSelection</OldValue>
<NewValue>ADC_CR2_EOCSelection</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_CR2_DMAContReq</OldValue>
<NewValue>ADC_CR2_DMAContReq</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_JSQR</OldValue>
<NewValue>ADC_JSQR</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_CHSELR_CHANNEL</OldValue>
<NewValue>ADC_CHSELR_CHANNEL</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_CFGR1_REG_DISCCONTINUOUS</OldValue>
<NewValue>ADC_CFGR1_REG_DISCCONTINUOUS</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_CFGR1_AUTOOFF</OldValue>
<NewValue>ADC_CFGR1_AUTOOFF</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_CFGR1_AUTOWAIT</OldValue>
<NewValue>ADC_CFGR1_AUTOWAIT</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_CFGR1_CONTINUOUS</OldValue>
<NewValue>ADC_CFGR1_CONTINUOUS</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_CFGR1_OVERRUN</OldValue>
<NewValue>ADC_CFGR1_OVERRUN</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_CFGR1_SCANDIR</OldValue>
<NewValue>ADC_CFGR1_SCANDIR</NewValue>
</Define>
<Define>
<OldValue>__HAL_ADC_CFGR1_DMACONTREQ</OldValue>
<NewValue>ADC_CFGR1_DMACONTREQ</NewValue>
</Define>
<Define>
<OldValue>__HAL_DHR12R1_ALIGNEMENT</OldValue>
<NewValue>DAC_DHR12R1_ALIGNMENT</NewValue>
</Define>
<Define>
<OldValue>__HAL_DHR12R2_ALIGNEMENT</OldValue>
<NewValue>DAC_DHR12R2_ALIGNMENT</NewValue>
</Define>
<Define>
<OldValue>__HAL_DHR12RD_ALIGNEMENT</OldValue>
<NewValue>DAC_DHR12RD_ALIGNMENT</NewValue>
</Define>
<Define>
<OldValue>IS_DAC_GENERATE_WAVE</OldValue>
<NewValue>IS_DAC_WAVE</NewValue>
</Define>
<Define>
<OldValue>__HAL_FREEZE_TIM1_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_FREEZE_TIM1</NewValue>
</Define>
<Define>
<OldValue>__HAL_UNFREEZE_TIM1_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_UNFREEZE_TIM1</NewValue>
</Define>
<Define>
<OldValue>__HAL_FREEZE_TIM2_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_FREEZE_TIM2</NewValue>
</Define>
<Define>
<OldValue>__HAL_UNFREEZE_TIM2_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_UNFREEZE_TIM2</NewValue>
</Define>
<Define>
<OldValue>__HAL_FREEZE_TIM3_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_FREEZE_TIM3</NewValue>
</Define>
<Define>
<OldValue>__HAL_UNFREEZE_TIM3_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_UNFREEZE_TIM3</NewValue>
</Define>
<Define>
<OldValue>__HAL_FREEZE_TIM4_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_FREEZE_TIM4</NewValue>
</Define>
<Define>
<OldValue>__HAL_UNFREEZE_TIM4_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_UNFREEZE_TIM4</NewValue>
</Define>
<Define>
<OldValue>__HAL_FREEZE_TIM5_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_FREEZE_TIM5</NewValue>
</Define>
<Define>
<OldValue>__HAL_UNFREEZE_TIM5_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_UNFREEZE_TIM5</NewValue>
</Define>
<Define>
<OldValue>__HAL_FREEZE_TIM6_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_FREEZE_TIM6</NewValue>
</Define>
<Define>
<OldValue>__HAL_UNFREEZE_TIM6_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_UNFREEZE_TIM6</NewValue>
</Define>
<Define>
<OldValue>__HAL_FREEZE_TIM7_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_FREEZE_TIM7</NewValue>
</Define>
<Define>
<OldValue>__HAL_UNFREEZE_TIM7_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_UNFREEZE_TIM7</NewValue>
</Define>
<Define>
<OldValue>__HAL_FREEZE_TIM8_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_FREEZE_TIM8</NewValue>
</Define>
<Define>
<OldValue>__HAL_UNFREEZE_TIM8_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_UNFREEZE_TIM8</NewValue>
</Define>
<Define>
<OldValue>__HAL_FREEZE_TIM9_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_FREEZE_TIM9</NewValue>
</Define>
<Define>
<OldValue>__HAL_UNFREEZE_TIM9_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_UNFREEZE_TIM9</NewValue>
</Define>
<Define>
<OldValue>__HAL_FREEZE_TIM10_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_FREEZE_TIM10</NewValue>
</Define>
<Define>
<OldValue>__HAL_UNFREEZE_TIM10_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_UNFREEZE_TIM10</NewValue>
</Define>
<Define>
<OldValue>__HAL_FREEZE_TIM11_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_FREEZE_TIM11</NewValue>
</Define>
<Define>
<OldValue>__HAL_UNFREEZE_TIM11_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_UNFREEZE_TIM11</NewValue>
</Define>
<Define>
<OldValue>__HAL_FREEZE_TIM12_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_FREEZE_TIM12</NewValue>
</Define>
<Define>
<OldValue>__HAL_UNFREEZE_TIM12_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_UNFREEZE_TIM12</NewValue>
</Define>
<Define>
<OldValue>__HAL_FREEZE_TIM13_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_FREEZE_TIM13</NewValue>
</Define>
<Define>
<OldValue>__HAL_UNFREEZE_TIM13_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_UNFREEZE_TIM13</NewValue>
</Define>
<Define>
<OldValue>__HAL_FREEZE_TIM14_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_FREEZE_TIM14</NewValue>
</Define>
<Define>
<OldValue>__HAL_UNFREEZE_TIM14_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_UNFREEZE_TIM14</NewValue>
</Define>
<Define>
<OldValue>__HAL_FREEZE_CAN2_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_FREEZE_CAN2</NewValue>
</Define>
<Define>
<OldValue>__HAL_UNFREEZE_CAN2_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_UNFREEZE_CAN2</NewValue>
</Define>
<Define>
<OldValue>__HAL_FREEZE_TIM15_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_FREEZE_TIM15</NewValue>
</Define>
<Define>
<OldValue>__HAL_UNFREEZE_TIM15_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_UNFREEZE_TIM15</NewValue>
</Define>
<Define>
<OldValue>__HAL_FREEZE_TIM16_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_FREEZE_TIM16</NewValue>
</Define>
<Define>
<OldValue>__HAL_UNFREEZE_TIM16_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_UNFREEZE_TIM16</NewValue>
</Define>
<Define>
<OldValue>__HAL_FREEZE_TIM17_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_FREEZE_TIM17</NewValue>
</Define>
<Define>
<OldValue>__HAL_UNFREEZE_TIM17_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_UNFREEZE_TIM17</NewValue>
</Define>
<Define>
<OldValue>__HAL_FREEZE_RTC_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_FREEZE_RTC</NewValue>
</Define>
<Define>
<OldValue>__HAL_UNFREEZE_RTC_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_UNFREEZE_RTC</NewValue>
</Define>
<Define>
<OldValue>__HAL_FREEZE_WWDG_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_FREEZE_WWDG</NewValue>
</Define>
<Define>
<OldValue>__HAL_UNFREEZE_WWDG_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_UNFREEZE_WWDG</NewValue>
</Define>
<Define>
<OldValue>__HAL_FREEZE_IWDG_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_FREEZE_IWDG</NewValue>
</Define>
<Define>
<OldValue>__HAL_UNFREEZE_IWDG_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_UNFREEZE_IWDG</NewValue>
</Define>
<Define>
<OldValue>__HAL_FREEZE_I2C1_TIMEOUT_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_FREEZE_I2C1_TIMEOUT</NewValue>
</Define>
<Define>
<OldValue>__HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT</NewValue>
</Define>
<Define>
<OldValue>__HAL_FREEZE_I2C2_TIMEOUT_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_FREEZE_I2C2_TIMEOUT</NewValue>
</Define>
<Define>
<OldValue>__HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT</NewValue>
</Define>
<Define>
<OldValue>__HAL_FREEZE_I2C3_TIMEOUT_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_FREEZE_I2C3_TIMEOUT</NewValue>
</Define>
<Define>
<OldValue>__HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT</NewValue>
</Define>
<Define>
<OldValue>__HAL_FREEZE_CAN1_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_FREEZE_CAN1</NewValue>
</Define>
<Define>
<OldValue>__HAL_UNFREEZE_CAN1_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_UNFREEZE_CAN1</NewValue>
</Define>
<Define>
<OldValue>__HAL_FREEZE_LPTIM1_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_FREEZE_LPTIM1</NewValue>
</Define>
<Define>
<OldValue>__HAL_UNFREEZE_LPTIM1_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_UNFREEZE_LPTIM1</NewValue>
</Define>
<Define>
<OldValue>__HAL_FREEZE_LPTIM2_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_FREEZE_LPTIM2</NewValue>
</Define>
<Define>
<OldValue>__HAL_UNFREEZE_LPTIM2_DBGMCU</OldValue>
<NewValue>__HAL_DBGMCU_UNFREEZE_LPTIM2</NewValue>
</Define>
<Define>
<OldValue>__HAL_COMP_GET_EXTI_LINE</OldValue>
<NewValue>COMP_GET_EXTI_LINE</NewValue>
</Define>
<Define>
<OldValue>IS_WRPAREA</OldValue>
<NewValue>IS_OB_WRPAREA</NewValue>
</Define>
<Define>
<OldValue>IS_TYPEPROGRAM</OldValue>
<NewValue>IS_FLASH_TYPEPROGRAM</NewValue>
</Define>
<Define>
<OldValue>IS_TYPEPROGRAMFLASH</OldValue>
<NewValue>IS_FLASH_TYPEPROGRAM</NewValue>
</Define>
<Define>
<OldValue>IS_TYPEERASE</OldValue>
<NewValue>IS_FLASH_TYPEERASE</NewValue>
</Define>
<Define>
<OldValue>IS_NBSECTORS</OldValue>
<NewValue>IS_FLASH_NBSECTORS</NewValue>
</Define>
<Define>
<OldValue>IS_OB_WDG_SOURCE</OldValue>
<NewValue>IS_OB_IWDG_SOURCE</NewValue>
</Define>
<Define>
<OldValue>__HAL_I2C_RESET_CR2</OldValue>
<NewValue>I2C_RESET_CR2</NewValue>
</Define>
<Define>
<OldValue>__HAL_I2C_GENERATE_START</OldValue>
<NewValue>I2C_GENERATE_START</NewValue>
</Define>
<Define>
<OldValue>__HAL_I2C_FREQ_RANGE</OldValue>
<NewValue>I2C_FREQ_RANGE</NewValue>
</Define>
<Define>
<OldValue>__HAL_I2C_RISE_TIME</OldValue>
<NewValue>I2C_RISE_TIME</NewValue>
</Define>
<Define>
<OldValue>__HAL_I2C_SPEED_STANDARD</OldValue>
<NewValue>I2C_SPEED_STANDARD</NewValue>
</Define>
<Define>
<OldValue>__HAL_I2C_SPEED_FAST</OldValue>
<NewValue>I2C_SPEED_FAST</NewValue>
</Define>
<Define>
<OldValue>__HAL_I2C_SPEED</OldValue>
<NewValue>I2C_SPEED</NewValue>
</Define>
<Define>
<OldValue>__HAL_I2C_7BIT_ADD_WRITE</OldValue>
<NewValue>I2C_7BIT_ADD_WRITE</NewValue>
</Define>
<Define>
<OldValue>__HAL_I2C_7BIT_ADD_READ</OldValue>
<NewValue>I2C_7BIT_ADD_READ</NewValue>
</Define>
<Define>
<OldValue>__HAL_I2C_10BIT_ADDRESS</OldValue>
<NewValue>I2C_10BIT_ADDRESS</NewValue>
</Define>
<Define>
<OldValue>__HAL_I2C_10BIT_HEADER_WRITE</OldValue>
<NewValue>I2C_10BIT_HEADER_WRITE</NewValue>
</Define>
<Define>
<OldValue>__HAL_I2C_10BIT_HEADER_READ</OldValue>
<NewValue>I2C_10BIT_HEADER_READ</NewValue>
</Define>
<Define>
<OldValue>__HAL_I2C_MEM_ADD_MSB</OldValue>
<NewValue>I2C_MEM_ADD_MSB</NewValue>
</Define>
<Define>
<OldValue>__HAL_I2C_MEM_ADD_LSB</OldValue>
<NewValue>I2C_MEM_ADD_LSB</NewValue>
</Define>
<Define>
<OldValue>__HAL_I2C_FREQRANGE</OldValue>
<NewValue>I2C_FREQRANGE</NewValue>
</Define>
<Define>
<OldValue>IS_I2S_INSTANCE</OldValue>
<NewValue>IS_I2S_ALL_INSTANCE</NewValue>
</Define>
<Define>
<OldValue>IS_I2S_INSTANCE_EXT</OldValue>
<NewValue>IS_I2S_ALL_INSTANCE_EXT</NewValue>
</Define>
<Define>
<OldValue>__IRDA_DISABLE</OldValue>
<NewValue>__HAL_IRDA_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__IRDA_ENABLE</OldValue>
<NewValue>__HAL_IRDA_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__HAL_IRDA_GETCLOCKSOURCE</OldValue>
<NewValue>IRDA_GETCLOCKSOURCE</NewValue>
</Define>
<Define>
<OldValue>__HAL_IRDA_MASK_COMPUTATION</OldValue>
<NewValue>IRDA_MASK_COMPUTATION</NewValue>
</Define>
<Define>
<OldValue>__IRDA_GETCLOCKSOURCE</OldValue>
<NewValue>IRDA_GETCLOCKSOURCE</NewValue>
</Define>
<Define>
<OldValue>__IRDA_MASK_COMPUTATION</OldValue>
<NewValue>IRDA_MASK_COMPUTATION</NewValue>
</Define>
<Define>
<OldValue>IS_IRDA_ONEBIT_SAMPLE</OldValue>
<NewValue>IS_IRDA_ONE_BIT_SAMPLE</NewValue>
</Define>
<Define>
<OldValue>__HAL_IWDG_ENABLE_WRITE_ACCESS</OldValue>
<NewValue>IWDG_ENABLE_WRITE_ACCESS</NewValue>
</Define>
<Define>
<OldValue>__HAL_IWDG_DISABLE_WRITE_ACCESS</OldValue>
<NewValue>IWDG_DISABLE_WRITE_ACCESS</NewValue>
</Define>
<Define>
<OldValue>__HAL_LPTIM_ENABLE_INTERRUPT</OldValue>
<NewValue>__HAL_LPTIM_ENABLE_IT</NewValue>
</Define>
<Define>
<OldValue>__HAL_LPTIM_DISABLE_INTERRUPT</OldValue>
<NewValue>__HAL_LPTIM_DISABLE_IT</NewValue>
</Define>
<Define>
<OldValue>__HAL_LPTIM_GET_ITSTATUS</OldValue>
<NewValue>__HAL_LPTIM_GET_IT_SOURCE</NewValue>
</Define>
<Define>
<OldValue>__OPAMP_CSR_OPAXPD</OldValue>
<NewValue>OPAMP_CSR_OPAXPD</NewValue>
</Define>
<Define>
<OldValue>__OPAMP_CSR_S3SELX</OldValue>
<NewValue>OPAMP_CSR_S3SELX</NewValue>
</Define>
<Define>
<OldValue>__OPAMP_CSR_S4SELX</OldValue>
<NewValue>OPAMP_CSR_S4SELX</NewValue>
</Define>
<Define>
<OldValue>__OPAMP_CSR_S5SELX</OldValue>
<NewValue>OPAMP_CSR_S5SELX</NewValue>
</Define>
<Define>
<OldValue>__OPAMP_CSR_S6SELX</OldValue>
<NewValue>OPAMP_CSR_S6SELX</NewValue>
</Define>
<Define>
<OldValue>__OPAMP_CSR_OPAXCAL_L</OldValue>
<NewValue>OPAMP_CSR_OPAXCAL_L</NewValue>
</Define>
<Define>
<OldValue>__OPAMP_CSR_OPAXCAL_H</OldValue>
<NewValue>OPAMP_CSR_OPAXCAL_H</NewValue>
</Define>
<Define>
<OldValue>__OPAMP_CSR_OPAXLPM</OldValue>
<NewValue>OPAMP_CSR_OPAXLPM</NewValue>
</Define>
<Define>
<OldValue>__OPAMP_CSR_ALL_SWITCHES</OldValue>
<NewValue>OPAMP_CSR_ALL_SWITCHES</NewValue>
</Define>
<Define>
<OldValue>__OPAMP_CSR_ANAWSELX</OldValue>
<NewValue>OPAMP_CSR_ANAWSELX</NewValue>
</Define>
<Define>
<OldValue>__OPAMP_CSR_OPAXCALOUT</OldValue>
<NewValue>OPAMP_CSR_OPAXCALOUT</NewValue>
</Define>
<Define>
<OldValue>__OPAMP_OFFSET_TRIM_BITSPOSITION</OldValue>
<NewValue>OPAMP_OFFSET_TRIM_BITSPOSITION</NewValue>
</Define>
<Define>
<OldValue>__OPAMP_OFFSET_TRIM_SET</OldValue>
<NewValue>OPAMP_OFFSET_TRIM_SET</NewValue>
</Define>
<Define>
<OldValue>__HAL_PVD_EVENT_DISABLE</OldValue>
<NewValue>__HAL_PWR_PVD_EXTI_DISABLE_EVENT</NewValue>
</Define>
<Define>
<OldValue>__HAL_PVD_EVENT_ENABLE</OldValue>
<NewValue>__HAL_PWR_PVD_EXTI_ENABLE_EVENT</NewValue>
</Define>
<Define>
<OldValue>__HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE</OldValue>
<NewValue>__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE</NewValue>
</Define>
<Define>
<OldValue>__HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE</OldValue>
<NewValue>__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE</NewValue>
</Define>
<Define>
<OldValue>__HAL_PVD_EXTI_RISINGTRIGGER_DISABLE</OldValue>
<NewValue>__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE</NewValue>
</Define>
<Define>
<OldValue>__HAL_PVD_EXTI_RISINGTRIGGER_ENABLE</OldValue>
<NewValue>__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE</NewValue>
</Define>
<Define>
<OldValue>__HAL_PVM_EVENT_DISABLE</OldValue>
<NewValue>__HAL_PWR_PVM_EVENT_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__HAL_PVM_EVENT_ENABLE</OldValue>
<NewValue>__HAL_PWR_PVM_EVENT_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE</OldValue>
<NewValue>__HAL_PWR_PVM_EXTI_FALLINGTRIGGER_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE</OldValue>
<NewValue>__HAL_PWR_PVM_EXTI_FALLINGTRIGGER_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__HAL_PVM_EXTI_RISINGTRIGGER_DISABLE</OldValue>
<NewValue>__HAL_PWR_PVM_EXTI_RISINGTRIGGER_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__HAL_PVM_EXTI_RISINGTRIGGER_ENABLE</OldValue>
<NewValue>__HAL_PWR_PVM_EXTI_RISINGTRIGGER_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__HAL_PWR_INTERNALWAKEUP_DISABLE</OldValue>
<NewValue>HAL_PWREx_DisableInternalWakeUpLine</NewValue>
</Define>
<Define>
<OldValue>__HAL_PWR_INTERNALWAKEUP_ENABLE</OldValue>
<NewValue>HAL_PWREx_EnableInternalWakeUpLine</NewValue>
</Define>
<Define>
<OldValue>__HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE</OldValue>
<NewValue>HAL_PWREx_DisablePullUpPullDownConfig</NewValue>
</Define>
<Define>
<OldValue>__HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE</OldValue>
<NewValue>HAL_PWREx_EnablePullUpPullDownConfig</NewValue>
</Define>
<Define>
<OldValue>__HAL_PWR_PVD_EXTI_EVENT_DISABLE</OldValue>
<NewValue>__HAL_PWR_PVD_EXTI_DISABLE_EVENT</NewValue>
</Define>
<Define>
<OldValue>__HAL_PWR_PVD_EXTI_EVENT_ENABLE</OldValue>
<NewValue>__HAL_PWR_PVD_EXTI_ENABLE_EVENT</NewValue>
</Define>
<Define>
<OldValue>__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE</OldValue>
<NewValue>__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE</NewValue>
</Define>
<Define>
<OldValue>__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE</OldValue>
<NewValue>__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE</NewValue>
</Define>
<Define>
<OldValue>__HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE</OldValue>
<NewValue>__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE</NewValue>
</Define>
<Define>
<OldValue>__HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE</OldValue>
<NewValue>__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE</NewValue>
</Define>
<Define>
<OldValue>__HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER</OldValue>
<NewValue>__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE</NewValue>
</Define>
<Define>
<OldValue>__HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER</OldValue>
<NewValue>__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE</NewValue>
</Define>
<Define>
<OldValue>__HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE</OldValue>
<NewValue>HAL_PWREx_DisableSRAM2ContentRetention</NewValue>
</Define>
<Define>
<OldValue>__HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE</OldValue>
<NewValue>HAL_PWREx_EnableSRAM2ContentRetention</NewValue>
</Define>
<Define>
<OldValue>__HAL_PWR_VDDIO2_DISABLE</OldValue>
<NewValue>HAL_PWREx_DisableVddIO2</NewValue>
</Define>
<Define>
<OldValue>__HAL_PWR_VDDIO2_ENABLE</OldValue>
<NewValue>HAL_PWREx_EnableVddIO2</NewValue>
</Define>
<Define>
<OldValue>__HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER</OldValue>
<NewValue>__HAL_PWR_VDDIO2_EXTI_DISABLE_FALLING_EDGE</NewValue>
</Define>
<Define>
<OldValue>__HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER</OldValue>
<NewValue>__HAL_PWR_VDDIO2_EXTI_ENABLE_FALLING_EDGE</NewValue>
</Define>
<Define>
<OldValue>__HAL_PWR_VDDUSB_DISABLE</OldValue>
<NewValue>HAL_PWREx_DisableVddUSB</NewValue>
</Define>
<Define>
<OldValue>__HAL_PWR_VDDUSB_ENABLE</OldValue>
<NewValue>HAL_PWREx_EnableVddUSB</NewValue>
</Define>
<Define>
<OldValue>RCC_StopWakeUpClock_MSI</OldValue>
<NewValue>RCC_STOP_WAKEUPCLOCK_MSI</NewValue>
</Define>
<Define>
<OldValue>RCC_StopWakeUpClock_HSI</OldValue>
<NewValue>RCC_STOP_WAKEUPCLOCK_HSI</NewValue>
</Define>
<Define>
<OldValue>HAL_RCC_CCSCallback</OldValue>
<NewValue>HAL_RCC_CSSCallback</NewValue>
</Define>
<Define>
<OldValue>__ADC_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_ADC_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__ADC_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_ADC_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__ADC_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_ADC_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__ADC_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_ADC_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__ADC_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_ADC_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__ADC_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_ADC_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__ADC1_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_ADC1_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__ADC1_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_ADC1_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__ADC1_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_ADC1_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__ADC1_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_ADC1_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__ADC1_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_ADC1_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__ADC1_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_ADC1_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__ADC2_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_ADC2_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__ADC2_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_ADC2_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__ADC2_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_ADC2_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__ADC2_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_ADC2_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__ADC3_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_ADC3_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__ADC3_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_ADC3_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__ADC3_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_ADC3_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__ADC3_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_ADC3_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__AES_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_AES_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__AES_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_AES_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__AES_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_AES_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__AES_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_AES_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__AES_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_AES_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__AES_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_AES_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__CRYP_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_CRYP_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__CRYP_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_CRYP_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__CRYP_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_CRYP_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__CRYP_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_CRYP_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__CRYP_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_CRYP_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__CRYP_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_CRYP_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__AFIO_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_AFIO_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__AFIO_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_AFIO_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__AFIO_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_AFIO_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__AFIO_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_AFIO_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__AHB_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_AHB_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__AHB_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_AHB_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__AHB1_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_AHB1_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__AHB1_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_AHB1_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__AHB2_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_AHB2_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__AHB2_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_AHB2_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__AHB3_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_AHB3_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__AHB3_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_AHB3_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__APB1_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_APB1_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__APB1_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_APB1_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__APB2_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_APB2_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__APB2_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_APB2_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__BKP_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_BKP_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__BKP_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_BKP_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__BKP_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_BKP_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__BKP_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_BKP_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__CAN1_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_CAN1_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__CAN1_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_CAN1_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__CAN1_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_CAN1_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__CAN1_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_CAN1_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__CAN1_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_CAN1_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__CAN1_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_CAN1_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__CAN_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_CAN1_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__CAN_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_CAN1_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__CAN_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_CAN1_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__CAN_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_CAN1_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__CAN2_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_CAN2_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__CAN2_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_CAN2_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__CAN2_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_CAN2_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__CAN2_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_CAN2_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__CEC_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_CEC_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__CEC_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_CEC_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__COMP_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_COMP_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__COMP_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_COMP_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__COMP_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_COMP_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__COMP_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_COMP_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__COMP_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_COMP_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__COMP_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_COMP_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__CEC_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_CEC_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__CEC_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_CEC_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__CRC_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_CRC_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__CRC_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_CRC_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__CRC_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_CRC_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__CRC_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_CRC_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__CRC_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_CRC_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__CRC_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_CRC_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__DAC_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_DAC_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__DAC_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_DAC_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__DAC_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_DAC_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__DAC_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_DAC_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__DAC1_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_DAC1_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__DAC1_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_DAC1_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__DAC1_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_DAC1_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__DAC1_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_DAC1_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__DAC1_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_DAC1_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__DAC1_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_DAC1_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__DBGMCU_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_DBGMCU_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__DBGMCU_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_DBGMCU_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__DBGMCU_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_DBGMCU_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__DBGMCU_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_DBGMCU_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__DFSDM_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_DFSDM_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__DFSDM_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_DFSDM_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__DFSDM_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_DFSDM_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__DFSDM_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_DFSDM_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__DFSDM_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_DFSDM_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__DFSDM_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_DFSDM_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__DMA1_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_DMA1_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__DMA1_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_DMA1_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__DMA1_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_DMA1_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__DMA1_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_DMA1_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__DMA1_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_DMA1_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__DMA1_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_DMA1_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__DMA2_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_DMA2_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__DMA2_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_DMA2_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__DMA2_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_DMA2_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__DMA2_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_DMA2_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__DMA2_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_DMA2_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__DMA2_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_DMA2_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__ETHMAC_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_ETHMAC_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__ETHMAC_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_ETHMAC_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__ETHMAC_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_ETHMAC_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__ETHMAC_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_ETHMAC_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__ETHMACRX_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_ETHMACRX_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__ETHMACRX_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_ETHMACRX_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__ETHMACTX_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_ETHMACTX_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__ETHMACTX_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_ETHMACTX_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__FIREWALL_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_FIREWALL_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__FIREWALL_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_FIREWALL_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__FLASH_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_FLASH_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__FLASH_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_FLASH_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__FLASH_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_FLASH_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__FLASH_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_FLASH_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__FLASH_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_FLASH_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__FLASH_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_FLASH_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__FLITF_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_FLITF_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__FLITF_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_FLITF_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__FLITF_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_FLITF_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__FLITF_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_FLITF_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__FLITF_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_FLITF_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__FLITF_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_FLITF_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__FMC_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_FMC_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__FMC_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_FMC_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__FMC_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_FMC_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__FMC_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_FMC_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__FMC_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_FMC_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__FMC_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_FMC_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__FSMC_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_FSMC_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__FSMC_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_FSMC_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOA_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_GPIOA_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOA_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_GPIOA_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOA_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOA_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOA_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_GPIOA_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__GPIOA_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_GPIOA_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__GPIOB_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_GPIOB_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOB_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_GPIOB_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOB_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOB_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOB_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_GPIOB_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__GPIOB_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_GPIOB_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__GPIOC_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_GPIOC_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOC_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_GPIOC_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOC_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOC_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOC_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_GPIOC_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__GPIOC_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_GPIOC_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__GPIOD_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_GPIOD_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOD_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_GPIOD_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOD_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOD_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOD_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_GPIOD_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__GPIOD_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_GPIOD_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__GPIOE_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_GPIOE_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOE_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_GPIOE_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOE_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOE_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOE_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_GPIOE_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__GPIOE_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_GPIOE_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__GPIOF_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_GPIOF_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOF_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_GPIOF_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOF_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOF_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOF_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_GPIOF_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__GPIOF_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_GPIOF_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__GPIOG_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_GPIOG_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOG_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_GPIOG_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOG_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOG_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOG_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_GPIOG_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__GPIOG_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_GPIOG_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__GPIOH_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_GPIOH_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOH_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_GPIOH_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOH_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_GPIOH_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOH_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_GPIOH_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOH_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_GPIOH_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__GPIOH_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_GPIOH_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__I2C1_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_I2C1_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__I2C1_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_I2C1_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__I2C1_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_I2C1_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__I2C1_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_I2C1_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__I2C1_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_I2C1_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__I2C1_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_I2C1_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__I2C2_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_I2C2_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__I2C2_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_I2C2_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__I2C2_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_I2C2_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__I2C2_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_I2C2_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__I2C2_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_I2C2_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__I2C2_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_I2C2_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__I2C3_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_I2C3_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__I2C3_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_I2C3_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__I2C3_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_I2C3_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__I2C3_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_I2C3_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__I2C3_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_I2C3_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__I2C3_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_I2C3_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__LCD_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_LCD_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__LCD_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_LCD_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__LCD_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_LCD_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__LCD_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_LCD_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__LCD_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_LCD_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__LCD_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_LCD_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__LPTIM1_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_LPTIM1_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__LPTIM1_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_LPTIM1_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__LPTIM1_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__LPTIM1_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__LPTIM1_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_LPTIM1_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__LPTIM1_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_LPTIM1_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__LPTIM2_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_LPTIM2_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__LPTIM2_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_LPTIM2_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__LPTIM2_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__LPTIM2_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__LPTIM2_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_LPTIM2_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__LPTIM2_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_LPTIM2_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__LPUART1_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_LPUART1_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__LPUART1_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_LPUART1_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__LPUART1_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_LPUART1_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__LPUART1_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_LPUART1_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__LPUART1_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_LPUART1_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__LPUART1_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_LPUART1_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__OPAMP_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_OPAMP_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__OPAMP_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_OPAMP_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__OPAMP_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_OPAMP_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__OPAMP_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_OPAMP_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__OPAMP_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_OPAMP_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__OPAMP_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_OPAMP_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__OTGFS_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_OTGFS_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__OTGFS_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_OTGFS_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__OTGFS_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_OTGFS_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__OTGFS_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_OTGFS_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__OTGFS_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_OTGFS_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__OTGFS_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_OTGFS_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__PWR_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_PWR_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__PWR_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_PWR_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__PWR_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_PWR_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__PWR_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_PWR_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__PWR_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_PWR_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__PWR_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_PWR_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__QSPI_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_QSPI_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__QSPI_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_QSPI_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__QSPI_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_QSPI_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__QSPI_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_QSPI_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__QSPI_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_QSPI_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__QSPI_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_QSPI_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__RNG_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_RNG_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__RNG_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_RNG_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__RNG_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_RNG_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__RNG_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_RNG_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__RNG_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_RNG_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__RNG_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_RNG_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__SAI1_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_SAI1_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__SAI1_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_SAI1_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__SAI1_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_SAI1_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__SAI1_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_SAI1_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__SAI1_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_SAI1_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__SAI1_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_SAI1_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__SAI2_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_SAI2_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__SAI2_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_SAI2_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__SAI2_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_SAI2_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__SAI2_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_SAI2_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__SAI2_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_SAI2_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__SAI2_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_SAI2_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__SDIO_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_SDIO_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__SDIO_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_SDIO_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__SDMMC_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_SDMMC_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__SDMMC_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_SDMMC_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__SDMMC_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_SDMMC_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__SDMMC_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_SDMMC_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__SDMMC_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_SDMMC_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__SDMMC_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_SDMMC_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__SPI1_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_SPI1_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__SPI1_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_SPI1_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__SPI1_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_SPI1_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__SPI1_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_SPI1_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__SPI1_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_SPI1_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__SPI1_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_SPI1_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__SPI2_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_SPI2_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__SPI2_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_SPI2_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__SPI2_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_SPI2_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__SPI2_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_SPI2_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__SPI2_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_SPI2_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__SPI2_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_SPI2_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__SPI3_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_SPI3_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__SPI3_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_SPI3_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__SPI3_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_SPI3_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__SPI3_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_SPI3_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__SPI3_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_SPI3_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__SPI3_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_SPI3_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__SRAM_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_SRAM_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__SRAM_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_SRAM_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__SRAM1_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__SRAM1_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__SRAM2_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__SRAM2_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__SWPMI1_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_SWPMI1_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__SWPMI1_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_SWPMI1_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__SWPMI1_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__SWPMI1_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__SWPMI1_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_SWPMI1_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__SWPMI1_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_SWPMI1_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__SYSCFG_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_SYSCFG_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__SYSCFG_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_SYSCFG_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__SYSCFG_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__SYSCFG_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__SYSCFG_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_SYSCFG_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__SYSCFG_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_SYSCFG_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM1_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM1_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM1_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM1_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM1_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM1_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM1_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM1_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM1_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM1_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM1_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM1_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM10_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM10_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM10_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM10_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM10_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM10_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM10_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM10_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM11_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM11_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM11_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM11_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM11_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM11_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM11_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM11_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM12_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM12_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM12_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM12_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM12_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM12_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM12_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM12_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM13_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM13_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM13_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM13_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM13_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM13_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM13_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM13_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM14_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM14_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM14_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM14_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM14_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM14_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM14_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM14_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM15_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM15_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM15_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM15_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM15_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM15_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM15_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM15_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM15_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM15_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM15_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM15_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM16_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM16_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM16_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM16_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM16_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM16_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM16_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM16_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM16_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM16_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM16_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM16_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM17_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM17_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM17_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM17_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM17_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM17_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM17_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM17_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM17_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM17_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM17_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM17_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM2_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM2_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM2_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM2_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM2_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM2_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM2_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM2_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM2_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM2_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM2_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM2_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM3_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM3_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM3_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM3_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM3_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM3_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM3_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM3_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM3_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM3_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM3_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM3_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM4_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM4_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM4_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM4_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM4_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM4_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM4_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM4_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM4_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM4_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM4_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM4_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM5_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM5_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM5_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM5_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM5_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM5_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM5_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM5_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM5_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM5_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM5_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM5_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM6_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM6_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM6_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM6_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM6_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM6_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM6_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM6_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM6_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM6_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM6_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM6_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM7_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM7_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM7_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM7_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM7_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM7_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM7_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM7_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM7_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM7_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM7_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM7_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM8_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM8_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM8_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM8_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM8_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM8_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM8_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM8_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM8_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM8_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM8_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM8_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM9_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM9_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM9_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM9_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM9_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM9_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM9_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM9_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TSC_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_TSC_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TSC_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_TSC_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TSC_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_TSC_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TSC_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_TSC_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TSC_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_TSC_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TSC_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_TSC_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__UART4_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_UART4_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__UART4_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_UART4_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__UART4_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_UART4_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__UART4_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_UART4_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__UART4_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_UART4_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__UART4_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_UART4_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__UART5_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_UART5_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__UART5_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_UART5_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__UART5_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_UART5_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__UART5_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_UART5_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__UART5_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_UART5_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__UART5_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_UART5_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__USART1_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_USART1_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__USART1_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_USART1_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__USART1_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_USART1_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__USART1_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_USART1_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__USART1_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_USART1_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__USART1_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_USART1_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__USART2_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_USART2_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__USART2_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_USART2_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__USART2_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_USART2_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__USART2_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_USART2_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__USART2_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_USART2_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__USART2_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_USART2_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__USART3_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_USART3_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__USART3_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_USART3_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__USART3_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_USART3_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__USART3_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_USART3_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__USART3_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_USART3_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__USART3_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_USART3_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__USART4_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_USART4_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__USART4_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_USART4_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__USART4_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_USART4_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__USART4_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_USART4_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__USART4_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_USART4_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__USART4_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_USART4_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__USART5_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_USART5_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__USART5_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_USART5_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__USART5_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_USART5_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__USART5_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_USART5_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__USART5_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_USART5_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__USART5_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_USART5_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__USART7_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_USART7_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__USART7_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_USART7_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__USART7_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_USART7_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__USART7_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_USART7_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__USART8_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_USART8_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__USART8_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_USART8_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__USART8_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_USART8_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__USART8_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_USART8_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__USB_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_USB_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__USB_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_USB_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__USB_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_USB_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__USB_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_USB_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__USB_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_USB_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__USB_OTG_FS_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_USB_OTG_FS_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__USB_OTG_FS_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_USB_OTG_FS_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__USB_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_USB_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__WWDG_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_WWDG_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__WWDG_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_WWDG_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__WWDG_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_WWDG_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__WWDG_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_WWDG_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__WWDG_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_WWDG_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__WWDG_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_WWDG_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM21_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM21_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM21_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM21_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM21_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM21_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM21_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM21_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM21_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM21_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM21_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM21_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM22_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM22_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM22_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM22_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM22_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM22_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM22_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM22_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM22_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM22_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM22_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM22_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__CRS_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_CRS_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__CRS_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_CRS_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__CRS_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_CRS_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__CRS_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_CRS_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__CRS_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_CRS_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__CRS_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_CRS_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__RCC_BACKUPRESET_FORCE</OldValue>
<NewValue>__HAL_RCC_BACKUPRESET_FORCE</NewValue>
</Define>
<Define>
<OldValue>__RCC_BACKUPRESET_RELEASE</OldValue>
<NewValue>__HAL_RCC_BACKUPRESET_RELEASE</NewValue>
</Define>
<Define>
<OldValue>__USB_OTG_FS_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_USB_OTG_FS_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__USB_OTG_FS_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_USB_OTG_FS_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__USB_OTG_FS_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__USB_OTG_FS_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__USB_OTG_HS_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_USB_OTG_HS_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__USB_OTG_HS_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_USB_OTG_HS_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__USB_OTG_HS_ULPI_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__USB_OTG_HS_ULPI_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM9_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM9_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM9_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM9_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM10_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM10_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM10_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM10_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM11_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM11_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM11_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM11_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__ETHMACPTP_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__ETHMACPTP_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__ETHMACPTP_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_ETHMACPTP_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__ETHMACPTP_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_ETHMACPTP_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__HASH_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_HASH_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__HASH_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_HASH_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__HASH_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_HASH_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__HASH_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_HASH_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__HASH_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_HASH_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__HASH_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_HASH_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__SPI5_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_SPI5_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__SPI5_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_SPI5_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__SPI5_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_SPI5_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__SPI5_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_SPI5_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__SPI5_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_SPI5_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__SPI5_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_SPI5_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__SPI6_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_SPI6_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__SPI6_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_SPI6_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__SPI6_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_SPI6_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__SPI6_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_SPI6_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__SPI6_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_SPI6_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__SPI6_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_SPI6_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__LTDC_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_LTDC_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__LTDC_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_LTDC_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__LTDC_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_LTDC_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__LTDC_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_LTDC_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__LTDC_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_LTDC_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__ETHMAC_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__ETHMAC_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__ETHMACTX_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__ETHMACTX_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__ETHMACRX_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__ETHMACRX_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM12_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM12_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM12_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM12_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM13_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM13_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM13_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM13_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM14_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM14_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM14_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM14_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__BKPSRAM_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_BKPSRAM_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__BKPSRAM_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_BKPSRAM_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__BKPSRAM_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__BKPSRAM_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__CCMDATARAMEN_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_CCMDATARAMEN_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__CCMDATARAMEN_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_CCMDATARAMEN_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__USART6_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_USART6_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__USART6_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_USART6_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__USART6_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_USART6_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__USART6_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_USART6_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__USART6_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_USART6_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__USART6_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_USART6_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__SPI4_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_SPI4_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__SPI4_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_SPI4_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__SPI4_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_SPI4_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__SPI4_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_SPI4_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__SPI4_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_SPI4_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__SPI4_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_SPI4_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOI_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_GPIOI_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOI_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_GPIOI_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOI_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_GPIOI_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__GPIOI_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_GPIOI_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__GPIOI_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_GPIOI_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOI_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_GPIOI_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOJ_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_GPIOJ_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOJ_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_GPIOJ_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOJ_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_GPIOJ_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__GPIOJ_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_GPIOJ_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__GPIOJ_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOJ_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOK_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_GPIOK_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOK_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_GPIOK_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOK_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_GPIOK_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__GPIOK_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_GPIOK_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__GPIOK_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_GPIOK_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__ETH_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_ETH_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__ETH_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_ETH_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__DCMI_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_DCMI_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__DCMI_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_DCMI_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__DCMI_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_DCMI_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__DCMI_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_DCMI_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__DCMI_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_DCMI_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__DCMI_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_DCMI_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__UART7_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_UART7_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__UART7_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_UART7_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__UART7_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_UART7_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__UART7_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_UART7_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__UART7_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_UART7_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__UART7_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_UART7_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__UART8_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_UART8_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__UART8_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_UART8_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__UART8_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_UART8_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__UART8_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_UART8_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__UART8_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_UART8_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__UART8_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_UART8_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__OTGHS_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__OTGHS_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__OTGHS_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_USB_OTG_HS_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__OTGHS_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_USB_OTG_HS_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__OTGHSULPI_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__OTGHSULPI_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__HAL_RCC_OTGHS_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__HAL_RCC_OTGHS_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED</OldValue>
<NewValue>__HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED</OldValue>
<NewValue>__HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__HAL_RCC_OTGHS_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_USB_OTG_HS_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__HAL_RCC_OTGHS_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_USB_OTG_HS_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED</OldValue>
<NewValue>__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED</OldValue>
<NewValue>__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__SRAM3_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_SRAM3_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__CAN2_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_CAN2_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__CAN2_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_CAN2_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__DAC_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_DAC_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__DAC_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_DAC_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__ADC2_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_ADC2_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__ADC2_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_ADC2_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__ADC3_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_ADC3_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__ADC3_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_ADC3_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__FSMC_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_FSMC_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__FSMC_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_FSMC_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__FSMC_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_FSMC_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__FSMC_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_FSMC_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__SDIO_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_SDIO_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__SDIO_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_SDIO_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__SDIO_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_SDIO_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__SDIO_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_SDIO_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__DMA2D_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_DMA2D_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__DMA2D_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_DMA2D_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__DMA2D_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_DMA2D_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__DMA2D_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_DMA2D_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__DMA2D_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_DMA2D_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__DMA2D_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_DMA2D_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__HAL_RCC_OTGFS_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_USB_OTG_FS_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__HAL_RCC_OTGFS_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_USB_OTG_FS_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__ADC12_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_ADC12_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__ADC12_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_ADC12_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__ADC34_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_ADC34_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__ADC34_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_ADC34_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__DAC2_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_DAC2_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__DAC2_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_DAC2_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM18_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM18_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM18_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM18_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM19_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM19_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM19_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM19_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM20_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_TIM20_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__TIM20_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_TIM20_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__HRTIM1_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_HRTIM1_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__HRTIM1_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_HRTIM1_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__SDADC1_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_SDADC1_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__SDADC2_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_SDADC2_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__SDADC3_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_SDADC3_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__SDADC1_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_SDADC1_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__SDADC2_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_SDADC2_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__SDADC3_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_SDADC3_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__ADC12_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_ADC12_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__ADC12_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_ADC12_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__ADC34_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_ADC34_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__ADC34_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_ADC34_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__DAC2_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_DAC2_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__DAC2_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_DAC2_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM18_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM18_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM18_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM18_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM19_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM19_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM19_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM19_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM20_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM20_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__TIM20_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_TIM20_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__HRTIM1_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_HRTIM1_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__HRTIM1_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_HRTIM1_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__SDADC1_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_SDADC1_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__SDADC2_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_SDADC2_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__SDADC3_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_SDADC3_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__SDADC1_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_SDADC1_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__SDADC2_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_SDADC2_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__SDADC3_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_SDADC3_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__ADC1_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_ADC1_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__ADC1_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_ADC1_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__ADC12_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_ADC12_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__ADC12_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_ADC12_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__ADC34_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_ADC34_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__ADC34_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_ADC34_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__CEC_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_CEC_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__CEC_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_CEC_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__CRC_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_CRC_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__CRC_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_CRC_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__DAC1_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_DAC1_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__DAC1_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_DAC1_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__DAC2_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_DAC2_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__DAC2_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_DAC2_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__DMA1_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_DMA1_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__DMA1_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_DMA1_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__DMA2_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_DMA2_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__DMA2_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_DMA2_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__FLITF_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_FLITF_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__FLITF_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_FLITF_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__FMC_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_FMC_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__FMC_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_FMC_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__GPIOA_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_GPIOA_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__GPIOA_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_GPIOA_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__GPIOB_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_GPIOB_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__GPIOB_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_GPIOB_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__GPIOC_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_GPIOC_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__GPIOC_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_GPIOC_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__GPIOD_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_GPIOD_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__GPIOD_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_GPIOD_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__GPIOE_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_GPIOE_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__GPIOE_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_GPIOE_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__GPIOF_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_GPIOF_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__GPIOF_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_GPIOF_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__GPIOG_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_GPIOG_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__GPIOG_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_GPIOG_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__GPIOH_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_GPIOH_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__GPIOH_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_GPIOH_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__HRTIM1_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_HRTIM1_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__HRTIM1_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_HRTIM1_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__I2C1_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_I2C1_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__I2C1_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_I2C1_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__I2C2_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_I2C2_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__I2C2_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_I2C2_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__I2C3_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_I2C3_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__I2C3_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_I2C3_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__PWR_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_PWR_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__PWR_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_PWR_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__SYSCFG_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_SYSCFG_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__SYSCFG_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_SYSCFG_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__SPI1_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_SPI1_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__SPI1_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_SPI1_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__SPI2_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_SPI2_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__SPI2_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_SPI2_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__SPI3_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_SPI3_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__SPI3_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_SPI3_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__SPI4_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_SPI4_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__SPI4_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_SPI4_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__SDADC1_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_SDADC1_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__SDADC1_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_SDADC1_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__SDADC2_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_SDADC2_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__SDADC2_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_SDADC2_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__SDADC3_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_SDADC3_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__SDADC3_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_SDADC3_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__SRAM_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_SRAM_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__SRAM_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_SRAM_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__TIM1_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_TIM1_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__TIM1_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_TIM1_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__TIM2_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_TIM2_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__TIM2_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_TIM2_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__TIM3_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_TIM3_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__TIM3_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_TIM3_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__TIM4_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_TIM4_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__TIM4_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_TIM4_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__TIM5_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_TIM5_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__TIM5_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_TIM5_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__TIM6_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_TIM6_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__TIM6_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_TIM6_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__TIM7_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_TIM7_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__TIM7_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_TIM7_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__TIM8_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_TIM8_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__TIM8_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_TIM8_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__TIM12_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_TIM12_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__TIM12_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_TIM12_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__TIM13_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_TIM13_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__TIM13_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_TIM13_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__TIM14_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_TIM14_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__TIM14_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_TIM14_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__TIM15_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_TIM15_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__TIM15_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_TIM15_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__TIM16_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_TIM16_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__TIM16_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_TIM16_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__TIM17_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_TIM17_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__TIM17_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_TIM17_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__TIM18_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_TIM18_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__TIM18_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_TIM18_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__TIM19_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_TIM19_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__TIM19_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_TIM19_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__TIM20_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_TIM20_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__TIM20_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_TIM20_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__TSC_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_TSC_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__TSC_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_TSC_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__UART4_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_UART4_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__UART4_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_UART4_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__UART5_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_UART5_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__UART5_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_UART5_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__USART1_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_USART1_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__USART1_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_USART1_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__USART2_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_USART2_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__USART2_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_USART2_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__USART3_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_USART3_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__USART3_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_USART3_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__USB_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_USB_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__USB_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_USB_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__WWDG_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_WWDG_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__WWDG_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_WWDG_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__HAL_RCC_I2SCLK</OldValue>
<NewValue>__HAL_RCC_I2S_CONFIG</NewValue>
</Define>
<Define>
<OldValue>__HAL_RCC_I2SCLK_CONFIG</OldValue>
<NewValue>__HAL_RCC_I2S_CONFIG</NewValue>
</Define>
<Define>
<OldValue>__RCC_PLLSRC</OldValue>
<NewValue>RCC_GET_PLL_OSCSOURCE</NewValue>
</Define>
<Define>
<OldValue>IS_RCC_MSIRANGE</OldValue>
<NewValue>IS_RCC_MSI_CLOCK_RANGE</NewValue>
</Define>
<Define>
<OldValue>IS_RCC_RTCCLK_SOURCE</OldValue>
<NewValue>IS_RCC_RTCCLKSOURCE</NewValue>
</Define>
<Define>
<OldValue>IS_RCC_SYSCLK_DIV</OldValue>
<NewValue>IS_RCC_HCLK</NewValue>
</Define>
<Define>
<OldValue>IS_RCC_HCLK_DIV</OldValue>
<NewValue>IS_RCC_PCLK</NewValue>
</Define>
<Define>
<OldValue>IS_RCC_PERIPHCLK</OldValue>
<NewValue>IS_RCC_PERIPHCLOCK</NewValue>
</Define>
<Define>
<OldValue>RCC_IT_HSI14</OldValue>
<NewValue>RCC_IT_HSI14RDY</NewValue>
</Define>
<Define>
<OldValue>IS_RCC_MCOSOURCE</OldValue>
<NewValue>IS_RCC_MCO1SOURCE</NewValue>
</Define>
<Define>
<OldValue>__HAL_RCC_MCO_CONFIG</OldValue>
<NewValue>__HAL_RCC_MCO1_CONFIG</NewValue>
</Define>
<Define>
<OldValue>RCC_MCO_NODIV</OldValue>
<NewValue>RCC_MCODIV_1</NewValue>
</Define>
<Define>
<OldValue>RCC_MCO_DIV1</OldValue>
<NewValue>RCC_MCODIV_1</NewValue>
</Define>
<Define>
<OldValue>RCC_MCO_DIV2</OldValue>
<NewValue>RCC_MCODIV_2</NewValue>
</Define>
<Define>
<OldValue>RCC_MCO_DIV4</OldValue>
<NewValue>RCC_MCODIV_4</NewValue>
</Define>
<Define>
<OldValue>RCC_MCO_DIV8</OldValue>
<NewValue>RCC_MCODIV_8</NewValue>
</Define>
<Define>
<OldValue>RCC_MCO_DIV16</OldValue>
<NewValue>RCC_MCODIV_16</NewValue>
</Define>
<Define>
<OldValue>RCC_MCO_DIV32</OldValue>
<NewValue>RCC_MCODIV_32</NewValue>
</Define>
<Define>
<OldValue>RCC_MCO_DIV64</OldValue>
<NewValue>RCC_MCODIV_64</NewValue>
</Define>
<Define>
<OldValue>RCC_MCO_DIV128</OldValue>
<NewValue>RCC_MCODIV_128</NewValue>
</Define>
<Define>
<OldValue>RCC_MCOSOURCE_NONE</OldValue>
<NewValue>RCC_MCO1SOURCE_NOCLOCK</NewValue>
</Define>
<Define>
<OldValue>RCC_MCOSOURCE_LSI</OldValue>
<NewValue>RCC_MCO1SOURCE_LSI</NewValue>
</Define>
<Define>
<OldValue>RCC_MCOSOURCE_LSE</OldValue>
<NewValue>RCC_MCO1SOURCE_LSE</NewValue>
</Define>
<Define>
<OldValue>RCC_MCOSOURCE_SYSCLK</OldValue>
<NewValue>RCC_MCO1SOURCE_SYSCLK</NewValue>
</Define>
<Define>
<OldValue>RCC_MCOSOURCE_HSI</OldValue>
<NewValue>RCC_MCO1SOURCE_HSI</NewValue>
</Define>
<Define>
<OldValue>RCC_MCOSOURCE_HSI14</OldValue>
<NewValue>RCC_MCO1SOURCE_HSI14</NewValue>
</Define>
<Define>
<OldValue>RCC_MCOSOURCE_HSI48</OldValue>
<NewValue>RCC_MCO1SOURCE_HSI48</NewValue>
</Define>
<Define>
<OldValue>RCC_MCOSOURCE_HSE</OldValue>
<NewValue>RCC_MCO1SOURCE_HSE</NewValue>
</Define>
<Define>
<OldValue>RCC_MCOSOURCE_PLLCLK_DIV1</OldValue>
<NewValue>RCC_MCO1SOURCE_PLLCLK</NewValue>
</Define>
<Define>
<OldValue>RCC_MCOSOURCE_PLLCLK_NODIV</OldValue>
<NewValue>RCC_MCO1SOURCE_PLLCLK</NewValue>
</Define>
<Define>
<OldValue>RCC_MCOSOURCE_PLLCLK_DIV2</OldValue>
<NewValue>RCC_MCO1SOURCE_PLLCLK_DIV2</NewValue>
</Define>
<Define>
<OldValue>RCC_RTCCLKSOURCE_NONE</OldValue>
<NewValue>RCC_RTCCLKSOURCE_NO_CLK</NewValue>
</Define>
<Define>
<OldValue>RCC_USBCLK_PLLSAI1</OldValue>
<NewValue>RCC_USBCLKSOURCE_PLLSAI1</NewValue>
</Define>
<Define>
<OldValue>RCC_USBCLK_PLL</OldValue>
<NewValue>RCC_USBCLKSOURCE_PLL</NewValue>
</Define>
<Define>
<OldValue>RCC_USBCLK_MSI</OldValue>
<NewValue>RCC_USBCLKSOURCE_MSI</NewValue>
</Define>
<Define>
<OldValue>RCC_USBCLKSOURCE_PLLCLK</OldValue>
<NewValue>RCC_USBCLKSOURCE_PLL</NewValue>
</Define>
<Define>
<OldValue>RCC_USBPLLCLK_DIV1</OldValue>
<NewValue>RCC_USBCLKSOURCE_PLL</NewValue>
</Define>
<Define>
<OldValue>RCC_USBPLLCLK_DIV1_5</OldValue>
<NewValue>RCC_USBCLKSOURCE_PLL_DIV1_5</NewValue>
</Define>
<Define>
<OldValue>RCC_USBPLLCLK_DIV2</OldValue>
<NewValue>RCC_USBCLKSOURCE_PLL_DIV2</NewValue>
</Define>
<Define>
<OldValue>RCC_USBPLLCLK_DIV3</OldValue>
<NewValue>RCC_USBCLKSOURCE_PLL_DIV3</NewValue>
</Define>
<Define>
<OldValue>HSION_BitNumber</OldValue>
<NewValue>RCC_HSION_BIT_NUMBER</NewValue>
</Define>
<Define>
<OldValue>HSION_BITNUMBER</OldValue>
<NewValue>RCC_HSION_BIT_NUMBER</NewValue>
</Define>
<Define>
<OldValue>HSEON_BitNumber</OldValue>
<NewValue>RCC_HSEON_BIT_NUMBER</NewValue>
</Define>
<Define>
<OldValue>HSEON_BITNUMBER</OldValue>
<NewValue>RCC_HSEON_BIT_NUMBER</NewValue>
</Define>
<Define>
<OldValue>MSION_BITNUMBER</OldValue>
<NewValue>RCC_MSION_BIT_NUMBER</NewValue>
</Define>
<Define>
<OldValue>CSSON_BitNumber</OldValue>
<NewValue>RCC_CSSON_BIT_NUMBER</NewValue>
</Define>
<Define>
<OldValue>CSSON_BITNUMBER</OldValue>
<NewValue>RCC_CSSON_BIT_NUMBER</NewValue>
</Define>
<Define>
<OldValue>PLLON_BitNumber</OldValue>
<NewValue>RCC_PLLON_BIT_NUMBER</NewValue>
</Define>
<Define>
<OldValue>PLLON_BITNUMBER</OldValue>
<NewValue>RCC_PLLON_BIT_NUMBER</NewValue>
</Define>
<Define>
<OldValue>PLLI2SON_BitNumber</OldValue>
<NewValue>RCC_PLLI2SON_BIT_NUMBER</NewValue>
</Define>
<Define>
<OldValue>I2SSRC_BitNumber</OldValue>
<NewValue>RCC_I2SSRC_BIT_NUMBER</NewValue>
</Define>
<Define>
<OldValue>RTCEN_BitNumber</OldValue>
<NewValue>RCC_RTCEN_BIT_NUMBER</NewValue>
</Define>
<Define>
<OldValue>RTCEN_BITNUMBER</OldValue>
<NewValue>RCC_RTCEN_BIT_NUMBER</NewValue>
</Define>
<Define>
<OldValue>BDRST_BitNumber</OldValue>
<NewValue>RCC_BDRST_BIT_NUMBER</NewValue>
</Define>
<Define>
<OldValue>BDRST_BITNUMBER</OldValue>
<NewValue>RCC_BDRST_BIT_NUMBER</NewValue>
</Define>
<Define>
<OldValue>RTCRST_BITNUMBER</OldValue>
<NewValue>RCC_RTCRST_BIT_NUMBER</NewValue>
</Define>
<Define>
<OldValue>LSION_BitNumber</OldValue>
<NewValue>RCC_LSION_BIT_NUMBER</NewValue>
</Define>
<Define>
<OldValue>LSION_BITNUMBER</OldValue>
<NewValue>RCC_LSION_BIT_NUMBER</NewValue>
</Define>
<Define>
<OldValue>LSEON_BitNumber</OldValue>
<NewValue>RCC_LSEON_BIT_NUMBER</NewValue>
</Define>
<Define>
<OldValue>LSEON_BITNUMBER</OldValue>
<NewValue>RCC_LSEON_BIT_NUMBER</NewValue>
</Define>
<Define>
<OldValue>LSEBYP_BITNUMBER</OldValue>
<NewValue>RCC_LSEBYP_BIT_NUMBER</NewValue>
</Define>
<Define>
<OldValue>PLLSAION_BitNumber</OldValue>
<NewValue>RCC_PLLSAION_BIT_NUMBER</NewValue>
</Define>
<Define>
<OldValue>TIMPRE_BitNumber</OldValue>
<NewValue>RCC_TIMPRE_BIT_NUMBER</NewValue>
</Define>
<Define>
<OldValue>RMVF_BitNumber</OldValue>
<NewValue>RCC_RMVF_BIT_NUMBER</NewValue>
</Define>
<Define>
<OldValue>RMVF_BITNUMBER</OldValue>
<NewValue>RCC_RMVF_BIT_NUMBER</NewValue>
</Define>
<Define>
<OldValue>RCC_CR2_HSI14TRIM_BitNumber</OldValue>
<NewValue>RCC_HSI14TRIM_BIT_NUMBER</NewValue>
</Define>
<Define>
<OldValue>CR_BYTE2_ADDRESS</OldValue>
<NewValue>RCC_CR_BYTE2_ADDRESS</NewValue>
</Define>
<Define>
<OldValue>CIR_BYTE1_ADDRESS</OldValue>
<NewValue>RCC_CIR_BYTE1_ADDRESS</NewValue>
</Define>
<Define>
<OldValue>CIR_BYTE2_ADDRESS</OldValue>
<NewValue>RCC_CIR_BYTE2_ADDRESS</NewValue>
</Define>
<Define>
<OldValue>BDCR_BYTE0_ADDRESS</OldValue>
<NewValue>RCC_BDCR_BYTE0_ADDRESS</NewValue>
</Define>
<Define>
<OldValue>DBP_TIMEOUT_VALUE</OldValue>
<NewValue>RCC_DBP_TIMEOUT_VALUE</NewValue>
</Define>
<Define>
<OldValue>LSE_TIMEOUT_VALUE</OldValue>
<NewValue>RCC_LSE_TIMEOUT_VALUE</NewValue>
</Define>
<Define>
<OldValue>CR_HSION_BB</OldValue>
<NewValue>RCC_CR_HSION_BB</NewValue>
</Define>
<Define>
<OldValue>CR_CSSON_BB</OldValue>
<NewValue>RCC_CR_CSSON_BB</NewValue>
</Define>
<Define>
<OldValue>CR_PLLON_BB</OldValue>
<NewValue>RCC_CR_PLLON_BB</NewValue>
</Define>
<Define>
<OldValue>CR_PLLI2SON_BB</OldValue>
<NewValue>RCC_CR_PLLI2SON_BB</NewValue>
</Define>
<Define>
<OldValue>CR_MSION_BB</OldValue>
<NewValue>RCC_CR_MSION_BB</NewValue>
</Define>
<Define>
<OldValue>CSR_LSION_BB</OldValue>
<NewValue>RCC_CSR_LSION_BB</NewValue>
</Define>
<Define>
<OldValue>CSR_LSEON_BB</OldValue>
<NewValue>RCC_CSR_LSEON_BB</NewValue>
</Define>
<Define>
<OldValue>CSR_LSEBYP_BB</OldValue>
<NewValue>RCC_CSR_LSEBYP_BB</NewValue>
</Define>
<Define>
<OldValue>CSR_RTCEN_BB</OldValue>
<NewValue>RCC_CSR_RTCEN_BB</NewValue>
</Define>
<Define>
<OldValue>CSR_RTCRST_BB</OldValue>
<NewValue>RCC_CSR_RTCRST_BB</NewValue>
</Define>
<Define>
<OldValue>CFGR_I2SSRC_BB</OldValue>
<NewValue>RCC_CFGR_I2SSRC_BB</NewValue>
</Define>
<Define>
<OldValue>BDCR_RTCEN_BB</OldValue>
<NewValue>RCC_BDCR_RTCEN_BB</NewValue>
</Define>
<Define>
<OldValue>BDCR_BDRST_BB</OldValue>
<NewValue>RCC_BDCR_BDRST_BB</NewValue>
</Define>
<Define>
<OldValue>CR_HSEON_BB</OldValue>
<NewValue>RCC_CR_HSEON_BB</NewValue>
</Define>
<Define>
<OldValue>CSR_RMVF_BB</OldValue>
<NewValue>RCC_CSR_RMVF_BB</NewValue>
</Define>
<Define>
<OldValue>CR_PLLSAION_BB</OldValue>
<NewValue>RCC_CR_PLLSAION_BB</NewValue>
</Define>
<Define>
<OldValue>DCKCFGR_TIMPRE_BB</OldValue>
<NewValue>RCC_DCKCFGR_TIMPRE_BB</NewValue>
</Define>
<Define>
<OldValue>__HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER</OldValue>
<NewValue>__HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER</OldValue>
<NewValue>__HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB</OldValue>
<NewValue>__HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB</OldValue>
<NewValue>__HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__HAL_RCC_CRS_CALCULATE_RELOADVALUE</OldValue>
<NewValue>__HAL_RCC_CRS_RELOADVALUE_CALCULATE</NewValue>
</Define>
<Define>
<OldValue>__HAL_RCC_GET_IT_SOURCE</OldValue>
<NewValue>__HAL_RCC_GET_IT</NewValue>
</Define>
<Define>
<OldValue>RCC_CRS_SYNCWARM</OldValue>
<NewValue>RCC_CRS_SYNCWARN</NewValue>
</Define>
<Define>
<OldValue>RCC_CRS_TRIMOV</OldValue>
<NewValue>RCC_CRS_TRIMOVF</NewValue>
</Define>
<Define>
<OldValue>RCC_PERIPHCLK_CK48</OldValue>
<NewValue>RCC_PERIPHCLK_CLK48</NewValue>
</Define>
<Define>
<OldValue>RCC_CK48CLKSOURCE_PLLI2SQ</OldValue>
<NewValue>RCC_CLK48CLKSOURCE_PLLI2SQ</NewValue>
</Define>
<Define>
<OldValue>IS_RCC_CK48CLKSOURCE</OldValue>
<NewValue>IS_RCC_CLK48CLKSOURCE</NewValue>
</Define>
<Define>
<OldValue>RCC_SDIOCLKSOURCE_CK48</OldValue>
<NewValue>RCC_SDIOCLKSOURCE_CLK48</NewValue>
</Define>
<Define>
<OldValue>RCC_CK48CLKSOURCE_PLLQ</OldValue>
<NewValue>RCC_CLK48CLKSOURCE_PLLQ</NewValue>
</Define>
<Define>
<OldValue>RCC_CK48CLKSOURCE_PLLSAIP</OldValue>
<NewValue>RCC_CLK48CLKSOURCE_PLLSAIP</NewValue>
</Define>
<Define>
<OldValue>__HAL_RCC_DFSDM_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_DFSDM1_CLK_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__HAL_RCC_DFSDM_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_DFSDM1_CLK_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__HAL_RCC_DFSDM_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_DFSDM1_IS_CLK_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__HAL_RCC_DFSDM_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_DFSDM1_IS_CLK_DISABLED</NewValue>
</Define>
<Define>
<OldValue>__HAL_RCC_DFSDM_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_DFSDM1_FORCE_RESET</NewValue>
</Define>
<Define>
<OldValue>__HAL_RCC_DFSDM_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_DFSDM1_RELEASE_RESET</NewValue>
</Define>
<Define>
<OldValue>__HAL_RCC_DFSDM_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__HAL_RCC_DFSDM_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED</OldValue>
<NewValue>__HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED</OldValue>
<NewValue>__HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED</NewValue>
</Define>
<Define>
<OldValue>DfsdmClockSelection</OldValue>
<NewValue>Dfsdm1ClockSelection</NewValue>
</Define>
<Define>
<OldValue>RCC_PERIPHCLK_DFSDM</OldValue>
<NewValue>RCC_PERIPHCLK_DFSDM1</NewValue>
</Define>
<Define>
<OldValue>RCC_DFSDMCLKSOURCE_PCLK</OldValue>
<NewValue>RCC_DFSDM1CLKSOURCE_PCLK</NewValue>
</Define>
<Define>
<OldValue>RCC_DFSDMCLKSOURCE_SYSCLK</OldValue>
<NewValue>RCC_DFSDM1CLKSOURCE_SYSCLK</NewValue>
</Define>
<Define>
<OldValue>__HAL_RCC_DFSDM_CONFIG</OldValue>
<NewValue>__HAL_RCC_DFSDM1_CONFIG</NewValue>
</Define>
<Define>
<OldValue>__HAL_RCC_GET_DFSDM_SOURCE</OldValue>
<NewValue>__HAL_RCC_GET_DFSDM1_SOURCE</NewValue>
</Define>
<Define>
<OldValue>__HAL_RTC_CLEAR_FLAG</OldValue>
<NewValue>__HAL_RTC_EXTI_CLEAR_FLAG</NewValue>
</Define>
<Define>
<OldValue>__HAL_RTC_DISABLE_IT</OldValue>
<NewValue>__HAL_RTC_EXTI_DISABLE_IT</NewValue>
</Define>
<Define>
<OldValue>__HAL_RTC_ENABLE_IT</OldValue>
<NewValue>__HAL_RTC_EXTI_ENABLE_IT</NewValue>
</Define>
<Define>
<OldValue>IS_ALARM</OldValue>
<NewValue>IS_RTC_ALARM</NewValue>
</Define>
<Define>
<OldValue>IS_ALARM_MASK</OldValue>
<NewValue>IS_RTC_ALARM_MASK</NewValue>
</Define>
<Define>
<OldValue>IS_TAMPER</OldValue>
<NewValue>IS_RTC_TAMPER</NewValue>
</Define>
<Define>
<OldValue>IS_TAMPER_ERASE_MODE</OldValue>
<NewValue>IS_RTC_TAMPER_ERASE_MODE</NewValue>
</Define>
<Define>
<OldValue>IS_TAMPER_FILTER</OldValue>
<NewValue>IS_RTC_TAMPER_FILTER</NewValue>
</Define>
<Define>
<OldValue>IS_TAMPER_INTERRUPT</OldValue>
<NewValue>IS_RTC_TAMPER_INTERRUPT</NewValue>
</Define>
<Define>
<OldValue>IS_TAMPER_MASKFLAG_STATE</OldValue>
<NewValue>IS_RTC_TAMPER_MASKFLAG_STATE</NewValue>
</Define>
<Define>
<OldValue>IS_TAMPER_PRECHARGE_DURATION</OldValue>
<NewValue>IS_RTC_TAMPER_PRECHARGE_DURATION</NewValue>
</Define>
<Define>
<OldValue>IS_TAMPER_PULLUP_STATE</OldValue>
<NewValue>IS_RTC_TAMPER_PULLUP_STATE</NewValue>
</Define>
<Define>
<OldValue>IS_TAMPER_SAMPLING_FREQ</OldValue>
<NewValue>IS_RTC_TAMPER_SAMPLING_FREQ</NewValue>
</Define>
<Define>
<OldValue>IS_TAMPER_TIMESTAMPONTAMPER_DETECTION</OldValue>
<NewValue>IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION</NewValue>
</Define>
<Define>
<OldValue>IS_TAMPER_TRIGGER</OldValue>
<NewValue>IS_RTC_TAMPER_TRIGGER</NewValue>
</Define>
<Define>
<OldValue>IS_WAKEUP_CLOCK</OldValue>
<NewValue>IS_RTC_WAKEUP_CLOCK</NewValue>
</Define>
<Define>
<OldValue>IS_WAKEUP_COUNTER</OldValue>
<NewValue>IS_RTC_WAKEUP_COUNTER</NewValue>
</Define>
<Define>
<OldValue>__RTC_WRITEPROTECTION_ENABLE</OldValue>
<NewValue>__HAL_RTC_WRITEPROTECTION_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__RTC_WRITEPROTECTION_DISABLE</OldValue>
<NewValue>__HAL_RTC_WRITEPROTECTION_DISABLE</NewValue>
</Define>
<Define>
<OldValue>SD_OCR_CID_CSD_OVERWRIETE</OldValue>
<NewValue>SD_OCR_CID_CSD_OVERWRITE</NewValue>
</Define>
<Define>
<OldValue>SD_CMD_SD_APP_STAUS</OldValue>
<NewValue>SD_CMD_SD_APP_STATUS</NewValue>
</Define>
<Define>
<OldValue>__SMARTCARD_ENABLE_IT</OldValue>
<NewValue>__HAL_SMARTCARD_ENABLE_IT</NewValue>
</Define>
<Define>
<OldValue>__SMARTCARD_DISABLE_IT</OldValue>
<NewValue>__HAL_SMARTCARD_DISABLE_IT</NewValue>
</Define>
<Define>
<OldValue>__SMARTCARD_ENABLE</OldValue>
<NewValue>__HAL_SMARTCARD_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__SMARTCARD_DISABLE</OldValue>
<NewValue>__HAL_SMARTCARD_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__SMARTCARD_DMA_REQUEST_ENABLE</OldValue>
<NewValue>__HAL_SMARTCARD_DMA_REQUEST_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__SMARTCARD_DMA_REQUEST_DISABLE</OldValue>
<NewValue>__HAL_SMARTCARD_DMA_REQUEST_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__HAL_SMARTCARD_GETCLOCKSOURCE</OldValue>
<NewValue>SMARTCARD_GETCLOCKSOURCE</NewValue>
</Define>
<Define>
<OldValue>__SMARTCARD_GETCLOCKSOURCE</OldValue>
<NewValue>SMARTCARD_GETCLOCKSOURCE</NewValue>
</Define>
<Define>
<OldValue>IS_SMARTCARD_ONEBIT_SAMPLING</OldValue>
<NewValue>IS_SMARTCARD_ONE_BIT_SAMPLE</NewValue>
</Define>
<Define>
<OldValue>__HAL_SMBUS_RESET_CR1</OldValue>
<NewValue>SMBUS_RESET_CR1</NewValue>
</Define>
<Define>
<OldValue>__HAL_SMBUS_RESET_CR2</OldValue>
<NewValue>SMBUS_RESET_CR2</NewValue>
</Define>
<Define>
<OldValue>__HAL_SMBUS_GENERATE_START</OldValue>
<NewValue>SMBUS_GENERATE_START</NewValue>
</Define>
<Define>
<OldValue>__HAL_SMBUS_GET_ADDR_MATCH</OldValue>
<NewValue>SMBUS_GET_ADDR_MATCH</NewValue>
</Define>
<Define>
<OldValue>__HAL_SMBUS_GET_DIR</OldValue>
<NewValue>SMBUS_GET_DIR</NewValue>
</Define>
<Define>
<OldValue>__HAL_SMBUS_GET_STOP_MODE</OldValue>
<NewValue>SMBUS_GET_STOP_MODE</NewValue>
</Define>
<Define>
<OldValue>__HAL_SMBUS_GET_PEC_MODE</OldValue>
<NewValue>SMBUS_GET_PEC_MODE</NewValue>
</Define>
<Define>
<OldValue>__HAL_SMBUS_GET_ALERT_ENABLED</OldValue>
<NewValue>SMBUS_GET_ALERT_ENABLED</NewValue>
</Define>
<Define>
<OldValue>__HAL_SPI_1LINE_TX</OldValue>
<NewValue>SPI_1LINE_TX</NewValue>
</Define>
<Define>
<OldValue>__HAL_SPI_1LINE_RX</OldValue>
<NewValue>SPI_1LINE_RX</NewValue>
</Define>
<Define>
<OldValue>__HAL_SPI_RESET_CRC</OldValue>
<NewValue>SPI_RESET_CRC</NewValue>
</Define>
<Define>
<OldValue>__HAL_UART_GETCLOCKSOURCE</OldValue>
<NewValue>UART_GETCLOCKSOURCE</NewValue>
</Define>
<Define>
<OldValue>__HAL_UART_MASK_COMPUTATION</OldValue>
<NewValue>UART_MASK_COMPUTATION</NewValue>
</Define>
<Define>
<OldValue>__UART_GETCLOCKSOURCE</OldValue>
<NewValue>UART_GETCLOCKSOURCE</NewValue>
</Define>
<Define>
<OldValue>__UART_MASK_COMPUTATION</OldValue>
<NewValue>UART_MASK_COMPUTATION</NewValue>
</Define>
<Define>
<OldValue>IS_UART_WAKEUPMETHODE</OldValue>
<NewValue>IS_UART_WAKEUPMETHOD</NewValue>
</Define>
<Define>
<OldValue>IS_UART_ONEBIT_SAMPLE</OldValue>
<NewValue>IS_UART_ONE_BIT_SAMPLE</NewValue>
</Define>
<Define>
<OldValue>IS_UART_ONEBIT_SAMPLING</OldValue>
<NewValue>IS_UART_ONE_BIT_SAMPLE</NewValue>
</Define>
<Define>
<OldValue>__USART_ENABLE_IT</OldValue>
<NewValue>__HAL_USART_ENABLE_IT</NewValue>
</Define>
<Define>
<OldValue>__USART_DISABLE_IT</OldValue>
<NewValue>__HAL_USART_DISABLE_IT</NewValue>
</Define>
<Define>
<OldValue>__USART_ENABLE</OldValue>
<NewValue>__HAL_USART_ENABLE</NewValue>
</Define>
<Define>
<OldValue>__USART_DISABLE</OldValue>
<NewValue>__HAL_USART_DISABLE</NewValue>
</Define>
<Define>
<OldValue>__HAL_USART_GETCLOCKSOURCE</OldValue>
<NewValue>USART_GETCLOCKSOURCE</NewValue>
</Define>
<Define>
<OldValue>__USART_GETCLOCKSOURCE</OldValue>
<NewValue>USART_GETCLOCKSOURCE</NewValue>
</Define>
<Define>
<OldValue>USB_EXTI_LINE_WAKEUP</OldValue>
<NewValue>USB_WAKEUP_EXTI_LINE</NewValue>
</Define>
<Define>
<OldValue>USB_FS_EXTI_TRIGGER_RISING_EDGE</OldValue>
<NewValue>USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE</NewValue>
</Define>
<Define>
<OldValue>USB_FS_EXTI_TRIGGER_FALLING_EDGE</OldValue>
<NewValue>USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE</NewValue>
</Define>
<Define>
<OldValue>USB_FS_EXTI_TRIGGER_BOTH_EDGE</OldValue>
<NewValue>USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE</NewValue>
</Define>
<Define>
<OldValue>USB_FS_EXTI_LINE_WAKEUP</OldValue>
<NewValue>USB_OTG_FS_WAKEUP_EXTI_LINE</NewValue>
</Define>
<Define>
<OldValue>USB_HS_EXTI_TRIGGER_RISING_EDGE</OldValue>
<NewValue>USB_OTG_HS_WAKEUP_EXTI_RISING_EDGE</NewValue>
</Define>
<Define>
<OldValue>USB_HS_EXTI_TRIGGER_FALLING_EDGE</OldValue>
<NewValue>USB_OTG_HS_WAKEUP_EXTI_FALLING_EDGE</NewValue>
</Define>
<Define>
<OldValue>USB_HS_EXTI_TRIGGER_BOTH_EDGE</OldValue>
<NewValue>USB_OTG_HS_WAKEUP_EXTI_RISING_FALLING_EDGE</NewValue>
</Define>
<Define>
<OldValue>USB_HS_EXTI_LINE_WAKEUP</OldValue>
<NewValue>USB_OTG_HS_WAKEUP_EXTI_LINE</NewValue>
</Define>
<Define>
<OldValue>__HAL_USB_EXTI_ENABLE_IT</OldValue>
<NewValue>__HAL_USB_WAKEUP_EXTI_ENABLE_IT</NewValue>
</Define>
<Define>
<OldValue>__HAL_USB_EXTI_DISABLE_IT</OldValue>
<NewValue>__HAL_USB_WAKEUP_EXTI_DISABLE_IT</NewValue>
</Define>
<Define>
<OldValue>__HAL_USB_EXTI_GET_FLAG</OldValue>
<NewValue>__HAL_USB_WAKEUP_EXTI_GET_FLAG</NewValue>
</Define>
<Define>
<OldValue>__HAL_USB_EXTI_CLEAR_FLAG</OldValue>
<NewValue>__HAL_USB_WAKEUP_EXTI_CLEAR_FLAG</NewValue>
</Define>
<Define>
<OldValue>__HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER</OldValue>
<NewValue>__HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGE</NewValue>
</Define>
<Define>
<OldValue>__HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER</OldValue>
<NewValue>__HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE</NewValue>
</Define>
<Define>
<OldValue>__HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER</OldValue>
<NewValue>__HAL_USB_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE</NewValue>
</Define>
<Define>
<OldValue>__HAL_USB_FS_EXTI_ENABLE_IT</OldValue>
<NewValue>__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT</NewValue>
</Define>
<Define>
<OldValue>__HAL_USB_FS_EXTI_DISABLE_IT</OldValue>
<NewValue>__HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT</NewValue>
</Define>
<Define>
<OldValue>__HAL_USB_FS_EXTI_GET_FLAG</OldValue>
<NewValue>__HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG</NewValue>
</Define>
<Define>
<OldValue>__HAL_USB_FS_EXTI_CLEAR_FLAG</OldValue>
<NewValue>__HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG</NewValue>
</Define>
<Define>
<OldValue>__HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER</OldValue>
<NewValue>__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE</NewValue>
</Define>
<Define>
<OldValue>__HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER</OldValue>
<NewValue>__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE</NewValue>
</Define>
<Define>
<OldValue>__HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER</OldValue>
<NewValue>__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE</NewValue>
</Define>
<Define>
<OldValue>__HAL_USB_FS_EXTI_GENERATE_SWIT</OldValue>
<NewValue>__HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT</NewValue>
</Define>
<Define>
<OldValue>__HAL_USB_HS_EXTI_ENABLE_IT</OldValue>
<NewValue>__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_IT</NewValue>
</Define>
<Define>
<OldValue>__HAL_USB_HS_EXTI_DISABLE_IT</OldValue>
<NewValue>__HAL_USB_OTG_HS_WAKEUP_EXTI_DISABLE_IT</NewValue>
</Define>
<Define>
<OldValue>__HAL_USB_HS_EXTI_GET_FLAG</OldValue>
<NewValue>__HAL_USB_OTG_HS_WAKEUP_EXTI_GET_FLAG</NewValue>
</Define>
<Define>
<OldValue>__HAL_USB_HS_EXTI_CLEAR_FLAG</OldValue>
<NewValue>__HAL_USB_OTG_HS_WAKEUP_EXTI_CLEAR_FLAG</NewValue>
</Define>
<Define>
<OldValue>__HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER</OldValue>
<NewValue>__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_EDGE</NewValue>
</Define>
<Define>
<OldValue>__HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER</OldValue>
<NewValue>__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_FALLING_EDGE</NewValue>
</Define>
<Define>
<OldValue>__HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER</OldValue>
<NewValue>__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE</NewValue>
</Define>
<Define>
<OldValue>__HAL_USB_HS_EXTI_GENERATE_SWIT</OldValue>
<NewValue>__HAL_USB_OTG_HS_WAKEUP_EXTI_GENERATE_SWIT</NewValue>
</Define>
<Define>
<OldValue>HAL_PCD_ActiveRemoteWakeup</OldValue>
<NewValue>HAL_PCD_ActivateRemoteWakeup</NewValue>
</Define>
<Define>
<OldValue>HAL_PCD_DeActiveRemoteWakeup</OldValue>
<NewValue>HAL_PCD_DeActivateRemoteWakeup</NewValue>
</Define>
<Define>
<OldValue>HAL_PCD_SetTxFiFo</OldValue>
<NewValue>HAL_PCDEx_SetTxFiFo</NewValue>
</Define>
<Define>
<OldValue>HAL_PCD_SetRxFiFo</OldValue>
<NewValue>HAL_PCDEx_SetRxFiFo</NewValue>
</Define>
<Define>
<OldValue>__HAL_TIM_SetICPrescalerValue</OldValue>
<NewValue>TIM_SET_ICPRESCALERVALUE</NewValue>
</Define>
<Define>
<OldValue>__HAL_TIM_ResetICPrescalerValue</OldValue>
<NewValue>TIM_RESET_ICPRESCALERVALUE</NewValue>
</Define>
<Define>
<OldValue>TIM_GET_ITSTATUS</OldValue>
<NewValue>__HAL_TIM_GET_IT_SOURCE</NewValue>
</Define>
<Define>
<OldValue>TIM_GET_CLEAR_IT</OldValue>
<NewValue>__HAL_TIM_CLEAR_IT</NewValue>
</Define>
<Define>
<OldValue>__HAL_TIM_GET_ITSTATUS</OldValue>
<NewValue>__HAL_TIM_GET_IT_SOURCE</NewValue>
</Define>
<Define>
<OldValue>__HAL_TIM_DIRECTION_STATUS</OldValue>
<NewValue>__HAL_TIM_IS_TIM_COUNTING_DOWN</NewValue>
</Define>
<Define>
<OldValue>__HAL_TIM_PRESCALER</OldValue>
<NewValue>__HAL_TIM_SET_PRESCALER</NewValue>
</Define>
<Define>
<OldValue>__HAL_TIM_SetCounter</OldValue>
<NewValue>__HAL_TIM_SET_COUNTER</NewValue>
</Define>
<Define>
<OldValue>__HAL_TIM_GetCounter</OldValue>
<NewValue>__HAL_TIM_GET_COUNTER</NewValue>
</Define>
<Define>
<OldValue>__HAL_TIM_SetAutoreload</OldValue>
<NewValue>__HAL_TIM_SET_AUTORELOAD</NewValue>
</Define>
<Define>
<OldValue>__HAL_TIM_GetAutoreload</OldValue>
<NewValue>__HAL_TIM_GET_AUTORELOAD</NewValue>
</Define>
<Define>
<OldValue>__HAL_TIM_SetClockDivision</OldValue>
<NewValue>__HAL_TIM_SET_CLOCKDIVISION</NewValue>
</Define>
<Define>
<OldValue>__HAL_TIM_GetClockDivision</OldValue>
<NewValue>__HAL_TIM_GET_CLOCKDIVISION</NewValue>
</Define>
<Define>
<OldValue>__HAL_TIM_SetICPrescaler</OldValue>
<NewValue>__HAL_TIM_SET_ICPRESCALER</NewValue>
</Define>
<Define>
<OldValue>__HAL_TIM_GetICPrescaler</OldValue>
<NewValue>__HAL_TIM_GET_ICPRESCALER</NewValue>
</Define>
<Define>
<OldValue>__HAL_TIM_SetCompare</OldValue>
<NewValue>__HAL_TIM_SET_COMPARE</NewValue>
</Define>
<Define>
<OldValue>__HAL_TIM_GetCompare</OldValue>
<NewValue>__HAL_TIM_GET_COMPARE</NewValue>
</Define>
<Define>
<OldValue>TIM_BREAKINPUTSOURCE_DFSDM</OldValue>
<NewValue>TIM_BREAKINPUTSOURCE_DFSDM1</NewValue>
</Define>
<Define>
<OldValue>__HAL_ETH_EXTI_ENABLE_IT</OldValue>
<NewValue>__HAL_ETH_WAKEUP_EXTI_ENABLE_IT</NewValue>
</Define>
<Define>
<OldValue>__HAL_ETH_EXTI_DISABLE_IT</OldValue>
<NewValue>__HAL_ETH_WAKEUP_EXTI_DISABLE_IT</NewValue>
</Define>
<Define>
<OldValue>__HAL_ETH_EXTI_GET_FLAG</OldValue>
<NewValue>__HAL_ETH_WAKEUP_EXTI_GET_FLAG</NewValue>
</Define>
<Define>
<OldValue>__HAL_ETH_EXTI_CLEAR_FLAG</OldValue>
<NewValue>__HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG</NewValue>
</Define>
<Define>
<OldValue>__HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER</OldValue>
<NewValue>__HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER</NewValue>
</Define>
<Define>
<OldValue>__HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER</OldValue>
<NewValue>__HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER</NewValue>
</Define>
<Define>
<OldValue>__HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER</OldValue>
<NewValue>__HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER</NewValue>
</Define>
<Define>
<OldValue>ETH_PROMISCIOUSMODE_ENABLE</OldValue>
<NewValue>ETH_PROMISCUOUS_MODE_ENABLE</NewValue>
</Define>
<Define>
<OldValue>ETH_PROMISCIOUSMODE_DISABLE</OldValue>
<NewValue>ETH_PROMISCUOUS_MODE_DISABLE</NewValue>
</Define>
<Define>
<OldValue>IS_ETH_PROMISCIOUS_MODE</OldValue>
<NewValue>IS_ETH_PROMISCUOUS_MODE</NewValue>
</Define>
<Define>
<OldValue>__HAL_LTDC_LAYER</OldValue>
<NewValue>LTDC_LAYER</NewValue>
</Define>
<Define>
<OldValue>SAI_OUTPUTDRIVE_DISABLED</OldValue>
<NewValue>SAI_OUTPUTDRIVE_DISABLE</NewValue>
</Define>
<Define>
<OldValue>SAI_OUTPUTDRIVE_ENABLED</OldValue>
<NewValue>SAI_OUTPUTDRIVE_ENABLE</NewValue>
</Define>
<Define>
<OldValue>SAI_MASTERDIVIDER_ENABLED</OldValue>
<NewValue>SAI_MASTERDIVIDER_ENABLE</NewValue>
</Define>
<Define>
<OldValue>SAI_MASTERDIVIDER_DISABLED</OldValue>
<NewValue>SAI_MASTERDIVIDER_DISABLE</NewValue>
</Define>
<Define>
<OldValue>SAI_STREOMODE</OldValue>
<NewValue>SAI_STEREOMODE</NewValue>
</Define>
<Define>
<OldValue>SAI_FIFOStatus_Empty</OldValue>
<NewValue>SAI_FIFOSTATUS_EMPTY</NewValue>
</Define>
<Define>
<OldValue>SAI_FIFOStatus_Less1QuarterFull</OldValue>
<NewValue>SAI_FIFOSTATUS_LESS1QUARTERFULL</NewValue>
</Define>
<Define>
<OldValue>SAI_FIFOStatus_1QuarterFull</OldValue>
<NewValue>SAI_FIFOSTATUS_1QUARTERFULL</NewValue>
</Define>
<Define>
<OldValue>SAI_FIFOStatus_HalfFull</OldValue>
<NewValue>SAI_FIFOSTATUS_HALFFULL</NewValue>
</Define>
<Define>
<OldValue>SAI_FIFOStatus_3QuartersFull</OldValue>
<NewValue>SAI_FIFOSTATUS_3QUARTERFULL</NewValue>
</Define>
<Define>
<OldValue>SAI_FIFOStatus_Full</OldValue>
<NewValue>SAI_FIFOSTATUS_FULL</NewValue>
</Define>
<Define>
<OldValue>IS_SAI_BLOCK_MONO_STREO_MODE</OldValue>
<NewValue>IS_SAI_BLOCK_MONO_STEREO_MODE</NewValue>
</Define>
<Define>
<OldValue>SAI_SYNCHRONOUS_EXT</OldValue>
<NewValue>SAI_SYNCHRONOUS_EXT_SAI1</NewValue>
</Define>
<Define>
<OldValue>SAI_SYNCEXT_IN_ENABLE</OldValue>
<NewValue>SAI_SYNCEXT_OUTBLOCKA_ENABLE</NewValue>
</Define>
<Define>
<OldValue>COMP_OUTPUT_TIM3IC1</OldValue>
<NewValue>COMP_OUTPUT_COMP1_TIM3IC1</NewValue>
<Condition>#if defined(STM32F373xC) || defined(STM32F378xx)</Condition>
</Define>
<Define>
<OldValue>COMP_OUTPUT_TIM3OCREFCLR</OldValue>
<NewValue>COMP_OUTPUT_COMP1_TIM3OCREFCLR</NewValue>
<Condition>#if defined(STM32F373xC) || defined(STM32F378xx)</Condition>
</Define>
<Define>
<OldValue>FMC_NAND_PCC_WAIT_FEATURE_DISABLE</OldValue>
<NewValue>FMC_NAND_WAIT_FEATURE_DISABLE</NewValue>
<Condition>#if defined(STM32L4) || defined(STM32F7)</Condition>
</Define>
<Define>
<OldValue>FMC_NAND_PCC_WAIT_FEATURE_ENABLE</OldValue>
<NewValue>FMC_NAND_WAIT_FEATURE_ENABLE</NewValue>
<Condition>#if defined(STM32L4) || defined(STM32F7)</Condition>
</Define>
<Define>
<OldValue>FMC_NAND_PCC_MEM_BUS_WIDTH_8</OldValue>
<NewValue>FMC_NAND_MEM_BUS_WIDTH_8</NewValue>
<Condition>#if defined(STM32L4) || defined(STM32F7)</Condition>
</Define>
<Define>
<OldValue>FMC_NAND_PCC_MEM_BUS_WIDTH_16</OldValue>
<NewValue>FMC_NAND_MEM_BUS_WIDTH_16</NewValue>
<Condition>#if defined(STM32L4) || defined(STM32F7)</Condition>
</Define>
<Define>
<OldValue>FMC_NAND_WAIT_FEATURE_DISABLE</OldValue>
<NewValue>FMC_NAND_PCC_WAIT_FEATURE_DISABLE</NewValue>
<Condition>!(#if defined(STM32L4) || defined(STM32F7))</Condition>
</Define>
<Define>
<OldValue>FMC_NAND_WAIT_FEATURE_ENABLE</OldValue>
<NewValue>FMC_NAND_PCC_WAIT_FEATURE_ENABLE</NewValue>
<Condition>!(#if defined(STM32L4) || defined(STM32F7))</Condition>
</Define>
<Define>
<OldValue>FMC_NAND_MEM_BUS_WIDTH_8</OldValue>
<NewValue>FMC_NAND_PCC_MEM_BUS_WIDTH_8</NewValue>
<Condition>!(#if defined(STM32L4) || defined(STM32F7))</Condition>
</Define>
<Define>
<OldValue>FMC_NAND_MEM_BUS_WIDTH_16</OldValue>
<NewValue>FMC_NAND_PCC_MEM_BUS_WIDTH_16</NewValue>
<Condition>!(#if defined(STM32L4) || defined(STM32F7))</Condition>
</Define>
<Define>
<OldValue>GPIO_AF12_SDMMC</OldValue>
<NewValue>GPIO_AF12_SDIO</NewValue>
<Condition>#if defined(STM32F4)</Condition>
</Define>
<Define>
<OldValue>GPIO_AF12_SDMMC1</OldValue>
<NewValue>GPIO_AF12_SDIO</NewValue>
<Condition>#if defined(STM32F4)</Condition>
</Define>
<Define>
<OldValue>GPIO_AF12_SDIO</OldValue>
<NewValue>GPIO_AF12_SDMMC1</NewValue>
<Condition>#if defined(STM32F7)</Condition>
</Define>
<Define>
<OldValue>GPIO_AF12_SDMMC</OldValue>
<NewValue>GPIO_AF12_SDMMC1</NewValue>
<Condition>#if defined(STM32F7)</Condition>
</Define>
<Define>
<OldValue>GPIO_AF12_SDIO</OldValue>
<NewValue>GPIO_AF12_SDMMC1</NewValue>
<Condition>#if defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>GPIO_AF12_SDMMC</OldValue>
<NewValue>GPIO_AF12_SDMMC1</NewValue>
<Condition>#if defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>GPIO_SPEED_LOW</OldValue>
<NewValue>GPIO_SPEED_FREQ_LOW</NewValue>
<Condition>#if defined(STM32L0) || defined(STM32L4) || defined(STM32F4) || defined(STM32F2) || defined(STM32F7)|| defined(STM32F1)|| defined(STM32F3)|| defined(STM32F0) </Condition>
</Define>
<Define>
<OldValue>GPIO_SPEED_MEDIUM</OldValue>
<NewValue>GPIO_SPEED_FREQ_MEDIUM</NewValue>
<Condition>#if defined(STM32L0)  || defined(STM32L4) || defined(STM32F4) || defined(STM32F2) || defined(STM32F7)|| defined(STM32F1)|| defined(STM32F3)|| defined(STM32F0)</Condition>
</Define>
<Define>
<OldValue>GPIO_SPEED_FAST</OldValue>
<NewValue>GPIO_SPEED_FREQ_HIGH</NewValue>
<Condition>#if defined(STM32L0) || defined(STM32L4) || defined(STM32F4) || defined(STM32F2) || defined(STM32F7)</Condition>
</Define>
<Define>
<OldValue>GPIO_SPEED_LOW</OldValue>
<NewValue>GPIO_SPEED_FREQ_MEDIUM</NewValue>
<Condition>#if defined(STM32L1)</Condition>
</Define>
<Define>
<OldValue>GPIO_SPEED_MEDIUM</OldValue>
<NewValue>GPIO_SPEED_FREQ_HIGH</NewValue>
<Condition>#if defined(STM32L1)</Condition>
</Define>
<Define>
<OldValue>GPIO_SPEED_VERY_LOW</OldValue>
<NewValue>GPIO_SPEED_FREQ_LOW</NewValue>
<Condition>#if defined(STM32L1)</Condition>
</Define>
<Define>  
<OldValue>GPIO_SPEED_HIGH</OldValue>
<NewValue>GPIO_SPEED_FREQ_VERY_HIGH</NewValue>
<Condition>#if defined(STM32L0) || defined(STM32L4) || defined(STM32F4) || defined(STM32F2) || defined(STM32F7) || defined(STM32L1)  </Condition>
</Define>
<Define>  
<OldValue>GPIO_SPEED_HIGH</OldValue>
<NewValue>GPIO_SPEED_FREQ_HIGH</NewValue>
<Condition>#if defined(STM32F0) || defined(STM32F3) || defined(STM32F1)  </Condition>
</Define>

<Define>
<OldValue>HAL_I2C_STATE_MEM_BUSY_TX</OldValue>
<NewValue>HAL_I2C_STATE_BUSY_TX</NewValue>
<Condition>#if defined(STM32F0) || defined(STM32F1) || defined(STM32F3) || defined(STM32G0) || defined(STM32L4) || defined(STM32L1)</Condition>
</Define>
<Define>
<OldValue>HAL_I2C_STATE_MEM_BUSY_RX</OldValue>
<NewValue>HAL_I2C_STATE_BUSY_RX</NewValue>
<Condition>#if defined(STM32F0) || defined(STM32F1) || defined(STM32F3) || defined(STM32G0) || defined(STM32L4) || defined(STM32L1)</Condition>
</Define>
<Define>
<OldValue>HAL_I2C_STATE_MASTER_BUSY_TX</OldValue>
<NewValue>HAL_I2C_STATE_BUSY_TX</NewValue>
<Condition>#if defined(STM32F0) || defined(STM32F1) || defined(STM32F3) || defined(STM32G0) || defined(STM32L4) || defined(STM32L1)</Condition>
</Define>
<Define>
<OldValue>HAL_I2C_STATE_MASTER_BUSY_RX</OldValue>
<NewValue>HAL_I2C_STATE_BUSY_RX</NewValue>
<Condition>#if defined(STM32F0) || defined(STM32F1) || defined(STM32F3) || defined(STM32G0) || defined(STM32L4) || defined(STM32L1)</Condition>
</Define>
<Define>
<OldValue>HAL_I2C_STATE_SLAVE_BUSY_TX</OldValue>
<NewValue>HAL_I2C_STATE_BUSY_TX</NewValue>
<Condition>#if defined(STM32F0) || defined(STM32F1) || defined(STM32F3) || defined(STM32G0) || defined(STM32L4) || defined(STM32L1)</Condition>
</Define>
<Define>
<OldValue>HAL_I2C_STATE_SLAVE_BUSY_RX</OldValue>
<NewValue>HAL_I2C_STATE_BUSY_RX</NewValue>
<Condition>#if defined(STM32F0) || defined(STM32F1) || defined(STM32F3) || defined(STM32G0) || defined(STM32L4) || defined(STM32L1)</Condition>
</Define>
<Define>
<OldValue>COMP_START</OldValue>
<NewValue>__HAL_COMP_ENABLE</NewValue>
<Condition>#if defined(STM32F3)</Condition>
</Define>
<Define>
<OldValue>COMP_STOP</OldValue>
<NewValue>__HAL_COMP_DISABLE</NewValue>
<Condition>#if defined(STM32F3)</Condition>
</Define>
<Define>
<OldValue>COMP_LOCK</OldValue>
<NewValue>__HAL_COMP_LOCK</NewValue>
<Condition>#if defined(STM32F3)</Condition>
</Define>
<Define>
<OldValue>__HAL_PVD_EXTI_ENABLE_IT(PWR_EXTI_LINE_PVD)</OldValue>
<NewValue>__HAL_PWR_PVD_EXTI_ENABLE_IT()</NewValue>
<Condition>#if defined (STM32F4)</Condition>
</Define>
<Define>
<OldValue>__HAL_PVD_EXTI_DISABLE_IT(PWR_EXTI_LINE_PVD)</OldValue>
<NewValue>__HAL_PWR_PVD_EXTI_DISABLE_IT()</NewValue>
<Condition>#if defined (STM32F4)</Condition>
</Define>
<Define>
<OldValue>__HAL_PVD_EXTI_GET_FLAG(PWR_EXTI_LINE_PVD)</OldValue>
<NewValue>__HAL_PWR_PVD_EXTI_GET_FLAG()</NewValue>
<Condition>#if defined (STM32F4)</Condition>
</Define>
<Define>
<OldValue>__HAL_PVD_EXTI_CLEAR_FLAG(PWR_EXTI_LINE_PVD)</OldValue>
<NewValue>__HAL_PWR_PVD_EXTI_CLEAR_FLAG()</NewValue>
<Condition>#if defined (STM32F4)</Condition>
</Define>
<Define>
<OldValue>__HAL_PVD_EXTI_GENERATE_SWIT(PWR_EXTI_LINE_PVD)</OldValue>
<NewValue>__HAL_PWR_PVD_EXTI_GENERATE_SWIT()</NewValue>
<Condition>#if defined (STM32F4)</Condition>
</Define>
<Define>
<OldValue>__HAL_PVD_EXTI_CLEAR_FLAG</OldValue>
<NewValue>__HAL_PWR_PVD_EXTI_CLEAR_FLAG</NewValue>
<Condition>!(#if defined (STM32F4))</Condition>
</Define>
<Define>
<OldValue>__HAL_PVD_EXTI_DISABLE_IT</OldValue>
<NewValue>__HAL_PWR_PVD_EXTI_DISABLE_IT</NewValue>
<Condition>!(#if defined (STM32F4))</Condition>
</Define>
<Define>
<OldValue>__HAL_PVD_EXTI_ENABLE_IT</OldValue>
<NewValue>__HAL_PWR_PVD_EXTI_ENABLE_IT</NewValue>
<Condition>!(#if defined (STM32F4))</Condition>
</Define>
<Define>
<OldValue>__HAL_PVD_EXTI_GENERATE_SWIT</OldValue>
<NewValue>__HAL_PWR_PVD_EXTI_GENERATE_SWIT</NewValue>
<Condition>!(#if defined (STM32F4))</Condition>
</Define>
<Define>
<OldValue>__HAL_PVD_EXTI_GET_FLAG</OldValue>
<NewValue>__HAL_PWR_PVD_EXTI_GET_FLAG</NewValue>
<Condition>!(#if defined (STM32F4))</Condition>
</Define>
<Define>
<OldValue>__HAL_RCC_SDMMC1_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_SDIO_FORCE_RESET</NewValue>
<Condition>#if defined(STM32F4)</Condition>
</Define>
<Define>
<OldValue>__HAL_RCC_SDMMC1_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_SDIO_RELEASE_RESET</NewValue>
<Condition>#if defined(STM32F4)</Condition>
</Define>
<Define>
<OldValue>__HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_SDIO_CLK_SLEEP_ENABLE</NewValue>
<Condition>#if defined(STM32F4)</Condition>
</Define>
<Define>
<OldValue>__HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_SDIO_CLK_SLEEP_DISABLE</NewValue>
<Condition>#if defined(STM32F4)</Condition>
</Define>
<Define>
<OldValue>__HAL_RCC_SDMMC1_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_SDIO_CLK_ENABLE</NewValue>
<Condition>#if defined(STM32F4)</Condition>
</Define>
<Define>
<OldValue>__HAL_RCC_SDMMC1_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_SDIO_CLK_DISABLE</NewValue>
<Condition>#if defined(STM32F4)</Condition>
</Define>
<Define>
<OldValue>__HAL_RCC_SDMMC1_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_SDIO_IS_CLK_ENABLED</NewValue>
<Condition>#if defined(STM32F4)</Condition>
</Define>
<Define>
<OldValue>__HAL_RCC_SDMMC1_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_SDIO_IS_CLK_DISABLED</NewValue>
<Condition>#if defined(STM32F4)</Condition>
</Define>
<Define>
<OldValue>Sdmmc1ClockSelection</OldValue>
<NewValue>SdioClockSelection</NewValue>
<Condition>#if defined(STM32F4)</Condition>
</Define>
<Define>
<OldValue>RCC_PERIPHCLK_SDMMC1</OldValue>
<NewValue>RCC_PERIPHCLK_SDIO</NewValue>
<Condition>#if defined(STM32F4)</Condition>
</Define>
<Define>
<OldValue>RCC_SDMMC1CLKSOURCE_CLK48</OldValue>
<NewValue>RCC_SDIOCLKSOURCE_CK48</NewValue>
<Condition>#if defined(STM32F4)</Condition>
</Define>
<Define>
<OldValue>RCC_SDMMC1CLKSOURCE_SYSCLK</OldValue>
<NewValue>RCC_SDIOCLKSOURCE_SYSCLK</NewValue>
<Condition>#if defined(STM32F4)</Condition>
</Define>
<Define>
<OldValue>__HAL_RCC_SDMMC1_CONFIG</OldValue>
<NewValue>__HAL_RCC_SDIO_CONFIG</NewValue>
<Condition>#if defined(STM32F4)</Condition>
</Define>
<Define>
<OldValue>__HAL_RCC_GET_SDMMC1_SOURCE</OldValue>
<NewValue>__HAL_RCC_GET_SDIO_SOURCE</NewValue>
<Condition>#if defined(STM32F4)</Condition>
</Define>
<Define>
<OldValue>__HAL_RCC_SDIO_FORCE_RESET</OldValue>
<NewValue>__HAL_RCC_SDMMC1_FORCE_RESET</NewValue>
<Condition>#if defined(STM32F7) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>__HAL_RCC_SDIO_RELEASE_RESET</OldValue>
<NewValue>__HAL_RCC_SDMMC1_RELEASE_RESET</NewValue>
<Condition>#if defined(STM32F7) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>__HAL_RCC_SDIO_CLK_SLEEP_ENABLE</OldValue>
<NewValue>__HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE</NewValue>
<Condition>#if defined(STM32F7) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>__HAL_RCC_SDIO_CLK_SLEEP_DISABLE</OldValue>
<NewValue>__HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE</NewValue>
<Condition>#if defined(STM32F7) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>__HAL_RCC_SDIO_CLK_ENABLE</OldValue>
<NewValue>__HAL_RCC_SDMMC1_CLK_ENABLE</NewValue>
<Condition>#if defined(STM32F7) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>__HAL_RCC_SDIO_CLK_DISABLE</OldValue>
<NewValue>__HAL_RCC_SDMMC1_CLK_DISABLE</NewValue>
<Condition>#if defined(STM32F7) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>__HAL_RCC_SDIO_IS_CLK_ENABLED</OldValue>
<NewValue>__HAL_RCC_SDMMC1_IS_CLK_ENABLED</NewValue>
<Condition>#if defined(STM32F7) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>__HAL_RCC_SDIO_IS_CLK_DISABLED</OldValue>
<NewValue>__HAL_RCC_SDMMC1_IS_CLK_DISABLED</NewValue>
<Condition>#if defined(STM32F7) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>SdioClockSelection</OldValue>
<NewValue>Sdmmc1ClockSelection</NewValue>
<Condition>#if defined(STM32F7) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>RCC_PERIPHCLK_SDIO</OldValue>
<NewValue>RCC_PERIPHCLK_SDMMC1</NewValue>
<Condition>#if defined(STM32F7) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>__HAL_RCC_SDIO_CONFIG</OldValue>
<NewValue>__HAL_RCC_SDMMC1_CONFIG</NewValue>
<Condition>#if defined(STM32F7) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>__HAL_RCC_GET_SDIO_SOURCE</OldValue>
<NewValue>__HAL_RCC_GET_SDMMC1_SOURCE</NewValue>
<Condition>#if defined(STM32F7) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>RCC_SDIOCLKSOURCE_CK48</OldValue>
<NewValue>RCC_SDMMC1CLKSOURCE_CLK48</NewValue>
<Condition>#if defined(STM32F7)</Condition>
</Define>
<Define>
<OldValue>RCC_SDIOCLKSOURCE_SYSCLK</OldValue>
<NewValue>RCC_SDMMC1CLKSOURCE_SYSCLK</NewValue>
<Condition>#if defined(STM32F7)</Condition>
</Define>
<Define>
<OldValue>RCC_IT_LSECSS</OldValue>
<NewValue>RCC_IT_CSSLSE</NewValue>
<Condition>#if defined(STM32L0)</Condition>
</Define>
<Define>
<OldValue>RCC_IT_CSS</OldValue>
<NewValue>RCC_IT_CSSHSE</NewValue>
<Condition>#if defined(STM32L0)</Condition>
</Define>
<Define>
<OldValue>__HAL_RTC_EXTI_CLEAR_FLAG(RTC_EXTI_LINE_ALARM_EVENT)</OldValue>
<NewValue>__HAL_RTC_ALARM_EXTI_CLEAR_FLAG()</NewValue>
<Condition>#if defined (STM32F1)</Condition>
</Define>
<Define>
<OldValue>__HAL_RTC_EXTI_ENABLE_IT(RTC_EXTI_LINE_ALARM_EVENT)</OldValue>
<NewValue>__HAL_RTC_ALARM_EXTI_ENABLE_IT()</NewValue>
<Condition>#if defined (STM32F1)</Condition>
</Define>
<Define>
<OldValue>__HAL_RTC_EXTI_DISABLE_IT(RTC_EXTI_LINE_ALARM_EVENT)</OldValue>
<NewValue>__HAL_RTC_ALARM_EXTI_DISABLE_IT()</NewValue>
<Condition>#if defined (STM32F1)</Condition>
</Define>
<Define>
<OldValue>__HAL_RTC_EXTI_GET_FLAG(RTC_EXTI_LINE_ALARM_EVENT)</OldValue>
<NewValue>__HAL_RTC_ALARM_EXTI_GET_FLAG()</NewValue>
<Condition>#if defined (STM32F1)</Condition>
</Define>
<Define>
<OldValue>__HAL_RTC_EXTI_GENERATE_SWIT(RTC_EXTI_LINE_ALARM_EVENT)</OldValue>
<NewValue>__HAL_RTC_ALARM_EXTI_GENERATE_SWIT()</NewValue>
<Condition>#if defined (STM32F1)</Condition>
</Define>
<Define>
<OldValue>SD_SDMMC_DISABLED</OldValue>
<NewValue>SD_SDIO_DISABLED</NewValue>
<Condition>#if defined(STM32F4)</Condition>
</Define>
<Define>
<OldValue>SD_SDMMC_FUNCTION_BUSY</OldValue>
<NewValue>SD_SDIO_FUNCTION_BUSY</NewValue>
<Condition>#if defined(STM32F4)</Condition>
</Define>
<Define>
<OldValue>SD_SDMMC_FUNCTION_FAILED</OldValue>
<NewValue>SD_SDIO_FUNCTION_FAILED</NewValue>
<Condition>#if defined(STM32F4)</Condition>
</Define>
<Define>
<OldValue>SD_SDMMC_UNKNOWN_FUNCTION</OldValue>
<NewValue>SD_SDIO_UNKNOWN_FUNCTION</NewValue>
<Condition>#if defined(STM32F4)</Condition>
</Define>
<Define>
<OldValue>SD_CMD_SDMMC_SEN_OP_COND</OldValue>
<NewValue>SD_CMD_SDIO_SEN_OP_COND</NewValue>
<Condition>#if defined(STM32F4)</Condition>
</Define>
<Define>
<OldValue>SD_CMD_SDMMC_RW_DIRECT</OldValue>
<NewValue>SD_CMD_SDIO_RW_DIRECT</NewValue>
<Condition>#if defined(STM32F4)</Condition>
</Define>
<Define>
<OldValue>SD_CMD_SDMMC_RW_EXTENDED</OldValue>
<NewValue>SD_CMD_SDIO_RW_EXTENDED</NewValue>
<Condition>#if defined(STM32F4)</Condition>
</Define>
<Define>
<OldValue>__HAL_SD_SDMMC_ENABLE</OldValue>
<NewValue>__HAL_SD_SDIO_ENABLE</NewValue>
<Condition>#if defined(STM32F4)</Condition>
</Define>
<Define>
<OldValue>__HAL_SD_SDMMC_DISABLE</OldValue>
<NewValue>__HAL_SD_SDIO_DISABLE</NewValue>
<Condition>#if defined(STM32F4)</Condition>
</Define>
<Define>
<OldValue>__HAL_SD_SDMMC_DMA_ENABLE</OldValue>
<NewValue>__HAL_SD_SDIO_DMA_ENABLE</NewValue>
<Condition>#if defined(STM32F4)</Condition>
</Define>
<Define>
<OldValue>__HAL_SD_SDMMC_DMA_DISABLE</OldValue>
<NewValue>__HAL_SD_SDIO_DMA_DISABL</NewValue>
<Condition>#if defined(STM32F4)</Condition>
</Define>
<Define>
<OldValue>__HAL_SD_SDMMC_ENABLE_IT</OldValue>
<NewValue>__HAL_SD_SDIO_ENABLE_IT</NewValue>
<Condition>#if defined(STM32F4)</Condition>
</Define>
<Define>
<OldValue>__HAL_SD_SDMMC_DISABLE_IT</OldValue>
<NewValue>__HAL_SD_SDIO_DISABLE_IT</NewValue>
<Condition>#if defined(STM32F4)</Condition>
</Define>
<Define>
<OldValue>__HAL_SD_SDMMC_GET_FLAG</OldValue>
<NewValue>__HAL_SD_SDIO_GET_FLAG</NewValue>
<Condition>#if defined(STM32F4)</Condition>
</Define>
<Define>
<OldValue>__HAL_SD_SDMMC_CLEAR_FLAG</OldValue>
<NewValue>__HAL_SD_SDIO_CLEAR_FLAG</NewValue>
<Condition>#if defined(STM32F4)</Condition>
</Define>
<Define>
<OldValue>__HAL_SD_SDMMC_GET_IT</OldValue>
<NewValue>__HAL_SD_SDIO_GET_IT</NewValue>
<Condition>#if defined(STM32F4)</Condition>
</Define>
<Define>
<OldValue>__HAL_SD_SDMMC_CLEAR_IT</OldValue>
<NewValue>__HAL_SD_SDIO_CLEAR_IT</NewValue>
<Condition>#if defined(STM32F4)</Condition>
</Define>
<Define>
<OldValue>SDMMC_STATIC_FLAGS</OldValue>
<NewValue>SDIO_STATIC_FLAGS</NewValue>
<Condition>#if defined(STM32F4)</Condition>
</Define>
<Define>
<OldValue>SDMMC_CMD0TIMEOUT</OldValue>
<NewValue>SDIO_CMD0TIMEOUT</NewValue>
<Condition>#if defined(STM32F4)</Condition>
</Define>
<Define>
<OldValue>SD_SDMMC_SEND_IF_COND</OldValue>
<NewValue>SD_SDIO_SEND_IF_COND</NewValue>
<Condition>#if defined(STM32F4)</Condition>
</Define>
<Define>
<OldValue>SDMMC1_IRQn</OldValue>
<NewValue>SDIO_IRQn</NewValue>
<Condition>#if defined(STM32F4)</Condition>
</Define>
<Define>
<OldValue>SDMMC1_IRQHandler</OldValue>
<NewValue>SDIO_IRQHandler</NewValue>
<Condition>#if defined(STM32F4)</Condition>
</Define>
<Define>
<OldValue>SD_SDIO_DISABLED</OldValue>
<NewValue>SD_SDMMC_DISABLED</NewValue>
<Condition>#if defined(STM32F7) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>SD_SDIO_FUNCTION_BUSY</OldValue>
<NewValue>SD_SDMMC_FUNCTION_BUSY</NewValue>
<Condition>#if defined(STM32F7) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>SD_SDIO_FUNCTION_FAILED</OldValue>
<NewValue>SD_SDMMC_FUNCTION_FAILED</NewValue>
<Condition>#if defined(STM32F7) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>SD_SDIO_UNKNOWN_FUNCTION</OldValue>
<NewValue>SD_SDMMC_UNKNOWN_FUNCTION</NewValue>
<Condition>#if defined(STM32F7) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>SD_CMD_SDIO_SEN_OP_COND</OldValue>
<NewValue>SD_CMD_SDMMC_SEN_OP_COND</NewValue>
<Condition>#if defined(STM32F7) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>SD_CMD_SDIO_RW_DIRECT</OldValue>
<NewValue>SD_CMD_SDMMC_RW_DIRECT</NewValue>
<Condition>#if defined(STM32F7) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>SD_CMD_SDIO_RW_EXTENDED</OldValue>
<NewValue>SD_CMD_SDMMC_RW_EXTENDED</NewValue>
<Condition>#if defined(STM32F7) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>__HAL_SD_SDIO_ENABLE</OldValue>
<NewValue>__HAL_SD_SDMMC_ENABLE</NewValue>
<Condition>#if defined(STM32F7) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>__HAL_SD_SDIO_DISABLE</OldValue>
<NewValue>__HAL_SD_SDMMC_DISABLE</NewValue>
<Condition>#if defined(STM32F7) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>__HAL_SD_SDIO_DMA_ENABLE</OldValue>
<NewValue>__HAL_SD_SDMMC_DMA_ENABLE</NewValue>
<Condition>#if defined(STM32F7) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>__HAL_SD_SDIO_DMA_DISABL</OldValue>
<NewValue>__HAL_SD_SDMMC_DMA_DISABLE</NewValue>
<Condition>#if defined(STM32F7) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>__HAL_SD_SDIO_ENABLE_IT</OldValue>
<NewValue>__HAL_SD_SDMMC_ENABLE_IT</NewValue>
<Condition>#if defined(STM32F7) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>__HAL_SD_SDIO_DISABLE_IT</OldValue>
<NewValue>__HAL_SD_SDMMC_DISABLE_IT</NewValue>
<Condition>#if defined(STM32F7) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>__HAL_SD_SDIO_GET_FLAG</OldValue>
<NewValue>__HAL_SD_SDMMC_GET_FLAG</NewValue>
<Condition>#if defined(STM32F7) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>__HAL_SD_SDIO_CLEAR_FLAG</OldValue>
<NewValue>__HAL_SD_SDMMC_CLEAR_FLAG</NewValue>
<Condition>#if defined(STM32F7) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>__HAL_SD_SDIO_GET_IT</OldValue>
<NewValue>__HAL_SD_SDMMC_GET_IT</NewValue>
<Condition>#if defined(STM32F7) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>__HAL_SD_SDIO_CLEAR_IT</OldValue>
<NewValue>__HAL_SD_SDMMC_CLEAR_IT</NewValue>
<Condition>#if defined(STM32F7) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>SDIO_STATIC_FLAGS</OldValue>
<NewValue>SDMMC_STATIC_FLAGS</NewValue>
<Condition>#if defined(STM32F7) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>SDIO_CMD0TIMEOUT</OldValue>
<NewValue>SDMMC_CMD0TIMEOUT</NewValue>
<Condition>#if defined(STM32F7) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>SD_SDIO_SEND_IF_COND</OldValue>
<NewValue>SD_SDMMC_SEND_IF_COND</NewValue>
<Condition>#if defined(STM32F7) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>SDIO_IRQn</OldValue>
<NewValue>SDMMC1_IRQn</NewValue>
<Condition>#if defined(STM32F7) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>SDIO_IRQHandler</OldValue>
<NewValue>SDMMC1_IRQHandler</NewValue>
<Condition>#if defined(STM32F7) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>COMP_WINDOWMODE_ENABLE</OldValue>
<NewValue>COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON</NewValue>
<Condition>#if defined(STM32L0) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>COMP_NONINVERTINGINPUT_IO1</OldValue>
<NewValue>COMP_INPUT_PLUS_IO1</NewValue>
<Condition>#if defined(STM32L0) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>COMP_NONINVERTINGINPUT_IO2</OldValue>
<NewValue>COMP_INPUT_PLUS_IO2</NewValue>
<Condition>#if defined(STM32L0) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>COMP_NONINVERTINGINPUT_IO3</OldValue>
<NewValue>COMP_INPUT_PLUS_IO3</NewValue>
<Condition>#if defined(STM32L0) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>COMP_NONINVERTINGINPUT_IO4</OldValue>
<NewValue>COMP_INPUT_PLUS_IO4</NewValue>
<Condition>#if defined(STM32L0) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>COMP_NONINVERTINGINPUT_IO5</OldValue>
<NewValue>COMP_INPUT_PLUS_IO5</NewValue>
<Condition>#if defined(STM32L0) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>COMP_NONINVERTINGINPUT_IO6</OldValue>
<NewValue>COMP_INPUT_PLUS_IO6</NewValue>
<Condition>#if defined(STM32L0) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>COMP_INVERTINGINPUT_1_4VREFINT</OldValue>
<NewValue>COMP_INPUT_MINUS_1_4VREFINT</NewValue>
<Condition>#if defined(STM32L0) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>COMP_INVERTINGINPUT_1_2VREFINT</OldValue>
<NewValue>COMP_INPUT_MINUS_1_2VREFINT</NewValue>
<Condition>#if defined(STM32L0) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>COMP_INVERTINGINPUT_3_4VREFINT</OldValue>
<NewValue>COMP_INPUT_MINUS_3_4VREFINT</NewValue>
<Condition>#if defined(STM32L0) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>COMP_INVERTINGINPUT_VREFINT</OldValue>
<NewValue>COMP_INPUT_MINUS_VREFINT</NewValue>
<Condition>#if defined(STM32L0) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>COMP_INVERTINGINPUT_DAC1_CH1</OldValue>
<NewValue>COMP_INPUT_MINUS_DAC1_CH1</NewValue>
<Condition>#if defined(STM32L0) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>COMP_INVERTINGINPUT_DAC1_CH2</OldValue>
<NewValue>COMP_INPUT_MINUS_DAC1_CH2</NewValue>
<Condition>#if defined(STM32L0) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>COMP_INVERTINGINPUT_DAC1</OldValue>
<NewValue>COMP_INPUT_MINUS_DAC1_CH1</NewValue>
<Condition>#if defined(STM32L0) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>COMP_INVERTINGINPUT_DAC2</OldValue>
<NewValue>COMP_INPUT_MINUS_DAC1_CH2</NewValue>
<Condition>#if defined(STM32L0) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>COMP_INVERTINGINPUT_IO1</OldValue>
<NewValue>COMP_INPUT_MINUS_IO1</NewValue>
<Condition>#if defined(STM32L0) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>COMP_INVERTINGINPUT_IO2</OldValue>
<NewValue>COMP_INPUT_MINUS_DAC1_CH2</NewValue>
<Condition>#if defined(STM32L0)</Condition>
</Define>
<Define>
<OldValue>COMP_INVERTINGINPUT_IO3</OldValue>
<NewValue>COMP_INPUT_MINUS_IO2</NewValue>
<Condition>#if defined(STM32L0)</Condition>
</Define>
<Define>
<OldValue>COMP_INVERTINGINPUT_IO2</OldValue>
<NewValue>COMP_INPUT_MINUS_IO2</NewValue>
<Condition>#if defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>COMP_INVERTINGINPUT_IO3</OldValue>
<NewValue>COMP_INPUT_MINUS_IO3</NewValue>
<Condition>#if defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>COMP_INVERTINGINPUT_IO4</OldValue>
<NewValue>COMP_INPUT_MINUS_IO4</NewValue>
<Condition>#if defined(STM32L0) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>COMP_INVERTINGINPUT_IO5</OldValue>
<NewValue>COMP_INPUT_MINUS_IO5</NewValue>
<Condition>#if defined(STM32L0) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>COMP_OUTPUTLEVEL_LOW</OldValue>
<NewValue>COMP_OUTPUT_LEVEL_LOW</NewValue>
<Condition>#if defined(STM32L0) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>COMP_OUTPUTLEVEL_HIGH</OldValue>
<NewValue>COMP_OUTPUT_LEVEL_HIGH</NewValue>
<Condition>#if defined(STM32L0) || defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>COMP_BLANKINGSRCE_TIM1OC5</OldValue>
<NewValue>COMP_BLANKINGSRC_TIM1_OC5_COMP1</NewValue>
<Condition>#if defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>COMP_BLANKINGSRCE_TIM2OC3</OldValue>
<NewValue>COMP_BLANKINGSRC_TIM2_OC3_COMP1</NewValue>
<Condition>#if defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>COMP_BLANKINGSRCE_TIM3OC3</OldValue>
<NewValue>COMP_BLANKINGSRC_TIM3_OC3_COMP1</NewValue>
<Condition>#if defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>COMP_BLANKINGSRCE_TIM3OC4</OldValue>
<NewValue>COMP_BLANKINGSRC_TIM3_OC4_COMP2</NewValue>
<Condition>#if defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>COMP_BLANKINGSRCE_TIM8OC5</OldValue>
<NewValue>COMP_BLANKINGSRC_TIM8_OC5_COMP2</NewValue>
<Condition>#if defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>COMP_BLANKINGSRCE_TIM15OC1</OldValue>
<NewValue>COMP_BLANKINGSRC_TIM15_OC1_COMP2</NewValue>
<Condition>#if defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>COMP_BLANKINGSRCE_NONE</OldValue>
<NewValue>COMP_BLANKINGSRC_NONE</NewValue>
<Condition>#if defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>COMP_MODE_HIGHSPEED</OldValue>
<NewValue>COMP_POWERMODE_MEDIUMSPEED</NewValue>
<Condition>#if defined(STM32L0)</Condition>
</Define>
<Define>
<OldValue>COMP_MODE_LOWSPEED</OldValue>
<NewValue>COMP_POWERMODE_ULTRALOWPOWER</NewValue>
<Condition>#if defined(STM32L0)</Condition>
</Define>
<Define>
<OldValue>COMP_MODE_HIGHSPEED</OldValue>
<NewValue>COMP_POWERMODE_HIGHSPEED</NewValue>
<Condition>#if defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>COMP_MODE_MEDIUMSPEED</OldValue>
<NewValue>COMP_POWERMODE_MEDIUMSPEED</NewValue>
<Condition>#if defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>COMP_MODE_LOWPOWER</OldValue>
<NewValue>COMP_POWERMODE_LOWPOWER</NewValue>
<Condition>#if defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>COMP_MODE_ULTRALOWPOWER</OldValue>
<NewValue>COMP_POWERMODE_ULTRALOWPOWER</NewValue>
<Condition>#if defined(STM32L4)</Condition>
</Define>
<Define>
<OldValue>DMA2D_ARGB8888</OldValue>
<NewValue>DMA2D_OUTPUT_ARGB8888</NewValue>
<Condition>#if defined(STM32L4) || defined(STM32F7) || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</Condition>
</Define>
<Define>
<OldValue>DMA2D_RGB888</OldValue>
<NewValue>DMA2D_OUTPUT_RGB888</NewValue>
<Condition>#if defined(STM32L4) || defined(STM32F7) || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</Condition>
</Define>
<Define>
<OldValue>DMA2D_RGB565</OldValue>
<NewValue>DMA2D_OUTPUT_RGB565</NewValue>
<Condition>#if defined(STM32L4) || defined(STM32F7) || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</Condition>
</Define>
<Define>
<OldValue>DMA2D_ARGB1555</OldValue>
<NewValue>DMA2D_OUTPUT_ARGB1555</NewValue>
<Condition>#if defined(STM32L4) || defined(STM32F7) || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</Condition>
</Define>
<Define>
<OldValue>DMA2D_ARGB4444</OldValue>
<NewValue>DMA2D_OUTPUT_ARGB4444</NewValue>
<Condition>#if defined(STM32L4) || defined(STM32F7) || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</Condition>
</Define>
<Define>
<OldValue>CM_ARGB8888</OldValue>
<NewValue>DMA2D_INPUT_ARGB8888</NewValue>
<Condition>#if defined(STM32L4) || defined(STM32F7) || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</Condition>
</Define>
<Define>
<OldValue>CM_RGB888</OldValue>
<NewValue>DMA2D_INPUT_RGB888</NewValue>
<Condition>#if defined(STM32L4) || defined(STM32F7) || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</Condition>
</Define>
<Define>
<OldValue>CM_RGB565</OldValue>
<NewValue>DMA2D_INPUT_RGB565</NewValue>
<Condition>#if defined(STM32L4) || defined(STM32F7) || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</Condition>
</Define>
<Define>
<OldValue>CM_ARGB1555</OldValue>
<NewValue>DMA2D_INPUT_ARGB1555</NewValue>
<Condition>#if defined(STM32L4) || defined(STM32F7) || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</Condition>
</Define>
<Define>
<OldValue>CM_ARGB4444</OldValue>
<NewValue>DMA2D_INPUT_ARGB4444</NewValue>
<Condition>#if defined(STM32L4) || defined(STM32F7) || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</Condition>
</Define>
<Define>
<OldValue>CM_L8</OldValue>
<NewValue>DMA2D_INPUT_L8</NewValue>
<Condition>#if defined(STM32L4) || defined(STM32F7) || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</Condition>
</Define>
<Define>
<OldValue>CM_AL44</OldValue>
<NewValue>DMA2D_INPUT_AL44</NewValue>
<Condition>#if defined(STM32L4) || defined(STM32F7) || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</Condition>
</Define>
<Define>
<OldValue>CM_AL88</OldValue>
<NewValue>DMA2D_INPUT_AL88</NewValue>
<Condition>#if defined(STM32L4) || defined(STM32F7) || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</Condition>
</Define>
<Define>
<OldValue>CM_L4</OldValue>
<NewValue>DMA2D_INPUT_L4</NewValue>
<Condition>#if defined(STM32L4) || defined(STM32F7) || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</Condition>
</Define>
<Define>
<OldValue>CM_A8</OldValue>
<NewValue>DMA2D_INPUT_A8</NewValue>
<Condition>#if defined(STM32L4) || defined(STM32F7) || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</Condition>
</Define>
<Define>
<OldValue>CM_A4</OldValue>
<NewValue>DMA2D_INPUT_A4</NewValue>
<Condition>#if defined(STM32L4) || defined(STM32F7) || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</Condition>
</Define>
</Defines>
