
---------- Begin Simulation Statistics ----------
final_tick                               123528290000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 157778                       # Simulator instruction rate (inst/s)
host_mem_usage                                4423620                       # Number of bytes of host memory used
host_op_rate                                   306806                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   126.68                       # Real time elapsed on the host
host_tick_rate                              975134324                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    19987025                       # Number of instructions simulated
sim_ops                                      38865694                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.123528                       # Number of seconds simulated
sim_ticks                                123528290000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     68                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     19445836                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             24.705658                       # CPI: cycles per instruction
system.cpu0.discardedOps                      6690121                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1503392                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2011                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                   10503865                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        40542                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                      214063066                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.040477                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    4149527                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          186                       # TLB misses on write requests
system.cpu0.numCycles                       247056580                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               2098      0.01%      0.01% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                8734625     44.92%     44.93% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   641      0.00%     44.93% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1317      0.01%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  190      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                   96      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   916      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   943      0.00%     44.95% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     44.95% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1230      0.01%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  850      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 388      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::MemRead                199685      1.03%     45.99% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               133413      0.69%     46.68% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead             1610      0.01%     46.68% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite        10367834     53.32%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                19445836                       # Class of committed instruction
system.cpu0.tickCycles                       32993514                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               65                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             31                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              31                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     65                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           18                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    9987025                       # Number of instructions committed
system.cpu1.committedOps                     19419858                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             24.737742                       # CPI: cycles per instruction
system.cpu1.discardedOps                      6680856                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1501535                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2039                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                   10489007                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        40483                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                      214106499                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.040424                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    4143845                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          183                       # TLB misses on write requests
system.cpu1.numCycles                       247056445                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.01%      0.01% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                8723503     44.92%     44.93% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.00%     44.93% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.01%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  190      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.00%     44.95% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     44.95% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.00%     44.95% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     44.95% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.01%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  850      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.00%     44.97% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     44.97% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     44.97% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     44.97% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     44.97% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     44.97% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     44.97% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     44.97% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     44.97% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     44.97% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     44.97% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     44.97% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     44.97% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     44.97% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     44.97% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     44.97% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     44.97% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     44.97% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     44.97% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     44.97% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     44.97% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     44.97% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     44.97% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     44.97% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     44.97% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     44.97% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     44.97% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199685      1.03%     45.99% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133413      0.69%     46.68% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.01%     46.69% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite        10352978     53.31%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                19419858                       # Class of committed instruction
system.cpu1.tickCycles                       32949946                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2601150                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5203358                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2651523                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1652                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5303111                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1652                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              10769                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2590676                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10474                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2591439                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2591439                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10769                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7805566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      7805566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7805566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    332344576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    332344576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               332344576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2602208                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2602208    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2602208                       # Request fanout histogram
system.membus.reqLayer4.occupancy         16710315500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              13.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        13563107750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 123528290000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4140590                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4140590                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4140590                       # number of overall hits
system.cpu0.icache.overall_hits::total        4140590                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         8894                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8894                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         8894                       # number of overall misses
system.cpu0.icache.overall_misses::total         8894                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    228435500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    228435500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    228435500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    228435500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4149484                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4149484                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4149484                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4149484                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002143                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002143                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002143                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002143                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25684.225320                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25684.225320                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25684.225320                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25684.225320                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8878                       # number of writebacks
system.cpu0.icache.writebacks::total             8878                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         8894                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8894                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         8894                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8894                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    219541500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    219541500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    219541500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    219541500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002143                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002143                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002143                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002143                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24684.225320                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24684.225320                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24684.225320                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24684.225320                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8878                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4140590                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4140590                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         8894                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8894                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    228435500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    228435500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4149484                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4149484                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002143                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002143                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25684.225320                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25684.225320                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         8894                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8894                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    219541500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    219541500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002143                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002143                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24684.225320                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24684.225320                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 123528290000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999888                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4149484                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8894                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           466.548685                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999888                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999993                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         33204766                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        33204766                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123528290000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123528290000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 123528290000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123528290000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 123528290000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123528290000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      9364687                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         9364687                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      9364687                       # number of overall hits
system.cpu0.dcache.overall_hits::total        9364687                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2617193                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2617193                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2617193                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2617193                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 223406454000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 223406454000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 223406454000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 223406454000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     11981880                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     11981880                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     11981880                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     11981880                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.218429                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.218429                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.218429                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.218429                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 85361.092590                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 85361.092590                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 85361.092590                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 85361.092590                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1304096                       # number of writebacks
system.cpu0.dcache.writebacks::total          1304096                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1299357                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1299357                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1299357                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1299357                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1317836                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1317836                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1317836                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1317836                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 110394275500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 110394275500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 110394275500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 110394275500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.109986                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.109986                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.109986                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.109986                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 83769.357872                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 83769.357872                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 83769.357872                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 83769.357872                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1317820                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1484449                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1484449                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        16406                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16406                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    415545000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    415545000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1500855                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1500855                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.010931                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010931                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25328.843106                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25328.843106                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          303                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          303                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        16103                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        16103                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    386521000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    386521000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.010729                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.010729                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 24003.042911                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24003.042911                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      7880238                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7880238                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2600787                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2600787                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 222990909000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 222990909000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     10481025                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     10481025                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.248142                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.248142                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 85739.781458                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 85739.781458                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1299054                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1299054                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1301733                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1301733                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 110007754500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 110007754500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.124199                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.124199                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84508.693027                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84508.693027                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 123528290000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999895                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           10682523                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1317836                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.106110                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999895                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999993                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         97172876                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        97172876                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123528290000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON 123528290000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123528290000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4134928                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4134928                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4134928                       # number of overall hits
system.cpu1.icache.overall_hits::total        4134928                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8874                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8874                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8874                       # number of overall misses
system.cpu1.icache.overall_misses::total         8874                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    292137000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    292137000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    292137000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    292137000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4143802                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4143802                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4143802                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4143802                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002142                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002142                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002142                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002142                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 32920.554429                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 32920.554429                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 32920.554429                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 32920.554429                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8858                       # number of writebacks
system.cpu1.icache.writebacks::total             8858                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8874                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8874                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8874                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8874                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    283263000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    283263000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    283263000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    283263000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002142                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002142                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002142                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002142                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 31920.554429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 31920.554429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 31920.554429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 31920.554429                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8858                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4134928                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4134928                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8874                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8874                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    292137000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    292137000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4143802                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4143802                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002142                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002142                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 32920.554429                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 32920.554429                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8874                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8874                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    283263000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    283263000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002142                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002142                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 31920.554429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 31920.554429                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 123528290000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999883                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4143802                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8874                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           466.959883                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999883                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999993                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         33159290                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        33159290                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123528290000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123528290000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 123528290000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123528290000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 123528290000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123528290000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9351686                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9351686                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9351686                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9351686                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2613512                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2613512                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2613512                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2613512                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 223247413000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 223247413000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 223247413000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 223247413000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11965198                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11965198                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11965198                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11965198                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.218426                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.218426                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.218426                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.218426                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85420.466024                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85420.466024                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85420.466024                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85420.466024                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1301956                       # number of writebacks
system.cpu1.dcache.writebacks::total          1301956                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1297528                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1297528                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1297528                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1297528                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1315984                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1315984                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1315984                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1315984                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 110380359500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 110380359500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 110380359500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 110380359500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.109984                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.109984                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.109984                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.109984                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 83876.672893                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 83876.672893                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 83876.672893                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 83876.672893                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1315967                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1482591                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1482591                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16412                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16412                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    535551000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    535551000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1499003                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1499003                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.010949                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010949                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 32631.671947                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32631.671947                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          305                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          305                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16107                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16107                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    504069000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    504069000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.010745                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010745                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 31295.027007                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 31295.027007                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      7869095                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7869095                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2597100                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2597100                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 222711862000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 222711862000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     10466195                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     10466195                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.248142                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.248142                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 85754.057218                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 85754.057218                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1297223                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1297223                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1299877                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1299877                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 109876290500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 109876290500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.124198                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.124198                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 84528.221132                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 84528.221132                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 123528290000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999890                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10667669                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1315983                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.106236                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999890                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999993                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         97037567                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        97037567                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123528290000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON 123528290000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123528290000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7372                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               18622                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6462                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               16924                       # number of demand (read+write) hits
system.l2.demand_hits::total                    49380                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7372                       # number of overall hits
system.l2.overall_hits::.cpu0.data              18622                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6462                       # number of overall hits
system.l2.overall_hits::.cpu1.data              16924                       # number of overall hits
system.l2.overall_hits::total                   49380                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1522                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1299214                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2412                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1299060                       # number of demand (read+write) misses
system.l2.demand_misses::total                2602208                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1522                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1299214                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2412                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1299060                       # number of overall misses
system.l2.overall_misses::total               2602208                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    124672500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 108144972500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    196263000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 108159907000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     216625815000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    124672500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 108144972500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    196263000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 108159907000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    216625815000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            8894                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1317836                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8874                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1315984                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2651588                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           8894                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1317836                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8874                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1315984                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2651588                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.171127                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.985869                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.271805                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.987140                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.981377                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.171127                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.985869                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.271805                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.987140                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.981377                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81913.600526                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 83238.767824                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81369.402985                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 83260.131942                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83246.925303                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81913.600526                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 83238.767824                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81369.402985                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 83260.131942                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83246.925303                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2590676                       # number of writebacks
system.l2.writebacks::total                   2590676                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1522                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1299214                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2412                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1299060                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2602208                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1522                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1299214                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2412                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1299060                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2602208                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    109452500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  95152832500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    172143000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  95169307000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 190603735000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    109452500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  95152832500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    172143000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  95169307000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 190603735000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.171127                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.985869                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.271805                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.987140                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.981377                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.171127                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.985869                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.271805                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.987140                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.981377                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71913.600526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 73238.767824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71369.402985                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 73260.131942                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73246.925303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71913.600526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 73238.767824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71369.402985                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 73260.131942                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73246.925303                       # average overall mshr miss latency
system.l2.replacements                        2602016                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2606052                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2606052                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2606052                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2606052                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        17736                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            17736                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        17736                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        17736                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          786                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           786                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             5144                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5027                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10171                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1296589                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1294850                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2591439                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 107925043000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 107805761500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  215730804500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1301733                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1299877                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2601610                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.996048                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.996133                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.996090                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 83237.666678                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 83257.335985                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83247.494732                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      1296589                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1294850                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2591439                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  94959153000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  94857261500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 189816414500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.996048                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.996133                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.996090                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 73237.666678                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 73257.335985                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73247.494732                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7372                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6462                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              13834                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1522                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2412                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3934                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    124672500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    196263000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    320935500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         8894                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8874                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17768                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.171127                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.271805                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.221409                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81913.600526                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81369.402985                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81579.944077                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1522                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2412                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3934                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    109452500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    172143000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    281595500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.171127                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.271805                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.221409                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71913.600526                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71369.402985                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71579.944077                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        13478                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        11897                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             25375                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2625                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         4210                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6835                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    219929500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    354145500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    574075000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        16103                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16107                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32210                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.163013                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.261377                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.212201                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83782.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 84120.071259                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83990.490124                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2625                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         4210                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6835                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    193679500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    312045500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    505725000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.163013                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.261377                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.212201                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 73782.666667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 74120.071259                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73990.490124                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 123528290000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.747495                       # Cycle average of tags in use
system.l2.tags.total_refs                     5302325                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2603040                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.036974                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.521885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.397134                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      891.836525                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.280889                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      127.711062                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002463                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001364                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.870934                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.124718                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999753                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          171                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          341                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  45027928                       # Number of tag accesses
system.l2.tags.data_accesses                 45027928                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123528290000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst         97408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      83149696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        154368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      83139840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          166541312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        97408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       154368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        251776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    165803264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       165803264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1299214                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2412                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1299060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2602208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2590676                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2590676                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           788548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        673122699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1249657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        673042912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1348203816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       788548                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1249657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2038205                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1342229088                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1342229088                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1342229088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          788548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       673122699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1249657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       673042912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2690432904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2590639.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1522.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1299204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2412.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1298920.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000340538250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       161838                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       161839                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7344464                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2432226                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2602208                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2590676                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2602208                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2590676                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    150                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    37                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            162575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            162811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            163260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            163154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            162580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            162276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            162364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            162290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            162251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            162251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           162592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           162513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           162818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           162798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           162828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           162697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            161779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            161809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            161880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            162169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            161950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            161843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            161941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            161857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            161787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            161823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           161902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           161898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           161950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           162158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           161952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           161914                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.89                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  34266310000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13010290000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             83054897500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13168.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31918.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2407466                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2414809                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.21                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2602208                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2590676                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1334011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1267263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 162092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 162093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 162887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 162152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 163598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 166207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 199438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 171046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 219951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 166470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 173389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 189023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 161848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 161841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 161839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       370390                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    897.234936                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   806.871259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   273.385303                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7355      1.99%      1.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        15315      4.13%      6.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16139      4.36%     10.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10922      2.95%     13.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8380      2.26%     15.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5815      1.57%     17.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7916      2.14%     19.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7315      1.97%     21.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       291233     78.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       370390                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       161839                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.078065                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.028998                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.385844                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         161781     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           30      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           12      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           10      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        161839                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       161838                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.007396                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.006680                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.162816                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           161467     99.77%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               17      0.01%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              108      0.07%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               47      0.03%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              172      0.11%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               27      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        161838                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              166531712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               165799168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               166541312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            165803264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1348.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1342.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1348.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1342.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  123528278000                       # Total gap between requests
system.mem_ctrls.avgGap                      23787.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        97408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     83149056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       154368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     83130880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    165799168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 788548.113148818025                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 673117518.262415885925                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1249657.062361990102                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 672970377.878621935844                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1342195929.369701385498                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1522                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1299214                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2412                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1299060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2590676                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     47033000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  41405576500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     73156250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  41529131750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3146701260750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30902.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     31869.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30330.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     31968.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1214625.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1318950780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            701027580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9287340720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         6761904480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9750648960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      45728886120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       8926327680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        82475086320                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        667.661524                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  22510938500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4124640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  96892711500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1325669520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            704602470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9291353400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6761064060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9750648960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      45678959820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       8968370880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        82480669110                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        667.706718                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  22621033000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4124640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  96782617000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 123528290000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp             49978                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5196728                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        17736                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           39075                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2601610                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2601610                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17768                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32210                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        26666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3953492                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26606                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3947935                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7954699                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1137408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    167803648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1134848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    167548160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              337624064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2602016                       # Total snoops (count)
system.tol2bus.snoopTraffic                 165803264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5253604                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000314                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017730                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5251952     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1652      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5253604                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5275343500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1974015920                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13357903                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1976790923                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13349482                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 123528290000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
