Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot VgaTopLevel_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.VgaTopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "VgaTopLevel_tb_time_impl.sdf", for root module "VgaTopLevel_tb/_Vga".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "VgaTopLevel_tb_time_impl.sdf", for root module "VgaTopLevel_tb/_Vga".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.VGAClkControl
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1(INIT=2'b01)
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.VgaDataManagerControlFSM
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0111110001...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0111110001...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0100000001...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0111110001...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0110000001...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0111110001...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0111110001...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0110000001...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0110101001...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0111110001...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0110000011...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0111010001...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0111110001...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0111010001...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0111010001...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0111110001...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0111110001...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0111110001...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0111110001...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b1111111111...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b1111111111...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b1111111111...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module xil_defaultlib.VideoMemory
Compiling module xil_defaultlib.VgaDataManagerDatapath
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.VgaTopLevel
Compiling module xil_defaultlib.VgaTopLevel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot VgaTopLevel_tb_time_impl
