Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Sun Dec  6 14:48:27 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_160_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 Delay1No36_instance/Y_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum11_8_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.979ns (29.595%)  route 2.329ns (70.405%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.386ns = ( 6.386 - 4.000 ) 
    Source Clock Delay      (SCD):    3.104ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.069ns (routing 0.338ns, distribution 1.731ns)
  Clock Net Delay (Destination): 1.645ns (routing 0.309ns, distribution 1.336ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.007    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=104938, routed)      2.069     3.104    Delay1No36_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X177Y552       FDCE                                         r  Delay1No36_instance/Y_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y552       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.183 r  Delay1No36_instance/Y_reg[22]/Q
                         net (fo=5, routed)           0.903     4.086    Delay1No36_instance/Q[22]
    SLICE_X146Y534       LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     4.137 r  Delay1No36_instance/geqOp_carry__0_i_13__7/O
                         net (fo=1, routed)           0.025     4.162    Sum11_8_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[3]
    SLICE_X146Y534       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     4.325 r  Sum11_8_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.351    Sum11_8_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X146Y535       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.403 r  Sum11_8_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.274     4.677    Delay1No36_instance/CO[0]
    SLICE_X146Y541       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.100     4.777 r  Delay1No36_instance/shiftedFracY_d1[49]_i_8__7/O
                         net (fo=2, routed)           0.114     4.891    Delay1No36_instance/shiftedFracY_d1[49]_i_8__7_n_0
    SLICE_X147Y541       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     5.041 r  Delay1No36_instance/shiftedFracY_d1[32]_i_9__7/O
                         net (fo=3, routed)           0.138     5.179    Delay1No36_instance/shiftedFracY_d1[32]_i_9__7_n_0
    SLICE_X146Y540       LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.052     5.231 r  Delay1No36_instance/shiftedFracY_d1[12]_i_3__7/O
                         net (fo=33, routed)          0.356     5.587    Delay1No37_instance/shiftVal__5[0]
    SLICE_X148Y532       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     5.684 r  Delay1No37_instance/shiftedFracY_d1[34]_i_2__7/O
                         net (fo=4, routed)           0.329     6.013    Delay1No37_instance/Sum11_8_impl_instance/level2[11]
    SLICE_X146Y535       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     6.158 r  Delay1No37_instance/shiftedFracY_d1[30]_i_3__7/O
                         net (fo=2, routed)           0.106     6.264    Delay1No36_instance/Y_reg[26]_0[7]
    SLICE_X145Y535       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     6.354 r  Delay1No36_instance/shiftedFracY_d1[30]_i_1__7/O
                         net (fo=1, routed)           0.058     6.412    Sum11_8_impl_instance/FPAddSubOp_instance/shiftedFracY[19]
    SLICE_X145Y535       FDRE                                         r  Sum11_8_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC10                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.408     4.408 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.408    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.408 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.717    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.741 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=104938, routed)      1.645     6.386    Sum11_8_impl_instance/FPAddSubOp_instance/clk
    SLR Crossing[1->2]   
    SLICE_X145Y535       FDRE                                         r  Sum11_8_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/C
                         clock pessimism              0.350     6.736    
                         clock uncertainty           -0.035     6.701    
    SLICE_X145Y535       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     6.726    Sum11_8_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]
  -------------------------------------------------------------------
                         required time                          6.726    
                         arrival time                          -6.412    
  -------------------------------------------------------------------
                         slack                                  0.314    




