#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\fpga_competition\FPGA_competition\ziguangtongchuang_file\MES50HP_v3\set_up\set_up_file\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: Thecomputerofmartin
Generated by Fabric Compiler (version 2022.1 build 99559) at Sun May 19 09:44:17 2024
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/prj/prj_fir} C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/fir_guide.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/fir_guide.v
I: Verilog-0002: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/fir_guide.v(line number: 6)] Analyzing module fir_guide (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/prj/prj_fir} C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/fir_guide.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/prj/prj_fir} C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_cell.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_cell.v
I: Verilog-0002: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_cell.v(line number: 1)] Analyzing module mult_cell (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/prj/prj_fir} C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_cell.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/prj/prj_fir} C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_man.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_man.v
I: Verilog-0002: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_man.v(line number: 1)] Analyzing module mult_man (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/prj/prj_fir} C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_man.v successfully.
I: Module "fir_guide" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 2.105s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/fir_guide.v(line number: 6)] Elaborating module fir_guide
I: Verilog-0004: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/fir_guide.v(line number: 78)] Elaborating instance u_mult_paral
I: Verilog-0003: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_man.v(line number: 1)] Elaborating module mult_man
I: Module instance {fir_guide.u_mult_paral} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_man.v(line number: 23)] Elaborating instance u_mult_step0
I: Verilog-0003: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_cell.v(line number: 1)] Elaborating module mult_cell
I: Module instance {fir_guide.u_mult_paral.u_mult_step0} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_man.v(line number: 43)] Elaborating instance u_mult_step
I: Verilog-0003: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_cell.v(line number: 1)] Elaborating module mult_cell
I: Module instance {fir_guide.u_mult_paral.u_mult_step} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_man.v(line number: 43)] Elaborating instance u_mult_step
I: Verilog-0003: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_cell.v(line number: 1)] Elaborating module mult_cell
I: Module instance {fir_guide.u_mult_paral.u_mult_step} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_man.v(line number: 43)] Elaborating instance u_mult_step
I: Verilog-0003: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_cell.v(line number: 1)] Elaborating module mult_cell
I: Module instance {fir_guide.u_mult_paral.u_mult_step} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_man.v(line number: 43)] Elaborating instance u_mult_step
I: Verilog-0003: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_cell.v(line number: 1)] Elaborating module mult_cell
I: Module instance {fir_guide.u_mult_paral.u_mult_step} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_man.v(line number: 43)] Elaborating instance u_mult_step
I: Verilog-0003: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_cell.v(line number: 1)] Elaborating module mult_cell
I: Module instance {fir_guide.u_mult_paral.u_mult_step} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_man.v(line number: 43)] Elaborating instance u_mult_step
I: Verilog-0003: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_cell.v(line number: 1)] Elaborating module mult_cell
I: Module instance {fir_guide.u_mult_paral.u_mult_step} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_man.v(line number: 43)] Elaborating instance u_mult_step
I: Verilog-0003: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_cell.v(line number: 1)] Elaborating module mult_cell
I: Module instance {fir_guide.u_mult_paral.u_mult_step} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_man.v(line number: 43)] Elaborating instance u_mult_step
I: Verilog-0003: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_cell.v(line number: 1)] Elaborating module mult_cell
I: Module instance {fir_guide.u_mult_paral.u_mult_step} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_man.v(line number: 43)] Elaborating instance u_mult_step
I: Verilog-0003: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_cell.v(line number: 1)] Elaborating module mult_cell
I: Module instance {fir_guide.u_mult_paral.u_mult_step} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_man.v(line number: 43)] Elaborating instance u_mult_step
I: Verilog-0003: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_cell.v(line number: 1)] Elaborating module mult_cell
I: Module instance {fir_guide.u_mult_paral.u_mult_step} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_man.v(line number: 43)] Elaborating instance u_mult_step
I: Verilog-0003: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_cell.v(line number: 1)] Elaborating module mult_cell
I: Module instance {fir_guide.u_mult_paral.u_mult_step} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/fir_guide.v(line number: 78)] Elaborating instance u_mult_paral
I: Verilog-0003: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_man.v(line number: 1)] Elaborating module mult_man
I: Module instance {fir_guide.u_mult_paral} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/fir_guide.v(line number: 78)] Elaborating instance u_mult_paral
I: Verilog-0003: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_man.v(line number: 1)] Elaborating module mult_man
I: Module instance {fir_guide.u_mult_paral} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/fir_guide.v(line number: 78)] Elaborating instance u_mult_paral
I: Verilog-0003: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_man.v(line number: 1)] Elaborating module mult_man
I: Module instance {fir_guide.u_mult_paral} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/fir_guide.v(line number: 78)] Elaborating instance u_mult_paral
I: Verilog-0003: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_man.v(line number: 1)] Elaborating module mult_man
I: Module instance {fir_guide.u_mult_paral} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/fir_guide.v(line number: 78)] Elaborating instance u_mult_paral
I: Verilog-0003: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_man.v(line number: 1)] Elaborating module mult_man
I: Module instance {fir_guide.u_mult_paral} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/fir_guide.v(line number: 78)] Elaborating instance u_mult_paral
I: Verilog-0003: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_man.v(line number: 1)] Elaborating module mult_man
I: Module instance {fir_guide.u_mult_paral} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
I: Verilog-0004: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/fir_guide.v(line number: 78)] Elaborating instance u_mult_paral
I: Verilog-0003: [C:/Users/86151/Desktop/ziguangTongchuang_Competition_Documents/src/fir_paral/mult_man.v(line number: 1)] Elaborating module mult_man
I: Module instance {fir_guide.u_mult_paral} parameter value:
    N = 32'b00000000000000000000000000010001
    M = 32'b00000000000000000000000000001100
Executing : rtl-elaborate successfully. Time elapsed: 0.011s wall, 0.016s user + 0.000s system = 0.016s CPU (140.3%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.169s wall, 0.109s user + 0.062s system = 0.172s CPU (101.4%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
I: Constant propagation done on N24 (bmsWIDEMUX).
I: Constant propagation done on N31 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.041s wall, 0.016s user + 0.000s system = 0.016s CPU (38.1%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Sun May 19 09:44:20 2024
Action compile: Peak memory pool usage is 137 MB
