{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652950397383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652950397397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 19 05:53:17 2022 " "Processing started: Thu May 19 05:53:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652950397397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652950397397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problema2CD -c Problema2CD " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problema2CD -c Problema2CD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652950397397 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652950398506 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652950398506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador5bits.v 1 1 " "Found 1 design units, including 1 entities, in source file contador5bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador5bits " "Found entity 1: contador5bits" {  } { { "contador5bits.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/contador5bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652950412216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652950412216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acumulador7b.v 1 1 " "Found 1 design units, including 1 entities, in source file acumulador7b.v" { { "Info" "ISGN_ENTITY_NAME" "1 acumulador7b " "Found entity 1: acumulador7b" {  } { { "acumulador7b.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/acumulador7b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652950412226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652950412226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopt.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopt.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopT " "Found entity 1: flipflopT" {  } { { "flipflopT.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/flipflopT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652950412238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652950412238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_bcd_8_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_bcd_8_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_bcd_8_bits " "Found entity 1: comparador_bcd_8_bits" {  } { { "comparador_bcd_8_bits.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/comparador_bcd_8_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652950412250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652950412250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_subtrator_complemto1b.v 1 1 " "Found 1 design units, including 1 entities, in source file somador_subtrator_complemto1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_subtrator_complemto1b " "Found entity 1: somador_subtrator_complemto1b" {  } { { "somador_subtrator_complemto1b.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/somador_subtrator_complemto1b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652950412261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652950412261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_subtrator_complemto7b.v 1 1 " "Found 1 design units, including 1 entities, in source file somador_subtrator_complemto7b.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_subtrator_complemto7b " "Found entity 1: somador_subtrator_complemto7b" {  } { { "somador_subtrator_complemto7b.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/somador_subtrator_complemto7b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652950412271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652950412271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pontuar.v 1 1 " "Found 1 design units, including 1 entities, in source file pontuar.v" { { "Info" "ISGN_ENTITY_NAME" "1 pontuar " "Found entity 1: pontuar" {  } { { "pontuar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/pontuar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652950412281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652950412281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_bcd_24_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_bcd_24_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_bcd_24_bits " "Found entity 1: comparador_bcd_24_bits" {  } { { "comparador_bcd_24_bits.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/comparador_bcd_24_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652950412292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652950412292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binario_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binario_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binario_bcd " "Found entity 1: binario_bcd" {  } { { "binario_bcd.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/binario_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652950412303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652950412303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7segs.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd7segs.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd7segs " "Found entity 1: bcd7segs" {  } { { "bcd7segs.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/bcd7segs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652950412313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652950412313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopd.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopd.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopD " "Found entity 1: flipflopD" {  } { { "flipflopD.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/flipflopD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652950412323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652950412323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "placar.v 1 1 " "Found 1 design units, including 1 entities, in source file placar.v" { { "Info" "ISGN_ENTITY_NAME" "1 placar " "Found entity 1: placar" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652950412334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652950412334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorfreq.v 1 1 " "Found 1 design units, including 1 entities, in source file divisorfreq.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisorFreq " "Found entity 1: divisorFreq" {  } { { "divisorFreq.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/divisorFreq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652950412346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652950412346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652950412357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652950412357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demuxp.v 1 1 " "Found 1 design units, including 1 entities, in source file demuxp.v" { { "Info" "ISGN_ENTITY_NAME" "1 demuxP " "Found entity 1: demuxP" {  } { { "demuxP.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/demuxP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652950412368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652950412368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxp.v 1 1 " "Found 1 design units, including 1 entities, in source file muxp.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxP " "Found entity 1: muxP" {  } { { "muxP.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/muxP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652950412379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652950412379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador5bits14.v 1 1 " "Found 1 design units, including 1 entities, in source file contador5bits14.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador5bits14 " "Found entity 1: contador5bits14" {  } { { "contador5bits14.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/contador5bits14.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652950412390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652950412390 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inv0 pontuar.v(7) " "Verilog HDL Implicit Net warning at pontuar.v(7): created implicit net for \"inv0\"" {  } { { "pontuar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/pontuar.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652950412391 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inv1 pontuar.v(8) " "Verilog HDL Implicit Net warning at pontuar.v(8): created implicit net for \"inv1\"" {  } { { "pontuar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/pontuar.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652950412391 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inv2 pontuar.v(9) " "Verilog HDL Implicit Net warning at pontuar.v(9): created implicit net for \"inv2\"" {  } { { "pontuar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/pontuar.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652950412391 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contador5bits.v(9) " "Verilog HDL Instantiation warning at contador5bits.v(9): instance has no name" {  } { { "contador5bits.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/contador5bits.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412391 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contador5bits.v(10) " "Verilog HDL Instantiation warning at contador5bits.v(10): instance has no name" {  } { { "contador5bits.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/contador5bits.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412391 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contador5bits.v(11) " "Verilog HDL Instantiation warning at contador5bits.v(11): instance has no name" {  } { { "contador5bits.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/contador5bits.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412391 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contador5bits.v(12) " "Verilog HDL Instantiation warning at contador5bits.v(12): instance has no name" {  } { { "contador5bits.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/contador5bits.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412391 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contador5bits.v(13) " "Verilog HDL Instantiation warning at contador5bits.v(13): instance has no name" {  } { { "contador5bits.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/contador5bits.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412391 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somador_subtrator_complemto7b.v(11) " "Verilog HDL Instantiation warning at somador_subtrator_complemto7b.v(11): instance has no name" {  } { { "somador_subtrator_complemto7b.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/somador_subtrator_complemto7b.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412392 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somador_subtrator_complemto7b.v(12) " "Verilog HDL Instantiation warning at somador_subtrator_complemto7b.v(12): instance has no name" {  } { { "somador_subtrator_complemto7b.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/somador_subtrator_complemto7b.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412392 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somador_subtrator_complemto7b.v(13) " "Verilog HDL Instantiation warning at somador_subtrator_complemto7b.v(13): instance has no name" {  } { { "somador_subtrator_complemto7b.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/somador_subtrator_complemto7b.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412392 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somador_subtrator_complemto7b.v(14) " "Verilog HDL Instantiation warning at somador_subtrator_complemto7b.v(14): instance has no name" {  } { { "somador_subtrator_complemto7b.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/somador_subtrator_complemto7b.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412392 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somador_subtrator_complemto7b.v(15) " "Verilog HDL Instantiation warning at somador_subtrator_complemto7b.v(15): instance has no name" {  } { { "somador_subtrator_complemto7b.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/somador_subtrator_complemto7b.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412392 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somador_subtrator_complemto7b.v(16) " "Verilog HDL Instantiation warning at somador_subtrator_complemto7b.v(16): instance has no name" {  } { { "somador_subtrator_complemto7b.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/somador_subtrator_complemto7b.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412392 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somador_subtrator_complemto7b.v(17) " "Verilog HDL Instantiation warning at somador_subtrator_complemto7b.v(17): instance has no name" {  } { { "somador_subtrator_complemto7b.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/somador_subtrator_complemto7b.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412392 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "acumulador7b.v(10) " "Verilog HDL Instantiation warning at acumulador7b.v(10): instance has no name" {  } { { "acumulador7b.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/acumulador7b.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412392 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "acumulador7b.v(12) " "Verilog HDL Instantiation warning at acumulador7b.v(12): instance has no name" {  } { { "acumulador7b.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/acumulador7b.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412392 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "acumulador7b.v(13) " "Verilog HDL Instantiation warning at acumulador7b.v(13): instance has no name" {  } { { "acumulador7b.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/acumulador7b.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412392 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "acumulador7b.v(14) " "Verilog HDL Instantiation warning at acumulador7b.v(14): instance has no name" {  } { { "acumulador7b.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/acumulador7b.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412392 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "acumulador7b.v(15) " "Verilog HDL Instantiation warning at acumulador7b.v(15): instance has no name" {  } { { "acumulador7b.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/acumulador7b.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412392 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "acumulador7b.v(16) " "Verilog HDL Instantiation warning at acumulador7b.v(16): instance has no name" {  } { { "acumulador7b.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/acumulador7b.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412393 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "acumulador7b.v(17) " "Verilog HDL Instantiation warning at acumulador7b.v(17): instance has no name" {  } { { "acumulador7b.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/acumulador7b.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412393 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "acumulador7b.v(18) " "Verilog HDL Instantiation warning at acumulador7b.v(18): instance has no name" {  } { { "acumulador7b.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/acumulador7b.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412393 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(31) " "Verilog HDL Instantiation warning at placar.v(31): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412394 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(32) " "Verilog HDL Instantiation warning at placar.v(32): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412394 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "debouncer.v(6) " "Verilog HDL Instantiation warning at debouncer.v(6): instance has no name" {  } { { "debouncer.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/debouncer.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412394 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "debouncer.v(7) " "Verilog HDL Instantiation warning at debouncer.v(7): instance has no name" {  } { { "debouncer.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/debouncer.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412394 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(33) " "Verilog HDL Instantiation warning at placar.v(33): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412394 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(38) " "Verilog HDL Instantiation warning at placar.v(38): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412394 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contador5bits14.v(9) " "Verilog HDL Instantiation warning at contador5bits14.v(9): instance has no name" {  } { { "contador5bits14.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/contador5bits14.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412394 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contador5bits14.v(10) " "Verilog HDL Instantiation warning at contador5bits14.v(10): instance has no name" {  } { { "contador5bits14.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/contador5bits14.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412395 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contador5bits14.v(11) " "Verilog HDL Instantiation warning at contador5bits14.v(11): instance has no name" {  } { { "contador5bits14.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/contador5bits14.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412395 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contador5bits14.v(12) " "Verilog HDL Instantiation warning at contador5bits14.v(12): instance has no name" {  } { { "contador5bits14.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/contador5bits14.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412395 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contador5bits14.v(13) " "Verilog HDL Instantiation warning at contador5bits14.v(13): instance has no name" {  } { { "contador5bits14.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/contador5bits14.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412395 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(50) " "Verilog HDL Instantiation warning at placar.v(50): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412395 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(51) " "Verilog HDL Instantiation warning at placar.v(51): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412395 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(55) " "Verilog HDL Instantiation warning at placar.v(55): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 55 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412395 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(56) " "Verilog HDL Instantiation warning at placar.v(56): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412395 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(57) " "Verilog HDL Instantiation warning at placar.v(57): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 57 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412395 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(58) " "Verilog HDL Instantiation warning at placar.v(58): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412395 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(59) " "Verilog HDL Instantiation warning at placar.v(59): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 59 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412395 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(60) " "Verilog HDL Instantiation warning at placar.v(60): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 60 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412395 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(61) " "Verilog HDL Instantiation warning at placar.v(61): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 61 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412395 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(72) " "Verilog HDL Instantiation warning at placar.v(72): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 72 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412395 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(74) " "Verilog HDL Instantiation warning at placar.v(74): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 74 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412395 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(91) " "Verilog HDL Instantiation warning at placar.v(91): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 91 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412396 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(94) " "Verilog HDL Instantiation warning at placar.v(94): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 94 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412396 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(95) " "Verilog HDL Instantiation warning at placar.v(95): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 95 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412396 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(98) " "Verilog HDL Instantiation warning at placar.v(98): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 98 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412396 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(99) " "Verilog HDL Instantiation warning at placar.v(99): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 99 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412396 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFreq.v(7) " "Verilog HDL Instantiation warning at divisorFreq.v(7): instance has no name" {  } { { "divisorFreq.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/divisorFreq.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412396 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFreq.v(8) " "Verilog HDL Instantiation warning at divisorFreq.v(8): instance has no name" {  } { { "divisorFreq.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/divisorFreq.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412396 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFreq.v(9) " "Verilog HDL Instantiation warning at divisorFreq.v(9): instance has no name" {  } { { "divisorFreq.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/divisorFreq.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412396 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFreq.v(10) " "Verilog HDL Instantiation warning at divisorFreq.v(10): instance has no name" {  } { { "divisorFreq.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/divisorFreq.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412396 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFreq.v(11) " "Verilog HDL Instantiation warning at divisorFreq.v(11): instance has no name" {  } { { "divisorFreq.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/divisorFreq.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412396 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFreq.v(12) " "Verilog HDL Instantiation warning at divisorFreq.v(12): instance has no name" {  } { { "divisorFreq.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/divisorFreq.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412396 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFreq.v(13) " "Verilog HDL Instantiation warning at divisorFreq.v(13): instance has no name" {  } { { "divisorFreq.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/divisorFreq.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412396 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFreq.v(14) " "Verilog HDL Instantiation warning at divisorFreq.v(14): instance has no name" {  } { { "divisorFreq.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/divisorFreq.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412396 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFreq.v(15) " "Verilog HDL Instantiation warning at divisorFreq.v(15): instance has no name" {  } { { "divisorFreq.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/divisorFreq.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412396 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFreq.v(16) " "Verilog HDL Instantiation warning at divisorFreq.v(16): instance has no name" {  } { { "divisorFreq.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/divisorFreq.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412396 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFreq.v(17) " "Verilog HDL Instantiation warning at divisorFreq.v(17): instance has no name" {  } { { "divisorFreq.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/divisorFreq.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412397 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFreq.v(18) " "Verilog HDL Instantiation warning at divisorFreq.v(18): instance has no name" {  } { { "divisorFreq.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/divisorFreq.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412397 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFreq.v(19) " "Verilog HDL Instantiation warning at divisorFreq.v(19): instance has no name" {  } { { "divisorFreq.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/divisorFreq.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412397 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFreq.v(20) " "Verilog HDL Instantiation warning at divisorFreq.v(20): instance has no name" {  } { { "divisorFreq.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/divisorFreq.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412397 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFreq.v(21) " "Verilog HDL Instantiation warning at divisorFreq.v(21): instance has no name" {  } { { "divisorFreq.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/divisorFreq.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412397 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFreq.v(22) " "Verilog HDL Instantiation warning at divisorFreq.v(22): instance has no name" {  } { { "divisorFreq.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/divisorFreq.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412397 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFreq.v(23) " "Verilog HDL Instantiation warning at divisorFreq.v(23): instance has no name" {  } { { "divisorFreq.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/divisorFreq.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412397 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFreq.v(24) " "Verilog HDL Instantiation warning at divisorFreq.v(24): instance has no name" {  } { { "divisorFreq.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/divisorFreq.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412397 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(103) " "Verilog HDL Instantiation warning at placar.v(103): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 103 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412397 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(105) " "Verilog HDL Instantiation warning at placar.v(105): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 105 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412397 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(111) " "Verilog HDL Instantiation warning at placar.v(111): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 111 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412397 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(112) " "Verilog HDL Instantiation warning at placar.v(112): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 112 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412397 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(113) " "Verilog HDL Instantiation warning at placar.v(113): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 113 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412397 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(114) " "Verilog HDL Instantiation warning at placar.v(114): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 114 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412397 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(115) " "Verilog HDL Instantiation warning at placar.v(115): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 115 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412398 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(116) " "Verilog HDL Instantiation warning at placar.v(116): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 116 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412398 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "placar.v(117) " "Verilog HDL Instantiation warning at placar.v(117): instance has no name" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 117 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1652950412398 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "placar " "Elaborating entity \"placar\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652950412466 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 placar.v(19) " "Verilog HDL warning at placar.v(19): actual bit length 32 differs from formal bit length 1" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 19 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1652950412467 "|placar"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 placar.v(20) " "Verilog HDL warning at placar.v(20): actual bit length 32 differs from formal bit length 1" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 20 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1652950412467 "|placar"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 placar.v(21) " "Verilog HDL warning at placar.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1652950412467 "|placar"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 placar.v(22) " "Verilog HDL warning at placar.v(22): actual bit length 32 differs from formal bit length 1" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 22 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1652950412467 "|placar"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pontuar pontuar:comb_8 " "Elaborating entity \"pontuar\" for hierarchy \"pontuar:comb_8\"" {  } { { "placar.v" "comb_8" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652950412497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxP muxP:comb_9 " "Elaborating entity \"muxP\" for hierarchy \"muxP:comb_9\"" {  } { { "placar.v" "comb_9" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652950412502 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s muxP.v(6) " "Verilog HDL Always Construct warning at muxP.v(6): inferring latch(es) for variable \"s\", which holds its previous value in one or more paths through the always construct" {  } { { "muxP.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/muxP.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652950412503 "|muxP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s muxP.v(6) " "Inferred latch for \"s\" at muxP.v(6)" {  } { { "muxP.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/muxP.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652950412503 "|muxP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:comb_10 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:comb_10\"" {  } { { "placar.v" "comb_10" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652950412507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopD debouncer:comb_10\|flipflopD:comb_3 " "Elaborating entity \"flipflopD\" for hierarchy \"debouncer:comb_10\|flipflopD:comb_3\"" {  } { { "debouncer.v" "comb_3" { Text "C:/intelFPGA_lite/18.1/Problema2CD/debouncer.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652950412511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acumulador7b acumulador7b:comb_11 " "Elaborating entity \"acumulador7b\" for hierarchy \"acumulador7b:comb_11\"" {  } { { "placar.v" "comb_11" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652950412517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_subtrator_complemto7b acumulador7b:comb_11\|somador_subtrator_complemto7b:comb_3 " "Elaborating entity \"somador_subtrator_complemto7b\" for hierarchy \"acumulador7b:comb_11\|somador_subtrator_complemto7b:comb_3\"" {  } { { "acumulador7b.v" "comb_3" { Text "C:/intelFPGA_lite/18.1/Problema2CD/acumulador7b.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652950412521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_subtrator_complemto1b acumulador7b:comb_11\|somador_subtrator_complemto7b:comb_3\|somador_subtrator_complemto1b:comb_3 " "Elaborating entity \"somador_subtrator_complemto1b\" for hierarchy \"acumulador7b:comb_11\|somador_subtrator_complemto7b:comb_3\|somador_subtrator_complemto1b:comb_3\"" {  } { { "somador_subtrator_complemto7b.v" "comb_3" { Text "C:/intelFPGA_lite/18.1/Problema2CD/somador_subtrator_complemto7b.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652950412524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador5bits14 contador5bits14:comb_12 " "Elaborating entity \"contador5bits14\" for hierarchy \"contador5bits14:comb_12\"" {  } { { "placar.v" "comb_12" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652950412547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopT contador5bits14:comb_12\|flipflopT:comb_3 " "Elaborating entity \"flipflopT\" for hierarchy \"contador5bits14:comb_12\|flipflopT:comb_3\"" {  } { { "contador5bits14.v" "comb_3" { Text "C:/intelFPGA_lite/18.1/Problema2CD/contador5bits14.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652950412551 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "flipflopT.v(18) " "Verilog HDL warning at flipflopT.v(18): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "flipflopT.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/flipflopT.v" 18 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1652950412552 "|contador5bits|flipflopT:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador5bits contador5bits:comb_13 " "Elaborating entity \"contador5bits\" for hierarchy \"contador5bits:comb_13\"" {  } { { "placar.v" "comb_13" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652950412557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binario_bcd binario_bcd:comb_21 " "Elaborating entity \"binario_bcd\" for hierarchy \"binario_bcd:comb_21\"" {  } { { "placar.v" "comb_21" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652950412580 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "binario_bcd.v(97) " "Verilog HDL or VHDL warning at the binario_bcd.v(97): index expression is not wide enough to address all of the elements in the array" {  } { { "binario_bcd.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/binario_bcd.v" 97 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1652950412583 "|placar|binario_bcd:comb_19"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "s0 binario_bcd.v(3) " "Output port \"s0\" at binario_bcd.v(3) has no driver" {  } { { "binario_bcd.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/binario_bcd.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652950412583 "|placar|binario_bcd:comb_19"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "s1 binario_bcd.v(3) " "Output port \"s1\" at binario_bcd.v(3) has no driver" {  } { { "binario_bcd.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/binario_bcd.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652950412583 "|placar|binario_bcd:comb_19"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "s2 binario_bcd.v(3) " "Output port \"s2\" at binario_bcd.v(3) has no driver" {  } { { "binario_bcd.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/binario_bcd.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1652950412583 "|placar|binario_bcd:comb_19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_bcd_24_bits comparador_bcd_24_bits:comb_35 " "Elaborating entity \"comparador_bcd_24_bits\" for hierarchy \"comparador_bcd_24_bits:comb_35\"" {  } { { "placar.v" "comb_35" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652950412587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_bcd_8_bits comparador_bcd_24_bits:comb_35\|comparador_bcd_8_bits:centena " "Elaborating entity \"comparador_bcd_8_bits\" for hierarchy \"comparador_bcd_24_bits:comb_35\|comparador_bcd_8_bits:centena\"" {  } { { "comparador_bcd_24_bits.v" "centena" { Text "C:/intelFPGA_lite/18.1/Problema2CD/comparador_bcd_24_bits.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652950412590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd7segs bcd7segs:comb_36 " "Elaborating entity \"bcd7segs\" for hierarchy \"bcd7segs:comb_36\"" {  } { { "placar.v" "comb_36" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652950412597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorFreq divisorFreq:comb_40 " "Elaborating entity \"divisorFreq\" for hierarchy \"divisorFreq:comb_40\"" {  } { { "placar.v" "comb_40" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652950412607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demuxP demuxP:comb_41 " "Elaborating entity \"demuxP\" for hierarchy \"demuxP:comb_41\"" {  } { { "placar.v" "comb_41" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652950412627 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x demuxP.v(9) " "Verilog HDL Always Construct warning at demuxP.v(9): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demuxP.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/demuxP.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1652950412628 "|placar|demuxP:comb_39"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x demuxP.v(10) " "Verilog HDL Always Construct warning at demuxP.v(10): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demuxP.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/demuxP.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1652950412628 "|placar|demuxP:comb_39"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x demuxP.v(11) " "Verilog HDL Always Construct warning at demuxP.v(11): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demuxP.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/demuxP.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1652950412628 "|placar|demuxP:comb_39"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x demuxP.v(12) " "Verilog HDL Always Construct warning at demuxP.v(12): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demuxP.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/demuxP.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1652950412628 "|placar|demuxP:comb_39"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x demuxP.v(15) " "Verilog HDL Always Construct warning at demuxP.v(15): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demuxP.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/demuxP.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1652950412628 "|placar|demuxP:comb_39"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x demuxP.v(16) " "Verilog HDL Always Construct warning at demuxP.v(16): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demuxP.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/demuxP.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1652950412628 "|placar|demuxP:comb_39"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x demuxP.v(17) " "Verilog HDL Always Construct warning at demuxP.v(17): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demuxP.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/demuxP.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1652950412628 "|placar|demuxP:comb_39"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x demuxP.v(18) " "Verilog HDL Always Construct warning at demuxP.v(18): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demuxP.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/demuxP.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1652950412628 "|placar|demuxP:comb_39"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x demuxP.v(23) " "Verilog HDL Always Construct warning at demuxP.v(23): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demuxP.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/demuxP.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1652950412628 "|placar|demuxP:comb_39"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x demuxP.v(24) " "Verilog HDL Always Construct warning at demuxP.v(24): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demuxP.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/demuxP.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1652950412628 "|placar|demuxP:comb_39"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x demuxP.v(25) " "Verilog HDL Always Construct warning at demuxP.v(25): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demuxP.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/demuxP.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1652950412629 "|placar|demuxP:comb_39"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x demuxP.v(26) " "Verilog HDL Always Construct warning at demuxP.v(26): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demuxP.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/demuxP.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1652950412629 "|placar|demuxP:comb_39"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x demuxP.v(29) " "Verilog HDL Always Construct warning at demuxP.v(29): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demuxP.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/demuxP.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1652950412629 "|placar|demuxP:comb_39"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x demuxP.v(30) " "Verilog HDL Always Construct warning at demuxP.v(30): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demuxP.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/demuxP.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1652950412629 "|placar|demuxP:comb_39"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x demuxP.v(31) " "Verilog HDL Always Construct warning at demuxP.v(31): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demuxP.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/demuxP.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1652950412629 "|placar|demuxP:comb_39"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x demuxP.v(32) " "Verilog HDL Always Construct warning at demuxP.v(32): variable \"x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "demuxP.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/demuxP.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1652950412629 "|placar|demuxP:comb_39"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pd demuxP.v(6) " "Verilog HDL Always Construct warning at demuxP.v(6): inferring latch(es) for variable \"pd\", which holds its previous value in one or more paths through the always construct" {  } { { "demuxP.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/demuxP.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652950412629 "|placar|demuxP:comb_39"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pu demuxP.v(6) " "Verilog HDL Always Construct warning at demuxP.v(6): inferring latch(es) for variable \"pu\", which holds its previous value in one or more paths through the always construct" {  } { { "demuxP.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/demuxP.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652950412629 "|placar|demuxP:comb_39"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "td demuxP.v(6) " "Verilog HDL Always Construct warning at demuxP.v(6): inferring latch(es) for variable \"td\", which holds its previous value in one or more paths through the always construct" {  } { { "demuxP.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/demuxP.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652950412629 "|placar|demuxP:comb_39"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tu demuxP.v(6) " "Verilog HDL Always Construct warning at demuxP.v(6): inferring latch(es) for variable \"tu\", which holds its previous value in one or more paths through the always construct" {  } { { "demuxP.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/demuxP.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652950412629 "|placar|demuxP:comb_39"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tu demuxP.v(6) " "Inferred latch for \"tu\" at demuxP.v(6)" {  } { { "demuxP.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/demuxP.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652950412629 "|placar|demuxP:comb_39"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "td demuxP.v(6) " "Inferred latch for \"td\" at demuxP.v(6)" {  } { { "demuxP.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/demuxP.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652950412629 "|placar|demuxP:comb_39"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pu demuxP.v(6) " "Inferred latch for \"pu\" at demuxP.v(6)" {  } { { "demuxP.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/demuxP.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652950412629 "|placar|demuxP:comb_39"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pd demuxP.v(6) " "Inferred latch for \"pd\" at demuxP.v(6)" {  } { { "demuxP.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/demuxP.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652950412629 "|placar|demuxP:comb_39"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vintA\[0\] " "Net \"vintA\[0\]\" is missing source, defaulting to GND" {  } { { "placar.v" "vintA\[0\]" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652950412683 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vintA\[1\] " "Net \"vintA\[1\]\" is missing source, defaulting to GND" {  } { { "placar.v" "vintA\[1\]" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652950412683 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1652950412683 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "quartA\[0\] " "Net \"quartA\[0\]\" is missing source, defaulting to GND" {  } { { "placar.v" "quartA\[0\]" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652950412684 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "quartA\[1\] " "Net \"quartA\[1\]\" is missing source, defaulting to GND" {  } { { "placar.v" "quartA\[1\]" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652950412684 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vintA\[0\] " "Net \"vintA\[0\]\" is missing source, defaulting to GND" {  } { { "placar.v" "vintA\[0\]" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652950412684 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vintA\[1\] " "Net \"vintA\[1\]\" is missing source, defaulting to GND" {  } { { "placar.v" "vintA\[1\]" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652950412684 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1652950412684 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "quartA\[0\] " "Net \"quartA\[0\]\" is missing source, defaulting to GND" {  } { { "placar.v" "quartA\[0\]" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652950412687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "quartA\[1\] " "Net \"quartA\[1\]\" is missing source, defaulting to GND" {  } { { "placar.v" "quartA\[1\]" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652950412687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vintA\[0\] " "Net \"vintA\[0\]\" is missing source, defaulting to GND" {  } { { "placar.v" "vintA\[0\]" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652950412687 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vintA\[1\] " "Net \"vintA\[1\]\" is missing source, defaulting to GND" {  } { { "placar.v" "vintA\[1\]" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652950412687 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1652950412687 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "quartA\[0\] " "Net \"quartA\[0\]\" is missing source, defaulting to GND" {  } { { "placar.v" "quartA\[0\]" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652950412688 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "quartA\[1\] " "Net \"quartA\[1\]\" is missing source, defaulting to GND" {  } { { "placar.v" "quartA\[1\]" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652950412688 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vintA\[0\] " "Net \"vintA\[0\]\" is missing source, defaulting to GND" {  } { { "placar.v" "vintA\[0\]" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652950412688 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vintA\[1\] " "Net \"vintA\[1\]\" is missing source, defaulting to GND" {  } { { "placar.v" "vintA\[1\]" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652950412688 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1652950412688 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "quartA\[0\] " "Net \"quartA\[0\]\" is missing source, defaulting to GND" {  } { { "placar.v" "quartA\[0\]" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652950412688 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "quartA\[1\] " "Net \"quartA\[1\]\" is missing source, defaulting to GND" {  } { { "placar.v" "quartA\[1\]" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652950412688 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vintA\[0\] " "Net \"vintA\[0\]\" is missing source, defaulting to GND" {  } { { "placar.v" "vintA\[0\]" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652950412688 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vintA\[1\] " "Net \"vintA\[1\]\" is missing source, defaulting to GND" {  } { { "placar.v" "vintA\[1\]" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652950412688 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1652950412688 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "quartA\[0\] " "Net \"quartA\[0\]\" is missing source, defaulting to GND" {  } { { "placar.v" "quartA\[0\]" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652950412688 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "quartA\[1\] " "Net \"quartA\[1\]\" is missing source, defaulting to GND" {  } { { "placar.v" "quartA\[1\]" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652950412688 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vintA\[0\] " "Net \"vintA\[0\]\" is missing source, defaulting to GND" {  } { { "placar.v" "vintA\[0\]" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652950412688 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vintA\[1\] " "Net \"vintA\[1\]\" is missing source, defaulting to GND" {  } { { "placar.v" "vintA\[1\]" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1652950412688 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1652950412688 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "32 " "32 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1652950413009 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "alerta GND " "Pin \"alerta\" is stuck at GND" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652950413504 "|placar|alerta"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652950413504 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "flipflopT.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/flipflopT.v" 4 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1652950413507 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn\[2\] " "No output dependent on input pin \"btn\[2\]\"" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652950413676 "|placar|btn[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn\[1\] " "No output dependent on input pin \"btn\[1\]\"" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652950413676 "|placar|btn[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn\[0\] " "No output dependent on input pin \"btn\[0\]\"" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652950413676 "|placar|btn[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sinal " "No output dependent on input pin \"sinal\"" {  } { { "placar.v" "" { Text "C:/intelFPGA_lite/18.1/Problema2CD/placar.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652950413676 "|placar|sinal"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652950413676 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "119 " "Implemented 119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652950413676 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652950413676 ""} { "Info" "ICUT_CUT_TM_LCELLS" "98 " "Implemented 98 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652950413676 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652950413676 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 144 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 144 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652950413788 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 19 05:53:33 2022 " "Processing ended: Thu May 19 05:53:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652950413788 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652950413788 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652950413788 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652950413788 ""}
