--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml fil_test_fil.twx fil_test_fil.ncd -o fil_test_fil.twr
fil_test_fil.pcf

Design file:              fil_test_fil.ncd
Physical constraint file: fil_test_fil.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint PATH "TS_TXCLK_RXCLK_path" TIG; ignored 
   during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ETH_RXCLK = PERIOD TIMEGRP "ETH_RXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 229616 paths analyzed, 2433 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.661ns.
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/pingaddr_8 (SLICE_X32Y101.D3), 496 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg_1 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/pingaddr_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.613ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.290 - 0.303)
  Source Clock:         ETH_RXCLK_BUFGP rising at 0.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg_1 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/pingaddr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y104.BQ     Tcko                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg_1
    SLICE_X30Y106.B5     net (fanout=4)        1.388   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg<1>
    SLICE_X30Y106.DMUX   Topbd                 0.695   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_106_OUT<15:0>_cy<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_106_OUT<15:0>_lut<1>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_106_OUT<15:0>_cy<3>
    SLICE_X31Y105.D4     net (fanout=1)        1.418   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_106_OUT<3>
    SLICE_X31Y105.D      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o<15>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o<15>2
    SLICE_X31Y105.A6     net (fanout=1)        0.598   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o<15>1
    SLICE_X31Y105.A      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o<15>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o<15>3
    SLICE_X31Y105.C2     net (fanout=12)       0.558   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o
    SLICE_X31Y105.C      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o<15>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux_pingaddr[8]_current_state[6]_mux_303_OUT11_SW0
    SLICE_X30Y101.B6     net (fanout=1)        0.582   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/N70
    SLICE_X30Y101.B      Tilo                  0.254   u_FILCore/u_FILCommLayer/u_MWMAC/pingwraddr<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux_pingaddr[8]_current_state[6]_mux_303_OUT11
    SLICE_X32Y101.D3     net (fanout=7)        0.564   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux_pingaddr[8]_current_state[6]_mux_303_OUT11
    SLICE_X32Y101.CLK    Tas                   0.349   u_FILCore/u_FILCommLayer/u_MWMAC/pingwraddr<8>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux_pingaddr[8]_current_state[6]_mux_303_OUT12
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/pingaddr_8
    -------------------------------------------------  ---------------------------
    Total                                      7.613ns (2.505ns logic, 5.108ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg_1 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/pingaddr_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.422ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.290 - 0.303)
  Source Clock:         ETH_RXCLK_BUFGP rising at 0.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg_1 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/pingaddr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y104.BQ     Tcko                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg_1
    SLICE_X30Y106.B5     net (fanout=4)        1.388   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg<1>
    SLICE_X30Y106.COUT   Topcyb                0.483   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_106_OUT<15:0>_cy<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_106_OUT<15:0>_lut<1>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_106_OUT<15:0>_cy<3>
    SLICE_X30Y107.CIN    net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_106_OUT<15:0>_cy<3>
    SLICE_X30Y107.AMUX   Tcina                 0.220   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen1reg<0>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_106_OUT<15:0>_cy<7>
    SLICE_X31Y105.D5     net (fanout=1)        1.216   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_106_OUT<4>
    SLICE_X31Y105.D      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o<15>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o<15>2
    SLICE_X31Y105.A6     net (fanout=1)        0.598   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o<15>1
    SLICE_X31Y105.A      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o<15>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o<15>3
    SLICE_X31Y105.C2     net (fanout=12)       0.558   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o
    SLICE_X31Y105.C      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o<15>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux_pingaddr[8]_current_state[6]_mux_303_OUT11_SW0
    SLICE_X30Y101.B6     net (fanout=1)        0.582   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/N70
    SLICE_X30Y101.B      Tilo                  0.254   u_FILCore/u_FILCommLayer/u_MWMAC/pingwraddr<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux_pingaddr[8]_current_state[6]_mux_303_OUT11
    SLICE_X32Y101.D3     net (fanout=7)        0.564   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux_pingaddr[8]_current_state[6]_mux_303_OUT11
    SLICE_X32Y101.CLK    Tas                   0.349   u_FILCore/u_FILCommLayer/u_MWMAC/pingwraddr<8>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux_pingaddr[8]_current_state[6]_mux_303_OUT12
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/pingaddr_8
    -------------------------------------------------  ---------------------------
    Total                                      7.422ns (2.513ns logic, 4.909ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg_1 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/pingaddr_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.416ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.290 - 0.303)
  Source Clock:         ETH_RXCLK_BUFGP rising at 0.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg_1 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/pingaddr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y104.BQ     Tcko                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg_1
    SLICE_X30Y106.BX     net (fanout=4)        1.483   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg<1>
    SLICE_X30Y106.DMUX   Tbxd                  0.403   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_106_OUT<15:0>_cy<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_106_OUT<15:0>_cy<3>
    SLICE_X31Y105.D4     net (fanout=1)        1.418   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_106_OUT<3>
    SLICE_X31Y105.D      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o<15>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o<15>2
    SLICE_X31Y105.A6     net (fanout=1)        0.598   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o<15>1
    SLICE_X31Y105.A      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o<15>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o<15>3
    SLICE_X31Y105.C2     net (fanout=12)       0.558   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o
    SLICE_X31Y105.C      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_107_o<15>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux_pingaddr[8]_current_state[6]_mux_303_OUT11_SW0
    SLICE_X30Y101.B6     net (fanout=1)        0.582   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/N70
    SLICE_X30Y101.B      Tilo                  0.254   u_FILCore/u_FILCommLayer/u_MWMAC/pingwraddr<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux_pingaddr[8]_current_state[6]_mux_303_OUT11
    SLICE_X32Y101.D3     net (fanout=7)        0.564   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux_pingaddr[8]_current_state[6]_mux_303_OUT11
    SLICE_X32Y101.CLK    Tas                   0.349   u_FILCore/u_FILCommLayer/u_MWMAC/pingwraddr<8>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux_pingaddr[8]_current_state[6]_mux_303_OUT12
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/pingaddr_8
    -------------------------------------------------  ---------------------------
    Total                                      7.416ns (2.213ns logic, 5.203ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13 (SLICE_X31Y104.D3), 18889 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_5 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.608ns (Levels of Logic = 11)
  Clock Path Skew:      -0.017ns (0.286 - 0.303)
  Source Clock:         ETH_RXCLK_BUFGP rising at 0.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_5 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y104.CQ     Tcko                  0.476   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<4>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_5
    SLICE_X32Y104.B1     net (fanout=2)        1.008   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<5>
    SLICE_X32Y104.COUT   Topcyb                0.448   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<4>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_lut<5>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<7>
    SLICE_X32Y105.CIN    net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<7>
    SLICE_X32Y105.CMUX   Tcinc                 0.289   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<11>
    SLICE_X33Y104.C2     net (fanout=1)        0.738   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT<10>
    SLICE_X33Y104.C      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>1
    SLICE_X33Y104.B6     net (fanout=1)        0.348   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>
    SLICE_X33Y104.B      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>3
    SLICE_X33Y104.A5     net (fanout=22)       0.284   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o
    SLICE_X33Y104.A      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_AS_inv5
    SLICE_X32Y102.A6     net (fanout=17)       0.410   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_AS_inv
    SLICE_X32Y102.A      Tilo                  0.235   u_FILCore/u_FILCommLayer/u_MWMAC/rxaddrvalid
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut<0>
    SLICE_X30Y102.A3     net (fanout=1)        0.562   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut<0>
    SLICE_X30Y102.COUT   Topcya                0.474   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut<0>_rt
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<3>
    SLICE_X30Y103.CIN    net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<3>
    SLICE_X30Y103.COUT   Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<7>
    SLICE_X30Y104.CIN    net (fanout=1)        0.082   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<7>
    SLICE_X30Y104.COUT   Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<11>
    SLICE_X30Y105.CIN    net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<11>
    SLICE_X30Y105.BMUX   Tcinb                 0.310   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2169<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_xor<15>
    SLICE_X31Y104.D3     net (fanout=1)        0.599   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2169<13>
    SLICE_X31Y104.CLK    Tas                   0.373   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<13>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2170<13>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13
    -------------------------------------------------  ---------------------------
    Total                                      7.608ns (3.568ns logic, 4.040ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_5 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.586ns (Levels of Logic = 11)
  Clock Path Skew:      -0.017ns (0.286 - 0.303)
  Source Clock:         ETH_RXCLK_BUFGP rising at 0.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_5 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y104.CQ     Tcko                  0.476   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<4>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_5
    SLICE_X32Y104.B1     net (fanout=2)        1.008   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<5>
    SLICE_X32Y104.COUT   Topcyb                0.448   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<4>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_lut<5>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<7>
    SLICE_X32Y105.CIN    net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<7>
    SLICE_X32Y105.BMUX   Tcinb                 0.277   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<11>
    SLICE_X33Y104.C1     net (fanout=1)        0.728   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT<9>
    SLICE_X33Y104.C      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>1
    SLICE_X33Y104.B6     net (fanout=1)        0.348   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>
    SLICE_X33Y104.B      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>3
    SLICE_X33Y104.A5     net (fanout=22)       0.284   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o
    SLICE_X33Y104.A      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_AS_inv5
    SLICE_X32Y102.A6     net (fanout=17)       0.410   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_AS_inv
    SLICE_X32Y102.A      Tilo                  0.235   u_FILCore/u_FILCommLayer/u_MWMAC/rxaddrvalid
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut<0>
    SLICE_X30Y102.A3     net (fanout=1)        0.562   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut<0>
    SLICE_X30Y102.COUT   Topcya                0.474   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut<0>_rt
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<3>
    SLICE_X30Y103.CIN    net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<3>
    SLICE_X30Y103.COUT   Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<7>
    SLICE_X30Y104.CIN    net (fanout=1)        0.082   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<7>
    SLICE_X30Y104.COUT   Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<11>
    SLICE_X30Y105.CIN    net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<11>
    SLICE_X30Y105.BMUX   Tcinb                 0.310   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2169<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_xor<15>
    SLICE_X31Y104.D3     net (fanout=1)        0.599   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2169<13>
    SLICE_X31Y104.CLK    Tas                   0.373   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<13>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2170<13>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13
    -------------------------------------------------  ---------------------------
    Total                                      7.586ns (3.556ns logic, 4.030ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd71 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.574ns (Levels of Logic = 9)
  Clock Path Skew:      -0.017ns (0.286 - 0.303)
  Source Clock:         ETH_RXCLK_BUFGP rising at 0.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd71 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y104.DQ     Tcko                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd71
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd71
    SLICE_X37Y103.B3     net (fanout=3)        1.123   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd71
    SLICE_X37Y103.B      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd64
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2832_inv111141
    SLICE_X37Y103.A5     net (fanout=2)        0.239   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2832_inv11114
    SLICE_X37Y103.A      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd64
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_current_state<0>11
    SLICE_X35Y103.A5     net (fanout=3)        1.223   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_current_state<0>11
    SLICE_X35Y103.A      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2510
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_current_state<0>
    SLICE_X32Y102.A4     net (fanout=31)       0.955   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state<0>
    SLICE_X32Y102.A      Tilo                  0.235   u_FILCore/u_FILCommLayer/u_MWMAC/rxaddrvalid
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut<0>
    SLICE_X30Y102.A3     net (fanout=1)        0.562   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut<0>
    SLICE_X30Y102.COUT   Topcya                0.474   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut<0>_rt
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<3>
    SLICE_X30Y103.CIN    net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<3>
    SLICE_X30Y103.COUT   Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<7>
    SLICE_X30Y104.CIN    net (fanout=1)        0.082   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<7>
    SLICE_X30Y104.COUT   Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<11>
    SLICE_X30Y105.CIN    net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<11>
    SLICE_X30Y105.BMUX   Tcinb                 0.310   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2169<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_xor<15>
    SLICE_X31Y104.D3     net (fanout=1)        0.599   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2169<13>
    SLICE_X31Y104.CLK    Tas                   0.373   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<13>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2170<13>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13
    -------------------------------------------------  ---------------------------
    Total                                      7.574ns (2.785ns logic, 4.789ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_6 (SLICE_X33Y103.D4), 9460 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_5 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.599ns (Levels of Logic = 9)
  Clock Path Skew:      -0.017ns (0.286 - 0.303)
  Source Clock:         ETH_RXCLK_BUFGP rising at 0.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_5 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y104.CQ     Tcko                  0.476   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<4>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_5
    SLICE_X32Y104.B1     net (fanout=2)        1.008   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<5>
    SLICE_X32Y104.COUT   Topcyb                0.448   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<4>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_lut<5>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<7>
    SLICE_X32Y105.CIN    net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<7>
    SLICE_X32Y105.CMUX   Tcinc                 0.289   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<11>
    SLICE_X33Y104.C2     net (fanout=1)        0.738   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT<10>
    SLICE_X33Y104.C      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>1
    SLICE_X33Y104.B6     net (fanout=1)        0.348   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>
    SLICE_X33Y104.B      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>3
    SLICE_X33Y104.A5     net (fanout=22)       0.284   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o
    SLICE_X33Y104.A      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_AS_inv5
    SLICE_X32Y102.A6     net (fanout=17)       0.410   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_AS_inv
    SLICE_X32Y102.A      Tilo                  0.235   u_FILCore/u_FILCommLayer/u_MWMAC/rxaddrvalid
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut<0>
    SLICE_X30Y102.A3     net (fanout=1)        0.562   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut<0>
    SLICE_X30Y102.COUT   Topcya                0.474   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut<0>_rt
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<3>
    SLICE_X30Y103.CIN    net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<3>
    SLICE_X30Y103.CMUX   Tcinc                 0.279   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<7>
    SLICE_X33Y103.D4     net (fanout=1)        1.001   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2169<6>
    SLICE_X33Y103.CLK    Tas                   0.264   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<5>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2170<6>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_6
    -------------------------------------------------  ---------------------------
    Total                                      7.599ns (3.242ns logic, 4.357ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_5 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.577ns (Levels of Logic = 9)
  Clock Path Skew:      -0.017ns (0.286 - 0.303)
  Source Clock:         ETH_RXCLK_BUFGP rising at 0.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_5 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y104.CQ     Tcko                  0.476   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<4>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_5
    SLICE_X32Y104.B1     net (fanout=2)        1.008   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<5>
    SLICE_X32Y104.COUT   Topcyb                0.448   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<4>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_lut<5>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<7>
    SLICE_X32Y105.CIN    net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<7>
    SLICE_X32Y105.BMUX   Tcinb                 0.277   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<11>
    SLICE_X33Y104.C1     net (fanout=1)        0.728   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT<9>
    SLICE_X33Y104.C      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>1
    SLICE_X33Y104.B6     net (fanout=1)        0.348   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>
    SLICE_X33Y104.B      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>3
    SLICE_X33Y104.A5     net (fanout=22)       0.284   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o
    SLICE_X33Y104.A      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/iplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_AS_inv5
    SLICE_X32Y102.A6     net (fanout=17)       0.410   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_AS_inv
    SLICE_X32Y102.A      Tilo                  0.235   u_FILCore/u_FILCommLayer/u_MWMAC/rxaddrvalid
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut<0>
    SLICE_X30Y102.A3     net (fanout=1)        0.562   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut<0>
    SLICE_X30Y102.COUT   Topcya                0.474   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut<0>_rt
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<3>
    SLICE_X30Y103.CIN    net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<3>
    SLICE_X30Y103.CMUX   Tcinc                 0.279   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<7>
    SLICE_X33Y103.D4     net (fanout=1)        1.001   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2169<6>
    SLICE_X33Y103.CLK    Tas                   0.264   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<5>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2170<6>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_6
    -------------------------------------------------  ---------------------------
    Total                                      7.577ns (3.230ns logic, 4.347ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd71 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.565ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.286 - 0.303)
  Source Clock:         ETH_RXCLK_BUFGP rising at 0.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd71 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y104.DQ     Tcko                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd71
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd71
    SLICE_X37Y103.B3     net (fanout=3)        1.123   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd71
    SLICE_X37Y103.B      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd64
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2832_inv111141
    SLICE_X37Y103.A5     net (fanout=2)        0.239   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2832_inv11114
    SLICE_X37Y103.A      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd64
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_current_state<0>11
    SLICE_X35Y103.A5     net (fanout=3)        1.223   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_current_state<0>11
    SLICE_X35Y103.A      Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2510
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_current_state<0>
    SLICE_X32Y102.A4     net (fanout=31)       0.955   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state<0>
    SLICE_X32Y102.A      Tilo                  0.235   u_FILCore/u_FILCommLayer/u_MWMAC/rxaddrvalid
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut<0>
    SLICE_X30Y102.A3     net (fanout=1)        0.562   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut<0>
    SLICE_X30Y102.COUT   Topcya                0.474   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_lut<0>_rt
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<3>
    SLICE_X30Y103.CIN    net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<3>
    SLICE_X30Y103.CMUX   Tcinc                 0.279   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2169_rs_cy<7>
    SLICE_X33Y103.D4     net (fanout=1)        1.001   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2169<6>
    SLICE_X33Y103.CLK    Tas                   0.264   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<5>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state__n2170<6>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_6
    -------------------------------------------------  ---------------------------
    Total                                      7.565ns (2.459ns logic, 5.106ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ETH_RXCLK = PERIOD TIMEGRP "ETH_RXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory (RAMB16_X1Y40.ADDRB11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.267ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/rdAddr_8 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.077 - 0.072)
  Source Clock:         ETH_RXCLK_BUFGP rising at 8.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/rdAddr_8 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y82.AQ      Tcko                  0.200   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/rdAddr<10>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/rdAddr_8
    RAMB16_X1Y40.ADDRB11 net (fanout=3)        0.138   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/rdAddr<8>
    RAMB16_X1Y40.CLKB    Trckc_ADDRB (-Th)     0.066   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory
    -------------------------------------------------  ---------------------------
    Total                                      0.272ns (0.134ns logic, 0.138ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory (RAMB16_X1Y40.ADDRB12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.268ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/rdAddr_9 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.273ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.077 - 0.072)
  Source Clock:         ETH_RXCLK_BUFGP rising at 8.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/rdAddr_9 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y82.BQ      Tcko                  0.200   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/rdAddr<10>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/rdAddr_9
    RAMB16_X1Y40.ADDRB12 net (fanout=3)        0.139   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/rdAddr<9>
    RAMB16_X1Y40.CLKB    Trckc_ADDRB (-Th)     0.066   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory
    -------------------------------------------------  ---------------------------
    Total                                      0.273ns (0.134ns logic, 0.139ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory (RAMB16_X1Y40.ADDRB8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.295ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/rdAddr_5 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.299ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.077 - 0.073)
  Source Clock:         ETH_RXCLK_BUFGP rising at 8.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/rdAddr_5 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y81.BQ      Tcko                  0.200   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/rdAddr<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/rdAddr_5
    RAMB16_X1Y40.ADDRB8  net (fanout=4)        0.165   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/rdAddr<5>
    RAMB16_X1Y40.CLKB    Trckc_ADDRB (-Th)     0.066   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory
    -------------------------------------------------  ---------------------------
    Total                                      0.299ns (0.134ns logic, 0.165ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ETH_RXCLK = PERIOD TIMEGRP "ETH_RXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory/CLKA
  Logical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory/CLKA
  Location pin: RAMB16_X1Y40.CLKA
  Clock network: ETH_RXCLK_BUFGP
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory/CLKB
  Logical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory/CLKB
  Location pin: RAMB16_X1Y40.CLKB
  Clock network: ETH_RXCLK_BUFGP
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory1/CLKA
  Logical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory1/CLKA
  Location pin: RAMB16_X1Y30.CLKA
  Clock network: ETH_RXCLK_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysclk = PERIOD TIMEGRP "sysclk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysclk = PERIOD TIMEGRP "sysclk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: u_ClockManager/u_dcm/CLKIN
  Logical resource: u_ClockManager/u_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: u_ClockManager/u_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: u_ClockManager/u_dcm/CLKIN
  Logical resource: u_ClockManager/u_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: u_ClockManager/u_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 5.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: u_ClockManager/u_dcm/CLKFX
  Logical resource: u_ClockManager/u_dcm/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: u_ClockManager/dcmclk125
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_RXCLK_DUTCLK_path" TIG;

 15 paths analyzed, 15 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s (SLICE_X29Y67.D2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.990ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dut_rst_reg_15 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s (FF)
  Data Path Delay:      1.740ns (Levels of Logic = 1)
  Clock Path Skew:      -2.915ns (1.067 - 3.982)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    dutClk rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dut_rst_reg_15 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y66.DMUX    Tshcko                0.535   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dut_rst_reg<14>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dut_rst_reg_15
    SLICE_X29Y67.D2      net (fanout=1)        0.941   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dut_rst_reg<15>
    SLICE_X29Y67.CLK     Tas                   0.264   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/reset_fpga_rst_reg[15]_OR_57_o
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/reset_fpga_rst_reg[15]_OR_56_o<15>1
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s
    -------------------------------------------------  ---------------------------
    Total                                      1.740ns (0.799ns logic, 0.941ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_12 (SLICE_X4Y59.DX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.587ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_12 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_12 (FF)
  Data Path Delay:      1.336ns (Levels of Logic = 0)
  Clock Path Skew:      -2.916ns (1.064 - 3.980)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    dutClk rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_12 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y61.AQ       Tcko                  0.525   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray<12>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_12
    SLICE_X4Y59.DX       net (fanout=5)        0.697   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray<12>
    SLICE_X4Y59.CLK      Tdick                 0.114   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1<12>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_12
    -------------------------------------------------  ---------------------------
    Total                                      1.336ns (0.639ns logic, 0.697ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_7 (SLICE_X5Y59.DX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.558ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_7 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_7 (FF)
  Data Path Delay:      1.311ns (Levels of Logic = 0)
  Clock Path Skew:      -2.912ns (1.064 - 3.976)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    dutClk rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_7 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y59.DQ       Tcko                  0.430   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_7
    SLICE_X5Y59.DX       net (fanout=1)        0.767   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray<7>
    SLICE_X5Y59.CLK      Tdick                 0.114   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_7
    -------------------------------------------------  ---------------------------
    Total                                      1.311ns (0.544ns logic, 0.767ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_RXCLK_DUTCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_0 (SLICE_X7Y56.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.757ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_0 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_0 (FF)
  Data Path Delay:      0.448ns (Levels of Logic = 0)
  Clock Path Skew:      -0.644ns (0.683 - 1.327)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    dutClk rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_0 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y57.AQ       Tcko                  0.198   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_0
    SLICE_X7Y56.AX       net (fanout=1)        0.191   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray<0>
    SLICE_X7Y56.CLK      Tckdi       (-Th)    -0.059   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.257ns logic, 0.191ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_1 (SLICE_X7Y56.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.758ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_1 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_1 (FF)
  Data Path Delay:      0.449ns (Levels of Logic = 0)
  Clock Path Skew:      -0.644ns (0.683 - 1.327)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    dutClk rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_1 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y57.BQ       Tcko                  0.198   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_1
    SLICE_X7Y56.BX       net (fanout=1)        0.192   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray<1>
    SLICE_X7Y56.CLK      Tckdi       (-Th)    -0.059   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.449ns (0.257ns logic, 0.192ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_3 (SLICE_X7Y56.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.758ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_3 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_3 (FF)
  Data Path Delay:      0.449ns (Levels of Logic = 0)
  Clock Path Skew:      -0.644ns (0.683 - 1.327)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    dutClk rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_3 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y57.DQ       Tcko                  0.198   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_3
    SLICE_X7Y56.DX       net (fanout=1)        0.192   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray<3>
    SLICE_X7Y56.CLK      Tckdi       (-Th)    -0.059   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.449ns (0.257ns logic, 0.192ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_DUTCLK_RXCLK_path" TIG;

 14 paths analyzed, 14 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/Mshreg_rst_clkin_sync2 (SLICE_X14Y59.AI), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.017ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/Mshreg_rst_clkin_sync2 (FF)
  Data Path Delay:      1.320ns (Levels of Logic = 0)
  Clock Path Skew:      0.638ns (1.332 - 0.694)
  Source Clock:         dutClk rising
  Destination Clock:    ETH_RXCLK_BUFGP rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/Mshreg_rst_clkin_sync2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y67.BQ      Tcko                  0.212   u_FILCore/dut_rst
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst
    SLICE_X14Y59.AI      net (fanout=65)       1.067   u_FILCore/dut_rst
    SLICE_X14Y59.CLK     Tds                   0.041   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rst_clkin_sync2
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/Mshreg_rst_clkin_sync2
    -------------------------------------------------  ---------------------------
    Total                                      1.320ns (0.253ns logic, 1.067ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_5 (SLICE_X2Y60.BX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     0.635ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_5 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_5 (FF)
  Data Path Delay:      0.947ns (Levels of Logic = 0)
  Clock Path Skew:      0.647ns (1.335 - 0.688)
  Source Clock:         dutClk rising
  Destination Clock:    ETH_RXCLK_BUFGP rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_5 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y58.BQ       Tcko                  0.210   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_5
    SLICE_X2Y60.BX       net (fanout=1)        0.679   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<5>
    SLICE_X2Y60.CLK      Tdick                 0.058   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.947ns (0.268ns logic, 0.679ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_7 (SLICE_X2Y60.DX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     0.632ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_7 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_7 (FF)
  Data Path Delay:      0.944ns (Levels of Logic = 0)
  Clock Path Skew:      0.647ns (1.335 - 0.688)
  Source Clock:         dutClk rising
  Destination Clock:    ETH_RXCLK_BUFGP rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_7 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y58.DQ       Tcko                  0.210   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_7
    SLICE_X2Y60.DX       net (fanout=1)        0.676   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<7>
    SLICE_X2Y60.CLK      Tdick                 0.058   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_7
    -------------------------------------------------  ---------------------------
    Total                                      0.944ns (0.268ns logic, 0.676ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_DUTCLK_RXCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_0 (SLICE_X5Y57.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -2.375ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_0 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_0 (FF)
  Data Path Delay:      0.875ns (Levels of Logic = 0)
  Clock Path Skew:      2.915ns (3.971 - 1.056)
  Source Clock:         dutClk rising
  Destination Clock:    ETH_RXCLK_BUFGP rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_0 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y56.AQ       Tcko                  0.405   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_0
    SLICE_X5Y57.AX       net (fanout=1)        0.424   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<0>
    SLICE_X5Y57.CLK      Tckdi       (-Th)    -0.046   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.875ns (0.451ns logic, 0.424ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_3 (SLICE_X5Y57.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -2.375ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_3 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_3 (FF)
  Data Path Delay:      0.875ns (Levels of Logic = 0)
  Clock Path Skew:      2.915ns (3.971 - 1.056)
  Source Clock:         dutClk rising
  Destination Clock:    ETH_RXCLK_BUFGP rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_3 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y56.DQ       Tcko                  0.405   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_3
    SLICE_X5Y57.DX       net (fanout=1)        0.424   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<3>
    SLICE_X5Y57.CLK      Tckdi       (-Th)    -0.046   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.875ns (0.451ns logic, 0.424ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_1 (SLICE_X5Y57.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -2.374ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_1 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_1 (FF)
  Data Path Delay:      0.876ns (Levels of Logic = 0)
  Clock Path Skew:      2.915ns (3.971 - 1.056)
  Source Clock:         dutClk rising
  Destination Clock:    ETH_RXCLK_BUFGP rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_1 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y56.BQ       Tcko                  0.405   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_1
    SLICE_X5Y57.BX       net (fanout=1)        0.425   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<1>
    SLICE_X5Y57.CLK      Tckdi       (-Th)    -0.046   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.876ns (0.451ns logic, 0.425ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_DUTCLK_TXCLK_path" TIG;

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/Mshreg_rst_clkout_sync2 (SLICE_X38Y71.AI), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.555ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/Mshreg_rst_clkout_sync2 (FF)
  Data Path Delay:      1.587ns (Levels of Logic = 0)
  Clock Path Skew:      -0.533ns (2.650 - 3.183)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/Mshreg_rst_clkout_sync2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y67.BQ      Tcko                  0.476   u_FILCore/dut_rst
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst
    SLICE_X38Y71.AI      net (fanout=65)       1.049   u_FILCore/dut_rst
    SLICE_X38Y71.CLK     Tds                   0.062   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rst_clkout_sync2
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/Mshreg_rst_clkout_sync2
    -------------------------------------------------  ---------------------------
    Total                                      1.587ns (0.538ns logic, 1.049ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_1 (SLICE_X40Y68.CX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.395ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_1 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_1 (FF)
  Data Path Delay:      1.457ns (Levels of Logic = 0)
  Clock Path Skew:      -0.503ns (2.657 - 3.160)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_1 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y68.CQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<2>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_1
    SLICE_X40Y68.CX      net (fanout=1)        0.913   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<1>
    SLICE_X40Y68.CLK     Tdick                 0.114   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1<0>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.457ns (0.544ns logic, 0.913ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_9 (SLICE_X40Y70.B2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.373ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_9 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_9 (FF)
  Data Path Delay:      1.433ns (Levels of Logic = 1)
  Clock Path Skew:      -0.505ns (2.652 - 3.157)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_9 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y69.AQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<11>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_9
    SLICE_X40Y70.B2      net (fanout=1)        0.782   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<9>
    SLICE_X40Y70.CLK     Tas                   0.221   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync2<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<9>_rt
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_9
    -------------------------------------------------  ---------------------------
    Total                                      1.433ns (0.651ns logic, 0.782ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_DUTCLK_TXCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_11 (SLICE_X40Y70.D5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.043ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_11 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_11 (FF)
  Data Path Delay:      0.891ns (Levels of Logic = 1)
  Clock Path Skew:      0.499ns (3.154 - 2.655)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    txclk rising at 0.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_11 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y69.CQ      Tcko                  0.405   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<11>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_11
    SLICE_X40Y70.D5      net (fanout=4)        0.478   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<11>
    SLICE_X40Y70.CLK     Tah         (-Th)    -0.008   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync2<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<11>_rt
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_11
    -------------------------------------------------  ---------------------------
    Total                                      0.891ns (0.413ns logic, 0.478ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_10 (SLICE_X40Y70.C4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.056ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_10 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_10 (FF)
  Data Path Delay:      0.990ns (Levels of Logic = 1)
  Clock Path Skew:      0.499ns (3.154 - 2.655)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    txclk rising at 0.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_10 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y69.BQ      Tcko                  0.405   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<11>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_10
    SLICE_X40Y70.C4      net (fanout=1)        0.577   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<10>
    SLICE_X40Y70.CLK     Tah         (-Th)    -0.008   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync2<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<10>_rt
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_10
    -------------------------------------------------  ---------------------------
    Total                                      0.990ns (0.413ns logic, 0.577ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_0 (SLICE_X40Y68.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.023ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_0 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_0 (FF)
  Data Path Delay:      0.913ns (Levels of Logic = 0)
  Clock Path Skew:      0.501ns (3.159 - 2.658)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    txclk rising at 0.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_0 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y68.AQ      Tcko                  0.405   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<2>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_0
    SLICE_X40Y68.DX      net (fanout=1)        0.601   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<0>
    SLICE_X40Y68.CLK     Tckdi       (-Th)     0.093   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1<0>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.913ns (0.312ns logic, 0.601ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TXCLK_DUTCLK_path" TIG;

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_8 (SLICE_X40Y72.DX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.746ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_8 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_8 (FF)
  Data Path Delay:      1.808ns (Levels of Logic = 0)
  Clock Path Skew:      -0.503ns (2.650 - 3.153)
  Source Clock:         txclk rising at 32.000ns
  Destination Clock:    dutClk rising at 40.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_8 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y73.CQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<8>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_8
    SLICE_X40Y72.DX      net (fanout=1)        1.264   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<8>
    SLICE_X40Y72.CLK     Tdick                 0.114   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1<8>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_8
    -------------------------------------------------  ---------------------------
    Total                                      1.808ns (0.544ns logic, 1.264ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_0 (SLICE_X42Y69.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.741ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_0 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_0 (FF)
  Data Path Delay:      1.806ns (Levels of Logic = 0)
  Clock Path Skew:      -0.500ns (2.653 - 3.153)
  Source Clock:         txclk rising at 32.000ns
  Destination Clock:    dutClk rising at 40.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_0 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y70.AQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<11>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_0
    SLICE_X42Y69.AX      net (fanout=1)        1.262   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<0>
    SLICE_X42Y69.CLK     Tdick                 0.114   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.806ns (0.544ns logic, 1.262ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_1 (SLICE_X42Y69.BX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.655ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_1 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_1 (FF)
  Data Path Delay:      1.720ns (Levels of Logic = 0)
  Clock Path Skew:      -0.500ns (2.653 - 3.153)
  Source Clock:         txclk rising at 32.000ns
  Destination Clock:    dutClk rising at 40.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_1 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y70.CQ      Tcko                  0.476   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<1>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_1
    SLICE_X42Y69.BX      net (fanout=1)        1.130   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<1>
    SLICE_X42Y69.CLK     Tdick                 0.114   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (0.590ns logic, 1.130ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TXCLK_DUTCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_10 (SLICE_X40Y72.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.014ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_10 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_10 (FF)
  Data Path Delay:      0.920ns (Levels of Logic = 0)
  Clock Path Skew:      0.499ns (3.152 - 2.653)
  Source Clock:         txclk rising at 40.000ns
  Destination Clock:    dutClk rising at 40.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_10 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y73.AQ      Tcko                  0.405   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<9>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_10
    SLICE_X40Y72.BX      net (fanout=1)        0.608   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<10>
    SLICE_X40Y72.CLK     Tckdi       (-Th)     0.093   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1<8>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_10
    -------------------------------------------------  ---------------------------
    Total                                      0.920ns (0.312ns logic, 0.608ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_3 (SLICE_X42Y69.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.021ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_3 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_3 (FF)
  Data Path Delay:      0.526ns (Levels of Logic = 0)
  Clock Path Skew:      0.070ns (1.214 - 1.144)
  Source Clock:         txclk rising at 40.000ns
  Destination Clock:    dutClk rising at 40.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_3 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y71.AQ      Tcko                  0.198   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_3
    SLICE_X42Y69.DX      net (fanout=1)        0.280   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<3>
    SLICE_X42Y69.CLK     Tckdi       (-Th)    -0.048   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.526ns (0.246ns logic, 0.280ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_9 (SLICE_X40Y72.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.013ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_9 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_9 (FF)
  Data Path Delay:      0.921ns (Levels of Logic = 0)
  Clock Path Skew:      0.499ns (3.152 - 2.653)
  Source Clock:         txclk rising at 40.000ns
  Destination Clock:    dutClk rising at 40.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_9 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y73.DQ      Tcko                  0.405   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<9>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_9
    SLICE_X40Y72.CX      net (fanout=1)        0.609   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<9>
    SLICE_X40Y72.CLK     Tckdi       (-Th)     0.093   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1<8>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_9
    -------------------------------------------------  ---------------------------
    Total                                      0.921ns (0.312ns logic, 0.609ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TXCLK_RXCLK_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_RXCLK_TXCLK_path" TIG;

 1015 paths analyzed, 262 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16 (SLICE_X36Y92.CIN), 92 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.287ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_4 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16 (FF)
  Data Path Delay:      6.006ns (Levels of Logic = 4)
  Clock Path Skew:      -2.916ns (1.020 - 3.936)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_4 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y100.AQ     Tcko                  0.476   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr3<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_4
    SLICE_X46Y94.B2      net (fanout=3)        1.745   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr3<4>
    SLICE_X46Y94.B       Tilo                  0.235   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<9>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B41
    SLICE_X36Y91.A3      net (fanout=1)        1.294   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<12>
    SLICE_X36Y91.AMUX    Tilo                  0.298   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs12
    SLICE_X36Y91.BX      net (fanout=2)        1.518   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs12
    SLICE_X36Y91.COUT    Tbxcy                 0.197   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_14
    SLICE_X36Y92.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>15
    SLICE_X36Y92.CLK     Tcinck                0.240   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<16>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_xor<0>_15
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16
    -------------------------------------------------  ---------------------------
    Total                                      6.006ns (1.446ns logic, 4.560ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.215ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_6 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16 (FF)
  Data Path Delay:      5.934ns (Levels of Logic = 4)
  Clock Path Skew:      -2.916ns (1.020 - 3.936)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_6 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y100.CQ     Tcko                  0.476   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr3<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_6
    SLICE_X47Y93.A2      net (fanout=3)        1.837   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr3<6>
    SLICE_X47Y93.A       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<13>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B61
    SLICE_X36Y91.C3      net (fanout=1)        1.246   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<14>
    SLICE_X36Y91.CMUX    Tilo                  0.298   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs14
    SLICE_X36Y91.DX      net (fanout=2)        1.454   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs14
    SLICE_X36Y91.COUT    Tdxcy                 0.121   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_14
    SLICE_X36Y92.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>15
    SLICE_X36Y92.CLK     Tcinck                0.240   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<16>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_xor<0>_15
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16
    -------------------------------------------------  ---------------------------
    Total                                      5.934ns (1.394ns logic, 4.540ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.024ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_0 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16 (FF)
  Data Path Delay:      5.747ns (Levels of Logic = 5)
  Clock Path Skew:      -2.912ns (1.020 - 3.932)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_0 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y101.AQ     Tcko                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr3<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_0
    SLICE_X43Y94.B2      net (fanout=3)        1.613   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr3<0>
    SLICE_X43Y94.B       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B151
    SLICE_X36Y90.A1      net (fanout=1)        1.346   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<8>
    SLICE_X36Y90.AMUX    Tilo                  0.298   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs8
    SLICE_X36Y90.BX      net (fanout=2)        1.267   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs8
    SLICE_X36Y90.COUT    Tbxcy                 0.197   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_10
    SLICE_X36Y91.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>11
    SLICE_X36Y91.COUT    Tbyp                  0.091   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_14
    SLICE_X36Y92.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>15
    SLICE_X36Y92.CLK     Tcinck                0.240   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<16>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_xor<0>_15
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_16
    -------------------------------------------------  ---------------------------
    Total                                      5.747ns (1.515ns logic, 4.232ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15 (SLICE_X36Y91.BX), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.247ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_4 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15 (FF)
  Data Path Delay:      5.964ns (Levels of Logic = 3)
  Clock Path Skew:      -2.918ns (1.018 - 3.936)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_4 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y100.AQ     Tcko                  0.476   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr3<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_4
    SLICE_X46Y94.B2      net (fanout=3)        1.745   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr3<4>
    SLICE_X46Y94.B       Tilo                  0.235   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<9>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B41
    SLICE_X36Y91.A3      net (fanout=1)        1.294   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<12>
    SLICE_X36Y91.AMUX    Tilo                  0.298   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs12
    SLICE_X36Y91.BX      net (fanout=2)        1.518   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs12
    SLICE_X36Y91.CLK     Tdick                 0.398   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_14
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15
    -------------------------------------------------  ---------------------------
    Total                                      5.964ns (1.407ns logic, 4.557ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.331ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr1reg_4 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15 (FF)
  Data Path Delay:      5.049ns (Levels of Logic = 3)
  Clock Path Skew:      -2.917ns (1.018 - 3.935)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr1reg_4 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y98.AMUX    Tshcko                0.535   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr1<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr1reg_4
    SLICE_X46Y94.B4      net (fanout=3)        0.771   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr1<4>
    SLICE_X46Y94.B       Tilo                  0.235   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<9>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B41
    SLICE_X36Y91.A3      net (fanout=1)        1.294   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<12>
    SLICE_X36Y91.AMUX    Tilo                  0.298   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs12
    SLICE_X36Y91.BX      net (fanout=2)        1.518   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs12
    SLICE_X36Y91.CLK     Tdick                 0.398   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_14
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15
    -------------------------------------------------  ---------------------------
    Total                                      5.049ns (1.466ns logic, 3.583ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_14 (SLICE_X36Y91.BX), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.219ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_4 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_14 (FF)
  Data Path Delay:      5.936ns (Levels of Logic = 3)
  Clock Path Skew:      -2.918ns (1.018 - 3.936)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_4 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y100.AQ     Tcko                  0.476   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr3<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr3reg_4
    SLICE_X46Y94.B2      net (fanout=3)        1.745   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr3<4>
    SLICE_X46Y94.B       Tilo                  0.235   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<9>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B41
    SLICE_X36Y91.A3      net (fanout=1)        1.294   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<12>
    SLICE_X36Y91.AMUX    Tilo                  0.298   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs12
    SLICE_X36Y91.BX      net (fanout=2)        1.518   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs12
    SLICE_X36Y91.CLK     Tdick                 0.370   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_14
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_14
    -------------------------------------------------  ---------------------------
    Total                                      5.936ns (1.379ns logic, 4.557ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.303ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr1reg_4 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_14 (FF)
  Data Path Delay:      5.021ns (Levels of Logic = 3)
  Clock Path Skew:      -2.917ns (1.018 - 3.935)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr1reg_4 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y98.AMUX    Tshcko                0.535   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr1<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr1reg_4
    SLICE_X46Y94.B4      net (fanout=3)        0.771   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr1<4>
    SLICE_X46Y94.B       Tilo                  0.235   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<9>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B41
    SLICE_X36Y91.A3      net (fanout=1)        1.294   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<12>
    SLICE_X36Y91.AMUX    Tilo                  0.298   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs12
    SLICE_X36Y91.BX      net (fanout=2)        1.518   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs12
    SLICE_X36Y91.CLK     Tdick                 0.370   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_14
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_14
    -------------------------------------------------  ---------------------------
    Total                                      5.021ns (1.438ns logic, 3.583ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_RXCLK_TXCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_6 (SLICE_X45Y95.D4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.962ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg_6 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_6 (FF)
  Data Path Delay:      0.687ns (Levels of Logic = 1)
  Clock Path Skew:      -0.640ns (0.650 - 1.290)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg_6 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y95.CMUX    Tshcko                0.244   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr4<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr4reg_6
    SLICE_X45Y95.D4      net (fanout=3)        0.228   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr4<6>
    SLICE_X45Y95.CLK     Tah         (-Th)    -0.215   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT<6>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_6
    -------------------------------------------------  ---------------------------
    Total                                      0.687ns (0.459ns logic, 0.228ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_90 (SLICE_X50Y94.D6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.955ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr1reg_2 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_90 (FF)
  Data Path Delay:      0.678ns (Levels of Logic = 1)
  Clock Path Skew:      -0.642ns (0.649 - 1.291)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr1reg_2 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y98.CQ      Tcko                  0.200   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr1<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr1reg_2
    SLICE_X50Y94.D6      net (fanout=3)        0.288   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr1<2>
    SLICE_X50Y94.CLK     Tah         (-Th)    -0.190   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader<90>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT<90>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_90
    -------------------------------------------------  ---------------------------
    Total                                      0.678ns (0.390ns logic, 0.288ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_19 (SLICE_X48Y100.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.968ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_3 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_19 (FF)
  Data Path Delay:      0.690ns (Levels of Logic = 1)
  Clock Path Skew:      -0.643ns (0.646 - 1.289)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_3 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y100.DQ     Tcko                  0.198   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_3
    SLICE_X48Y100.A6     net (fanout=3)        0.295   u_FILCore/u_FILCommLayer/u_MWMAC/hostipaddr2<3>
    SLICE_X48Y100.CLK    Tah         (-Th)    -0.197   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader<22>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT<19>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_19
    -------------------------------------------------  ---------------------------
    Total                                      0.690ns (0.395ns logic, 0.295ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ClockManager_dcmclk125 = PERIOD TIMEGRP 
"u_ClockManager_dcmclk125"         TS_sysclk / 1.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 125406 paths analyzed, 4840 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.653ns.
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_21 (SLICE_X30Y87.C2), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory (RAM)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.420ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.286 - 0.304)
  Source Clock:         txclk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y44.DOBDO1   Trcko_DOB             2.100   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory
    SLICE_X38Y92.A5      net (fanout=42)       1.088   u_FILCore/u_FILCommLayer/u_MWMAC/pingrddata<1>
    SLICE_X38Y92.A       Tilo                  0.254   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/pingrddata[7]_GND_18_o_add_75_OUT<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Madd_pingrddata[7]_GND_18_o_add_75_OUT_xor<2>111
    SLICE_X38Y92.B6      net (fanout=6)        0.166   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Madd_pingrddata[7]_GND_18_o_add_75_OUT_xor<2>11
    SLICE_X38Y92.B       Tilo                  0.254   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/pingrddata[7]_GND_18_o_add_75_OUT<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Madd_pingrddata[7]_GND_18_o_add_75_OUT_xor<5>11
    SLICE_X33Y88.D6      net (fanout=13)       0.941   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/pingrddata[7]_GND_18_o_add_75_OUT<5>
    SLICE_X33Y88.D       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT846
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT847
    SLICE_X30Y87.C2      net (fanout=1)        2.019   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT846
    SLICE_X30Y87.CLK     Tas                   0.339   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<21>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT8414
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_21
    -------------------------------------------------  ---------------------------
    Total                                      7.420ns (3.206ns logic, 4.214ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory (RAM)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.405ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.286 - 0.304)
  Source Clock:         txclk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y44.DOBDO0   Trcko_DOB             2.100   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory
    SLICE_X38Y92.A6      net (fanout=47)       1.073   u_FILCore/u_FILCommLayer/u_MWMAC/pingrddata<0>
    SLICE_X38Y92.A       Tilo                  0.254   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/pingrddata[7]_GND_18_o_add_75_OUT<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Madd_pingrddata[7]_GND_18_o_add_75_OUT_xor<2>111
    SLICE_X38Y92.B6      net (fanout=6)        0.166   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Madd_pingrddata[7]_GND_18_o_add_75_OUT_xor<2>11
    SLICE_X38Y92.B       Tilo                  0.254   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/pingrddata[7]_GND_18_o_add_75_OUT<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Madd_pingrddata[7]_GND_18_o_add_75_OUT_xor<5>11
    SLICE_X33Y88.D6      net (fanout=13)       0.941   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/pingrddata[7]_GND_18_o_add_75_OUT<5>
    SLICE_X33Y88.D       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT846
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT847
    SLICE_X30Y87.C2      net (fanout=1)        2.019   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT846
    SLICE_X30Y87.CLK     Tas                   0.339   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<21>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT8414
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_21
    -------------------------------------------------  ---------------------------
    Total                                      7.405ns (3.206ns logic, 4.199ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory (RAM)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.376ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.286 - 0.304)
  Source Clock:         txclk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y44.DOBDO5   Trcko_DOB             2.100   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory
    SLICE_X38Y92.B4      net (fanout=32)       1.464   u_FILCore/u_FILCommLayer/u_MWMAC/pingrddata<5>
    SLICE_X38Y92.B       Tilo                  0.254   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/pingrddata[7]_GND_18_o_add_75_OUT<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Madd_pingrddata[7]_GND_18_o_add_75_OUT_xor<5>11
    SLICE_X33Y88.D6      net (fanout=13)       0.941   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/pingrddata[7]_GND_18_o_add_75_OUT<5>
    SLICE_X33Y88.D       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT846
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT847
    SLICE_X30Y87.C2      net (fanout=1)        2.019   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT846
    SLICE_X30Y87.CLK     Tas                   0.339   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<21>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT8414
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_21
    -------------------------------------------------  ---------------------------
    Total                                      7.376ns (2.952ns logic, 4.424ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18 (SLICE_X37Y85.B5), 112 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.407ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.291 - 0.303)
  Source Clock:         txclk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.BQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5
    SLICE_X39Y89.B3      net (fanout=198)      2.352   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5
    SLICE_X39Y89.B       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT661
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT54741
    SLICE_X38Y82.B3      net (fanout=3)        1.784   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT5474
    SLICE_X38Y82.B       Tilo                  0.254   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10231
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10231
    SLICE_X38Y82.D1      net (fanout=2)        0.598   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10231
    SLICE_X38Y82.CMUX    Topdc                 0.456   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10231
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10234_F
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10234
    SLICE_X37Y85.B5      net (fanout=2)        0.901   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1023
    SLICE_X37Y85.CLK     Tas                   0.373   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<19>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT601
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18
    -------------------------------------------------  ---------------------------
    Total                                      7.407ns (1.772ns logic, 5.635ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.214ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.291 - 0.303)
  Source Clock:         txclk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.BQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5
    SLICE_X39Y89.B3      net (fanout=198)      2.352   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5
    SLICE_X39Y89.BMUX    Tilo                  0.337   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT661
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT54751
    SLICE_X38Y82.B2      net (fanout=11)       1.513   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT5475
    SLICE_X38Y82.B       Tilo                  0.254   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10231
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10231
    SLICE_X38Y82.D1      net (fanout=2)        0.598   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10231
    SLICE_X38Y82.CMUX    Topdc                 0.456   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10231
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10234_F
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10234
    SLICE_X37Y85.B5      net (fanout=2)        0.901   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1023
    SLICE_X37Y85.CLK     Tas                   0.373   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<19>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT601
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18
    -------------------------------------------------  ---------------------------
    Total                                      7.214ns (1.850ns logic, 5.364ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.059ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.291 - 0.303)
  Source Clock:         txclk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.BQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5
    SLICE_X39Y89.B3      net (fanout=198)      2.352   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd5
    SLICE_X39Y89.B       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT661
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT54741
    SLICE_X38Y82.B3      net (fanout=3)        1.784   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT5474
    SLICE_X38Y82.B       Tilo                  0.254   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10231
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10231
    SLICE_X38Y82.C6      net (fanout=2)        0.276   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10231
    SLICE_X38Y82.CMUX    Tilo                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10231
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10234_G
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10234
    SLICE_X37Y85.B5      net (fanout=2)        0.901   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1023
    SLICE_X37Y85.CLK     Tas                   0.373   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<19>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT601
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18
    -------------------------------------------------  ---------------------------
    Total                                      7.059ns (1.746ns logic, 5.313ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_31 (SLICE_X35Y87.C6), 103 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd3 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.391ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         txclk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd3 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y88.AQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd3
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd3
    SLICE_X42Y82.B4      net (fanout=148)      1.399   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd3
    SLICE_X42Y82.B       Tilo                  0.235   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT482
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT108221
    SLICE_X30Y89.C5      net (fanout=27)       2.329   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10822
    SLICE_X30Y89.CMUX    Tilo                  0.326   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1216
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1503
    SLICE_X30Y89.A6      net (fanout=1)        0.823   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1502
    SLICE_X30Y89.A       Tilo                  0.254   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1216
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1504
    SLICE_X35Y87.D6      net (fanout=1)        0.820   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1503
    SLICE_X35Y87.D       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<31>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1506
    SLICE_X35Y87.C6      net (fanout=1)        0.143   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1505
    SLICE_X35Y87.CLK     Tas                   0.373   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<31>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15014
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_31
    -------------------------------------------------  ---------------------------
    Total                                      7.391ns (1.877ns logic, 5.514ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd2 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.087ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         txclk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd2 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y87.CQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd2
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd2
    SLICE_X42Y82.B1      net (fanout=113)      1.095   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd2
    SLICE_X42Y82.B       Tilo                  0.235   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT482
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT108221
    SLICE_X30Y89.C5      net (fanout=27)       2.329   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10822
    SLICE_X30Y89.CMUX    Tilo                  0.326   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1216
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1503
    SLICE_X30Y89.A6      net (fanout=1)        0.823   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1502
    SLICE_X30Y89.A       Tilo                  0.254   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1216
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1504
    SLICE_X35Y87.D6      net (fanout=1)        0.820   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1503
    SLICE_X35Y87.D       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<31>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1506
    SLICE_X35Y87.C6      net (fanout=1)        0.143   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1505
    SLICE_X35Y87.CLK     Tas                   0.373   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<31>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15014
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_31
    -------------------------------------------------  ---------------------------
    Total                                      7.087ns (1.877ns logic, 5.210ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd6 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.054ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.286 - 0.301)
  Source Clock:         txclk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd6 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y88.BQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd6
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd6
    SLICE_X42Y82.B5      net (fanout=146)      1.062   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/current_state_FSM_FFd6
    SLICE_X42Y82.B       Tilo                  0.235   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT482
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT108221
    SLICE_X30Y89.C5      net (fanout=27)       2.329   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10822
    SLICE_X30Y89.CMUX    Tilo                  0.326   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1216
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1503
    SLICE_X30Y89.A6      net (fanout=1)        0.823   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1502
    SLICE_X30Y89.A       Tilo                  0.254   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1216
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1504
    SLICE_X35Y87.D6      net (fanout=1)        0.820   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1503
    SLICE_X35Y87.D       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<31>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1506
    SLICE_X35Y87.C6      net (fanout=1)        0.143   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1505
    SLICE_X35Y87.CLK     Tas                   0.373   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<31>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT15014
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_31
    -------------------------------------------------  ---------------------------
    Total                                      7.054ns (1.877ns logic, 5.177ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_ClockManager_dcmclk125 = PERIOD TIMEGRP "u_ClockManager_dcmclk125"
        TS_sysclk / 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/u_PKTINFO/Mram_memory1_RAMA (SLICE_X44Y75.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.304ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr_0 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/u_PKTINFO/Mram_memory1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.308ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.073 - 0.069)
  Source Clock:         txclk rising at 8.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr_0 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/u_PKTINFO/Mram_memory1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y75.BQ      Tcko                  0.198   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr<1>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr_0
    SLICE_X44Y75.D1      net (fanout=4)        0.403   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr<0>
    SLICE_X44Y75.CLK     Tah         (-Th)     0.293   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/statusPKTLen<4>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/u_PKTINFO/Mram_memory1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.308ns (-0.095ns logic, 0.403ns route)
                                                       (-30.8% logic, 130.8% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/u_PKTINFO/Mram_memory1_RAMA_D1 (SLICE_X44Y75.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.304ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr_0 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/u_PKTINFO/Mram_memory1_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.308ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.073 - 0.069)
  Source Clock:         txclk rising at 8.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr_0 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/u_PKTINFO/Mram_memory1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y75.BQ      Tcko                  0.198   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr<1>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr_0
    SLICE_X44Y75.D1      net (fanout=4)        0.403   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr<0>
    SLICE_X44Y75.CLK     Tah         (-Th)     0.293   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/statusPKTLen<4>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/u_PKTINFO/Mram_memory1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.308ns (-0.095ns logic, 0.403ns route)
                                                       (-30.8% logic, 130.8% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/u_PKTINFO/Mram_memory1_RAMB (SLICE_X44Y75.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.304ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr_0 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/u_PKTINFO/Mram_memory1_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.308ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.073 - 0.069)
  Source Clock:         txclk rising at 8.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr_0 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/u_PKTINFO/Mram_memory1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y75.BQ      Tcko                  0.198   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr<1>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr_0
    SLICE_X44Y75.D1      net (fanout=4)        0.403   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/pktInfo_wrAddr<0>
    SLICE_X44Y75.CLK     Tah         (-Th)     0.293   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/statusPKTLen<4>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_STATUS_BUF/u_PKTINFO/Mram_memory1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.308ns (-0.095ns logic, 0.403ns route)
                                                       (-30.8% logic, 130.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ClockManager_dcmclk125 = PERIOD TIMEGRP "u_ClockManager_dcmclk125"
        TS_sysclk / 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/dpram/Mram_memory/CLKB
  Logical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/dpram/Mram_memory/CLKB
  Location pin: RAMB16_X3Y34.CLKB
  Clock network: txclk
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory/CLKA
  Logical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory/CLKA
  Location pin: RAMB16_X3Y36.CLKA
  Clock network: txclk
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory/CLKB
  Logical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory/CLKB
  Location pin: RAMB16_X3Y36.CLKB
  Clock network: txclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ClockManager_dcmclk125_180 = PERIOD TIMEGRP         
"u_ClockManager_dcmclk125_180" TS_sysclk / 1.25 PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ClockManager_dcmclk125_180 = PERIOD TIMEGRP
        "u_ClockManager_dcmclk125_180" TS_sysclk / 1.25 PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.334ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: u_ClockManager/u_BUFG_inst2/I0
  Logical resource: u_ClockManager/u_BUFG_inst2/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: u_ClockManager/dcmclk125_180
--------------------------------------------------------------------------------
Slack: 5.960ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.040ns (490.196MHz) (Tockper)
  Physical resource: ETH_GTXCLK_OBUF/CLK1
  Logical resource: u_ClockManager/u_ODDR2/CK1
  Location pin: OLOGIC_X27Y63.CLK1
  Clock network: u_ClockManager/clk125_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ClockManager_CLKDV = PERIOD TIMEGRP 
"u_ClockManager_CLKDV" TS_sysclk * 4         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12849 paths analyzed, 1610 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.378ns.
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA (SLICE_X14Y50.CE), 166 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0 (FF)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      8.186ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.638 - 0.645)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    dutClk rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y47.AQ      Tcko                  0.476   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<3>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0
    SLICE_X18Y46.A1      net (fanout=4)        1.213   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<0>
    SLICE_X18Y46.COUT    Topcya                0.474   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<3>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<0>_rt
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<3>
    SLICE_X18Y47.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<7>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<7>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<7>
    SLICE_X18Y48.BMUX    Tcinb                 0.310   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<11>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<11>
    SLICE_X17Y48.A1      net (fanout=2)        1.137   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/GND_48_o_GND_48_o_sub_3_OUT<9>
    SLICE_X17Y48.A       Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>3
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>4
    SLICE_X20Y49.A6      net (fanout=1)        0.794   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>3
    SLICE_X20Y49.A       Tilo                  0.235   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<15>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>7
    SLICE_X20Y49.B4      net (fanout=17)       0.441   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o
    SLICE_X20Y49.B       Tilo                  0.235   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<15>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/b2d_fifo_rdreq_int1
    SLICE_X13Y48.A3      net (fanout=5)        1.158   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_rdreq
    SLICE_X13Y48.A       Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_full
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en1
    SLICE_X14Y50.CE      net (fanout=3)        0.727   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en
    SLICE_X14Y50.CLK     Tceck                 0.369   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout<5>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      8.186ns (2.710ns logic, 5.476ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_4 (FF)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      8.047ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.296 - 0.314)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    dutClk rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_4 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y48.AQ      Tcko                  0.476   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<7>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_4
    SLICE_X18Y47.A4      net (fanout=4)        1.170   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<4>
    SLICE_X18Y47.COUT    Topcya                0.474   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<7>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_lut<4>_INV_0
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<7>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<7>
    SLICE_X18Y48.BMUX    Tcinb                 0.310   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<11>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<11>
    SLICE_X17Y48.A1      net (fanout=2)        1.137   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/GND_48_o_GND_48_o_sub_3_OUT<9>
    SLICE_X17Y48.A       Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>3
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>4
    SLICE_X20Y49.A6      net (fanout=1)        0.794   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>3
    SLICE_X20Y49.A       Tilo                  0.235   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<15>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>7
    SLICE_X20Y49.B4      net (fanout=17)       0.441   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o
    SLICE_X20Y49.B       Tilo                  0.235   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<15>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/b2d_fifo_rdreq_int1
    SLICE_X13Y48.A3      net (fanout=5)        1.158   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_rdreq
    SLICE_X13Y48.A       Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_full
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en1
    SLICE_X14Y50.CE      net (fanout=3)        0.727   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en
    SLICE_X14Y50.CLK     Tceck                 0.369   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout<5>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      8.047ns (2.617ns logic, 5.430ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0 (FF)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      7.973ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.638 - 0.645)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    dutClk rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y47.AQ      Tcko                  0.476   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<3>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0
    SLICE_X18Y46.A1      net (fanout=4)        1.213   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<0>
    SLICE_X18Y46.COUT    Topcya                0.474   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<3>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<0>_rt
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<3>
    SLICE_X18Y47.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<7>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<7>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<7>
    SLICE_X18Y48.CMUX    Tcinc                 0.279   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<11>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<11>
    SLICE_X17Y48.A3      net (fanout=2)        0.955   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/GND_48_o_GND_48_o_sub_3_OUT<10>
    SLICE_X17Y48.A       Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>3
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>4
    SLICE_X20Y49.A6      net (fanout=1)        0.794   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>3
    SLICE_X20Y49.A       Tilo                  0.235   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<15>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>7
    SLICE_X20Y49.B4      net (fanout=17)       0.441   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o
    SLICE_X20Y49.B       Tilo                  0.235   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<15>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/b2d_fifo_rdreq_int1
    SLICE_X13Y48.A3      net (fanout=5)        1.158   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_rdreq
    SLICE_X13Y48.A       Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_full
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en1
    SLICE_X14Y50.CE      net (fanout=3)        0.727   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en
    SLICE_X14Y50.CLK     Tceck                 0.369   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout<5>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      7.973ns (2.679ns logic, 5.294ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA_D1 (SLICE_X14Y50.CE), 166 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0 (FF)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      8.186ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.638 - 0.645)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    dutClk rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y47.AQ      Tcko                  0.476   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<3>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0
    SLICE_X18Y46.A1      net (fanout=4)        1.213   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<0>
    SLICE_X18Y46.COUT    Topcya                0.474   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<3>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<0>_rt
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<3>
    SLICE_X18Y47.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<7>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<7>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<7>
    SLICE_X18Y48.BMUX    Tcinb                 0.310   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<11>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<11>
    SLICE_X17Y48.A1      net (fanout=2)        1.137   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/GND_48_o_GND_48_o_sub_3_OUT<9>
    SLICE_X17Y48.A       Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>3
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>4
    SLICE_X20Y49.A6      net (fanout=1)        0.794   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>3
    SLICE_X20Y49.A       Tilo                  0.235   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<15>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>7
    SLICE_X20Y49.B4      net (fanout=17)       0.441   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o
    SLICE_X20Y49.B       Tilo                  0.235   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<15>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/b2d_fifo_rdreq_int1
    SLICE_X13Y48.A3      net (fanout=5)        1.158   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_rdreq
    SLICE_X13Y48.A       Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_full
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en1
    SLICE_X14Y50.CE      net (fanout=3)        0.727   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en
    SLICE_X14Y50.CLK     Tceck                 0.369   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout<5>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      8.186ns (2.710ns logic, 5.476ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_4 (FF)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      8.047ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.296 - 0.314)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    dutClk rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_4 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y48.AQ      Tcko                  0.476   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<7>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_4
    SLICE_X18Y47.A4      net (fanout=4)        1.170   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<4>
    SLICE_X18Y47.COUT    Topcya                0.474   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<7>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_lut<4>_INV_0
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<7>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<7>
    SLICE_X18Y48.BMUX    Tcinb                 0.310   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<11>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<11>
    SLICE_X17Y48.A1      net (fanout=2)        1.137   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/GND_48_o_GND_48_o_sub_3_OUT<9>
    SLICE_X17Y48.A       Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>3
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>4
    SLICE_X20Y49.A6      net (fanout=1)        0.794   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>3
    SLICE_X20Y49.A       Tilo                  0.235   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<15>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>7
    SLICE_X20Y49.B4      net (fanout=17)       0.441   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o
    SLICE_X20Y49.B       Tilo                  0.235   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<15>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/b2d_fifo_rdreq_int1
    SLICE_X13Y48.A3      net (fanout=5)        1.158   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_rdreq
    SLICE_X13Y48.A       Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_full
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en1
    SLICE_X14Y50.CE      net (fanout=3)        0.727   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en
    SLICE_X14Y50.CLK     Tceck                 0.369   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout<5>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      8.047ns (2.617ns logic, 5.430ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0 (FF)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      7.973ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.638 - 0.645)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    dutClk rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y47.AQ      Tcko                  0.476   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<3>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0
    SLICE_X18Y46.A1      net (fanout=4)        1.213   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<0>
    SLICE_X18Y46.COUT    Topcya                0.474   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<3>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<0>_rt
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<3>
    SLICE_X18Y47.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<7>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<7>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<7>
    SLICE_X18Y48.CMUX    Tcinc                 0.279   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<11>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<11>
    SLICE_X17Y48.A3      net (fanout=2)        0.955   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/GND_48_o_GND_48_o_sub_3_OUT<10>
    SLICE_X17Y48.A       Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>3
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>4
    SLICE_X20Y49.A6      net (fanout=1)        0.794   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>3
    SLICE_X20Y49.A       Tilo                  0.235   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<15>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>7
    SLICE_X20Y49.B4      net (fanout=17)       0.441   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o
    SLICE_X20Y49.B       Tilo                  0.235   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<15>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/b2d_fifo_rdreq_int1
    SLICE_X13Y48.A3      net (fanout=5)        1.158   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_rdreq
    SLICE_X13Y48.A       Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_full
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en1
    SLICE_X14Y50.CE      net (fanout=3)        0.727   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en
    SLICE_X14Y50.CLK     Tceck                 0.369   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout<5>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      7.973ns (2.679ns logic, 5.294ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMB (SLICE_X14Y50.CE), 166 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0 (FF)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMB (RAM)
  Requirement:          40.000ns
  Data Path Delay:      8.186ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.638 - 0.645)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    dutClk rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y47.AQ      Tcko                  0.476   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<3>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0
    SLICE_X18Y46.A1      net (fanout=4)        1.213   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<0>
    SLICE_X18Y46.COUT    Topcya                0.474   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<3>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<0>_rt
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<3>
    SLICE_X18Y47.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<7>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<7>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<7>
    SLICE_X18Y48.BMUX    Tcinb                 0.310   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<11>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<11>
    SLICE_X17Y48.A1      net (fanout=2)        1.137   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/GND_48_o_GND_48_o_sub_3_OUT<9>
    SLICE_X17Y48.A       Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>3
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>4
    SLICE_X20Y49.A6      net (fanout=1)        0.794   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>3
    SLICE_X20Y49.A       Tilo                  0.235   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<15>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>7
    SLICE_X20Y49.B4      net (fanout=17)       0.441   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o
    SLICE_X20Y49.B       Tilo                  0.235   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<15>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/b2d_fifo_rdreq_int1
    SLICE_X13Y48.A3      net (fanout=5)        1.158   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_rdreq
    SLICE_X13Y48.A       Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_full
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en1
    SLICE_X14Y50.CE      net (fanout=3)        0.727   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en
    SLICE_X14Y50.CLK     Tceck                 0.369   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout<5>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      8.186ns (2.710ns logic, 5.476ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_4 (FF)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMB (RAM)
  Requirement:          40.000ns
  Data Path Delay:      8.047ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.296 - 0.314)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    dutClk rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_4 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y48.AQ      Tcko                  0.476   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<7>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_4
    SLICE_X18Y47.A4      net (fanout=4)        1.170   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<4>
    SLICE_X18Y47.COUT    Topcya                0.474   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<7>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_lut<4>_INV_0
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<7>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<7>
    SLICE_X18Y48.BMUX    Tcinb                 0.310   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<11>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<11>
    SLICE_X17Y48.A1      net (fanout=2)        1.137   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/GND_48_o_GND_48_o_sub_3_OUT<9>
    SLICE_X17Y48.A       Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>3
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>4
    SLICE_X20Y49.A6      net (fanout=1)        0.794   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>3
    SLICE_X20Y49.A       Tilo                  0.235   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<15>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>7
    SLICE_X20Y49.B4      net (fanout=17)       0.441   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o
    SLICE_X20Y49.B       Tilo                  0.235   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<15>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/b2d_fifo_rdreq_int1
    SLICE_X13Y48.A3      net (fanout=5)        1.158   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_rdreq
    SLICE_X13Y48.A       Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_full
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en1
    SLICE_X14Y50.CE      net (fanout=3)        0.727   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en
    SLICE_X14Y50.CLK     Tceck                 0.369   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout<5>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      8.047ns (2.617ns logic, 5.430ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0 (FF)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMB (RAM)
  Requirement:          40.000ns
  Data Path Delay:      7.973ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.638 - 0.645)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    dutClk rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y47.AQ      Tcko                  0.476   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<3>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_0
    SLICE_X18Y46.A1      net (fanout=4)        1.213   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<0>
    SLICE_X18Y46.COUT    Topcya                0.474   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<3>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<0>_rt
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<3>
    SLICE_X18Y47.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<3>
    SLICE_X18Y47.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<7>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<7>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<7>
    SLICE_X18Y48.CMUX    Tcinc                 0.279   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<11>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/Msub_GND_48_o_GND_48_o_sub_3_OUT<15:0>_cy<11>
    SLICE_X17Y48.A3      net (fanout=2)        0.955   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/GND_48_o_GND_48_o_sub_3_OUT<10>
    SLICE_X17Y48.A       Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>3
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>4
    SLICE_X20Y49.A6      net (fanout=1)        0.794   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>3
    SLICE_X20Y49.A       Tilo                  0.235   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<15>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o<15>7
    SLICE_X20Y49.B4      net (fanout=17)       0.441   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem_next[15]_zeros16[15]_equal_5_o
    SLICE_X20Y49.B       Tilo                  0.235   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/simrem<15>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_controller/b2d_fifo_rdreq_int1
    SLICE_X13Y48.A3      net (fanout=5)        1.158   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_rdreq
    SLICE_X13Y48.A       Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/b2d_fifo_full
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en1
    SLICE_X14Y50.CE      net (fanout=3)        0.727   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_en
    SLICE_X14Y50.CLK     Tceck                 0.369   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout<5>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      7.973ns (2.679ns logic, 5.294ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_ClockManager_CLKDV = PERIOD TIMEGRP "u_ClockManager_CLKDV" TS_sysclk * 4
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA_D1 (SLICE_X14Y50.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.210ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/dut_din_1 (FF)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.212ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         dutClk rising at 40.000ns
  Destination Clock:    dutClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/dut_din_1 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y50.AQ      Tcko                  0.198   u_FILCore/dut_din<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/dut_din_1
    SLICE_X14Y50.AI      net (fanout=1)        0.018   u_FILCore/dut_din<1>
    SLICE_X14Y50.CLK     Tdh         (-Th)     0.004   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout<5>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.212ns (0.194ns logic, 0.018ns route)
                                                       (91.5% logic, 8.5% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem22/DP (SLICE_X14Y49.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.293ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/dut_din_7 (FF)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem22/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.296ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.044 - 0.041)
  Source Clock:         dutClk rising at 40.000ns
  Destination Clock:    dutClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/dut_din_7 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem22/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y50.DQ      Tcko                  0.198   u_FILCore/dut_din<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/dut_din_7
    SLICE_X14Y49.AX      net (fanout=2)        0.218   u_FILCore/dut_din<7>
    SLICE_X14Y49.CLK     Tdh         (-Th)     0.120   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout<6>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem22/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.296ns (0.078ns logic, 0.218ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA (SLICE_X14Y50.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.302ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_3 (FF)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.306ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.077 - 0.073)
  Source Clock:         dutClk rising at 40.000ns
  Destination Clock:    dutClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_3 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y50.CQ      Tcko                  0.198   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr<3>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr_3
    SLICE_X14Y50.D4      net (fanout=5)        0.236   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/wr_addr<3>
    SLICE_X14Y50.CLK     Tah         (-Th)     0.128   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout<5>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.306ns (0.070ns logic, 0.236ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ClockManager_CLKDV = PERIOD TIMEGRP "u_ClockManager_CLKDV" TS_sysclk * 4
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory1/CLKB
  Logical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory1/CLKB
  Location pin: RAMB16_X1Y30.CLKB
  Clock network: dutClk
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory2/CLKB
  Logical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory2/CLKB
  Location pin: RAMB16_X1Y28.CLKB
  Clock network: dutClk
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory3/CLKBRDCLK
  Logical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory3/CLKBRDCLK
  Location pin: RAMB8_X0Y28.CLKBRDCLK
  Clock network: dutClk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sysclk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sysclk                      |     10.000ns|      5.340ns|      9.566ns|            0|            0|            0|       138255|
| TS_u_ClockManager_dcmclk125   |      8.000ns|      7.653ns|          N/A|            0|            0|       125406|            0|
| TS_u_ClockManager_dcmclk125_18|      8.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
| 0                             |             |             |             |             |             |             |             |
| TS_u_ClockManager_CLKDV       |     40.000ns|      8.378ns|          N/A|            0|            0|        12849|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ETH_RXCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ETH_RXCLK      |    7.661|         |         |         |
sysclk         |    1.017|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ETH_RXCLK      |    9.287|         |         |         |
sysclk         |    8.378|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 368940 paths, 0 nets, and 13894 connections

Design statistics:
   Minimum period:   8.378ns{1}   (Maximum frequency: 119.360MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 29 15:19:15 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 309 MB



