{"children":[{"children":[{"data":[411,587,0,0,49],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 192 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"192b wide with 0 elements.","type":"brief"}],"name":"Component call","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 32 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"32b wide with 0 elements.","type":"brief"}],"name":"Component return","type":"resource"},{"data":[14,46,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 6 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'c' (stencil2d.cpp:14)","type":"resource"},{"data":[31,108,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 3 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 3 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'k1' (stencil2d.cpp:17)","type":"resource"},{"data":[14,43,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 3 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 3 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'k2' (stencil2d.cpp:19)","type":"resource"},{"data":[31,111,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 6 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'r' (stencil2d.cpp:12)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Shift Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'temp' (stencil2d.cpp:9)","type":"resource"},{"children":[{"count":6,"data":[428,1810,3,0,8],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[430,1811,3,0,8],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"7"}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":7}]],"name":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp:7","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"12"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":12}]],"name":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp:12","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[55,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"25"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"25"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[92,272,0,0,5],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"25"}]],"name":"Store","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"25"}]],"name":"1-bit Or","type":"resource"}],"data":[180,273,0,0,5],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":25}]],"name":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp:25","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"22"}]],"name":"FFwd Destination","type":"resource"},{"count":"1","data":[0,32,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"22"}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"22"}]],"name":"32-bit Integer Add","type":"resource"}],"data":[34,32,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":22}]],"name":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp:22","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"30"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":30}]],"name":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp:30","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"14"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":14}]],"name":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp:14","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"17"}]],"name":"3-bit Integer Compare","type":"resource"},{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"17"}]],"name":"32-bit Integer Add","type":"resource"}],"data":[17,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":17}]],"name":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp:17","replace_name":"true","type":"resource"},{"children":[{"count":6,"data":[143,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"21"}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[87,0,0,1.5,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"21"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":2,"data":[502,442,0,0,14],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"21"}]],"name":"Load","type":"resource"}],"data":[732,442,0,1.5,14],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":21}]],"name":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp:21","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"19"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"19"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"19"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"19"}]],"name":"3-bit Integer Compare","type":"resource"}],"data":[5,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":19}]],"name":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp:19","replace_name":"true","type":"resource"}],"compute_units":1,"data":[1914,3492,3,1.5,76],"debug":[[{"filename":"stencil2d.cpp","line":9}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"details":[{"links":[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"19"}],"text":"%L with depth 5","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"stencil_2d","total_kernel_resources":[1914,3492,3,1.5,76],"total_percent":[0.563206,0.401919,0.204354,0.110579,0.131752],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[1914,3492,3,1.5,76],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"System","total":[1914,3492,3,2,76],"total_percent":[0.563206,0.401919,0.204354,0.110579,0.131752],"type":"module"}