{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 27 11:11:29 2019 " "Info: Processing started: Fri Sep 27 11:11:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off full -c full --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off full -c full --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "f_anemo " "Info: Assuming node \"f_anemo\" is an undefined clock" {  } { { "full.bdf" "" { Schematic "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/full.bdf" { { 336 32 200 352 "f_anemo" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "f_anemo" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_50M " "Info: Assuming node \"clk_50M\" is an undefined clock" {  } { { "full.bdf" "" { Schematic "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/full.bdf" { { 232 32 200 248 "clk_50M" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "HZ_Gen:inst\|status " "Info: Detected ripple clock \"HZ_Gen:inst\|status\" as buffer" {  } { { "HZ_Gen.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/HZ_Gen.vhd" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HZ_Gen:inst\|status" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "f_anemo register register counter:inst1\|count\[0\] counter:inst1\|count\[7\] 450.05 MHz Internal " "Info: Clock \"f_anemo\" Internal fmax is restricted to 450.05 MHz between source register \"counter:inst1\|count\[0\]\" and destination register \"counter:inst1\|count\[7\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.862 ns + Longest register register " "Info: + Longest register to register delay is 1.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:inst1\|count\[0\] 1 REG LCFF_X64_Y31_N23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N23; Fanout = 4; REG Node = 'counter:inst1\|count\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst1|count[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/counter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.414 ns) 0.925 ns counter:inst1\|count\[1\]~9 2 COMB LCCOMB_X64_Y31_N4 2 " "Info: 2: + IC(0.511 ns) + CELL(0.414 ns) = 0.925 ns; Loc. = LCCOMB_X64_Y31_N4; Fanout = 2; COMB Node = 'counter:inst1\|count\[1\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { counter:inst1|count[0] counter:inst1|count[1]~9 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/counter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.996 ns counter:inst1\|count\[2\]~11 3 COMB LCCOMB_X64_Y31_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.996 ns; Loc. = LCCOMB_X64_Y31_N6; Fanout = 2; COMB Node = 'counter:inst1\|count\[2\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:inst1|count[1]~9 counter:inst1|count[2]~11 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/counter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.067 ns counter:inst1\|count\[3\]~13 4 COMB LCCOMB_X64_Y31_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.067 ns; Loc. = LCCOMB_X64_Y31_N8; Fanout = 2; COMB Node = 'counter:inst1\|count\[3\]~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:inst1|count[2]~11 counter:inst1|count[3]~13 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/counter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.138 ns counter:inst1\|count\[4\]~15 5 COMB LCCOMB_X64_Y31_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.138 ns; Loc. = LCCOMB_X64_Y31_N10; Fanout = 2; COMB Node = 'counter:inst1\|count\[4\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:inst1|count[3]~13 counter:inst1|count[4]~15 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/counter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.209 ns counter:inst1\|count\[5\]~17 6 COMB LCCOMB_X64_Y31_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.209 ns; Loc. = LCCOMB_X64_Y31_N12; Fanout = 2; COMB Node = 'counter:inst1\|count\[5\]~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter:inst1|count[4]~15 counter:inst1|count[5]~17 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/counter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.368 ns counter:inst1\|count\[6\]~19 7 COMB LCCOMB_X64_Y31_N14 1 " "Info: 7: + IC(0.000 ns) + CELL(0.159 ns) = 1.368 ns; Loc. = LCCOMB_X64_Y31_N14; Fanout = 1; COMB Node = 'counter:inst1\|count\[6\]~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter:inst1|count[5]~17 counter:inst1|count[6]~19 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/counter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.778 ns counter:inst1\|count\[7\]~20 8 COMB LCCOMB_X64_Y31_N16 1 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 1.778 ns; Loc. = LCCOMB_X64_Y31_N16; Fanout = 1; COMB Node = 'counter:inst1\|count\[7\]~20'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter:inst1|count[6]~19 counter:inst1|count[7]~20 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/counter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.862 ns counter:inst1\|count\[7\] 9 REG LCFF_X64_Y31_N17 2 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 1.862 ns; Loc. = LCFF_X64_Y31_N17; Fanout = 2; REG Node = 'counter:inst1\|count\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter:inst1|count[7]~20 counter:inst1|count[7] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/counter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.351 ns ( 72.56 % ) " "Info: Total cell delay = 1.351 ns ( 72.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.511 ns ( 27.44 % ) " "Info: Total interconnect delay = 0.511 ns ( 27.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.862 ns" { counter:inst1|count[0] counter:inst1|count[1]~9 counter:inst1|count[2]~11 counter:inst1|count[3]~13 counter:inst1|count[4]~15 counter:inst1|count[5]~17 counter:inst1|count[6]~19 counter:inst1|count[7]~20 counter:inst1|count[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.862 ns" { counter:inst1|count[0] {} counter:inst1|count[1]~9 {} counter:inst1|count[2]~11 {} counter:inst1|count[3]~13 {} counter:inst1|count[4]~15 {} counter:inst1|count[5]~17 {} counter:inst1|count[6]~19 {} counter:inst1|count[7]~20 {} counter:inst1|count[7] {} } { 0.000ns 0.511ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "f_anemo destination 2.084 ns + Shortest register " "Info: + Shortest clock path from clock \"f_anemo\" to destination register is 2.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns f_anemo 1 CLK PIN_D25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_D25; Fanout = 8; CLK Node = 'f_anemo'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { f_anemo } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/full.bdf" { { 336 32 200 352 "f_anemo" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.537 ns) 2.084 ns counter:inst1\|count\[7\] 2 REG LCFF_X64_Y31_N17 2 " "Info: 2: + IC(0.675 ns) + CELL(0.537 ns) = 2.084 ns; Loc. = LCFF_X64_Y31_N17; Fanout = 2; REG Node = 'counter:inst1\|count\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { f_anemo counter:inst1|count[7] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/counter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.409 ns ( 67.61 % ) " "Info: Total cell delay = 1.409 ns ( 67.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.675 ns ( 32.39 % ) " "Info: Total interconnect delay = 0.675 ns ( 32.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.084 ns" { f_anemo counter:inst1|count[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.084 ns" { f_anemo {} f_anemo~combout {} counter:inst1|count[7] {} } { 0.000ns 0.000ns 0.675ns } { 0.000ns 0.872ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "f_anemo source 2.084 ns - Longest register " "Info: - Longest clock path from clock \"f_anemo\" to source register is 2.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns f_anemo 1 CLK PIN_D25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_D25; Fanout = 8; CLK Node = 'f_anemo'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { f_anemo } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/full.bdf" { { 336 32 200 352 "f_anemo" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.537 ns) 2.084 ns counter:inst1\|count\[0\] 2 REG LCFF_X64_Y31_N23 4 " "Info: 2: + IC(0.675 ns) + CELL(0.537 ns) = 2.084 ns; Loc. = LCFF_X64_Y31_N23; Fanout = 4; REG Node = 'counter:inst1\|count\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { f_anemo counter:inst1|count[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/counter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.409 ns ( 67.61 % ) " "Info: Total cell delay = 1.409 ns ( 67.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.675 ns ( 32.39 % ) " "Info: Total interconnect delay = 0.675 ns ( 32.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.084 ns" { f_anemo counter:inst1|count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.084 ns" { f_anemo {} f_anemo~combout {} counter:inst1|count[0] {} } { 0.000ns 0.000ns 0.675ns } { 0.000ns 0.872ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.084 ns" { f_anemo counter:inst1|count[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.084 ns" { f_anemo {} f_anemo~combout {} counter:inst1|count[7] {} } { 0.000ns 0.000ns 0.675ns } { 0.000ns 0.872ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.084 ns" { f_anemo counter:inst1|count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.084 ns" { f_anemo {} f_anemo~combout {} counter:inst1|count[0] {} } { 0.000ns 0.000ns 0.675ns } { 0.000ns 0.872ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/counter.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/counter.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.862 ns" { counter:inst1|count[0] counter:inst1|count[1]~9 counter:inst1|count[2]~11 counter:inst1|count[3]~13 counter:inst1|count[4]~15 counter:inst1|count[5]~17 counter:inst1|count[6]~19 counter:inst1|count[7]~20 counter:inst1|count[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.862 ns" { counter:inst1|count[0] {} counter:inst1|count[1]~9 {} counter:inst1|count[2]~11 {} counter:inst1|count[3]~13 {} counter:inst1|count[4]~15 {} counter:inst1|count[5]~17 {} counter:inst1|count[6]~19 {} counter:inst1|count[7]~20 {} counter:inst1|count[7] {} } { 0.000ns 0.511ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.084 ns" { f_anemo counter:inst1|count[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.084 ns" { f_anemo {} f_anemo~combout {} counter:inst1|count[7] {} } { 0.000ns 0.000ns 0.675ns } { 0.000ns 0.872ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.084 ns" { f_anemo counter:inst1|count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.084 ns" { f_anemo {} f_anemo~combout {} counter:inst1|count[0] {} } { 0.000ns 0.000ns 0.675ns } { 0.000ns 0.872ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst1|count[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { counter:inst1|count[7] {} } {  } {  } "" } } { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/counter.vhd" 16 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_50M register counter:inst1\|data_anemo\[7\] register MAE:inst6\|va\[7\] 222.67 MHz 4.491 ns Internal " "Info: Clock \"clk_50M\" has Internal fmax of 222.67 MHz between source register \"counter:inst1\|data_anemo\[7\]\" and destination register \"MAE:inst6\|va\[7\]\" (period= 4.491 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.860 ns + Longest register register " "Info: + Longest register to register delay is 0.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:inst1\|data_anemo\[7\] 1 REG LCFF_X64_Y31_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y31_N1; Fanout = 1; REG Node = 'counter:inst1\|data_anemo\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:inst1|data_anemo[7] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/counter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.366 ns) 0.860 ns MAE:inst6\|va\[7\] 2 REG LCFF_X63_Y31_N11 1 " "Info: 2: + IC(0.494 ns) + CELL(0.366 ns) = 0.860 ns; Loc. = LCFF_X63_Y31_N11; Fanout = 1; REG Node = 'MAE:inst6\|va\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { counter:inst1|data_anemo[7] MAE:inst6|va[7] } "NODE_NAME" } } { "MAE.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/MAE.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 42.56 % ) " "Info: Total cell delay = 0.366 ns ( 42.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.494 ns ( 57.44 % ) " "Info: Total interconnect delay = 0.494 ns ( 57.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { counter:inst1|data_anemo[7] MAE:inst6|va[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.860 ns" { counter:inst1|data_anemo[7] {} MAE:inst6|va[7] {} } { 0.000ns 0.494ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.417 ns - Smallest " "Info: - Smallest clock skew is -3.417 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M destination 2.680 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_50M\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50M'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/full.bdf" { { 232 32 200 248 "clk_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50M~clkctrl 2 COMB CLKCTRL_G2 43 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 43; COMB Node = 'clk_50M~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50M clk_50M~clkctrl } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/full.bdf" { { 232 32 200 248 "clk_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns MAE:inst6\|va\[7\] 3 REG LCFF_X63_Y31_N11 1 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X63_Y31_N11; Fanout = 1; REG Node = 'MAE:inst6\|va\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clk_50M~clkctrl MAE:inst6|va[7] } "NODE_NAME" } } { "MAE.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/MAE.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk_50M clk_50M~clkctrl MAE:inst6|va[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} MAE:inst6|va[7] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M source 6.097 ns - Longest register " "Info: - Longest clock path from clock \"clk_50M\" to source register is 6.097 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50M'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/full.bdf" { { 232 32 200 248 "clk_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.787 ns) 2.841 ns HZ_Gen:inst\|status 2 REG LCFF_X17_Y21_N15 3 " "Info: 2: + IC(1.055 ns) + CELL(0.787 ns) = 2.841 ns; Loc. = LCFF_X17_Y21_N15; Fanout = 3; REG Node = 'HZ_Gen:inst\|status'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.842 ns" { clk_50M HZ_Gen:inst|status } "NODE_NAME" } } { "HZ_Gen.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/HZ_Gen.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.690 ns) + CELL(0.000 ns) 4.531 ns HZ_Gen:inst\|status~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(1.690 ns) + CELL(0.000 ns) = 4.531 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'HZ_Gen:inst\|status~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.690 ns" { HZ_Gen:inst|status HZ_Gen:inst|status~clkctrl } "NODE_NAME" } } { "HZ_Gen.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/HZ_Gen.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 6.097 ns counter:inst1\|data_anemo\[7\] 4 REG LCFF_X64_Y31_N1 1 " "Info: 4: + IC(1.029 ns) + CELL(0.537 ns) = 6.097 ns; Loc. = LCFF_X64_Y31_N1; Fanout = 1; REG Node = 'counter:inst1\|data_anemo\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { HZ_Gen:inst|status~clkctrl counter:inst1|data_anemo[7] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/counter.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 38.10 % ) " "Info: Total cell delay = 2.323 ns ( 38.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.774 ns ( 61.90 % ) " "Info: Total interconnect delay = 3.774 ns ( 61.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.097 ns" { clk_50M HZ_Gen:inst|status HZ_Gen:inst|status~clkctrl counter:inst1|data_anemo[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.097 ns" { clk_50M {} clk_50M~combout {} HZ_Gen:inst|status {} HZ_Gen:inst|status~clkctrl {} counter:inst1|data_anemo[7] {} } { 0.000ns 0.000ns 1.055ns 1.690ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk_50M clk_50M~clkctrl MAE:inst6|va[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} MAE:inst6|va[7] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.097 ns" { clk_50M HZ_Gen:inst|status HZ_Gen:inst|status~clkctrl counter:inst1|data_anemo[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.097 ns" { clk_50M {} clk_50M~combout {} HZ_Gen:inst|status {} HZ_Gen:inst|status~clkctrl {} counter:inst1|data_anemo[7] {} } { 0.000ns 0.000ns 1.055ns 1.690ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/counter.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "MAE.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/MAE.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { counter:inst1|data_anemo[7] MAE:inst6|va[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.860 ns" { counter:inst1|data_anemo[7] {} MAE:inst6|va[7] {} } { 0.000ns 0.494ns } { 0.000ns 0.366ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk_50M clk_50M~clkctrl MAE:inst6|va[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} MAE:inst6|va[7] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.097 ns" { clk_50M HZ_Gen:inst|status HZ_Gen:inst|status~clkctrl counter:inst1|data_anemo[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.097 ns" { clk_50M {} clk_50M~combout {} HZ_Gen:inst|status {} HZ_Gen:inst|status~clkctrl {} counter:inst1|data_anemo[7] {} } { 0.000ns 0.000ns 1.055ns 1.690ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "MAE:inst6\|va\[7\] acquisition clk_50M 4.998 ns register " "Info: tsu for register \"MAE:inst6\|va\[7\]\" (data pin = \"acquisition\", clock pin = \"clk_50M\") is 4.998 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.714 ns + Longest pin register " "Info: + Longest pin to register delay is 7.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns acquisition 1 PIN PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; PIN Node = 'acquisition'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { acquisition } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/full.bdf" { { 440 40 208 456 "acquisition" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.650 ns) + CELL(0.150 ns) 6.642 ns MAE:inst6\|data_valid~2 2 COMB LCCOMB_X63_Y31_N24 9 " "Info: 2: + IC(5.650 ns) + CELL(0.150 ns) = 6.642 ns; Loc. = LCCOMB_X63_Y31_N24; Fanout = 9; COMB Node = 'MAE:inst6\|data_valid~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { acquisition MAE:inst6|data_valid~2 } "NODE_NAME" } } { "MAE.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/MAE.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.660 ns) 7.714 ns MAE:inst6\|va\[7\] 3 REG LCFF_X63_Y31_N11 1 " "Info: 3: + IC(0.412 ns) + CELL(0.660 ns) = 7.714 ns; Loc. = LCFF_X63_Y31_N11; Fanout = 1; REG Node = 'MAE:inst6\|va\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { MAE:inst6|data_valid~2 MAE:inst6|va[7] } "NODE_NAME" } } { "MAE.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/MAE.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.652 ns ( 21.42 % ) " "Info: Total cell delay = 1.652 ns ( 21.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.062 ns ( 78.58 % ) " "Info: Total interconnect delay = 6.062 ns ( 78.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.714 ns" { acquisition MAE:inst6|data_valid~2 MAE:inst6|va[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.714 ns" { acquisition {} acquisition~combout {} MAE:inst6|data_valid~2 {} MAE:inst6|va[7] {} } { 0.000ns 0.000ns 5.650ns 0.412ns } { 0.000ns 0.842ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "MAE.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/MAE.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M destination 2.680 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_50M\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50M'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/full.bdf" { { 232 32 200 248 "clk_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50M~clkctrl 2 COMB CLKCTRL_G2 43 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 43; COMB Node = 'clk_50M~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50M clk_50M~clkctrl } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/full.bdf" { { 232 32 200 248 "clk_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns MAE:inst6\|va\[7\] 3 REG LCFF_X63_Y31_N11 1 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X63_Y31_N11; Fanout = 1; REG Node = 'MAE:inst6\|va\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clk_50M~clkctrl MAE:inst6|va[7] } "NODE_NAME" } } { "MAE.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/MAE.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk_50M clk_50M~clkctrl MAE:inst6|va[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} MAE:inst6|va[7] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.714 ns" { acquisition MAE:inst6|data_valid~2 MAE:inst6|va[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.714 ns" { acquisition {} acquisition~combout {} MAE:inst6|data_valid~2 {} MAE:inst6|va[7] {} } { 0.000ns 0.000ns 5.650ns 0.412ns } { 0.000ns 0.842ns 0.150ns 0.660ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk_50M clk_50M~clkctrl MAE:inst6|va[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} MAE:inst6|va[7] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50M data_anemo\[1\] MAE:inst6\|va\[1\] 9.626 ns register " "Info: tco from clock \"clk_50M\" to destination pin \"data_anemo\[1\]\" through register \"MAE:inst6\|va\[1\]\" is 9.626 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M source 2.680 ns + Longest register " "Info: + Longest clock path from clock \"clk_50M\" to source register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50M'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/full.bdf" { { 232 32 200 248 "clk_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50M~clkctrl 2 COMB CLKCTRL_G2 43 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 43; COMB Node = 'clk_50M~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50M clk_50M~clkctrl } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/full.bdf" { { 232 32 200 248 "clk_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns MAE:inst6\|va\[1\] 3 REG LCFF_X63_Y31_N7 1 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X63_Y31_N7; Fanout = 1; REG Node = 'MAE:inst6\|va\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clk_50M~clkctrl MAE:inst6|va[1] } "NODE_NAME" } } { "MAE.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/MAE.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk_50M clk_50M~clkctrl MAE:inst6|va[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} MAE:inst6|va[1] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "MAE.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/MAE.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.696 ns + Longest register pin " "Info: + Longest register to pin delay is 6.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAE:inst6\|va\[1\] 1 REG LCFF_X63_Y31_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y31_N7; Fanout = 1; REG Node = 'MAE:inst6\|va\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAE:inst6|va[1] } "NODE_NAME" } } { "MAE.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/MAE.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.888 ns) + CELL(2.808 ns) 6.696 ns data_anemo\[1\] 2 PIN PIN_AA20 0 " "Info: 2: + IC(3.888 ns) + CELL(2.808 ns) = 6.696 ns; Loc. = PIN_AA20; Fanout = 0; PIN Node = 'data_anemo\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.696 ns" { MAE:inst6|va[1] data_anemo[1] } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/full.bdf" { { 392 824 1000 408 "data_anemo\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 41.94 % ) " "Info: Total cell delay = 2.808 ns ( 41.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.888 ns ( 58.06 % ) " "Info: Total interconnect delay = 3.888 ns ( 58.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.696 ns" { MAE:inst6|va[1] data_anemo[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.696 ns" { MAE:inst6|va[1] {} data_anemo[1] {} } { 0.000ns 3.888ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk_50M clk_50M~clkctrl MAE:inst6|va[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} MAE:inst6|va[1] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.696 ns" { MAE:inst6|va[1] data_anemo[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.696 ns" { MAE:inst6|va[1] {} data_anemo[1] {} } { 0.000ns 3.888ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "MAE:inst6\|etat\[0\] start_stop clk_50M 0.440 ns register " "Info: th for register \"MAE:inst6\|etat\[0\]\" (data pin = \"start_stop\", clock pin = \"clk_50M\") is 0.440 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M destination 2.668 ns + Longest register " "Info: + Longest clock path from clock \"clk_50M\" to destination register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50M'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/full.bdf" { { 232 32 200 248 "clk_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50M~clkctrl 2 COMB CLKCTRL_G2 43 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 43; COMB Node = 'clk_50M~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50M clk_50M~clkctrl } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/full.bdf" { { 232 32 200 248 "clk_50M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.668 ns MAE:inst6\|etat\[0\] 3 REG LCFF_X64_Y29_N1 1 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X64_Y29_N1; Fanout = 1; REG Node = 'MAE:inst6\|etat\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { clk_50M~clkctrl MAE:inst6|etat[0] } "NODE_NAME" } } { "MAE.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/MAE.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.57 % ) " "Info: Total cell delay = 1.536 ns ( 57.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 42.43 % ) " "Info: Total interconnect delay = 1.132 ns ( 42.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { clk_50M clk_50M~clkctrl MAE:inst6|etat[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} MAE:inst6|etat[0] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "MAE.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/MAE.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.494 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns start_stop 1 PIN PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; PIN Node = 'start_stop'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_stop } "NODE_NAME" } } { "full.bdf" "" { Schematic "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/full.bdf" { { 424 40 208 440 "start_stop" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.149 ns) 2.410 ns MAE:inst6\|etat\[0\]~feeder 2 COMB LCCOMB_X64_Y29_N0 1 " "Info: 2: + IC(1.262 ns) + CELL(0.149 ns) = 2.410 ns; Loc. = LCCOMB_X64_Y29_N0; Fanout = 1; COMB Node = 'MAE:inst6\|etat\[0\]~feeder'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.411 ns" { start_stop MAE:inst6|etat[0]~feeder } "NODE_NAME" } } { "MAE.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/MAE.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.494 ns MAE:inst6\|etat\[0\] 3 REG LCFF_X64_Y29_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.494 ns; Loc. = LCFF_X64_Y29_N1; Fanout = 1; REG Node = 'MAE:inst6\|etat\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { MAE:inst6|etat[0]~feeder MAE:inst6|etat[0] } "NODE_NAME" } } { "MAE.vhd" "" { Text "C:/Users/Etudiant/Documents/M2_SME/BE_Abass_Peze/Anemo/full/MAE.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.232 ns ( 49.40 % ) " "Info: Total cell delay = 1.232 ns ( 49.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.262 ns ( 50.60 % ) " "Info: Total interconnect delay = 1.262 ns ( 50.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.494 ns" { start_stop MAE:inst6|etat[0]~feeder MAE:inst6|etat[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.494 ns" { start_stop {} start_stop~combout {} MAE:inst6|etat[0]~feeder {} MAE:inst6|etat[0] {} } { 0.000ns 0.000ns 1.262ns 0.000ns } { 0.000ns 0.999ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { clk_50M clk_50M~clkctrl MAE:inst6|etat[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} MAE:inst6|etat[0] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.494 ns" { start_stop MAE:inst6|etat[0]~feeder MAE:inst6|etat[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.494 ns" { start_stop {} start_stop~combout {} MAE:inst6|etat[0]~feeder {} MAE:inst6|etat[0] {} } { 0.000ns 0.000ns 1.262ns 0.000ns } { 0.000ns 0.999ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 27 11:11:29 2019 " "Info: Processing ended: Fri Sep 27 11:11:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
