{"Ruby B. Lee": [5.768341138079336e-09, ["Architecture for Protecting Critical Secrets in Microprocessors", ["Ruby B. Lee", "Peter C. S. Kwan", "John Patrick McGregor", "Jeffrey S. Dwoskin", "Zhenghong Wang"], "https://doi.org/10.1109/ISCA.2005.14", "isca", 2005]], "Peter C. S. Kwan": [0, ["Architecture for Protecting Critical Secrets in Microprocessors", ["Ruby B. Lee", "Peter C. S. Kwan", "John Patrick McGregor", "Jeffrey S. Dwoskin", "Zhenghong Wang"], "https://doi.org/10.1109/ISCA.2005.14", "isca", 2005]], "John Patrick McGregor": [0, ["Architecture for Protecting Critical Secrets in Microprocessors", ["Ruby B. Lee", "Peter C. S. Kwan", "John Patrick McGregor", "Jeffrey S. Dwoskin", "Zhenghong Wang"], "https://doi.org/10.1109/ISCA.2005.14", "isca", 2005]], "Jeffrey S. Dwoskin": [0, ["Architecture for Protecting Critical Secrets in Microprocessors", ["Ruby B. Lee", "Peter C. S. Kwan", "John Patrick McGregor", "Jeffrey S. Dwoskin", "Zhenghong Wang"], "https://doi.org/10.1109/ISCA.2005.14", "isca", 2005]], "Zhenghong Wang": [6.111425392418823e-07, ["Architecture for Protecting Critical Secrets in Microprocessors", ["Ruby B. Lee", "Peter C. S. Kwan", "John Patrick McGregor", "Jeffrey S. Dwoskin", "Zhenghong Wang"], "https://doi.org/10.1109/ISCA.2005.14", "isca", 2005]], "Weidong Shi": [0, ["High Efficiency Counter Mode Security Architecture via Prediction and Precomputation", ["Weidong Shi", "Hsien-Hsin S. Lee", "Mrinmoy Ghosh", "Chenghuai Lu", "Alexandra Boldyreva"], "https://doi.org/10.1109/ISCA.2005.30", "isca", 2005]], "Hsien-Hsin S. Lee": [3.7107883432696553e-09, ["High Efficiency Counter Mode Security Architecture via Prediction and Precomputation", ["Weidong Shi", "Hsien-Hsin S. Lee", "Mrinmoy Ghosh", "Chenghuai Lu", "Alexandra Boldyreva"], "https://doi.org/10.1109/ISCA.2005.30", "isca", 2005]], "Mrinmoy Ghosh": [0, ["High Efficiency Counter Mode Security Architecture via Prediction and Precomputation", ["Weidong Shi", "Hsien-Hsin S. Lee", "Mrinmoy Ghosh", "Chenghuai Lu", "Alexandra Boldyreva"], "https://doi.org/10.1109/ISCA.2005.30", "isca", 2005]], "Chenghuai Lu": [0, ["High Efficiency Counter Mode Security Architecture via Prediction and Precomputation", ["Weidong Shi", "Hsien-Hsin S. Lee", "Mrinmoy Ghosh", "Chenghuai Lu", "Alexandra Boldyreva"], "https://doi.org/10.1109/ISCA.2005.30", "isca", 2005]], "Alexandra Boldyreva": [0, ["High Efficiency Counter Mode Security Architecture via Prediction and Precomputation", ["Weidong Shi", "Hsien-Hsin S. Lee", "Mrinmoy Ghosh", "Chenghuai Lu", "Alexandra Boldyreva"], "https://doi.org/10.1109/ISCA.2005.30", "isca", 2005]], "G. Edward Suh": [4.7297046487648764e-11, ["Design and Implementation of the AEGIS Single-Chip Secure Processor Using Physical Random Functions", ["G. Edward Suh", "Charles W. ODonnell", "Ishan Sachdev", "Srinivas Devadas"], "https://doi.org/10.1109/ISCA.2005.22", "isca", 2005]], "Charles W. ODonnell": [0, ["Design and Implementation of the AEGIS Single-Chip Secure Processor Using Physical Random Functions", ["G. Edward Suh", "Charles W. ODonnell", "Ishan Sachdev", "Srinivas Devadas"], "https://doi.org/10.1109/ISCA.2005.22", "isca", 2005]], "Ishan Sachdev": [0, ["Design and Implementation of the AEGIS Single-Chip Secure Processor Using Physical Random Functions", ["G. Edward Suh", "Charles W. ODonnell", "Ishan Sachdev", "Srinivas Devadas"], "https://doi.org/10.1109/ISCA.2005.22", "isca", 2005]], "Srinivas Devadas": [0, ["Design and Implementation of the AEGIS Single-Chip Secure Processor Using Physical Random Functions", ["G. Edward Suh", "Charles W. ODonnell", "Ishan Sachdev", "Srinivas Devadas"], "https://doi.org/10.1109/ISCA.2005.22", "isca", 2005]], "Sudhanva Gurumurthi": [0, ["Disk Drive Roadmap from the Thermal Perspective: A Case for Dynamic Thermal Management", ["Sudhanva Gurumurthi", "Anand Sivasubramaniam", "Vivek K. Natarajan"], "https://doi.org/10.1109/ISCA.2005.24", "isca", 2005]], "Anand Sivasubramaniam": [0, ["Disk Drive Roadmap from the Thermal Perspective: A Case for Dynamic Thermal Management", ["Sudhanva Gurumurthi", "Anand Sivasubramaniam", "Vivek K. Natarajan"], "https://doi.org/10.1109/ISCA.2005.24", "isca", 2005]], "Vivek K. Natarajan": [0, ["Disk Drive Roadmap from the Thermal Perspective: A Case for Dynamic Thermal Management", ["Sudhanva Gurumurthi", "Anand Sivasubramaniam", "Vivek K. Natarajan"], "https://doi.org/10.1109/ISCA.2005.24", "isca", 2005]], "Ram Huggahalli": [0, ["Direct Cache Access for High Bandwidth Network I/O", ["Ram Huggahalli", "Ravi R. Iyer", "Scott Tetrick"], "https://doi.org/10.1109/ISCA.2005.23", "isca", 2005]], "Ravi R. Iyer": [0, ["Direct Cache Access for High Bandwidth Network I/O", ["Ram Huggahalli", "Ravi R. Iyer", "Scott Tetrick"], "https://doi.org/10.1109/ISCA.2005.23", "isca", 2005]], "Scott Tetrick": [0, ["Direct Cache Access for High Bandwidth Network I/O", ["Ram Huggahalli", "Ravi R. Iyer", "Scott Tetrick"], "https://doi.org/10.1109/ISCA.2005.23", "isca", 2005]], "Haryadi S. Gunawi": [0, ["Deconstructing Commodity Storage Clusters", ["Haryadi S. Gunawi", "Nitin Agrawal", "Andrea C. Arpaci-Dusseau", "Remzi H. Arpaci-Dusseau", "Jiri Schindler"], "https://doi.org/10.1109/ISCA.2005.20", "isca", 2005]], "Nitin Agrawal": [0, ["Deconstructing Commodity Storage Clusters", ["Haryadi S. Gunawi", "Nitin Agrawal", "Andrea C. Arpaci-Dusseau", "Remzi H. Arpaci-Dusseau", "Jiri Schindler"], "https://doi.org/10.1109/ISCA.2005.20", "isca", 2005]], "Andrea C. Arpaci-Dusseau": [0, ["Deconstructing Commodity Storage Clusters", ["Haryadi S. Gunawi", "Nitin Agrawal", "Andrea C. Arpaci-Dusseau", "Remzi H. Arpaci-Dusseau", "Jiri Schindler"], "https://doi.org/10.1109/ISCA.2005.20", "isca", 2005]], "Remzi H. Arpaci-Dusseau": [0, ["Deconstructing Commodity Storage Clusters", ["Haryadi S. Gunawi", "Nitin Agrawal", "Andrea C. Arpaci-Dusseau", "Remzi H. Arpaci-Dusseau", "Jiri Schindler"], "https://doi.org/10.1109/ISCA.2005.20", "isca", 2005]], "Jiri Schindler": [0, ["Deconstructing Commodity Storage Clusters", ["Haryadi S. Gunawi", "Nitin Agrawal", "Andrea C. Arpaci-Dusseau", "Remzi H. Arpaci-Dusseau", "Jiri Schindler"], "https://doi.org/10.1109/ISCA.2005.20", "isca", 2005]], "Magnus Ekman": [0, ["A Robust Main-Memory Compression Scheme", ["Magnus Ekman", "Per Stenstrom"], "https://doi.org/10.1109/ISCA.2005.6", "isca", 2005]], "Per Stenstrom": [0, ["A Robust Main-Memory Compression Scheme", ["Magnus Ekman", "Per Stenstrom"], "https://doi.org/10.1109/ISCA.2005.6", "isca", 2005]], "Brian Fahs": [0, ["Continuous Optimization", ["Brian Fahs", "Todd M. Rafacz", "Sanjay J. Patel", "Steven S. Lumetta"], "https://doi.org/10.1109/ISCA.2005.19", "isca", 2005]], "Todd M. Rafacz": [0, ["Continuous Optimization", ["Brian Fahs", "Todd M. Rafacz", "Sanjay J. Patel", "Steven S. Lumetta"], "https://doi.org/10.1109/ISCA.2005.19", "isca", 2005]], "Sanjay J. Patel": [0, ["Continuous Optimization", ["Brian Fahs", "Todd M. Rafacz", "Sanjay J. Patel", "Steven S. Lumetta"], "https://doi.org/10.1109/ISCA.2005.19", "isca", 2005]], "Steven S. Lumetta": [0, ["Continuous Optimization", ["Brian Fahs", "Todd M. Rafacz", "Sanjay J. Patel", "Steven S. Lumetta"], "https://doi.org/10.1109/ISCA.2005.19", "isca", 2005]], "Vlad Petric": [0, ["RENO - A Rename-Based Instruction Optimizer", ["Vlad Petric", "Tingting Sha", "Amir Roth"], "https://doi.org/10.1109/ISCA.2005.43", "isca", 2005], ["Energy-Effectiveness of Pre-Execution and Energy-Aware P-Thread Selection", ["Vlad Petric", "Amir Roth"], "https://doi.org/10.1109/ISCA.2005.27", "isca", 2005]], "Tingting Sha": [0, ["RENO - A Rename-Based Instruction Optimizer", ["Vlad Petric", "Tingting Sha", "Amir Roth"], "https://doi.org/10.1109/ISCA.2005.43", "isca", 2005]], "Amir Roth": [0, ["RENO - A Rename-Based Instruction Optimizer", ["Vlad Petric", "Tingting Sha", "Amir Roth"], "https://doi.org/10.1109/ISCA.2005.43", "isca", 2005], ["Energy-Effectiveness of Pre-Execution and Energy-Aware P-Thread Selection", ["Vlad Petric", "Amir Roth"], "https://doi.org/10.1109/ISCA.2005.27", "isca", 2005], ["Store Vulnerability Window (SVW): Re-Execution Filtering for Enhanced Load Optimization", ["Amir Roth"], "https://doi.org/10.1109/ISCA.2005.48", "isca", 2005]], "Lin Tan": [0, ["A High Throughput String Matching Architecture for Intrusion Detection and Prevention", ["Lin Tan", "Timothy Sherwood"], "https://doi.org/10.1109/ISCA.2005.5", "isca", 2005]], "Timothy Sherwood": [0, ["A High Throughput String Matching Architecture for Intrusion Detection and Prevention", ["Lin Tan", "Timothy Sherwood"], "https://doi.org/10.1109/ISCA.2005.5", "isca", 2005]], "Florin Baboescu": [0, ["A Tree Based Router Search Engine Architecture with Single Port Memories", ["Florin Baboescu", "Dean M. Tullsen", "Grigore Rosu", "Sumeet Singh"], "https://doi.org/10.1109/ISCA.2005.7", "isca", 2005]], "Dean M. Tullsen": [0, ["A Tree Based Router Search Engine Architecture with Single Port Memories", ["Florin Baboescu", "Dean M. Tullsen", "Grigore Rosu", "Sumeet Singh"], "https://doi.org/10.1109/ISCA.2005.7", "isca", 2005], ["Interconnections in Multi-Core Architectures: Understanding Mechanisms, Overheads and Scaling", ["Rakesh Kumar", "Victor V. Zyuban", "Dean M. Tullsen"], "https://doi.org/10.1109/ISCA.2005.34", "isca", 2005]], "Grigore Rosu": [0, ["A Tree Based Router Search Engine Architecture with Single Port Memories", ["Florin Baboescu", "Dean M. Tullsen", "Grigore Rosu", "Sumeet Singh"], "https://doi.org/10.1109/ISCA.2005.7", "isca", 2005]], "Sumeet Singh": [0, ["A Tree Based Router Search Engine Architecture with Single Port Memories", ["Florin Baboescu", "Dean M. Tullsen", "Grigore Rosu", "Sumeet Singh"], "https://doi.org/10.1109/ISCA.2005.7", "isca", 2005]], "Shorin Kyo": [0, ["An Integrated Memory Array Processor Architecture for Embedded Image Recognition Systems", ["Shorin Kyo", "Shinichiro Okazaki", "Tamio Arai"], "https://doi.org/10.1109/ISCA.2005.11", "isca", 2005]], "Shinichiro Okazaki": [0, ["An Integrated Memory Array Processor Architecture for Embedded Image Recognition Systems", ["Shorin Kyo", "Shinichiro Okazaki", "Tamio Arai"], "https://doi.org/10.1109/ISCA.2005.11", "isca", 2005]], "Tamio Arai": [0, ["An Integrated Memory Array Processor Architecture for Embedded Image Recognition Systems", ["Shorin Kyo", "Shinichiro Okazaki", "Tamio Arai"], "https://doi.org/10.1109/ISCA.2005.11", "isca", 2005]], "George A. Reis": [0, ["Design and Evaluation of Hybrid Fault-Detection Systems", ["George A. Reis", "Jonathan Chang", "Neil Vachharajani", "Ram Rangan", "David I. August", "Shubhendu S. Mukherjee"], "https://doi.org/10.1109/ISCA.2005.21", "isca", 2005]], "Jonathan Chang": [3.9329434891113846e-12, ["Design and Evaluation of Hybrid Fault-Detection Systems", ["George A. Reis", "Jonathan Chang", "Neil Vachharajani", "Ram Rangan", "David I. August", "Shubhendu S. Mukherjee"], "https://doi.org/10.1109/ISCA.2005.21", "isca", 2005]], "Neil Vachharajani": [0, ["Design and Evaluation of Hybrid Fault-Detection Systems", ["George A. Reis", "Jonathan Chang", "Neil Vachharajani", "Ram Rangan", "David I. August", "Shubhendu S. Mukherjee"], "https://doi.org/10.1109/ISCA.2005.21", "isca", 2005]], "Ram Rangan": [0, ["Design and Evaluation of Hybrid Fault-Detection Systems", ["George A. Reis", "Jonathan Chang", "Neil Vachharajani", "Ram Rangan", "David I. August", "Shubhendu S. Mukherjee"], "https://doi.org/10.1109/ISCA.2005.21", "isca", 2005], ["Computing Architectural Vulnerability Factors for Address-Based Structures", ["Arijit Biswas", "Paul Racunas", "Razvan Cheveresan", "Joel S. Emer", "Shubhendu S. Mukherjee", "Ram Rangan"], "https://doi.org/10.1109/ISCA.2005.18", "isca", 2005]], "David I. August": [0, ["Design and Evaluation of Hybrid Fault-Detection Systems", ["George A. Reis", "Jonathan Chang", "Neil Vachharajani", "Ram Rangan", "David I. August", "Shubhendu S. Mukherjee"], "https://doi.org/10.1109/ISCA.2005.21", "isca", 2005]], "Shubhendu S. Mukherjee": [0, ["Design and Evaluation of Hybrid Fault-Detection Systems", ["George A. Reis", "Jonathan Chang", "Neil Vachharajani", "Ram Rangan", "David I. August", "Shubhendu S. Mukherjee"], "https://doi.org/10.1109/ISCA.2005.21", "isca", 2005], ["Computing Architectural Vulnerability Factors for Address-Based Structures", ["Arijit Biswas", "Paul Racunas", "Razvan Cheveresan", "Joel S. Emer", "Shubhendu S. Mukherjee", "Ram Rangan"], "https://doi.org/10.1109/ISCA.2005.18", "isca", 2005]], "Ethan Schuchman": [0, ["Rescue: A Microarchitecture for Testability and Defect Tolerance", ["Ethan Schuchman", "T. N. Vijaykumar"], "https://doi.org/10.1109/ISCA.2005.44", "isca", 2005]], "T. N. Vijaykumar": [0, ["Rescue: A Microarchitecture for Testability and Defect Tolerance", ["Ethan Schuchman", "T. N. Vijaykumar"], "https://doi.org/10.1109/ISCA.2005.44", "isca", 2005], ["Opportunistic Transient-Fault Detection", ["Mohamed A. Gomaa", "T. N. Vijaykumar"], "https://doi.org/10.1109/ISCA.2005.38", "isca", 2005], ["Optimizing Replication, Communication, and Capacity Allocation in CMPs", ["Zeshan Chishti", "Michael D. Powell", "T. N. Vijaykumar"], "https://doi.org/10.1109/ISCA.2005.39", "isca", 2005]], "Mohamed A. Gomaa": [0, ["Opportunistic Transient-Fault Detection", ["Mohamed A. Gomaa", "T. N. Vijaykumar"], "https://doi.org/10.1109/ISCA.2005.38", "isca", 2005]], "Steven Balensiefer": [0, ["An Evaluation Framework and Instruction Set Architecture for Ion-Trap Based Quantum Micro-Architectures", ["Steven Balensiefer", "Lucas Kreger-Stickles", "Mark Oskin"], "https://doi.org/10.1109/ISCA.2005.10", "isca", 2005]], "Lucas Kreger-Stickles": [0, ["An Evaluation Framework and Instruction Set Architecture for Ion-Trap Based Quantum Micro-Architectures", ["Steven Balensiefer", "Lucas Kreger-Stickles", "Mark Oskin"], "https://doi.org/10.1109/ISCA.2005.10", "isca", 2005]], "Mark Oskin": [0, ["An Evaluation Framework and Instruction Set Architecture for Ion-Trap Based Quantum Micro-Architectures", ["Steven Balensiefer", "Lucas Kreger-Stickles", "Mark Oskin"], "https://doi.org/10.1109/ISCA.2005.10", "isca", 2005]], "Leyla Nazhandali": [0, ["Energy Optimization of Subthreshold-Voltage Sensor Network Processors", ["Leyla Nazhandali", "Bo Zhai", "Javin Olson", "Anna Reeves", "Michael Minuth", "Ryan Helfand", "Sanjay Pant", "Todd M. Austin", "David T. Blaauw"], "https://doi.org/10.1109/ISCA.2005.26", "isca", 2005]], "Bo Zhai": [0, ["Energy Optimization of Subthreshold-Voltage Sensor Network Processors", ["Leyla Nazhandali", "Bo Zhai", "Javin Olson", "Anna Reeves", "Michael Minuth", "Ryan Helfand", "Sanjay Pant", "Todd M. Austin", "David T. Blaauw"], "https://doi.org/10.1109/ISCA.2005.26", "isca", 2005]], "Javin Olson": [0, ["Energy Optimization of Subthreshold-Voltage Sensor Network Processors", ["Leyla Nazhandali", "Bo Zhai", "Javin Olson", "Anna Reeves", "Michael Minuth", "Ryan Helfand", "Sanjay Pant", "Todd M. Austin", "David T. Blaauw"], "https://doi.org/10.1109/ISCA.2005.26", "isca", 2005]], "Anna Reeves": [0, ["Energy Optimization of Subthreshold-Voltage Sensor Network Processors", ["Leyla Nazhandali", "Bo Zhai", "Javin Olson", "Anna Reeves", "Michael Minuth", "Ryan Helfand", "Sanjay Pant", "Todd M. Austin", "David T. Blaauw"], "https://doi.org/10.1109/ISCA.2005.26", "isca", 2005]], "Michael Minuth": [0, ["Energy Optimization of Subthreshold-Voltage Sensor Network Processors", ["Leyla Nazhandali", "Bo Zhai", "Javin Olson", "Anna Reeves", "Michael Minuth", "Ryan Helfand", "Sanjay Pant", "Todd M. Austin", "David T. Blaauw"], "https://doi.org/10.1109/ISCA.2005.26", "isca", 2005]], "Ryan Helfand": [0, ["Energy Optimization of Subthreshold-Voltage Sensor Network Processors", ["Leyla Nazhandali", "Bo Zhai", "Javin Olson", "Anna Reeves", "Michael Minuth", "Ryan Helfand", "Sanjay Pant", "Todd M. Austin", "David T. Blaauw"], "https://doi.org/10.1109/ISCA.2005.26", "isca", 2005]], "Sanjay Pant": [0, ["Energy Optimization of Subthreshold-Voltage Sensor Network Processors", ["Leyla Nazhandali", "Bo Zhai", "Javin Olson", "Anna Reeves", "Michael Minuth", "Ryan Helfand", "Sanjay Pant", "Todd M. Austin", "David T. Blaauw"], "https://doi.org/10.1109/ISCA.2005.26", "isca", 2005]], "Todd M. Austin": [0, ["Energy Optimization of Subthreshold-Voltage Sensor Network Processors", ["Leyla Nazhandali", "Bo Zhai", "Javin Olson", "Anna Reeves", "Michael Minuth", "Ryan Helfand", "Sanjay Pant", "Todd M. Austin", "David T. Blaauw"], "https://doi.org/10.1109/ISCA.2005.26", "isca", 2005]], "David T. Blaauw": [0, ["Energy Optimization of Subthreshold-Voltage Sensor Network Processors", ["Leyla Nazhandali", "Bo Zhai", "Javin Olson", "Anna Reeves", "Michael Minuth", "Ryan Helfand", "Sanjay Pant", "Todd M. Austin", "David T. Blaauw"], "https://doi.org/10.1109/ISCA.2005.26", "isca", 2005]], "Mark Hempstead": [0, ["An Ultra Low Power System Architecture for Sensor Network Applications", ["Mark Hempstead", "Nikhil Tripathi", "Patrick Mauro", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2005.12", "isca", 2005]], "Nikhil Tripathi": [0, ["An Ultra Low Power System Architecture for Sensor Network Applications", ["Mark Hempstead", "Nikhil Tripathi", "Patrick Mauro", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2005.12", "isca", 2005]], "Patrick Mauro": [0, ["An Ultra Low Power System Architecture for Sensor Network Applications", ["Mark Hempstead", "Nikhil Tripathi", "Patrick Mauro", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2005.12", "isca", 2005]], "Gu-Yeon Wei": [0, ["An Ultra Low Power System Architecture for Sensor Network Applications", ["Mark Hempstead", "Nikhil Tripathi", "Patrick Mauro", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2005.12", "isca", 2005]], "David M. Brooks": [0, ["An Ultra Low Power System Architecture for Sensor Network Applications", ["Mark Hempstead", "Nikhil Tripathi", "Patrick Mauro", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2005.12", "isca", 2005]], "Thomas F. Wenisch": [0, ["Temporal Streaming of Shared Memory", ["Thomas F. Wenisch", "Stephen Somogyi", "Nikolaos Hardavellas", "Jangwoo Kim", "Anastassia Ailamaki", "Babak Falsafi"], "https://doi.org/10.1109/ISCA.2005.50", "isca", 2005]], "Stephen Somogyi": [0, ["Temporal Streaming of Shared Memory", ["Thomas F. Wenisch", "Stephen Somogyi", "Nikolaos Hardavellas", "Jangwoo Kim", "Anastassia Ailamaki", "Babak Falsafi"], "https://doi.org/10.1109/ISCA.2005.50", "isca", 2005]], "Nikolaos Hardavellas": [0, ["Temporal Streaming of Shared Memory", ["Thomas F. Wenisch", "Stephen Somogyi", "Nikolaos Hardavellas", "Jangwoo Kim", "Anastassia Ailamaki", "Babak Falsafi"], "https://doi.org/10.1109/ISCA.2005.50", "isca", 2005]], "Jangwoo Kim": [1, ["Temporal Streaming of Shared Memory", ["Thomas F. Wenisch", "Stephen Somogyi", "Nikolaos Hardavellas", "Jangwoo Kim", "Anastassia Ailamaki", "Babak Falsafi"], "https://doi.org/10.1109/ISCA.2005.50", "isca", 2005]], "Anastassia Ailamaki": [0, ["Temporal Streaming of Shared Memory", ["Thomas F. Wenisch", "Stephen Somogyi", "Nikolaos Hardavellas", "Jangwoo Kim", "Anastassia Ailamaki", "Babak Falsafi"], "https://doi.org/10.1109/ISCA.2005.50", "isca", 2005]], "Babak Falsafi": [0, ["Temporal Streaming of Shared Memory", ["Thomas F. Wenisch", "Stephen Somogyi", "Nikolaos Hardavellas", "Jangwoo Kim", "Anastassia Ailamaki", "Babak Falsafi"], "https://doi.org/10.1109/ISCA.2005.50", "isca", 2005]], "Andreas Moshovos": [0, ["RegionScout: Exploiting Coarse Grain Sharing in Snoop-Based Coherence", ["Andreas Moshovos"], "https://doi.org/10.1109/ISCA.2005.42", "isca", 2005]], "Jason F. Cantin": [0, ["Improving Multiprocessor Performance with Coarse-Grain Coherence Tracking", ["Jason F. Cantin", "Mikko H. Lipasti", "James E. Smith"], "https://doi.org/10.1109/ISCA.2005.31", "isca", 2005]], "Mikko H. Lipasti": [0, ["Improving Multiprocessor Performance with Coarse-Grain Coherence Tracking", ["Jason F. Cantin", "Mikko H. Lipasti", "James E. Smith"], "https://doi.org/10.1109/ISCA.2005.31", "isca", 2005]], "James E. Smith": [0, ["Improving Multiprocessor Performance with Coarse-Grain Coherence Tracking", ["Jason F. Cantin", "Mikko H. Lipasti", "James E. Smith"], "https://doi.org/10.1109/ISCA.2005.31", "isca", 2005]], "Stephen Hines": [0, ["Improving Program Efficiency by Packing Instructions into Registers", ["Stephen Hines", "Joshua Green", "Gary S. Tyson", "David B. Whalley"], "https://doi.org/10.1109/ISCA.2005.32", "isca", 2005]], "Joshua Green": [0, ["Improving Program Efficiency by Packing Instructions into Registers", ["Stephen Hines", "Joshua Green", "Gary S. Tyson", "David B. Whalley"], "https://doi.org/10.1109/ISCA.2005.32", "isca", 2005]], "Gary S. Tyson": [0, ["Improving Program Efficiency by Packing Instructions into Registers", ["Stephen Hines", "Joshua Green", "Gary S. Tyson", "David B. Whalley"], "https://doi.org/10.1109/ISCA.2005.32", "isca", 2005]], "David B. Whalley": [0, ["Improving Program Efficiency by Packing Instructions into Registers", ["Stephen Hines", "Joshua Green", "Gary S. Tyson", "David B. Whalley"], "https://doi.org/10.1109/ISCA.2005.32", "isca", 2005]], "Nathan Clark": [0, ["An Architecture Framework for Transparent Instruction Set Customization in Embedded Processors", ["Nathan Clark", "Jason A. Blome", "Michael L. Chu", "Scott A. Mahlke", "Stuart Biles", "Krisztian Flautner"], "https://doi.org/10.1109/ISCA.2005.9", "isca", 2005]], "Jason A. Blome": [0, ["An Architecture Framework for Transparent Instruction Set Customization in Embedded Processors", ["Nathan Clark", "Jason A. Blome", "Michael L. Chu", "Scott A. Mahlke", "Stuart Biles", "Krisztian Flautner"], "https://doi.org/10.1109/ISCA.2005.9", "isca", 2005]], "Michael L. Chu": [0.006977894576266408, ["An Architecture Framework for Transparent Instruction Set Customization in Embedded Processors", ["Nathan Clark", "Jason A. Blome", "Michael L. Chu", "Scott A. Mahlke", "Stuart Biles", "Krisztian Flautner"], "https://doi.org/10.1109/ISCA.2005.9", "isca", 2005]], "Scott A. Mahlke": [0, ["An Architecture Framework for Transparent Instruction Set Customization in Embedded Processors", ["Nathan Clark", "Jason A. Blome", "Michael L. Chu", "Scott A. Mahlke", "Stuart Biles", "Krisztian Flautner"], "https://doi.org/10.1109/ISCA.2005.9", "isca", 2005]], "Stuart Biles": [0, ["An Architecture Framework for Transparent Instruction Set Customization in Embedded Processors", ["Nathan Clark", "Jason A. Blome", "Michael L. Chu", "Scott A. Mahlke", "Stuart Biles", "Krisztian Flautner"], "https://doi.org/10.1109/ISCA.2005.9", "isca", 2005]], "Krisztian Flautner": [0, ["An Architecture Framework for Transparent Instruction Set Customization in Embedded Processors", ["Nathan Clark", "Jason A. Blome", "Michael L. Chu", "Scott A. Mahlke", "Stuart Biles", "Krisztian Flautner"], "https://doi.org/10.1109/ISCA.2005.9", "isca", 2005]], "Satish Narayanasamy": [0, ["BugNet: Continuously Recording Program Execution for Deterministic Replay Debugging", ["Satish Narayanasamy", "Gilles Pokam", "Brad Calder"], "https://doi.org/10.1109/ISCA.2005.16", "isca", 2005]], "Gilles Pokam": [0, ["BugNet: Continuously Recording Program Execution for Deterministic Replay Debugging", ["Satish Narayanasamy", "Gilles Pokam", "Brad Calder"], "https://doi.org/10.1109/ISCA.2005.16", "isca", 2005]], "Brad Calder": [0, ["BugNet: Continuously Recording Program Execution for Deterministic Replay Debugging", ["Satish Narayanasamy", "Gilles Pokam", "Brad Calder"], "https://doi.org/10.1109/ISCA.2005.16", "isca", 2005]], "Murali Annavaram": [0, ["Mitigating Amdahl's Law through EPI Throttling", ["Murali Annavaram", "Ed Grochowski", "John Paul Shen"], "https://doi.org/10.1109/ISCA.2005.36", "isca", 2005]], "Ed Grochowski": [0, ["Mitigating Amdahl's Law through EPI Throttling", ["Murali Annavaram", "Ed Grochowski", "John Paul Shen"], "https://doi.org/10.1109/ISCA.2005.36", "isca", 2005]], "John Paul Shen": [0, ["Mitigating Amdahl's Law through EPI Throttling", ["Murali Annavaram", "Ed Grochowski", "John Paul Shen"], "https://doi.org/10.1109/ISCA.2005.36", "isca", 2005]], "Emil Talpes": [0, ["Increased Scalability and Power Efficiency by Using Multiple Speed Pipelines", ["Emil Talpes", "Diana Marculescu"], "https://doi.org/10.1109/ISCA.2005.33", "isca", 2005]], "Diana Marculescu": [0, ["Increased Scalability and Power Efficiency by Using Multiple Speed Pipelines", ["Emil Talpes", "Diana Marculescu"], "https://doi.org/10.1109/ISCA.2005.33", "isca", 2005]], "Michael Zhang": [0, ["Victim Replication: Maximizing Capacity while Hiding Wire Delay in Tiled Chip Multiprocessors", ["Michael Zhang", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2005.53", "isca", 2005]], "Krste Asanovic": [0, ["Victim Replication: Maximizing Capacity while Hiding Wire Delay in Tiled Chip Multiprocessors", ["Michael Zhang", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2005.53", "isca", 2005]], "Evan Speight": [0, ["Adaptive Mechanisms and Policies for Managing Cache Hierarchies in Chip Multiprocessors", ["Evan Speight", "Hazim Shafi", "Lixin Zhang", "Ramakrishnan Rajamony"], "https://doi.org/10.1109/ISCA.2005.8", "isca", 2005]], "Hazim Shafi": [0, ["Adaptive Mechanisms and Policies for Managing Cache Hierarchies in Chip Multiprocessors", ["Evan Speight", "Hazim Shafi", "Lixin Zhang", "Ramakrishnan Rajamony"], "https://doi.org/10.1109/ISCA.2005.8", "isca", 2005]], "Lixin Zhang": [0, ["Adaptive Mechanisms and Policies for Managing Cache Hierarchies in Chip Multiprocessors", ["Evan Speight", "Hazim Shafi", "Lixin Zhang", "Ramakrishnan Rajamony"], "https://doi.org/10.1109/ISCA.2005.8", "isca", 2005]], "Ramakrishnan Rajamony": [0, ["Adaptive Mechanisms and Policies for Managing Cache Hierarchies in Chip Multiprocessors", ["Evan Speight", "Hazim Shafi", "Lixin Zhang", "Ramakrishnan Rajamony"], "https://doi.org/10.1109/ISCA.2005.8", "isca", 2005]], "Zeshan Chishti": [0, ["Optimizing Replication, Communication, and Capacity Allocation in CMPs", ["Zeshan Chishti", "Michael D. Powell", "T. N. Vijaykumar"], "https://doi.org/10.1109/ISCA.2005.39", "isca", 2005]], "Michael D. Powell": [0, ["Optimizing Replication, Communication, and Capacity Allocation in CMPs", ["Zeshan Chishti", "Michael D. Powell", "T. N. Vijaykumar"], "https://doi.org/10.1109/ISCA.2005.39", "isca", 2005]], "Onur Mutlu": [0, ["Techniques for Efficient Processing in Runahead Execution Engines", ["Onur Mutlu", "Hyesoon Kim", "Yale N. Patt"], "https://doi.org/10.1109/ISCA.2005.49", "isca", 2005]], "Hyesoon Kim": [0.997093603014946, ["Techniques for Efficient Processing in Runahead Execution Engines", ["Onur Mutlu", "Hyesoon Kim", "Yale N. Patt"], "https://doi.org/10.1109/ISCA.2005.49", "isca", 2005]], "Yale N. Patt": [0, ["Techniques for Efficient Processing in Runahead Execution Engines", ["Onur Mutlu", "Hyesoon Kim", "Yale N. Patt"], "https://doi.org/10.1109/ISCA.2005.49", "isca", 2005], ["The V-Way Cache: Demand Based Associativity via Global Replacement", ["Moinuddin K. Qureshi", "David Thompson", "Yale N. Patt"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.52", "isca", 2005]], "Daniel A. Jimenez": [0, ["Piecewise Linear Branch Prediction", ["Daniel A. Jimenez"], "https://doi.org/10.1109/ISCA.2005.40", "isca", 2005]], "Andre Seznec": [0, ["Analysis of the O-GEometric History Length Branch Predictor", ["Andre Seznec"], "https://doi.org/10.1109/ISCA.2005.13", "isca", 2005]], "Rakesh Kumar": [0, ["Interconnections in Multi-Core Architectures: Understanding Mechanisms, Overheads and Scaling", ["Rakesh Kumar", "Victor V. Zyuban", "Dean M. Tullsen"], "https://doi.org/10.1109/ISCA.2005.34", "isca", 2005]], "Victor V. Zyuban": [0, ["Interconnections in Multi-Core Architectures: Understanding Mechanisms, Overheads and Scaling", ["Rakesh Kumar", "Victor V. Zyuban", "Dean M. Tullsen"], "https://doi.org/10.1109/ISCA.2005.34", "isca", 2005]], "John Kim": [1, ["Microarchitecture of a High-Radix Router", ["John Kim", "William J. Dally", "Brian Towles", "Amit K. Gupta"], "https://doi.org/10.1109/ISCA.2005.35", "isca", 2005]], "William J. Dally": [0, ["Microarchitecture of a High-Radix Router", ["John Kim", "William J. Dally", "Brian Towles", "Amit K. Gupta"], "https://doi.org/10.1109/ISCA.2005.35", "isca", 2005]], "Brian Towles": [0, ["Microarchitecture of a High-Radix Router", ["John Kim", "William J. Dally", "Brian Towles", "Amit K. Gupta"], "https://doi.org/10.1109/ISCA.2005.35", "isca", 2005]], "Amit K. Gupta": [0, ["Microarchitecture of a High-Radix Router", ["John Kim", "William J. Dally", "Brian Towles", "Amit K. Gupta"], "https://doi.org/10.1109/ISCA.2005.35", "isca", 2005]], "Daeho Seo": [0.9340138584375381, ["Near-Optimal Worst-Case Throughput Routing for Two-Dimensional Mesh Networks", ["Daeho Seo", "Akif Ali", "Won-Taek Lim", "Nauman Rafique", "Mithuna Thottethodi"], "https://doi.org/10.1109/ISCA.2005.37", "isca", 2005]], "Akif Ali": [0, ["Near-Optimal Worst-Case Throughput Routing for Two-Dimensional Mesh Networks", ["Daeho Seo", "Akif Ali", "Won-Taek Lim", "Nauman Rafique", "Mithuna Thottethodi"], "https://doi.org/10.1109/ISCA.2005.37", "isca", 2005]], "Won-Taek Lim": [0.9965941309928894, ["Near-Optimal Worst-Case Throughput Routing for Two-Dimensional Mesh Networks", ["Daeho Seo", "Akif Ali", "Won-Taek Lim", "Nauman Rafique", "Mithuna Thottethodi"], "https://doi.org/10.1109/ISCA.2005.37", "isca", 2005]], "Nauman Rafique": [0, ["Near-Optimal Worst-Case Throughput Routing for Two-Dimensional Mesh Networks", ["Daeho Seo", "Akif Ali", "Won-Taek Lim", "Nauman Rafique", "Mithuna Thottethodi"], "https://doi.org/10.1109/ISCA.2005.37", "isca", 2005]], "Mithuna Thottethodi": [0, ["Near-Optimal Worst-Case Throughput Routing for Two-Dimensional Mesh Networks", ["Daeho Seo", "Akif Ali", "Won-Taek Lim", "Nauman Rafique", "Mithuna Thottethodi"], "https://doi.org/10.1109/ISCA.2005.37", "isca", 2005]], "Amit Gandhi": [0, ["Scalable Load and Store Processing in Latency Tolerant Processors", ["Amit Gandhi", "Haitham Akkary", "Ravi Rajwar", "Srikanth T. Srinivasan", "Konrad K. Lai"], "https://doi.org/10.1109/ISCA.2005.46", "isca", 2005]], "Haitham Akkary": [0, ["Scalable Load and Store Processing in Latency Tolerant Processors", ["Amit Gandhi", "Haitham Akkary", "Ravi Rajwar", "Srikanth T. Srinivasan", "Konrad K. Lai"], "https://doi.org/10.1109/ISCA.2005.46", "isca", 2005]], "Ravi Rajwar": [0, ["Scalable Load and Store Processing in Latency Tolerant Processors", ["Amit Gandhi", "Haitham Akkary", "Ravi Rajwar", "Srikanth T. Srinivasan", "Konrad K. Lai"], "https://doi.org/10.1109/ISCA.2005.46", "isca", 2005], ["Virtualizing Transactional Memory", ["Ravi Rajwar", "Maurice Herlihy", "Konrad K. Lai"], "https://doi.org/10.1109/ISCA.2005.54", "isca", 2005], ["The Impact of Performance Asymmetry in Emerging Multicore Architectures", ["Saisanthosh Balakrishnan", "Ravi Rajwar", "Michael Upton", "Konrad K. Lai"], "https://doi.org/10.1109/ISCA.2005.51", "isca", 2005]], "Srikanth T. Srinivasan": [0, ["Scalable Load and Store Processing in Latency Tolerant Processors", ["Amit Gandhi", "Haitham Akkary", "Ravi Rajwar", "Srikanth T. Srinivasan", "Konrad K. Lai"], "https://doi.org/10.1109/ISCA.2005.46", "isca", 2005]], "Konrad K. Lai": [0, ["Scalable Load and Store Processing in Latency Tolerant Processors", ["Amit Gandhi", "Haitham Akkary", "Ravi Rajwar", "Srikanth T. Srinivasan", "Konrad K. Lai"], "https://doi.org/10.1109/ISCA.2005.46", "isca", 2005], ["Virtualizing Transactional Memory", ["Ravi Rajwar", "Maurice Herlihy", "Konrad K. Lai"], "https://doi.org/10.1109/ISCA.2005.54", "isca", 2005], ["The Impact of Performance Asymmetry in Emerging Multicore Architectures", ["Saisanthosh Balakrishnan", "Ravi Rajwar", "Michael Upton", "Konrad K. Lai"], "https://doi.org/10.1109/ISCA.2005.51", "isca", 2005]], "Enrique F. Torres": [0, ["Store Buffer Design in First-Level Multibanked Data Caches", ["Enrique F. Torres", "Pablo Ibanez", "Victor Vinals", "Jose Maria Llaberia"], "https://doi.org/10.1109/ISCA.2005.47", "isca", 2005]], "Pablo Ibanez": [0, ["Store Buffer Design in First-Level Multibanked Data Caches", ["Enrique F. Torres", "Pablo Ibanez", "Victor Vinals", "Jose Maria Llaberia"], "https://doi.org/10.1109/ISCA.2005.47", "isca", 2005]], "Victor Vinals": [0, ["Store Buffer Design in First-Level Multibanked Data Caches", ["Enrique F. Torres", "Pablo Ibanez", "Victor Vinals", "Jose Maria Llaberia"], "https://doi.org/10.1109/ISCA.2005.47", "isca", 2005]], "Jose Maria Llaberia": [0, ["Store Buffer Design in First-Level Multibanked Data Caches", ["Enrique F. Torres", "Pablo Ibanez", "Victor Vinals", "Jose Maria Llaberia"], "https://doi.org/10.1109/ISCA.2005.47", "isca", 2005]], "Albert Meixner": [0, ["Dynamic Verification of Sequential Consistency", ["Albert Meixner", "Daniel J. Sorin"], "https://doi.org/10.1109/ISCA.2005.25", "isca", 2005]], "Daniel J. Sorin": [0, ["Dynamic Verification of Sequential Consistency", ["Albert Meixner", "Daniel J. Sorin"], "https://doi.org/10.1109/ISCA.2005.25", "isca", 2005]], "Maurice Herlihy": [0, ["Virtualizing Transactional Memory", ["Ravi Rajwar", "Maurice Herlihy", "Konrad K. Lai"], "https://doi.org/10.1109/ISCA.2005.54", "isca", 2005]], "Saisanthosh Balakrishnan": [0, ["The Impact of Performance Asymmetry in Emerging Multicore Architectures", ["Saisanthosh Balakrishnan", "Ravi Rajwar", "Michael Upton", "Konrad K. Lai"], "https://doi.org/10.1109/ISCA.2005.51", "isca", 2005]], "Michael Upton": [0, ["The Impact of Performance Asymmetry in Emerging Multicore Architectures", ["Saisanthosh Balakrishnan", "Ravi Rajwar", "Michael Upton", "Konrad K. Lai"], "https://doi.org/10.1109/ISCA.2005.51", "isca", 2005]], "Jayanth Srinivasan": [0, ["Exploiting Structural Duplication for Lifetime Reliability Enhancement", ["Jayanth Srinivasan", "Sarita V. Adve", "Pradip Bose", "Jude A. Rivers"], "https://doi.org/10.1109/ISCA.2005.28", "isca", 2005]], "Sarita V. Adve": [0, ["Exploiting Structural Duplication for Lifetime Reliability Enhancement", ["Jayanth Srinivasan", "Sarita V. Adve", "Pradip Bose", "Jude A. Rivers"], "https://doi.org/10.1109/ISCA.2005.28", "isca", 2005]], "Pradip Bose": [0, ["Exploiting Structural Duplication for Lifetime Reliability Enhancement", ["Jayanth Srinivasan", "Sarita V. Adve", "Pradip Bose", "Jude A. Rivers"], "https://doi.org/10.1109/ISCA.2005.28", "isca", 2005]], "Jude A. Rivers": [0, ["Exploiting Structural Duplication for Lifetime Reliability Enhancement", ["Jayanth Srinivasan", "Sarita V. Adve", "Pradip Bose", "Jude A. Rivers"], "https://doi.org/10.1109/ISCA.2005.28", "isca", 2005]], "Arijit Biswas": [0, ["Computing Architectural Vulnerability Factors for Address-Based Structures", ["Arijit Biswas", "Paul Racunas", "Razvan Cheveresan", "Joel S. Emer", "Shubhendu S. Mukherjee", "Ram Rangan"], "https://doi.org/10.1109/ISCA.2005.18", "isca", 2005]], "Paul Racunas": [0, ["Computing Architectural Vulnerability Factors for Address-Based Structures", ["Arijit Biswas", "Paul Racunas", "Razvan Cheveresan", "Joel S. Emer", "Shubhendu S. Mukherjee", "Ram Rangan"], "https://doi.org/10.1109/ISCA.2005.18", "isca", 2005]], "Razvan Cheveresan": [0, ["Computing Architectural Vulnerability Factors for Address-Based Structures", ["Arijit Biswas", "Paul Racunas", "Razvan Cheveresan", "Joel S. Emer", "Shubhendu S. Mukherjee", "Ram Rangan"], "https://doi.org/10.1109/ISCA.2005.18", "isca", 2005]], "Joel S. Emer": [0, ["Computing Architectural Vulnerability Factors for Address-Based Structures", ["Arijit Biswas", "Paul Racunas", "Razvan Cheveresan", "Joel S. Emer", "Shubhendu S. Mukherjee", "Ram Rangan"], "https://doi.org/10.1109/ISCA.2005.18", "isca", 2005]], "Moinuddin K. Qureshi": [0, ["The V-Way Cache: Demand Based Associativity via Global Replacement", ["Moinuddin K. Qureshi", "David Thompson", "Yale N. Patt"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.52", "isca", 2005]], "David Thompson": [0, ["The V-Way Cache: Demand Based Associativity via Global Replacement", ["Moinuddin K. Qureshi", "David Thompson", "Yale N. Patt"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.52", "isca", 2005]]}