From: Eric Robert Peskin <atacs-bugs@shang.elen.utah.edu>
To: myers@vlsigroup.elen.utah.edu
Subject: Re: VHDL compiler seg faults for uno1_ctrl_tb.vhd (PR#152)
Date: Mon Jul  5 11:57:21 1999

> It works for the current build with posets.
Yup.  I have added it to the regression suite.  I will now close this report.

>  What timing did you use?
Before, I was just using atacs -ya uno1_ctrl_tb.vhd, as in Reply 2.  

> It deadlocks for untimed which is correct.
I guess the default is untimed.
