{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 31 01:01:55 2018 " "Info: Processing started: Mon Dec 31 01:01:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../CZSCQ/SCQ.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../CZSCQ/SCQ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SCQ-zz " "Info: Found design unit 1: SCQ-zz" {  } { { "../CZSCQ/SCQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/CZSCQ/SCQ.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SCQ " "Info: Found entity 1: SCQ" {  } { { "../CZSCQ/SCQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/CZSCQ/SCQ.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SZCSQ/csq.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../SZCSQ/csq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 csq-zz " "Info: Found design unit 1: csq-zz" {  } { { "../SZCSQ/csq.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/SZCSQ/csq.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 csq " "Info: Found entity 1: csq" {  } { { "../SZCSQ/csq.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/SZCSQ/csq.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../时钟寄存器/CJCQ.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../时钟寄存器/CJCQ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CJCQ-test " "Info: Found design unit 1: CJCQ-test" {  } { { "../时钟寄存器/CJCQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/时钟寄存器/CJCQ.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CJCQ " "Info: Found entity 1: CJCQ" {  } { { "../时钟寄存器/CJCQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/时钟寄存器/CJCQ.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../控制器/KZQ.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../控制器/KZQ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KZQ-tt " "Info: Found design unit 1: KZQ-tt" {  } { { "../控制器/KZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/控制器/KZQ.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 KZQ " "Info: Found entity 1: KZQ" {  } { { "../控制器/KZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/控制器/KZQ.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../指令译码器/ZLYMQ.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../指令译码器/ZLYMQ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZLYMQ-one " "Info: Found design unit 1: ZLYMQ-one" {  } { { "../指令译码器/ZLYMQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/ZLYMQ.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ZLYMQ " "Info: Found entity 1: ZLYMQ" {  } { { "../指令译码器/ZLYMQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/ZLYMQ.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../指令寄存器/ZLJCQ.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../指令寄存器/ZLJCQ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZLJCQ-test " "Info: Found design unit 1: ZLJCQ-test" {  } { { "../指令寄存器/ZLJCQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令寄存器/ZLJCQ.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ZLJCQ " "Info: Found entity 1: ZLJCQ" {  } { { "../指令寄存器/ZLJCQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令寄存器/ZLJCQ.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../指令计数器/JSQ.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../指令计数器/JSQ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JSQ-test " "Info: Found design unit 1: JSQ-test" {  } { { "../指令计数器/JSQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令计数器/JSQ.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 JSQ " "Info: Found entity 1: JSQ" {  } { { "../指令计数器/JSQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令计数器/JSQ.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../选择器/XZQ.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../选择器/XZQ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XZQ-test " "Info: Found design unit 1: XZQ-test" {  } { { "../选择器/XZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/选择器/XZQ.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 XZQ " "Info: Found entity 1: XZQ" {  } { { "../选择器/XZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/选择器/XZQ.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../通用寄存器/TJ.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../通用寄存器/TJ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TJ-test " "Info: Found design unit 1: TJ-test" {  } { { "../通用寄存器/TJ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/通用寄存器/TJ.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TJ " "Info: Found entity 1: TJ" {  } { { "../通用寄存器/TJ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/通用寄存器/TJ.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ALU/ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../ALU/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-tt " "Info: Found design unit 1: ALU-tt" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../指令译码器/cpu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../指令译码器/cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "../指令译码器/cpu.bdf" "" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Info: Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ALU inst19 " "Warning: Block or symbol \"ALU\" of instance \"inst19\" overlaps another block or symbol" {  } { { "../指令译码器/cpu.bdf" "" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { 208 384 512 400 "inst19" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "TJ inst3 " "Warning: Block or symbol \"TJ\" of instance \"inst3\" overlaps another block or symbol" {  } { { "../指令译码器/cpu.bdf" "" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { 224 72 240 416 "inst3" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ZLYMQ inst9 " "Warning: Block or symbol \"ZLYMQ\" of instance \"inst9\" overlaps another block or symbol" {  } { { "../指令译码器/cpu.bdf" "" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { 104 1008 1136 424 "inst9" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csq csq:inst14 " "Info: Elaborating entity \"csq\" for hierarchy \"csq:inst14\"" {  } { { "../指令译码器/cpu.bdf" "inst14" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { 432 736 832 528 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CJCQ CJCQ:inst16 " "Info: Elaborating entity \"CJCQ\" for hierarchy \"CJCQ:inst16\"" {  } { { "../指令译码器/cpu.bdf" "inst16" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { -192 96 192 -96 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KZQ KZQ:inst13 " "Info: Elaborating entity \"KZQ\" for hierarchy \"KZQ:inst13\"" {  } { { "../指令译码器/cpu.bdf" "inst13" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { 104 1208 1352 456 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MADD\[0\] KZQ.vhd(34) " "Info (10041): Inferred latch for \"MADD\[0\]\" at KZQ.vhd(34)" {  } { { "../控制器/KZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/控制器/KZQ.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MADD\[1\] KZQ.vhd(34) " "Info (10041): Inferred latch for \"MADD\[1\]\" at KZQ.vhd(34)" {  } { { "../控制器/KZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/控制器/KZQ.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZLYMQ ZLYMQ:inst9 " "Info: Elaborating entity \"ZLYMQ\" for hierarchy \"ZLYMQ:inst9\"" {  } { { "../指令译码器/cpu.bdf" "inst9" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { 104 1008 1136 424 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZLJCQ ZLJCQ:inst5 " "Info: Elaborating entity \"ZLJCQ\" for hierarchy \"ZLJCQ:inst5\"" {  } { { "../指令译码器/cpu.bdf" "inst5" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { 104 768 920 232 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst19 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst19\"" {  } { { "../指令译码器/cpu.bdf" "inst19" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { 208 384 512 400 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M ALU.vhd(18) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(18): signal \"M\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IN0 ALU.vhd(26) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(26): signal \"IN0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FRBUS ALU.vhd(33) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(33): signal \"FRBUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FLBUS ALU.vhd(36) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(36): signal \"FLBUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ZZ ALU.vhd(53) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(53): signal \"ZZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ZZ ALU.vhd(16) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(16): inferring latch(es) for signal or variable \"ZZ\", which holds its previous value in one or more paths through the process" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZZ\[0\] ALU.vhd(16) " "Info (10041): Inferred latch for \"ZZ\[0\]\" at ALU.vhd(16)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZZ\[1\] ALU.vhd(16) " "Info (10041): Inferred latch for \"ZZ\[1\]\" at ALU.vhd(16)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZZ\[2\] ALU.vhd(16) " "Info (10041): Inferred latch for \"ZZ\[2\]\" at ALU.vhd(16)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZZ\[3\] ALU.vhd(16) " "Info (10041): Inferred latch for \"ZZ\[3\]\" at ALU.vhd(16)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZZ\[4\] ALU.vhd(16) " "Info (10041): Inferred latch for \"ZZ\[4\]\" at ALU.vhd(16)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZZ\[5\] ALU.vhd(16) " "Info (10041): Inferred latch for \"ZZ\[5\]\" at ALU.vhd(16)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZZ\[6\] ALU.vhd(16) " "Info (10041): Inferred latch for \"ZZ\[6\]\" at ALU.vhd(16)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZZ\[7\] ALU.vhd(16) " "Info (10041): Inferred latch for \"ZZ\[7\]\" at ALU.vhd(16)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZZ\[8\] ALU.vhd(16) " "Info (10041): Inferred latch for \"ZZ\[8\]\" at ALU.vhd(16)" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/ALU/ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TJ TJ:inst3 " "Info: Elaborating entity \"TJ\" for hierarchy \"TJ:inst3\"" {  } { { "../指令译码器/cpu.bdf" "inst3" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { 224 72 240 416 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSB\[0\] TJ.vhd(36) " "Info (10041): Inferred latch for \"BUSB\[0\]\" at TJ.vhd(36)" {  } { { "../通用寄存器/TJ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/通用寄存器/TJ.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSB\[1\] TJ.vhd(36) " "Info (10041): Inferred latch for \"BUSB\[1\]\" at TJ.vhd(36)" {  } { { "../通用寄存器/TJ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/通用寄存器/TJ.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSB\[2\] TJ.vhd(36) " "Info (10041): Inferred latch for \"BUSB\[2\]\" at TJ.vhd(36)" {  } { { "../通用寄存器/TJ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/通用寄存器/TJ.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSB\[3\] TJ.vhd(36) " "Info (10041): Inferred latch for \"BUSB\[3\]\" at TJ.vhd(36)" {  } { { "../通用寄存器/TJ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/通用寄存器/TJ.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSB\[4\] TJ.vhd(36) " "Info (10041): Inferred latch for \"BUSB\[4\]\" at TJ.vhd(36)" {  } { { "../通用寄存器/TJ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/通用寄存器/TJ.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSB\[5\] TJ.vhd(36) " "Info (10041): Inferred latch for \"BUSB\[5\]\" at TJ.vhd(36)" {  } { { "../通用寄存器/TJ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/通用寄存器/TJ.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSB\[6\] TJ.vhd(36) " "Info (10041): Inferred latch for \"BUSB\[6\]\" at TJ.vhd(36)" {  } { { "../通用寄存器/TJ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/通用寄存器/TJ.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSB\[7\] TJ.vhd(36) " "Info (10041): Inferred latch for \"BUSB\[7\]\" at TJ.vhd(36)" {  } { { "../通用寄存器/TJ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/通用寄存器/TJ.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSA\[0\] TJ.vhd(33) " "Info (10041): Inferred latch for \"BUSA\[0\]\" at TJ.vhd(33)" {  } { { "../通用寄存器/TJ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/通用寄存器/TJ.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSA\[1\] TJ.vhd(33) " "Info (10041): Inferred latch for \"BUSA\[1\]\" at TJ.vhd(33)" {  } { { "../通用寄存器/TJ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/通用寄存器/TJ.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSA\[2\] TJ.vhd(33) " "Info (10041): Inferred latch for \"BUSA\[2\]\" at TJ.vhd(33)" {  } { { "../通用寄存器/TJ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/通用寄存器/TJ.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSA\[3\] TJ.vhd(33) " "Info (10041): Inferred latch for \"BUSA\[3\]\" at TJ.vhd(33)" {  } { { "../通用寄存器/TJ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/通用寄存器/TJ.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSA\[4\] TJ.vhd(33) " "Info (10041): Inferred latch for \"BUSA\[4\]\" at TJ.vhd(33)" {  } { { "../通用寄存器/TJ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/通用寄存器/TJ.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSA\[5\] TJ.vhd(33) " "Info (10041): Inferred latch for \"BUSA\[5\]\" at TJ.vhd(33)" {  } { { "../通用寄存器/TJ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/通用寄存器/TJ.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSA\[6\] TJ.vhd(33) " "Info (10041): Inferred latch for \"BUSA\[6\]\" at TJ.vhd(33)" {  } { { "../通用寄存器/TJ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/通用寄存器/TJ.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUSA\[7\] TJ.vhd(33) " "Info (10041): Inferred latch for \"BUSA\[7\]\" at TJ.vhd(33)" {  } { { "../通用寄存器/TJ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/通用寄存器/TJ.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst\"" {  } { { "../指令译码器/cpu.bdf" "inst" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { 48 552 680 176 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst\"" {  } { { "../指令译码器/cpu.bdf" "" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { 48 552 680 176 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst " "Info: Instantiated megafunction \"LPM_RAM_IO:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE cpu.mif " "Info: Parameter \"LPM_FILE\" = \"cpu.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../指令译码器/cpu.bdf" "" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { 48 552 680 176 "inst" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices " "Warning: Assertion warning: altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices" {  } { { "altram.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "../指令译码器/cpu.bdf" "" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { 48 552 680 176 "inst" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst\|altram:sram LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "../指令译码器/cpu.bdf" "" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { 48 552 680 176 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst\"" {  } { { "altram.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "../指令译码器/cpu.bdf" "" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { 48 552 680 176 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c591.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c591.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c591 " "Info: Found entity 1: altsyncram_c591" {  } { { "db/altsyncram_c591.tdf" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/cpu/db/altsyncram_c591.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c591 LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated " "Info: Elaborating entity \"altsyncram_c591\" for hierarchy \"LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XZQ XZQ:inst2 " "Info: Elaborating entity \"XZQ\" for hierarchy \"XZQ:inst2\"" {  } { { "../指令译码器/cpu.bdf" "inst2" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { 40 296 464 168 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A XZQ.vhd(15) " "Warning (10492): VHDL Process Statement warning at XZQ.vhd(15): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../选择器/XZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/选择器/XZQ.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B XZQ.vhd(17) " "Warning (10492): VHDL Process Statement warning at XZQ.vhd(17): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../选择器/XZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/选择器/XZQ.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C XZQ.vhd(19) " "Warning (10492): VHDL Process Statement warning at XZQ.vhd(19): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../选择器/XZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/选择器/XZQ.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OUT1 XZQ.vhd(12) " "Warning (10631): VHDL Process Statement warning at XZQ.vhd(12): inferring latch(es) for signal or variable \"OUT1\", which holds its previous value in one or more paths through the process" {  } { { "../选择器/XZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/选择器/XZQ.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[0\] XZQ.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[0\]\" at XZQ.vhd(12)" {  } { { "../选择器/XZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/选择器/XZQ.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[1\] XZQ.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[1\]\" at XZQ.vhd(12)" {  } { { "../选择器/XZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/选择器/XZQ.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[2\] XZQ.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[2\]\" at XZQ.vhd(12)" {  } { { "../选择器/XZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/选择器/XZQ.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[3\] XZQ.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[3\]\" at XZQ.vhd(12)" {  } { { "../选择器/XZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/选择器/XZQ.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[4\] XZQ.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[4\]\" at XZQ.vhd(12)" {  } { { "../选择器/XZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/选择器/XZQ.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[5\] XZQ.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[5\]\" at XZQ.vhd(12)" {  } { { "../选择器/XZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/选择器/XZQ.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[6\] XZQ.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[6\]\" at XZQ.vhd(12)" {  } { { "../选择器/XZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/选择器/XZQ.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT1\[7\] XZQ.vhd(12) " "Info (10041): Inferred latch for \"OUT1\[7\]\" at XZQ.vhd(12)" {  } { { "../选择器/XZQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/选择器/XZQ.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSQ JSQ:inst1 " "Info: Elaborating entity \"JSQ\" for hierarchy \"JSQ:inst1\"" {  } { { "../指令译码器/cpu.bdf" "inst1" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { 56 32 208 184 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCQ SCQ:inst4 " "Info: Elaborating entity \"SCQ\" for hierarchy \"SCQ:inst4\"" {  } { { "../指令译码器/cpu.bdf" "inst4" { Schematic "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/指令译码器/cpu.bdf" { { 224 560 656 384 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk SCQ.vhd(13) " "Warning (10492): VHDL Process Statement warning at SCQ.vhd(13): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CZSCQ/SCQ.vhd" "" { Text "C:/Users/apple/Desktop/综合设计大家庭/综合设计 最终版本 自我调节/CZSCQ/SCQ.vhd" 13 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Info: Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "JSQ:inst1\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"JSQ:inst1\|Add0\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add0" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:inst19\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:inst19\|Add0\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "Add0" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:inst19\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:inst19\|Add1\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "Add1" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "JSQ:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"JSQ:inst1\|lpm_add_sub:Add0\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "JSQ:inst1\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"JSQ:inst1\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "JSQ:inst1\|lpm_add_sub:Add0\|addcore:adder JSQ:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"JSQ:inst1\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"JSQ:inst1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "JSQ:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node JSQ:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"JSQ:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"JSQ:inst1\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "JSQ:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node JSQ:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"JSQ:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"JSQ:inst1\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "JSQ:inst1\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs JSQ:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"JSQ:inst1\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"JSQ:inst1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "JSQ:inst1\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs JSQ:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"JSQ:inst1\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"JSQ:inst1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst19\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALU:inst19\|lpm_add_sub:Add0\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst19\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"ALU:inst19\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst19\|lpm_add_sub:Add0\|addcore:adder ALU:inst19\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALU:inst19\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"ALU:inst19\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst19\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node ALU:inst19\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALU:inst19\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"ALU:inst19\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst19\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node ALU:inst19\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALU:inst19\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"ALU:inst19\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst19\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs ALU:inst19\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ALU:inst19\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"ALU:inst19\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst19\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"ALU:inst19\|lpm_add_sub:Add1\"" {  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst19\|lpm_add_sub:Add1 " "Info: Instantiated megafunction \"ALU:inst19\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Info: Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst19\|lpm_add_sub:Add1\|addcore:adder ALU:inst19\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"ALU:inst19\|lpm_add_sub:Add1\|addcore:adder\", which is child of megafunction instantiation \"ALU:inst19\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst19\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node ALU:inst19\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"ALU:inst19\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"ALU:inst19\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst19\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node ALU:inst19\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"ALU:inst19\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"ALU:inst19\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ALU:inst19\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs ALU:inst19\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"ALU:inst19\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"ALU:inst19\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp1/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 15 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "273 " "Info: Peak virtual memory: 273 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 31 01:02:00 2018 " "Info: Processing ended: Mon Dec 31 01:02:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
