

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size ad3cf7918389fe8e78da5b7567a29df2  /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_160_1960/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_160_1960/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_160_1960/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_160_1960/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_160_1960/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_160_1960/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x55a6f832f49e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_160_1960/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/18496_160_1960/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55a6f8337270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55a6f8337500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55a6f8337790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55a6f8337a20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55a6f8337cb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55a6f8337f40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55a6f83381d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55a6f8338460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55a6f83386e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55a6f8338960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55a6f8338be0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55a6f8338e60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55a6f83390e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55a6f8339360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55a6f83395e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55a6f8339860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55a6f8339a80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55a6f8339ca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55a6f8339ec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55a6f833a0e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55a6f833a300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55a6f833a520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55a6f833a740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55a6f833a960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55a6f833ab80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55a6f833ada0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55a6f833afc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55a6f833b1e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55a6f833b400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55a6f833b620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55a6f833b840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55a6f833ba60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55a6f85d3100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55a6f85d3140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55a6f85d3180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55a6f85d31c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55a6f85d2380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55a6f85d30e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55a6f833e900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55a6f833e920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55a6f85d30e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55a6f833e904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55a6f85d30f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7ffe95b315c0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55a6f832f49e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (145,2,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 697653
gpu_sim_insn = 732535680
gpu_ipc =    1050.0000
gpu_tot_sim_cycle = 697653
gpu_tot_sim_insn = 732535680
gpu_tot_ipc =    1050.0000
gpu_tot_issued_cta = 290
gpu_occupancy = 12.4920% 
gpu_tot_occupancy = 12.4920% 
max_total_param_size = 0
gpu_stall_dramfull = 1109466
gpu_stall_icnt2sh    = 339
partiton_level_parallism =      11.1352
partiton_level_parallism_total  =      11.1352
partiton_level_parallism_util =      12.4935
partiton_level_parallism_util_total  =      12.4935
L2_BW  =     403.3605 GB/Sec
L2_BW_total  =     403.3605 GB/Sec
gpu_total_sim_rate=176090

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 119936, Miss = 107376, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 1499
	L1D_cache_core[1]: Access = 119936, Miss = 107379, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 89
	L1D_cache_core[2]: Access = 119936, Miss = 107388, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 774
	L1D_cache_core[3]: Access = 97344, Miss = 87200, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 1237
	L1D_cache_core[4]: Access = 97344, Miss = 87200, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 2981
	L1D_cache_core[5]: Access = 97344, Miss = 87200, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 1904
	L1D_cache_core[6]: Access = 119936, Miss = 107376, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 1487
	L1D_cache_core[7]: Access = 119936, Miss = 107376, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 1014
	L1D_cache_core[8]: Access = 97344, Miss = 87200, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 1106
	L1D_cache_core[9]: Access = 97344, Miss = 87200, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 1399
	L1D_cache_core[10]: Access = 119936, Miss = 107376, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 519
	L1D_cache_core[11]: Access = 105152, Miss = 94080, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 1795
	L1D_cache_core[12]: Access = 119936, Miss = 107381, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 470
	L1D_cache_core[13]: Access = 97344, Miss = 87200, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 2165
	L1D_cache_core[14]: Access = 119936, Miss = 107376, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 2871
	L1D_cache_core[15]: Access = 97344, Miss = 87200, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 1676
	L1D_cache_core[16]: Access = 105152, Miss = 94080, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 2376
	L1D_cache_core[17]: Access = 119936, Miss = 107389, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 476
	L1D_cache_core[18]: Access = 119936, Miss = 107378, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 492
	L1D_cache_core[19]: Access = 119936, Miss = 107388, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 1122
	L1D_cache_core[20]: Access = 119936, Miss = 107384, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 604
	L1D_cache_core[21]: Access = 119936, Miss = 107377, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 2458
	L1D_cache_core[22]: Access = 97344, Miss = 87200, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 1550
	L1D_cache_core[23]: Access = 97344, Miss = 87200, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 2137
	L1D_cache_core[24]: Access = 105152, Miss = 94080, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 2085
	L1D_cache_core[25]: Access = 119936, Miss = 107380, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 821
	L1D_cache_core[26]: Access = 105152, Miss = 94080, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 1955
	L1D_cache_core[27]: Access = 119936, Miss = 107380, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 775
	L1D_cache_core[28]: Access = 97344, Miss = 87200, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 1411
	L1D_cache_core[29]: Access = 110080, Miss = 98480, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 1539
	L1D_cache_core[30]: Access = 105152, Miss = 94080, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 2033
	L1D_cache_core[31]: Access = 105152, Miss = 94080, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 2463
	L1D_cache_core[32]: Access = 105152, Miss = 94080, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 2451
	L1D_cache_core[33]: Access = 97344, Miss = 87200, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 2486
	L1D_cache_core[34]: Access = 97344, Miss = 87200, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 2313
	L1D_cache_core[35]: Access = 105152, Miss = 94080, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 2125
	L1D_cache_core[36]: Access = 97344, Miss = 87202, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 1587
	L1D_cache_core[37]: Access = 119936, Miss = 107376, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 1011
	L1D_cache_core[38]: Access = 119936, Miss = 107376, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 490
	L1D_cache_core[39]: Access = 97344, Miss = 87200, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 1783
	L1D_cache_core[40]: Access = 119936, Miss = 107386, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 872
	L1D_cache_core[41]: Access = 97344, Miss = 87200, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 1425
	L1D_cache_core[42]: Access = 105152, Miss = 94080, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 1800
	L1D_cache_core[43]: Access = 105152, Miss = 94080, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 1766
	L1D_cache_core[44]: Access = 97344, Miss = 87200, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 1211
	L1D_cache_core[45]: Access = 97344, Miss = 87200, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 2420
	L1D_cache_core[46]: Access = 119936, Miss = 107383, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 563
	L1D_cache_core[47]: Access = 97344, Miss = 87200, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 1537
	L1D_cache_core[48]: Access = 97344, Miss = 87200, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 1065
	L1D_cache_core[49]: Access = 97344, Miss = 87200, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 1933
	L1D_cache_core[50]: Access = 97344, Miss = 87200, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 1734
	L1D_cache_core[51]: Access = 97344, Miss = 87200, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 1975
	L1D_cache_core[52]: Access = 105152, Miss = 94080, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 1648
	L1D_cache_core[53]: Access = 119936, Miss = 107376, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 1363
	L1D_cache_core[54]: Access = 97344, Miss = 87200, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 948
	L1D_cache_core[55]: Access = 97344, Miss = 87200, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 1367
	L1D_cache_core[56]: Access = 97344, Miss = 87200, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 1316
	L1D_cache_core[57]: Access = 105152, Miss = 94080, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 1666
	L1D_cache_core[58]: Access = 97344, Miss = 87200, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 1406
	L1D_cache_core[59]: Access = 97344, Miss = 87200, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 2793
	L1D_cache_core[60]: Access = 119936, Miss = 107387, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 841
	L1D_cache_core[61]: Access = 119936, Miss = 107377, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 863
	L1D_cache_core[62]: Access = 119936, Miss = 107378, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 816
	L1D_cache_core[63]: Access = 119936, Miss = 107379, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 985
	L1D_cache_core[64]: Access = 97344, Miss = 87200, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 2079
	L1D_cache_core[65]: Access = 105152, Miss = 94080, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 2287
	L1D_cache_core[66]: Access = 105152, Miss = 94080, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 1756
	L1D_cache_core[67]: Access = 119936, Miss = 107382, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 342
	L1D_cache_core[68]: Access = 119936, Miss = 107380, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 1362
	L1D_cache_core[69]: Access = 105152, Miss = 94080, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 2206
	L1D_cache_core[70]: Access = 119936, Miss = 107378, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 1733
	L1D_cache_core[71]: Access = 119936, Miss = 107381, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 666
	L1D_cache_core[72]: Access = 119936, Miss = 107391, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 1208
	L1D_cache_core[73]: Access = 119936, Miss = 107379, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 1102
	L1D_cache_core[74]: Access = 97344, Miss = 87200, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 2259
	L1D_cache_core[75]: Access = 119936, Miss = 107388, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 1019
	L1D_cache_core[76]: Access = 110848, Miss = 99248, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 505
	L1D_cache_core[77]: Access = 97344, Miss = 87200, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 2839
	L1D_cache_core[78]: Access = 119936, Miss = 107380, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 635
	L1D_cache_core[79]: Access = 119936, Miss = 107376, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 1611
	L1D_total_cache_accesses = 8676416
	L1D_total_cache_misses = 7768487
	L1D_total_cache_miss_rate = 0.8954
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 119451
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.147
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 907929
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4682361
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 75382
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2716206
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 369920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 44069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8306496
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 369920

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 75382
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 44069
ctas_completed 290, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
40342, 40342, 40342, 40342, 40342, 40342, 40342, 40342, 
gpgpu_n_tot_thrd_icount = 748715776
gpgpu_n_tot_w_icount = 23397368
gpgpu_n_stall_shd_mem = 11891099
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7398567
gpgpu_n_mem_write_global = 369920
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 14747040
gpgpu_n_store_insn = 739840
gpgpu_n_shmem_insn = 75390336
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1595776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3615672
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8275427
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:110610130	W0_Idle:10351395	W0_Scoreboard:56303431	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:720	W17:0	W18:0	W19:0	W20:19688	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:23376960
single_issue_nums: WS0:5849342	WS1:5849342	WS2:5849342	WS3:5849342	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 59188536 {8:7398567,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14796800 {40:369920,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 295942680 {40:7398567,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2959360 {8:369920,}
maxmflatency = 5040 
max_icnt2mem_latency = 4573 
maxmrqlatency = 1533 
max_icnt2sh_latency = 895 
averagemflatency = 678 
avg_icnt2mem_latency = 246 
avg_mrq_latency = 66 
avg_icnt2sh_latency = 99 
mrq_lat_table:642115 	311382 	116351 	99747 	260184 	1770301 	787844 	501217 	166613 	23113 	283 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	329399 	3176527 	3080287 	1031302 	149478 	1494 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3139347 	938505 	652453 	794542 	932975 	970536 	272280 	67574 	275 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1446102 	680942 	662796 	764860 	931180 	1073153 	1195366 	900859 	113229 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	23 	812 	307 	122 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9         9         9         9         8         9         9         9         8        10         9         9         9         8         9         9 
dram[1]:         9         9         8         9         9         9         8         9        13         9         9         9         8         8         9         9 
dram[2]:         9         9         8         8         8         9         9         9         9         9         8         9         8         9         9         9 
dram[3]:         8         9         9         8         9         9         8         8         9         9         8         9         9         9         9         8 
dram[4]:         8         9         9         8         9         8         8         9         9         8         9         9         9         8         9         9 
dram[5]:         9         8        11         8         9         9         9         9        10         9         8         9         9         9         9         8 
dram[6]:         8         9         8         9         9         8         9         8         9         9        10         9         9         9         8         9 
dram[7]:         9         9         9         9         9         9         9        14        11         9         9         8         9         8         9         9 
dram[8]:         8         9         9         8         8         9         8        13        12         9         8         9         8         9         9        10 
dram[9]:         8         8         9         9         9        11         9         8         8         9         9         9         9         8         8         8 
dram[10]:         9         9         9         8         9         9         8        12         8        10         9         8         8         9         8         8 
dram[11]:         8        10         9         9         9         9         9         9         8         9         9         9         8         8         8         9 
dram[12]:         9         8         8         9         9         9         8         8         8         8         9         8         8         9         9         8 
dram[13]:         8        11         9         8         8         9        15         9         8         8         8         8         8         9         9         8 
dram[14]:         8         8         9         9         9         9         9         9         9         8         9         9         8         9         9         9 
dram[15]:         9         9         9         8         9         9         9         8         9         9         9         9         9         9         9         9 
dram[16]:         8         9         9         8         9         9         9         9         9         9         9         9         9         9         9         8 
dram[17]:         8         9         9         9         8         9         9         8         9         9         9         9         8         8         8         8 
dram[18]:         9         8         9         8         9         9         9         8         8         9         8         9         8         8         9         8 
dram[19]:         9         9         9         9         8         9         9         8         9         9         9         8         9         9         8         9 
dram[20]:         8         9         9         8         9         8         9         9         8         9         9        13         9         9         9         9 
dram[21]:         9         9         9         9         9         9         8         9        11        10        12         9         8         9         9         8 
dram[22]:         9         9        12         9         8         9         8         8         9         9         9         8         8         9         8         9 
dram[23]:         8         9         8         8         8         9        10        11         8        10         8         9         9         9         8         9 
dram[24]:         9         8         8         9         9         8         9         8         9         8         9         9         9         9         9         9 
dram[25]:         9         8         8         8         9         8         8         9         9         9         9         9         9         9         8         9 
dram[26]:         9         9         8         9         9         8         9         9         9        15         9         9         9         8         9         9 
dram[27]:         8         9         8         9         9         9         9         9         9         8         8         9         9         9         8         9 
dram[28]:         9         8         9         9         8         9         9         8         9         9         8         9         8         8         9         9 
dram[29]:         9         9         8         8         9         9         9         9         9         8         8         9         9         9         9         9 
dram[30]:         9         9         9         9         9         8         9         9         9         9         9         9         9         9         8         9 
dram[31]:         9         9         8         9         9         8         9         8         9         9        10         8         9         8         9         9 
maximum service time to same row:
dram[0]:     12970     12690     12686     12674     12320     12416     12499     12921     13046     12356     12304     12893     12605     12622     12260     12885 
dram[1]:     13062     12398     12032     12983     12298     12604     12261     12234     12497     12705     12291     13008     12569     12683     12304     13323 
dram[2]:     12753     12705     12257     13011     13124     12073     12100     12883     12877     12781     12721     13305     13097     12926     12138     12805 
dram[3]:     13010     12164     12747     12637     12312     12191     12572     12903     12966     12099     12432     12858     12564     12578     12227     13207 
dram[4]:     12893     12962     12418     13276     12560     11757     12469     12698     12356     12029     12063     12752     13514     12378     12607     12675 
dram[5]:     12894     12753     12700     12778     12600     12417     12127     12777     12487     12671     11894     12816     12812     12477     12906     12777 
dram[6]:     12681     12652     12046     12573     12408     12388     12187     12714     12850     13182     12532     12845     12359     12447     12384     12525 
dram[7]:     12793     12019     12002     12843     13077     12782     12485     12354     12567     12822     12935     13273     12789     12504     12671     12567 
dram[8]:     12861     12361     11905     12458     13174     12608     12226     12487     12813     12371     12904     13047     12451     12395     12614     12564 
dram[9]:     12794     12081     12549     12630     12411     12657     12505     13053     12587     12437     12108     12778     12361     11923     12320     12798 
dram[10]:     13212     12464     12444     12851     12597     12897     12455     12202     12733     12534     12517     12776     12410     12592     12845     13078 
dram[11]:     13330     12371     12024     12870     12459     12685     12073     12623     12142     12436     11975     12907     12464     12126     12516     12919 
dram[12]:     13162     12300     12396     12605     12395     11965     12734     12820     12791     12425     12632     12826     12486     12481     12811     12867 
dram[13]:     12913     12790     12351     12830     12766     12284     12664     12729     12763     12662     12436     12965     12656     12122     12720     12489 
dram[14]:     13042     12398     12333     12608     12638     12465     12487     13025     12732     12819     12952     12806     13571     12493     12845     12556 
dram[15]:     12905     13050     12433     12994     12393     12355     12262     12798     13001     11942     12869     12767     12473     12485     12753     12715 
dram[16]:     13075     12507     12150     12170     12535     12236     12544     12199     12837     12440     12455     12746     12488     12552     13255     12919 
dram[17]:     13049     12267     12212     12869     12423     12124     12387     12363     13146     12438     12692     12966     12750     12396     12964     13093 
dram[18]:     13009     11513     12014     12882     12806     11936     12143     12665     12699     12239     12543     12674     12487     12675     12684     12841 
dram[19]:     12800     12460     12026     12965     12393     12610     12122     12950     12836     12149     12395     12993     12444     12455     12120     12734 
dram[20]:     12963     12568     12341     12757     12716     12037     12320     12698     12338     12558     12500     12819     13221     12516     12620     12854 
dram[21]:     12719     12751     12401     12903     12364     12270     12320     12683     12969     12225     12312     12837     13512     12383     12399     12938 
dram[22]:     12697     13184     12404     12593     12622     12325     11891     12996     13057     12542     12818     12808     12371     12596     12593     12581 
dram[23]:     12853     12576     11751     12472     12432     12536     11421     12662     13066     12144     12789     12651     12473     12203     12605     12572 
dram[24]:     12953     12910     12405     12530     13030     11897     12598     12489     12563     11693     12208     12706     12604     12452     12691     12489 
dram[25]:     13051     12798     12654     12661     12670     12258     12133     12318     13070     12821     12472     12835     12568     12227     12933     12605 
dram[26]:     12814     12869     12283     12994     12669     12560     12581     12604     13067     12351     12398     12874     12793     12327     12659     13311 
dram[27]:     12849     12190     12498     12890     12456     12604     12172     12636     12745     12848     12248     12488     12351     12708     12735     12828 
dram[28]:     12900     12264     12379     12673     12313     12334     12358     12654     12915     12978     12497     12797     12498     12660     12240     13249 
dram[29]:     12855     12538     12282     12649     12552     12249     12379     12629     13223     12398     12347     12848     12502     12866     12477     12747 
dram[30]:     13259     12462     12162     12793     12217     12456     12283     13071     12781     12686     12206     12955     13101     13064     12416     12850 
dram[31]:     13120     12372     12365     13127     12205     12412     12247     12889     12968     12855     12771     13013     13264     12503     12697     12563 
average row accesses per activate:
dram[0]:  3.068029  3.074497  3.068631  3.110658  3.105994  3.090756  3.140261  3.081090  3.127689  3.096043  3.143101  3.118185  3.116713  3.099142  3.074490  3.092218 
dram[1]:  3.122317  3.087513  3.103518  3.111677  3.103588  3.057038  3.139918  3.101861  3.083109  3.113343  3.137849  3.114421  3.101823  3.080574  3.087551  3.097084 
dram[2]:  3.085464  3.088769  3.136022  3.098986  3.135959  3.092686  3.092443  3.150034  3.112695  3.103694  3.143782  3.084228  3.092777  3.088547  3.108434  3.099760 
dram[3]:  3.124957  3.113868  3.101827  3.068943  3.097907  3.130375  3.096381  3.148263  3.094723  3.087601  3.132383  3.111411  3.109660  3.089603  3.086496  3.089353 
dram[4]:  3.097058  3.081317  3.124192  3.081208  3.146191  3.088949  3.086195  3.126664  3.124744  3.156444  3.137368  3.090634  3.113754  3.100823  3.088608  3.105155 
dram[5]:  3.092012  3.052597  3.130079  3.062145  3.137966  3.141487  3.094289  3.106816  3.095174  3.084848  3.082832  3.090878  3.124698  3.069704  3.107020  3.108052 
dram[6]:  3.105548  3.099459  3.121470  3.098145  3.101827  3.090725  3.120654  3.138451  3.133082  3.100576  3.111448  3.095623  3.122019  3.129938  3.096055  3.135323 
dram[7]:  3.053964  3.096622  3.079839  3.089316  3.126068  3.087601  3.136550  3.127173  3.152840  3.114732  3.137415  3.089778  3.081939  3.091872  3.101131  3.097427 
dram[8]:  3.075377  3.079812  3.071620  3.075737  3.083081  3.090664  3.145211  3.093951  3.081791  3.075529  3.129963  3.114421  3.106602  3.107820  3.025452  3.127637 
dram[9]:  3.079866  3.095881  3.087483  3.119428  3.113868  3.087849  3.118569  3.108016  3.097189  3.125170  3.122124  3.135172  3.108248  3.081146  3.062076  3.093900 
dram[10]:  3.131534  3.078576  3.113829  3.104033  3.092443  3.105281  3.094965  3.132398  3.064883  3.142661  3.130214  3.115814  3.091096  3.098012  3.088608  3.113566 
dram[11]:  3.108172  3.072051  3.085859  3.094836  3.105619  3.096316  3.098882  3.116667  3.100169  3.118108  3.118661  3.090665  3.110269  3.089603  3.095336  3.088577 
dram[12]:  3.081263  3.082436  3.120531  3.094772  3.126876  3.098411  3.082772  3.122101  3.098782  3.127986  3.101444  3.061584  3.095956  3.094863  3.130631  3.083333 
dram[13]:  3.113073  3.083698  3.099257  3.115032  3.098172  3.119428  3.128371  3.105317  3.103997  3.136504  3.132338  3.093908  3.127166  3.099349  3.100206  3.088517 
dram[14]:  3.080754  3.097701  3.092225  3.119145  3.140507  3.119510  3.151119  3.086282  3.133675  3.140652  3.099429  3.099293  3.097360  3.107290  3.107782  3.117546 
dram[15]:  3.108026  3.127087  3.100778  3.123722  3.159890  3.090327  3.121553  3.109980  3.149880  3.132217  3.125763  3.114344  3.106076  3.144897  3.081118  3.136901 
dram[16]:  3.057019  3.086137  3.050848  3.099020  3.116587  3.084791  3.129187  3.112849  3.098211  3.079664  3.096212  3.122200  3.058266  3.083277  3.066259  3.091934 
dram[17]:  3.053649  3.145311  3.061415  3.116927  3.088027  3.104089  3.116208  3.177940  3.095335  3.112169  3.125720  3.084337  3.102503  3.107327  3.101375  3.081967 
dram[18]:  3.078912  3.109380  3.120408  3.144228  3.070352  3.144181  3.093423  3.130212  3.117086  3.118667  3.106132  3.121521  3.092840  3.054730  3.115782  3.109924 
dram[19]:  3.114810  3.088582  3.115489  3.100979  3.083081  3.126366  3.102172  3.126065  3.105085  3.102607  3.116515  3.119702  3.113636  3.103709  3.104811  3.109122 
dram[20]:  3.068273  3.102876  3.076768  3.105922  3.078938  3.105014  3.108585  3.091523  3.061183  3.143201  3.105989  3.103611  3.071429  3.148239  3.111724  3.081598 
dram[21]:  3.080900  3.096959  3.102842  3.088275  3.119088  3.137282  3.086312  3.133333  3.108016  3.137188  3.104944  3.090787  3.134722  3.103780  3.129893  3.082622 
dram[22]:  3.064193  3.093760  3.075117  3.115868  3.087879  3.143690  3.121078  3.086399  3.112547  3.111111  3.138001  3.115854  3.110117  3.172050  3.063094  3.073519 
dram[23]:  3.089136  3.090633  3.049551  3.120068  3.087424  3.117487  3.120913  3.095270  3.137966  3.121119  3.127717  3.084366  3.070384  3.131853  3.110920  3.116897 
dram[24]:  3.092136  3.092012  3.085772  3.048505  3.093212  3.080390  3.107046  3.082464  3.100880  3.084763  3.126737  3.135576  3.077002  3.130495  3.084272  3.090971 
dram[25]:  3.095142  3.066176  3.110095  3.111111  3.103215  3.084597  3.106997  3.122192  3.081681  3.104033  3.114112  3.111336  3.073835  3.057888  3.063707  3.090411 
dram[26]:  3.117387  3.068273  3.109454  3.121553  3.095174  3.115868  3.108209  3.129484  3.107010  3.089346  3.109464  3.135622  3.129893  3.109429  3.090380  3.109354 
dram[27]:  3.124830  3.053684  3.100778  3.063126  3.057095  3.117527  3.161892  3.089713  3.097429  3.077001  3.111186  3.153347  3.110423  3.079127  3.083761  3.115557 
dram[28]:  3.077543  3.079557  3.100000  3.107723  3.133288  3.101523  3.102642  3.104103  3.135135  3.137766  3.102961  3.113736  3.097703  3.101270  3.100549  3.097084 
dram[29]:  3.139925  3.102911  3.114927  3.087454  3.131444  3.103180  3.104710  3.113984  3.101322  3.143937  3.080909  3.097185  3.098046  3.089292  3.085070  3.100206 
dram[30]:  3.126789  3.090725  3.125426  3.110508  3.131399  3.129946  3.114286  3.102607  3.136784  3.131804  3.101780  3.099730  3.096022  3.126907  3.080601  3.133935 
dram[31]:  3.087147  3.088889  3.101758  3.077983  3.113528  3.108246  3.125982  3.091492  3.135709  3.154349  3.112572  3.106117  3.103164  3.112909  3.111226  3.118176 
average row locality = 4679150/1507312 = 3.104301
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      8985      8988      8988      8988      9002      8991      8993      8993      8995      8991      9059      9042      8860      8868      8875      8858 
dram[1]:      8994      9001      8996      8991      8998      8993      8992      9002      8997      8983      9053      9034      8851      8857      8864      8866 
dram[2]:      9000      9010      8998      8997      8989      9004      9002      8990      9004      8995      9059      9025      8868      8866      8866      8878 
dram[3]:      9008      8989      8991      8994      9006      9000      8992      8988      8982      9000      9060      9050      8880      8866      8864      8862 
dram[4]:      8986      8998      9004      9006      9000      8996      9002      8994      9002      8996      9059      9041      8867      8874      8864      8872 
dram[5]:      9002      8998      8990      8989      8998      8998      8992      8998      9005      8998      9062      9051      8880      8860      8865      8868 
dram[6]:      9004      8990      8996      9010      8999      8992      8992      8994      8992      8992      9073      9030      8868      8865      8863      8872 
dram[7]:      8992      8994      9003      8990      8982      8992      9001      9008      8993      9012      9056      9025      8863      8885      8884      8865 
dram[8]:      9006      9010      9000      9002      8996      9000      9000      8991      8992      9000      9056      9034      8868      8854      8870      8878 
dram[9]:      9004      8996      8998      8992      8991      9002      8991      8986      8982      9001      9061      9042      8879      8869      8863      8864 
dram[10]:      8992      8994      8986      8984      8996      9001      8996      8990      8998      9002      9063      9035      8860      8872      8864      8856 
dram[11]:      8992      8993      8987      8994      9004      8990      8989      8999      8995      8999      9057      9038      8860      8866      8862      8867 
dram[12]:      9002      8987      8989      8998      8998      8990      8998      8992      8996      8999      9065      9031      8868      8869      8871      8864 
dram[13]:      8994      9000      9004      9002      8982      8996      8999      9006      8999      9002      9063      9026      8859      8879      8870      8873 
dram[14]:      8982      8989      9009      9011      8996      8990      8990      8995      9002      8993      9059      9042      8869      8868      8863      8880 
dram[15]:      9004      9004      8991      8989      9002      8997      9004      9000      8999      9002      9053      9040      8882      8863      8878      8864 
dram[16]:      8994      8998      9002      8994      8997      8996      8994      8994      9016      8998      9070      9034      8864      8868      8860      8883 
dram[17]:      8990      8982      8992      8994      8984      9013      9009      8998      8992      8992      9058      9048      8886      8867      8861      8860 
dram[18]:      8995      9008      8996      9002      8993      8987      9008      8995      8994      9008      9053      9028      8862      8876      8878      8861 
dram[19]:      8996      8996      8994      9006      8994      8982      8975      9011      8996      8998      9062      9032      8876      8872      8873      8868 
dram[20]:      8992      8995      9000      9000      8994      8994      8997      8990      8992      8989      9063      9032      8864      8860      8860      8862 
dram[21]:      9002      8993      8994      8988      8995      8992      8990      9001      8986      9006      9063      9028      8862      8866      8872      8865 
dram[22]:      8989      8999      8992      8990      8999      8995      8987      8983      8990      8992      9066      9034      8872      8868      8866      8866 
dram[23]:      9008      8999      8992      8993      9010      9009      8999      8998      9002      8984      9042      9049      8864      8860      8867      8875 
dram[24]:      8990      9000      8998      9000      8989      8986      9008      8994      8996      9009      9059      9062      8865      8878      8876      8874 
dram[25]:      9000      9000      9005      9008      9000      8980      8983      9009      9004      8998      9056      9056      8868      8867      8877      8860 
dram[26]:      8990      8994      9000      8990      9001      8998      9001      8996      9011      8999      9064      9059      8870      8870      8863      8878 
dram[27]:      8990      8984      8993      8993      8986      9006      8998      8997      8992      8989      9066      9067      8876      8862      8856      8870 
dram[28]:      8994      9002      9000      8996      8998      8993      8995      8990      9002      8992      9054      9060      8870      8868      8871      8864 
dram[29]:      9004      8994      8985      9001      9002      9001      8998      8988      8990      8986      9047      9076      8871      8864      8866      8870 
dram[30]:      9000      8990      8994      8998      9005      9007      8992      9000      8988      8984      9066      9034      8862      8852      8856      8868 
dram[31]:      9001      9000      8999      8979      8990      8990      8992      8993      8988      9012      9067      9025      8858      8877      8871      8860 
total dram reads = 4593006
bank skew: 9076/8851 = 1.03
chip skew: 143584/143472 = 1.00
number of total write accesses:
dram[0]:       680       696       712       704       680       680       656       656       664       656       664       664       664       664       656       648 
dram[1]:       680       688       712       704       680       688       656       656       664       656       664       664       664       664       656       648 
dram[2]:       680       704       712       704       672       688       656       656       664       656       672       664       664       672       656       656 
dram[3]:       680       688       712       704       680       688       656       656       664       656       672       664       664       672       656       648 
dram[4]:       688       688       712       704       672       688       656       656       664       656       672       664       664       672       656       656 
dram[5]:       688       688       712       704       672       688       656       656       664       656       672       664       664       672       656       656 
dram[6]:       704       688       712       704       680       688       656       656       664       656       672       656       656       672       648       656 
dram[7]:       704       688       712       704       672       688       656       656       664       656       672       656       656       672       648       656 
dram[8]:       696       696       712       704       680       680       648       656       656       648       672       664       664       672       656       656 
dram[9]:       696       696       712       704       680       688       648       656       656       648       672       664       664       672       656       656 
dram[10]:       696       696       712       704       680       688       648       664       664       648       672       664       664       672       656       656 
dram[11]:       696       696       712       704       680       688       648       656       664       648       672       664       664       672       656       656 
dram[12]:       696       696       704       712       680       688       656       648       656       664       672       664       664       672       656       656 
dram[13]:       696       696       704       712       680       688       656       656       656       664       672       664       664       672       656       656 
dram[14]:       696       696       712       712       672       688       656       648       656       648       672       664       664       672       648       656 
dram[15]:       696       696       712       704       672       688       656       648       656       664       672       664       664       664       648       656 
dram[16]:       696       696       712       704       688       688       648       656       656       656       664       656       656       664       656       656 
dram[17]:       696       696       720       704       688       688       648       656       656       656       664       672       656       664       656       656 
dram[18]:       696       696       712       704       688       688       656       656       656       656       664       672       664       664       656       656 
dram[19]:       696       696       712       704       688       688       656       656       656       656       664       672       664       664       648       656 
dram[20]:       704       696       712       712       688       688       656       656       656       656       672       656       664       664       656       656 
dram[21]:       704       696       712       712       688       688       656       656       656       656       672       656       664       664       656       656 
dram[22]:       704       696       712       720       688       688       656       648       656       656       664       656       664       664       656       656 
dram[23]:       704       696       712       720       688       688       656       656       656       656       664       656       664       664       656       656 
dram[24]:       688       696       704       704       680       688       656       656       656       648       672       664       664       664       656       656 
dram[25]:       696       696       704       704       680       688       656       656       656       648       672       664       664       664       656       656 
dram[26]:       688       696       704       712       680       688       648       656       656       656       672       664       664       664       656       656 
dram[27]:       688       696       704       712       680       688       648       656       656       648       672       664       664       664       656       648 
dram[28]:       696       688       704       712       680       688       656       656       648       656       672       664       664       664       656       656 
dram[29]:       696       688       704       712       680       688       656       656       648       664       672       664       664       664       656       656 
dram[30]:       696       696       704       712       680       680       656       648       648       656       672       664       664       664       656       656 
dram[31]:       696       696       704       712       680       680       656       656       648       656       672       664       664       664       656       656 
total dram writes = 344576
bank skew: 720/648 = 1.11
chip skew: 10792/10744 = 1.00
average mf latency per bank:
dram[0]:        611       626      1226      1216      1379      1320      1405      1509      1644      1553      1016      1012       620       634       638       629
dram[1]:        602       604      1166      1290      1288      1482      1358      1430      1578      1570       938       983       619       624       618       616
dram[2]:        618       626      1076      1377      1413      1347      1596      1643      1623      1454       959       929       648       633       632       649
dram[3]:        639       631      1246      1184      1375      1456      1484      1411      1594      1604       997       946       657       667       647       639
dram[4]:        613       606      1037      1121      1330      1272      1423      1505      1701      1469       946       949       621       614       617       622
dram[5]:        633       631      1067      1129      1390      1280      1611      1491      1478      1835      1092      1010       629       637       647       642
dram[6]:        628       636      1094      1134      1477      1357      1433      1499      1481      1414      1001       959       641       649       649       639
dram[7]:        627       634      1184      1144      1273      1623      1614      1489      1524      1438      1099      1000       638       636       642       647
dram[8]:        631       638      1111      1249      1290      1266      1634      1587      1566      1582       995       934       642       631       637       647
dram[9]:        643       638      1109      1179      1410      1310      1450      1484      1628      1548       997       935       643       648       639       624
dram[10]:        612       621      1166      1202      1313      1244      1410      1370      1478      1644      1047       970       619       618       620       616
dram[11]:        618       616      1087      1299      1378      1258      1375      1515      1621      1399       950       985       620       613       610       610
dram[12]:        635       635      1188      1162      1556      1452      1473      1395      1454      1627       985       959       647       663       640       638
dram[13]:        613       619      1104      1291      1282      1347      1436      1411      1436      1442      1014       932       629       627       626       638
dram[14]:        619       615      1183      1259      1289      1453      1592      1429      1650      1550       967       918       621       621       615       614
dram[15]:        631       641      1203      1377      1364      1348      1399      1541      1789      1582      1011      1004       621       632       637       629
dram[16]:        616       615      1366      1202      1396      1318      1407      1409      1516      1588      1006      1010       619       642       633       630
dram[17]:        616       613      1274      1360      1475      1416      1372      1543      1860      1653       974       942       633       631       623       613
dram[18]:        623       625      1340      1310      1279      1352      1605      1430      1607      1522       978       936       645       636       635       640
dram[19]:        634       638      1263      1299      1584      1507      1552      1425      1733      1580      1006       977       667       655       647       644
dram[20]:        618       604      1149      1146      1311      1494      1470      1508      1596      1589       977       955       627       627       621       614
dram[21]:        616       613      1166      1159      1432      1352      1404      1626      1457      1661      1019       949       610       626       630       629
dram[22]:        637       650      1173      1153      1341      1528      1527      1422      1500      1458      1058      1024       658       653       652       663
dram[23]:        662       673      1220      1190      1325      1469      1479      1705      1623      1506      1093      1089       666       661       675       688
dram[24]:        635       637      1324      1299      1403      1297      1591      1755      1577      1678       998       983       644       649       642       637
dram[25]:        638       642      1230      1206      1402      1399      1637      1409      1474      1618      1060      1002       653       645       638       636
dram[26]:        618       614      1348      1164      1458      1315      1347      1355      1601      1723      1046      1043       620       624       627       627
dram[27]:        611       605      1212      1219      1276      1392      1358      1442      1509      1473       964       971       615       620       606       597
dram[28]:        623       649      1130      1333      1651      1493      1518      1417      1463      1518       986      1036       649       657       650       648
dram[29]:        636       640      1176      1313      1365      1445      1476      1533      1474      1459      1042       974       641       644       636       654
dram[30]:        617       609      1136      1273      1288      1327      1472      1424      1702      1508       971       920       620       629       618       608
dram[31]:        615       617      1188      1238      1303      1465      1451      1532      1563      1697       997       949       605       623       617       622
maximum mf latency per bank:
dram[0]:       3754      3978      3873      3594      3768      4256      3875      3790      4736      4047      4268      4700      4054      4064      4550      3589
dram[1]:       3299      3236      3508      3330      3181      3477      3586      3783      3421      3760      2927      3136      3303      3980      3022      3406
dram[2]:       3591      3528      3528      3399      3657      3869      3795      3856      3674      3634      3776      3551      3894      3386      3931      3462
dram[3]:       3316      3720      3521      3753      3769      3623      3791      3211      4258      4258      3531      3933      3764      4111      3567      3296
dram[4]:       3739      3704      3480      3697      3578      3500      4085      3576      4139      3771      3622      3387      3728      3831      3668      3797
dram[5]:       4670      4606      4523      5040      4383      4990      4888      4509      4573      4481      4473      4877      4566      4348      4450      4397
dram[6]:       3166      3151      3413      3265      3583      3482      3614      3708      2953      3221      3416      3334      3359      3387      3274      3504
dram[7]:       3677      3190      3691      3665      3287      3831      3905      3755      3306      3516      3563      3814      3384      3828      3770      4046
dram[8]:       3500      3347      3750      3852      4093      3782      4120      3873      4042      3490      3665      3504      3725      3777      3500      3447
dram[9]:       3633      3435      3121      3302      3453      3654      3607      3609      3839      3677      3202      3207      3051      3682      3587      3108
dram[10]:       3287      3735      4075      4065      4046      3956      3774      4166      3684      4260      3776      4241      4317      3601      4192      3470
dram[11]:       3933      3651      3401      3810      3899      3723      3665      3982      4370      4330      3327      3888      3686      3996      3532      3921
dram[12]:       3542      3784      3504      3982      3654      3929      3564      3663      3656      4460      3468      3537      3961      3952      3628      3797
dram[13]:       3201      3038      3228      3270      3136      3363      3429      3703      3181      3043      3678      3512      3848      3295      3316      3127
dram[14]:       3964      3399      3646      3608      3609      3847      3928      3473      4364      3138      3719      3903      3897      3454      3422      3254
dram[15]:       4191      4133      4051      4378      4369      3841      3841      4390      4584      3861      4295      4037      3812      3689      4215      4378
dram[16]:       3492      3745      3890      3721      3951      3826      3708      3589      3547      4529      3555      4351      3991      3485      4005      3674
dram[17]:       3734      3243      3359      3457      4054      3441      3562      4180      4413      4431      3753      3780      3888      3885      3435      3904
dram[18]:       3604      3261      3616      3645      3803      3562      4122      4155      3682      4040      3708      3801      3792      3862      3277      3365
dram[19]:       3928      4071      3704      4150      3888      3924      3977      3890      4007      4008      3855      3946      4085      3805      3611      3695
dram[20]:       3128      3397      3356      3514      3300      3571      3565      3563      3581      3629      3792      3530      3565      3691      3799      3068
dram[21]:       3401      4079      4000      4111      4133      3407      4580      4595      3810      4648      4255      4186      3867      4477      4256      3968
dram[22]:       3485      3569      3931      3085      3589      3768      3561      3369      3202      3421      3307      3570      3740      3685      3356      4073
dram[23]:       3536      3978      3520      3618      3932      3727      3736      4118      3738      3392      3527      3698      3644      3586      3823      4035
dram[24]:       3613      3445      3614      4062      3838      3812      4200      3885      4046      4159      3603      3674      3647      3621      3592      3845
dram[25]:       4096      3665      3715      3689      4185      3972      3921      3595      3296      4222      3465      3651      3925      3792      3869      3245
dram[26]:       3886      4443      4135      4076      4131      3631      3872      4424      3928      4777      3956      3807      3951      4270      3718      3888
dram[27]:       3433      3430      3374      3517      3304      3321      3344      3626      4125      3411      3202      2990      3512      3382      3127      3149
dram[28]:       4082      4100      3718      3922      3934      4177      3774      3291      3630      4565      3848      3661      3881      3926      3518      3839
dram[29]:       3554      3846      3438      3488      3768      3575      3606      3634      3245      3389      3311      3680      3849      3734      3553      3337
dram[30]:       3306      3505      3207      3428      3257      3196      3537      3429      3634      3773      3391      3431      3316      3371      3294      3500
dram[31]:       3772      3723      3845      3779      3936      3948      3983      4215      4382      4300      3662      3864      3829      3559      3926      4116
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=523856 n_nop=320462 n_act=47144 n_pre=47128 n_ref_event=0 n_req=146162 n_rd=143476 n_rd_L2_A=0 n_write=0 n_wr_bk=10744 bw_util=0.2944
n_activity=405029 dram_eff=0.3808
bk0: 8985a 407815i bk1: 8988a 407820i bk2: 8988a 407771i bk3: 8988a 408591i bk4: 9002a 410059i bk5: 8991a 410427i bk6: 8993a 412366i bk7: 8993a 408395i bk8: 8995a 408990i bk9: 8991a 409852i bk10: 9059a 410817i bk11: 9042a 408617i bk12: 8860a 410378i bk13: 8868a 410255i bk14: 8875a 408519i bk15: 8858a 410912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.677454
Row_Buffer_Locality_read = 0.687760
Row_Buffer_Locality_write = 0.126955
Bank_Level_Parallism = 5.272356
Bank_Level_Parallism_Col = 3.175882
Bank_Level_Parallism_Ready = 1.567482
write_to_read_ratio_blp_rw_average = 0.087625
GrpLevelPara = 2.125084 

BW Util details:
bwutil = 0.294394 
total_CMD = 523856 
util_bw = 154220 
Wasted_Col = 173828 
Wasted_Row = 46789 
Idle = 149019 

BW Util Bottlenecks: 
RCDc_limit = 266919 
RCDWRc_limit = 9420 
WTRc_limit = 16329 
RTWc_limit = 67106 
CCDLc_limit = 86027 
rwq = 0 
CCDLc_limit_alone = 79633 
WTRc_limit_alone = 15025 
RTWc_limit_alone = 62016 

Commands details: 
total_CMD = 523856 
n_nop = 320462 
Read = 143476 
Write = 0 
L2_Alloc = 0 
L2_WB = 10744 
n_act = 47144 
n_pre = 47128 
n_ref = 0 
n_req = 146162 
total_req = 154220 

Dual Bus Interface Util: 
issued_total_row = 94272 
issued_total_col = 154220 
Row_Bus_Util =  0.179958 
CoL_Bus_Util = 0.294394 
Either_Row_CoL_Bus_Util = 0.388263 
Issued_on_Two_Bus_Simul_Util = 0.086089 
issued_two_Eff = 0.221727 
queue_avg = 13.736917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.7369
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=523856 n_nop=320606 n_act=47108 n_pre=47092 n_ref_event=0 n_req=146158 n_rd=143472 n_rd_L2_A=0 n_write=0 n_wr_bk=10744 bw_util=0.2944
n_activity=405401 dram_eff=0.3804
bk0: 8994a 410218i bk1: 9001a 409313i bk2: 8996a 409849i bk3: 8991a 409698i bk4: 8998a 409814i bk5: 8993a 408640i bk6: 8992a 411912i bk7: 9002a 410833i bk8: 8997a 408404i bk9: 8983a 409075i bk10: 9053a 411056i bk11: 9034a 410116i bk12: 8851a 410753i bk13: 8857a 411398i bk14: 8864a 410164i bk15: 8866a 411056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.677691
Row_Buffer_Locality_read = 0.687925
Row_Buffer_Locality_write = 0.131050
Bank_Level_Parallism = 5.241578
Bank_Level_Parallism_Col = 3.141225
Bank_Level_Parallism_Ready = 1.556337
write_to_read_ratio_blp_rw_average = 0.087191
GrpLevelPara = 2.115474 

BW Util details:
bwutil = 0.294386 
total_CMD = 523856 
util_bw = 154216 
Wasted_Col = 173970 
Wasted_Row = 46807 
Idle = 148863 

BW Util Bottlenecks: 
RCDc_limit = 266008 
RCDWRc_limit = 9560 
WTRc_limit = 16598 
RTWc_limit = 61260 
CCDLc_limit = 86493 
rwq = 0 
CCDLc_limit_alone = 80340 
WTRc_limit_alone = 15268 
RTWc_limit_alone = 56437 

Commands details: 
total_CMD = 523856 
n_nop = 320606 
Read = 143472 
Write = 0 
L2_Alloc = 0 
L2_WB = 10744 
n_act = 47108 
n_pre = 47092 
n_ref = 0 
n_req = 146158 
total_req = 154216 

Dual Bus Interface Util: 
issued_total_row = 94200 
issued_total_col = 154216 
Row_Bus_Util =  0.179820 
CoL_Bus_Util = 0.294386 
Either_Row_CoL_Bus_Util = 0.387988 
Issued_on_Two_Bus_Simul_Util = 0.086218 
issued_two_Eff = 0.222219 
queue_avg = 13.507804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.5078
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=523856 n_nop=320856 n_act=47069 n_pre=47053 n_ref_event=0 n_req=146245 n_rd=143551 n_rd_L2_A=0 n_write=0 n_wr_bk=10776 bw_util=0.2946
n_activity=405363 dram_eff=0.3807
bk0: 9000a 407366i bk1: 9010a 405105i bk2: 8998a 410126i bk3: 8997a 407558i bk4: 8989a 410591i bk5: 9004a 408568i bk6: 9002a 407737i bk7: 8990a 410489i bk8: 9004a 407651i bk9: 8995a 408336i bk10: 9059a 410166i bk11: 9025a 408971i bk12: 8868a 410993i bk13: 8866a 409491i bk14: 8866a 409966i bk15: 8878a 409061i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.678150
Row_Buffer_Locality_read = 0.688654
Row_Buffer_Locality_write = 0.118411
Bank_Level_Parallism = 5.302616
Bank_Level_Parallism_Col = 3.201353
Bank_Level_Parallism_Ready = 1.593040
write_to_read_ratio_blp_rw_average = 0.087146
GrpLevelPara = 2.130187 

BW Util details:
bwutil = 0.294598 
total_CMD = 523856 
util_bw = 154327 
Wasted_Col = 173420 
Wasted_Row = 46741 
Idle = 149368 

BW Util Bottlenecks: 
RCDc_limit = 265033 
RCDWRc_limit = 9857 
WTRc_limit = 16670 
RTWc_limit = 68813 
CCDLc_limit = 86854 
rwq = 0 
CCDLc_limit_alone = 79756 
WTRc_limit_alone = 15173 
RTWc_limit_alone = 63212 

Commands details: 
total_CMD = 523856 
n_nop = 320856 
Read = 143551 
Write = 0 
L2_Alloc = 0 
L2_WB = 10776 
n_act = 47069 
n_pre = 47053 
n_ref = 0 
n_req = 146245 
total_req = 154327 

Dual Bus Interface Util: 
issued_total_row = 94122 
issued_total_col = 154327 
Row_Bus_Util =  0.179672 
CoL_Bus_Util = 0.294598 
Either_Row_CoL_Bus_Util = 0.387511 
Issued_on_Two_Bus_Simul_Util = 0.086759 
issued_two_Eff = 0.223887 
queue_avg = 13.724430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.7244
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=523856 n_nop=320626 n_act=47090 n_pre=47074 n_ref_event=0 n_req=146222 n_rd=143532 n_rd_L2_A=0 n_write=0 n_wr_bk=10760 bw_util=0.2945
n_activity=405404 dram_eff=0.3806
bk0: 9008a 408939i bk1: 8989a 409180i bk2: 8991a 409856i bk3: 8994a 407616i bk4: 9006a 409340i bk5: 9000a 410316i bk6: 8992a 410010i bk7: 8988a 410725i bk8: 8982a 408523i bk9: 9000a 409612i bk10: 9060a 409609i bk11: 9050a 408970i bk12: 8880a 409675i bk13: 8866a 409453i bk14: 8864a 409305i bk15: 8862a 409640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.677955
Row_Buffer_Locality_read = 0.688223
Row_Buffer_Locality_write = 0.130112
Bank_Level_Parallism = 5.279451
Bank_Level_Parallism_Col = 3.182739
Bank_Level_Parallism_Ready = 1.577094
write_to_read_ratio_blp_rw_average = 0.085252
GrpLevelPara = 2.125481 

BW Util details:
bwutil = 0.294531 
total_CMD = 523856 
util_bw = 154292 
Wasted_Col = 173088 
Wasted_Row = 47119 
Idle = 149357 

BW Util Bottlenecks: 
RCDc_limit = 266222 
RCDWRc_limit = 9237 
WTRc_limit = 16950 
RTWc_limit = 63487 
CCDLc_limit = 86583 
rwq = 0 
CCDLc_limit_alone = 80073 
WTRc_limit_alone = 15508 
RTWc_limit_alone = 58419 

Commands details: 
total_CMD = 523856 
n_nop = 320626 
Read = 143532 
Write = 0 
L2_Alloc = 0 
L2_WB = 10760 
n_act = 47090 
n_pre = 47074 
n_ref = 0 
n_req = 146222 
total_req = 154292 

Dual Bus Interface Util: 
issued_total_row = 94164 
issued_total_col = 154292 
Row_Bus_Util =  0.179752 
CoL_Bus_Util = 0.294531 
Either_Row_CoL_Bus_Util = 0.387950 
Issued_on_Two_Bus_Simul_Util = 0.086333 
issued_two_Eff = 0.222536 
queue_avg = 13.823715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.8237
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=523856 n_nop=320702 n_act=47039 n_pre=47023 n_ref_event=0 n_req=146253 n_rd=143561 n_rd_L2_A=0 n_write=0 n_wr_bk=10768 bw_util=0.2946
n_activity=404396 dram_eff=0.3816
bk0: 8986a 408672i bk1: 8998a 409102i bk2: 9004a 410447i bk3: 9006a 408190i bk4: 9000a 411167i bk5: 8996a 409958i bk6: 9002a 410967i bk7: 8994a 411094i bk8: 9002a 409490i bk9: 8996a 411641i bk10: 9059a 410021i bk11: 9041a 409434i bk12: 8867a 411752i bk13: 8874a 410909i bk14: 8864a 411697i bk15: 8872a 410812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.678372
Row_Buffer_Locality_read = 0.688648
Row_Buffer_Locality_write = 0.130386
Bank_Level_Parallism = 5.242284
Bank_Level_Parallism_Col = 3.145373
Bank_Level_Parallism_Ready = 1.557601
write_to_read_ratio_blp_rw_average = 0.086547
GrpLevelPara = 2.118030 

BW Util details:
bwutil = 0.294602 
total_CMD = 523856 
util_bw = 154329 
Wasted_Col = 173533 
Wasted_Row = 46516 
Idle = 149478 

BW Util Bottlenecks: 
RCDc_limit = 265894 
RCDWRc_limit = 9770 
WTRc_limit = 17358 
RTWc_limit = 62655 
CCDLc_limit = 86744 
rwq = 0 
CCDLc_limit_alone = 80494 
WTRc_limit_alone = 15894 
RTWc_limit_alone = 57869 

Commands details: 
total_CMD = 523856 
n_nop = 320702 
Read = 143561 
Write = 0 
L2_Alloc = 0 
L2_WB = 10768 
n_act = 47039 
n_pre = 47023 
n_ref = 0 
n_req = 146253 
total_req = 154329 

Dual Bus Interface Util: 
issued_total_row = 94062 
issued_total_col = 154329 
Row_Bus_Util =  0.179557 
CoL_Bus_Util = 0.294602 
Either_Row_CoL_Bus_Util = 0.387805 
Issued_on_Two_Bus_Simul_Util = 0.086354 
issued_two_Eff = 0.222673 
queue_avg = 13.379057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.3791
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=523856 n_nop=320388 n_act=47198 n_pre=47182 n_ref_event=0 n_req=146246 n_rd=143554 n_rd_L2_A=0 n_write=0 n_wr_bk=10768 bw_util=0.2946
n_activity=404289 dram_eff=0.3817
bk0: 9002a 407611i bk1: 8998a 405766i bk2: 8990a 409070i bk3: 8989a 408049i bk4: 8998a 411282i bk5: 8998a 410476i bk6: 8992a 410618i bk7: 8998a 409403i bk8: 9005a 407777i bk9: 8998a 408924i bk10: 9062a 408102i bk11: 9051a 407731i bk12: 8880a 412738i bk13: 8860a 410460i bk14: 8865a 412492i bk15: 8868a 409322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.677270
Row_Buffer_Locality_read = 0.687588
Row_Buffer_Locality_write = 0.127043
Bank_Level_Parallism = 5.292674
Bank_Level_Parallism_Col = 3.175292
Bank_Level_Parallism_Ready = 1.561929
write_to_read_ratio_blp_rw_average = 0.087135
GrpLevelPara = 2.129674 

BW Util details:
bwutil = 0.294589 
total_CMD = 523856 
util_bw = 154322 
Wasted_Col = 173041 
Wasted_Row = 46384 
Idle = 150109 

BW Util Bottlenecks: 
RCDc_limit = 266681 
RCDWRc_limit = 9602 
WTRc_limit = 16639 
RTWc_limit = 66028 
CCDLc_limit = 86666 
rwq = 0 
CCDLc_limit_alone = 80148 
WTRc_limit_alone = 15223 
RTWc_limit_alone = 60926 

Commands details: 
total_CMD = 523856 
n_nop = 320388 
Read = 143554 
Write = 0 
L2_Alloc = 0 
L2_WB = 10768 
n_act = 47198 
n_pre = 47182 
n_ref = 0 
n_req = 146246 
total_req = 154322 

Dual Bus Interface Util: 
issued_total_row = 94380 
issued_total_col = 154322 
Row_Bus_Util =  0.180164 
CoL_Bus_Util = 0.294589 
Either_Row_CoL_Bus_Util = 0.388404 
Issued_on_Two_Bus_Simul_Util = 0.086348 
issued_two_Eff = 0.222315 
queue_avg = 13.768703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.7687
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=523856 n_nop=321063 n_act=46981 n_pre=46965 n_ref_event=0 n_req=146224 n_rd=143532 n_rd_L2_A=0 n_write=0 n_wr_bk=10768 bw_util=0.2945
n_activity=401257 dram_eff=0.3845
bk0: 9004a 410001i bk1: 8990a 408450i bk2: 8996a 410525i bk3: 9010a 408691i bk4: 8999a 408783i bk5: 8992a 407840i bk6: 8992a 410988i bk7: 8994a 412742i bk8: 8992a 410311i bk9: 8992a 409319i bk10: 9073a 408383i bk11: 9030a 408303i bk12: 8868a 412361i bk13: 8865a 410378i bk14: 8863a 410931i bk15: 8872a 411547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.678705
Row_Buffer_Locality_read = 0.689066
Row_Buffer_Locality_write = 0.126300
Bank_Level_Parallism = 5.294212
Bank_Level_Parallism_Col = 3.192672
Bank_Level_Parallism_Ready = 1.571970
write_to_read_ratio_blp_rw_average = 0.087364
GrpLevelPara = 2.136884 

BW Util details:
bwutil = 0.294547 
total_CMD = 523856 
util_bw = 154300 
Wasted_Col = 171655 
Wasted_Row = 45841 
Idle = 152060 

BW Util Bottlenecks: 
RCDc_limit = 264202 
RCDWRc_limit = 9571 
WTRc_limit = 16922 
RTWc_limit = 65867 
CCDLc_limit = 86458 
rwq = 0 
CCDLc_limit_alone = 79665 
WTRc_limit_alone = 15462 
RTWc_limit_alone = 60534 

Commands details: 
total_CMD = 523856 
n_nop = 321063 
Read = 143532 
Write = 0 
L2_Alloc = 0 
L2_WB = 10768 
n_act = 46981 
n_pre = 46965 
n_ref = 0 
n_req = 146224 
total_req = 154300 

Dual Bus Interface Util: 
issued_total_row = 93946 
issued_total_col = 154300 
Row_Bus_Util =  0.179336 
CoL_Bus_Util = 0.294547 
Either_Row_CoL_Bus_Util = 0.387116 
Issued_on_Two_Bus_Simul_Util = 0.086766 
issued_two_Eff = 0.224135 
queue_avg = 13.584882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.5849
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=523856 n_nop=320808 n_act=47114 n_pre=47098 n_ref_event=0 n_req=146235 n_rd=143545 n_rd_L2_A=0 n_write=0 n_wr_bk=10760 bw_util=0.2946
n_activity=402905 dram_eff=0.383
bk0: 8992a 405781i bk1: 8994a 408465i bk2: 9003a 408729i bk3: 8990a 409619i bk4: 8982a 410830i bk5: 8992a 408366i bk6: 9001a 408529i bk7: 9008a 407646i bk8: 8993a 410428i bk9: 9012a 408447i bk10: 9056a 409101i bk11: 9025a 407803i bk12: 8863a 409188i bk13: 8885a 409186i bk14: 8884a 410889i bk15: 8865a 409024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.677820
Row_Buffer_Locality_read = 0.688188
Row_Buffer_Locality_write = 0.124535
Bank_Level_Parallism = 5.326213
Bank_Level_Parallism_Col = 3.211085
Bank_Level_Parallism_Ready = 1.586326
write_to_read_ratio_blp_rw_average = 0.085057
GrpLevelPara = 2.132110 

BW Util details:
bwutil = 0.294556 
total_CMD = 523856 
util_bw = 154305 
Wasted_Col = 171563 
Wasted_Row = 46986 
Idle = 151002 

BW Util Bottlenecks: 
RCDc_limit = 264792 
RCDWRc_limit = 9620 
WTRc_limit = 16762 
RTWc_limit = 66934 
CCDLc_limit = 86194 
rwq = 0 
CCDLc_limit_alone = 79468 
WTRc_limit_alone = 15269 
RTWc_limit_alone = 61701 

Commands details: 
total_CMD = 523856 
n_nop = 320808 
Read = 143545 
Write = 0 
L2_Alloc = 0 
L2_WB = 10760 
n_act = 47114 
n_pre = 47098 
n_ref = 0 
n_req = 146235 
total_req = 154305 

Dual Bus Interface Util: 
issued_total_row = 94212 
issued_total_col = 154305 
Row_Bus_Util =  0.179843 
CoL_Bus_Util = 0.294556 
Either_Row_CoL_Bus_Util = 0.387603 
Issued_on_Two_Bus_Simul_Util = 0.086797 
issued_two_Eff = 0.223932 
queue_avg = 13.800379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.8004
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=523856 n_nop=320474 n_act=47290 n_pre=47274 n_ref_event=0 n_req=146247 n_rd=143557 n_rd_L2_A=0 n_write=0 n_wr_bk=10760 bw_util=0.2946
n_activity=403706 dram_eff=0.3823
bk0: 9006a 408361i bk1: 9010a 407667i bk2: 9000a 406474i bk3: 9002a 408453i bk4: 8996a 409059i bk5: 9000a 409980i bk6: 9000a 410816i bk7: 8991a 407600i bk8: 8992a 407401i bk9: 9000a 408061i bk10: 9056a 408303i bk11: 9034a 409162i bk12: 8868a 410330i bk13: 8854a 412468i bk14: 8870a 407921i bk15: 8878a 410862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.676643
Row_Buffer_Locality_read = 0.686814
Row_Buffer_Locality_write = 0.133829
Bank_Level_Parallism = 5.315071
Bank_Level_Parallism_Col = 3.186972
Bank_Level_Parallism_Ready = 1.566017
write_to_read_ratio_blp_rw_average = 0.087213
GrpLevelPara = 2.134091 

BW Util details:
bwutil = 0.294579 
total_CMD = 523856 
util_bw = 154317 
Wasted_Col = 172847 
Wasted_Row = 46307 
Idle = 150385 

BW Util Bottlenecks: 
RCDc_limit = 266927 
RCDWRc_limit = 9364 
WTRc_limit = 17092 
RTWc_limit = 66771 
CCDLc_limit = 86645 
rwq = 0 
CCDLc_limit_alone = 79879 
WTRc_limit_alone = 15609 
RTWc_limit_alone = 61488 

Commands details: 
total_CMD = 523856 
n_nop = 320474 
Read = 143557 
Write = 0 
L2_Alloc = 0 
L2_WB = 10760 
n_act = 47290 
n_pre = 47274 
n_ref = 0 
n_req = 146247 
total_req = 154317 

Dual Bus Interface Util: 
issued_total_row = 94564 
issued_total_col = 154317 
Row_Bus_Util =  0.180515 
CoL_Bus_Util = 0.294579 
Either_Row_CoL_Bus_Util = 0.388240 
Issued_on_Two_Bus_Simul_Util = 0.086854 
issued_two_Eff = 0.223712 
queue_avg = 13.815701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.8157
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=523856 n_nop=320476 n_act=47132 n_pre=47116 n_ref_event=0 n_req=146213 n_rd=143521 n_rd_L2_A=0 n_write=0 n_wr_bk=10768 bw_util=0.2945
n_activity=401629 dram_eff=0.3842
bk0: 9004a 407108i bk1: 8996a 406874i bk2: 8998a 409109i bk3: 8992a 410069i bk4: 8991a 409195i bk5: 9002a 409323i bk6: 8991a 408953i bk7: 8986a 408394i bk8: 8982a 410358i bk9: 9001a 409453i bk10: 9061a 408856i bk11: 9042a 410301i bk12: 8879a 411296i bk13: 8869a 410372i bk14: 8863a 409536i bk15: 8864a 410295i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.677648
Row_Buffer_Locality_read = 0.687732
Row_Buffer_Locality_write = 0.140045
Bank_Level_Parallism = 5.313512
Bank_Level_Parallism_Col = 3.189209
Bank_Level_Parallism_Ready = 1.570805
write_to_read_ratio_blp_rw_average = 0.087028
GrpLevelPara = 2.130123 

BW Util details:
bwutil = 0.294526 
total_CMD = 523856 
util_bw = 154289 
Wasted_Col = 172382 
Wasted_Row = 45666 
Idle = 151519 

BW Util Bottlenecks: 
RCDc_limit = 265927 
RCDWRc_limit = 9397 
WTRc_limit = 16279 
RTWc_limit = 65163 
CCDLc_limit = 86472 
rwq = 0 
CCDLc_limit_alone = 79640 
WTRc_limit_alone = 14817 
RTWc_limit_alone = 59793 

Commands details: 
total_CMD = 523856 
n_nop = 320476 
Read = 143521 
Write = 0 
L2_Alloc = 0 
L2_WB = 10768 
n_act = 47132 
n_pre = 47116 
n_ref = 0 
n_req = 146213 
total_req = 154289 

Dual Bus Interface Util: 
issued_total_row = 94248 
issued_total_col = 154289 
Row_Bus_Util =  0.179912 
CoL_Bus_Util = 0.294526 
Either_Row_CoL_Bus_Util = 0.388236 
Issued_on_Two_Bus_Simul_Util = 0.086201 
issued_two_Eff = 0.222033 
queue_avg = 13.769206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.7692
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=523856 n_nop=320736 n_act=47065 n_pre=47049 n_ref_event=0 n_req=146185 n_rd=143489 n_rd_L2_A=0 n_write=0 n_wr_bk=10784 bw_util=0.2945
n_activity=404108 dram_eff=0.3818
bk0: 8992a 410820i bk1: 8994a 406956i bk2: 8986a 409976i bk3: 8984a 408254i bk4: 8996a 410468i bk5: 9001a 409796i bk6: 8996a 409039i bk7: 8990a 409350i bk8: 8998a 406867i bk9: 9002a 411137i bk10: 9063a 410215i bk11: 9035a 410179i bk12: 8860a 411112i bk13: 8872a 411107i bk14: 8864a 410509i bk15: 8856a 410907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.678045
Row_Buffer_Locality_read = 0.688359
Row_Buffer_Locality_write = 0.129080
Bank_Level_Parallism = 5.264421
Bank_Level_Parallism_Col = 3.164146
Bank_Level_Parallism_Ready = 1.571098
write_to_read_ratio_blp_rw_average = 0.087032
GrpLevelPara = 2.123183 

BW Util details:
bwutil = 0.294495 
total_CMD = 523856 
util_bw = 154273 
Wasted_Col = 173570 
Wasted_Row = 46593 
Idle = 149420 

BW Util Bottlenecks: 
RCDc_limit = 265150 
RCDWRc_limit = 9487 
WTRc_limit = 17235 
RTWc_limit = 63799 
CCDLc_limit = 86318 
rwq = 0 
CCDLc_limit_alone = 79881 
WTRc_limit_alone = 15741 
RTWc_limit_alone = 58856 

Commands details: 
total_CMD = 523856 
n_nop = 320736 
Read = 143489 
Write = 0 
L2_Alloc = 0 
L2_WB = 10784 
n_act = 47065 
n_pre = 47049 
n_ref = 0 
n_req = 146185 
total_req = 154273 

Dual Bus Interface Util: 
issued_total_row = 94114 
issued_total_col = 154273 
Row_Bus_Util =  0.179656 
CoL_Bus_Util = 0.294495 
Either_Row_CoL_Bus_Util = 0.387740 
Issued_on_Two_Bus_Simul_Util = 0.086411 
issued_two_Eff = 0.222858 
queue_avg = 13.568643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.5686
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=523856 n_nop=320615 n_act=47167 n_pre=47151 n_ref_event=0 n_req=146186 n_rd=143492 n_rd_L2_A=0 n_write=0 n_wr_bk=10776 bw_util=0.2945
n_activity=403900 dram_eff=0.3819
bk0: 8992a 407593i bk1: 8993a 406642i bk2: 8987a 409000i bk3: 8994a 409088i bk4: 9004a 408798i bk5: 8990a 410061i bk6: 8989a 408925i bk7: 8999a 411315i bk8: 8995a 409150i bk9: 8999a 409442i bk10: 9057a 408508i bk11: 9038a 408332i bk12: 8860a 411756i bk13: 8866a 411360i bk14: 8862a 410334i bk15: 8867a 409189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.677349
Row_Buffer_Locality_read = 0.687544
Row_Buffer_Locality_write = 0.134373
Bank_Level_Parallism = 5.298934
Bank_Level_Parallism_Col = 3.188120
Bank_Level_Parallism_Ready = 1.571953
write_to_read_ratio_blp_rw_average = 0.085926
GrpLevelPara = 2.130935 

BW Util details:
bwutil = 0.294486 
total_CMD = 523856 
util_bw = 154268 
Wasted_Col = 172308 
Wasted_Row = 46780 
Idle = 150500 

BW Util Bottlenecks: 
RCDc_limit = 264989 
RCDWRc_limit = 9668 
WTRc_limit = 17403 
RTWc_limit = 66963 
CCDLc_limit = 86013 
rwq = 0 
CCDLc_limit_alone = 79288 
WTRc_limit_alone = 15864 
RTWc_limit_alone = 61777 

Commands details: 
total_CMD = 523856 
n_nop = 320615 
Read = 143492 
Write = 0 
L2_Alloc = 0 
L2_WB = 10776 
n_act = 47167 
n_pre = 47151 
n_ref = 0 
n_req = 146186 
total_req = 154268 

Dual Bus Interface Util: 
issued_total_row = 94318 
issued_total_col = 154268 
Row_Bus_Util =  0.180046 
CoL_Bus_Util = 0.294486 
Either_Row_CoL_Bus_Util = 0.387971 
Issued_on_Two_Bus_Simul_Util = 0.086560 
issued_two_Eff = 0.223110 
queue_avg = 13.457215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.4572
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=523856 n_nop=320573 n_act=47164 n_pre=47148 n_ref_event=0 n_req=146213 n_rd=143517 n_rd_L2_A=0 n_write=0 n_wr_bk=10784 bw_util=0.2945
n_activity=404170 dram_eff=0.3818
bk0: 9002a 407215i bk1: 8987a 406785i bk2: 8989a 411964i bk3: 8998a 409760i bk4: 8998a 409254i bk5: 8990a 408080i bk6: 8998a 409145i bk7: 8992a 409655i bk8: 8996a 410259i bk9: 8999a 410251i bk10: 9065a 408391i bk11: 9031a 407058i bk12: 8868a 410029i bk13: 8869a 409022i bk14: 8871a 411129i bk15: 8864a 409051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.677429
Row_Buffer_Locality_read = 0.687570
Row_Buffer_Locality_write = 0.137611
Bank_Level_Parallism = 5.298403
Bank_Level_Parallism_Col = 3.196202
Bank_Level_Parallism_Ready = 1.566432
write_to_read_ratio_blp_rw_average = 0.087557
GrpLevelPara = 2.133328 

BW Util details:
bwutil = 0.294549 
total_CMD = 523856 
util_bw = 154301 
Wasted_Col = 172659 
Wasted_Row = 46900 
Idle = 149996 

BW Util Bottlenecks: 
RCDc_limit = 266633 
RCDWRc_limit = 9545 
WTRc_limit = 17327 
RTWc_limit = 68225 
CCDLc_limit = 86990 
rwq = 0 
CCDLc_limit_alone = 79777 
WTRc_limit_alone = 15571 
RTWc_limit_alone = 62768 

Commands details: 
total_CMD = 523856 
n_nop = 320573 
Read = 143517 
Write = 0 
L2_Alloc = 0 
L2_WB = 10784 
n_act = 47164 
n_pre = 47148 
n_ref = 0 
n_req = 146213 
total_req = 154301 

Dual Bus Interface Util: 
issued_total_row = 94312 
issued_total_col = 154301 
Row_Bus_Util =  0.180034 
CoL_Bus_Util = 0.294549 
Either_Row_CoL_Bus_Util = 0.388051 
Issued_on_Two_Bus_Simul_Util = 0.086531 
issued_two_Eff = 0.222990 
queue_avg = 13.916695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.9167
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=523856 n_nop=321053 n_act=47042 n_pre=47026 n_ref_event=0 n_req=146252 n_rd=143554 n_rd_L2_A=0 n_write=0 n_wr_bk=10792 bw_util=0.2946
n_activity=402903 dram_eff=0.3831
bk0: 8994a 408314i bk1: 9000a 407879i bk2: 9004a 407989i bk3: 9002a 408912i bk4: 8982a 409275i bk5: 8996a 411295i bk6: 8999a 411307i bk7: 9006a 408396i bk8: 8999a 408646i bk9: 9002a 411518i bk10: 9063a 408984i bk11: 9026a 408028i bk12: 8859a 412020i bk13: 8879a 410549i bk14: 8870a 410356i bk15: 8873a 408935i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.678350
Row_Buffer_Locality_read = 0.688661
Row_Buffer_Locality_write = 0.129726
Bank_Level_Parallism = 5.290481
Bank_Level_Parallism_Col = 3.185574
Bank_Level_Parallism_Ready = 1.583494
write_to_read_ratio_blp_rw_average = 0.085589
GrpLevelPara = 2.130243 

BW Util details:
bwutil = 0.294634 
total_CMD = 523856 
util_bw = 154346 
Wasted_Col = 172396 
Wasted_Row = 46673 
Idle = 150441 

BW Util Bottlenecks: 
RCDc_limit = 264070 
RCDWRc_limit = 9486 
WTRc_limit = 17150 
RTWc_limit = 63980 
CCDLc_limit = 85134 
rwq = 0 
CCDLc_limit_alone = 78776 
WTRc_limit_alone = 15712 
RTWc_limit_alone = 59060 

Commands details: 
total_CMD = 523856 
n_nop = 321053 
Read = 143554 
Write = 0 
L2_Alloc = 0 
L2_WB = 10792 
n_act = 47042 
n_pre = 47026 
n_ref = 0 
n_req = 146252 
total_req = 154346 

Dual Bus Interface Util: 
issued_total_row = 94068 
issued_total_col = 154346 
Row_Bus_Util =  0.179568 
CoL_Bus_Util = 0.294634 
Either_Row_CoL_Bus_Util = 0.387135 
Issued_on_Two_Bus_Simul_Util = 0.087068 
issued_two_Eff = 0.224903 
queue_avg = 13.732070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.7321
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=523856 n_nop=320391 n_act=46992 n_pre=46976 n_ref_event=0 n_req=146228 n_rd=143538 n_rd_L2_A=0 n_write=0 n_wr_bk=10760 bw_util=0.2945
n_activity=404881 dram_eff=0.3811
bk0: 8982a 407534i bk1: 8989a 408200i bk2: 9009a 408830i bk3: 9011a 409578i bk4: 8996a 410770i bk5: 8990a 410578i bk6: 8990a 411224i bk7: 8995a 408988i bk8: 9002a 410989i bk9: 8993a 410771i bk10: 9059a 409410i bk11: 9042a 408532i bk12: 8869a 411620i bk13: 8868a 411771i bk14: 8863a 412035i bk15: 8880a 410199i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.678639
Row_Buffer_Locality_read = 0.688933
Row_Buffer_Locality_write = 0.129368
Bank_Level_Parallism = 5.244144
Bank_Level_Parallism_Col = 3.155815
Bank_Level_Parallism_Ready = 1.550876
write_to_read_ratio_blp_rw_average = 0.088045
GrpLevelPara = 2.119271 

BW Util details:
bwutil = 0.294543 
total_CMD = 523856 
util_bw = 154298 
Wasted_Col = 173774 
Wasted_Row = 46993 
Idle = 148791 

BW Util Bottlenecks: 
RCDc_limit = 266720 
RCDWRc_limit = 9502 
WTRc_limit = 15844 
RTWc_limit = 66016 
CCDLc_limit = 86831 
rwq = 0 
CCDLc_limit_alone = 80391 
WTRc_limit_alone = 14501 
RTWc_limit_alone = 60919 

Commands details: 
total_CMD = 523856 
n_nop = 320391 
Read = 143538 
Write = 0 
L2_Alloc = 0 
L2_WB = 10760 
n_act = 46992 
n_pre = 46976 
n_ref = 0 
n_req = 146228 
total_req = 154298 

Dual Bus Interface Util: 
issued_total_row = 93968 
issued_total_col = 154298 
Row_Bus_Util =  0.179378 
CoL_Bus_Util = 0.294543 
Either_Row_CoL_Bus_Util = 0.388399 
Issued_on_Two_Bus_Simul_Util = 0.085522 
issued_two_Eff = 0.220190 
queue_avg = 13.632564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.6326
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=523856 n_nop=321144 n_act=46869 n_pre=46853 n_ref_event=0 n_req=146262 n_rd=143572 n_rd_L2_A=0 n_write=0 n_wr_bk=10760 bw_util=0.2946
n_activity=402115 dram_eff=0.3838
bk0: 9004a 408227i bk1: 9004a 409080i bk2: 8991a 409398i bk3: 8989a 409628i bk4: 9002a 412336i bk5: 8997a 409155i bk6: 9004a 409836i bk7: 9000a 409948i bk8: 8999a 409682i bk9: 9002a 410667i bk10: 9053a 408940i bk11: 9040a 407060i bk12: 8882a 411660i bk13: 8863a 412195i bk14: 8878a 411003i bk15: 8864a 411529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.679555
Row_Buffer_Locality_read = 0.689738
Row_Buffer_Locality_write = 0.136059
Bank_Level_Parallism = 5.268127
Bank_Level_Parallism_Col = 3.172915
Bank_Level_Parallism_Ready = 1.574307
write_to_read_ratio_blp_rw_average = 0.087430
GrpLevelPara = 2.123540 

BW Util details:
bwutil = 0.294608 
total_CMD = 523856 
util_bw = 154332 
Wasted_Col = 172607 
Wasted_Row = 46555 
Idle = 150362 

BW Util Bottlenecks: 
RCDc_limit = 263754 
RCDWRc_limit = 9591 
WTRc_limit = 16626 
RTWc_limit = 65135 
CCDLc_limit = 85828 
rwq = 0 
CCDLc_limit_alone = 79547 
WTRc_limit_alone = 15257 
RTWc_limit_alone = 60223 

Commands details: 
total_CMD = 523856 
n_nop = 321144 
Read = 143572 
Write = 0 
L2_Alloc = 0 
L2_WB = 10760 
n_act = 46869 
n_pre = 46853 
n_ref = 0 
n_req = 146262 
total_req = 154332 

Dual Bus Interface Util: 
issued_total_row = 93722 
issued_total_col = 154332 
Row_Bus_Util =  0.178908 
CoL_Bus_Util = 0.294608 
Either_Row_CoL_Bus_Util = 0.386961 
Issued_on_Two_Bus_Simul_Util = 0.086554 
issued_two_Eff = 0.223677 
queue_avg = 13.517892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.5179
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=523856 n_nop=320138 n_act=47339 n_pre=47323 n_ref_event=0 n_req=146250 n_rd=143562 n_rd_L2_A=0 n_write=0 n_wr_bk=10752 bw_util=0.2946
n_activity=405667 dram_eff=0.3804
bk0: 8994a 407783i bk1: 8998a 407785i bk2: 9002a 408322i bk3: 8994a 409302i bk4: 8997a 411064i bk5: 8996a 409644i bk6: 8994a 411464i bk7: 8994a 410675i bk8: 9016a 408750i bk9: 8998a 409181i bk10: 9070a 408947i bk11: 9034a 409115i bk12: 8864a 410419i bk13: 8868a 410817i bk14: 8860a 408817i bk15: 8883a 409777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.676315
Row_Buffer_Locality_read = 0.686428
Row_Buffer_Locality_write = 0.136161
Bank_Level_Parallism = 5.259613
Bank_Level_Parallism_Col = 3.156104
Bank_Level_Parallism_Ready = 1.556145
write_to_read_ratio_blp_rw_average = 0.087408
GrpLevelPara = 2.125999 

BW Util details:
bwutil = 0.294573 
total_CMD = 523856 
util_bw = 154314 
Wasted_Col = 174218 
Wasted_Row = 47177 
Idle = 148147 

BW Util Bottlenecks: 
RCDc_limit = 267954 
RCDWRc_limit = 9529 
WTRc_limit = 16153 
RTWc_limit = 64447 
CCDLc_limit = 86506 
rwq = 0 
CCDLc_limit_alone = 80327 
WTRc_limit_alone = 14823 
RTWc_limit_alone = 59598 

Commands details: 
total_CMD = 523856 
n_nop = 320138 
Read = 143562 
Write = 0 
L2_Alloc = 0 
L2_WB = 10752 
n_act = 47339 
n_pre = 47323 
n_ref = 0 
n_req = 146250 
total_req = 154314 

Dual Bus Interface Util: 
issued_total_row = 94662 
issued_total_col = 154314 
Row_Bus_Util =  0.180702 
CoL_Bus_Util = 0.294573 
Either_Row_CoL_Bus_Util = 0.388882 
Issued_on_Two_Bus_Simul_Util = 0.086394 
issued_two_Eff = 0.222160 
queue_avg = 13.652975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.653
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=523856 n_nop=320543 n_act=47101 n_pre=47085 n_ref_event=0 n_req=146220 n_rd=143526 n_rd_L2_A=0 n_write=0 n_wr_bk=10776 bw_util=0.2946
n_activity=406134 dram_eff=0.3799
bk0: 8990a 406577i bk1: 8982a 410052i bk2: 8992a 408312i bk3: 8994a 410866i bk4: 8984a 409439i bk5: 9013a 409686i bk6: 9009a 409226i bk7: 8998a 411593i bk8: 8992a 409420i bk9: 8992a 409560i bk10: 9058a 409084i bk11: 9048a 408159i bk12: 8886a 410524i bk13: 8867a 411118i bk14: 8861a 410995i bk15: 8860a 411361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.677876
Row_Buffer_Locality_read = 0.687931
Row_Buffer_Locality_write = 0.142168
Bank_Level_Parallism = 5.251348
Bank_Level_Parallism_Col = 3.158726
Bank_Level_Parallism_Ready = 1.548567
write_to_read_ratio_blp_rw_average = 0.088145
GrpLevelPara = 2.126920 

BW Util details:
bwutil = 0.294550 
total_CMD = 523856 
util_bw = 154302 
Wasted_Col = 174457 
Wasted_Row = 46753 
Idle = 148344 

BW Util Bottlenecks: 
RCDc_limit = 267204 
RCDWRc_limit = 9583 
WTRc_limit = 16455 
RTWc_limit = 67822 
CCDLc_limit = 86940 
rwq = 0 
CCDLc_limit_alone = 80335 
WTRc_limit_alone = 15046 
RTWc_limit_alone = 62626 

Commands details: 
total_CMD = 523856 
n_nop = 320543 
Read = 143526 
Write = 0 
L2_Alloc = 0 
L2_WB = 10776 
n_act = 47101 
n_pre = 47085 
n_ref = 0 
n_req = 146220 
total_req = 154302 

Dual Bus Interface Util: 
issued_total_row = 94186 
issued_total_col = 154302 
Row_Bus_Util =  0.179794 
CoL_Bus_Util = 0.294550 
Either_Row_CoL_Bus_Util = 0.388109 
Issued_on_Two_Bus_Simul_Util = 0.086236 
issued_two_Eff = 0.222194 
queue_avg = 13.718802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.7188
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=523856 n_nop=320821 n_act=47055 n_pre=47039 n_ref_event=0 n_req=146240 n_rd=143544 n_rd_L2_A=0 n_write=0 n_wr_bk=10784 bw_util=0.2946
n_activity=405635 dram_eff=0.3805
bk0: 8995a 406896i bk1: 9008a 407019i bk2: 8996a 410082i bk3: 9002a 410678i bk4: 8993a 408368i bk5: 8987a 410020i bk6: 9008a 408865i bk7: 8995a 409315i bk8: 8994a 407889i bk9: 9008a 410703i bk10: 9053a 409034i bk11: 9028a 409285i bk12: 8862a 408325i bk13: 8876a 407672i bk14: 8878a 409327i bk15: 8861a 410433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.678234
Row_Buffer_Locality_read = 0.688534
Row_Buffer_Locality_write = 0.129822
Bank_Level_Parallism = 5.296340
Bank_Level_Parallism_Col = 3.205414
Bank_Level_Parallism_Ready = 1.585979
write_to_read_ratio_blp_rw_average = 0.087372
GrpLevelPara = 2.125492 

BW Util details:
bwutil = 0.294600 
total_CMD = 523856 
util_bw = 154328 
Wasted_Col = 173337 
Wasted_Row = 46938 
Idle = 149253 

BW Util Bottlenecks: 
RCDc_limit = 265022 
RCDWRc_limit = 9220 
WTRc_limit = 16792 
RTWc_limit = 66526 
CCDLc_limit = 86851 
rwq = 0 
CCDLc_limit_alone = 80158 
WTRc_limit_alone = 15368 
RTWc_limit_alone = 61257 

Commands details: 
total_CMD = 523856 
n_nop = 320821 
Read = 143544 
Write = 0 
L2_Alloc = 0 
L2_WB = 10784 
n_act = 47055 
n_pre = 47039 
n_ref = 0 
n_req = 146240 
total_req = 154328 

Dual Bus Interface Util: 
issued_total_row = 94094 
issued_total_col = 154328 
Row_Bus_Util =  0.179618 
CoL_Bus_Util = 0.294600 
Either_Row_CoL_Bus_Util = 0.387578 
Issued_on_Two_Bus_Simul_Util = 0.086640 
issued_two_Eff = 0.223543 
queue_avg = 13.852736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.8527
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=523856 n_nop=320736 n_act=47044 n_pre=47028 n_ref_event=0 n_req=146225 n_rd=143531 n_rd_L2_A=0 n_write=0 n_wr_bk=10776 bw_util=0.2946
n_activity=405422 dram_eff=0.3806
bk0: 8996a 408731i bk1: 8996a 407649i bk2: 8994a 409751i bk3: 9006a 408491i bk4: 8994a 409150i bk5: 8982a 409990i bk6: 8975a 410159i bk7: 9011a 410072i bk8: 8996a 410059i bk9: 8998a 408459i bk10: 9062a 411183i bk11: 9032a 409138i bk12: 8876a 410306i bk13: 8872a 410324i bk14: 8873a 410817i bk15: 8868a 410398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.678277
Row_Buffer_Locality_read = 0.688353
Row_Buffer_Locality_write = 0.141425
Bank_Level_Parallism = 5.262082
Bank_Level_Parallism_Col = 3.179595
Bank_Level_Parallism_Ready = 1.567285
write_to_read_ratio_blp_rw_average = 0.085262
GrpLevelPara = 2.127187 

BW Util details:
bwutil = 0.294560 
total_CMD = 523856 
util_bw = 154307 
Wasted_Col = 173336 
Wasted_Row = 47350 
Idle = 148863 

BW Util Bottlenecks: 
RCDc_limit = 266796 
RCDWRc_limit = 9215 
WTRc_limit = 16974 
RTWc_limit = 66212 
CCDLc_limit = 87082 
rwq = 0 
CCDLc_limit_alone = 80090 
WTRc_limit_alone = 15389 
RTWc_limit_alone = 60805 

Commands details: 
total_CMD = 523856 
n_nop = 320736 
Read = 143531 
Write = 0 
L2_Alloc = 0 
L2_WB = 10776 
n_act = 47044 
n_pre = 47028 
n_ref = 0 
n_req = 146225 
total_req = 154307 

Dual Bus Interface Util: 
issued_total_row = 94072 
issued_total_col = 154307 
Row_Bus_Util =  0.179576 
CoL_Bus_Util = 0.294560 
Either_Row_CoL_Bus_Util = 0.387740 
Issued_on_Two_Bus_Simul_Util = 0.086396 
issued_two_Eff = 0.222819 
queue_avg = 13.772713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.7727
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=523856 n_nop=320557 n_act=47192 n_pre=47176 n_ref_event=0 n_req=146182 n_rd=143484 n_rd_L2_A=0 n_write=0 n_wr_bk=10792 bw_util=0.2945
n_activity=405529 dram_eff=0.3804
bk0: 8992a 407239i bk1: 8995a 409032i bk2: 9000a 409870i bk3: 9000a 409033i bk4: 8994a 408700i bk5: 8994a 409791i bk6: 8997a 411376i bk7: 8990a 410134i bk8: 8992a 406994i bk9: 8989a 412742i bk10: 9063a 410133i bk11: 9032a 408923i bk12: 8864a 409210i bk13: 8860a 413013i bk14: 8860a 411038i bk15: 8862a 409178i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.677170
Row_Buffer_Locality_read = 0.687498
Row_Buffer_Locality_write = 0.127872
Bank_Level_Parallism = 5.260289
Bank_Level_Parallism_Col = 3.159114
Bank_Level_Parallism_Ready = 1.553527
write_to_read_ratio_blp_rw_average = 0.086888
GrpLevelPara = 2.119778 

BW Util details:
bwutil = 0.294501 
total_CMD = 523856 
util_bw = 154276 
Wasted_Col = 174070 
Wasted_Row = 46438 
Idle = 149072 

BW Util Bottlenecks: 
RCDc_limit = 267307 
RCDWRc_limit = 9651 
WTRc_limit = 17359 
RTWc_limit = 64426 
CCDLc_limit = 88170 
rwq = 0 
CCDLc_limit_alone = 81462 
WTRc_limit_alone = 15897 
RTWc_limit_alone = 59180 

Commands details: 
total_CMD = 523856 
n_nop = 320557 
Read = 143484 
Write = 0 
L2_Alloc = 0 
L2_WB = 10792 
n_act = 47192 
n_pre = 47176 
n_ref = 0 
n_req = 146182 
total_req = 154276 

Dual Bus Interface Util: 
issued_total_row = 94368 
issued_total_col = 154276 
Row_Bus_Util =  0.180141 
CoL_Bus_Util = 0.294501 
Either_Row_CoL_Bus_Util = 0.388082 
Issued_on_Two_Bus_Simul_Util = 0.086560 
issued_two_Eff = 0.223046 
queue_avg = 13.477383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.4774
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=523856 n_nop=320639 n_act=47034 n_pre=47018 n_ref_event=0 n_req=146201 n_rd=143503 n_rd_L2_A=0 n_write=0 n_wr_bk=10792 bw_util=0.2945
n_activity=404848 dram_eff=0.3811
bk0: 9002a 409422i bk1: 8993a 408526i bk2: 8994a 410615i bk3: 8988a 408676i bk4: 8995a 410296i bk5: 8992a 411378i bk6: 8990a 409259i bk7: 9001a 410364i bk8: 8986a 409887i bk9: 9006a 411030i bk10: 9063a 409362i bk11: 9028a 409107i bk12: 8862a 413612i bk13: 8866a 410998i bk14: 8872a 411482i bk15: 8865a 409976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.678292
Row_Buffer_Locality_read = 0.688550
Row_Buffer_Locality_write = 0.132691
Bank_Level_Parallism = 5.242832
Bank_Level_Parallism_Col = 3.150106
Bank_Level_Parallism_Ready = 1.568878
write_to_read_ratio_blp_rw_average = 0.086648
GrpLevelPara = 2.118627 

BW Util details:
bwutil = 0.294537 
total_CMD = 523856 
util_bw = 154295 
Wasted_Col = 173538 
Wasted_Row = 46756 
Idle = 149267 

BW Util Bottlenecks: 
RCDc_limit = 265410 
RCDWRc_limit = 9605 
WTRc_limit = 15804 
RTWc_limit = 63816 
CCDLc_limit = 85681 
rwq = 0 
CCDLc_limit_alone = 79552 
WTRc_limit_alone = 14471 
RTWc_limit_alone = 59020 

Commands details: 
total_CMD = 523856 
n_nop = 320639 
Read = 143503 
Write = 0 
L2_Alloc = 0 
L2_WB = 10792 
n_act = 47034 
n_pre = 47018 
n_ref = 0 
n_req = 146201 
total_req = 154295 

Dual Bus Interface Util: 
issued_total_row = 94052 
issued_total_col = 154295 
Row_Bus_Util =  0.179538 
CoL_Bus_Util = 0.294537 
Either_Row_CoL_Bus_Util = 0.387925 
Issued_on_Two_Bus_Simul_Util = 0.086150 
issued_two_Eff = 0.222078 
queue_avg = 13.513244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.5132
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=523856 n_nop=321069 n_act=47080 n_pre=47064 n_ref_event=0 n_req=146184 n_rd=143488 n_rd_L2_A=0 n_write=0 n_wr_bk=10784 bw_util=0.2945
n_activity=401538 dram_eff=0.3842
bk0: 8989a 406226i bk1: 8999a 407465i bk2: 8992a 407241i bk3: 8990a 409345i bk4: 8999a 407686i bk5: 8995a 409376i bk6: 8987a 411043i bk7: 8983a 409395i bk8: 8990a 410459i bk9: 8992a 409806i bk10: 9066a 410076i bk11: 9034a 409764i bk12: 8872a 409554i bk13: 8868a 412719i bk14: 8866a 407448i bk15: 8866a 408793i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.677940
Row_Buffer_Locality_read = 0.688120
Row_Buffer_Locality_write = 0.136128
Bank_Level_Parallism = 5.337647
Bank_Level_Parallism_Col = 3.214283
Bank_Level_Parallism_Ready = 1.578757
write_to_read_ratio_blp_rw_average = 0.085720
GrpLevelPara = 2.141119 

BW Util details:
bwutil = 0.294493 
total_CMD = 523856 
util_bw = 154272 
Wasted_Col = 171010 
Wasted_Row = 45946 
Idle = 152628 

BW Util Bottlenecks: 
RCDc_limit = 264198 
RCDWRc_limit = 9110 
WTRc_limit = 15921 
RTWc_limit = 68150 
CCDLc_limit = 86823 
rwq = 0 
CCDLc_limit_alone = 79755 
WTRc_limit_alone = 14479 
RTWc_limit_alone = 62524 

Commands details: 
total_CMD = 523856 
n_nop = 321069 
Read = 143488 
Write = 0 
L2_Alloc = 0 
L2_WB = 10784 
n_act = 47080 
n_pre = 47064 
n_ref = 0 
n_req = 146184 
total_req = 154272 

Dual Bus Interface Util: 
issued_total_row = 94144 
issued_total_col = 154272 
Row_Bus_Util =  0.179714 
CoL_Bus_Util = 0.294493 
Either_Row_CoL_Bus_Util = 0.387104 
Issued_on_Two_Bus_Simul_Util = 0.087102 
issued_two_Eff = 0.225009 
queue_avg = 13.890504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.8905
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=523856 n_nop=320875 n_act=47112 n_pre=47096 n_ref_event=0 n_req=146249 n_rd=143551 n_rd_L2_A=0 n_write=0 n_wr_bk=10792 bw_util=0.2946
n_activity=402612 dram_eff=0.3834
bk0: 9008a 407341i bk1: 8999a 406537i bk2: 8992a 408256i bk3: 8993a 410040i bk4: 9010a 407922i bk5: 9009a 409460i bk6: 8999a 409586i bk7: 8998a 408008i bk8: 9002a 408890i bk9: 8984a 409940i bk10: 9042a 409979i bk11: 9049a 407660i bk12: 8864a 410819i bk13: 8860a 411509i bk14: 8867a 410971i bk15: 8875a 408880i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.677864
Row_Buffer_Locality_read = 0.688194
Row_Buffer_Locality_write = 0.128243
Bank_Level_Parallism = 5.309697
Bank_Level_Parallism_Col = 3.204983
Bank_Level_Parallism_Ready = 1.578633
write_to_read_ratio_blp_rw_average = 0.089652
GrpLevelPara = 2.131074 

BW Util details:
bwutil = 0.294629 
total_CMD = 523856 
util_bw = 154343 
Wasted_Col = 173059 
Wasted_Row = 45905 
Idle = 150549 

BW Util Bottlenecks: 
RCDc_limit = 266225 
RCDWRc_limit = 9479 
WTRc_limit = 14796 
RTWc_limit = 72659 
CCDLc_limit = 87461 
rwq = 0 
CCDLc_limit_alone = 80354 
WTRc_limit_alone = 13582 
RTWc_limit_alone = 66766 

Commands details: 
total_CMD = 523856 
n_nop = 320875 
Read = 143551 
Write = 0 
L2_Alloc = 0 
L2_WB = 10792 
n_act = 47112 
n_pre = 47096 
n_ref = 0 
n_req = 146249 
total_req = 154343 

Dual Bus Interface Util: 
issued_total_row = 94208 
issued_total_col = 154343 
Row_Bus_Util =  0.179836 
CoL_Bus_Util = 0.294629 
Either_Row_CoL_Bus_Util = 0.387475 
Issued_on_Two_Bus_Simul_Util = 0.086990 
issued_two_Eff = 0.224504 
queue_avg = 13.925017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.925
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=523856 n_nop=320320 n_act=47270 n_pre=47254 n_ref_event=0 n_req=146272 n_rd=143584 n_rd_L2_A=0 n_write=0 n_wr_bk=10752 bw_util=0.2946
n_activity=403932 dram_eff=0.3821
bk0: 8990a 408047i bk1: 9000a 407768i bk2: 8998a 409160i bk3: 9000a 406624i bk4: 8989a 408468i bk5: 8986a 409237i bk6: 9008a 409090i bk7: 8994a 408079i bk8: 8996a 407926i bk9: 9009a 408947i bk10: 9059a 409309i bk11: 9062a 409939i bk12: 8865a 408720i bk13: 8878a 410669i bk14: 8876a 409984i bk15: 8874a 408967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.676835
Row_Buffer_Locality_read = 0.687110
Row_Buffer_Locality_write = 0.127976
Bank_Level_Parallism = 5.309447
Bank_Level_Parallism_Col = 3.186798
Bank_Level_Parallism_Ready = 1.590957
write_to_read_ratio_blp_rw_average = 0.084725
GrpLevelPara = 2.120564 

BW Util details:
bwutil = 0.294615 
total_CMD = 523856 
util_bw = 154336 
Wasted_Col = 173829 
Wasted_Row = 46080 
Idle = 149611 

BW Util Bottlenecks: 
RCDc_limit = 267324 
RCDWRc_limit = 9590 
WTRc_limit = 16748 
RTWc_limit = 64951 
CCDLc_limit = 86645 
rwq = 0 
CCDLc_limit_alone = 80102 
WTRc_limit_alone = 15218 
RTWc_limit_alone = 59938 

Commands details: 
total_CMD = 523856 
n_nop = 320320 
Read = 143584 
Write = 0 
L2_Alloc = 0 
L2_WB = 10752 
n_act = 47270 
n_pre = 47254 
n_ref = 0 
n_req = 146272 
total_req = 154336 

Dual Bus Interface Util: 
issued_total_row = 94524 
issued_total_col = 154336 
Row_Bus_Util =  0.180439 
CoL_Bus_Util = 0.294615 
Either_Row_CoL_Bus_Util = 0.388534 
Issued_on_Two_Bus_Simul_Util = 0.086520 
issued_two_Eff = 0.222683 
queue_avg = 13.779399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.7794
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=523856 n_nop=320463 n_act=47280 n_pre=47264 n_ref_event=0 n_req=146261 n_rd=143571 n_rd_L2_A=0 n_write=0 n_wr_bk=10760 bw_util=0.2946
n_activity=401986 dram_eff=0.3839
bk0: 9000a 408299i bk1: 9000a 405579i bk2: 9005a 408906i bk3: 9008a 410956i bk4: 9000a 409367i bk5: 8980a 409584i bk6: 8983a 409333i bk7: 9009a 410409i bk8: 9004a 407558i bk9: 8998a 407875i bk10: 9056a 409799i bk11: 9056a 408721i bk12: 8868a 409173i bk13: 8867a 409186i bk14: 8877a 410272i bk15: 8860a 409394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.676742
Row_Buffer_Locality_read = 0.686838
Row_Buffer_Locality_write = 0.137918
Bank_Level_Parallism = 5.326200
Bank_Level_Parallism_Col = 3.191015
Bank_Level_Parallism_Ready = 1.569594
write_to_read_ratio_blp_rw_average = 0.084432
GrpLevelPara = 2.134376 

BW Util details:
bwutil = 0.294606 
total_CMD = 523856 
util_bw = 154331 
Wasted_Col = 172233 
Wasted_Row = 45849 
Idle = 151443 

BW Util Bottlenecks: 
RCDc_limit = 266755 
RCDWRc_limit = 9343 
WTRc_limit = 17144 
RTWc_limit = 64199 
CCDLc_limit = 86544 
rwq = 0 
CCDLc_limit_alone = 80018 
WTRc_limit_alone = 15661 
RTWc_limit_alone = 59156 

Commands details: 
total_CMD = 523856 
n_nop = 320463 
Read = 143571 
Write = 0 
L2_Alloc = 0 
L2_WB = 10760 
n_act = 47280 
n_pre = 47264 
n_ref = 0 
n_req = 146261 
total_req = 154331 

Dual Bus Interface Util: 
issued_total_row = 94544 
issued_total_col = 154331 
Row_Bus_Util =  0.180477 
CoL_Bus_Util = 0.294606 
Either_Row_CoL_Bus_Util = 0.388261 
Issued_on_Two_Bus_Simul_Util = 0.086822 
issued_two_Eff = 0.223616 
queue_avg = 13.756670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.7567
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=523856 n_nop=320512 n_act=47048 n_pre=47032 n_ref_event=0 n_req=146274 n_rd=143584 n_rd_L2_A=0 n_write=0 n_wr_bk=10760 bw_util=0.2946
n_activity=403699 dram_eff=0.3823
bk0: 8990a 408961i bk1: 8994a 408304i bk2: 9000a 410247i bk3: 8990a 409176i bk4: 9001a 410216i bk5: 8998a 411014i bk6: 9001a 409681i bk7: 8996a 410186i bk8: 9011a 409516i bk9: 8999a 407784i bk10: 9064a 408172i bk11: 9059a 410856i bk12: 8870a 413182i bk13: 8870a 409598i bk14: 8863a 410452i bk15: 8878a 410277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.678357
Row_Buffer_Locality_read = 0.688614
Row_Buffer_Locality_write = 0.130855
Bank_Level_Parallism = 5.278288
Bank_Level_Parallism_Col = 3.163815
Bank_Level_Parallism_Ready = 1.565004
write_to_read_ratio_blp_rw_average = 0.087594
GrpLevelPara = 2.129166 

BW Util details:
bwutil = 0.294631 
total_CMD = 523856 
util_bw = 154344 
Wasted_Col = 172520 
Wasted_Row = 46429 
Idle = 150563 

BW Util Bottlenecks: 
RCDc_limit = 265401 
RCDWRc_limit = 9690 
WTRc_limit = 16223 
RTWc_limit = 65252 
CCDLc_limit = 86018 
rwq = 0 
CCDLc_limit_alone = 79363 
WTRc_limit_alone = 14713 
RTWc_limit_alone = 60107 

Commands details: 
total_CMD = 523856 
n_nop = 320512 
Read = 143584 
Write = 0 
L2_Alloc = 0 
L2_WB = 10760 
n_act = 47048 
n_pre = 47032 
n_ref = 0 
n_req = 146274 
total_req = 154344 

Dual Bus Interface Util: 
issued_total_row = 94080 
issued_total_col = 154344 
Row_Bus_Util =  0.179591 
CoL_Bus_Util = 0.294631 
Either_Row_CoL_Bus_Util = 0.388168 
Issued_on_Two_Bus_Simul_Util = 0.086054 
issued_two_Eff = 0.221693 
queue_avg = 13.552318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.5523
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=523856 n_nop=320762 n_act=47172 n_pre=47156 n_ref_event=0 n_req=146211 n_rd=143525 n_rd_L2_A=0 n_write=0 n_wr_bk=10744 bw_util=0.2945
n_activity=403586 dram_eff=0.3822
bk0: 8990a 410164i bk1: 8984a 407850i bk2: 8993a 409216i bk3: 8993a 407945i bk4: 8986a 408569i bk5: 9006a 411326i bk6: 8998a 413396i bk7: 8997a 409857i bk8: 8992a 409739i bk9: 8989a 407869i bk10: 9066a 409697i bk11: 9067a 410958i bk12: 8876a 412086i bk13: 8862a 408286i bk14: 8856a 410223i bk15: 8870a 413239i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.677370
Row_Buffer_Locality_read = 0.687783
Row_Buffer_Locality_write = 0.120998
Bank_Level_Parallism = 5.272375
Bank_Level_Parallism_Col = 3.157086
Bank_Level_Parallism_Ready = 1.553222
write_to_read_ratio_blp_rw_average = 0.086880
GrpLevelPara = 2.126375 

BW Util details:
bwutil = 0.294487 
total_CMD = 523856 
util_bw = 154269 
Wasted_Col = 172584 
Wasted_Row = 46316 
Idle = 150687 

BW Util Bottlenecks: 
RCDc_limit = 265151 
RCDWRc_limit = 9678 
WTRc_limit = 17153 
RTWc_limit = 63068 
CCDLc_limit = 86059 
rwq = 0 
CCDLc_limit_alone = 79537 
WTRc_limit_alone = 15559 
RTWc_limit_alone = 58140 

Commands details: 
total_CMD = 523856 
n_nop = 320762 
Read = 143525 
Write = 0 
L2_Alloc = 0 
L2_WB = 10744 
n_act = 47172 
n_pre = 47156 
n_ref = 0 
n_req = 146211 
total_req = 154269 

Dual Bus Interface Util: 
issued_total_row = 94328 
issued_total_col = 154269 
Row_Bus_Util =  0.180065 
CoL_Bus_Util = 0.294487 
Either_Row_CoL_Bus_Util = 0.387691 
Issued_on_Two_Bus_Simul_Util = 0.086862 
issued_two_Eff = 0.224049 
queue_avg = 13.348779 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.3488
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=523856 n_nop=321016 n_act=47087 n_pre=47071 n_ref_event=0 n_req=146239 n_rd=143549 n_rd_L2_A=0 n_write=0 n_wr_bk=10760 bw_util=0.2946
n_activity=403015 dram_eff=0.3829
bk0: 8994a 407048i bk1: 9002a 406652i bk2: 9000a 409373i bk3: 8996a 408516i bk4: 8998a 410701i bk5: 8993a 408790i bk6: 8995a 409394i bk7: 8990a 410464i bk8: 9002a 410494i bk9: 8992a 410081i bk10: 9054a 409939i bk11: 9060a 410434i bk12: 8870a 409817i bk13: 8868a 410907i bk14: 8871a 408936i bk15: 8864a 409902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.678013
Row_Buffer_Locality_read = 0.688100
Row_Buffer_Locality_write = 0.139777
Bank_Level_Parallism = 5.296451
Bank_Level_Parallism_Col = 3.185466
Bank_Level_Parallism_Ready = 1.573667
write_to_read_ratio_blp_rw_average = 0.084239
GrpLevelPara = 2.129501 

BW Util details:
bwutil = 0.294564 
total_CMD = 523856 
util_bw = 154309 
Wasted_Col = 172293 
Wasted_Row = 46570 
Idle = 150684 

BW Util Bottlenecks: 
RCDc_limit = 265151 
RCDWRc_limit = 9297 
WTRc_limit = 18203 
RTWc_limit = 62852 
CCDLc_limit = 87062 
rwq = 0 
CCDLc_limit_alone = 80387 
WTRc_limit_alone = 16541 
RTWc_limit_alone = 57839 

Commands details: 
total_CMD = 523856 
n_nop = 321016 
Read = 143549 
Write = 0 
L2_Alloc = 0 
L2_WB = 10760 
n_act = 47087 
n_pre = 47071 
n_ref = 0 
n_req = 146239 
total_req = 154309 

Dual Bus Interface Util: 
issued_total_row = 94158 
issued_total_col = 154309 
Row_Bus_Util =  0.179740 
CoL_Bus_Util = 0.294564 
Either_Row_CoL_Bus_Util = 0.387206 
Issued_on_Two_Bus_Simul_Util = 0.087098 
issued_two_Eff = 0.224941 
queue_avg = 13.693074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.6931
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=523856 n_nop=320874 n_act=47084 n_pre=47068 n_ref_event=0 n_req=146235 n_rd=143543 n_rd_L2_A=0 n_write=0 n_wr_bk=10768 bw_util=0.2946
n_activity=403016 dram_eff=0.3829
bk0: 9004a 408335i bk1: 8994a 407653i bk2: 8985a 410077i bk3: 9001a 408600i bk4: 9002a 409628i bk5: 9001a 410257i bk6: 8998a 411043i bk7: 8988a 408911i bk8: 8990a 409852i bk9: 8986a 410384i bk10: 9047a 409723i bk11: 9076a 407923i bk12: 8871a 410761i bk13: 8864a 409184i bk14: 8866a 410077i bk15: 8870a 409278i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.678025
Row_Buffer_Locality_read = 0.688330
Row_Buffer_Locality_write = 0.128529
Bank_Level_Parallism = 5.287796
Bank_Level_Parallism_Col = 3.182707
Bank_Level_Parallism_Ready = 1.574807
write_to_read_ratio_blp_rw_average = 0.086121
GrpLevelPara = 2.125325 

BW Util details:
bwutil = 0.294568 
total_CMD = 523856 
util_bw = 154311 
Wasted_Col = 172710 
Wasted_Row = 46716 
Idle = 150119 

BW Util Bottlenecks: 
RCDc_limit = 264306 
RCDWRc_limit = 9385 
WTRc_limit = 16916 
RTWc_limit = 63821 
CCDLc_limit = 86399 
rwq = 0 
CCDLc_limit_alone = 79935 
WTRc_limit_alone = 15377 
RTWc_limit_alone = 58896 

Commands details: 
total_CMD = 523856 
n_nop = 320874 
Read = 143543 
Write = 0 
L2_Alloc = 0 
L2_WB = 10768 
n_act = 47084 
n_pre = 47068 
n_ref = 0 
n_req = 146235 
total_req = 154311 

Dual Bus Interface Util: 
issued_total_row = 94152 
issued_total_col = 154311 
Row_Bus_Util =  0.179729 
CoL_Bus_Util = 0.294568 
Either_Row_CoL_Bus_Util = 0.387477 
Issued_on_Two_Bus_Simul_Util = 0.086820 
issued_two_Eff = 0.224064 
queue_avg = 13.872079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.8721
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=523856 n_nop=320826 n_act=46931 n_pre=46915 n_ref_event=0 n_req=146184 n_rd=143496 n_rd_L2_A=0 n_write=0 n_wr_bk=10752 bw_util=0.2944
n_activity=403492 dram_eff=0.3823
bk0: 9000a 410242i bk1: 8990a 408642i bk2: 8994a 410988i bk3: 8998a 408344i bk4: 9005a 409770i bk5: 9007a 409629i bk6: 8992a 408707i bk7: 9000a 409951i bk8: 8988a 410751i bk9: 8984a 410864i bk10: 9066a 408540i bk11: 9034a 409145i bk12: 8862a 412187i bk13: 8852a 411546i bk14: 8856a 409993i bk15: 8868a 412267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.678959
Row_Buffer_Locality_read = 0.689253
Row_Buffer_Locality_write = 0.129464
Bank_Level_Parallism = 5.262928
Bank_Level_Parallism_Col = 3.157233
Bank_Level_Parallism_Ready = 1.557771
write_to_read_ratio_blp_rw_average = 0.087756
GrpLevelPara = 2.123804 

BW Util details:
bwutil = 0.294447 
total_CMD = 523856 
util_bw = 154248 
Wasted_Col = 172807 
Wasted_Row = 46561 
Idle = 150240 

BW Util Bottlenecks: 
RCDc_limit = 264227 
RCDWRc_limit = 9479 
WTRc_limit = 16776 
RTWc_limit = 64822 
CCDLc_limit = 85837 
rwq = 0 
CCDLc_limit_alone = 79242 
WTRc_limit_alone = 15240 
RTWc_limit_alone = 59763 

Commands details: 
total_CMD = 523856 
n_nop = 320826 
Read = 143496 
Write = 0 
L2_Alloc = 0 
L2_WB = 10752 
n_act = 46931 
n_pre = 46915 
n_ref = 0 
n_req = 146184 
total_req = 154248 

Dual Bus Interface Util: 
issued_total_row = 93846 
issued_total_col = 154248 
Row_Bus_Util =  0.179145 
CoL_Bus_Util = 0.294447 
Either_Row_CoL_Bus_Util = 0.387568 
Issued_on_Two_Bus_Simul_Util = 0.086024 
issued_two_Eff = 0.221957 
queue_avg = 13.526958 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.527
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=523856 n_nop=320892 n_act=47019 n_pre=47003 n_ref_event=0 n_req=146192 n_rd=143502 n_rd_L2_A=0 n_write=0 n_wr_bk=10760 bw_util=0.2945
n_activity=403224 dram_eff=0.3826
bk0: 9001a 408726i bk1: 9000a 408290i bk2: 8999a 410227i bk3: 8979a 408553i bk4: 8990a 409752i bk5: 8990a 409824i bk6: 8992a 411801i bk7: 8993a 409392i bk8: 8988a 410703i bk9: 9012a 411174i bk10: 9067a 409793i bk11: 9025a 410121i bk12: 8858a 410877i bk13: 8877a 412247i bk14: 8871a 411200i bk15: 8860a 411837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.678375
Row_Buffer_Locality_read = 0.688694
Row_Buffer_Locality_write = 0.127881
Bank_Level_Parallism = 5.240057
Bank_Level_Parallism_Col = 3.150874
Bank_Level_Parallism_Ready = 1.560916
write_to_read_ratio_blp_rw_average = 0.088604
GrpLevelPara = 2.119531 

BW Util details:
bwutil = 0.294474 
total_CMD = 523856 
util_bw = 154262 
Wasted_Col = 174493 
Wasted_Row = 45930 
Idle = 149171 

BW Util Bottlenecks: 
RCDc_limit = 266239 
RCDWRc_limit = 9480 
WTRc_limit = 16752 
RTWc_limit = 64244 
CCDLc_limit = 87265 
rwq = 0 
CCDLc_limit_alone = 80560 
WTRc_limit_alone = 15270 
RTWc_limit_alone = 59021 

Commands details: 
total_CMD = 523856 
n_nop = 320892 
Read = 143502 
Write = 0 
L2_Alloc = 0 
L2_WB = 10760 
n_act = 47019 
n_pre = 47003 
n_ref = 0 
n_req = 146192 
total_req = 154262 

Dual Bus Interface Util: 
issued_total_row = 94022 
issued_total_col = 154262 
Row_Bus_Util =  0.179481 
CoL_Bus_Util = 0.294474 
Either_Row_CoL_Bus_Util = 0.387442 
Issued_on_Two_Bus_Simul_Util = 0.086512 
issued_two_Eff = 0.223291 
queue_avg = 13.433088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.4331

========= L2 cache stats =========
L2_cache_bank[0]: Access = 122172, Miss = 77538, Miss_rate = 0.635, Pending_hits = 798, Reservation_fails = 7213
L2_cache_bank[1]: Access = 120012, Miss = 77498, Miss_rate = 0.646, Pending_hits = 727, Reservation_fails = 7386
L2_cache_bank[2]: Access = 122263, Miss = 77545, Miss_rate = 0.634, Pending_hits = 815, Reservation_fails = 8898
L2_cache_bank[3]: Access = 119921, Miss = 77487, Miss_rate = 0.646, Pending_hits = 806, Reservation_fails = 6543
L2_cache_bank[4]: Access = 122283, Miss = 77568, Miss_rate = 0.634, Pending_hits = 805, Reservation_fails = 6621
L2_cache_bank[5]: Access = 119899, Miss = 77543, Miss_rate = 0.647, Pending_hits = 740, Reservation_fails = 3882
L2_cache_bank[6]: Access = 122121, Miss = 77565, Miss_rate = 0.635, Pending_hits = 836, Reservation_fails = 7168
L2_cache_bank[7]: Access = 119806, Miss = 77527, Miss_rate = 0.647, Pending_hits = 673, Reservation_fails = 4092
L2_cache_bank[8]: Access = 122222, Miss = 77588, Miss_rate = 0.635, Pending_hits = 753, Reservation_fails = 5855
L2_cache_bank[9]: Access = 119889, Miss = 77533, Miss_rate = 0.647, Pending_hits = 665, Reservation_fails = 4666
L2_cache_bank[10]: Access = 122199, Miss = 77566, Miss_rate = 0.635, Pending_hits = 789, Reservation_fails = 8480
L2_cache_bank[11]: Access = 120062, Miss = 77548, Miss_rate = 0.646, Pending_hits = 726, Reservation_fails = 5159
L2_cache_bank[12]: Access = 122113, Miss = 77558, Miss_rate = 0.635, Pending_hits = 781, Reservation_fails = 5675
L2_cache_bank[13]: Access = 119885, Miss = 77534, Miss_rate = 0.647, Pending_hits = 783, Reservation_fails = 7687
L2_cache_bank[14]: Access = 122367, Miss = 77572, Miss_rate = 0.634, Pending_hits = 790, Reservation_fails = 8826
L2_cache_bank[15]: Access = 119968, Miss = 77533, Miss_rate = 0.646, Pending_hits = 669, Reservation_fails = 6042
L2_cache_bank[16]: Access = 122126, Miss = 77569, Miss_rate = 0.635, Pending_hits = 738, Reservation_fails = 4538
L2_cache_bank[17]: Access = 119897, Miss = 77548, Miss_rate = 0.647, Pending_hits = 711, Reservation_fails = 6666
L2_cache_bank[18]: Access = 122265, Miss = 77548, Miss_rate = 0.634, Pending_hits = 780, Reservation_fails = 6880
L2_cache_bank[19]: Access = 119804, Miss = 77533, Miss_rate = 0.647, Pending_hits = 676, Reservation_fails = 4546
L2_cache_bank[20]: Access = 122077, Miss = 77517, Miss_rate = 0.635, Pending_hits = 695, Reservation_fails = 7000
L2_cache_bank[21]: Access = 119802, Miss = 77532, Miss_rate = 0.647, Pending_hits = 764, Reservation_fails = 6217
L2_cache_bank[22]: Access = 122187, Miss = 77541, Miss_rate = 0.635, Pending_hits = 761, Reservation_fails = 6790
L2_cache_bank[23]: Access = 119781, Miss = 77511, Miss_rate = 0.647, Pending_hits = 668, Reservation_fails = 4160
L2_cache_bank[24]: Access = 122108, Miss = 77547, Miss_rate = 0.635, Pending_hits = 709, Reservation_fails = 6646
L2_cache_bank[25]: Access = 119884, Miss = 77530, Miss_rate = 0.647, Pending_hits = 704, Reservation_fails = 6328
L2_cache_bank[26]: Access = 122212, Miss = 77574, Miss_rate = 0.635, Pending_hits = 742, Reservation_fails = 3651
L2_cache_bank[27]: Access = 119822, Miss = 77540, Miss_rate = 0.647, Pending_hits = 628, Reservation_fails = 5582
L2_cache_bank[28]: Access = 122212, Miss = 77570, Miss_rate = 0.635, Pending_hits = 701, Reservation_fails = 6523
L2_cache_bank[29]: Access = 119881, Miss = 77528, Miss_rate = 0.647, Pending_hits = 667, Reservation_fails = 3697
L2_cache_bank[30]: Access = 122439, Miss = 77566, Miss_rate = 0.634, Pending_hits = 754, Reservation_fails = 5867
L2_cache_bank[31]: Access = 119843, Miss = 77566, Miss_rate = 0.647, Pending_hits = 765, Reservation_fails = 8227
L2_cache_bank[32]: Access = 122293, Miss = 77579, Miss_rate = 0.634, Pending_hits = 817, Reservation_fails = 8526
L2_cache_bank[33]: Access = 120965, Miss = 77543, Miss_rate = 0.641, Pending_hits = 676, Reservation_fails = 6241
L2_cache_bank[34]: Access = 122199, Miss = 77564, Miss_rate = 0.635, Pending_hits = 756, Reservation_fails = 8283
L2_cache_bank[35]: Access = 121025, Miss = 77522, Miss_rate = 0.641, Pending_hits = 791, Reservation_fails = 6399
L2_cache_bank[36]: Access = 122128, Miss = 77568, Miss_rate = 0.635, Pending_hits = 804, Reservation_fails = 6475
L2_cache_bank[37]: Access = 121275, Miss = 77536, Miss_rate = 0.639, Pending_hits = 727, Reservation_fails = 4259
L2_cache_bank[38]: Access = 122276, Miss = 77562, Miss_rate = 0.634, Pending_hits = 755, Reservation_fails = 5204
L2_cache_bank[39]: Access = 121031, Miss = 77529, Miss_rate = 0.641, Pending_hits = 767, Reservation_fails = 5541
L2_cache_bank[40]: Access = 122099, Miss = 77535, Miss_rate = 0.635, Pending_hits = 740, Reservation_fails = 6625
L2_cache_bank[41]: Access = 121009, Miss = 77509, Miss_rate = 0.641, Pending_hits = 642, Reservation_fails = 3409
L2_cache_bank[42]: Access = 122337, Miss = 77548, Miss_rate = 0.634, Pending_hits = 741, Reservation_fails = 6990
L2_cache_bank[43]: Access = 121015, Miss = 77515, Miss_rate = 0.641, Pending_hits = 669, Reservation_fails = 6941
L2_cache_bank[44]: Access = 122112, Miss = 77554, Miss_rate = 0.635, Pending_hits = 749, Reservation_fails = 7154
L2_cache_bank[45]: Access = 121000, Miss = 77494, Miss_rate = 0.640, Pending_hits = 738, Reservation_fails = 6223
L2_cache_bank[46]: Access = 122140, Miss = 77584, Miss_rate = 0.635, Pending_hits = 673, Reservation_fails = 6524
L2_cache_bank[47]: Access = 121110, Miss = 77527, Miss_rate = 0.640, Pending_hits = 727, Reservation_fails = 7966
L2_cache_bank[48]: Access = 122369, Miss = 77573, Miss_rate = 0.634, Pending_hits = 806, Reservation_fails = 7429
L2_cache_bank[49]: Access = 122285, Miss = 77571, Miss_rate = 0.634, Pending_hits = 838, Reservation_fails = 6661
L2_cache_bank[50]: Access = 122137, Miss = 77577, Miss_rate = 0.635, Pending_hits = 697, Reservation_fails = 4004
L2_cache_bank[51]: Access = 122113, Miss = 77554, Miss_rate = 0.635, Pending_hits = 701, Reservation_fails = 6662
L2_cache_bank[52]: Access = 122364, Miss = 77575, Miss_rate = 0.634, Pending_hits = 737, Reservation_fails = 7251
L2_cache_bank[53]: Access = 122366, Miss = 77569, Miss_rate = 0.634, Pending_hits = 775, Reservation_fails = 7904
L2_cache_bank[54]: Access = 122259, Miss = 77547, Miss_rate = 0.634, Pending_hits = 726, Reservation_fails = 7196
L2_cache_bank[55]: Access = 122170, Miss = 77538, Miss_rate = 0.635, Pending_hits = 708, Reservation_fails = 5186
L2_cache_bank[56]: Access = 122187, Miss = 77549, Miss_rate = 0.635, Pending_hits = 729, Reservation_fails = 6930
L2_cache_bank[57]: Access = 121291, Miss = 77560, Miss_rate = 0.639, Pending_hits = 741, Reservation_fails = 7951
L2_cache_bank[58]: Access = 122358, Miss = 77564, Miss_rate = 0.634, Pending_hits = 807, Reservation_fails = 6261
L2_cache_bank[59]: Access = 120950, Miss = 77539, Miss_rate = 0.641, Pending_hits = 692, Reservation_fails = 4754
L2_cache_bank[60]: Access = 122238, Miss = 77523, Miss_rate = 0.634, Pending_hits = 648, Reservation_fails = 5019
L2_cache_bank[61]: Access = 119809, Miss = 77533, Miss_rate = 0.647, Pending_hits = 696, Reservation_fails = 4849
L2_cache_bank[62]: Access = 122123, Miss = 77566, Miss_rate = 0.635, Pending_hits = 792, Reservation_fails = 6357
L2_cache_bank[63]: Access = 119932, Miss = 77496, Miss_rate = 0.646, Pending_hits = 731, Reservation_fails = 6249
L2_total_cache_accesses = 7768487
L2_total_cache_misses = 4962926
L2_total_cache_miss_rate = 0.6389
L2_total_cache_pending_hits = 47215
L2_total_cache_reservation_fails = 400934
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2758346
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 47215
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1176665
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 400934
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3416341
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 92480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 277440
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7398567
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 369920
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 31
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 400898
L2_cache_data_port_util = 0.062
L2_cache_fill_port_util = 0.103
average_pipeline_duty_cycle=37415.718750
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=329632
	Total FP Deocded Instructions=58368
	Total INT Deocded Instructions=254896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181256192
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13710848
	Total MEM Acesses=1278464
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=39952
	Total REG Reads=35927552
	Total REG Writes=23058720
	Total NON REG=3435520
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=329632
	Total FP Deocded Instructions=58368
	Total INT Deocded Instructions=254896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181256192
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13710848
	Total MEM Acesses=1278464
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=39952
	Total REG Reads=35927552
	Total REG Writes=23046784
	Total NON REG=3435520
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=329632
	Total FP Deocded Instructions=58368
	Total INT Deocded Instructions=254896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181256192
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13710848
	Total MEM Acesses=1278464
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=39952
	Total REG Reads=35927552
	Total REG Writes=23042592
	Total NON REG=3435520
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=246904
	Total FP Deocded Instructions=43840
	Total INT Deocded Instructions=190784
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=135987200
	Total FP Acesses=762624
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=786432
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=48758784
	Total SP Acesses=10293760
	Total MEM Acesses=972544
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=30392
	Total REG Reads=26970624
	Total REG Writes=18078400
	Total NON REG=2590208
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=246904
	Total FP Deocded Instructions=43840
	Total INT Deocded Instructions=190784
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=135987200
	Total FP Acesses=762624
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=786432
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=48758784
	Total SP Acesses=10293760
	Total MEM Acesses=972544
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=30392
	Total REG Reads=26970624
	Total REG Writes=18098848
	Total NON REG=2590208
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=246904
	Total FP Deocded Instructions=43840
	Total INT Deocded Instructions=190784
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=135987200
	Total FP Acesses=762624
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=786432
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=48758784
	Total SP Acesses=10293760
	Total MEM Acesses=972544
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=30392
	Total REG Reads=26970624
	Total REG Writes=18097024
	Total NON REG=2590208
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=329632
	Total FP Deocded Instructions=58368
	Total INT Deocded Instructions=254896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181256192
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13710848
	Total MEM Acesses=1278464
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=39952
	Total REG Reads=35927552
	Total REG Writes=23063296
	Total NON REG=3435520
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=329632
	Total FP Deocded Instructions=58368
	Total INT Deocded Instructions=254896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181256192
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13710848
	Total MEM Acesses=1278464
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=39952
	Total REG Reads=35927552
	Total REG Writes=23063168
	Total NON REG=3435520
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=246904
	Total FP Deocded Instructions=43840
	Total INT Deocded Instructions=190784
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=135987200
	Total FP Acesses=762624
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=786432
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=48758784
	Total SP Acesses=10293760
	Total MEM Acesses=972544
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=30392
	Total REG Reads=26970624
	Total REG Writes=18079136
	Total NON REG=2590208
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=246904
	Total FP Deocded Instructions=43840
	Total INT Deocded Instructions=190784
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=135987200
	Total FP Acesses=762624
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=786432
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=48758784
	Total SP Acesses=10293760
	Total MEM Acesses=972544
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=30392
	Total REG Reads=26970624
	Total REG Writes=18083008
	Total NON REG=2590208
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=329632
	Total FP Deocded Instructions=58368
	Total INT Deocded Instructions=254896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181256192
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13710848
	Total MEM Acesses=1278464
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=39952
	Total REG Reads=35927552
	Total REG Writes=23048224
	Total NON REG=3435520
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=330272
	Total FP Deocded Instructions=58240
	Total INT Deocded Instructions=255672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181166080
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13689600
	Total MEM Acesses=1251072
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=39096
	Total REG Reads=35877632
	Total REG Writes=21555904
	Total NON REG=3408384
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=329632
	Total FP Deocded Instructions=58368
	Total INT Deocded Instructions=254896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181256192
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13710848
	Total MEM Acesses=1278464
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=39952
	Total REG Reads=35927552
	Total REG Writes=23051744
	Total NON REG=3435520
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=246904
	Total FP Deocded Instructions=43840
	Total INT Deocded Instructions=190784
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=135987200
	Total FP Acesses=762624
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=786432
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=48758784
	Total SP Acesses=10293760
	Total MEM Acesses=972544
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=30392
	Total REG Reads=26970624
	Total REG Writes=18090784
	Total NON REG=2590208
core 14:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=329632
	Total FP Deocded Instructions=58368
	Total INT Deocded Instructions=254896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181256192
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13710848
	Total MEM Acesses=1278464
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=39952
	Total REG Reads=35927552
	Total REG Writes=23071200
	Total NON REG=3435520
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=246904
	Total FP Deocded Instructions=43840
	Total INT Deocded Instructions=190784
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=135987200
	Total FP Acesses=762624
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=786432
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=48758784
	Total SP Acesses=10293760
	Total MEM Acesses=972544
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=30392
	Total REG Reads=26970624
	Total REG Writes=18084160
	Total NON REG=2590208
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=330272
	Total FP Deocded Instructions=58240
	Total INT Deocded Instructions=255672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181166080
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13689600
	Total MEM Acesses=1251072
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=39096
	Total REG Reads=35877632
	Total REG Writes=21595168
	Total NON REG=3408384
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=329632
	Total FP Deocded Instructions=58368
	Total INT Deocded Instructions=254896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181256192
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13710848
	Total MEM Acesses=1278464
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=39952
	Total REG Reads=35927552
	Total REG Writes=23051776
	Total NON REG=3435520
core 18:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=329632
	Total FP Deocded Instructions=58368
	Total INT Deocded Instructions=254896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181256192
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13710848
	Total MEM Acesses=1278464
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=39952
	Total REG Reads=35927552
	Total REG Writes=23048544
	Total NON REG=3435520
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=329632
	Total FP Deocded Instructions=58368
	Total INT Deocded Instructions=254896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181256192
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13710848
	Total MEM Acesses=1278464
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=39952
	Total REG Reads=35927552
	Total REG Writes=23050880
	Total NON REG=3435520
core 20:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=329632
	Total FP Deocded Instructions=58368
	Total INT Deocded Instructions=254896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181256192
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13710848
	Total MEM Acesses=1278464
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=39952
	Total REG Reads=35927552
	Total REG Writes=23047104
	Total NON REG=3435520
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=329632
	Total FP Deocded Instructions=58368
	Total INT Deocded Instructions=254896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181256192
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13710848
	Total MEM Acesses=1278464
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=39952
	Total REG Reads=35927552
	Total REG Writes=23077312
	Total NON REG=3435520
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=246904
	Total FP Deocded Instructions=43840
	Total INT Deocded Instructions=190784
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=135987200
	Total FP Acesses=762624
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=786432
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=48758784
	Total SP Acesses=10293760
	Total MEM Acesses=972544
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=30392
	Total REG Reads=26970624
	Total REG Writes=18102272
	Total NON REG=2590208
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=246904
	Total FP Deocded Instructions=43840
	Total INT Deocded Instructions=190784
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=135987200
	Total FP Acesses=762624
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=786432
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=48758784
	Total SP Acesses=10293760
	Total MEM Acesses=972544
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=30392
	Total REG Reads=26970624
	Total REG Writes=18086688
	Total NON REG=2590208
core 24:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=330272
	Total FP Deocded Instructions=58240
	Total INT Deocded Instructions=255672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181166080
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13689600
	Total MEM Acesses=1251072
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=39096
	Total REG Reads=35877632
	Total REG Writes=21558464
	Total NON REG=3408384
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=329632
	Total FP Deocded Instructions=58368
	Total INT Deocded Instructions=254896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181256192
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13710848
	Total MEM Acesses=1278464
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=39952
	Total REG Reads=35927552
	Total REG Writes=23051072
	Total NON REG=3435520
core 26:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=330272
	Total FP Deocded Instructions=58240
	Total INT Deocded Instructions=255672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181166080
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13689600
	Total MEM Acesses=1251072
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=39096
	Total REG Reads=35877632
	Total REG Writes=21554432
	Total NON REG=3408384
core 27:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=329632
	Total FP Deocded Instructions=58368
	Total INT Deocded Instructions=254896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181256192
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13710848
	Total MEM Acesses=1278464
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=39952
	Total REG Reads=35927552
	Total REG Writes=23049440
	Total NON REG=3435520
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=246904
	Total FP Deocded Instructions=43840
	Total INT Deocded Instructions=190784
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=135987200
	Total FP Acesses=762624
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=786432
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=48758784
	Total SP Acesses=10293760
	Total MEM Acesses=972544
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=30392
	Total REG Reads=26970624
	Total REG Writes=18083936
	Total NON REG=2590208
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=330128
	Total FP Deocded Instructions=58368
	Total INT Deocded Instructions=255392
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181227520
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=112128
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13710848
	Total MEM Acesses=1262592
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=39456
	Total REG Reads=35911680
	Total REG Writes=22070240
	Total NON REG=3419648
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=330272
	Total FP Deocded Instructions=58240
	Total INT Deocded Instructions=255672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181166080
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13689600
	Total MEM Acesses=1251072
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=39096
	Total REG Reads=35877632
	Total REG Writes=21567072
	Total NON REG=3408384
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=330272
	Total FP Deocded Instructions=58240
	Total INT Deocded Instructions=255672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181166080
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13689600
	Total MEM Acesses=1251072
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=39096
	Total REG Reads=35877632
	Total REG Writes=21569056
	Total NON REG=3408384
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=330272
	Total FP Deocded Instructions=58240
	Total INT Deocded Instructions=255672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181166080
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13689600
	Total MEM Acesses=1251072
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=39096
	Total REG Reads=35877632
	Total REG Writes=21593504
	Total NON REG=3408384
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=246904
	Total FP Deocded Instructions=43840
	Total INT Deocded Instructions=190784
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=135987200
	Total FP Acesses=762624
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=786432
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=48758784
	Total SP Acesses=10293760
	Total MEM Acesses=972544
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=30392
	Total REG Reads=26970624
	Total REG Writes=18100576
	Total NON REG=2590208
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=246904
	Total FP Deocded Instructions=43840
	Total INT Deocded Instructions=190784
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=135987200
	Total FP Acesses=762624
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=786432
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=48758784
	Total SP Acesses=10293760
	Total MEM Acesses=972544
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=30392
	Total REG Reads=26970624
	Total REG Writes=18090528
	Total NON REG=2590208
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=330272
	Total FP Deocded Instructions=58240
	Total INT Deocded Instructions=255672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181166080
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13689600
	Total MEM Acesses=1251072
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=39096
	Total REG Reads=35877632
	Total REG Writes=21584000
	Total NON REG=3408384
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=246904
	Total FP Deocded Instructions=43840
	Total INT Deocded Instructions=190784
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=135987200
	Total FP Acesses=762624
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=786432
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=48758784
	Total SP Acesses=10293760
	Total MEM Acesses=972544
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=30392
	Total REG Reads=26970624
	Total REG Writes=18058272
	Total NON REG=2590208
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=329632
	Total FP Deocded Instructions=58368
	Total INT Deocded Instructions=254896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181256192
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13710848
	Total MEM Acesses=1278464
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=39952
	Total REG Reads=35927552
	Total REG Writes=23044608
	Total NON REG=3435520
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=329632
	Total FP Deocded Instructions=58368
	Total INT Deocded Instructions=254896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181256192
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13710848
	Total MEM Acesses=1278464
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=39952
	Total REG Reads=35927552
	Total REG Writes=23067872
	Total NON REG=3435520
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=246904
	Total FP Deocded Instructions=43840
	Total INT Deocded Instructions=190784
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=135987200
	Total FP Acesses=762624
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=786432
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=48758784
	Total SP Acesses=10293760
	Total MEM Acesses=972544
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=30392
	Total REG Reads=26970624
	Total REG Writes=18082912
	Total NON REG=2590208
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=329632
	Total FP Deocded Instructions=58368
	Total INT Deocded Instructions=254896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181256192
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13710848
	Total MEM Acesses=1278464
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=39952
	Total REG Reads=35927552
	Total REG Writes=23045184
	Total NON REG=3435520
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=246904
	Total FP Deocded Instructions=43840
	Total INT Deocded Instructions=190784
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=135987200
	Total FP Acesses=762624
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=786432
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=48758784
	Total SP Acesses=10293760
	Total MEM Acesses=972544
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=30392
	Total REG Reads=26970624
	Total REG Writes=18094560
	Total NON REG=2590208
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=330272
	Total FP Deocded Instructions=58240
	Total INT Deocded Instructions=255672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181166080
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13689600
	Total MEM Acesses=1251072
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=39096
	Total REG Reads=35877632
	Total REG Writes=21575616
	Total NON REG=3408384
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=330272
	Total FP Deocded Instructions=58240
	Total INT Deocded Instructions=255672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181166080
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13689600
	Total MEM Acesses=1251072
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=39096
	Total REG Reads=35877632
	Total REG Writes=21566720
	Total NON REG=3408384
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=246904
	Total FP Deocded Instructions=43840
	Total INT Deocded Instructions=190784
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=135987200
	Total FP Acesses=762624
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=786432
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=48758784
	Total SP Acesses=10293760
	Total MEM Acesses=972544
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=30392
	Total REG Reads=26970624
	Total REG Writes=18078528
	Total NON REG=2590208
core 45:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=246904
	Total FP Deocded Instructions=43840
	Total INT Deocded Instructions=190784
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=135987200
	Total FP Acesses=762624
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=786432
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=48758784
	Total SP Acesses=10293760
	Total MEM Acesses=972544
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=30392
	Total REG Reads=26970624
	Total REG Writes=18087776
	Total NON REG=2590208
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=329632
	Total FP Deocded Instructions=58368
	Total INT Deocded Instructions=254896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181256192
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13710848
	Total MEM Acesses=1278464
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=39952
	Total REG Reads=35927552
	Total REG Writes=23061152
	Total NON REG=3435520
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=246904
	Total FP Deocded Instructions=43840
	Total INT Deocded Instructions=190784
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=135987200
	Total FP Acesses=762624
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=786432
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=48758784
	Total SP Acesses=10293760
	Total MEM Acesses=972544
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=30392
	Total REG Reads=26970624
	Total REG Writes=18094080
	Total NON REG=2590208
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=246904
	Total FP Deocded Instructions=43840
	Total INT Deocded Instructions=190784
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=135987200
	Total FP Acesses=762624
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=786432
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=48758784
	Total SP Acesses=10293760
	Total MEM Acesses=972544
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=30392
	Total REG Reads=26970624
	Total REG Writes=18076928
	Total NON REG=2590208
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=246904
	Total FP Deocded Instructions=43840
	Total INT Deocded Instructions=190784
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=135987200
	Total FP Acesses=762624
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=786432
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=48758784
	Total SP Acesses=10293760
	Total MEM Acesses=972544
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=30392
	Total REG Reads=26970624
	Total REG Writes=18095520
	Total NON REG=2590208
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=246904
	Total FP Deocded Instructions=43840
	Total INT Deocded Instructions=190784
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=135987200
	Total FP Acesses=762624
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=786432
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=48758784
	Total SP Acesses=10293760
	Total MEM Acesses=972544
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=30392
	Total REG Reads=26970624
	Total REG Writes=18083680
	Total NON REG=2590208
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=246904
	Total FP Deocded Instructions=43840
	Total INT Deocded Instructions=190784
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=135987200
	Total FP Acesses=762624
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=786432
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=48758784
	Total SP Acesses=10293760
	Total MEM Acesses=972544
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=30392
	Total REG Reads=26970624
	Total REG Writes=18082400
	Total NON REG=2590208
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=330272
	Total FP Deocded Instructions=58240
	Total INT Deocded Instructions=255672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181166080
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13689600
	Total MEM Acesses=1251072
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=39096
	Total REG Reads=35877632
	Total REG Writes=21542080
	Total NON REG=3408384
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=329632
	Total FP Deocded Instructions=58368
	Total INT Deocded Instructions=254896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181256192
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13710848
	Total MEM Acesses=1278464
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=39952
	Total REG Reads=35927552
	Total REG Writes=23055168
	Total NON REG=3435520
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=246904
	Total FP Deocded Instructions=43840
	Total INT Deocded Instructions=190784
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=135987200
	Total FP Acesses=762624
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=786432
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=48758784
	Total SP Acesses=10293760
	Total MEM Acesses=972544
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=30392
	Total REG Reads=26970624
	Total REG Writes=18069344
	Total NON REG=2590208
core 55:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=246904
	Total FP Deocded Instructions=43840
	Total INT Deocded Instructions=190784
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=135987200
	Total FP Acesses=762624
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=786432
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=48758784
	Total SP Acesses=10293760
	Total MEM Acesses=972544
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=30392
	Total REG Reads=26970624
	Total REG Writes=18083456
	Total NON REG=2590208
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=246904
	Total FP Deocded Instructions=43840
	Total INT Deocded Instructions=190784
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=135987200
	Total FP Acesses=762624
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=786432
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=48758784
	Total SP Acesses=10293760
	Total MEM Acesses=972544
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=30392
	Total REG Reads=26970624
	Total REG Writes=18065888
	Total NON REG=2590208
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=330272
	Total FP Deocded Instructions=58240
	Total INT Deocded Instructions=255672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181166080
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13689600
	Total MEM Acesses=1251072
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=39096
	Total REG Reads=35877632
	Total REG Writes=21595072
	Total NON REG=3408384
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=246904
	Total FP Deocded Instructions=43840
	Total INT Deocded Instructions=190784
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=135987200
	Total FP Acesses=762624
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=786432
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=48758784
	Total SP Acesses=10293760
	Total MEM Acesses=972544
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=30392
	Total REG Reads=26970624
	Total REG Writes=18056288
	Total NON REG=2590208
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=246904
	Total FP Deocded Instructions=43840
	Total INT Deocded Instructions=190784
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=135987200
	Total FP Acesses=762624
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=786432
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=48758784
	Total SP Acesses=10293760
	Total MEM Acesses=972544
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=30392
	Total REG Reads=26970624
	Total REG Writes=18089248
	Total NON REG=2590208
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=329632
	Total FP Deocded Instructions=58368
	Total INT Deocded Instructions=254896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181256192
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13710848
	Total MEM Acesses=1278464
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=39952
	Total REG Reads=35927552
	Total REG Writes=23037184
	Total NON REG=3435520
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=329632
	Total FP Deocded Instructions=58368
	Total INT Deocded Instructions=254896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181256192
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13710848
	Total MEM Acesses=1278464
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=39952
	Total REG Reads=35927552
	Total REG Writes=23051168
	Total NON REG=3435520
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=329632
	Total FP Deocded Instructions=58368
	Total INT Deocded Instructions=254896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181256192
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13710848
	Total MEM Acesses=1278464
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=39952
	Total REG Reads=35927552
	Total REG Writes=23058400
	Total NON REG=3435520
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=329632
	Total FP Deocded Instructions=58368
	Total INT Deocded Instructions=254896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181256192
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13710848
	Total MEM Acesses=1278464
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=39952
	Total REG Reads=35927552
	Total REG Writes=23051296
	Total NON REG=3435520
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=246904
	Total FP Deocded Instructions=43840
	Total INT Deocded Instructions=190784
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=135987200
	Total FP Acesses=762624
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=786432
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=48758784
	Total SP Acesses=10293760
	Total MEM Acesses=972544
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=30392
	Total REG Reads=26970624
	Total REG Writes=18091712
	Total NON REG=2590208
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=330272
	Total FP Deocded Instructions=58240
	Total INT Deocded Instructions=255672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181166080
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13689600
	Total MEM Acesses=1251072
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=39096
	Total REG Reads=35877632
	Total REG Writes=21570944
	Total NON REG=3408384
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=330272
	Total FP Deocded Instructions=58240
	Total INT Deocded Instructions=255672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181166080
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13689600
	Total MEM Acesses=1251072
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=39096
	Total REG Reads=35877632
	Total REG Writes=21581728
	Total NON REG=3408384
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=329632
	Total FP Deocded Instructions=58368
	Total INT Deocded Instructions=254896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181256192
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13710848
	Total MEM Acesses=1278464
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=39952
	Total REG Reads=35927552
	Total REG Writes=23040096
	Total NON REG=3435520
core 68:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=329632
	Total FP Deocded Instructions=58368
	Total INT Deocded Instructions=254896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181256192
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13710848
	Total MEM Acesses=1278464
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=39952
	Total REG Reads=35927552
	Total REG Writes=23058912
	Total NON REG=3435520
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=330272
	Total FP Deocded Instructions=58240
	Total INT Deocded Instructions=255672
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181166080
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=111264
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13689600
	Total MEM Acesses=1251072
	Total SFU Commissions=0
	Total SP Commissions=1952
	Total MEM Commissions=39096
	Total REG Reads=35877632
	Total REG Writes=21562240
	Total NON REG=3408384
core 70:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=329632
	Total FP Deocded Instructions=58368
	Total INT Deocded Instructions=254896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181256192
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13710848
	Total MEM Acesses=1278464
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=39952
	Total REG Reads=35927552
	Total REG Writes=23043552
	Total NON REG=3435520
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=329632
	Total FP Deocded Instructions=58368
	Total INT Deocded Instructions=254896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181256192
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13710848
	Total MEM Acesses=1278464
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=39952
	Total REG Reads=35927552
	Total REG Writes=23071744
	Total NON REG=3435520
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=329632
	Total FP Deocded Instructions=58368
	Total INT Deocded Instructions=254896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181256192
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13710848
	Total MEM Acesses=1278464
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=39952
	Total REG Reads=35927552
	Total REG Writes=23047776
	Total NON REG=3435520
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=329632
	Total FP Deocded Instructions=58368
	Total INT Deocded Instructions=254896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181256192
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13710848
	Total MEM Acesses=1278464
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=39952
	Total REG Reads=35927552
	Total REG Writes=23035360
	Total NON REG=3435520
core 74:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=246904
	Total FP Deocded Instructions=43840
	Total INT Deocded Instructions=190784
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=135987200
	Total FP Acesses=762624
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=786432
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=48758784
	Total SP Acesses=10293760
	Total MEM Acesses=972544
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=30392
	Total REG Reads=26970624
	Total REG Writes=18097344
	Total NON REG=2590208
core 75:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=329632
	Total FP Deocded Instructions=58368
	Total INT Deocded Instructions=254896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181256192
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13710848
	Total MEM Acesses=1278464
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=39952
	Total REG Reads=35927552
	Total REG Writes=23029696
	Total NON REG=3435520
core 76:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=329664
	Total FP Deocded Instructions=58368
	Total INT Deocded Instructions=254928
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181250048
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=112608
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13710848
	Total MEM Acesses=1262592
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=39456
	Total REG Reads=35911680
	Total REG Writes=22116256
	Total NON REG=3419648
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=246904
	Total FP Deocded Instructions=43840
	Total INT Deocded Instructions=190784
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=135987200
	Total FP Acesses=762624
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=786432
	Total IDIV Acesses=0
	Total FPMUL Acesses=85728
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=48758784
	Total SP Acesses=10293760
	Total MEM Acesses=972544
	Total SFU Commissions=0
	Total SP Commissions=1504
	Total MEM Commissions=30392
	Total REG Reads=26970624
	Total REG Writes=18095904
	Total NON REG=2590208
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=329632
	Total FP Deocded Instructions=58368
	Total INT Deocded Instructions=254896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181256192
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13710848
	Total MEM Acesses=1278464
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=39952
	Total REG Reads=35927552
	Total REG Writes=23043616
	Total NON REG=3435520
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=329632
	Total FP Deocded Instructions=58368
	Total INT Deocded Instructions=254896
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=181256192
	Total FP Acesses=1016832
	Total IMUL Acesses=29440
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=1048576
	Total IDIV Acesses=0
	Total FPMUL Acesses=113088
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=65011712
	Total SP Acesses=13710848
	Total MEM Acesses=1278464
	Total SFU Commissions=0
	Total SP Commissions=1984
	Total MEM Commissions=39952
	Total REG Reads=35927552
	Total REG Writes=23063008
	Total NON REG=3435520


==========Power Metrics -- Memory==========
Total memory controller accesses: 4593006
Total memory controller reads: 4593006
Total memory controller writes: 0
!!!Total Shared memory access: 2429792
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 907929
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 4682361
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 75382
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 2716206
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 369920
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 44069
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 8306496
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 369920
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 2758346
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 47215
	Cache_stats[GLOBAL_ACC_R][MISS] = 1176665
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 400934
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 3416341
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 92480
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 277440
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 7398567
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 369920

icnt_total_pkts_mem_to_simt=7768487
icnt_total_pkts_simt_to_mem=7768487
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7768487
Req_Network_cycles = 697653
Req_Network_injected_packets_per_cycle =      11.1352 
Req_Network_conflicts_per_cycle =       6.9449
Req_Network_conflicts_per_cycle_util =       7.8309
Req_Bank_Level_Parallism =      12.5558
Req_Network_in_buffer_full_per_cycle =       0.1943
Req_Network_in_buffer_avg_util =      26.9059
Req_Network_out_buffer_full_per_cycle =       0.0206
Req_Network_out_buffer_avg_util =       5.2550

Reply_Network_injected_packets_num = 7768487
Reply_Network_cycles = 697653
Reply_Network_injected_packets_per_cycle =       11.1352
Reply_Network_conflicts_per_cycle =       27.5177
Reply_Network_conflicts_per_cycle_util =      30.8468
Reply_Bank_Level_Parallism =      12.4823
Reply_Network_in_buffer_full_per_cycle =       0.0005
Reply_Network_in_buffer_avg_util =      17.0330
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1392
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 9 min, 20 sec (4160 sec)
gpgpu_simulation_rate = 176090 (inst/sec)
gpgpu_simulation_rate = 167 (cycle/sec)
gpgpu_silicon_slowdown = 6778443x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
