ARM GAS  /tmp/ccgZPoJr.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"system_stm32f4xx.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SystemInit,"ax",%progbits
  18              		.align	1
  19              		.global	SystemInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	SystemInit:
  26              	.LFB130:
  27              		.file 1 "Src/system_stm32f4xx.c"
   1:Src/system_stm32f4xx.c **** /**
   2:Src/system_stm32f4xx.c ****   ******************************************************************************
   3:Src/system_stm32f4xx.c ****   * @file    system_stm32f4xx.c
   4:Src/system_stm32f4xx.c ****   * @author  MCD Application Team
   5:Src/system_stm32f4xx.c ****   * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File.
   6:Src/system_stm32f4xx.c ****   *
   7:Src/system_stm32f4xx.c ****   *   This file provides two functions and one global variable to be called from 
   8:Src/system_stm32f4xx.c ****   *   user application:
   9:Src/system_stm32f4xx.c ****   *      - SystemInit(): This function is called at startup just after reset and 
  10:Src/system_stm32f4xx.c ****   *                      before branch to main program. This call is made inside
  11:Src/system_stm32f4xx.c ****   *                      the "startup_stm32f4xx.s" file.
  12:Src/system_stm32f4xx.c ****   *
  13:Src/system_stm32f4xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:Src/system_stm32f4xx.c ****   *                                  by the user application to setup the SysTick 
  15:Src/system_stm32f4xx.c ****   *                                  timer or configure other parameters.
  16:Src/system_stm32f4xx.c ****   *                                     
  17:Src/system_stm32f4xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:Src/system_stm32f4xx.c ****   *                                 be called whenever the core clock is changed
  19:Src/system_stm32f4xx.c ****   *                                 during program execution.
  20:Src/system_stm32f4xx.c ****   *
  21:Src/system_stm32f4xx.c ****   *
  22:Src/system_stm32f4xx.c ****   ******************************************************************************
  23:Src/system_stm32f4xx.c ****   * @attention
  24:Src/system_stm32f4xx.c ****   *
  25:Src/system_stm32f4xx.c ****   * <h2><center>&copy; COPYRIGHT 2017 STMicroelectronics</center></h2>
  26:Src/system_stm32f4xx.c ****   *
  27:Src/system_stm32f4xx.c ****   * Redistribution and use in source and binary forms, with or without modification,
  28:Src/system_stm32f4xx.c ****   * are permitted provided that the following conditions are met:
  29:Src/system_stm32f4xx.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  30:Src/system_stm32f4xx.c ****   *      this list of conditions and the following disclaimer.
  31:Src/system_stm32f4xx.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
ARM GAS  /tmp/ccgZPoJr.s 			page 2


  32:Src/system_stm32f4xx.c ****   *      this list of conditions and the following disclaimer in the documentation
  33:Src/system_stm32f4xx.c ****   *      and/or other materials provided with the distribution.
  34:Src/system_stm32f4xx.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  35:Src/system_stm32f4xx.c ****   *      may be used to endorse or promote products derived from this software
  36:Src/system_stm32f4xx.c ****   *      without specific prior written permission.
  37:Src/system_stm32f4xx.c ****   *
  38:Src/system_stm32f4xx.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  39:Src/system_stm32f4xx.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  40:Src/system_stm32f4xx.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  41:Src/system_stm32f4xx.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  42:Src/system_stm32f4xx.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  43:Src/system_stm32f4xx.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  44:Src/system_stm32f4xx.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  45:Src/system_stm32f4xx.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  46:Src/system_stm32f4xx.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  47:Src/system_stm32f4xx.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  48:Src/system_stm32f4xx.c ****   *
  49:Src/system_stm32f4xx.c ****   ******************************************************************************
  50:Src/system_stm32f4xx.c ****   */
  51:Src/system_stm32f4xx.c **** 
  52:Src/system_stm32f4xx.c **** /** @addtogroup CMSIS
  53:Src/system_stm32f4xx.c ****   * @{
  54:Src/system_stm32f4xx.c ****   */
  55:Src/system_stm32f4xx.c **** 
  56:Src/system_stm32f4xx.c **** /** @addtogroup stm32f4xx_system
  57:Src/system_stm32f4xx.c ****   * @{
  58:Src/system_stm32f4xx.c ****   */  
  59:Src/system_stm32f4xx.c ****   
  60:Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Includes
  61:Src/system_stm32f4xx.c ****   * @{
  62:Src/system_stm32f4xx.c ****   */
  63:Src/system_stm32f4xx.c **** 
  64:Src/system_stm32f4xx.c **** 
  65:Src/system_stm32f4xx.c **** #include "stm32f4xx.h"
  66:Src/system_stm32f4xx.c **** 
  67:Src/system_stm32f4xx.c **** #if !defined  (HSE_VALUE) 
  68:Src/system_stm32f4xx.c ****   #define HSE_VALUE    ((uint32_t)25000000) /*!< Default value of the External oscillator in Hz */
  69:Src/system_stm32f4xx.c **** #endif /* HSE_VALUE */
  70:Src/system_stm32f4xx.c **** 
  71:Src/system_stm32f4xx.c **** #if !defined  (HSI_VALUE)
  72:Src/system_stm32f4xx.c ****   #define HSI_VALUE    ((uint32_t)16000000) /*!< Value of the Internal oscillator in Hz*/
  73:Src/system_stm32f4xx.c **** #endif /* HSI_VALUE */
  74:Src/system_stm32f4xx.c **** 
  75:Src/system_stm32f4xx.c **** /**
  76:Src/system_stm32f4xx.c ****   * @}
  77:Src/system_stm32f4xx.c ****   */
  78:Src/system_stm32f4xx.c **** 
  79:Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_TypesDefinitions
  80:Src/system_stm32f4xx.c ****   * @{
  81:Src/system_stm32f4xx.c ****   */
  82:Src/system_stm32f4xx.c **** 
  83:Src/system_stm32f4xx.c **** /**
  84:Src/system_stm32f4xx.c ****   * @}
  85:Src/system_stm32f4xx.c ****   */
  86:Src/system_stm32f4xx.c **** 
  87:Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Defines
  88:Src/system_stm32f4xx.c ****   * @{
ARM GAS  /tmp/ccgZPoJr.s 			page 3


  89:Src/system_stm32f4xx.c ****   */
  90:Src/system_stm32f4xx.c **** 
  91:Src/system_stm32f4xx.c **** /************************* Miscellaneous Configuration ************************/
  92:Src/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to use external SRAM or SDRAM as data memory  */
  93:Src/system_stm32f4xx.c **** #if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)\
  94:Src/system_stm32f4xx.c ****  || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
  95:Src/system_stm32f4xx.c ****  || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx)
  96:Src/system_stm32f4xx.c **** /* #define DATA_IN_ExtSRAM */
  97:Src/system_stm32f4xx.c **** #endif /* STM32F40xxx || STM32F41xxx || STM32F42xxx || STM32F43xxx || STM32F469xx || STM32F479xx ||
  98:Src/system_stm32f4xx.c ****           STM32F412Zx || STM32F412Vx */
  99:Src/system_stm32f4xx.c ****  
 100:Src/system_stm32f4xx.c **** #if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
 101:Src/system_stm32f4xx.c ****  || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
 102:Src/system_stm32f4xx.c **** /* #define DATA_IN_ExtSDRAM */
 103:Src/system_stm32f4xx.c **** #endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx ||
 104:Src/system_stm32f4xx.c ****           STM32F479xx */
 105:Src/system_stm32f4xx.c **** 
 106:Src/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
 107:Src/system_stm32f4xx.c ****      Internal SRAM. */
 108:Src/system_stm32f4xx.c **** /* #define VECT_TAB_SRAM */
 109:Src/system_stm32f4xx.c **** #define VECT_TAB_OFFSET  0x00 /*!< Vector Table base offset field. 
 110:Src/system_stm32f4xx.c ****                                    This value must be a multiple of 0x200. */
 111:Src/system_stm32f4xx.c **** /******************************************************************************/
 112:Src/system_stm32f4xx.c **** 
 113:Src/system_stm32f4xx.c **** /**
 114:Src/system_stm32f4xx.c ****   * @}
 115:Src/system_stm32f4xx.c ****   */
 116:Src/system_stm32f4xx.c **** 
 117:Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Macros
 118:Src/system_stm32f4xx.c ****   * @{
 119:Src/system_stm32f4xx.c ****   */
 120:Src/system_stm32f4xx.c **** 
 121:Src/system_stm32f4xx.c **** /**
 122:Src/system_stm32f4xx.c ****   * @}
 123:Src/system_stm32f4xx.c ****   */
 124:Src/system_stm32f4xx.c **** 
 125:Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Variables
 126:Src/system_stm32f4xx.c ****   * @{
 127:Src/system_stm32f4xx.c ****   */
 128:Src/system_stm32f4xx.c ****   /* This variable is updated in three ways:
 129:Src/system_stm32f4xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 130:Src/system_stm32f4xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 131:Src/system_stm32f4xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency 
 132:Src/system_stm32f4xx.c ****          Note: If you use this function to configure the system clock; then there
 133:Src/system_stm32f4xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 134:Src/system_stm32f4xx.c ****                variable is updated automatically.
 135:Src/system_stm32f4xx.c ****   */
 136:Src/system_stm32f4xx.c **** uint32_t SystemCoreClock = 16000000;
 137:Src/system_stm32f4xx.c **** const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 138:Src/system_stm32f4xx.c **** const uint8_t APBPrescTable[8]  = {0, 0, 0, 0, 1, 2, 3, 4};
 139:Src/system_stm32f4xx.c **** /**
 140:Src/system_stm32f4xx.c ****   * @}
 141:Src/system_stm32f4xx.c ****   */
 142:Src/system_stm32f4xx.c **** 
 143:Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_FunctionPrototypes
 144:Src/system_stm32f4xx.c ****   * @{
 145:Src/system_stm32f4xx.c ****   */
ARM GAS  /tmp/ccgZPoJr.s 			page 4


 146:Src/system_stm32f4xx.c **** 
 147:Src/system_stm32f4xx.c **** #if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
 148:Src/system_stm32f4xx.c ****   static void SystemInit_ExtMemCtl(void); 
 149:Src/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
 150:Src/system_stm32f4xx.c **** 
 151:Src/system_stm32f4xx.c **** /**
 152:Src/system_stm32f4xx.c ****   * @}
 153:Src/system_stm32f4xx.c ****   */
 154:Src/system_stm32f4xx.c **** 
 155:Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Functions
 156:Src/system_stm32f4xx.c ****   * @{
 157:Src/system_stm32f4xx.c ****   */
 158:Src/system_stm32f4xx.c **** 
 159:Src/system_stm32f4xx.c **** /**
 160:Src/system_stm32f4xx.c ****   * @brief  Setup the microcontroller system
 161:Src/system_stm32f4xx.c ****   *         Initialize the FPU setting, vector table location and External memory 
 162:Src/system_stm32f4xx.c ****   *         configuration.
 163:Src/system_stm32f4xx.c ****   * @param  None
 164:Src/system_stm32f4xx.c ****   * @retval None
 165:Src/system_stm32f4xx.c ****   */
 166:Src/system_stm32f4xx.c **** void SystemInit(void)
 167:Src/system_stm32f4xx.c **** {
  28              		.loc 1 167 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 168:Src/system_stm32f4xx.c ****   /* FPU settings ------------------------------------------------------------*/
 169:Src/system_stm32f4xx.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 170:Src/system_stm32f4xx.c ****     SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  33              		.loc 1 170 0
  34 0000 054B     		ldr	r3, .L2
  35 0002 D3F88820 		ldr	r2, [r3, #136]
  36 0006 42F47002 		orr	r2, r2, #15728640
  37 000a C3F88820 		str	r2, [r3, #136]
 171:Src/system_stm32f4xx.c ****   #endif
 172:Src/system_stm32f4xx.c **** 
 173:Src/system_stm32f4xx.c **** #if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
 174:Src/system_stm32f4xx.c ****   SystemInit_ExtMemCtl(); 
 175:Src/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
 176:Src/system_stm32f4xx.c **** 
 177:Src/system_stm32f4xx.c ****   /* Configure the Vector Table location add offset address ------------------*/
 178:Src/system_stm32f4xx.c **** #ifdef VECT_TAB_SRAM
 179:Src/system_stm32f4xx.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 180:Src/system_stm32f4xx.c **** #else
 181:Src/system_stm32f4xx.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
  38              		.loc 1 181 0
  39 000e 4FF00062 		mov	r2, #134217728
  40 0012 9A60     		str	r2, [r3, #8]
 182:Src/system_stm32f4xx.c **** #endif
 183:Src/system_stm32f4xx.c **** }
  41              		.loc 1 183 0
  42 0014 7047     		bx	lr
  43              	.L3:
  44 0016 00BF     		.align	2
  45              	.L2:
  46 0018 00ED00E0 		.word	-536810240
ARM GAS  /tmp/ccgZPoJr.s 			page 5


  47              		.cfi_endproc
  48              	.LFE130:
  50              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
  51              		.align	1
  52              		.global	SystemCoreClockUpdate
  53              		.syntax unified
  54              		.thumb
  55              		.thumb_func
  56              		.fpu fpv4-sp-d16
  58              	SystemCoreClockUpdate:
  59              	.LFB131:
 184:Src/system_stm32f4xx.c **** 
 185:Src/system_stm32f4xx.c **** /**
 186:Src/system_stm32f4xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 187:Src/system_stm32f4xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 188:Src/system_stm32f4xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 189:Src/system_stm32f4xx.c ****   *         other parameters.
 190:Src/system_stm32f4xx.c ****   *           
 191:Src/system_stm32f4xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 192:Src/system_stm32f4xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 193:Src/system_stm32f4xx.c ****   *         based on this variable will be incorrect.         
 194:Src/system_stm32f4xx.c ****   *     
 195:Src/system_stm32f4xx.c ****   * @note   - The system frequency computed by this function is not the real 
 196:Src/system_stm32f4xx.c ****   *           frequency in the chip. It is calculated based on the predefined 
 197:Src/system_stm32f4xx.c ****   *           constant and the selected clock source:
 198:Src/system_stm32f4xx.c ****   *             
 199:Src/system_stm32f4xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 200:Src/system_stm32f4xx.c ****   *                                              
 201:Src/system_stm32f4xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 202:Src/system_stm32f4xx.c ****   *                          
 203:Src/system_stm32f4xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 204:Src/system_stm32f4xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 205:Src/system_stm32f4xx.c ****   *         
 206:Src/system_stm32f4xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
 207:Src/system_stm32f4xx.c ****   *             16 MHz) but the real value may vary depending on the variations
 208:Src/system_stm32f4xx.c ****   *             in voltage and temperature.   
 209:Src/system_stm32f4xx.c ****   *    
 210:Src/system_stm32f4xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f4xx_hal_conf.h file (its value
 211:Src/system_stm32f4xx.c ****   *              depends on the application requirements), user has to ensure that HSE_VALUE
 212:Src/system_stm32f4xx.c ****   *              is same as the real frequency of the crystal used. Otherwise, this function
 213:Src/system_stm32f4xx.c ****   *              may have wrong result.
 214:Src/system_stm32f4xx.c ****   *                
 215:Src/system_stm32f4xx.c ****   *         - The result of this function could be not correct when using fractional
 216:Src/system_stm32f4xx.c ****   *           value for HSE crystal.
 217:Src/system_stm32f4xx.c ****   *     
 218:Src/system_stm32f4xx.c ****   * @param  None
 219:Src/system_stm32f4xx.c ****   * @retval None
 220:Src/system_stm32f4xx.c ****   */
 221:Src/system_stm32f4xx.c **** void SystemCoreClockUpdate(void)
 222:Src/system_stm32f4xx.c **** {
  60              		.loc 1 222 0
  61              		.cfi_startproc
  62              		@ args = 0, pretend = 0, frame = 0
  63              		@ frame_needed = 0, uses_anonymous_args = 0
  64              		@ link register save eliminated.
  65              	.LVL0:
 223:Src/system_stm32f4xx.c ****   uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
ARM GAS  /tmp/ccgZPoJr.s 			page 6


 224:Src/system_stm32f4xx.c ****   
 225:Src/system_stm32f4xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 226:Src/system_stm32f4xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
  66              		.loc 1 226 0
  67 0000 214B     		ldr	r3, .L14
  68 0002 9B68     		ldr	r3, [r3, #8]
  69              	.LVL1:
  70 0004 03F00C03 		and	r3, r3, #12
  71              	.LVL2:
 227:Src/system_stm32f4xx.c **** 
 228:Src/system_stm32f4xx.c ****   switch (tmp)
  72              		.loc 1 228 0
  73 0008 042B     		cmp	r3, #4
  74 000a 14D0     		beq	.L6
  75 000c 082B     		cmp	r3, #8
  76 000e 16D0     		beq	.L7
  77 0010 1BB1     		cbz	r3, .L13
 229:Src/system_stm32f4xx.c ****   {
 230:Src/system_stm32f4xx.c ****     case 0x00:  /* HSI used as system clock source */
 231:Src/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 232:Src/system_stm32f4xx.c ****       break;
 233:Src/system_stm32f4xx.c ****     case 0x04:  /* HSE used as system clock source */
 234:Src/system_stm32f4xx.c ****       SystemCoreClock = HSE_VALUE;
 235:Src/system_stm32f4xx.c ****       break;
 236:Src/system_stm32f4xx.c ****     case 0x08:  /* PLL used as system clock source */
 237:Src/system_stm32f4xx.c **** 
 238:Src/system_stm32f4xx.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
 239:Src/system_stm32f4xx.c ****          SYSCLK = PLL_VCO / PLL_P
 240:Src/system_stm32f4xx.c ****          */    
 241:Src/system_stm32f4xx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 242:Src/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 243:Src/system_stm32f4xx.c ****       
 244:Src/system_stm32f4xx.c ****       if (pllsource != 0)
 245:Src/system_stm32f4xx.c ****       {
 246:Src/system_stm32f4xx.c ****         /* HSE used as PLL clock source */
 247:Src/system_stm32f4xx.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 248:Src/system_stm32f4xx.c ****       }
 249:Src/system_stm32f4xx.c ****       else
 250:Src/system_stm32f4xx.c ****       {
 251:Src/system_stm32f4xx.c ****         /* HSI used as PLL clock source */
 252:Src/system_stm32f4xx.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 253:Src/system_stm32f4xx.c ****       }
 254:Src/system_stm32f4xx.c **** 
 255:Src/system_stm32f4xx.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 256:Src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 257:Src/system_stm32f4xx.c ****       break;
 258:Src/system_stm32f4xx.c ****     default:
 259:Src/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
  78              		.loc 1 259 0
  79 0012 1E4B     		ldr	r3, .L14+4
  80              	.LVL3:
  81 0014 1E4A     		ldr	r2, .L14+8
  82 0016 1A60     		str	r2, [r3]
 260:Src/system_stm32f4xx.c ****       break;
  83              		.loc 1 260 0
  84 0018 02E0     		b	.L9
  85              	.LVL4:
ARM GAS  /tmp/ccgZPoJr.s 			page 7


  86              	.L13:
 231:Src/system_stm32f4xx.c ****       break;
  87              		.loc 1 231 0
  88 001a 1C4B     		ldr	r3, .L14+4
  89              	.LVL5:
  90 001c 1C4A     		ldr	r2, .L14+8
  91 001e 1A60     		str	r2, [r3]
  92              	.LVL6:
  93              	.L9:
 261:Src/system_stm32f4xx.c ****   }
 262:Src/system_stm32f4xx.c ****   /* Compute HCLK frequency --------------------------------------------------*/
 263:Src/system_stm32f4xx.c ****   /* Get HCLK prescaler */
 264:Src/system_stm32f4xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
  94              		.loc 1 264 0
  95 0020 194B     		ldr	r3, .L14
  96 0022 9B68     		ldr	r3, [r3, #8]
  97              	.LVL7:
 265:Src/system_stm32f4xx.c ****   /* HCLK frequency */
 266:Src/system_stm32f4xx.c ****   SystemCoreClock >>= tmp;
  98              		.loc 1 266 0
  99 0024 194A     		ldr	r2, .L14+4
 264:Src/system_stm32f4xx.c ****   /* HCLK frequency */
 100              		.loc 1 264 0
 101 0026 C3F30313 		ubfx	r3, r3, #4, #4
 102              	.LVL8:
 103 002a 1A49     		ldr	r1, .L14+12
 104 002c C95C     		ldrb	r1, [r1, r3]	@ zero_extendqisi2
 105              		.loc 1 266 0
 106 002e 1368     		ldr	r3, [r2]
 107 0030 CB40     		lsrs	r3, r3, r1
 108 0032 1360     		str	r3, [r2]
 267:Src/system_stm32f4xx.c **** }
 109              		.loc 1 267 0
 110 0034 7047     		bx	lr
 111              	.LVL9:
 112              	.L6:
 234:Src/system_stm32f4xx.c ****       break;
 113              		.loc 1 234 0
 114 0036 154B     		ldr	r3, .L14+4
 115              	.LVL10:
 116 0038 174A     		ldr	r2, .L14+16
 117 003a 1A60     		str	r2, [r3]
 235:Src/system_stm32f4xx.c ****     case 0x08:  /* PLL used as system clock source */
 118              		.loc 1 235 0
 119 003c F0E7     		b	.L9
 120              	.LVL11:
 121              	.L7:
 241:Src/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 122              		.loc 1 241 0
 123 003e 124B     		ldr	r3, .L14
 124              	.LVL12:
 125 0040 5968     		ldr	r1, [r3, #4]
 126              	.LVL13:
 242:Src/system_stm32f4xx.c ****       
 127              		.loc 1 242 0
 128 0042 5A68     		ldr	r2, [r3, #4]
 129 0044 02F03F02 		and	r2, r2, #63
ARM GAS  /tmp/ccgZPoJr.s 			page 8


 130              	.LVL14:
 244:Src/system_stm32f4xx.c ****       {
 131              		.loc 1 244 0
 132 0048 11F4800F 		tst	r1, #4194304
 133 004c 12D0     		beq	.L10
 247:Src/system_stm32f4xx.c ****       }
 134              		.loc 1 247 0
 135 004e 5968     		ldr	r1, [r3, #4]
 136              	.LVL15:
 137 0050 C1F38811 		ubfx	r1, r1, #6, #9
 138 0054 104B     		ldr	r3, .L14+16
 139 0056 B3FBF2F3 		udiv	r3, r3, r2
 140 005a 03FB01F3 		mul	r3, r3, r1
 141              	.LVL16:
 142              	.L11:
 255:Src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 143              		.loc 1 255 0
 144 005e 0A4A     		ldr	r2, .L14
 145              	.LVL17:
 146 0060 5268     		ldr	r2, [r2, #4]
 147              	.LVL18:
 148 0062 C2F30142 		ubfx	r2, r2, #16, #2
 149              	.LVL19:
 150 0066 0132     		adds	r2, r2, #1
 151 0068 5200     		lsls	r2, r2, #1
 256:Src/system_stm32f4xx.c ****       break;
 152              		.loc 1 256 0
 153 006a B3FBF2F3 		udiv	r3, r3, r2
 154              	.LVL20:
 155 006e 074A     		ldr	r2, .L14+4
 156 0070 1360     		str	r3, [r2]
 257:Src/system_stm32f4xx.c ****     default:
 157              		.loc 1 257 0
 158 0072 D5E7     		b	.L9
 159              	.LVL21:
 160              	.L10:
 252:Src/system_stm32f4xx.c ****       }
 161              		.loc 1 252 0
 162 0074 044B     		ldr	r3, .L14
 163 0076 5968     		ldr	r1, [r3, #4]
 164              	.LVL22:
 165 0078 C1F38811 		ubfx	r1, r1, #6, #9
 166 007c 044B     		ldr	r3, .L14+8
 167 007e B3FBF2F3 		udiv	r3, r3, r2
 168 0082 03FB01F3 		mul	r3, r3, r1
 169              	.LVL23:
 170 0086 EAE7     		b	.L11
 171              	.L15:
 172              		.align	2
 173              	.L14:
 174 0088 00380240 		.word	1073887232
 175 008c 00000000 		.word	.LANCHOR0
 176 0090 0024F400 		.word	16000000
 177 0094 00000000 		.word	.LANCHOR1
 178 0098 00127A00 		.word	8000000
 179              		.cfi_endproc
 180              	.LFE131:
ARM GAS  /tmp/ccgZPoJr.s 			page 9


 182              		.global	APBPrescTable
 183              		.global	AHBPrescTable
 184              		.global	SystemCoreClock
 185              		.section	.data.SystemCoreClock,"aw",%progbits
 186              		.align	2
 187              		.set	.LANCHOR0,. + 0
 190              	SystemCoreClock:
 191 0000 0024F400 		.word	16000000
 192              		.section	.rodata.AHBPrescTable,"a",%progbits
 193              		.align	2
 194              		.set	.LANCHOR1,. + 0
 197              	AHBPrescTable:
 198 0000 00       		.byte	0
 199 0001 00       		.byte	0
 200 0002 00       		.byte	0
 201 0003 00       		.byte	0
 202 0004 00       		.byte	0
 203 0005 00       		.byte	0
 204 0006 00       		.byte	0
 205 0007 00       		.byte	0
 206 0008 01       		.byte	1
 207 0009 02       		.byte	2
 208 000a 03       		.byte	3
 209 000b 04       		.byte	4
 210 000c 06       		.byte	6
 211 000d 07       		.byte	7
 212 000e 08       		.byte	8
 213 000f 09       		.byte	9
 214              		.section	.rodata.APBPrescTable,"a",%progbits
 215              		.align	2
 218              	APBPrescTable:
 219 0000 00       		.byte	0
 220 0001 00       		.byte	0
 221 0002 00       		.byte	0
 222 0003 00       		.byte	0
 223 0004 01       		.byte	1
 224 0005 02       		.byte	2
 225 0006 03       		.byte	3
 226 0007 04       		.byte	4
 227              		.text
 228              	.Letext0:
 229              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 230              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 231              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 232              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 233              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 234              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  /tmp/ccgZPoJr.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f4xx.c
     /tmp/ccgZPoJr.s:18     .text.SystemInit:0000000000000000 $t
     /tmp/ccgZPoJr.s:25     .text.SystemInit:0000000000000000 SystemInit
     /tmp/ccgZPoJr.s:46     .text.SystemInit:0000000000000018 $d
     /tmp/ccgZPoJr.s:51     .text.SystemCoreClockUpdate:0000000000000000 $t
     /tmp/ccgZPoJr.s:58     .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
     /tmp/ccgZPoJr.s:174    .text.SystemCoreClockUpdate:0000000000000088 $d
     /tmp/ccgZPoJr.s:218    .rodata.APBPrescTable:0000000000000000 APBPrescTable
     /tmp/ccgZPoJr.s:197    .rodata.AHBPrescTable:0000000000000000 AHBPrescTable
     /tmp/ccgZPoJr.s:190    .data.SystemCoreClock:0000000000000000 SystemCoreClock
     /tmp/ccgZPoJr.s:186    .data.SystemCoreClock:0000000000000000 $d
     /tmp/ccgZPoJr.s:193    .rodata.AHBPrescTable:0000000000000000 $d
     /tmp/ccgZPoJr.s:215    .rodata.APBPrescTable:0000000000000000 $d

NO UNDEFINED SYMBOLS
