OpenROAD b7631451350809842e4fb0c635c3f3ed7f6b270f 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 54 270
[INFO GPL-0004] CoreAreaLxLy: 2052 2160
[INFO GPL-0005] CoreAreaUxUy: 105570 105570
[INFO GPL-0006] NumInstances: 30833
[INFO GPL-0007] NumPlaceInstances: 29297
[INFO GPL-0008] NumFixedInstances: 1536
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 29335
[INFO GPL-0011] NumPins: 95508
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 107579 107579
[INFO GPL-0014] CoreAreaLxLy: 2052 2160
[INFO GPL-0015] CoreAreaUxUy: 105570 105570
[INFO GPL-0016] CoreArea: 10704796380
[INFO GPL-0017] NonPlaceInstsArea: 44789760
[INFO GPL-0018] PlaceInstsArea: 5847760980
[INFO GPL-0019] Util(%): 54.86
[INFO GPL-0020] StdInstsArea: 5847760980
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00354151 HPWL: 85850940
[InitialPlace]  Iter: 2 CG residual: 0.00360175 HPWL: 33800259
[InitialPlace]  Iter: 3 CG residual: 0.00081484 HPWL: 33910492
[InitialPlace]  Iter: 4 CG residual: 0.00042788 HPWL: 33398526
[InitialPlace]  Iter: 5 CG residual: 0.00040438 HPWL: 33237400
[InitialPlace]  Iter: 6 CG residual: 0.00025767 HPWL: 32993096
[InitialPlace]  Iter: 7 CG residual: 0.00017185 HPWL: 33050332
[InitialPlace]  Iter: 8 CG residual: 0.00013366 HPWL: 32909661
[InitialPlace]  Iter: 9 CG residual: 0.00018595 HPWL: 33039388
[InitialPlace]  Iter: 10 CG residual: 0.00016260 HPWL: 32971208
[InitialPlace]  Iter: 11 CG residual: 0.00011098 HPWL: 33124166
[InitialPlace]  Iter: 12 CG residual: 0.00010875 HPWL: 33101818
[InitialPlace]  Iter: 13 CG residual: 0.00010750 HPWL: 33204766
[InitialPlace]  Iter: 14 CG residual: 0.44861716 HPWL: 33187315
[InitialPlace]  Iter: 15 CG residual: 0.06704342 HPWL: 1175592766
[InitialPlace]  Iter: 16 CG residual: 0.00726130 HPWL: 910138044
[InitialPlace]  Iter: 17 CG residual: 0.00775508 HPWL: 830808216
[InitialPlace]  Iter: 18 CG residual: 0.00503302 HPWL: 805440227
[InitialPlace]  Iter: 19 CG residual: 0.00463925 HPWL: 780545289
[InitialPlace]  Iter: 20 CG residual: 0.00369814 HPWL: 773237490
[INFO GPL-0031] FillerInit: NumGCells: 32040
[INFO GPL-0032] FillerInit: NumGNets: 29335
[INFO GPL-0033] FillerInit: NumGPins: 95508
[INFO GPL-0023] TargetDensity: 0.60
[INFO GPL-0024] AveragePlaceInstArea: 199602
[INFO GPL-0025] IdealBinArea: 332670
[INFO GPL-0026] IdealBinCnt: 32178
[INFO GPL-0027] TotalBinArea: 10704796380
[INFO GPL-0028] BinCnt: 128 128
[INFO GPL-0029] BinSize: 809 808
[INFO GPL-0030] NumBins: 16384
[NesterovSolve] Iter: 1 overflow: 0.996032 HPWL: 9197247
[NesterovSolve] Iter: 10 overflow: 0.993514 HPWL: 7835618
[NesterovSolve] Iter: 20 overflow: 0.993039 HPWL: 7443696
[NesterovSolve] Iter: 30 overflow: 0.992831 HPWL: 7532111
[NesterovSolve] Iter: 40 overflow: 0.992708 HPWL: 7482806
[NesterovSolve] Iter: 50 overflow: 0.99268 HPWL: 7404959
[NesterovSolve] Iter: 60 overflow: 0.992642 HPWL: 7323503
[NesterovSolve] Iter: 70 overflow: 0.992557 HPWL: 7333983
[NesterovSolve] Iter: 80 overflow: 0.992402 HPWL: 7423365
[NesterovSolve] Iter: 90 overflow: 0.992377 HPWL: 7509816
[NesterovSolve] Iter: 100 overflow: 0.992174 HPWL: 7554599
[NesterovSolve] Iter: 110 overflow: 0.992161 HPWL: 7576341
[NesterovSolve] Iter: 120 overflow: 0.992014 HPWL: 7644607
[NesterovSolve] Iter: 130 overflow: 0.991924 HPWL: 7782941
[NesterovSolve] Iter: 140 overflow: 0.991679 HPWL: 7996840
[NesterovSolve] Iter: 150 overflow: 0.991265 HPWL: 8314730
[NesterovSolve] Iter: 160 overflow: 0.990727 HPWL: 8847597
[NesterovSolve] Iter: 170 overflow: 0.989827 HPWL: 9691752
[NesterovSolve] Iter: 180 overflow: 0.988417 HPWL: 10747577
[NesterovSolve] Iter: 190 overflow: 0.985736 HPWL: 11919260
[NesterovSolve] Iter: 200 overflow: 0.981948 HPWL: 13283851
[NesterovSolve] Iter: 210 overflow: 0.976995 HPWL: 15065281
[NesterovSolve] Iter: 220 overflow: 0.969848 HPWL: 17444513
[NesterovSolve] Iter: 230 overflow: 0.959427 HPWL: 20540264
[NesterovSolve] Iter: 240 overflow: 0.945401 HPWL: 24544479
[NesterovSolve] Iter: 250 overflow: 0.927533 HPWL: 29421520
[NesterovSolve] Iter: 260 overflow: 0.904781 HPWL: 35153601
[NesterovSolve] Iter: 270 overflow: 0.879887 HPWL: 40793605
[NesterovSolve] Iter: 280 overflow: 0.850768 HPWL: 45666814
[NesterovSolve] Iter: 290 overflow: 0.818894 HPWL: 49391841
[NesterovSolve] Iter: 300 overflow: 0.787358 HPWL: 50724181
[INFO GPL-0100] worst slack -8.07e-10
[INFO GPL-0103] Weighted 3675 nets.
[NesterovSolve] Iter: 310 overflow: 0.757249 HPWL: 49792743
[NesterovSolve] Iter: 320 overflow: 0.721831 HPWL: 54536819
[NesterovSolve] Iter: 330 overflow: 0.687162 HPWL: 59375541
[NesterovSolve] Iter: 340 overflow: 0.645807 HPWL: 60949046
[INFO GPL-0100] worst slack -9.54e-10
[INFO GPL-0103] Weighted 2849 nets.
[NesterovSolve] Iter: 350 overflow: 0.600583 HPWL: 59635002
[NesterovSolve] Snapshot saved at iter = 350
[NesterovSolve] Iter: 360 overflow: 0.552544 HPWL: 63063275
[NesterovSolve] Iter: 370 overflow: 0.50644 HPWL: 63580582
[INFO GPL-0100] worst slack -9.42e-10
[INFO GPL-0103] Weighted 3669 nets.
[NesterovSolve] Iter: 380 overflow: 0.447166 HPWL: 62935456
[NesterovSolve] Iter: 390 overflow: 0.388501 HPWL: 62649972
[NesterovSolve] Iter: 400 overflow: 0.341777 HPWL: 62447498
[NesterovSolve] Iter: 410 overflow: 0.318408 HPWL: 61011826
[INFO GPL-0100] worst slack -9.58e-10
[INFO GPL-0103] Weighted 3674 nets.
[NesterovSolve] Iter: 420 overflow: 0.27439 HPWL: 59846359
[NesterovSolve] Iter: 430 overflow: 0.262827 HPWL: 59550552
[NesterovSolve] Iter: 440 overflow: 0.221117 HPWL: 58897987
[NesterovSolve] Iter: 450 overflow: 0.205806 HPWL: 58137768
[INFO GPL-0100] worst slack -9.13e-10
[INFO GPL-0103] Weighted 3671 nets.
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 540 540
[INFO GPL-0038] TileCnt: 199 199
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 39601
[INFO GPL-0063] TotalRouteOverflowH2: 3.727272629737854
[INFO GPL-0064] TotalRouteOverflowV2: 0.0
[INFO GPL-0065] OverflowTileCnt2: 7
[INFO GPL-0066] 0.5%RC: 1.0064709594266281
[INFO GPL-0067] 1.0%RC: 1.003235479713314
[INFO GPL-0068] 2.0%RC: 1.0016184423055745
[INFO GPL-0069] 5.0%RC: 1.0006473207067972
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.0048532
[NesterovSolve] Iter: 460 overflow: 0.174147 HPWL: 57937636
[NesterovSolve] Iter: 470 overflow: 0.15331 HPWL: 57682624
[INFO GPL-0100] worst slack -9.53e-10
[INFO GPL-0103] Weighted 2848 nets.
[NesterovSolve] Iter: 480 overflow: 0.132665 HPWL: 57575452
[NesterovSolve] Iter: 490 overflow: 0.112787 HPWL: 57545990
[NesterovSolve] Finished with Overflow: 0.099976

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -13352240.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -49867.31

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -49867.31

==========================================================================
global place report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
lut/_43542_/CLK ^
 218.08
_511_/CLK ^
   0.00      0.00     218.08


==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _563_ (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        150.00  150.00 ^ input external delay
                  0.00    0.00  150.00 ^ rst_ni (in)
   102  128.78                           rst_ni (net)
                 70.20   22.14  172.14 ^ _563_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                172.14   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _563_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                         17.59   17.59   library removal time
                                 17.59   data required time
-----------------------------------------------------------------------------
                                 17.59   data required time
                               -172.14   data arrival time
-----------------------------------------------------------------------------
                                154.55   slack (MET)


Startpoint: lut/_46475_ (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/_38194_ (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  750.00  750.00   clock clk_i (fall edge)
                          0.00  750.00   clock network delay (ideal)
                  0.00    0.00  750.00 v lut/_46475_/CLK (DLLx1_ASAP7_75t_R)
                 10.46   25.62  775.62 ^ lut/_46475_/Q (DLLx1_ASAP7_75t_R)
     1    0.55                           lut/cg_we_global.en_latch (net)
                 10.46    0.00  775.62 ^ lut/_38194_/B (AND2x2_ASAP7_75t_R)
                                775.62   data arrival time

                  0.00  750.00  750.00   clock clk_i (fall edge)
                          0.00  750.00   clock network delay (ideal)
                          0.00  750.00   clock reconvergence pessimism
                                750.00 v lut/_38194_/A (AND2x2_ASAP7_75t_R)
                          0.00  750.00   clock gating hold time
                                750.00   data required time
-----------------------------------------------------------------------------
                                750.00   data required time
                               -775.62   data arrival time
-----------------------------------------------------------------------------
                                 25.62   slack (MET)


Startpoint: _559_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _559_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _559_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                 31.71   58.08   58.08 ^ _559_/QN (DFFASRHQNx1_ASAP7_75t_R)
     2    2.00                           _081_ (net)
                 31.71    0.02   58.10 ^ _478_/A1 (OAI21x1_ASAP7_75t_R)
                  9.68   11.48   69.58 v _478_/Y (OAI21x1_ASAP7_75t_R)
     1    0.61                           _118_ (net)
                  9.68    0.01   69.59 v _559_/D (DFFASRHQNx1_ASAP7_75t_R)
                                 69.59   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _559_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          9.06    9.06   library hold time
                                  9.06   data required time
-----------------------------------------------------------------------------
                                  9.06   data required time
                                -69.59   data arrival time
-----------------------------------------------------------------------------
                                 60.53   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _514_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        150.00  150.00 ^ input external delay
                  0.00    0.00  150.00 ^ rst_ni (in)
   102  128.78                           rst_ni (net)
                134.39   42.40  192.40 ^ _514_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                192.40   data arrival time

                  0.00 1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 ^ _514_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -15.89 1484.11   library recovery time
                               1484.11   data required time
-----------------------------------------------------------------------------
                               1484.11   data required time
                               -192.40   data arrival time
-----------------------------------------------------------------------------
                               1291.71   slack (MET)


Startpoint: lut/_43221_ (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/_37968_ (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  750.00  750.00   clock clk_i (fall edge)
                          0.00  750.00   clock network delay (ideal)
                  0.00    0.00  750.00 v lut/_43221_/CLK (DLLx1_ASAP7_75t_R)
                250.26  127.09  877.09 ^ lut/_43221_/Q (DLLx1_ASAP7_75t_R)
    33   26.46                           lut/gen_sub_units_scm[10].sub_unit_i.cg_we_global.en_latch (net)
                251.39    9.65  886.73 ^ lut/_37968_/B (AND3x1_ASAP7_75t_R)
                                886.73   data arrival time

                  0.00 1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 ^ lut/_37968_/A (AND3x1_ASAP7_75t_R)
                          0.00 1500.00   clock gating setup time
                               1500.00   data required time
-----------------------------------------------------------------------------
                               1500.00   data required time
                               -886.73   data arrival time
-----------------------------------------------------------------------------
                                613.27   slack (MET)


Startpoint: c_addr_i[0] (input port clocked by clk_i)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        150.00  150.00 ^ input external delay
                  0.00    0.00  150.00 ^ c_addr_i[0] (in)
  2051 3047.27                           c_addr_i[0] (net)
               4274.08 1348.32 1498.32 ^ lut/_18608_/A (INVx2_ASAP7_75t_R)
                  0.00 24043.57 25541.90 v lut/_18608_/Y (INVx2_ASAP7_75t_R)
  2154 3046.69                           lut/_18486_ (net)
                  0.00  928.27 26470.17 v lut/_18627_/A (NOR3x1_ASAP7_75t_R)
               11628.90 4227.45 30697.61 ^ lut/_18627_/Y (NOR3x1_ASAP7_75t_R)
   749 1220.78                           lut/_18505_ (net)
               11999.81 1138.74 31836.35 ^ lut/_19157_/B (NAND2x1_ASAP7_75t_R)
               2338.23 18910.82 50747.18 v lut/_19157_/Y (NAND2x1_ASAP7_75t_R)
   251  353.62                           lut/_00462_ (net)
               2371.59  159.29 50906.47 v lut/_24734_/A2 (OAI21x1_ASAP7_75t_R)
                261.75  199.08 51105.55 ^ lut/_24734_/Y (OAI21x1_ASAP7_75t_R)
     1    1.21                           lut/_06035_ (net)
                261.75    0.04 51105.59 ^ lut/_24735_/B (NOR2x1_ASAP7_75t_R)
                 54.09   36.94 51142.53 v lut/_24735_/Y (NOR2x1_ASAP7_75t_R)
     1    1.02                           lut/_06036_ (net)
                 54.09    0.01 51142.54 v lut/_24743_/A (NAND2x1_ASAP7_75t_R)
                 26.02   26.19 51168.74 ^ lut/_24743_/Y (NAND2x1_ASAP7_75t_R)
     1    1.05                           lut/_06044_ (net)
                 26.02    0.02 51168.75 ^ lut/_24760_/A (NOR2x1_ASAP7_75t_R)
                 16.77   16.79 51185.54 v lut/_24760_/Y (NOR2x1_ASAP7_75t_R)
     1    1.14                           lut/_06061_ (net)
                 16.77    0.00 51185.55 v lut/_24796_/A1 (AOI21x1_ASAP7_75t_R)
                 48.32   27.04 51212.59 ^ lut/_24796_/Y (AOI21x1_ASAP7_75t_R)
     1    4.45                           lut/_06097_ (net)
                 48.52    1.76 51214.34 ^ lut/_24867_/A (NOR2x1_ASAP7_75t_R)
                 32.58   29.89 51244.23 v lut/_24867_/Y (NOR2x1_ASAP7_75t_R)
     1    2.88                           lut/_06168_ (net)
                 32.63    0.69 51244.93 v lut/_25006_/A (NAND2x1_ASAP7_75t_R)
                 39.45   30.80 51275.73 ^ lut/_25006_/Y (NAND2x1_ASAP7_75t_R)
     1    3.30                           lut/_06307_ (net)
                 39.52    0.93 51276.66 ^ lut/_25281_/A (NOR2x1_ASAP7_75t_R)
                 30.85   27.96 51304.62 v lut/_25281_/Y (NOR2x1_ASAP7_75t_R)
     1    2.95                           lut/_06582_ (net)
                 30.91    0.72 51305.35 v lut/_25282_/B (NAND2x1_ASAP7_75t_R)
                 23.12   17.81 51323.16 ^ lut/_25282_/Y (NAND2x1_ASAP7_75t_R)
     1    1.08                           rdata_o[11] (net)
                 23.12    0.09 51323.24 ^ _282_/B (AND2x2_ASAP7_75t_R)
                 11.09   23.92 51347.16 ^ _282_/Y (AND2x2_ASAP7_75t_R)
     1    1.06                           rdata_o_n[11] (net)
                 11.10    0.07 51347.23 ^ _522_/D (DFFASRHQNx1_ASAP7_75t_R)
                               51347.23   data arrival time

                  0.00 1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 ^ _522_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -20.07 1479.93   library setup time
                               1479.93   data required time
-----------------------------------------------------------------------------
                               1479.93   data required time
                               -51347.23   data arrival time
-----------------------------------------------------------------------------
                               -49867.31   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _514_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        150.00  150.00 ^ input external delay
                  0.00    0.00  150.00 ^ rst_ni (in)
   102  128.78                           rst_ni (net)
                134.39   42.40  192.40 ^ _514_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                192.40   data arrival time

                  0.00 1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 ^ _514_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -15.89 1484.11   library recovery time
                               1484.11   data required time
-----------------------------------------------------------------------------
                               1484.11   data required time
                               -192.40   data arrival time
-----------------------------------------------------------------------------
                               1291.71   slack (MET)


Startpoint: lut/_43221_ (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/_37968_ (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  750.00  750.00   clock clk_i (fall edge)
                          0.00  750.00   clock network delay (ideal)
                  0.00    0.00  750.00 v lut/_43221_/CLK (DLLx1_ASAP7_75t_R)
                250.26  127.09  877.09 ^ lut/_43221_/Q (DLLx1_ASAP7_75t_R)
    33   26.46                           lut/gen_sub_units_scm[10].sub_unit_i.cg_we_global.en_latch (net)
                251.39    9.65  886.73 ^ lut/_37968_/B (AND3x1_ASAP7_75t_R)
                                886.73   data arrival time

                  0.00 1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 ^ lut/_37968_/A (AND3x1_ASAP7_75t_R)
                          0.00 1500.00   clock gating setup time
                               1500.00   data required time
-----------------------------------------------------------------------------
                               1500.00   data required time
                               -886.73   data arrival time
-----------------------------------------------------------------------------
                                613.27   slack (MET)


Startpoint: c_addr_i[0] (input port clocked by clk_i)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        150.00  150.00 ^ input external delay
                  0.00    0.00  150.00 ^ c_addr_i[0] (in)
  2051 3047.27                           c_addr_i[0] (net)
               4274.08 1348.32 1498.32 ^ lut/_18608_/A (INVx2_ASAP7_75t_R)
                  0.00 24043.57 25541.90 v lut/_18608_/Y (INVx2_ASAP7_75t_R)
  2154 3046.69                           lut/_18486_ (net)
                  0.00  928.27 26470.17 v lut/_18627_/A (NOR3x1_ASAP7_75t_R)
               11628.90 4227.45 30697.61 ^ lut/_18627_/Y (NOR3x1_ASAP7_75t_R)
   749 1220.78                           lut/_18505_ (net)
               11999.81 1138.74 31836.35 ^ lut/_19157_/B (NAND2x1_ASAP7_75t_R)
               2338.23 18910.82 50747.18 v lut/_19157_/Y (NAND2x1_ASAP7_75t_R)
   251  353.62                           lut/_00462_ (net)
               2371.59  159.29 50906.47 v lut/_24734_/A2 (OAI21x1_ASAP7_75t_R)
                261.75  199.08 51105.55 ^ lut/_24734_/Y (OAI21x1_ASAP7_75t_R)
     1    1.21                           lut/_06035_ (net)
                261.75    0.04 51105.59 ^ lut/_24735_/B (NOR2x1_ASAP7_75t_R)
                 54.09   36.94 51142.53 v lut/_24735_/Y (NOR2x1_ASAP7_75t_R)
     1    1.02                           lut/_06036_ (net)
                 54.09    0.01 51142.54 v lut/_24743_/A (NAND2x1_ASAP7_75t_R)
                 26.02   26.19 51168.74 ^ lut/_24743_/Y (NAND2x1_ASAP7_75t_R)
     1    1.05                           lut/_06044_ (net)
                 26.02    0.02 51168.75 ^ lut/_24760_/A (NOR2x1_ASAP7_75t_R)
                 16.77   16.79 51185.54 v lut/_24760_/Y (NOR2x1_ASAP7_75t_R)
     1    1.14                           lut/_06061_ (net)
                 16.77    0.00 51185.55 v lut/_24796_/A1 (AOI21x1_ASAP7_75t_R)
                 48.32   27.04 51212.59 ^ lut/_24796_/Y (AOI21x1_ASAP7_75t_R)
     1    4.45                           lut/_06097_ (net)
                 48.52    1.76 51214.34 ^ lut/_24867_/A (NOR2x1_ASAP7_75t_R)
                 32.58   29.89 51244.23 v lut/_24867_/Y (NOR2x1_ASAP7_75t_R)
     1    2.88                           lut/_06168_ (net)
                 32.63    0.69 51244.93 v lut/_25006_/A (NAND2x1_ASAP7_75t_R)
                 39.45   30.80 51275.73 ^ lut/_25006_/Y (NAND2x1_ASAP7_75t_R)
     1    3.30                           lut/_06307_ (net)
                 39.52    0.93 51276.66 ^ lut/_25281_/A (NOR2x1_ASAP7_75t_R)
                 30.85   27.96 51304.62 v lut/_25281_/Y (NOR2x1_ASAP7_75t_R)
     1    2.95                           lut/_06582_ (net)
                 30.91    0.72 51305.35 v lut/_25282_/B (NAND2x1_ASAP7_75t_R)
                 23.12   17.81 51323.16 ^ lut/_25282_/Y (NAND2x1_ASAP7_75t_R)
     1    1.08                           rdata_o[11] (net)
                 23.12    0.09 51323.24 ^ _282_/B (AND2x2_ASAP7_75t_R)
                 11.09   23.92 51347.16 ^ _282_/Y (AND2x2_ASAP7_75t_R)
     1    1.06                           rdata_o_n[11] (net)
                 11.10    0.07 51347.23 ^ _522_/D (DFFASRHQNx1_ASAP7_75t_R)
                               51347.23   data arrival time

                  0.00 1500.00 1500.00   clock clk_i (rise edge)
                          0.00 1500.00   clock network delay (ideal)
                          0.00 1500.00   clock reconvergence pessimism
                               1500.00 ^ _522_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -20.07 1479.93   library setup time
                               1479.93   data required time
-----------------------------------------------------------------------------
                               1479.93   data required time
                               -51347.23   data arrival time
-----------------------------------------------------------------------------
                               -49867.31   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.81e-03   1.48e-04   1.26e-06   3.96e-03  45.1%
Combinational          1.62e-03   3.19e-03   2.07e-06   4.82e-03  54.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.43e-03   3.34e-03   3.34e-06   8.77e-03 100.0%
                          61.9%      38.1%       0.0%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 4184 u^2 39% utilization.

Elapsed time: 1:59.44[h:]min:sec. CPU time: user 119.20 sys 0.23 (99%). Peak memory: 550496KB.
