Release 14.7 ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -intstyle
ise -dd _ngo -nt timestamp -uc
/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf -p xc6slx16-csg324-3
test_DataMem.ngc test_DataMem.ngd

Reading NGO file "/home/johnson/GitHub/CPU/Peripheral/ISEPrj/test_DataMem.ngc"
...
Loading design module
"/home/johnson/GitHub/CPU/Peripheral/ISEPrj/test_DataMem.ngc"...
WARNING:NgdBuild:578 - Design contains no instances.
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file
"/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <NET 'sysclk' LOC = 'V10';>
   [/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf(3)]: NET "sysclk" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET 'sysclk' LOC = 'V10';>
   [/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf(3)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET 'reset' LOC = 'T10';>
   [/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf(4)]: NET "reset" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET 'reset' LOC = 'T10';>
   [/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf(4)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET 'led[0]' 			LOC = 'U16';>
   [/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf(6)]: NET "led[0]" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET 'led[0]' 			LOC = 'U16';>
   [/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf(6)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET 'led[1]' 			LOC = 'V16';>
   [/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf(7)]: NET "led[1]" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET 'led[1]' 			LOC = 'V16';>
   [/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf(7)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET 'led[2]' 			LOC = 'U15';>
   [/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf(8)]: NET "led[2]" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET 'led[2]' 			LOC = 'U15';>
   [/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf(8)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET 'led[3]' 			LOC = 'V15';>
   [/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf(9)]: NET "led[3]" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET 'led[3]' 			LOC = 'V15';>
   [/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf(9)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET 'led[4]' 			LOC = 'M11';>
   [/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf(10)]: NET "led[4]"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET 'led[4]' 			LOC = 'M11';>
   [/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf(10)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET 'led[5]' 			LOC = 'N11';>
   [/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf(11)]: NET "led[5]"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET 'led[5]' 			LOC = 'N11';>
   [/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf(11)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET 'led[6]' 			LOC = 'R11';>
   [/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf(12)]: NET "led[6]"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET 'led[6]' 			LOC = 'R11';>
   [/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf(12)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET 'led[7]' 			LOC = 'T11';>
   [/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf(13)]: NET "led[7]"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET 'led[7]' 			LOC = 'T11';>
   [/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf(13)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET 'UART_RX' LOC = 'N17';>
   [/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf(15)]: NET "UART_RX"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET 'UART_RX' LOC = 'N17';>
   [/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf(15)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET 'UART_TX' LOC = 'N18';>
   [/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf(16)]: NET "UART_TX"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET 'UART_TX' LOC = 'N18';>
   [/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf(16)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET 'switch[1]' 			LOC = 'T9';>
   [/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf(19)]: NET "switch[1]"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET 'switch[1]' 			LOC = 'T9';>
   [/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf(19)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET 'switch[2]' 			LOC = 'V9';>
   [/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf(20)]: NET "switch[2]"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET 'switch[2]' 			LOC = 'V9';>
   [/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf(20)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET 'switch[3]' 			LOC = 'M8';>
   [/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf(21)]: NET "switch[3]"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET 'switch[3]' 			LOC = 'M8';>
   [/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf(21)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET 'switch[4]' 			LOC = 'N8';>
   [/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf(22)]: NET "switch[4]"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET 'switch[4]' 			LOC = 'N8';>
   [/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf(22)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET 'switch[5]' 			LOC = 'U8';>
   [/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf(23)]: NET "switch[5]"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET 'switch[5]' 			LOC = 'U8';>
   [/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf(23)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET 'switch[6]' 			LOC = 'V8';>
   [/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf(24)]: NET "switch[6]"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET 'switch[6]' 			LOC = 'V8';>
   [/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf(24)]' could not be
   found and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET 'switch[7]' 			LOC = 'T5';>
   [/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf(25)]: NET "switch[7]"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET 'switch[7]' 			LOC = 'T5';>
   [/home/johnson/GitHub/CPU/Peripheral/testbench_fpga.ucf(25)]' could not be
   found and so the Locate constraint will be removed.

Done...

Checking expanded design ...
ERROR:NgdBuild:605 - logical root block 'test_DataMem' with type 'test_DataMem'
   is unexpanded. Symbol 'test_DataMem' is not supported in target 'spartan6'.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    20
  Number of warnings:  20

Total memory usage is 402588 kilobytes

Total REAL time to NGDBUILD completion:  3 sec
Total CPU time to NGDBUILD completion:   3 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "test_DataMem.bld"...
