INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/計組/hw3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/計組/hw3/ALU_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_1bit
INFO: [VRFC 10-2458] undeclared symbol addAnd, assumed default net type wire [C:/Users/User/Desktop/計組/hw3/ALU_1bit.v:29]
INFO: [VRFC 10-2458] undeclared symbol addOR, assumed default net type wire [C:/Users/User/Desktop/計組/hw3/ALU_1bit.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/計組/hw3/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/計組/hw3/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/計組/hw3/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/計組/hw3/Full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/計組/hw3/Instr_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/計組/hw3/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/計組/hw3/Mux3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/計組/hw3/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/計組/hw3/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/計組/hw3/Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/計組/hw3/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/計組/hw3/Simple_Single_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Single_CPU
INFO: [VRFC 10-2458] undeclared symbol overflow, assumed default net type wire [C:/Users/User/Desktop/計組/hw3/Simple_Single_CPU.v:103]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/計組/hw3/Zero_Filled.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zero_Filled
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/計組/hw3/TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
