Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov 27 21:47:02 2020
| Host         : Clarencedc running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              89 |           28 |
| Yes          | No                    | No                     |              32 |           21 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             124 |           31 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+----------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+
|              Clock Signal              |                          Enable Signal                         |                        Set/Reset Signal                       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+----------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+
|  auto/slowclkedge/M_slowclkedge_out    |                                                                |                                                               |                2 |              2 |         1.00 |
|  segtest/slowclkedge/M_slowclkedge_out |                                                                |                                                               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                         |                                                                | reset_cond/M_reset_cond_in                                    |                3 |              4 |         1.33 |
|  auto/slowclkedge/M_slowclkedge_out    | auto/buttoncond_gen_0[1].buttoncond/M_auto_controller_q_reg[4] | auto/buttoncond_gen_0[1].buttoncond/p_0_in                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                         | manual/M_a_mem_d                                               |                                                               |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG                         | manual/M_b_mem_d                                               |                                                               |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG                         |                                                                |                                                               |               13 |             18 |         1.38 |
|  clk_IBUF_BUFG                         | segtest/buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2__3_n_0   | segtest/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                         | buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2__6_n_0           | buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]_0         |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                         | buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__1_n_0           | buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[1]_0         |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                         | buttoncond_gen_0[4].buttoncond/M_ctr_q[0]_i_2__2_n_0           | buttoncond_gen_0[4].buttoncond/sync/clear                     |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                         | buttoncond_gen_0[2].buttoncond/M_ctr_q[0]_i_2__5_n_0           | buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[1]_0         |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                         | auto/buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2_n_0         | auto/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]_0    |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                         |                                                                | reset_cond/Q[0]                                               |               25 |             85 |         3.40 |
+----------------------------------------+----------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+


