Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 3e816404b9b24c798b6af5ef846c5038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot IR_16bit_TB_behav xil_defaultlib.IR_16bit_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioural of entity xil_defaultlib.IR_16bit [ir_16bit_default]
Compiling architecture behavioural of entity xil_defaultlib.ir_16bit_tb
Built simulation snapshot IR_16bit_TB_behav
