*
* TPS62825
*****************************************************************************
* (C) Copyright 2018 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS62825
* Date: 24MAR2018
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: 16.2
* EVM Order Number: TPS6282xEVM-794
* EVM User's Guide: SLVUBE4–February 2018
* Datasheet: SLVSEF9 –NOVEMBER 2017
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
*
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
*
* A. Features have been modelled
*	1. Startup and steady state
*	2. Current Limit and Hiccup mode of operation
*	3. Pre-bias operation
*	4. Line and Load transient behavior
*	5. Enable and shutdown sequencing
*	6. Output Discharge Current
*
* B. Features haven't been modelled
*	1. Leakage current
*	2. Temperature dependent behavior
*
*****************************************************************************
*$
.SUBCKT TPS62825_TRANS EN FB GND SW VIN PG PARAMS: SS=0 CL=3.3 
X_U19         N351938 N351928 D_D1
R_R3         N351928 N351938  4k  
X_U26         N351938 P100 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_Min_Toff_S1    Min_Toff_N16813865 0 Min_Toff_N16813845 0
+  Mintoff_Modified_Min_Toff_S1 
C_Min_Toff_C4         0 Min_Toff_N16813993  300f  
X_Min_Toff_U11         LS Min_Toff_N16813865 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_Min_Toff_R1         Min_Toff_N16816620 Min_Toff_N16813727  1.56meg  
X_Min_Toff_U9         Min_Toff_N16813845 Min_Toff_N16813732 MIN_TOFF
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_Min_Toff_S4    RUNAWAY 0 Min_Toff_N16813845 Min_Toff_N16813993
+  Mintoff_Modified_Min_Toff_S4 
V_Min_Toff_V4         Min_Toff_N16813732 0 0.9
R_Min_Toff_R2         Min_Toff_N16813845 Min_Toff_N16816620  51k  
C_Min_Toff_C2         0 Min_Toff_N16813845  600f  
X_Min_Toff_U623         Min_Toff_N16816484 Min_Toff_N16816452 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_Min_Toff_U625         INCREASE_TOFF RUNAWAY Min_Toff_N16816484 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_Min_Toff_V5         Min_Toff_N16813727 0 1.8
X_Min_Toff_S5    Min_Toff_N16816452 0 Min_Toff_N16813727 Min_Toff_N16816620
+  Mintoff_Modified_Min_Toff_S5 
X_Min_Toff_U10         Min_Toff_N16813845 Min_Toff_N16813727 D_D1
R_U2_R3         U2_N3515931 U2_N353755  64k  
R_U2_R8         0 U2_N352334  64k  
R_U2_R6         U2_N3517151 U2_N3516751  64k  
X_U2_U3         U2_N13275 MIN_TON INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U2_E4         U2_N353755 0 VOUT_EQ 0 1
C_U2_C2         0 U2_N10820  2.88p  
E_U2_ABM8         U2_N351837 0 VALUE { IF(V(U2_N352334)>0.04,V(U2_N352334),
+  0.04)    }
R_U2_R4         U2_N3516351 U2_N3515931  64k  
X_U2_U9         U2_N351837 U2_N10820 U2_N13275 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U2_S1    U2_N12733 0 U2_N10820 0 Minton_U2_S1 
X_U2_U11         HS_ON U2_N12733 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U2_R7         U2_N352334 U2_N3517151  64k  
R_U2_R1         U2_N10820 VIN  950e3  
R_U2_R5         U2_N3516751 U2_N3516351  64k  
C_PWR_G_C6         0 PWR_G_N221839  1n  
X_PWR_G_S1    PWR_G_N225619 0 PG 0 PG_SGND_PWR_G_S1 
R_PWR_G_R6         PWR_G_N230669 PWR_G_N221839  1  
X_PWR_G_U11         FB PWR_G_N234900 PWR_G_N234798 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_PWR_G_U13         PWR_G_N234856 PWR_G_N234821 PWR_G_N216712 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWR_G_U10         PWR_G_N00497 EN_LOGIC UVLO_OUT PWR_G_N225619
+  NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_PWR_G_C3         0 PWR_G_N222282  1n  
X_PWR_G_U9         PWR_G_N00497 PWR_G_OUT2 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_PWR_G_R4         PWR_G_N230586 PWR_G_N222445  1  
C_PWR_G_C4         0 PWR_G_N222445  1n  
R_PWR_G_R1         PWR_G_N216712 PWR_G_N00497  14.4k  
E_PWR_G_ABM4         PWR_G_N230586 0 VALUE { MAX(V(INT_VREF)*0.96,0.576)    }
X_PWR_G_U12         PWR_G_N234856 PWR_G_N234798 PWR_G_N234821 PWR_G_N234806
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_PWR_G_C1         0 PWR_G_N00497  1n  
E_PWR_G_ABM8         PWR_G_N234900 0 VALUE { IF(V(PWR_G_N234806)>0.5, 0.63,
+  0.66)    }
E_PWR_G_ABM6         PWR_G_N230669 0 VALUE { (V(INT_VREF)*-0.04*  
+ V(PWR_G_OUT2))   }
X_PWR_G_U14         PWR_G_N16773777 FB RUNAWAY COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_PWR_G_U7         PWR_G_N00497 PWR_G_N216712 D_D1
E_PWR_G_ABM7         PWR_G_N222172 0 VALUE { (V(PWR_G_N221839)+  
+ +V(PWR_G_N222445))   }
X_PWR_G_U5         FB PWR_G_N222282 PWR_G_N234856 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_PWR_G_R3         PWR_G_N222172 PWR_G_N222282  1  
E_PWR_G_E6         PWR_G_N16773777 0 INT_VREF 0 0.5
E_ENABLE_ABM6         EN_LOGIC 0 VALUE { If(V(N14556534) > 0.5,1,0)    }
R_ENABLE_R4         N14556103 N14548787  1  
C_ENABLE_C2         0 N06443  1n  
D_ENABLE_D1         N14556534 N14557215 D_D1 
R_ENABLE_R2         N06376 N06443  1  
C_ENABLE_C3         0 N03743  1n  
E_ENABLE_ABM4         N14556103 0 VALUE { (V(EN_LOGIC) * -200m)    }
X_ENABLE_U11         N56049 UVLO_OUT EN_LOGIC SDWN_N AND3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_ENABLE_C5         0 N14556534  362.5n  
C_ENABLE_C4         0 N14548787  1n  
X_ENABLE_U5         VIN N03743 UVLO_OUT COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ENABLE_ABM1         N06376 0 VALUE { (V(UVLO_OUT) * -160m)    }
E_ENABLE_ABM2         N14550394 0 VALUE { (V(N06443) + 2.36)    }
R_ENABLE_R3         N14550394 N03743  1  
X_ENABLE_U10         HICCUP N56049 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_ENABLE_R1         N14548793 N14548799  1  
E_ENABLE_ABM5         N14557215 0 VALUE { If(V(EN_CHECK) > 0.5,1,0)    }
C_ENABLE_C1         0 N14548799  1n  
E_ENABLE_ABM3         N14548793 0 VALUE { (V(N14548787)+0.9)    }
R_ENABLE_R5         N14557215 N14556534  1k  
X_ENABLE_U12         EN N14548799 EN_CHECK COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_U13_R6         0 N16771131  1e6  
X_U13_S5    SDWN 0 SW N16771131 Driver_Op_Discharge_S3 
G_U13_G1         N16771131 0 TABLE { V(N16771131, 0) } 
+ ( (-1,0)(0,0)(0.1,0.4)(10,0.4) )
X_U13_U621         U13_N16812551 U13_N16815087 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U13_R5         U13_N16817456 U13_N16817425  1  
C_U13_C2         0 U13_N16817260  1n  
X_U13_U625         U13_N16814911 U13_N16812362 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=1n
X_U13_U618         U13_N16812330 LS_ON U13_N16768053 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U13_E1         U13_N16817291 0 TABLE { V(VIN, 0) } 
+ (2.4,0.7329) (2.5,0.7360) (3,0.7507) (3.5,0.7613) (4,0.7700) (4.5,0.7788) 
+ (5,0.7875) (5.5,0.8000)
R_U13_R4         U13_N16817291 U13_N16817260  1  
X_U13_H2    U13_N16766531 0 0 ISENSE_LS Driver_U13_H2 
X_U13_H1    VIN U13_N16766927 ISENSE_HS 0 Driver_U13_H1 
X_U13_U626         0 U13_N16817260 DRVH_PRE U13_N16816932 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U13_U7         0 U13_N16817425 DRVL_PRE U13_N167665690 MUX2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
D_U13_D11         SW U13_N16766927 D_D1 
X_U13_S3    U13_N16816932 0 U13_N16766927 SW Driver_U13_S3 
X_U13_U11         U13_N16812551 DRVH_PRE BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=2n
X_U13_U624         U13_N16815087 U13_N16812330 BUF_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=1n
X_U13_S4    U13_N167665690 0 SW U13_N16766531 Driver_U13_S4 
C_U13_C3         0 U13_N16817425  1n  
X_U13_U623         U13_N16768053 U13_N16814911 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_U13_D12         U13_N16766531 SW D_D1 
X_U13_U617         HS_ON U13_N16812362 U13_N16812551 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U13_U12         U13_N16768053 DRVL_PRE BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=2n
E_U13_E6         U13_N16817456 0 TABLE { V(VIN, 0) } 
+ ( (2.4,0.7351) (2.5,0.7373) (3,0.7540) (3.5,0.7635) (4,0.7696) (4.5,0.7785)
+  (5,0.7835) (5.5,0.8) )
E_GAIN1         N351928 0 VALUE {1 * V(HS_ON)}
C_Curr_Limit_C5         0 Curr_Limit_N16805640  1n IC=0 
C_Curr_Limit_C9         0 Curr_Limit_N16803282  20n IC=0 
C_Curr_Limit_C6         0 Curr_Limit_N16807543  1n IC=0 
D_Curr_Limit_D14         Curr_Limit_RS_8_CYCLE Curr_Limit_N16807543 D_D1 
X_Curr_Limit_U12         Curr_Limit_N16849417 Curr_Limit_N16849411 D_D1
R_Curr_Limit_R11         0 Curr_Limit_N16803354  1e8  
X_Curr_Limit_U13         Curr_Limit_N16849417 CLIMIT_HS BUF_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_Curr_Limit_V4         Curr_Limit_N16774804 0 31.5
R_Curr_Limit_R8         HICCUP Curr_Limit_N16805640  144k  
C_Curr_Limit_C7         0 Curr_Limit_RS_8_CYCLE  1n  
X_Curr_Limit_U3         ISENSE_HS Curr_Limit_N16868343 Curr_Limit_N16849425
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_Curr_Limit_U613         Curr_Limit_MIN_TOFF_CL Curr_Limit_N16774898
+  Curr_Limit_N16774934 MONOPOS_PS PARAMS: PW=20n
X_Curr_Limit_U626         CLIMIT_HS Curr_Limit_N16882718 Curr_Limit_N16882725
+  MONOPOS_PS PARAMS: PW=20n
V_Curr_Limit_V10         Curr_Limit_N16868343 0 {CL}
R_Curr_Limit_R3         HICCUP Curr_Limit_N16774450  1  
G_Curr_Limit_ABMII2         0 Curr_Limit_N16803282 VALUE {
+  V(Curr_Limit_N16803342)    }
G_Curr_Limit_ABMII1         0 Curr_Limit_N16774792 VALUE {
+  V(Curr_Limit_N16774898)    }
D_Curr_Limit_D11         Curr_Limit_N16774792 Curr_Limit_N16774858 D_D1 
R_Curr_Limit_R5         Curr_Limit_RS_8_CYCLE Curr_Limit_N16803181  1  
R_Curr_Limit_R12         Curr_Limit_RS_8_CYCLE Curr_Limit_N16807543  150  
V_Curr_Limit_V3         Curr_Limit_N16774858 0 33
R_Curr_Limit_R9         Curr_Limit_N16849411 Curr_Limit_N16849417  20  
C_Curr_Limit_C4         0 HICCUP  1n  
D_Curr_Limit_D13         Curr_Limit_N16803282 Curr_Limit_N16803326 D_D1 
D_Curr_Limit_D12         Curr_Limit_N16805640 HICCUP D_D1 
X_Curr_Limit_U23         Curr_Limit_N16882718 MIN_TOFF Curr_Limit_MIN_TOFF_CL
+  Curr_Limit_N16882685 SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_Curr_Limit_R7         0 Curr_Limit_N16774934  1e8  
X_Curr_Limit_U618         DRVH_PRE Curr_Limit_N16803342 Curr_Limit_N16803354
+  MONOPOS_PS PARAMS: PW=20n
C_Curr_Limit_C3         0 Curr_Limit_N16774792  5n IC=0 
X_Curr_Limit_U625         CLIMIT_HS Curr_Limit_N16807543 Curr_Limit_N16803351
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_Curr_Limit_U619         Curr_Limit_N16803282 Curr_Limit_N16803299
+  Curr_Limit_N16803181 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_Curr_Limit_V8         Curr_Limit_N16803326 0 5
V_Curr_Limit_V9         Curr_Limit_N16803299 0 1.5
X_Curr_Limit_U612         Curr_Limit_N16774792 Curr_Limit_N16774804
+  Curr_Limit_N16774450 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_Curr_Limit_S5    Curr_Limit_N16803351 0 Curr_Limit_N16803282 0
+  Current_Limit_Curr_Limit_S5 
R_Curr_Limit_R13         0 Curr_Limit_N16882725  1e8  
X_Curr_Limit_U622         Curr_Limit_RS_8_CYCLE Curr_Limit_N16805640
+  Curr_Limit_HICCUP_RESET OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_Curr_Limit_R14         0 Curr_Limit_N16882685  1e8  
C_Curr_Limit_C8         0 Curr_Limit_N16849417  1n  
X_Curr_Limit_S3    Curr_Limit_HICCUP_RESET 0 Curr_Limit_N16774792 0
+  Current_Limit_Curr_Limit_S3 
X_Curr_Limit_U4         Curr_Limit_N16849425 DRVH_PRE Curr_Limit_N16849411
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_Caprio_V1         Caprio_N23722 0 15m
X_Caprio_U12         Caprio_N23722 ISENSE_LS Caprio_N34587 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_Caprio_C8         0 Caprio_N34511  1n  
X_Caprio_U13         Caprio_N34543 Caprio_N34587 Caprio_N15145 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_Caprio_U15         Caprio_N34511 DRVL_PRE D_D1
X_Caprio_U14         Caprio_N15145 DRVH_PRE CAPRIO N20512 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_Caprio_U16         Caprio_N34511 Caprio_N34543 BUF_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_Caprio_R9         DRVL_PRE Caprio_N34511  5  
X_PWM_NEW_U24         PWM_NEW_N14656650 PWM_NEW_SZ_LS PWM_NEW_N14656664
+  NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_NEW_U12         MIN_TOFF LS PWM_NEW_N14656444 NAND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_NEW_U41         PWM_NEW_ILIM_LATCH1 PWM_NEW_N14657752 PWM_NEW_LS1
+  PWM_NEW_ILIM_LATCH_PRE PWM_NEW_N14657746 PWM_NEW_N14657758 DFFSR_RHPBASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_NEW_U15         FB_COMP PWM_NEW_N14656506 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_PWM_NEW_U28         PWM_NEW_HS PWM_NEW_RZ_HS PWM_NEW_N14657842
+  NAND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_NEW_U624         RUNAWAY PWM_NEW_ILIM_LATCH_PRE INCREASE_TOFF
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_NEW_U35         LS PWM_NEW_RZ_LS PWM_NEW_N14657084 NAND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_NEW_U1         SDWN PWM_NEW_N14656252 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_PWM_NEW_R21         0 PWM_NEW_N14657740  1e12  
V_PWM_NEW_V1         PWM_NEW_GATE_LSZ_DELAY 0 1
X_PWM_NEW_U627         PWM_NEW_N14657560 LS LS_ON AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_PWM_NEW_U31         PWM_NEW_N14656810 PWM_NEW_SZ_HS PWM_NEW_N14656854
+  NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_NEW_U630         PWM_NEW_LS1 PWM_NEW_N14657690 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_NEW_U18         PWM_NEW_N14656554 PWM_NEW_BLOCK_HSILIMZ PWM_NEW_N14656918
+  NAND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_NEW_U9         PWM_NEW_HS PWM_NEW_HS PWM_NEW_HS PWM_NEW_RZ_PAUSE
+  NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_NEW_U20         PWM_NEW_RESETZ PWM_NEW_N14656548 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_NEW_U33         PWM_NEW_N14656918 PWM_NEW_RESETZ PWM_NEW_N14656804
+  PWM_NEW_SZ_LS NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_NEW_U25         PWM_NEW_RESET PWM_NEW_N14656664 PWM_NEW_N14656686
+  PWM_NEW_RZ_HS NOR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_NEW_U36         PWM_NEW_N14656252 EN PWM_NEW_RESET NAND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_PWM_NEW_R22         0 PWM_NEW_N14657776  1e12  
X_PWM_NEW_U16         FB_COMP PWM_NEW_RESETZ PWM_NEW_HS_TURN_ON_ALLOWED
+  PWM_NEW_SZ_HS NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_NEW_U3         PWM_NEW_HS LS LS PWM_NEW_N14656338 NOR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_NEW_U42         PWM_NEW_ILIM_LATC2 PWM_NEW_N14657776 LS
+  PWM_NEW_ILIM_LATCH1 PWM_NEW_N14657770 PWM_NEW_N14657764 DFFSR_RHPBASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_NEW_U29         PWM_NEW_HS PWM_NEW_GATE_LSZ_DELAY PWM_NEW_N14656810
+  NAND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_NEW_U631         PWM_NEW_N14657690 PWM_NEW_LS2 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_NEW_U13         PWM_NEW_N14656444 PWM_NEW_N14656430
+  PWM_NEW_HS_TURN_ON_ALLOWED NAND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_PWM_NEW_R26         0 PWM_NEW_N14657758  1e12  
X_PWM_NEW_U19         CLIMIT_HS PWM_NEW_N14656548 PWM_NEW_N14656554
+  NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_PWM_NEW_E4         HS_ON 0 PWM_NEW_N14656804 0 1
X_PWM_NEW_U10         PWM_NEW_SZ_PAUSE PWM_NEW_N14656414 PAUSE NAND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_PWM_NEW_R27         PWM_NEW_N14657734 0  1e12  
R_PWM_NEW_R23         0 PWM_NEW_N14657752  1e12  
X_PWM_NEW_U32         PWM_NEW_RESET PWM_NEW_N14656854 PAUSE PWM_NEW_RZ_LS
+  NOR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_PWM_NEW_R25         0 PWM_NEW_N14657764  1e12  
X_PWM_NEW_U40         PWM_NEW_ILIM_LATCH_PRE PWM_NEW_N14657728 PWM_NEW_LS2
+  CLIMIT_HS PWM_NEW_N14657740 PWM_NEW_N14657734 DFFSR_RHPBASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_PWM_NEW_U5         PWM_NEW_RESET PWM_NEW_N14656338 PWM_NEW_N14656344
+  PWM_NEW_SZ_PAUSE NOR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_PWM_NEW_R19         0 PWM_NEW_N14657746  1e12  
X_PWM_NEW_U30         PWM_NEW_N14656810 PWM_NEW_N14656804 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_NEW_U14         PAUSE PWM_NEW_N14656430 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_PWM_NEW_U11         PAUSE PWM_NEW_RZ_PAUSE PWM_NEW_N14656414 NAND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_NEW_U23         LS PWM_NEW_N14656650 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_PWM_NEW_U628         LS PWM_NEW_N146576020 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_PWM_NEW_R24         0 PWM_NEW_N14657728  1e12  
X_PWM_NEW_U27         PWM_NEW_SZ_HS PWM_NEW_N14657842 PWM_NEW_HS
+  NAND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_NEW_U34         PWM_NEW_SZ_LS PWM_NEW_N14657084 LS NAND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_NEW_U37         CAPRIO LS PWM_NEW_N14656344 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_PWM_NEW_U17         MIN_TON PWM_NEW_N14656506 PWM_NEW_BLOCK_HSILIMZ
+  NAND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_NEW_U26         PWM_NEW_SZ_HS HS_ON PWM_NEW_SZ_LS LS_ON PWM_NEW_N14656686
+  AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_PWM_NEW_U626         PWM_NEW_ILIM_LATCH_PRE PWM_NEW_ILIM_LATCH1
+  PWM_NEW_ILIM_LATC2 PWM_NEW_N14657560 NAND3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_PWM_NEW_R20         0 PWM_NEW_N14657770  1e12  
X_PWM_NEW_U6         PWM_NEW_RESET PWM_NEW_RESETZ INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_PWM_NEW_U629         PWM_NEW_N146576020 PWM_NEW_LS1 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_U_G2         U_VERR 0 INT_VREF U_VERR {-1.5u/10}
C_U_C1         U_N00126 0  1p  
R_U_R6         U_AC_FAST U_N06466  5meg  
X_U_U1         U_N00126 0 FB_COMP COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_U_R7         FB U_FB_FLT  400k  
R_U_R19         0 U_VERR  1e12  
R_U_R20         U_SLOW VOUT_EQ  1m  
X_U_S4    SDWN 0 U_VERR 0 ErrorAmp_U_S4 
C_U_C7         U_VERR 0  150f  
C_U_C8         0 U_SLOW  10p  
C_U_C9         U_FAST 0  1.8p  
V_U_V1         U_N06466 0 0.6
E_U_E7         U_V0P577 0 INT_VREF 0 0.952
C_U_C5         FB U_VERR  150f  
C_U_C2         U_AC_FAST U_AC_SLOW  50f  
G_U_G1         U_VERR 0 INT_VREF U_FB_FLT -1.5u
E_U_E6         U_V_0P63 0 INT_VREF 0 1.05
R_U_R2         SW U_SLOW  2.6meg  
C_U_C10         U_FAST U_AC_FAST  4p  
C_U_C16         FB_COMP U_AC_SLOW  20f  
E_U_E2         U_N00201 0 U_N03309 0 1
E_U_E5         U_N03309 0 U_VERR FB 1
E_U_E4         U_N02097 0 U_AC_SLOW U_AC_FAST 0.333
R_U_R4         U_FAST SW  2.6meg  
C_U_C3         U_AC_SLOW 0  50f  
C_U_C11         U_SLOW U_AC_SLOW  4p  
C_U_C4         U_AC_FAST 0  50f  
C_U_C12         0 U_VERR  8p  
E_U_E1         U_N04173 U_N00201 U_N02097 0 1
R_U_R5         U_N06466 U_AC_SLOW  5meg  
C_U_C6         FB 0  150f  
R_U_R1         U_N04173 U_N00126  25k  
C_U_C13         0 U_FB_FLT  0.25p  
X_U8         SDWN_N SDWN INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_C2         0 N351938  1n  
C_SoftStart_C7         SS_TR 0  7.5n 
X_SoftStart_S1    SoftStart_N234157 0 SS_TR 0 SoftStart_SoftStart_S1 
X_SoftStart_U9         SDWN_N SoftStart_SDWN INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_SoftStart_ABM2         SoftStart_N222011 0 VALUE { {(LIMIT(V(SS_TR), 0,
+  1)*0.6)}    }
E_SoftStart_ABM1         SoftStart_N220347 0 VALUE { IF(V(SDWN_N) < 0.5,0,1)   
+  }
C_SoftStart_C4         SoftStart_N220353 0  1n  
X_SoftStart_U10         SoftStart_SDWN HICCUP SoftStart_N234157 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_SoftStart_V1         SoftStart_N221204 0 1.2
X_SoftStart_U8         SS_TR SoftStart_N221204 D_D1
C_SoftStart_C5         0 INT_VREF  1n  
G_SoftStart_ABMII1         SoftStart_N221204 SS_TR VALUE {
+  V(SoftStart_N220353)*7.5u    }
R_SoftStart_R10         SoftStart_N222011 INT_VREF  1  
R_SoftStart_R9         SoftStart_N220353 SoftStart_N220347  1  
.IC         V(U_VERR )=0
.IC         V(SS_TR )={SS}
.ENDS TPS62825_TRANS
*$
.subckt Mintoff_Modified_Min_Toff_S1 1 2 3 4  
S_Min_Toff_S1         3 4 1 2 _Min_Toff_S1
RS_Min_Toff_S1         1 2 1G
.MODEL         _Min_Toff_S1 VSWITCH Roff=10e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Mintoff_Modified_Min_Toff_S1
*$
.subckt Mintoff_Modified_Min_Toff_S4 1 2 3 4  
S_Min_Toff_S4         3 4 1 2 _Min_Toff_S4
RS_Min_Toff_S4         1 2 1G
.MODEL         _Min_Toff_S4 VSWITCH Roff=100e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Mintoff_Modified_Min_Toff_S4
*$
.subckt Mintoff_Modified_Min_Toff_S5 1 2 3 4  
S_Min_Toff_S5         3 4 1 2 _Min_Toff_S5
RS_Min_Toff_S5         1 2 1G
.MODEL         _Min_Toff_S5 VSWITCH Roff=10e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Mintoff_Modified_Min_Toff_S5
*$
.subckt Minton_U2_S1 1 2 3 4  
S_U2_S1         3 4 1 2 _U2_S1
RS_U2_S1         1 2 1G
.MODEL         _U2_S1 VSWITCH Roff=100e6 Ron=1 Voff=0.2 Von=0.8
.ends Minton_U2_S1
*$
.subckt PG_SGND_PWR_G_S1 1 2 3 4  
S_PWR_G_S1         3 4 1 2 _PWR_G_S1
RS_PWR_G_S1         1 2 1G
.MODEL         _PWR_G_S1 VSWITCH Roff=100e6 Ron=150 Voff=0.2V Von=0.8
.ends PG_SGND_PWR_G_S1
*$
.subckt Driver_U13_H2 1 2 3 4  
H_U13_H2         3 4 VH_U13_H2 1
VH_U13_H2         1 2 0V
.ends Driver_U13_H2
*$
.subckt Driver_U13_H1 1 2 3 4  
H_U13_H1         3 4 VH_U13_H1 1
VH_U13_H1         1 2 0V
.ends Driver_U13_H1
*$
.subckt Driver_U13_S3 1 2 3 4  
S_U13_S3         3 4 1 2 _U13_S3
RS_U13_S3         1 2 1G
.MODEL         _U13_S3 VSWITCH Roff=10e6 Ron=26m Voff=0.2 Von=0.8
.ends Driver_U13_S3
*$
.subckt Driver_U13_S4 1 2 3 4  
S_U13_S4         3 4 1 2 _U13_S4
RS_U13_S4         1 2 1G
.MODEL         _U13_S4 VSWITCH Roff=10e6 Ron=25m Voff=0.2 Von=0.8
.ends Driver_U13_S4
*$
.subckt Driver_Op_Discharge_S3 1 2 3 4  
S_Curr_Limit_S5         3 4 1 2 _Op_Discharge_S3
RS_Curr_Limit_S5         1 2 1G
.MODEL         _Op_Discharge_S3 VSWITCH Roff=1e6 Ron=1m Voff=0.2 Von=0.8
.ENDS Driver_Op_Discharge_S3
*$
.subckt Current_Limit_Curr_Limit_S5 1 2 3 4  
S_Curr_Limit_S5         3 4 1 2 _Curr_Limit_S5
RS_Curr_Limit_S5         1 2 1G
.MODEL         _Curr_Limit_S5 VSWITCH Roff=1e6 Ron=1m Voff=0.25 Von=0.75
.ends Current_Limit_Curr_Limit_S5
*$
.subckt Current_Limit_Curr_Limit_S3 1 2 3 4  
S_Curr_Limit_S3         3 4 1 2 _Curr_Limit_S3
RS_Curr_Limit_S3         1 2 1G
.MODEL         _Curr_Limit_S3 VSWITCH Roff=100e6 Ron=1u Voff=0.1 Von=0.9
.ends Current_Limit_Curr_Limit_S3
*$
.subckt ErrorAmp_U_S4 1 2 3 4  
S_U_S4         3 4 1 2 _U_S4
RS_U_S4         1 2 1G
.MODEL         _U_S4 VSWITCH Roff=100e6 Ron=1m Voff=0.2 Von=0.8
.ends ErrorAmp_U_S4
*$
.subckt SoftStart_SoftStart_S1 1 2 3 4  
S_SoftStart_S1         3 4 1 2 _SoftStart_S1
RS_SoftStart_S1         1 2 1G
.MODEL         _SoftStart_S1 VSWITCH Roff=1e9 Ron=100 Voff=0.2 Von=0.8
.ends SoftStart_SoftStart_S1
*$
.SUBCKT D_D1 1 2
D1 1 2 D_D1
.ENDS D_D1
*$
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.01 N=0.1  )
*$
.SUBCKT D_D1special 1 2
D1 1 2 DD1spec
.MODEL DD1spec D( IS=1e-15 TT=10p Rs=0.05 N=0.1  )
.ENDS D_D1special
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 250p
.ENDS COMP_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 500p
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT COMPHYS2_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
+ T=10
EIN INP1 INM1 INP INM 1 
EHYS INM2 INM1 VALUE { IF( V(1) > {VTHRESH},-V(HYS)/2,V(HYS)/2) }
EOUT OUT 0 VALUE { IF( V(INP1)>V(INM2), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 {T*1e-10}
RINP1 INP1 0 10K
RINM2 INM2 0 10K
.ENDS COMPHYS2_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 250p
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 250p
.ENDS AND3_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 250p
.ENDS AND4_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 250p
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 250p
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT NAND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 250p
.ENDS NAND4_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 250p
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 250p
.ENDS OR3_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 250p
.ENDS OR4_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 250p
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT NOR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 250p
.ENDS NOR3_BASIC_GEN
*$
.SUBCKT NOR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 250p
.ENDS NOR4_BASIC_GEN
*$
.SUBCKT NOR5_BASIC_GEN A B C D E Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 250p
.ENDS NOR5_BASIC_GEN
*$
.SUBCKT NOR6_BASIC_GEN A B C D E F Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH} |
+ V(F) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 250p
.ENDS NOR6_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 250p
.ENDS INV_BASIC_GEN
*$
.SUBCKT XOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 250p
.ENDS XOR2_BASIC_GEN
*$
.SUBCKT XNOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 250p
.ENDS XNOR2_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 250p
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 250p
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 250p
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 250p
.ENDS BUF_BASIC_GEN
*$
**Set has higher priority in this latch
.SUBCKT SRLATCHSHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R)>{VTHRESH},-5, 0))}
CQint Qint 0 250p
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 250p 
Cdummy2 QB 0 250p 
.IC V(Qint) {VSS}
.ENDS SRLATCHSHP_BASIC_GEN
*$
**Reset has higher priority in this latch
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 250p
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 250p 
Cdummy2 QB 0 250p
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$
**Reset has higher priority in this latch and active low set and reset - basically NAND based SR latch
.SUBCKT SBRBLATCHRHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB) < {VTHRESH},5, 0))}
CQint Qint 0 250p
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.ENDS SBRBLATCHRHP_BASIC_GEN
*$
**Reset has higher priority in this latch and active low set and reset - basically NAND based SR latch
.SUBCKT SBRBLATCHSHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB) < {VTHRESH},-5, 0))}
CQint Qint 0 250p
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.ENDS SBRBLATCHSHP_BASIC_GEN
*$
.SUBCKT DFFSBRB_SHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB)<{VTHRESH},-5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 250p
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 250pF 
Cdummy2 QB 0 250pF 
.IC V(Qint) {VSS}
.ENDS DFFSBRB_SHPBASIC_GEN
*$
.SUBCKT DFFSR_SHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R) > {VTHRESH},-5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 250p
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 250pF 
Cdummy2 QB 0 250pF 
.IC V(Qint) {VSS}
.ENDS DFFSR_SHPBASIC_GEN
*$
.SUBCKT DFFSBRB_RHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB)< {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 250p
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 5
D_D11 0 Qint D_D1 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 250pF 
Cdummy2 QB 0 250pF 
.IC V(Qint) {VSS}
.ENDS DFFSBRB_RHPBASIC_GEN
*$
.SUBCKT DFFSR_RHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 2n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}  
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S) > {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSR_RHPBASIC_GEN
*$
**** SPM_Mono_POS  ***************************************************************************************
* FUNCTION: SHORT TIME PULSE GENERATOR AT NEG INPUT EDGE
* INPUTS/OUTPUTS: ONE DIGITAL INPUT: A, TWO DIG OUTPUT PINS: Q Qn
* DESCRIPTION: CREATE A PW PULSE WIDTH AT -VE EDGE OF INPUT, PULSE WIDTH OF INPUT NEEDS TO BE GREATER THAN PW PARAMETER VALUE
**********************
.SUBCKT MONOPOS_PS in Q Qn PARAMS: PW=1u 
****buffer*********
*RA in 0 1e11
*CA in 0 0.01pF
*VS VSUP 0 DC 1
**** boolean ************
*EBUF1 Y1 0 VALUE={IF(V(in) > .5 , 1, 0)}
*ROUTpp1 Y1 0 1e11
**** add delay lines ****
*XNSW1 Y2 Y1  0 NSW_PS PARAMS: RONval={(PW+1e-15)/(1e-12*0.693)} VTHval=0.5
*XPSW1 Y2 Y1 VSUP PSW_PS PARAMS: RONval={(PW+1e-15)/(1e-12*0.693)} VTHval=0.5
*CDEL1 Y2 0 1pF
*ETHRESH Y3 0 VALUE={IF(V(Y2) > 0.5, 0, 1)}
*ROUTp Y3 0 1e11
* ************add rise and fall *****
**XNSW2 Y4 Y3 0 NSW_PS PARAMS: RONval=(1e-12/1e-12*2.3) VTHval=0.5
**XPSW2 Y4 Y3 VSUP PSW_PS PARAMS: RONval=(1e-12/1e-12*2.3) VTHval=0.5
**CDEL2 Y4 0 1pF
************XOR2***********
*EXOR2 P 0 VALUE={IF(V(in) > 0.5 ^ V(Y3) > .5, 1, 0)}
*ROUTpp2 P 0 1e11
**********AND************
*EAND2 Y5 0 VALUE={IF(V(in) > 0.5 & V(P) > 0.5 , 0, 1)}
*ROUTpp3 Y5 0 1e11
* add rise and fall *****
*XNSW3 Q Y5 0 NSW_PS PARAMS: RONval=(1e-9/1e-12*2.3) VTHval=0.5
*XPSW3 Q Y5 VSUP PSW_PS PARAMS: RONval=(1e-9/1e-12*2.3) VTHval=0.5
*ROUTq Q 0 1e11
***********end of AND2********************
* add rise and fall + inversion *****
*XNSW4 Qn Q 0 NSW_PS PARAMS: RONval=(1e-9/1e-12*2.3) VTHval=0.5
*XPSW4 Qn Q VSUP PSW_PS PARAMS: RONval=(1e-9/1e-12*2.3) VTHval=0.5
*ROUTqn Qn 0 1e11
*******************************new take on delay*************
VS VSUP 0 DC 1
GIN VSUP YA VALUE={IF(V(IN)>0.5, V(VSUP)/1000K, 0)}
GDIS YA 0 VALUE={IF(V(IN)>0.5,0, V(YA)/1m)}
CIN YA 0 250p IC=0
RIN YA 0 1e11
EABM1 YTD 0 VALUE={IF(V(YA)> {PW*1000}, 1, 0)}
RYTD YTD 0 1e11
EXOR P 0 VALUE={IF(V(YTD) > 0.5 ^ V(IN) > .5, 1, 0)}
ROUTpp2 P 0 1e11
EAND1 Q1 0 VALUE={ IF(V(P)>0.5 & V(IN)>0.5, 1, 0)}
Ro1 Q1 Q 1m
Co1 Q 0 1p
ROUT2 Q 0 1e11
EAND2 Qn1 0 VALUE={ IF(V(Q)>0.5, 0, 1)}
Ro2 Qn1 Qn 1m
Co2 Qn 0 1p
ROUT4 Qn 0 1e11
.ENDS MONOPOS_PS
*$
.SUBCKT LDCR 1 2 PARAMS: L=1u DCR=20m IC=0
L1 1 INT1 {L} IC={IC}
R1 INT1 2 {DCR}
.ENDS LDCR
*$
.SUBCKT CESR 1 2 PARAMS: C=10u ESR=2m ESL=1n
C1 1 INT1 {C}
R1 INT1 INT2 {ESR}
L1 INT2 2 {ESL}
.ENDS CESR
*$
