
---------- Begin Simulation Statistics ----------
final_tick                               263170129000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  75025                       # Simulator instruction rate (inst/s)
host_mem_usage                                1059200                       # Number of bytes of host memory used
host_op_rate                                   146151                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1332.89                       # Real time elapsed on the host
host_tick_rate                              197443351                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000003                       # Number of instructions simulated
sim_ops                                     194802755                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.263170                       # Number of seconds simulated
sim_ticks                                263170129000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             54770207                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            1001702                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           8642133                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          58908219                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           10505782                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        54770207                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         44264425                       # Number of indirect misses.
system.cpu.branchPred.lookups                58908219                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3028952                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      6882311                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 137095327                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 83986249                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           8649732                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   22766745                       # Number of branches committed
system.cpu.commit.bw_lim_events               7778275                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           52866                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts       187136565                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000003                       # Number of instructions committed
system.cpu.commit.committedOps              194802755                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    198854319                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.979625                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.993895                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    140461070     70.64%     70.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     17425191      8.76%     79.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      9549518      4.80%     84.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     11047345      5.56%     89.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      5541905      2.79%     92.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3180265      1.60%     94.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2253902      1.13%     95.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1616848      0.81%     96.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      7778275      3.91%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    198854319                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                    1640787                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              1335661                       # Number of function calls committed.
system.cpu.commit.int_insts                 193397050                       # Number of committed integer instructions.
system.cpu.commit.loads                      24613514                       # Number of loads committed
system.cpu.commit.membars                       34680                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       639959      0.33%      0.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        153145701     78.62%     78.94% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          164750      0.08%     79.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           337441      0.17%     79.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          56925      0.03%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            608      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             550      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           46556      0.02%     79.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           96364      0.05%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         509233      0.26%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           351      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd          121      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt          433      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv           42      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult          121      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        24538910     12.60%     92.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       14422927      7.40%     99.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        74604      0.04%     99.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       767159      0.39%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         194802755                       # Class of committed instruction
system.cpu.commit.refs                       39803600                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000003                       # Number of Instructions Simulated
system.cpu.committedOps                     194802755                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.631701                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.631701                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data     36373748                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     36373748                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 63651.842162                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63651.842162                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59100.431661                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59100.431661                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     35633015                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35633015                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  47149020000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  47149020000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020364                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020364                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data       740733                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        740733                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       311924                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       311924                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  25342797000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  25342797000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.011789                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011789                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       428809                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       428809                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data     15190661                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15190661                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85511.214744                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85511.214744                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84298.613646                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84298.613646                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     15014465                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15014465                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15066733993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15066733993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011599                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011599                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       176196                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       176196                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         3652                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3652                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14545219993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14545219993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011359                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011359                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       172544                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       172544                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.868266                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    38.625000                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs              2376                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        75719                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          309                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     51564409                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     51564409                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67852.313530                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67852.313530                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66330.453150                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66330.453150                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     50647480                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50647480                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  62215753993                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  62215753993                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017782                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017782                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       916929                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         916929                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data       315576                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       315576                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  39888016993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  39888016993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011662                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011662                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data       601353                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       601353                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     51564409                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     51564409                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67852.313530                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67852.313530                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66330.453150                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66330.453150                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     50647480                       # number of overall hits
system.cpu.dcache.overall_hits::total        50647480                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  62215753993                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  62215753993                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017782                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017782                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       916929                       # number of overall misses
system.cpu.dcache.overall_misses::total        916929                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data       315576                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       315576                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  39888016993                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  39888016993                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011662                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011662                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data       601353                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       601353                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 263170129000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 598479                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          640                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          248                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             85.487275                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        103728321                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.703864                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999711                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999711                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 263170129000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            599503                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         103728321                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.703864                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51249878                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       367572                       # number of writebacks
system.cpu.dcache.writebacks::total            367572                       # number of writebacks
system.cpu.decode.BlockedCycles              37867318                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              456581311                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                117370997                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  60435808                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                8680873                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               4813221                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    39343532                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                       1225976                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 263170129000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                    20608692                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        179238                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 263170129000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 263170129000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                    58908219                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  33381443                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      91944977                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes               5096873                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles        18461                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      247630985                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                13450                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          685                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles         63443                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                17361746                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         68                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.branchRate                  0.223841                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles          128446260                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           13534734                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.940954                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          229168217                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.131631                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.351689                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                156400866     68.25%     68.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3163231      1.38%     69.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3051242      1.33%     70.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3490984      1.52%     72.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3223014      1.41%     73.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  3765137      1.64%     75.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  3850759      1.68%     77.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  3842805      1.68%     78.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 48380179     21.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            229168217                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                   2409467                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   843161                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst     33381222                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     33381222                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 29453.237280                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29453.237280                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 28733.758567                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28733.758567                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     25490900                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25490900                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 232395526079                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 232395526079                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.236370                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.236370                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst      7890322                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       7890322                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       880794                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       880794                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 201410085218                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 201410085218                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.209984                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.209984                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      7009528                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      7009528                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    11.475014                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs             18290                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs       209878                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     33381222                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     33381222                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 29453.237280                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29453.237280                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 28733.758567                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28733.758567                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     25490900                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25490900                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst 232395526079                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 232395526079                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.236370                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.236370                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst      7890322                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        7890322                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst       880794                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       880794                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 201410085218                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 201410085218                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.209984                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.209984                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst      7009528                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      7009528                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     33381222                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     33381222                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 29453.237280                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29453.237280                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 28733.758567                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28733.758567                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     25490900                       # number of overall hits
system.cpu.icache.overall_hits::total        25490900                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst 232395526079                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 232395526079                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.236370                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.236370                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst      7890322                       # number of overall misses
system.cpu.icache.overall_misses::total       7890322                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst       880794                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       880794                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 201410085218                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 201410085218                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.209984                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.209984                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst      7009528                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      7009528                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 263170129000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                7007962                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0          191                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs              4.636607                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         73771972                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.945354                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999787                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999787                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 263170129000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs           7009528                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          73771972                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.945354                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32500428                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks      7007962                       # number of writebacks
system.cpu.icache.writebacks::total           7007962                       # number of writebacks
system.cpu.idleCycles                        34001913                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts             11166617                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 32021613                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.157919                       # Inst execution rate
system.cpu.iew.exec_refs                     59916331                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   20597681                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                23394144                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              51126560                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts             183281                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            463972                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             27909232                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           381926721                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              39318650                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          16592936                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             304729712                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  43408                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3397138                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                8680873                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3460388                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1870                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          1826743                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        43481                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation        45444                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        81260                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads     26513046                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores     12719146                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents          45444                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      9251250                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        1915367                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 322355510                       # num instructions consuming a value
system.cpu.iew.wb_count                     297021754                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.657714                       # average fanout of values written-back
system.cpu.iew.wb_producers                 212017828                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.128630                       # insts written-back per cycle
system.cpu.iew.wb_sent                      300683103                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                405825657                       # number of integer regfile reads
system.cpu.int_regfile_writes               244051510                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 263170129000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.379982                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.379982                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3103171      0.97%      0.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             252144718     78.47%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               222307      0.07%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                359952      0.11%     79.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               60160      0.02%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                5853      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  2      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   1      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  846      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                76016      0.02%     79.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               120542      0.04%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              537084      0.17%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                805      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             200      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            1291      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             137      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           1019      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             42320918     13.17%     93.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            21359300      6.65%     99.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          139929      0.04%     99.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         868397      0.27%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              321322648                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1941664                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             3857087                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1833126                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2479863                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     5432465                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016907                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 5079408     93.50%     93.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     93.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     93.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     93.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     93.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    47      0.00%     93.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     93.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     93.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     93.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     93.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     93.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      6      0.00%     93.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     93.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   2714      0.05%     93.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     93.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    119      0.00%     93.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   438      0.01%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  149      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     93.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 223509      4.11%     97.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 92178      1.70%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              1124      0.02%     99.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            32773      0.60%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              321710278                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          875408858                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    295188628                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         566611685                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  381375069                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 321322648                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              551652                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       187123964                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           2019967                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved         498786                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    257502129                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     229168217                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.402126                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.217309                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           142901339     62.36%     62.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            16761062      7.31%     69.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            14251542      6.22%     75.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11604458      5.06%     80.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            11137375      4.86%     85.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            11340038      4.95%     90.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            11523792      5.03%     95.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             6336202      2.76%     98.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             3312409      1.45%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       229168217                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.220969                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 263170129000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                    33392945                       # TLB accesses on write requests
system.cpu.itb.wrMisses                        342006                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 263170129000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 263170129000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads           2694087                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2304574                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             51126560                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            27909232                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               136229449                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    342                       # number of misc regfile writes
system.cpu.numCycles                        263170130                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON    263170129000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                29553447                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             220583257                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              176                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                1001603                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                120711756                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 106987                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                169123                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups            1047237525                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              432575431                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           476357500                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  61322806                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                7340951                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                8680873                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               8871894                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                255774234                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           2784384                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        622286227                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          27441                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1749                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   6238552                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1680                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    573015364                       # The number of ROB reads
system.cpu.rob.rob_writes                   794733375                       # The number of ROB writes
system.cpu.timesIdled                         2734171                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   504                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks        45582                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         45582                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 67865.972050                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 67865.972050                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     21852843                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     21852843                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          322                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            322                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst      7007564                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7007564                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 111475.972446                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 111475.972446                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 91478.262282                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91478.262282                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        6668162                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            6668162                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst  37835168000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  37835168000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.048434                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.048434                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst       339402                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           339402                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst  31046533001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  31046533001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.048432                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.048432                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst       339387                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       339387                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data        170755                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            170755                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107969.792976                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107969.792976                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87970.932133                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87970.932133                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             51445                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 51445                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data  12881876000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12881876000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.698720                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.698720                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data          119310                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              119310                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10495548000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10495548000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.698703                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.698703                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data       119307                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         119307                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data       428748                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        428748                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 123726.121869                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 123726.121869                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 103728.226372                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103728.226372                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        283165                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            283165                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data  18012420000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  18012420000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.339554                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.339554                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data       145583                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          145583                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data           17                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           17                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  15099303000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  15099303000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.339514                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.339514                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       145566                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       145566                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data         1850                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1850                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::.cpu.data  1169.197397                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1169.197397                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 30151.843818                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 30151.843818                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data             1389                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1389                       # number of UpgradeReq hits
system.l2.UpgradeReq_miss_latency::.cpu.data       539000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       539000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::.cpu.data     0.249189                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.249189                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::.cpu.data            461                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                461                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data     13900000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     13900000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.249189                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.249189                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data          461                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           461                       # number of UpgradeReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks      6995190                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      6995190                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      6995190                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          6995190                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       367572                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       367572                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       367572                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           367572                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst          7007564                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           599503                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7607067                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 111475.972446                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 116629.340904                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113734.953955                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 91478.262282                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 96630.653181                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93736.775562                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst              6668162                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               334610                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7002772                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst  37835168000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30894296000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      68729464000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.048434                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.441854                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.079439                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst             339402                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             264893                       # number of demand (read+write) misses
system.l2.demand_misses::total                 604295                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst  31046533001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  25594851000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  56641384001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.048432                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.441821                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.079434                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst        339387                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        264873                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            604260                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst         7007564                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          599503                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7607067                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 111475.972446                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 116629.340904                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113734.953955                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 91478.262282                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 96630.653181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 67865.972050                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93722.996788                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst             6668162                       # number of overall hits
system.l2.overall_hits::.cpu.data              334610                       # number of overall hits
system.l2.overall_hits::total                 7002772                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst  37835168000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30894296000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     68729464000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.048434                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.441854                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.079439                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst            339402                       # number of overall misses
system.l2.overall_misses::.cpu.data            264893                       # number of overall misses
system.l2.overall_misses::total                604295                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 35                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst  31046533001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  25594851000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     21852843                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  56663236844                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.048432                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.441821                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.079476                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst       339387                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       264873                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           604582                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued              423                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED 263170129000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                    2                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                 426                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     8                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 263170129000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 263170129000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         679846                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2251                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          959                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          800                       # Occupied blocks per task id
system.l2.tags.avg_refs                     22.159157                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                122294534                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     386.890731                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2450.904859                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1254.251350                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     0.844196                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.094456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.598365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.306214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999241                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 263170129000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    683942                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                 122294534                       # Number of tag accesses
system.l2.tags.tagsinuse                  4092.891136                       # Cycle average of tags in use
system.l2.tags.total_refs                    15155578                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                        59                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              161214                       # number of writebacks
system.l2.writebacks::total                    161214                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     343656.51                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                42569.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples    161147.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    339385.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    262361.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       322.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     23819.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       146.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    147.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        39.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     39.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst     82535081                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         82535081                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst          82535081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          64413389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher        78307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             147026777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       39205422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         82535081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         64413389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher        78307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            186232200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       39205422                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             39205422                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       297140                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    164.381396                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   112.453514                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   195.261671                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       166424     56.01%     56.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        76242     25.66%     81.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        23683      7.97%     89.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10457      3.52%     93.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6125      2.06%     95.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3620      1.22%     96.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2232      0.75%     97.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1764      0.59%     97.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6593      2.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       297140                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               38532352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                38693056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                  160704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10312256                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys             10317696                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst     21720768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      21720768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst       21720768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16951680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher        20608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           38693056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     10317696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10317696                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst       339387                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       264870                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher          322                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     40109.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45326.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     37000.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst     21720640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16791104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher        20608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 82534594.950173854828                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 63803228.975124306977                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 78306.759503089357                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst  13612474500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  12005635750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher     11914244                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks       161214                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  38985145.72                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks     10312256                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 39184751.093084737659                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 6284951281750                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                    67                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         9583                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             1409768                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             152099                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         9583                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst          339387                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          264870                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher          322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              604579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       161214                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             161214                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    61.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             35788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             45686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             52018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             48532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             32299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             30635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             36734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             35306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            30303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            39169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            38388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            36161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            39145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            45651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             10359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12464                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.002986744500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 263170129000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         9583                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      62.825420                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     53.780587                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.358066                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          9167     95.66%     95.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          402      4.19%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            6      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            5      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9583                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  502536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   87034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    604579                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                604579                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      604579                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 61.22                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   368558                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                   2511                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 3010340000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  263169747000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             25630024494                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  14341249494                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         9583                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.814046                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.783491                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.024773                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5776     60.27%     60.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               96      1.00%     61.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3453     36.03%     97.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              236      2.46%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      0.21%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9583                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   161214                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               161214                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     161214                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                60.50                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   97496                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          11371945170                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               1053221400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     70606063590                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            516.316471                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   1000195000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    8081840000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  20366037750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  61154405750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   17728762000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 154838888500                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            712318080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                559796655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     23483298240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              2150646540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         19105469760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       6435761400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           135879072255                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         236358882750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              392303880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          11626906170                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               1068379620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     68006350020                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            513.773787                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1134677000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    7991360000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  22970899500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  63577284000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   18359179750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 149136728750                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            754521600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                567849645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     24413599680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              2148118980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         18891575040.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       7273534020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           135209913915                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         235683108750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              448789500                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1809497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1809497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1809497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     49010752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     49010752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                49010752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 263170129000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          1849783990                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3234487008                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            605043                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  605043    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              605043                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       600585                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1204918                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp             485275                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       161214                       # Transaction distribution
system.membus.trans_dist::CleanEvict           438661                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              464                       # Transaction distribution
system.membus.trans_dist::ReadExReq            119304                       # Transaction distribution
system.membus.trans_dist::ReadExResp           119304                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        485275                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     21025054                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1801185                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              22826239                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    896993664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     61892800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              958886464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 263170129000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        29968398991                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       21029473110                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             8.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1803215141                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.snoopTraffic                  10443392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8291206                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.017829                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.133133                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8144269     98.23%     98.23% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 146052      1.76%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    885      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8291206                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests        20063                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          885                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7607007                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       125978                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     15217322                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         126863                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          682289                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp           7438276                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       528786                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      7007962                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          749539                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              479                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1850                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1850                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           170755                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          170755                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7009528                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       428748                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
