A half adder is capable of adding two bits with no carry. Note that the rightmost colum is given by A XOR B and the leftmost colum is 0 unless A AND B = 1
Implementation in verilog along with testbench is given.
![Web capture_25-3-2022_112843_](https://user-images.githubusercontent.com/32145795/160151249-91ca0514-7fe1-4f75-b2aa-09d0f5244734.jpeg)
