---
layout: page
title: "CovertCraft"
timeline: "Aug 2024 - Present"
order: 1
supervisor: "Prof. Mainak Chaudhuri & Prof. Debadatta Mishra"
domain: ["Systems", "Hardware Deployment"]
language: Verilog
thumbnail-img: /assets/img/fpga.png
# description: "A billing system using the MERN stack with dynamic reports and a user-friendly interface."
permalink: /proj/covertcraft
---
CovertCraft demonstrates a timing-based covert channel on a fully associative cache with random replacement policy on a Spartan-3E FPGA board, achieving a communication bandwidth as high as <strong>1 Mbps</strong> on a small 16-entry cache while maintaining a near-zero expected bit error rate.

<strong>Supervisors:</strong> <br>
Prof. Mainak Chaudhuri & Prof. Debadatta Mishra, CSE dept, IIT Kanpur

<strong>Mentor: </strong> Ms. Yashika Verma, PhD student, CSE dept, IIT Kanpur

Add content

<strong>GitLab Repo Link:</strong> <a href="https://git.cse.iitk.ac.in/dhruv22/covertchannelattackonfpga" target="_blank"><i class="fab fa-github"></i> CovertCraft </a> (To gain access to the repository, kindly contact CSE department, IIT Kanpur: <a href="https://www.cse.iitk.ac.in" target="_blank"> CSE IITK</a>)
