VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/synthesis/fabric_FullAdder32_post_synth.eblif --clock_modeling ideal --device castor10x8_heterogeneous --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/placement/fabric_FullAdder32_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/routing/fabric_FullAdder32_post_synth.route --route_chan_width 160 --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_openfpga.sdc --absorb_buffer_luts off --constant_net_method route --skip_sync_clustering_and_routing_results off --circuit_format eblif --analysis --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --top FullAdder32

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: fabric_FullAdder32_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 17.0 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/placement/fabric_FullAdder32_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/routing/fabric_FullAdder32_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 19.3 MiB, delta_rss +2.3 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 20.1 MiB, delta_rss +0.8 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 3
Swept block(s)      : 3
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 20.1 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 20.1 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 20.1 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 168
    .input :      65
    .output:      33
    6-LUT  :      70
  Nets  : 135
    Avg Fanout:     2.8
    Max Fanout:    10.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 514
  Timing Graph Edges: 725
  Timing Graph Levels: 10
# Build Timing Graph took 0.00 seconds (max_rss 20.3 MiB, delta_rss +0.3 MiB)
Netlist contains 0 clocks
# Load Timing Constraints
Warning 167: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[0]'
Warning 168: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[1]'
Warning 169: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[2]'
Warning 170: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[3]'
Warning 171: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[4]'
Warning 172: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[5]'
Warning 173: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[6]'
Warning 174: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[7]'
Warning 175: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[8]'
Warning 176: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[9]'
Warning 177: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[10]'
Warning 178: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[11]'
Warning 179: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[12]'
Warning 180: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[13]'
Warning 181: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[14]'
Warning 182: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[15]'
Warning 183: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[16]'
Warning 184: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[17]'
Warning 185: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[18]'
Warning 186: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[19]'
Warning 187: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[20]'
Warning 188: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[21]'
Warning 189: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[22]'
Warning 190: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[23]'
Warning 191: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[24]'
Warning 192: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[25]'
Warning 193: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[26]'
Warning 194: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[27]'
Warning 195: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[28]'
Warning 196: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[29]'
Warning 197: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[30]'
Warning 198: set_input_delay command matched but was not applied to primary output '$iopadmap$sum[31]'
Warning 199: set_input_delay command matched but was not applied to primary output '$iopadmap$cout'
Warning 200: set_output_delay command matched but was not applied to primary input '$iopadmap$cin'
Warning 201: set_output_delay command matched but was not applied to primary input '$iopadmap$b[0]'
Warning 202: set_output_delay command matched but was not applied to primary input '$iopadmap$b[1]'
Warning 203: set_output_delay command matched but was not applied to primary input '$iopadmap$b[2]'
Warning 204: set_output_delay command matched but was not applied to primary input '$iopadmap$b[3]'
Warning 205: set_output_delay command matched but was not applied to primary input '$iopadmap$b[4]'
Warning 206: set_output_delay command matched but was not applied to primary input '$iopadmap$b[5]'
Warning 207: set_output_delay command matched but was not applied to primary input '$iopadmap$b[6]'
Warning 208: set_output_delay command matched but was not applied to primary input '$iopadmap$b[7]'
Warning 209: set_output_delay command matched but was not applied to primary input '$iopadmap$b[8]'
Warning 210: set_output_delay command matched but was not applied to primary input '$iopadmap$b[9]'
Warning 211: set_output_delay command matched but was not applied to primary input '$iopadmap$b[10]'
Warning 212: set_output_delay command matched but was not applied to primary input '$iopadmap$b[11]'
Warning 213: set_output_delay command matched but was not applied to primary input '$iopadmap$b[12]'
Warning 214: set_output_delay command matched but was not applied to primary input '$iopadmap$b[13]'
Warning 215: set_output_delay command matched but was not applied to primary input '$iopadmap$b[14]'
Warning 216: set_output_delay command matched but was not applied to primary input '$iopadmap$b[15]'
Warning 217: set_output_delay command matched but was not applied to primary input '$iopadmap$b[16]'
Warning 218: set_output_delay command matched but was not applied to primary input '$iopadmap$b[17]'
Warning 219: set_output_delay command matched but was not applied to primary input '$iopadmap$b[18]'
Warning 220: set_output_delay command matched but was not applied to primary input '$iopadmap$b[19]'
Warning 221: set_output_delay command matched but was not applied to primary input '$iopadmap$b[20]'
Warning 222: set_output_delay command matched but was not applied to primary input '$iopadmap$b[21]'
Warning 223: set_output_delay command matched but was not applied to primary input '$iopadmap$b[22]'
Warning 224: set_output_delay command matched but was not applied to primary input '$iopadmap$b[23]'
Warning 225: set_output_delay command matched but was not applied to primary input '$iopadmap$b[24]'
Warning 226: set_output_delay command matched but was not applied to primary input '$iopadmap$b[25]'
Warning 227: set_output_delay command matched but was not applied to primary input '$iopadmap$b[26]'
Warning 228: set_output_delay command matched but was not applied to primary input '$iopadmap$b[27]'
Warning 229: set_output_delay command matched but was not applied to primary input '$iopadmap$b[28]'
Warning 230: set_output_delay command matched but was not applied to primary input '$iopadmap$b[29]'
Warning 231: set_output_delay command matched but was not applied to primary input '$iopadmap$b[30]'
Warning 232: set_output_delay command matched but was not applied to primary input '$iopadmap$b[31]'
Warning 233: set_output_delay command matched but was not applied to primary input '$iopadmap$a[0]'
Warning 234: set_output_delay command matched but was not applied to primary input '$iopadmap$a[1]'
Warning 235: set_output_delay command matched but was not applied to primary input '$iopadmap$a[2]'
Warning 236: set_output_delay command matched but was not applied to primary input '$iopadmap$a[3]'
Warning 237: set_output_delay command matched but was not applied to primary input '$iopadmap$a[4]'
Warning 238: set_output_delay command matched but was not applied to primary input '$iopadmap$a[5]'
Warning 239: set_output_delay command matched but was not applied to primary input '$iopadmap$a[6]'
Warning 240: set_output_delay command matched but was not applied to primary input '$iopadmap$a[7]'
Warning 241: set_output_delay command matched but was not applied to primary input '$iopadmap$a[8]'
Warning 242: set_output_delay command matched but was not applied to primary input '$iopadmap$a[9]'
Warning 243: set_output_delay command matched but was not applied to primary input '$iopadmap$a[10]'
Warning 244: set_output_delay command matched but was not applied to primary input '$iopadmap$a[11]'
Warning 245: set_output_delay command matched but was not applied to primary input '$iopadmap$a[12]'
Warning 246: set_output_delay command matched but was not applied to primary input '$iopadmap$a[13]'
Warning 247: set_output_delay command matched but was not applied to primary input '$iopadmap$a[14]'
Warning 248: set_output_delay command matched but was not applied to primary input '$iopadmap$a[15]'
Warning 249: set_output_delay command matched but was not applied to primary input '$iopadmap$a[16]'
Warning 250: set_output_delay command matched but was not applied to primary input '$iopadmap$a[17]'
Warning 251: set_output_delay command matched but was not applied to primary input '$iopadmap$a[18]'
Warning 252: set_output_delay command matched but was not applied to primary input '$iopadmap$a[19]'
Warning 253: set_output_delay command matched but was not applied to primary input '$iopadmap$a[20]'
Warning 254: set_output_delay command matched but was not applied to primary input '$iopadmap$a[21]'
Warning 255: set_output_delay command matched but was not applied to primary input '$iopadmap$a[22]'
Warning 256: set_output_delay command matched but was not applied to primary input '$iopadmap$a[23]'
Warning 257: set_output_delay command matched but was not applied to primary input '$iopadmap$a[24]'
Warning 258: set_output_delay command matched but was not applied to primary input '$iopadmap$a[25]'
Warning 259: set_output_delay command matched but was not applied to primary input '$iopadmap$a[26]'
Warning 260: set_output_delay command matched but was not applied to primary input '$iopadmap$a[27]'
Warning 261: set_output_delay command matched but was not applied to primary input '$iopadmap$a[28]'
Warning 262: set_output_delay command matched but was not applied to primary input '$iopadmap$a[29]'
Warning 263: set_output_delay command matched but was not applied to primary input '$iopadmap$a[30]'
Warning 264: set_output_delay command matched but was not applied to primary input '$iopadmap$a[31]'

Applied 3 SDC commands from '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clk' (Virtual Clock)

# Load Timing Constraints took 0.01 seconds (max_rss 20.5 MiB, delta_rss +0.2 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/packing/fabric_FullAdder32_post_synth.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.06 seconds).
# Load packing took 0.07 seconds (max_rss 60.1 MiB, delta_rss +39.4 MiB)
Warning 265: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io             : 98
   io_output     : 33
    outpad       : 33
   io_input      : 65
    inpad        : 65
  clb            : 7
   clb_lr        : 7
    fle          : 55
     fast6       : 31
      lut6       : 31
       lut       : 31
     ble5        : 39
      lut5       : 39
       lut       : 39

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		98	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		7	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.07 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.17 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.17 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.17 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.17 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.19 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 60.7 MiB, delta_rss +0.0 MiB)
Warning 266: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 267: Sized nonsensical R=0 transistor to minimum width
Warning 268: Sized nonsensical R=0 transistor to minimum width
Warning 269: Sized nonsensical R=0 transistor to minimum width
Warning 270: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.51 seconds (max_rss 60.7 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.52 seconds (max_rss 60.7 MiB, delta_rss +0.0 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/placement/fabric_FullAdder32_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/FullAdder32/FullAdder32/run_1/synth_1_1/impl_1_1_1/placement/fabric_FullAdder32_post_synth.place.

# Load Placement took 0.01 seconds (max_rss 60.7 MiB, delta_rss +0.0 MiB)

# Load Routing
Begin loading FPGA routing file.
Finished loading route file
# Load Routing took 0.02 seconds (max_rss 60.7 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 60.7 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -133069119
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 105 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 60.7 MiB, delta_rss +0.0 MiB)
Found 237 mismatches between routing and packing results.
Fixed 179 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 105 blocks
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 60.7 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         98                               0.336735                     0.663265   
       clb          7                                27.5714                      8.42857   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 11 out of 135 nets, 124 nets not absorbed.


Average number of bends per net: 3.06452  Maximum # of bends: 9

Number of global nets: 0
Number of routed nets (nonglobal): 124
Wire length results (in units of 1 clb segments)...
	Total wirelength: 1392, average net length: 11.2258
	Maximum net length: 30

Wire length results in terms of physical segments...
	Total wiring segments used: 625, average wire segments per net: 5.04032
	Maximum segments used by a net: 12
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   2 (  1.0%) |*
[      0.3:      0.4)   4 (  2.0%) |*
[      0.2:      0.3)  16 (  8.1%) |*****
[      0.1:      0.2)  14 (  7.1%) |****
[        0:      0.1) 162 ( 81.8%) |***********************************************
Maximum routing channel utilization:      0.41 at (8,2)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       3   1.667      160
                         1      58  20.250      160
                         2      65  23.917      160
                         3      42  11.917      160
                         4      28   6.000      160
                         5       4   0.583      160
                         6       0   0.000      160
                         7       1   0.167      160
                         8       1   0.250      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       0   0.000      160
                         2       1   0.500      160
                         3       1   0.500      160
                         4      10   1.800      160
                         5      24   4.900      160
                         6      27   6.900      160
                         7      27   7.400      160
                         8      39  13.600      160
                         9      38  14.700      160
                        10      29  11.200      160

Total tracks in x-direction: 1440, in y-direction: 1760

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.13218e+06
	Total used logic block area: 377258

Routing area (in minimum width transistor areas)...
	Total routing area: 1.24882e+06, per logic tile: 10406.8

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1   2880
                                                      Y      1   2816
                                                      X      4   3744
                                                      Y      4   3872

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1      0.0535
                                             4      0.0475

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1      0.0589
                                             4      0.0328

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1          0.0562
                             L4            0.04

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0      0.0562
                             L4    1        0.04

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[    4e-09:  4.1e-09)  1 (  3.0%) |***
[  4.1e-09:  4.1e-09)  0 (  0.0%) |
[  4.1e-09:  4.2e-09)  1 (  3.0%) |***
[  4.2e-09:  4.2e-09)  2 (  6.1%) |*******
[  4.2e-09:  4.3e-09)  8 ( 24.2%) |***************************
[  4.3e-09:  4.3e-09) 14 ( 42.4%) |************************************************
[  4.3e-09:  4.4e-09)  0 (  0.0%) |
[  4.4e-09:  4.4e-09)  2 (  6.1%) |*******
[  4.4e-09:  4.5e-09)  3 (  9.1%) |**********
[  4.5e-09:  4.6e-09)  2 (  6.1%) |*******

Final critical path delay (least slack): 6.64577 ns, Fmax: 150.472 MHz
Final setup Worst Negative Slack (sWNS): -1.64577 ns
Final setup Total Negative Slack (sTNS): -33.3107 ns

Final setup slack histogram:
[ -1.6e-09: -1.5e-09) 2 (  6.1%) |**********
[ -1.5e-09: -1.3e-09) 5 ( 15.2%) |*************************
[ -1.3e-09: -1.2e-09) 10 ( 30.3%) |*************************************************
[ -1.2e-09:   -1e-09) 5 ( 15.2%) |*************************
[   -1e-09: -8.4e-10) 2 (  6.1%) |**********
[ -8.4e-10: -6.8e-10) 2 (  6.1%) |**********
[ -6.8e-10: -5.2e-10) 2 (  6.1%) |**********
[ -5.2e-10: -3.5e-10) 1 (  3.0%) |*****
[ -3.5e-10: -1.9e-10) 0 (  0.0%) |
[ -1.9e-10: -3.1e-11) 4 ( 12.1%) |********************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 1.183e-05 sec
Full Max Req/Worst Slack updates 1 in 3.276e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.0858e-05 sec
Flow timing analysis took 0.00765146 seconds (0.00745209 STA, 0.000199376 slack) (2 full updates: 0 setup, 0 hold, 2 combined).
VPR suceeded
The entire flow of VPR took 0.86 seconds (max_rss 60.7 MiB)

Command line to execute: read_openfpga_arch -f /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_openfpga.xml

Confirm selected options when call command 'read_openfpga_arch':
--file, -f: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_openfpga.xml
Reading XML architecture '/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_openfpga.xml'...
Read OpenFPGA architecture
Warning 271: Automatically set circuit model 'RS_LATCH' to be default in its type.
Warning 272: Automatically set circuit model 'RS_CCFF' to be default in its type.
Use the default configurable memory model 'RS_LATCH' for circuit model 'frac_lut6' port 'sram')
Read OpenFPGA architecture took 0.02 seconds (max_rss 60.7 MiB, delta_rss +0.0 MiB)
Check circuit library
Checking circuit library passed.
Check circuit library took 0.00 seconds (max_rss 60.7 MiB, delta_rss +0.0 MiB)
Found 0 errors when checking configurable memory circuit models!
Found 0 errors when checking configuration protocol!
Found 0 errors when checking tile annotation!

Command line to execute: read_openfpga_simulation_setting -f /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/fixed_sim_openfpga.xml

Confirm selected options when call command 'read_openfpga_simulation_setting':
--file, -f: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/fixed_sim_openfpga.xml
Reading XML simulation setting '/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/fixed_sim_openfpga.xml'...
Read OpenFPGA simulation settings
Read OpenFPGA simulation settings took 0.00 seconds (max_rss 60.7 MiB, delta_rss +0.0 MiB)

Command line to execute: read_openfpga_bitstream_setting -f /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/bitstream_setting.xml

Confirm selected options when call command 'read_openfpga_bitstream_setting':
--file, -f: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/bitstream_setting.xml
Reading XML bitstream setting '/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/bitstream_setting.xml'...
Read OpenFPGA bitstream settings
Read OpenFPGA bitstream settings took 0.00 seconds (max_rss 60.7 MiB, delta_rss +0.0 MiB)

Command line to execute: link_openfpga_arch --sort_gsb_chan_node_in_edges

Confirm selected options when call command 'link_openfpga_arch':
--activity_file: off
--sort_gsb_chan_node_in_edges: on
--verbose: off
Link OpenFPGA architecture to VPR architecture
# Build fast look-up for physical tile pins
# Build fast look-up for physical tile pins took 0.00 seconds (max_rss 60.7 MiB, delta_rss +0.0 MiB)

Building annotation for physical modes in pb_type...Done
Check physical mode annotation for pb_types passed.

Building annotation about physical types for pb_type interconnection...Done

Building annotation between operating and physical pb_types...Done
Check physical pb_type annotation for pb_types passed.

Building annotation between physical pb_types and circuit models...Done
Check physical pb_type annotation for circuit model passed.

Building annotation between physical pb_types and mode selection bits...Done
Check pb_type annotation for mode selection bits passed.
Assigning unique indices for primitive pb_graph nodes...Done
Binding operating pb_graph nodes/pins to physical pb_graph nodes/pins...Done
Check pb_graph annotation for physical nodes and pins passed.
Binded 3 routing resource graph switches to circuit models
Binded 2 routing segments to circuit models
Binded 1 direct connections to circuit models
# Annotating rr_node with routed nets
# Annotating rr_node with routed nets took 0.00 seconds (max_rss 60.7 MiB, delta_rss +0.0 MiB)
Loaded node-to-net mapping
Annotating previous nodes for rr_node...Warning 273: Override the previous node 'IPIN:40439 side: (TOP,) (9,3,0)0)' by previous node 'IPIN:40448 side: (TOP,) (9,3,0)0)' for node 'SINK:40386  (9,3,0)0)' with in routing context annotation!
Warning 274: Override the previous node 'IPIN:40448 side: (TOP,) (9,3,0)0)' by previous node 'IPIN:40442 side: (TOP,) (9,3,0)0)' for node 'SINK:40386  (9,3,0)0)' with in routing context annotation!
Warning 275: Override the previous node 'IPIN:40442 side: (TOP,) (9,3,0)0)' by previous node 'IPIN:40443 side: (TOP,) (9,3,0)0)' for node 'SINK:40386  (9,3,0)0)' with in routing context annotation!
Warning 276: Override the previous node 'IPIN:40443 side: (TOP,) (9,3,0)0)' by previous node 'IPIN:40438 side: (TOP,) (9,3,0)0)' for node 'SINK:40386  (9,3,0)0)' with in routing context annotation!
Warning 277: Override the previous node 'IPIN:47105 side: (TOP,) (9,4,0)0)' by previous node 'IPIN:47109 side: (TOP,) (9,4,0)0)' for node 'SINK:47052  (9,4,0)0)' with in routing context annotation!
Warning 278: Override the previous node 'IPIN:40438 side: (TOP,) (9,3,0)0)' by previous node 'IPIN:40445 side: (TOP,) (9,3,0)0)' for node 'SINK:40386  (9,3,0)0)' with in routing context annotation!
Warning 279: Override the previous node 'IPIN:40445 side: (TOP,) (9,3,0)0)' by previous node 'IPIN:40447 side: (TOP,) (9,3,0)0)' for node 'SINK:40386  (9,3,0)0)' with in routing context annotation!
Warning 280: Override the previous node 'IPIN:40447 side: (TOP,) (9,3,0)0)' by previous node 'IPIN:40437 side: (TOP,) (9,3,0)0)' for node 'SINK:40386  (9,3,0)0)' with in routing context annotation!
Warning 281: Override the previous node 'IPIN:40437 side: (TOP,) (9,3,0)0)' by previous node 'IPIN:40446 side: (TOP,) (9,3,0)0)' for node 'SINK:40386  (9,3,0)0)' with in routing context annotation!
Warning 282: Override the previous node 'IPIN:40446 side: (TOP,) (9,3,0)0)' by previous node 'IPIN:40441 side: (TOP,) (9,3,0)0)' for node 'SINK:40386  (9,3,0)0)' with in routing context annotation!
Warning 283: Override the previous node 'IPIN:40452 side: (TOP,) (9,3,0)0)' by previous node 'IPIN:40459 side: (TOP,) (9,3,0)0)' for node 'SINK:40387  (9,3,0)0)' with in routing context annotation!
Warning 284: Override the previous node 'IPIN:33632 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33640 side: (TOP,) (8,2,0)0)' for node 'SINK:33570  (8,2,0)0)' with in routing context annotation!
Warning 285: Override the previous node 'IPIN:40459 side: (TOP,) (9,3,0)0)' by previous node 'IPIN:40451 side: (TOP,) (9,3,0)0)' for node 'SINK:40387  (9,3,0)0)' with in routing context annotation!
Warning 286: Override the previous node 'IPIN:40451 side: (TOP,) (9,3,0)0)' by previous node 'IPIN:40460 side: (TOP,) (9,3,0)0)' for node 'SINK:40387  (9,3,0)0)' with in routing context annotation!
Warning 287: Override the previous node 'IPIN:47109 side: (TOP,) (9,4,0)0)' by previous node 'IPIN:47103 side: (TOP,) (9,4,0)0)' for node 'SINK:47052  (9,4,0)0)' with in routing context annotation!
Warning 288: Override the previous node 'IPIN:40460 side: (TOP,) (9,3,0)0)' by previous node 'IPIN:40450 side: (TOP,) (9,3,0)0)' for node 'SINK:40387  (9,3,0)0)' with in routing context annotation!
Warning 289: Override the previous node 'IPIN:47117 side: (TOP,) (9,4,0)0)' by previous node 'IPIN:47116 side: (TOP,) (9,4,0)0)' for node 'SINK:47053  (9,4,0)0)' with in routing context annotation!
Warning 290: Override the previous node 'IPIN:40450 side: (TOP,) (9,3,0)0)' by previous node 'IPIN:40455 side: (TOP,) (9,3,0)0)' for node 'SINK:40387  (9,3,0)0)' with in routing context annotation!
Warning 291: Override the previous node 'IPIN:32442 side: (TOP,) (5,2,0)0)' by previous node 'IPIN:32438 side: (TOP,) (5,2,0)0)' for node 'SINK:32386  (5,2,0)0)' with in routing context annotation!
Warning 292: Override the previous node 'IPIN:40324 side: (RIGHT,) (8,3,0)0)' by previous node 'IPIN:40322 side: (RIGHT,) (8,3,0)0)' for node 'SINK:40237  (8,3,0)0)' with in routing context annotation!
Warning 293: Override the previous node 'IPIN:40455 side: (TOP,) (9,3,0)0)' by previous node 'IPIN:40453 side: (TOP,) (9,3,0)0)' for node 'SINK:40387  (9,3,0)0)' with in routing context annotation!
Warning 294: Override the previous node 'IPIN:47116 side: (TOP,) (9,4,0)0)' by previous node 'IPIN:47126 side: (TOP,) (9,4,0)0)' for node 'SINK:47053  (9,4,0)0)' with in routing context annotation!
Warning 295: Override the previous node 'IPIN:47103 side: (TOP,) (9,4,0)0)' by previous node 'IPIN:47110 side: (TOP,) (9,4,0)0)' for node 'SINK:47052  (9,4,0)0)' with in routing context annotation!
Warning 296: Override the previous node 'IPIN:40294 side: (TOP,) (8,3,0)0)' by previous node 'IPIN:40289 side: (TOP,) (8,3,0)0)' for node 'SINK:40235  (8,3,0)0)' with in routing context annotation!
Warning 297: Override the previous node 'IPIN:32438 side: (TOP,) (5,2,0)0)' by previous node 'IPIN:32443 side: (TOP,) (5,2,0)0)' for node 'SINK:32386  (5,2,0)0)' with in routing context annotation!
Warning 298: Override the previous node 'IPIN:40469 side: (RIGHT,) (9,3,0)0)' by previous node 'IPIN:40476 side: (RIGHT,) (9,3,0)0)' for node 'SINK:40388  (9,3,0)0)' with in routing context annotation!
Warning 299: Override the previous node 'IPIN:40289 side: (TOP,) (8,3,0)0)' by previous node 'IPIN:40297 side: (TOP,) (8,3,0)0)' for node 'SINK:40235  (8,3,0)0)' with in routing context annotation!
Warning 300: Override the previous node 'IPIN:40476 side: (RIGHT,) (9,3,0)0)' by previous node 'IPIN:40472 side: (RIGHT,) (9,3,0)0)' for node 'SINK:40388  (9,3,0)0)' with in routing context annotation!
Warning 301: Override the previous node 'IPIN:32455 side: (TOP,) (5,2,0)0)' by previous node 'IPIN:32450 side: (TOP,) (5,2,0)0)' for node 'SINK:32387  (5,2,0)0)' with in routing context annotation!
Warning 302: Override the previous node 'IPIN:32477 side: (RIGHT,) (5,2,0)0)' by previous node 'IPIN:32480 side: (RIGHT,) (5,2,0)0)' for node 'SINK:32389  (5,2,0)0)' with in routing context annotation!
Warning 303: Override the previous node 'IPIN:40485 side: (RIGHT,) (9,3,0)0)' by previous node 'IPIN:40482 side: (RIGHT,) (9,3,0)0)' for node 'SINK:40389  (9,3,0)0)' with in routing context annotation!
Warning 304: Override the previous node 'IPIN:33624 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33625 side: (TOP,) (8,2,0)0)' for node 'SINK:33569  (8,2,0)0)' with in routing context annotation!
Warning 305: Override the previous node 'IPIN:33772 side: (TOP,) (9,2,0)0)' by previous node 'IPIN:33777 side: (TOP,) (9,2,0)0)' for node 'SINK:33720  (9,2,0)0)' with in routing context annotation!
Warning 306: Override the previous node 'IPIN:40482 side: (RIGHT,) (9,3,0)0)' by previous node 'IPIN:40477 side: (RIGHT,) (9,3,0)0)' for node 'SINK:40389  (9,3,0)0)' with in routing context annotation!
Warning 307: Override the previous node 'IPIN:33777 side: (TOP,) (9,2,0)0)' by previous node 'IPIN:33782 side: (TOP,) (9,2,0)0)' for node 'SINK:33720  (9,2,0)0)' with in routing context annotation!
Warning 308: Override the previous node 'IPIN:33652 side: (RIGHT,) (8,2,0)0)' by previous node 'IPIN:33656 side: (RIGHT,) (8,2,0)0)' for node 'SINK:33571  (8,2,0)0)' with in routing context annotation!
Warning 309: Override the previous node 'IPIN:47110 side: (TOP,) (9,4,0)0)' by previous node 'IPIN:47112 side: (TOP,) (9,4,0)0)' for node 'SINK:47052  (9,4,0)0)' with in routing context annotation!
Warning 310: Override the previous node 'IPIN:40477 side: (RIGHT,) (9,3,0)0)' by previous node 'IPIN:40483 side: (RIGHT,) (9,3,0)0)' for node 'SINK:40389  (9,3,0)0)' with in routing context annotation!
Warning 311: Override the previous node 'IPIN:33656 side: (RIGHT,) (8,2,0)0)' by previous node 'IPIN:33649 side: (RIGHT,) (8,2,0)0)' for node 'SINK:33571  (8,2,0)0)' with in routing context annotation!
Warning 312: Override the previous node 'IPIN:33799 side: (RIGHT,) (9,2,0)0)' by previous node 'IPIN:33801 side: (RIGHT,) (9,2,0)0)' for node 'SINK:33722  (9,2,0)0)' with in routing context annotation!
Warning 313: Override the previous node 'IPIN:40483 side: (RIGHT,) (9,3,0)0)' by previous node 'IPIN:40478 side: (RIGHT,) (9,3,0)0)' for node 'SINK:40389  (9,3,0)0)' with in routing context annotation!
Warning 314: Override the previous node 'IPIN:33782 side: (TOP,) (9,2,0)0)' by previous node 'IPIN:33779 side: (TOP,) (9,2,0)0)' for node 'SINK:33720  (9,2,0)0)' with in routing context annotation!
Warning 315: Override the previous node 'IPIN:33625 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33626 side: (TOP,) (8,2,0)0)' for node 'SINK:33569  (8,2,0)0)' with in routing context annotation!
Warning 316: Override the previous node 'IPIN:33640 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33643 side: (TOP,) (8,2,0)0)' for node 'SINK:33570  (8,2,0)0)' with in routing context annotation!
Warning 317: Override the previous node 'IPIN:40322 side: (RIGHT,) (8,3,0)0)' by previous node 'IPIN:40320 side: (RIGHT,) (8,3,0)0)' for node 'SINK:40237  (8,3,0)0)' with in routing context annotation!
Warning 318: Override the previous node 'IPIN:47126 side: (TOP,) (9,4,0)0)' by previous node 'IPIN:47119 side: (TOP,) (9,4,0)0)' for node 'SINK:47053  (9,4,0)0)' with in routing context annotation!
Warning 319: Override the previous node 'IPIN:33784 side: (TOP,) (9,2,0)0)' by previous node 'IPIN:33787 side: (TOP,) (9,2,0)0)' for node 'SINK:33721  (9,2,0)0)' with in routing context annotation!
Warning 320: Override the previous node 'IPIN:40297 side: (TOP,) (8,3,0)0)' by previous node 'IPIN:40288 side: (TOP,) (8,3,0)0)' for node 'SINK:40235  (8,3,0)0)' with in routing context annotation!
Warning 321: Override the previous node 'IPIN:33626 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33630 side: (TOP,) (8,2,0)0)' for node 'SINK:33569  (8,2,0)0)' with in routing context annotation!
Warning 322: Override the previous node 'IPIN:40288 side: (TOP,) (8,3,0)0)' by previous node 'IPIN:40287 side: (TOP,) (8,3,0)0)' for node 'SINK:40235  (8,3,0)0)' with in routing context annotation!
Warning 323: Override the previous node 'IPIN:33643 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33641 side: (TOP,) (8,2,0)0)' for node 'SINK:33570  (8,2,0)0)' with in routing context annotation!
Warning 324: Override the previous node 'IPIN:47135 side: (RIGHT,) (9,4,0)0)' by previous node 'IPIN:47140 side: (RIGHT,) (9,4,0)0)' for node 'SINK:47054  (9,4,0)0)' with in routing context annotation!
Warning 325: Override the previous node 'IPIN:40287 side: (TOP,) (8,3,0)0)' by previous node 'IPIN:40290 side: (TOP,) (8,3,0)0)' for node 'SINK:40235  (8,3,0)0)' with in routing context annotation!
Warning 326: Override the previous node 'IPIN:40290 side: (TOP,) (8,3,0)0)' by previous node 'IPIN:40296 side: (TOP,) (8,3,0)0)' for node 'SINK:40235  (8,3,0)0)' with in routing context annotation!
Warning 327: Override the previous node 'IPIN:32480 side: (RIGHT,) (5,2,0)0)' by previous node 'IPIN:32479 side: (RIGHT,) (5,2,0)0)' for node 'SINK:32389  (5,2,0)0)' with in routing context annotation!
Warning 328: Override the previous node 'IPIN:40296 side: (TOP,) (8,3,0)0)' by previous node 'IPIN:40291 side: (TOP,) (8,3,0)0)' for node 'SINK:40235  (8,3,0)0)' with in routing context annotation!
Warning 329: Override the previous node 'IPIN:33641 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33635 side: (TOP,) (8,2,0)0)' for node 'SINK:33570  (8,2,0)0)' with in routing context annotation!
Warning 330: Override the previous node 'IPIN:47112 side: (TOP,) (9,4,0)0)' by previous node 'IPIN:47108 side: (TOP,) (9,4,0)0)' for node 'SINK:47052  (9,4,0)0)' with in routing context annotation!
Warning 331: Override the previous node 'IPIN:47140 side: (RIGHT,) (9,4,0)0)' by previous node 'IPIN:47132 side: (RIGHT,) (9,4,0)0)' for node 'SINK:47054  (9,4,0)0)' with in routing context annotation!
Warning 332: Override the previous node 'IPIN:40291 side: (TOP,) (8,3,0)0)' by previous node 'IPIN:40292 side: (TOP,) (8,3,0)0)' for node 'SINK:40235  (8,3,0)0)' with in routing context annotation!
Warning 333: Override the previous node 'IPIN:47119 side: (TOP,) (9,4,0)0)' by previous node 'IPIN:47125 side: (TOP,) (9,4,0)0)' for node 'SINK:47053  (9,4,0)0)' with in routing context annotation!
Warning 334: Override the previous node 'IPIN:47108 side: (TOP,) (9,4,0)0)' by previous node 'IPIN:47107 side: (TOP,) (9,4,0)0)' for node 'SINK:47052  (9,4,0)0)' with in routing context annotation!
Warning 335: Override the previous node 'IPIN:40292 side: (TOP,) (8,3,0)0)' by previous node 'IPIN:40286 side: (TOP,) (8,3,0)0)' for node 'SINK:40235  (8,3,0)0)' with in routing context annotation!
Warning 336: Override the previous node 'IPIN:40286 side: (TOP,) (8,3,0)0)' by previous node 'IPIN:40293 side: (TOP,) (8,3,0)0)' for node 'SINK:40235  (8,3,0)0)' with in routing context annotation!
Warning 337: Override the previous node 'IPIN:32450 side: (TOP,) (5,2,0)0)' by previous node 'IPIN:32460 side: (TOP,) (5,2,0)0)' for node 'SINK:32387  (5,2,0)0)' with in routing context annotation!
Warning 338: Override the previous node 'IPIN:40300 side: (TOP,) (8,3,0)0)' by previous node 'IPIN:40298 side: (TOP,) (8,3,0)0)' for node 'SINK:40236  (8,3,0)0)' with in routing context annotation!
Warning 339: Override the previous node 'IPIN:40293 side: (TOP,) (8,3,0)0)' by previous node 'IPIN:40295 side: (TOP,) (8,3,0)0)' for node 'SINK:40235  (8,3,0)0)' with in routing context annotation!
Warning 340: Override the previous node 'IPIN:40298 side: (TOP,) (8,3,0)0)' by previous node 'IPIN:40303 side: (TOP,) (8,3,0)0)' for node 'SINK:40236  (8,3,0)0)' with in routing context annotation!
Warning 341: Override the previous node 'IPIN:32475 side: (RIGHT,) (5,2,0)0)' by previous node 'IPIN:32472 side: (RIGHT,) (5,2,0)0)' for node 'SINK:32388  (5,2,0)0)' with in routing context annotation!
Warning 342: Override the previous node 'IPIN:40303 side: (TOP,) (8,3,0)0)' by previous node 'IPIN:40299 side: (TOP,) (8,3,0)0)' for node 'SINK:40236  (8,3,0)0)' with in routing context annotation!
Warning 343: Override the previous node 'IPIN:47132 side: (RIGHT,) (9,4,0)0)' by previous node 'IPIN:47133 side: (RIGHT,) (9,4,0)0)' for node 'SINK:47054  (9,4,0)0)' with in routing context annotation!
Warning 344: Override the previous node 'IPIN:33630 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33627 side: (TOP,) (8,2,0)0)' for node 'SINK:33569  (8,2,0)0)' with in routing context annotation!
Warning 345: Override the previous node 'IPIN:47107 side: (TOP,) (9,4,0)0)' by previous node 'IPIN:47111 side: (TOP,) (9,4,0)0)' for node 'SINK:47052  (9,4,0)0)' with in routing context annotation!
Warning 346: Override the previous node 'IPIN:40299 side: (TOP,) (8,3,0)0)' by previous node 'IPIN:40309 side: (TOP,) (8,3,0)0)' for node 'SINK:40236  (8,3,0)0)' with in routing context annotation!
Warning 347: Override the previous node 'IPIN:47125 side: (TOP,) (9,4,0)0)' by previous node 'IPIN:47124 side: (TOP,) (9,4,0)0)' for node 'SINK:47053  (9,4,0)0)' with in routing context annotation!
Warning 348: Override the previous node 'IPIN:40309 side: (TOP,) (8,3,0)0)' by previous node 'IPIN:40301 side: (TOP,) (8,3,0)0)' for node 'SINK:40236  (8,3,0)0)' with in routing context annotation!
Warning 349: Override the previous node 'IPIN:40301 side: (TOP,) (8,3,0)0)' by previous node 'IPIN:40307 side: (TOP,) (8,3,0)0)' for node 'SINK:40236  (8,3,0)0)' with in routing context annotation!
Warning 350: Override the previous node 'IPIN:33635 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33639 side: (TOP,) (8,2,0)0)' for node 'SINK:33570  (8,2,0)0)' with in routing context annotation!
Warning 351: Override the previous node 'IPIN:47111 side: (TOP,) (9,4,0)0)' by previous node 'IPIN:47104 side: (TOP,) (9,4,0)0)' for node 'SINK:47052  (9,4,0)0)' with in routing context annotation!
Warning 352: Override the previous node 'IPIN:40320 side: (RIGHT,) (8,3,0)0)' by previous node 'IPIN:40319 side: (RIGHT,) (8,3,0)0)' for node 'SINK:40237  (8,3,0)0)' with in routing context annotation!
Warning 353: Override the previous node 'IPIN:40319 side: (RIGHT,) (8,3,0)0)' by previous node 'IPIN:40315 side: (RIGHT,) (8,3,0)0)' for node 'SINK:40237  (8,3,0)0)' with in routing context annotation!
Warning 354: Override the previous node 'IPIN:47133 side: (RIGHT,) (9,4,0)0)' by previous node 'IPIN:47136 side: (RIGHT,) (9,4,0)0)' for node 'SINK:47054  (9,4,0)0)' with in routing context annotation!
Warning 355: Override the previous node 'IPIN:32460 side: (TOP,) (5,2,0)0)' by previous node 'IPIN:32452 side: (TOP,) (5,2,0)0)' for node 'SINK:32387  (5,2,0)0)' with in routing context annotation!
Warning 356: Override the previous node 'IPIN:40315 side: (RIGHT,) (8,3,0)0)' by previous node 'IPIN:40318 side: (RIGHT,) (8,3,0)0)' for node 'SINK:40237  (8,3,0)0)' with in routing context annotation!
Warning 357: Override the previous node 'IPIN:33627 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33621 side: (TOP,) (8,2,0)0)' for node 'SINK:33569  (8,2,0)0)' with in routing context annotation!
Warning 358: Override the previous node 'IPIN:40318 side: (RIGHT,) (8,3,0)0)' by previous node 'IPIN:40323 side: (RIGHT,) (8,3,0)0)' for node 'SINK:40237  (8,3,0)0)' with in routing context annotation!
Warning 359: Override the previous node 'IPIN:32443 side: (TOP,) (5,2,0)0)' by previous node 'IPIN:32441 side: (TOP,) (5,2,0)0)' for node 'SINK:32386  (5,2,0)0)' with in routing context annotation!
Warning 360: Override the previous node 'IPIN:40323 side: (RIGHT,) (8,3,0)0)' by previous node 'IPIN:40321 side: (RIGHT,) (8,3,0)0)' for node 'SINK:40237  (8,3,0)0)' with in routing context annotation!
Warning 361: Override the previous node 'IPIN:40321 side: (RIGHT,) (8,3,0)0)' by previous node 'IPIN:40316 side: (RIGHT,) (8,3,0)0)' for node 'SINK:40237  (8,3,0)0)' with in routing context annotation!
Warning 362: Override the previous node 'IPIN:32479 side: (RIGHT,) (5,2,0)0)' by previous node 'IPIN:32486 side: (RIGHT,) (5,2,0)0)' for node 'SINK:32389  (5,2,0)0)' with in routing context annotation!
Warning 363: Override the previous node 'IPIN:40336 side: (RIGHT,) (8,3,0)0)' by previous node 'IPIN:40326 side: (RIGHT,) (8,3,0)0)' for node 'SINK:40238  (8,3,0)0)' with in routing context annotation!
Warning 364: Override the previous node 'IPIN:32472 side: (RIGHT,) (5,2,0)0)' by previous node 'IPIN:32469 side: (RIGHT,) (5,2,0)0)' for node 'SINK:32388  (5,2,0)0)' with in routing context annotation!
Warning 365: Override the previous node 'IPIN:32441 side: (TOP,) (5,2,0)0)' by previous node 'IPIN:32440 side: (TOP,) (5,2,0)0)' for node 'SINK:32386  (5,2,0)0)' with in routing context annotation!
Warning 366: Override the previous node 'IPIN:33639 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33634 side: (TOP,) (8,2,0)0)' for node 'SINK:33570  (8,2,0)0)' with in routing context annotation!
Warning 367: Override the previous node 'IPIN:33779 side: (TOP,) (9,2,0)0)' by previous node 'IPIN:33780 side: (TOP,) (9,2,0)0)' for node 'SINK:33720  (9,2,0)0)' with in routing context annotation!
Warning 368: Override the previous node 'IPIN:33649 side: (RIGHT,) (8,2,0)0)' by previous node 'IPIN:33655 side: (RIGHT,) (8,2,0)0)' for node 'SINK:33571  (8,2,0)0)' with in routing context annotation!
Warning 369: Override the previous node 'IPIN:33780 side: (TOP,) (9,2,0)0)' by previous node 'IPIN:33778 side: (TOP,) (9,2,0)0)' for node 'SINK:33720  (9,2,0)0)' with in routing context annotation!
Warning 370: Override the previous node 'IPIN:33621 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33631 side: (TOP,) (8,2,0)0)' for node 'SINK:33569  (8,2,0)0)' with in routing context annotation!
Warning 371: Override the previous node 'IPIN:33634 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33642 side: (TOP,) (8,2,0)0)' for node 'SINK:33570  (8,2,0)0)' with in routing context annotation!
Warning 372: Override the previous node 'IPIN:33778 side: (TOP,) (9,2,0)0)' by previous node 'IPIN:33776 side: (TOP,) (9,2,0)0)' for node 'SINK:33720  (9,2,0)0)' with in routing context annotation!
Warning 373: Override the previous node 'IPIN:33642 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33636 side: (TOP,) (8,2,0)0)' for node 'SINK:33570  (8,2,0)0)' with in routing context annotation!
Warning 374: Override the previous node 'IPIN:33776 side: (TOP,) (9,2,0)0)' by previous node 'IPIN:33771 side: (TOP,) (9,2,0)0)' for node 'SINK:33720  (9,2,0)0)' with in routing context annotation!
Warning 375: Override the previous node 'IPIN:33655 side: (RIGHT,) (8,2,0)0)' by previous node 'IPIN:33654 side: (RIGHT,) (8,2,0)0)' for node 'SINK:33571  (8,2,0)0)' with in routing context annotation!
Warning 376: Override the previous node 'IPIN:33771 side: (TOP,) (9,2,0)0)' by previous node 'IPIN:33773 side: (TOP,) (9,2,0)0)' for node 'SINK:33720  (9,2,0)0)' with in routing context annotation!
Warning 377: Override the previous node 'IPIN:33667 side: (RIGHT,) (8,2,0)0)' by previous node 'IPIN:33662 side: (RIGHT,) (8,2,0)0)' for node 'SINK:33572  (8,2,0)0)' with in routing context annotation!
Warning 378: Override the previous node 'IPIN:33773 side: (TOP,) (9,2,0)0)' by previous node 'IPIN:33781 side: (TOP,) (9,2,0)0)' for node 'SINK:33720  (9,2,0)0)' with in routing context annotation!
Warning 379: Override the previous node 'IPIN:33636 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33633 side: (TOP,) (8,2,0)0)' for node 'SINK:33570  (8,2,0)0)' with in routing context annotation!
Warning 380: Override the previous node 'IPIN:33787 side: (TOP,) (9,2,0)0)' by previous node 'IPIN:33785 side: (TOP,) (9,2,0)0)' for node 'SINK:33721  (9,2,0)0)' with in routing context annotation!
Warning 381: Override the previous node 'IPIN:33781 side: (TOP,) (9,2,0)0)' by previous node 'IPIN:33775 side: (TOP,) (9,2,0)0)' for node 'SINK:33720  (9,2,0)0)' with in routing context annotation!
Warning 382: Override the previous node 'IPIN:33662 side: (RIGHT,) (8,2,0)0)' by previous node 'IPIN:33660 side: (RIGHT,) (8,2,0)0)' for node 'SINK:33572  (8,2,0)0)' with in routing context annotation!
Warning 383: Override the previous node 'IPIN:32590 side: (TOP,) (6,2,0)0)' by previous node 'IPIN:32593 side: (TOP,) (6,2,0)0)' for node 'SINK:32537  (6,2,0)0)' with in routing context annotation!
Warning 384: Override the previous node 'IPIN:33785 side: (TOP,) (9,2,0)0)' by previous node 'IPIN:33789 side: (TOP,) (9,2,0)0)' for node 'SINK:33721  (9,2,0)0)' with in routing context annotation!
Warning 385: Override the previous node 'IPIN:33633 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33638 side: (TOP,) (8,2,0)0)' for node 'SINK:33570  (8,2,0)0)' with in routing context annotation!
Warning 386: Override the previous node 'IPIN:32593 side: (TOP,) (6,2,0)0)' by previous node 'IPIN:32596 side: (TOP,) (6,2,0)0)' for node 'SINK:32537  (6,2,0)0)' with in routing context annotation!
Warning 387: Override the previous node 'IPIN:33819 side: (RIGHT,) (9,2,0)0)' by previous node 'IPIN:33812 side: (RIGHT,) (9,2,0)0)' for node 'SINK:33723  (9,2,0)0)' with in routing context annotation!
Warning 388: Override the previous node 'IPIN:33789 side: (TOP,) (9,2,0)0)' by previous node 'IPIN:33783 side: (TOP,) (9,2,0)0)' for node 'SINK:33721  (9,2,0)0)' with in routing context annotation!
Warning 389: Override the previous node 'IPIN:33783 side: (TOP,) (9,2,0)0)' by previous node 'IPIN:33790 side: (TOP,) (9,2,0)0)' for node 'SINK:33721  (9,2,0)0)' with in routing context annotation!
Warning 390: Override the previous node 'IPIN:33660 side: (RIGHT,) (8,2,0)0)' by previous node 'IPIN:33664 side: (RIGHT,) (8,2,0)0)' for node 'SINK:33572  (8,2,0)0)' with in routing context annotation!
Warning 391: Override the previous node 'IPIN:33801 side: (RIGHT,) (9,2,0)0)' by previous node 'IPIN:33809 side: (RIGHT,) (9,2,0)0)' for node 'SINK:33722  (9,2,0)0)' with in routing context annotation!
Warning 392: Override the previous node 'IPIN:33631 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33620 side: (TOP,) (8,2,0)0)' for node 'SINK:33569  (8,2,0)0)' with in routing context annotation!
Warning 393: Override the previous node 'IPIN:33809 side: (RIGHT,) (9,2,0)0)' by previous node 'IPIN:33806 side: (RIGHT,) (9,2,0)0)' for node 'SINK:33722  (9,2,0)0)' with in routing context annotation!
Warning 394: Override the previous node 'IPIN:33620 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33622 side: (TOP,) (8,2,0)0)' for node 'SINK:33569  (8,2,0)0)' with in routing context annotation!
Warning 395: Override the previous node 'IPIN:33806 side: (RIGHT,) (9,2,0)0)' by previous node 'IPIN:33810 side: (RIGHT,) (9,2,0)0)' for node 'SINK:33722  (9,2,0)0)' with in routing context annotation!
Warning 396: Override the previous node 'IPIN:33810 side: (RIGHT,) (9,2,0)0)' by previous node 'IPIN:33807 side: (RIGHT,) (9,2,0)0)' for node 'SINK:33722  (9,2,0)0)' with in routing context annotation!
Warning 397: Override the previous node 'IPIN:33807 side: (RIGHT,) (9,2,0)0)' by previous node 'IPIN:33800 side: (RIGHT,) (9,2,0)0)' for node 'SINK:33722  (9,2,0)0)' with in routing context annotation!
Warning 398: Override the previous node 'IPIN:33812 side: (RIGHT,) (9,2,0)0)' by previous node 'IPIN:33816 side: (RIGHT,) (9,2,0)0)' for node 'SINK:33723  (9,2,0)0)' with in routing context annotation!
Warning 399: Override the previous node 'IPIN:33800 side: (RIGHT,) (9,2,0)0)' by previous node 'IPIN:33803 side: (RIGHT,) (9,2,0)0)' for node 'SINK:33722  (9,2,0)0)' with in routing context annotation!
Warning 400: Override the previous node 'IPIN:33622 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33629 side: (TOP,) (8,2,0)0)' for node 'SINK:33569  (8,2,0)0)' with in routing context annotation!
Warning 401: Override the previous node 'IPIN:32596 side: (TOP,) (6,2,0)0)' by previous node 'IPIN:32588 side: (TOP,) (6,2,0)0)' for node 'SINK:32537  (6,2,0)0)' with in routing context annotation!
Warning 402: Override the previous node 'IPIN:33816 side: (RIGHT,) (9,2,0)0)' by previous node 'IPIN:33818 side: (RIGHT,) (9,2,0)0)' for node 'SINK:33723  (9,2,0)0)' with in routing context annotation!
Warning 403: Override the previous node 'IPIN:33629 side: (TOP,) (8,2,0)0)' by previous node 'IPIN:33628 side: (TOP,) (8,2,0)0)' for node 'SINK:33569  (8,2,0)0)' with in routing context annotation!
Warning 404: Override the previous node 'IPIN:33818 side: (RIGHT,) (9,2,0)0)' by previous node 'IPIN:33811 side: (RIGHT,) (9,2,0)0)' for node 'SINK:33723  (9,2,0)0)' with in routing context annotation!
Warning 405: Override the previous node 'IPIN:32601 side: (TOP,) (6,2,0)0)' by previous node 'IPIN:32611 side: (TOP,) (6,2,0)0)' for node 'SINK:32538  (6,2,0)0)' with in routing context annotation!
Warning 406: Override the previous node 'IPIN:33654 side: (RIGHT,) (8,2,0)0)' by previous node 'IPIN:33658 side: (RIGHT,) (8,2,0)0)' for node 'SINK:33571  (8,2,0)0)' with in routing context annotation!
Warning 407: Override the previous node 'IPIN:47104 side: (TOP,) (9,4,0)0)' by previous node 'IPIN:47106 side: (TOP,) (9,4,0)0)' for node 'SINK:47052  (9,4,0)0)' with in routing context annotation!
Warning 408: Override the previous node 'IPIN:33658 side: (RIGHT,) (8,2,0)0)' by previous node 'IPIN:33657 side: (RIGHT,) (8,2,0)0)' for node 'SINK:33571  (8,2,0)0)' with in routing context annotation!
Warning 409: Override the previous node 'IPIN:32588 side: (TOP,) (6,2,0)0)' by previous node 'IPIN:32598 side: (TOP,) (6,2,0)0)' for node 'SINK:32537  (6,2,0)0)' with in routing context annotation!
Warning 410: Override the previous node 'IPIN:33664 side: (RIGHT,) (8,2,0)0)' by previous node 'IPIN:33668 side: (RIGHT,) (8,2,0)0)' for node 'SINK:33572  (8,2,0)0)' with in routing context annotation!
Warning 411: Override the previous node 'IPIN:32611 side: (TOP,) (6,2,0)0)' by previous node 'IPIN:32603 side: (TOP,) (6,2,0)0)' for node 'SINK:32538  (6,2,0)0)' with in routing context annotation!
Warning 412: Override the previous node 'IPIN:32598 side: (TOP,) (6,2,0)0)' by previous node 'IPIN:32591 side: (TOP,) (6,2,0)0)' for node 'SINK:32537  (6,2,0)0)' with in routing context annotation!
Warning 413: Override the previous node 'IPIN:32440 side: (TOP,) (5,2,0)0)' by previous node 'IPIN:32445 side: (TOP,) (5,2,0)0)' for node 'SINK:32386  (5,2,0)0)' with in routing context annotation!
Warning 414: Override the previous node 'IPIN:32624 side: (RIGHT,) (6,2,0)0)' by previous node 'IPIN:32620 side: (RIGHT,) (6,2,0)0)' for node 'SINK:32539  (6,2,0)0)' with in routing context annotation!
Warning 415: Override the previous node 'IPIN:32445 side: (TOP,) (5,2,0)0)' by previous node 'IPIN:32447 side: (TOP,) (5,2,0)0)' for node 'SINK:32386  (5,2,0)0)' with in routing context annotation!
Warning 416: Override the previous node 'IPIN:32620 side: (RIGHT,) (6,2,0)0)' by previous node 'IPIN:32623 side: (RIGHT,) (6,2,0)0)' for node 'SINK:32539  (6,2,0)0)' with in routing context annotation!
Warning 417: Override the previous node 'IPIN:32447 side: (TOP,) (5,2,0)0)' by previous node 'IPIN:32437 side: (TOP,) (5,2,0)0)' for node 'SINK:32386  (5,2,0)0)' with in routing context annotation!
Warning 418: Override the previous node 'IPIN:32623 side: (RIGHT,) (6,2,0)0)' by previous node 'IPIN:32617 side: (RIGHT,) (6,2,0)0)' for node 'SINK:32539  (6,2,0)0)' with in routing context annotation!
Warning 419: Override the previous node 'IPIN:32437 side: (TOP,) (5,2,0)0)' by previous node 'IPIN:32439 side: (TOP,) (5,2,0)0)' for node 'SINK:32386  (5,2,0)0)' with in routing context annotation!
Warning 420: Override the previous node 'IPIN:32591 side: (TOP,) (6,2,0)0)' by previous node 'IPIN:32589 side: (TOP,) (6,2,0)0)' for node 'SINK:32537  (6,2,0)0)' with in routing context annotation!
Warning 421: Override the previous node 'IPIN:32452 side: (TOP,) (5,2,0)0)' by previous node 'IPIN:32454 side: (TOP,) (5,2,0)0)' for node 'SINK:32387  (5,2,0)0)' with in routing context annotation!
Warning 422: Override the previous node 'IPIN:32589 side: (TOP,) (6,2,0)0)' by previous node 'IPIN:32597 side: (TOP,) (6,2,0)0)' for node 'SINK:32537  (6,2,0)0)' with in routing context annotation!
Warning 423: Override the previous node 'IPIN:32454 side: (TOP,) (5,2,0)0)' by previous node 'IPIN:32451 side: (TOP,) (5,2,0)0)' for node 'SINK:32387  (5,2,0)0)' with in routing context annotation!
Warning 424: Override the previous node 'IPIN:32451 side: (TOP,) (5,2,0)0)' by previous node 'IPIN:32453 side: (TOP,) (5,2,0)0)' for node 'SINK:32387  (5,2,0)0)' with in routing context annotation!
Warning 425: Override the previous node 'IPIN:32630 side: (RIGHT,) (6,2,0)0)' by previous node 'IPIN:32629 side: (RIGHT,) (6,2,0)0)' for node 'SINK:32540  (6,2,0)0)' with in routing context annotation!
Warning 426: Override the previous node 'IPIN:32469 side: (RIGHT,) (5,2,0)0)' by previous node 'IPIN:32468 side: (RIGHT,) (5,2,0)0)' for node 'SINK:32388  (5,2,0)0)' with in routing context annotation!
Warning 427: Override the previous node 'IPIN:32629 side: (RIGHT,) (6,2,0)0)' by previous node 'IPIN:32636 side: (RIGHT,) (6,2,0)0)' for node 'SINK:32540  (6,2,0)0)' with in routing context annotation!
Warning 428: Override the previous node 'IPIN:32468 side: (RIGHT,) (5,2,0)0)' by previous node 'IPIN:32470 side: (RIGHT,) (5,2,0)0)' for node 'SINK:32388  (5,2,0)0)' with in routing context annotation!
Warning 429: Override the previous node 'IPIN:32603 side: (TOP,) (6,2,0)0)' by previous node 'IPIN:32608 side: (TOP,) (6,2,0)0)' for node 'SINK:32538  (6,2,0)0)' with in routing context annotation!
Warning 430: Override the previous node 'IPIN:32608 side: (TOP,) (6,2,0)0)' by previous node 'IPIN:32605 side: (TOP,) (6,2,0)0)' for node 'SINK:32538  (6,2,0)0)' with in routing context annotation!
Warning 431: Override the previous node 'IPIN:32597 side: (TOP,) (6,2,0)0)' by previous node 'IPIN:32599 side: (TOP,) (6,2,0)0)' for node 'SINK:32537  (6,2,0)0)' with in routing context annotation!
Warning 432: Override the previous node 'IPIN:32599 side: (TOP,) (6,2,0)0)' by previous node 'IPIN:32595 side: (TOP,) (6,2,0)0)' for node 'SINK:32537  (6,2,0)0)' with in routing context annotation!
Warning 433: Override the previous node 'IPIN:32595 side: (TOP,) (6,2,0)0)' by previous node 'IPIN:32592 side: (TOP,) (6,2,0)0)' for node 'SINK:32537  (6,2,0)0)' with in routing context annotation!
Warning 434: Override the previous node 'IPIN:32617 side: (RIGHT,) (6,2,0)0)' by previous node 'IPIN:32622 side: (RIGHT,) (6,2,0)0)' for node 'SINK:32539  (6,2,0)0)' with in routing context annotation!
Warning 435: Override the previous node 'IPIN:32622 side: (RIGHT,) (6,2,0)0)' by previous node 'IPIN:32616 side: (RIGHT,) (6,2,0)0)' for node 'SINK:32539  (6,2,0)0)' with in routing context annotation!
Warning 436: Override the previous node 'IPIN:32616 side: (RIGHT,) (6,2,0)0)' by previous node 'IPIN:32625 side: (RIGHT,) (6,2,0)0)' for node 'SINK:32539  (6,2,0)0)' with in routing context annotation!
Warning 437: Override the previous node 'IPIN:32636 side: (RIGHT,) (6,2,0)0)' by previous node 'IPIN:32628 side: (RIGHT,) (6,2,0)0)' for node 'SINK:32540  (6,2,0)0)' with in routing context annotation!
Done with 1303 nodes mapping
Built 231966 incoming edges for routing resource graph
# Build General Switch Block(GSB) annotation on top of routing resource graph
[1%] Backannotated GSB[0][0][2%] Backannotated GSB[0][1][3%] Backannotated GSB[0][2][4%] Backannotated GSB[0][3][5%] Backannotated GSB[0][4][6%] Backannotated GSB[0][5][7%] Backannotated GSB[0][6][8%] Backannotated GSB[0][7][9%] Backannotated GSB[0][8][10%] Backannotated GSB[1][0][11%] Backannotated GSB[1][1][12%] Backannotated GSB[1][2][13%] Backannotated GSB[1][3][14%] Backannotated GSB[1][4][15%] Backannotated GSB[1][5][16%] Backannotated GSB[1][6][17%] Backannotated GSB[1][7][18%] Backannotated GSB[1][8][19%] Backannotated GSB[2][0][20%] Backannotated GSB[2][1][21%] Backannotated GSB[2][2][22%] Backannotated GSB[2][3][23%] Backannotated GSB[2][4][24%] Backannotated GSB[2][5][25%] Backannotated GSB[2][6][26%] Backannotated GSB[2][7][27%] Backannotated GSB[2][8][28%] Backannotated GSB[3][0][29%] Backannotated GSB[3][1][30%] Backannotated GSB[3][2][31%] Backannotated GSB[3][3][32%] Backannotated GSB[3][4][33%] Backannotated GSB[3][5][34%] Backannotated GSB[3][6][35%] Backannotated GSB[3][7][36%] Backannotated GSB[3][8][37%] Backannotated GSB[4][0][38%] Backannotated GSB[4][1][39%] Backannotated GSB[4][2][40%] Backannotated GSB[4][3][41%] Backannotated GSB[4][4][42%] Backannotated GSB[4][5][43%] Backannotated GSB[4][6][44%] Backannotated GSB[4][7][45%] Backannotated GSB[4][8][46%] Backannotated GSB[5][0][47%] Backannotated GSB[5][1][48%] Backannotated GSB[5][2][49%] Backannotated GSB[5][3][50%] Backannotated GSB[5][4][51%] Backannotated GSB[5][5][52%] Backannotated GSB[5][6][53%] Backannotated GSB[5][7][54%] Backannotated GSB[5][8][55%] Backannotated GSB[6][0][56%] Backannotated GSB[6][1][57%] Backannotated GSB[6][2][58%] Backannotated GSB[6][3][59%] Backannotated GSB[6][4][60%] Backannotated GSB[6][5][61%] Backannotated GSB[6][6][62%] Backannotated GSB[6][7][63%] Backannotated GSB[6][8][64%] Backannotated GSB[7][0][65%] Backannotated GSB[7][1][66%] Backannotated GSB[7][2][67%] Backannotated GSB[7][3][68%] Backannotated GSB[7][4][69%] Backannotated GSB[7][5][70%] Backannotated GSB[7][6][71%] Backannotated GSB[7][7][72%] Backannotated GSB[7][8][73%] Backannotated GSB[8][0][74%] Backannotated GSB[8][1][75%] Backannotated GSB[8][2][76%] Backannotated GSB[8][3][77%] Backannotated GSB[8][4][78%] Backannotated GSB[8][5][79%] Backannotated GSB[8][6][80%] Backannotated GSB[8][7][81%] Backannotated GSB[8][8][82%] Backannotated GSB[9][0][83%] Backannotated GSB[9][1][84%] Backannotated GSB[9][2][85%] Backannotated GSB[9][3][86%] Backannotated GSB[9][4][87%] Backannotated GSB[9][5][88%] Backannotated GSB[9][6][89%] Backannotated GSB[9][7][90%] Backannotated GSB[9][8][91%] Backannotated GSB[10][0][92%] Backannotated GSB[10][1][93%] Backannotated GSB[10][2][94%] Backannotated GSB[10][3][95%] Backannotated GSB[10][4][96%] Backannotated GSB[10][5][97%] Backannotated GSB[10][6][98%] Backannotated GSB[10][7][100%] Backannotated GSB[10][8]Backannotated 99 General Switch Blocks (GSBs).
# Build General Switch Block(GSB) annotation on top of routing resource graph took 0.01 seconds (max_rss 60.7 MiB, delta_rss +0.0 MiB)
# Sort incoming edges for each routing track output node of General Switch Block(GSB)
[1%] Sorted incoming edges for each routing track output node of GSB[0][0][2%] Sorted incoming edges for each routing track output node of GSB[0][1][3%] Sorted incoming edges for each routing track output node of GSB[0][2][4%] Sorted incoming edges for each routing track output node of GSB[0][3][5%] Sorted incoming edges for each routing track output node of GSB[0][4][6%] Sorted incoming edges for each routing track output node of GSB[0][5][7%] Sorted incoming edges for each routing track output node of GSB[0][6][8%] Sorted incoming edges for each routing track output node of GSB[0][7][9%] Sorted incoming edges for each routing track output node of GSB[0][8][10%] Sorted incoming edges for each routing track output node of GSB[1][0][11%] Sorted incoming edges for each routing track output node of GSB[1][1][12%] Sorted incoming edges for each routing track output node of GSB[1][2][13%] Sorted incoming edges for each routing track output node of GSB[1][3][14%] Sorted incoming edges for each routing track output node of GSB[1][4][15%] Sorted incoming edges for each routing track output node of GSB[1][5][16%] Sorted incoming edges for each routing track output node of GSB[1][6][17%] Sorted incoming edges for each routing track output node of GSB[1][7][18%] Sorted incoming edges for each routing track output node of GSB[1][8][19%] Sorted incoming edges for each routing track output node of GSB[2][0][20%] Sorted incoming edges for each routing track output node of GSB[2][1][21%] Sorted incoming edges for each routing track output node of GSB[2][2][22%] Sorted incoming edges for each routing track output node of GSB[2][3][23%] Sorted incoming edges for each routing track output node of GSB[2][4][24%] Sorted incoming edges for each routing track output node of GSB[2][5][25%] Sorted incoming edges for each routing track output node of GSB[2][6][26%] Sorted incoming edges for each routing track output node of GSB[2][7][27%] Sorted incoming edges for each routing track output node of GSB[2][8][28%] Sorted incoming edges for each routing track output node of GSB[3][0][29%] Sorted incoming edges for each routing track output node of GSB[3][1][30%] Sorted incoming edges for each routing track output node of GSB[3][2][31%] Sorted incoming edges for each routing track output node of GSB[3][3][32%] Sorted incoming edges for each routing track output node of GSB[3][4][33%] Sorted incoming edges for each routing track output node of GSB[3][5][34%] Sorted incoming edges for each routing track output node of GSB[3][6][35%] Sorted incoming edges for each routing track output node of GSB[3][7][36%] Sorted incoming edges for each routing track output node of GSB[3][8][37%] Sorted incoming edges for each routing track output node of GSB[4][0][38%] Sorted incoming edges for each routing track output node of GSB[4][1][39%] Sorted incoming edges for each routing track output node of GSB[4][2][40%] Sorted incoming edges for each routing track output node of GSB[4][3][41%] Sorted incoming edges for each routing track output node of GSB[4][4][42%] Sorted incoming edges for each routing track output node of GSB[4][5][43%] Sorted incoming edges for each routing track output node of GSB[4][6][44%] Sorted incoming edges for each routing track output node of GSB[4][7][45%] Sorted incoming edges for each routing track output node of GSB[4][8][46%] Sorted incoming edges for each routing track output node of GSB[5][0][47%] Sorted incoming edges for each routing track output node of GSB[5][1][48%] Sorted incoming edges for each routing track output node of GSB[5][2][49%] Sorted incoming edges for each routing track output node of GSB[5][3][50%] Sorted incoming edges for each routing track output node of GSB[5][4][51%] Sorted incoming edges for each routing track output node of GSB[5][5][52%] Sorted incoming edges for each routing track output node of GSB[5][6][53%] Sorted incoming edges for each routing track output node of GSB[5][7][54%] Sorted incoming edges for each routing track output node of GSB[5][8][55%] Sorted incoming edges for each routing track output node of GSB[6][0][56%] Sorted incoming edges for each routing track output node of GSB[6][1][57%] Sorted incoming edges for each routing track output node of GSB[6][2][58%] Sorted incoming edges for each routing track output node of GSB[6][3][59%] Sorted incoming edges for each routing track output node of GSB[6][4][60%] Sorted incoming edges for each routing track output node of GSB[6][5][61%] Sorted incoming edges for each routing track output node of GSB[6][6][62%] Sorted incoming edges for each routing track output node of GSB[6][7][63%] Sorted incoming edges for each routing track output node of GSB[6][8][64%] Sorted incoming edges for each routing track output node of GSB[7][0][65%] Sorted incoming edges for each routing track output node of GSB[7][1][66%] Sorted incoming edges for each routing track output node of GSB[7][2][67%] Sorted incoming edges for each routing track output node of GSB[7][3][68%] Sorted incoming edges for each routing track output node of GSB[7][4][69%] Sorted incoming edges for each routing track output node of GSB[7][5][70%] Sorted incoming edges for each routing track output node of GSB[7][6][71%] Sorted incoming edges for each routing track output node of GSB[7][7][72%] Sorted incoming edges for each routing track output node of GSB[7][8][73%] Sorted incoming edges for each routing track output node of GSB[8][0][74%] Sorted incoming edges for each routing track output node of GSB[8][1][75%] Sorted incoming edges for each routing track output node of GSB[8][2][76%] Sorted incoming edges for each routing track output node of GSB[8][3][77%] Sorted incoming edges for each routing track output node of GSB[8][4][78%] Sorted incoming edges for each routing track output node of GSB[8][5][79%] Sorted incoming edges for each routing track output node of GSB[8][6][80%] Sorted incoming edges for each routing track output node of GSB[8][7][81%] Sorted incoming edges for each routing track output node of GSB[8][8][82%] Sorted incoming edges for each routing track output node of GSB[9][0][83%] Sorted incoming edges for each routing track output node of GSB[9][1][84%] Sorted incoming edges for each routing track output node of GSB[9][2][85%] Sorted incoming edges for each routing track output node of GSB[9][3][86%] Sorted incoming edges for each routing track output node of GSB[9][4][87%] Sorted incoming edges for each routing track output node of GSB[9][5][88%] Sorted incoming edges for each routing track output node of GSB[9][6][89%] Sorted incoming edges for each routing track output node of GSB[9][7][90%] Sorted incoming edges for each routing track output node of GSB[9][8][91%] Sorted incoming edges for each routing track output node of GSB[10][0][92%] Sorted incoming edges for each routing track output node of GSB[10][1][93%] Sorted incoming edges for each routing track output node of GSB[10][2][94%] Sorted incoming edges for each routing track output node of GSB[10][3][95%] Sorted incoming edges for each routing track output node of GSB[10][4][96%] Sorted incoming edges for each routing track output node of GSB[10][5][97%] Sorted incoming edges for each routing track output node of GSB[10][6][98%] Sorted incoming edges for each routing track output node of GSB[10][7][100%] Sorted incoming edges for each routing track output node of GSB[10][8]Sorted incoming edges for each routing track output node of 99 General Switch Blocks (GSBs).
# Sort incoming edges for each routing track output node of General Switch Block(GSB) took 0.31 seconds (max_rss 60.7 MiB, delta_rss +0.0 MiB)
# Sort incoming edges for each input pin node of General Switch Block(GSB)
[1%] Sorted incoming edges for each input pin node of GSB[0][0][2%] Sorted incoming edges for each input pin node of GSB[0][1][3%] Sorted incoming edges for each input pin node of GSB[0][2][4%] Sorted incoming edges for each input pin node of GSB[0][3][5%] Sorted incoming edges for each input pin node of GSB[0][4][6%] Sorted incoming edges for each input pin node of GSB[0][5][7%] Sorted incoming edges for each input pin node of GSB[0][6][8%] Sorted incoming edges for each input pin node of GSB[0][7][9%] Sorted incoming edges for each input pin node of GSB[0][8][10%] Sorted incoming edges for each input pin node of GSB[1][0][11%] Sorted incoming edges for each input pin node of GSB[1][1][12%] Sorted incoming edges for each input pin node of GSB[1][2][13%] Sorted incoming edges for each input pin node of GSB[1][3][14%] Sorted incoming edges for each input pin node of GSB[1][4][15%] Sorted incoming edges for each input pin node of GSB[1][5][16%] Sorted incoming edges for each input pin node of GSB[1][6][17%] Sorted incoming edges for each input pin node of GSB[1][7][18%] Sorted incoming edges for each input pin node of GSB[1][8][19%] Sorted incoming edges for each input pin node of GSB[2][0][20%] Sorted incoming edges for each input pin node of GSB[2][1][21%] Sorted incoming edges for each input pin node of GSB[2][2][22%] Sorted incoming edges for each input pin node of GSB[2][3][23%] Sorted incoming edges for each input pin node of GSB[2][4][24%] Sorted incoming edges for each input pin node of GSB[2][5][25%] Sorted incoming edges for each input pin node of GSB[2][6][26%] Sorted incoming edges for each input pin node of GSB[2][7][27%] Sorted incoming edges for each input pin node of GSB[2][8][28%] Sorted incoming edges for each input pin node of GSB[3][0][29%] Sorted incoming edges for each input pin node of GSB[3][1][30%] Sorted incoming edges for each input pin node of GSB[3][2][31%] Sorted incoming edges for each input pin node of GSB[3][3][32%] Sorted incoming edges for each input pin node of GSB[3][4][33%] Sorted incoming edges for each input pin node of GSB[3][5][34%] Sorted incoming edges for each input pin node of GSB[3][6][35%] Sorted incoming edges for each input pin node of GSB[3][7][36%] Sorted incoming edges for each input pin node of GSB[3][8][37%] Sorted incoming edges for each input pin node of GSB[4][0][38%] Sorted incoming edges for each input pin node of GSB[4][1][39%] Sorted incoming edges for each input pin node of GSB[4][2][40%] Sorted incoming edges for each input pin node of GSB[4][3][41%] Sorted incoming edges for each input pin node of GSB[4][4][42%] Sorted incoming edges for each input pin node of GSB[4][5][43%] Sorted incoming edges for each input pin node of GSB[4][6][44%] Sorted incoming edges for each input pin node of GSB[4][7][45%] Sorted incoming edges for each input pin node of GSB[4][8][46%] Sorted incoming edges for each input pin node of GSB[5][0][47%] Sorted incoming edges for each input pin node of GSB[5][1][48%] Sorted incoming edges for each input pin node of GSB[5][2][49%] Sorted incoming edges for each input pin node of GSB[5][3][50%] Sorted incoming edges for each input pin node of GSB[5][4][51%] Sorted incoming edges for each input pin node of GSB[5][5][52%] Sorted incoming edges for each input pin node of GSB[5][6][53%] Sorted incoming edges for each input pin node of GSB[5][7][54%] Sorted incoming edges for each input pin node of GSB[5][8][55%] Sorted incoming edges for each input pin node of GSB[6][0][56%] Sorted incoming edges for each input pin node of GSB[6][1][57%] Sorted incoming edges for each input pin node of GSB[6][2][58%] Sorted incoming edges for each input pin node of GSB[6][3][59%] Sorted incoming edges for each input pin node of GSB[6][4][60%] Sorted incoming edges for each input pin node of GSB[6][5][61%] Sorted incoming edges for each input pin node of GSB[6][6][62%] Sorted incoming edges for each input pin node of GSB[6][7][63%] Sorted incoming edges for each input pin node of GSB[6][8][64%] Sorted incoming edges for each input pin node of GSB[7][0][65%] Sorted incoming edges for each input pin node of GSB[7][1][66%] Sorted incoming edges for each input pin node of GSB[7][2][67%] Sorted incoming edges for each input pin node of GSB[7][3][68%] Sorted incoming edges for each input pin node of GSB[7][4][69%] Sorted incoming edges for each input pin node of GSB[7][5][70%] Sorted incoming edges for each input pin node of GSB[7][6][71%] Sorted incoming edges for each input pin node of GSB[7][7][72%] Sorted incoming edges for each input pin node of GSB[7][8][73%] Sorted incoming edges for each input pin node of GSB[8][0][74%] Sorted incoming edges for each input pin node of GSB[8][1][75%] Sorted incoming edges for each input pin node of GSB[8][2][76%] Sorted incoming edges for each input pin node of GSB[8][3][77%] Sorted incoming edges for each input pin node of GSB[8][4][78%] Sorted incoming edges for each input pin node of GSB[8][5][79%] Sorted incoming edges for each input pin node of GSB[8][6][80%] Sorted incoming edges for each input pin node of GSB[8][7][81%] Sorted incoming edges for each input pin node of GSB[8][8][82%] Sorted incoming edges for each input pin node of GSB[9][0][83%] Sorted incoming edges for each input pin node of GSB[9][1][84%] Sorted incoming edges for each input pin node of GSB[9][2][85%] Sorted incoming edges for each input pin node of GSB[9][3][86%] Sorted incoming edges for each input pin node of GSB[9][4][87%] Sorted incoming edges for each input pin node of GSB[9][5][88%] Sorted incoming edges for each input pin node of GSB[9][6][89%] Sorted incoming edges for each input pin node of GSB[9][7][90%] Sorted incoming edges for each input pin node of GSB[9][8][91%] Sorted incoming edges for each input pin node of GSB[10][0][92%] Sorted incoming edges for each input pin node of GSB[10][1][93%] Sorted incoming edges for each input pin node of GSB[10][2][94%] Sorted incoming edges for each input pin node of GSB[10][3][95%] Sorted incoming edges for each input pin node of GSB[10][4][96%] Sorted incoming edges for each input pin node of GSB[10][5][97%] Sorted incoming edges for each input pin node of GSB[10][6][98%] Sorted incoming edges for each input pin node of GSB[10][7][100%] Sorted incoming edges for each input pin node of GSB[10][8]Sorted incoming edges for each input pin node of 99 General Switch Blocks (GSBs).
# Sort incoming edges for each input pin node of General Switch Block(GSB) took 0.16 seconds (max_rss 61.3 MiB, delta_rss +0.6 MiB)
# Build a library of physical multiplexers
Built a multiplexer library of 31 physical multiplexers.
Maximum multiplexer size is 64.
	model 'mux_tree_tapbuf', input_size='18'
	model 'mux_tree_tapbuf_L1SB', input_size='5'
	model 'mux_tree_tapbuf_L1SB', input_size='4'
	model 'mux_tree_tapbuf_L4SB', input_size='3'
	model 'mux_tree_tapbuf_L4SB', input_size='4'
	model 'mux_tree_tapbuf_L1SB', input_size='6'
	model 'mux_tree_tapbuf_L1SB', input_size='12'
	model 'mux_tree_tapbuf_L1SB', input_size='7'
	model 'mux_tree_tapbuf_L1SB', input_size='11'
	model 'mux_tree_tapbuf_L4SB', input_size='11'
	model 'mux_tree_tapbuf_L4SB', input_size='13'
	model 'mux_tree_tapbuf_L4SB', input_size='10'
	model 'mux_tree_tapbuf_L4SB', input_size='12'
	model 'mux_tree_tapbuf_L4SB', input_size='9'
	model 'mux_tree_tapbuf_L4SB', input_size='8'
	model 'mux_tree_tapbuf_L4SB', input_size='7'
	model 'mux_tree_tapbuf_L4SB', input_size='5'
	model 'mux_tree_tapbuf_L4SB', input_size='2'
	model 'mux_tree_tapbuf_L1SB', input_size='9'
	model 'mux_tree_tapbuf_L1SB', input_size='8'
	model 'mux_tree_tapbuf_L1SB', input_size='3'
	model 'mux_tree_tapbuf_L4SB', input_size='6'
	model 'mux_tree_tapbuf_L1SB', input_size='2'
	model 'clock_mux', input_size='16'
	model 'mux_1level_io', input_size='2'
	model 'mux_tree', input_size='28'
	model 'mux_tree', input_size='6'
	model 'mux_tree', input_size='2'
	model 'mux_tree', input_size='24'
	model 'mux_tree', input_size='18'
	model 'frac_lut6', input_size='64'
# Build a library of physical multiplexers took 0.01 seconds (max_rss 61.5 MiB, delta_rss +0.3 MiB)
# Build the annotation about direct connection between tiles
Built 30 tile-to-tile direct connections
# Build the annotation about direct connection between tiles took 0.00 seconds (max_rss 61.5 MiB, delta_rss +0.0 MiB)
Building annotation for post-routing and clustering synchornization results...Done
Building annotation for mapped blocks on grid locations...Done
Will apply operating clock frequency 500 [MHz] to simulations
Will apply 10 operating clock cycles to simulations
Link OpenFPGA architecture to VPR architecture took 0.67 seconds (max_rss 61.5 MiB, delta_rss +0.9 MiB)

Command line to execute: lut_truth_table_fixup

Confirm selected options when call command 'lut_truth_table_fixup':
--verbose: off
Fix up LUT truth tables after packing optimization
Fix up LUT truth tables after packing optimization took 0.00 seconds (max_rss 61.5 MiB, delta_rss +0.0 MiB)

Command line to execute: build_fabric --compress_routing

Confirm selected options when call command 'build_fabric':
--frame_view: off
--compress_routing: on
--duplicate_grid_pin: off
--name_module_using_index: off
--load_fabric_key: off
--write_fabric_key: off
--group_tile: off
--group_config_block: off
--generate_random_fabric_key: off
--verbose: off
Identify unique General Switch Blocks (GSBs)
Detected 15 unique general switch blocks from a total of 99 (compression rate=560.00%)
Identify unique General Switch Blocks (GSBs) took 1.89 seconds (max_rss 61.8 MiB, delta_rss +0.3 MiB)


Build fabric module graph
# Build constant generator modules
# Build constant generator modules took 0.00 seconds (max_rss 61.8 MiB, delta_rss +0.0 MiB)
# Build user-defined modules
# Build user-defined modules took 0.00 seconds (max_rss 61.8 MiB, delta_rss +0.0 MiB)
# Build essential (inverter/buffer/logic gate) modules
# Build essential (inverter/buffer/logic gate) modules took 0.00 seconds (max_rss 61.8 MiB, delta_rss +0.0 MiB)
# Build local encoder (for multiplexers) modules
# Build local encoder (for multiplexers) modules took 0.00 seconds (max_rss 61.8 MiB, delta_rss +0.0 MiB)
# Building multiplexer modules
# Building multiplexer modules took 0.00 seconds (max_rss 62.6 MiB, delta_rss +0.8 MiB)
# Build Look-Up Table (LUT) modules
# Build Look-Up Table (LUT) modules took 0.00 seconds (max_rss 62.8 MiB, delta_rss +0.3 MiB)
# Build wire modules
# Build wire modules took 0.00 seconds (max_rss 62.8 MiB, delta_rss +0.0 MiB)
# Build memory modules
# Build memory modules took 0.00 seconds (max_rss 63.6 MiB, delta_rss +0.8 MiB)
# Build grid modules
Building logical tiles...Done
Building physical tiles...Done
# Build grid modules took 0.19 seconds (max_rss 80.1 MiB, delta_rss +16.5 MiB)
# Build unique routing modules...
# Build unique routing modules... took 0.13 seconds (max_rss 91.7 MiB, delta_rss +11.6 MiB)
# Build FPGA fabric module
## Add grid instances to top module
## Add grid instances to top module took 0.01 seconds (max_rss 97.4 MiB, delta_rss +5.7 MiB)
## Add switch block instances to top module
## Add switch block instances to top module took 0.00 seconds (max_rss 98.4 MiB, delta_rss +1.0 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 98.9 MiB, delta_rss +0.5 MiB)
## Add connection block instances to top module
## Add connection block instances to top module took 0.00 seconds (max_rss 99.2 MiB, delta_rss +0.3 MiB)
## Add module nets between grids and GSBs
## Add module nets between grids and GSBs took 0.60 seconds (max_rss 127.8 MiB, delta_rss +28.4 MiB)
## Add module nets for inter-tile connections
## Add module nets for inter-tile connections took 0.00 seconds (max_rss 127.8 MiB, delta_rss +0.0 MiB)
## Build configurable regions for the top module
## Build configurable regions for the top module took 0.00 seconds (max_rss 132.4 MiB, delta_rss +0.0 MiB)
## Add module nets for configuration buses
## Add module nets for configuration buses took 0.07 seconds (max_rss 141.5 MiB, delta_rss +9.0 MiB)
# Build FPGA fabric module took 1.37 seconds (max_rss 141.5 MiB, delta_rss +49.8 MiB)
Build fabric module graph took 1.69 seconds (max_rss 141.5 MiB, delta_rss +79.7 MiB)
Create I/O location mapping for top module
Create I/O location mapping for top module took 0.00 seconds (max_rss 141.5 MiB, delta_rss +0.0 MiB)
Create global port info for top module
Create global port info for top module took 0.00 seconds (max_rss 141.5 MiB, delta_rss +0.0 MiB)

Command line to execute: repack --design_constraints /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/fpga_repack_constraints.xml

Confirm selected options when call command 'repack':
--design_constraints: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/fpga_repack_constraints.xml
--ignore_global_nets_on_pins: off
--verbose: off
Read Repack Design Constraints
Read Repack Design Constraints took 0.00 seconds (max_rss 141.5 MiB, delta_rss +0.0 MiB)
Build routing resource graph for the physical implementation of logical tile
Build routing resource graph for the physical implementation of logical tile took 0.00 seconds (max_rss 141.5 MiB, delta_rss +0.0 MiB)
Repack clustered blocks to physical implementation of logical tile
Repack clustered block '$abc$4980$new_new_n111__'...Warning 438: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$abc$4980$new_new_n110__'...Warning 439: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$abc$4980$new_new_n125__'...Warning 440: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$abc$4980$new_new_n109__'...Warning 441: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$abc$4980$new_new_n116__'...Warning 442: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$abc$4980$new_new_n104__'...Warning 443: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$sum[31]'...Warning 444: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[20]'...Warning 445: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[23]'...Warning 446: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[9]'...Warning 447: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[21]'...Warning 448: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[25]'...Warning 449: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[24]'...Warning 450: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[14]'...Warning 451: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[27]'...Warning 452: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[16]'...Warning 453: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[26]'...Warning 454: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[28]'...Warning 455: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[30]'...Warning 456: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$cout'...Warning 457: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[15]'...Warning 458: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[18]'...Warning 459: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[17]'...Warning 460: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[12]'...Warning 461: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[29]'...Warning 462: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[31]'...Warning 463: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[7]'...Warning 464: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[5]'...Warning 465: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[8]'...Warning 466: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[19]'...Warning 467: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[6]'...Warning 468: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[10]'...Warning 469: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[22]'...Warning 470: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[11]'...Warning 471: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[13]'...Warning 472: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[2]'...Warning 473: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[3]'...Warning 474: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[4]'...Warning 475: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[0]'...Warning 476: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block 'out:$iopadmap$sum[1]'...Warning 477: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$cin'...Warning 478: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[0]'...Warning 479: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[1]'...Warning 480: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[2]'...Warning 481: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[3]'...Warning 482: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[4]'...Warning 483: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[5]'...Warning 484: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[6]'...Warning 485: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[7]'...Warning 486: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[8]'...Warning 487: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[9]'...Warning 488: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[10]'...Warning 489: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[11]'...Warning 490: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[12]'...Warning 491: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[13]'...Warning 492: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[14]'...Warning 493: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[15]'...Warning 494: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[16]'...Warning 495: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[17]'...Warning 496: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[18]'...Warning 497: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[19]'...Warning 498: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[20]'...Warning 499: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[21]'...Warning 500: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[22]'...Warning 501: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[23]'...Warning 502: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[24]'...Warning 503: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[25]'...Warning 504: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[26]'...Warning 505: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[27]'...Warning 506: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[28]'...Warning 507: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[29]'...Warning 508: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[30]'...Warning 509: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$b[31]'...Warning 510: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[0]'...Warning 511: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[1]'...Warning 512: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[2]'...Warning 513: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[3]'...Warning 514: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[4]'...Warning 515: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[5]'...Warning 516: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[6]'...Warning 517: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[7]'...Warning 518: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[8]'...Warning 519: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[9]'...Warning 520: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[10]'...Warning 521: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[11]'...Warning 522: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[12]'...Warning 523: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[13]'...Warning 524: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[14]'...Warning 525: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[15]'...Warning 526: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[16]'...Warning 527: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[17]'...Warning 528: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[18]'...Warning 529: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[19]'...Warning 530: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[20]'...Warning 531: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[21]'...Warning 532: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[22]'...Warning 533: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[23]'...Warning 534: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[24]'...Warning 535: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[25]'...Warning 536: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[26]'...Warning 537: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[27]'...Warning 538: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[28]'...Warning 539: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[29]'...Warning 540: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[30]'...Warning 541: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered block '$iopadmap$a[31]'...Warning 542: Invalid net 'clock0' to be constrained! Will drop the constraint in repacking
Done
Repack clustered blocks to physical implementation of logical tile took 0.03 seconds (max_rss 141.7 MiB, delta_rss +0.3 MiB)
Identify wire LUTs created by repacking
Identified 1 wire LUTs created by repacker
Identify wire LUTs created by repacking took 0.00 seconds (max_rss 141.7 MiB, delta_rss +0.0 MiB)
Build truth tables for physical LUTs
Build truth tables for physical LUTs took 0.00 seconds (max_rss 141.7 MiB, delta_rss +0.0 MiB)

Command line to execute: build_architecture_bitstream

Confirm selected options when call command 'build_architecture_bitstream':
--write_file: off
--read_file: off
--no_time_stamp: off
--verbose: off

Build fabric-independent bitstream for implementation 'fabric_FullAdder32'

Generating bitstream for Switch blocks...Done
Generating bitstream for X-direction Connection blocks ...Done
Generating bitstream for Y-direction Connection blocks ...Done

Build fabric-independent bitstream for implementation 'fabric_FullAdder32'
 took 0.45 seconds (max_rss 152.5 MiB, delta_rss +10.8 MiB)

Build non-fabric bitstream for implementation 'fabric_FullAdder32'


Build non-fabric bitstream for implementation 'fabric_FullAdder32'
 took 0.00 seconds (max_rss 152.5 MiB, delta_rss +0.0 MiB)

Command line to execute: build_fabric_bitstream

Confirm selected options when call command 'build_fabric_bitstream':
--verbose: off

Build fabric dependent bitstream


Build fabric dependent bitstream
 took 0.11 seconds (max_rss 167.8 MiB, delta_rss +15.2 MiB)

Command line to execute: write_fabric_bitstream --keep_dont_care_bits  --format plain_text --file fabric_bitstream.bit

Confirm selected options when call command 'write_fabric_bitstream':
--file, -f: fabric_bitstream.bit
--format: plain_text
--filter_value: off
--path_only: off
--value_only: off
--trim_path: off
--fast_configuration: off
--keep_dont_care_bits: on
--wl_decremental_order: off
--no_time_stamp: off
--verbose: off
Warning 543: Directory path is empty and nothing will be created.
Write 115433 fabric bitstream into plain text file 'fabric_bitstream.bit'
Warning 544: None of global reset and set ports are defined for programming purpose. Fast configuration is not applicable
Write 115433 fabric bitstream into plain text file 'fabric_bitstream.bit' took 0.01 seconds (max_rss 167.8 MiB, delta_rss +0.1 MiB)

Command line to execute: write_io_mapping -f PinMapping.xml

Confirm selected options when call command 'write_io_mapping':
--file, -f: PinMapping.xml
--no_time_stamp: off
--verbose: off
Warning 545: Directory path is empty and nothing will be created.
Write I/O mapping into xml file 'PinMapping.xml'
Write I/O mapping into xml file 'PinMapping.xml' took 0.00 seconds (max_rss 167.8 MiB, delta_rss +0.0 MiB)

Command line to execute: exit

Confirm selected options when call command 'exit':

Finish execution with 0 errors

The entire OpenFPGA flow took 5.73 seconds

Thank you for using OpenFPGA!
Incr Slack updates 1 in 1.4374e-05 sec
Full Max Req/Worst Slack updates 1 in 3.348e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.8001e-05 sec
