ARM GAS  C:\Users\admin\AppData\Local\Temp\cchzNwrp.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_TIM_Base_MspInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	HAL_TIM_Base_MspInit:
  25              	.LVL0:
  26              	.LFB67:
  27              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** DMA_HandleTypeDef hdma_tim1_ch1;
  30:Core/Src/tim.c **** DMA_HandleTypeDef hdma_tim2_ch2_ch4;
  31:Core/Src/tim.c **** 
ARM GAS  C:\Users\admin\AppData\Local\Temp\cchzNwrp.s 			page 2


  32:Core/Src/tim.c **** /* TIM1 init function */
  33:Core/Src/tim.c **** void MX_TIM1_Init(void)
  34:Core/Src/tim.c **** {
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  41:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  42:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  43:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  44:Core/Src/tim.c **** 
  45:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  46:Core/Src/tim.c **** 
  47:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  48:Core/Src/tim.c ****   htim1.Instance = TIM1;
  49:Core/Src/tim.c ****   htim1.Init.Prescaler = 1440-1;
  50:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  51:Core/Src/tim.c ****   htim1.Init.Period = 1000-1;
  52:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  53:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  54:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  55:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  56:Core/Src/tim.c ****   {
  57:Core/Src/tim.c ****     Error_Handler();
  58:Core/Src/tim.c ****   }
  59:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  60:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  61:Core/Src/tim.c ****   {
  62:Core/Src/tim.c ****     Error_Handler();
  63:Core/Src/tim.c ****   }
  64:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  65:Core/Src/tim.c ****   {
  66:Core/Src/tim.c ****     Error_Handler();
  67:Core/Src/tim.c ****   }
  68:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  69:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  70:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  71:Core/Src/tim.c ****   {
  72:Core/Src/tim.c ****     Error_Handler();
  73:Core/Src/tim.c ****   }
  74:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  75:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  76:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  77:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  78:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  79:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  80:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  81:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  82:Core/Src/tim.c ****   {
  83:Core/Src/tim.c ****     Error_Handler();
  84:Core/Src/tim.c ****   }
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
ARM GAS  C:\Users\admin\AppData\Local\Temp\cchzNwrp.s 			page 3


  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  92:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
  93:Core/Src/tim.c ****   {
  94:Core/Src/tim.c ****     Error_Handler();
  95:Core/Src/tim.c ****   }
  96:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  97:Core/Src/tim.c **** 
  98:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  99:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
 100:Core/Src/tim.c **** 
 101:Core/Src/tim.c **** }
 102:Core/Src/tim.c **** /* TIM2 init function */
 103:Core/Src/tim.c **** void MX_TIM2_Init(void)
 104:Core/Src/tim.c **** {
 105:Core/Src/tim.c **** 
 106:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 107:Core/Src/tim.c **** 
 108:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
 109:Core/Src/tim.c **** 
 110:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 111:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 112:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 113:Core/Src/tim.c **** 
 114:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 115:Core/Src/tim.c **** 
 116:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
 117:Core/Src/tim.c ****   htim2.Instance = TIM2;
 118:Core/Src/tim.c ****   htim2.Init.Prescaler = 1440-1;
 119:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 120:Core/Src/tim.c ****   htim2.Init.Period = 1000-1;
 121:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 122:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 123:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 124:Core/Src/tim.c ****   {
 125:Core/Src/tim.c ****     Error_Handler();
 126:Core/Src/tim.c ****   }
 127:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 128:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 129:Core/Src/tim.c ****   {
 130:Core/Src/tim.c ****     Error_Handler();
 131:Core/Src/tim.c ****   }
 132:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 133:Core/Src/tim.c ****   {
 134:Core/Src/tim.c ****     Error_Handler();
 135:Core/Src/tim.c ****   }
 136:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 137:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 138:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 139:Core/Src/tim.c ****   {
 140:Core/Src/tim.c ****     Error_Handler();
 141:Core/Src/tim.c ****   }
 142:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 143:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 144:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 145:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
ARM GAS  C:\Users\admin\AppData\Local\Temp\cchzNwrp.s 			page 4


 146:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 147:Core/Src/tim.c ****   {
 148:Core/Src/tim.c ****     Error_Handler();
 149:Core/Src/tim.c ****   }
 150:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 151:Core/Src/tim.c **** 
 152:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 153:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim2);
 154:Core/Src/tim.c **** 
 155:Core/Src/tim.c **** }
 156:Core/Src/tim.c **** 
 157:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 158:Core/Src/tim.c **** {
  28              		.loc 1 158 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 158 1 is_stmt 0 view .LVU1
  33 0000 10B5     		push	{r4, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 4, -8
  37              		.cfi_offset 14, -4
  38 0002 82B0     		sub	sp, sp, #8
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 16
  41 0004 0446     		mov	r4, r0
 159:Core/Src/tim.c **** 
 160:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
  42              		.loc 1 160 3 is_stmt 1 view .LVU2
  43              		.loc 1 160 20 is_stmt 0 view .LVU3
  44 0006 0368     		ldr	r3, [r0]
  45              		.loc 1 160 5 view .LVU4
  46 0008 294A     		ldr	r2, .L11
  47 000a 9342     		cmp	r3, r2
  48 000c 04D0     		beq	.L7
 161:Core/Src/tim.c ****   {
 162:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 163:Core/Src/tim.c **** 
 164:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 165:Core/Src/tim.c ****     /* TIM1 clock enable */
 166:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 167:Core/Src/tim.c **** 
 168:Core/Src/tim.c ****     /* TIM1 DMA Init */
 169:Core/Src/tim.c ****     /* TIM1_CH1 Init */
 170:Core/Src/tim.c ****     hdma_tim1_ch1.Instance = DMA1_Channel2;
 171:Core/Src/tim.c ****     hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 172:Core/Src/tim.c ****     hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 173:Core/Src/tim.c ****     hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 174:Core/Src/tim.c ****     hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 175:Core/Src/tim.c ****     hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 176:Core/Src/tim.c ****     hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 177:Core/Src/tim.c ****     hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 178:Core/Src/tim.c ****     if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 179:Core/Src/tim.c ****     {
 180:Core/Src/tim.c ****       Error_Handler();
 181:Core/Src/tim.c ****     }
ARM GAS  C:\Users\admin\AppData\Local\Temp\cchzNwrp.s 			page 5


 182:Core/Src/tim.c **** 
 183:Core/Src/tim.c ****     __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 184:Core/Src/tim.c **** 
 185:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 186:Core/Src/tim.c **** 
 187:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 188:Core/Src/tim.c ****   }
 189:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
  49              		.loc 1 189 8 is_stmt 1 view .LVU5
  50              		.loc 1 189 10 is_stmt 0 view .LVU6
  51 000e B3F1804F 		cmp	r3, #1073741824
  52 0012 26D0     		beq	.L8
  53              	.LVL1:
  54              	.L1:
 190:Core/Src/tim.c ****   {
 191:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 192:Core/Src/tim.c **** 
 193:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 194:Core/Src/tim.c ****     /* TIM2 clock enable */
 195:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 196:Core/Src/tim.c **** 
 197:Core/Src/tim.c ****     /* TIM2 DMA Init */
 198:Core/Src/tim.c ****     /* TIM2_CH2_CH4 Init */
 199:Core/Src/tim.c ****     hdma_tim2_ch2_ch4.Instance = DMA1_Channel7;
 200:Core/Src/tim.c ****     hdma_tim2_ch2_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 201:Core/Src/tim.c ****     hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 202:Core/Src/tim.c ****     hdma_tim2_ch2_ch4.Init.MemInc = DMA_MINC_ENABLE;
 203:Core/Src/tim.c ****     hdma_tim2_ch2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 204:Core/Src/tim.c ****     hdma_tim2_ch2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 205:Core/Src/tim.c ****     hdma_tim2_ch2_ch4.Init.Mode = DMA_NORMAL;
 206:Core/Src/tim.c ****     hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_LOW;
 207:Core/Src/tim.c ****     if (HAL_DMA_Init(&hdma_tim2_ch2_ch4) != HAL_OK)
 208:Core/Src/tim.c ****     {
 209:Core/Src/tim.c ****       Error_Handler();
 210:Core/Src/tim.c ****     }
 211:Core/Src/tim.c **** 
 212:Core/Src/tim.c ****     /* Several peripheral DMA handle pointers point to the same DMA handle.
 213:Core/Src/tim.c ****      Be aware that there is only one channel to perform all the requested DMAs. */
 214:Core/Src/tim.c ****     __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
 215:Core/Src/tim.c ****     __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch2_ch4);
 216:Core/Src/tim.c **** 
 217:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 218:Core/Src/tim.c **** 
 219:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 220:Core/Src/tim.c ****   }
 221:Core/Src/tim.c **** }
  55              		.loc 1 221 1 view .LVU7
  56 0014 02B0     		add	sp, sp, #8
  57              	.LCFI2:
  58              		.cfi_remember_state
  59              		.cfi_def_cfa_offset 8
  60              		@ sp needed
  61 0016 10BD     		pop	{r4, pc}
  62              	.LVL2:
  63              	.L7:
  64              	.LCFI3:
  65              		.cfi_restore_state
ARM GAS  C:\Users\admin\AppData\Local\Temp\cchzNwrp.s 			page 6


 166:Core/Src/tim.c **** 
  66              		.loc 1 166 5 is_stmt 1 view .LVU8
  67              	.LBB2:
 166:Core/Src/tim.c **** 
  68              		.loc 1 166 5 view .LVU9
 166:Core/Src/tim.c **** 
  69              		.loc 1 166 5 view .LVU10
  70 0018 264B     		ldr	r3, .L11+4
  71 001a 9A69     		ldr	r2, [r3, #24]
  72 001c 42F40062 		orr	r2, r2, #2048
  73 0020 9A61     		str	r2, [r3, #24]
 166:Core/Src/tim.c **** 
  74              		.loc 1 166 5 view .LVU11
  75 0022 9B69     		ldr	r3, [r3, #24]
  76 0024 03F40063 		and	r3, r3, #2048
  77 0028 0093     		str	r3, [sp]
 166:Core/Src/tim.c **** 
  78              		.loc 1 166 5 view .LVU12
  79 002a 009B     		ldr	r3, [sp]
  80              	.LBE2:
 166:Core/Src/tim.c **** 
  81              		.loc 1 166 5 view .LVU13
 170:Core/Src/tim.c ****     hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
  82              		.loc 1 170 5 view .LVU14
 170:Core/Src/tim.c ****     hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
  83              		.loc 1 170 28 is_stmt 0 view .LVU15
  84 002c 2248     		ldr	r0, .L11+8
  85              	.LVL3:
 170:Core/Src/tim.c ****     hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
  86              		.loc 1 170 28 view .LVU16
  87 002e 234B     		ldr	r3, .L11+12
  88 0030 0360     		str	r3, [r0]
 171:Core/Src/tim.c ****     hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
  89              		.loc 1 171 5 is_stmt 1 view .LVU17
 171:Core/Src/tim.c ****     hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
  90              		.loc 1 171 34 is_stmt 0 view .LVU18
  91 0032 1023     		movs	r3, #16
  92 0034 4360     		str	r3, [r0, #4]
 172:Core/Src/tim.c ****     hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
  93              		.loc 1 172 5 is_stmt 1 view .LVU19
 172:Core/Src/tim.c ****     hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
  94              		.loc 1 172 34 is_stmt 0 view .LVU20
  95 0036 0023     		movs	r3, #0
  96 0038 8360     		str	r3, [r0, #8]
 173:Core/Src/tim.c ****     hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
  97              		.loc 1 173 5 is_stmt 1 view .LVU21
 173:Core/Src/tim.c ****     hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
  98              		.loc 1 173 31 is_stmt 0 view .LVU22
  99 003a 8022     		movs	r2, #128
 100 003c C260     		str	r2, [r0, #12]
 174:Core/Src/tim.c ****     hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 101              		.loc 1 174 5 is_stmt 1 view .LVU23
 174:Core/Src/tim.c ****     hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 102              		.loc 1 174 44 is_stmt 0 view .LVU24
 103 003e 4FF48072 		mov	r2, #256
 104 0042 0261     		str	r2, [r0, #16]
 175:Core/Src/tim.c ****     hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
ARM GAS  C:\Users\admin\AppData\Local\Temp\cchzNwrp.s 			page 7


 105              		.loc 1 175 5 is_stmt 1 view .LVU25
 175:Core/Src/tim.c ****     hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 106              		.loc 1 175 41 is_stmt 0 view .LVU26
 107 0044 4FF48062 		mov	r2, #1024
 108 0048 4261     		str	r2, [r0, #20]
 176:Core/Src/tim.c ****     hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 109              		.loc 1 176 5 is_stmt 1 view .LVU27
 176:Core/Src/tim.c ****     hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 110              		.loc 1 176 29 is_stmt 0 view .LVU28
 111 004a 8361     		str	r3, [r0, #24]
 177:Core/Src/tim.c ****     if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 112              		.loc 1 177 5 is_stmt 1 view .LVU29
 177:Core/Src/tim.c ****     if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 113              		.loc 1 177 33 is_stmt 0 view .LVU30
 114 004c C361     		str	r3, [r0, #28]
 178:Core/Src/tim.c ****     {
 115              		.loc 1 178 5 is_stmt 1 view .LVU31
 178:Core/Src/tim.c ****     {
 116              		.loc 1 178 9 is_stmt 0 view .LVU32
 117 004e FFF7FEFF 		bl	HAL_DMA_Init
 118              	.LVL4:
 178:Core/Src/tim.c ****     {
 119              		.loc 1 178 8 view .LVU33
 120 0052 18B9     		cbnz	r0, .L9
 121              	.L3:
 183:Core/Src/tim.c **** 
 122              		.loc 1 183 5 is_stmt 1 view .LVU34
 183:Core/Src/tim.c **** 
 123              		.loc 1 183 5 view .LVU35
 124 0054 184B     		ldr	r3, .L11+8
 125 0056 6362     		str	r3, [r4, #36]
 183:Core/Src/tim.c **** 
 126              		.loc 1 183 5 view .LVU36
 127 0058 5C62     		str	r4, [r3, #36]
 183:Core/Src/tim.c **** 
 128              		.loc 1 183 5 view .LVU37
 129 005a DBE7     		b	.L1
 130              	.L9:
 180:Core/Src/tim.c ****     }
 131              		.loc 1 180 7 view .LVU38
 132 005c FFF7FEFF 		bl	Error_Handler
 133              	.LVL5:
 134 0060 F8E7     		b	.L3
 135              	.LVL6:
 136              	.L8:
 195:Core/Src/tim.c **** 
 137              		.loc 1 195 5 view .LVU39
 138              	.LBB3:
 195:Core/Src/tim.c **** 
 139              		.loc 1 195 5 view .LVU40
 195:Core/Src/tim.c **** 
 140              		.loc 1 195 5 view .LVU41
 141 0062 03F50433 		add	r3, r3, #135168
 142 0066 DA69     		ldr	r2, [r3, #28]
 143 0068 42F00102 		orr	r2, r2, #1
 144 006c DA61     		str	r2, [r3, #28]
 195:Core/Src/tim.c **** 
ARM GAS  C:\Users\admin\AppData\Local\Temp\cchzNwrp.s 			page 8


 145              		.loc 1 195 5 view .LVU42
 146 006e DB69     		ldr	r3, [r3, #28]
 147 0070 03F00103 		and	r3, r3, #1
 148 0074 0193     		str	r3, [sp, #4]
 195:Core/Src/tim.c **** 
 149              		.loc 1 195 5 view .LVU43
 150 0076 019B     		ldr	r3, [sp, #4]
 151              	.LBE3:
 195:Core/Src/tim.c **** 
 152              		.loc 1 195 5 view .LVU44
 199:Core/Src/tim.c ****     hdma_tim2_ch2_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 153              		.loc 1 199 5 view .LVU45
 199:Core/Src/tim.c ****     hdma_tim2_ch2_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 154              		.loc 1 199 32 is_stmt 0 view .LVU46
 155 0078 1148     		ldr	r0, .L11+16
 156              	.LVL7:
 199:Core/Src/tim.c ****     hdma_tim2_ch2_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 157              		.loc 1 199 32 view .LVU47
 158 007a 124B     		ldr	r3, .L11+20
 159 007c 0360     		str	r3, [r0]
 200:Core/Src/tim.c ****     hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 160              		.loc 1 200 5 is_stmt 1 view .LVU48
 200:Core/Src/tim.c ****     hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 161              		.loc 1 200 38 is_stmt 0 view .LVU49
 162 007e 1023     		movs	r3, #16
 163 0080 4360     		str	r3, [r0, #4]
 201:Core/Src/tim.c ****     hdma_tim2_ch2_ch4.Init.MemInc = DMA_MINC_ENABLE;
 164              		.loc 1 201 5 is_stmt 1 view .LVU50
 201:Core/Src/tim.c ****     hdma_tim2_ch2_ch4.Init.MemInc = DMA_MINC_ENABLE;
 165              		.loc 1 201 38 is_stmt 0 view .LVU51
 166 0082 0023     		movs	r3, #0
 167 0084 8360     		str	r3, [r0, #8]
 202:Core/Src/tim.c ****     hdma_tim2_ch2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 168              		.loc 1 202 5 is_stmt 1 view .LVU52
 202:Core/Src/tim.c ****     hdma_tim2_ch2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 169              		.loc 1 202 35 is_stmt 0 view .LVU53
 170 0086 8022     		movs	r2, #128
 171 0088 C260     		str	r2, [r0, #12]
 203:Core/Src/tim.c ****     hdma_tim2_ch2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 172              		.loc 1 203 5 is_stmt 1 view .LVU54
 203:Core/Src/tim.c ****     hdma_tim2_ch2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 173              		.loc 1 203 48 is_stmt 0 view .LVU55
 174 008a 4FF48072 		mov	r2, #256
 175 008e 0261     		str	r2, [r0, #16]
 204:Core/Src/tim.c ****     hdma_tim2_ch2_ch4.Init.Mode = DMA_NORMAL;
 176              		.loc 1 204 5 is_stmt 1 view .LVU56
 204:Core/Src/tim.c ****     hdma_tim2_ch2_ch4.Init.Mode = DMA_NORMAL;
 177              		.loc 1 204 45 is_stmt 0 view .LVU57
 178 0090 4FF48062 		mov	r2, #1024
 179 0094 4261     		str	r2, [r0, #20]
 205:Core/Src/tim.c ****     hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_LOW;
 180              		.loc 1 205 5 is_stmt 1 view .LVU58
 205:Core/Src/tim.c ****     hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_LOW;
 181              		.loc 1 205 33 is_stmt 0 view .LVU59
 182 0096 8361     		str	r3, [r0, #24]
 206:Core/Src/tim.c ****     if (HAL_DMA_Init(&hdma_tim2_ch2_ch4) != HAL_OK)
 183              		.loc 1 206 5 is_stmt 1 view .LVU60
ARM GAS  C:\Users\admin\AppData\Local\Temp\cchzNwrp.s 			page 9


 206:Core/Src/tim.c ****     if (HAL_DMA_Init(&hdma_tim2_ch2_ch4) != HAL_OK)
 184              		.loc 1 206 37 is_stmt 0 view .LVU61
 185 0098 C361     		str	r3, [r0, #28]
 207:Core/Src/tim.c ****     {
 186              		.loc 1 207 5 is_stmt 1 view .LVU62
 207:Core/Src/tim.c ****     {
 187              		.loc 1 207 9 is_stmt 0 view .LVU63
 188 009a FFF7FEFF 		bl	HAL_DMA_Init
 189              	.LVL8:
 207:Core/Src/tim.c ****     {
 190              		.loc 1 207 8 view .LVU64
 191 009e 20B9     		cbnz	r0, .L10
 192              	.L5:
 214:Core/Src/tim.c ****     __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch2_ch4);
 193              		.loc 1 214 5 is_stmt 1 view .LVU65
 214:Core/Src/tim.c ****     __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch2_ch4);
 194              		.loc 1 214 5 view .LVU66
 195 00a0 074B     		ldr	r3, .L11+16
 196 00a2 A362     		str	r3, [r4, #40]
 214:Core/Src/tim.c ****     __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch2_ch4);
 197              		.loc 1 214 5 view .LVU67
 198 00a4 5C62     		str	r4, [r3, #36]
 214:Core/Src/tim.c ****     __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch2_ch4);
 199              		.loc 1 214 5 view .LVU68
 215:Core/Src/tim.c **** 
 200              		.loc 1 215 5 view .LVU69
 215:Core/Src/tim.c **** 
 201              		.loc 1 215 5 view .LVU70
 202 00a6 2363     		str	r3, [r4, #48]
 215:Core/Src/tim.c **** 
 203              		.loc 1 215 5 view .LVU71
 215:Core/Src/tim.c **** 
 204              		.loc 1 215 5 view .LVU72
 205              		.loc 1 221 1 is_stmt 0 view .LVU73
 206 00a8 B4E7     		b	.L1
 207              	.L10:
 209:Core/Src/tim.c ****     }
 208              		.loc 1 209 7 is_stmt 1 view .LVU74
 209 00aa FFF7FEFF 		bl	Error_Handler
 210              	.LVL9:
 211 00ae F7E7     		b	.L5
 212              	.L12:
 213              		.align	2
 214              	.L11:
 215 00b0 002C0140 		.word	1073818624
 216 00b4 00100240 		.word	1073876992
 217 00b8 00000000 		.word	.LANCHOR0
 218 00bc 1C000240 		.word	1073872924
 219 00c0 00000000 		.word	.LANCHOR1
 220 00c4 80000240 		.word	1073873024
 221              		.cfi_endproc
 222              	.LFE67:
 224              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 225              		.align	1
 226              		.global	HAL_TIM_MspPostInit
 227              		.syntax unified
 228              		.thumb
ARM GAS  C:\Users\admin\AppData\Local\Temp\cchzNwrp.s 			page 10


 229              		.thumb_func
 231              	HAL_TIM_MspPostInit:
 232              	.LVL10:
 233              	.LFB68:
 222:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 223:Core/Src/tim.c **** {
 234              		.loc 1 223 1 view -0
 235              		.cfi_startproc
 236              		@ args = 0, pretend = 0, frame = 24
 237              		@ frame_needed = 0, uses_anonymous_args = 0
 238              		.loc 1 223 1 is_stmt 0 view .LVU76
 239 0000 00B5     		push	{lr}
 240              	.LCFI4:
 241              		.cfi_def_cfa_offset 4
 242              		.cfi_offset 14, -4
 243 0002 87B0     		sub	sp, sp, #28
 244              	.LCFI5:
 245              		.cfi_def_cfa_offset 32
 224:Core/Src/tim.c **** 
 225:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 246              		.loc 1 225 3 is_stmt 1 view .LVU77
 247              		.loc 1 225 20 is_stmt 0 view .LVU78
 248 0004 0023     		movs	r3, #0
 249 0006 0293     		str	r3, [sp, #8]
 250 0008 0393     		str	r3, [sp, #12]
 251 000a 0493     		str	r3, [sp, #16]
 252 000c 0593     		str	r3, [sp, #20]
 226:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 253              		.loc 1 226 3 is_stmt 1 view .LVU79
 254              		.loc 1 226 15 is_stmt 0 view .LVU80
 255 000e 0368     		ldr	r3, [r0]
 256              		.loc 1 226 5 view .LVU81
 257 0010 184A     		ldr	r2, .L19
 258 0012 9342     		cmp	r3, r2
 259 0014 05D0     		beq	.L17
 227:Core/Src/tim.c ****   {
 228:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 229:Core/Src/tim.c **** 
 230:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 231:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 232:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 233:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 234:Core/Src/tim.c ****     */
 235:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 236:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 237:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 238:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 239:Core/Src/tim.c **** 
 240:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 241:Core/Src/tim.c **** 
 242:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 243:Core/Src/tim.c ****   }
 244:Core/Src/tim.c ****   else if(timHandle->Instance==TIM2)
 260              		.loc 1 244 8 is_stmt 1 view .LVU82
 261              		.loc 1 244 10 is_stmt 0 view .LVU83
 262 0016 B3F1804F 		cmp	r3, #1073741824
 263 001a 17D0     		beq	.L18
ARM GAS  C:\Users\admin\AppData\Local\Temp\cchzNwrp.s 			page 11


 264              	.LVL11:
 265              	.L13:
 245:Core/Src/tim.c ****   {
 246:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 247:Core/Src/tim.c **** 
 248:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 249:Core/Src/tim.c **** 
 250:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 251:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 252:Core/Src/tim.c ****     PA1     ------> TIM2_CH2
 253:Core/Src/tim.c ****     */
 254:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1;
 255:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 256:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 257:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 258:Core/Src/tim.c **** 
 259:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 260:Core/Src/tim.c **** 
 261:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 262:Core/Src/tim.c ****   }
 263:Core/Src/tim.c **** 
 264:Core/Src/tim.c **** }
 266              		.loc 1 264 1 view .LVU84
 267 001c 07B0     		add	sp, sp, #28
 268              	.LCFI6:
 269              		.cfi_remember_state
 270              		.cfi_def_cfa_offset 4
 271              		@ sp needed
 272 001e 5DF804FB 		ldr	pc, [sp], #4
 273              	.LVL12:
 274              	.L17:
 275              	.LCFI7:
 276              		.cfi_restore_state
 231:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 277              		.loc 1 231 5 is_stmt 1 view .LVU85
 278              	.LBB4:
 231:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 279              		.loc 1 231 5 view .LVU86
 231:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 280              		.loc 1 231 5 view .LVU87
 281 0022 154B     		ldr	r3, .L19+4
 282 0024 9A69     		ldr	r2, [r3, #24]
 283 0026 42F00402 		orr	r2, r2, #4
 284 002a 9A61     		str	r2, [r3, #24]
 231:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 285              		.loc 1 231 5 view .LVU88
 286 002c 9B69     		ldr	r3, [r3, #24]
 287 002e 03F00403 		and	r3, r3, #4
 288 0032 0093     		str	r3, [sp]
 231:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 289              		.loc 1 231 5 view .LVU89
 290 0034 009B     		ldr	r3, [sp]
 291              	.LBE4:
 231:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 292              		.loc 1 231 5 view .LVU90
 235:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 293              		.loc 1 235 5 view .LVU91
ARM GAS  C:\Users\admin\AppData\Local\Temp\cchzNwrp.s 			page 12


 235:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 294              		.loc 1 235 25 is_stmt 0 view .LVU92
 295 0036 4FF48073 		mov	r3, #256
 296 003a 0293     		str	r3, [sp, #8]
 236:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 297              		.loc 1 236 5 is_stmt 1 view .LVU93
 236:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 298              		.loc 1 236 26 is_stmt 0 view .LVU94
 299 003c 0223     		movs	r3, #2
 300 003e 0393     		str	r3, [sp, #12]
 237:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 301              		.loc 1 237 5 is_stmt 1 view .LVU95
 237:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 302              		.loc 1 237 27 is_stmt 0 view .LVU96
 303 0040 0593     		str	r3, [sp, #20]
 238:Core/Src/tim.c **** 
 304              		.loc 1 238 5 is_stmt 1 view .LVU97
 305 0042 02A9     		add	r1, sp, #8
 306 0044 0D48     		ldr	r0, .L19+8
 307              	.LVL13:
 238:Core/Src/tim.c **** 
 308              		.loc 1 238 5 is_stmt 0 view .LVU98
 309 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 310              	.LVL14:
 311 004a E7E7     		b	.L13
 312              	.LVL15:
 313              	.L18:
 250:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 314              		.loc 1 250 5 is_stmt 1 view .LVU99
 315              	.LBB5:
 250:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 316              		.loc 1 250 5 view .LVU100
 250:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 317              		.loc 1 250 5 view .LVU101
 318 004c 03F50433 		add	r3, r3, #135168
 319 0050 9A69     		ldr	r2, [r3, #24]
 320 0052 42F00402 		orr	r2, r2, #4
 321 0056 9A61     		str	r2, [r3, #24]
 250:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 322              		.loc 1 250 5 view .LVU102
 323 0058 9B69     		ldr	r3, [r3, #24]
 324 005a 03F00403 		and	r3, r3, #4
 325 005e 0193     		str	r3, [sp, #4]
 250:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 326              		.loc 1 250 5 view .LVU103
 327 0060 019B     		ldr	r3, [sp, #4]
 328              	.LBE5:
 250:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 329              		.loc 1 250 5 view .LVU104
 254:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 330              		.loc 1 254 5 view .LVU105
 254:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 331              		.loc 1 254 25 is_stmt 0 view .LVU106
 332 0062 0223     		movs	r3, #2
 333 0064 0293     		str	r3, [sp, #8]
 255:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 334              		.loc 1 255 5 is_stmt 1 view .LVU107
ARM GAS  C:\Users\admin\AppData\Local\Temp\cchzNwrp.s 			page 13


 255:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 335              		.loc 1 255 26 is_stmt 0 view .LVU108
 336 0066 0393     		str	r3, [sp, #12]
 256:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 337              		.loc 1 256 5 is_stmt 1 view .LVU109
 256:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 338              		.loc 1 256 27 is_stmt 0 view .LVU110
 339 0068 0593     		str	r3, [sp, #20]
 257:Core/Src/tim.c **** 
 340              		.loc 1 257 5 is_stmt 1 view .LVU111
 341 006a 02A9     		add	r1, sp, #8
 342 006c 0348     		ldr	r0, .L19+8
 343              	.LVL16:
 257:Core/Src/tim.c **** 
 344              		.loc 1 257 5 is_stmt 0 view .LVU112
 345 006e FFF7FEFF 		bl	HAL_GPIO_Init
 346              	.LVL17:
 347              		.loc 1 264 1 view .LVU113
 348 0072 D3E7     		b	.L13
 349              	.L20:
 350              		.align	2
 351              	.L19:
 352 0074 002C0140 		.word	1073818624
 353 0078 00100240 		.word	1073876992
 354 007c 00080140 		.word	1073809408
 355              		.cfi_endproc
 356              	.LFE68:
 358              		.section	.text.MX_TIM1_Init,"ax",%progbits
 359              		.align	1
 360              		.global	MX_TIM1_Init
 361              		.syntax unified
 362              		.thumb
 363              		.thumb_func
 365              	MX_TIM1_Init:
 366              	.LFB65:
  34:Core/Src/tim.c **** 
 367              		.loc 1 34 1 is_stmt 1 view -0
 368              		.cfi_startproc
 369              		@ args = 0, pretend = 0, frame = 88
 370              		@ frame_needed = 0, uses_anonymous_args = 0
 371 0000 10B5     		push	{r4, lr}
 372              	.LCFI8:
 373              		.cfi_def_cfa_offset 8
 374              		.cfi_offset 4, -8
 375              		.cfi_offset 14, -4
 376 0002 96B0     		sub	sp, sp, #88
 377              	.LCFI9:
 378              		.cfi_def_cfa_offset 96
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 379              		.loc 1 40 3 view .LVU115
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 380              		.loc 1 40 26 is_stmt 0 view .LVU116
 381 0004 0024     		movs	r4, #0
 382 0006 1294     		str	r4, [sp, #72]
 383 0008 1394     		str	r4, [sp, #76]
 384 000a 1494     		str	r4, [sp, #80]
 385 000c 1594     		str	r4, [sp, #84]
ARM GAS  C:\Users\admin\AppData\Local\Temp\cchzNwrp.s 			page 14


  41:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 386              		.loc 1 41 3 is_stmt 1 view .LVU117
  41:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 387              		.loc 1 41 27 is_stmt 0 view .LVU118
 388 000e 1094     		str	r4, [sp, #64]
 389 0010 1194     		str	r4, [sp, #68]
  42:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 390              		.loc 1 42 3 is_stmt 1 view .LVU119
  42:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 391              		.loc 1 42 22 is_stmt 0 view .LVU120
 392 0012 0994     		str	r4, [sp, #36]
 393 0014 0A94     		str	r4, [sp, #40]
 394 0016 0B94     		str	r4, [sp, #44]
 395 0018 0C94     		str	r4, [sp, #48]
 396 001a 0D94     		str	r4, [sp, #52]
 397 001c 0E94     		str	r4, [sp, #56]
 398 001e 0F94     		str	r4, [sp, #60]
  43:Core/Src/tim.c **** 
 399              		.loc 1 43 3 is_stmt 1 view .LVU121
  43:Core/Src/tim.c **** 
 400              		.loc 1 43 34 is_stmt 0 view .LVU122
 401 0020 2022     		movs	r2, #32
 402 0022 2146     		mov	r1, r4
 403 0024 01A8     		add	r0, sp, #4
 404 0026 FFF7FEFF 		bl	memset
 405              	.LVL18:
  48:Core/Src/tim.c ****   htim1.Init.Prescaler = 1440-1;
 406              		.loc 1 48 3 is_stmt 1 view .LVU123
  48:Core/Src/tim.c ****   htim1.Init.Prescaler = 1440-1;
 407              		.loc 1 48 18 is_stmt 0 view .LVU124
 408 002a 2D48     		ldr	r0, .L35
 409 002c 2D4B     		ldr	r3, .L35+4
 410 002e 0360     		str	r3, [r0]
  49:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 411              		.loc 1 49 3 is_stmt 1 view .LVU125
  49:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 412              		.loc 1 49 24 is_stmt 0 view .LVU126
 413 0030 40F29F53 		movw	r3, #1439
 414 0034 4360     		str	r3, [r0, #4]
  50:Core/Src/tim.c ****   htim1.Init.Period = 1000-1;
 415              		.loc 1 50 3 is_stmt 1 view .LVU127
  50:Core/Src/tim.c ****   htim1.Init.Period = 1000-1;
 416              		.loc 1 50 26 is_stmt 0 view .LVU128
 417 0036 8460     		str	r4, [r0, #8]
  51:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 418              		.loc 1 51 3 is_stmt 1 view .LVU129
  51:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 419              		.loc 1 51 21 is_stmt 0 view .LVU130
 420 0038 40F2E733 		movw	r3, #999
 421 003c C360     		str	r3, [r0, #12]
  52:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 422              		.loc 1 52 3 is_stmt 1 view .LVU131
  52:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 423              		.loc 1 52 28 is_stmt 0 view .LVU132
 424 003e 0461     		str	r4, [r0, #16]
  53:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 425              		.loc 1 53 3 is_stmt 1 view .LVU133
ARM GAS  C:\Users\admin\AppData\Local\Temp\cchzNwrp.s 			page 15


  53:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 426              		.loc 1 53 32 is_stmt 0 view .LVU134
 427 0040 4461     		str	r4, [r0, #20]
  54:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 428              		.loc 1 54 3 is_stmt 1 view .LVU135
  54:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 429              		.loc 1 54 32 is_stmt 0 view .LVU136
 430 0042 8461     		str	r4, [r0, #24]
  55:Core/Src/tim.c ****   {
 431              		.loc 1 55 3 is_stmt 1 view .LVU137
  55:Core/Src/tim.c ****   {
 432              		.loc 1 55 7 is_stmt 0 view .LVU138
 433 0044 FFF7FEFF 		bl	HAL_TIM_Base_Init
 434              	.LVL19:
  55:Core/Src/tim.c ****   {
 435              		.loc 1 55 6 view .LVU139
 436 0048 0028     		cmp	r0, #0
 437 004a 37D1     		bne	.L29
 438              	.L22:
  59:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 439              		.loc 1 59 3 is_stmt 1 view .LVU140
  59:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 440              		.loc 1 59 34 is_stmt 0 view .LVU141
 441 004c 4FF48053 		mov	r3, #4096
 442 0050 1293     		str	r3, [sp, #72]
  60:Core/Src/tim.c ****   {
 443              		.loc 1 60 3 is_stmt 1 view .LVU142
  60:Core/Src/tim.c ****   {
 444              		.loc 1 60 7 is_stmt 0 view .LVU143
 445 0052 12A9     		add	r1, sp, #72
 446 0054 2248     		ldr	r0, .L35
 447 0056 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 448              	.LVL20:
  60:Core/Src/tim.c ****   {
 449              		.loc 1 60 6 view .LVU144
 450 005a 0028     		cmp	r0, #0
 451 005c 31D1     		bne	.L30
 452              	.L23:
  64:Core/Src/tim.c ****   {
 453              		.loc 1 64 3 is_stmt 1 view .LVU145
  64:Core/Src/tim.c ****   {
 454              		.loc 1 64 7 is_stmt 0 view .LVU146
 455 005e 2048     		ldr	r0, .L35
 456 0060 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 457              	.LVL21:
  64:Core/Src/tim.c ****   {
 458              		.loc 1 64 6 view .LVU147
 459 0064 0028     		cmp	r0, #0
 460 0066 2FD1     		bne	.L31
 461              	.L24:
  68:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 462              		.loc 1 68 3 is_stmt 1 view .LVU148
  68:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 463              		.loc 1 68 37 is_stmt 0 view .LVU149
 464 0068 0023     		movs	r3, #0
 465 006a 1093     		str	r3, [sp, #64]
  69:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
ARM GAS  C:\Users\admin\AppData\Local\Temp\cchzNwrp.s 			page 16


 466              		.loc 1 69 3 is_stmt 1 view .LVU150
  69:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 467              		.loc 1 69 33 is_stmt 0 view .LVU151
 468 006c 1193     		str	r3, [sp, #68]
  70:Core/Src/tim.c ****   {
 469              		.loc 1 70 3 is_stmt 1 view .LVU152
  70:Core/Src/tim.c ****   {
 470              		.loc 1 70 7 is_stmt 0 view .LVU153
 471 006e 10A9     		add	r1, sp, #64
 472 0070 1B48     		ldr	r0, .L35
 473 0072 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 474              	.LVL22:
  70:Core/Src/tim.c ****   {
 475              		.loc 1 70 6 view .LVU154
 476 0076 50BB     		cbnz	r0, .L32
 477              	.L25:
  74:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 478              		.loc 1 74 3 is_stmt 1 view .LVU155
  74:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 479              		.loc 1 74 20 is_stmt 0 view .LVU156
 480 0078 6023     		movs	r3, #96
 481 007a 0993     		str	r3, [sp, #36]
  75:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 482              		.loc 1 75 3 is_stmt 1 view .LVU157
  75:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 483              		.loc 1 75 19 is_stmt 0 view .LVU158
 484 007c 0022     		movs	r2, #0
 485 007e 0A92     		str	r2, [sp, #40]
  76:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 486              		.loc 1 76 3 is_stmt 1 view .LVU159
  76:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 487              		.loc 1 76 24 is_stmt 0 view .LVU160
 488 0080 0B92     		str	r2, [sp, #44]
  77:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 489              		.loc 1 77 3 is_stmt 1 view .LVU161
  77:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 490              		.loc 1 77 25 is_stmt 0 view .LVU162
 491 0082 0C92     		str	r2, [sp, #48]
  78:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 492              		.loc 1 78 3 is_stmt 1 view .LVU163
  78:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 493              		.loc 1 78 24 is_stmt 0 view .LVU164
 494 0084 0D92     		str	r2, [sp, #52]
  79:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 495              		.loc 1 79 3 is_stmt 1 view .LVU165
  79:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 496              		.loc 1 79 25 is_stmt 0 view .LVU166
 497 0086 0E92     		str	r2, [sp, #56]
  80:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 498              		.loc 1 80 3 is_stmt 1 view .LVU167
  80:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 499              		.loc 1 80 26 is_stmt 0 view .LVU168
 500 0088 0F92     		str	r2, [sp, #60]
  81:Core/Src/tim.c ****   {
 501              		.loc 1 81 3 is_stmt 1 view .LVU169
  81:Core/Src/tim.c ****   {
 502              		.loc 1 81 7 is_stmt 0 view .LVU170
ARM GAS  C:\Users\admin\AppData\Local\Temp\cchzNwrp.s 			page 17


 503 008a 09A9     		add	r1, sp, #36
 504 008c 1448     		ldr	r0, .L35
 505 008e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 506              	.LVL23:
  81:Core/Src/tim.c ****   {
 507              		.loc 1 81 6 view .LVU171
 508 0092 F8B9     		cbnz	r0, .L33
 509              	.L26:
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 510              		.loc 1 85 3 is_stmt 1 view .LVU172
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 511              		.loc 1 85 40 is_stmt 0 view .LVU173
 512 0094 0023     		movs	r3, #0
 513 0096 0193     		str	r3, [sp, #4]
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 514              		.loc 1 86 3 is_stmt 1 view .LVU174
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 515              		.loc 1 86 41 is_stmt 0 view .LVU175
 516 0098 0293     		str	r3, [sp, #8]
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 517              		.loc 1 87 3 is_stmt 1 view .LVU176
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 518              		.loc 1 87 34 is_stmt 0 view .LVU177
 519 009a 0393     		str	r3, [sp, #12]
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 520              		.loc 1 88 3 is_stmt 1 view .LVU178
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 521              		.loc 1 88 33 is_stmt 0 view .LVU179
 522 009c 0493     		str	r3, [sp, #16]
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 523              		.loc 1 89 3 is_stmt 1 view .LVU180
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 524              		.loc 1 89 35 is_stmt 0 view .LVU181
 525 009e 0593     		str	r3, [sp, #20]
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 526              		.loc 1 90 3 is_stmt 1 view .LVU182
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 527              		.loc 1 90 38 is_stmt 0 view .LVU183
 528 00a0 4FF40052 		mov	r2, #8192
 529 00a4 0692     		str	r2, [sp, #24]
  91:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 530              		.loc 1 91 3 is_stmt 1 view .LVU184
  91:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 531              		.loc 1 91 40 is_stmt 0 view .LVU185
 532 00a6 0893     		str	r3, [sp, #32]
  92:Core/Src/tim.c ****   {
 533              		.loc 1 92 3 is_stmt 1 view .LVU186
  92:Core/Src/tim.c ****   {
 534              		.loc 1 92 7 is_stmt 0 view .LVU187
 535 00a8 01A9     		add	r1, sp, #4
 536 00aa 0D48     		ldr	r0, .L35
 537 00ac FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 538              	.LVL24:
  92:Core/Src/tim.c ****   {
 539              		.loc 1 92 6 view .LVU188
 540 00b0 98B9     		cbnz	r0, .L34
 541              	.L27:
ARM GAS  C:\Users\admin\AppData\Local\Temp\cchzNwrp.s 			page 18


  99:Core/Src/tim.c **** 
 542              		.loc 1 99 3 is_stmt 1 view .LVU189
 543 00b2 0B48     		ldr	r0, .L35
 544 00b4 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 545              	.LVL25:
 101:Core/Src/tim.c **** /* TIM2 init function */
 546              		.loc 1 101 1 is_stmt 0 view .LVU190
 547 00b8 16B0     		add	sp, sp, #88
 548              	.LCFI10:
 549              		.cfi_remember_state
 550              		.cfi_def_cfa_offset 8
 551              		@ sp needed
 552 00ba 10BD     		pop	{r4, pc}
 553              	.L29:
 554              	.LCFI11:
 555              		.cfi_restore_state
  57:Core/Src/tim.c ****   }
 556              		.loc 1 57 5 is_stmt 1 view .LVU191
 557 00bc FFF7FEFF 		bl	Error_Handler
 558              	.LVL26:
 559 00c0 C4E7     		b	.L22
 560              	.L30:
  62:Core/Src/tim.c ****   }
 561              		.loc 1 62 5 view .LVU192
 562 00c2 FFF7FEFF 		bl	Error_Handler
 563              	.LVL27:
 564 00c6 CAE7     		b	.L23
 565              	.L31:
  66:Core/Src/tim.c ****   }
 566              		.loc 1 66 5 view .LVU193
 567 00c8 FFF7FEFF 		bl	Error_Handler
 568              	.LVL28:
 569 00cc CCE7     		b	.L24
 570              	.L32:
  72:Core/Src/tim.c ****   }
 571              		.loc 1 72 5 view .LVU194
 572 00ce FFF7FEFF 		bl	Error_Handler
 573              	.LVL29:
 574 00d2 D1E7     		b	.L25
 575              	.L33:
  83:Core/Src/tim.c ****   }
 576              		.loc 1 83 5 view .LVU195
 577 00d4 FFF7FEFF 		bl	Error_Handler
 578              	.LVL30:
 579 00d8 DCE7     		b	.L26
 580              	.L34:
  94:Core/Src/tim.c ****   }
 581              		.loc 1 94 5 view .LVU196
 582 00da FFF7FEFF 		bl	Error_Handler
 583              	.LVL31:
 584 00de E8E7     		b	.L27
 585              	.L36:
 586              		.align	2
 587              	.L35:
 588 00e0 00000000 		.word	.LANCHOR2
 589 00e4 002C0140 		.word	1073818624
 590              		.cfi_endproc
ARM GAS  C:\Users\admin\AppData\Local\Temp\cchzNwrp.s 			page 19


 591              	.LFE65:
 593              		.section	.text.MX_TIM2_Init,"ax",%progbits
 594              		.align	1
 595              		.global	MX_TIM2_Init
 596              		.syntax unified
 597              		.thumb
 598              		.thumb_func
 600              	MX_TIM2_Init:
 601              	.LFB66:
 104:Core/Src/tim.c **** 
 602              		.loc 1 104 1 view -0
 603              		.cfi_startproc
 604              		@ args = 0, pretend = 0, frame = 56
 605              		@ frame_needed = 0, uses_anonymous_args = 0
 606 0000 00B5     		push	{lr}
 607              	.LCFI12:
 608              		.cfi_def_cfa_offset 4
 609              		.cfi_offset 14, -4
 610 0002 8FB0     		sub	sp, sp, #60
 611              	.LCFI13:
 612              		.cfi_def_cfa_offset 64
 110:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 613              		.loc 1 110 3 view .LVU198
 110:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 614              		.loc 1 110 26 is_stmt 0 view .LVU199
 615 0004 0023     		movs	r3, #0
 616 0006 0A93     		str	r3, [sp, #40]
 617 0008 0B93     		str	r3, [sp, #44]
 618 000a 0C93     		str	r3, [sp, #48]
 619 000c 0D93     		str	r3, [sp, #52]
 111:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 620              		.loc 1 111 3 is_stmt 1 view .LVU200
 111:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 621              		.loc 1 111 27 is_stmt 0 view .LVU201
 622 000e 0893     		str	r3, [sp, #32]
 623 0010 0993     		str	r3, [sp, #36]
 112:Core/Src/tim.c **** 
 624              		.loc 1 112 3 is_stmt 1 view .LVU202
 112:Core/Src/tim.c **** 
 625              		.loc 1 112 22 is_stmt 0 view .LVU203
 626 0012 0193     		str	r3, [sp, #4]
 627 0014 0293     		str	r3, [sp, #8]
 628 0016 0393     		str	r3, [sp, #12]
 629 0018 0493     		str	r3, [sp, #16]
 630 001a 0593     		str	r3, [sp, #20]
 631 001c 0693     		str	r3, [sp, #24]
 632 001e 0793     		str	r3, [sp, #28]
 117:Core/Src/tim.c ****   htim2.Init.Prescaler = 1440-1;
 633              		.loc 1 117 3 is_stmt 1 view .LVU204
 117:Core/Src/tim.c ****   htim2.Init.Prescaler = 1440-1;
 634              		.loc 1 117 18 is_stmt 0 view .LVU205
 635 0020 2248     		ldr	r0, .L49
 636 0022 4FF08042 		mov	r2, #1073741824
 637 0026 0260     		str	r2, [r0]
 118:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 638              		.loc 1 118 3 is_stmt 1 view .LVU206
 118:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
ARM GAS  C:\Users\admin\AppData\Local\Temp\cchzNwrp.s 			page 20


 639              		.loc 1 118 24 is_stmt 0 view .LVU207
 640 0028 40F29F52 		movw	r2, #1439
 641 002c 4260     		str	r2, [r0, #4]
 119:Core/Src/tim.c ****   htim2.Init.Period = 1000-1;
 642              		.loc 1 119 3 is_stmt 1 view .LVU208
 119:Core/Src/tim.c ****   htim2.Init.Period = 1000-1;
 643              		.loc 1 119 26 is_stmt 0 view .LVU209
 644 002e 8360     		str	r3, [r0, #8]
 120:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 645              		.loc 1 120 3 is_stmt 1 view .LVU210
 120:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 646              		.loc 1 120 21 is_stmt 0 view .LVU211
 647 0030 40F2E732 		movw	r2, #999
 648 0034 C260     		str	r2, [r0, #12]
 121:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 649              		.loc 1 121 3 is_stmt 1 view .LVU212
 121:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 650              		.loc 1 121 28 is_stmt 0 view .LVU213
 651 0036 0361     		str	r3, [r0, #16]
 122:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 652              		.loc 1 122 3 is_stmt 1 view .LVU214
 122:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 653              		.loc 1 122 32 is_stmt 0 view .LVU215
 654 0038 8361     		str	r3, [r0, #24]
 123:Core/Src/tim.c ****   {
 655              		.loc 1 123 3 is_stmt 1 view .LVU216
 123:Core/Src/tim.c ****   {
 656              		.loc 1 123 7 is_stmt 0 view .LVU217
 657 003a FFF7FEFF 		bl	HAL_TIM_Base_Init
 658              	.LVL32:
 123:Core/Src/tim.c ****   {
 659              		.loc 1 123 6 view .LVU218
 660 003e 30BB     		cbnz	r0, .L44
 661              	.L38:
 127:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 662              		.loc 1 127 3 is_stmt 1 view .LVU219
 127:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 663              		.loc 1 127 34 is_stmt 0 view .LVU220
 664 0040 4FF48053 		mov	r3, #4096
 665 0044 0A93     		str	r3, [sp, #40]
 128:Core/Src/tim.c ****   {
 666              		.loc 1 128 3 is_stmt 1 view .LVU221
 128:Core/Src/tim.c ****   {
 667              		.loc 1 128 7 is_stmt 0 view .LVU222
 668 0046 0AA9     		add	r1, sp, #40
 669 0048 1848     		ldr	r0, .L49
 670 004a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 671              	.LVL33:
 128:Core/Src/tim.c ****   {
 672              		.loc 1 128 6 view .LVU223
 673 004e 08BB     		cbnz	r0, .L45
 674              	.L39:
 132:Core/Src/tim.c ****   {
 675              		.loc 1 132 3 is_stmt 1 view .LVU224
 132:Core/Src/tim.c ****   {
 676              		.loc 1 132 7 is_stmt 0 view .LVU225
 677 0050 1648     		ldr	r0, .L49
ARM GAS  C:\Users\admin\AppData\Local\Temp\cchzNwrp.s 			page 21


 678 0052 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 679              	.LVL34:
 132:Core/Src/tim.c ****   {
 680              		.loc 1 132 6 view .LVU226
 681 0056 00BB     		cbnz	r0, .L46
 682              	.L40:
 136:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 683              		.loc 1 136 3 is_stmt 1 view .LVU227
 136:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 684              		.loc 1 136 37 is_stmt 0 view .LVU228
 685 0058 0023     		movs	r3, #0
 686 005a 0893     		str	r3, [sp, #32]
 137:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 687              		.loc 1 137 3 is_stmt 1 view .LVU229
 137:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 688              		.loc 1 137 33 is_stmt 0 view .LVU230
 689 005c 0993     		str	r3, [sp, #36]
 138:Core/Src/tim.c ****   {
 690              		.loc 1 138 3 is_stmt 1 view .LVU231
 138:Core/Src/tim.c ****   {
 691              		.loc 1 138 7 is_stmt 0 view .LVU232
 692 005e 08A9     		add	r1, sp, #32
 693 0060 1248     		ldr	r0, .L49
 694 0062 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 695              	.LVL35:
 138:Core/Src/tim.c ****   {
 696              		.loc 1 138 6 view .LVU233
 697 0066 D8B9     		cbnz	r0, .L47
 698              	.L41:
 142:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 699              		.loc 1 142 3 is_stmt 1 view .LVU234
 142:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 700              		.loc 1 142 20 is_stmt 0 view .LVU235
 701 0068 6023     		movs	r3, #96
 702 006a 0193     		str	r3, [sp, #4]
 143:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 703              		.loc 1 143 3 is_stmt 1 view .LVU236
 143:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 704              		.loc 1 143 19 is_stmt 0 view .LVU237
 705 006c 0023     		movs	r3, #0
 706 006e 0293     		str	r3, [sp, #8]
 144:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 707              		.loc 1 144 3 is_stmt 1 view .LVU238
 144:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 708              		.loc 1 144 24 is_stmt 0 view .LVU239
 709 0070 0393     		str	r3, [sp, #12]
 145:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 710              		.loc 1 145 3 is_stmt 1 view .LVU240
 145:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 711              		.loc 1 145 24 is_stmt 0 view .LVU241
 712 0072 0593     		str	r3, [sp, #20]
 146:Core/Src/tim.c ****   {
 713              		.loc 1 146 3 is_stmt 1 view .LVU242
 146:Core/Src/tim.c ****   {
 714              		.loc 1 146 7 is_stmt 0 view .LVU243
 715 0074 0422     		movs	r2, #4
 716 0076 0DEB0201 		add	r1, sp, r2
ARM GAS  C:\Users\admin\AppData\Local\Temp\cchzNwrp.s 			page 22


 717 007a 0C48     		ldr	r0, .L49
 718 007c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 719              	.LVL36:
 146:Core/Src/tim.c ****   {
 720              		.loc 1 146 6 view .LVU244
 721 0080 88B9     		cbnz	r0, .L48
 722              	.L42:
 153:Core/Src/tim.c **** 
 723              		.loc 1 153 3 is_stmt 1 view .LVU245
 724 0082 0A48     		ldr	r0, .L49
 725 0084 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 726              	.LVL37:
 155:Core/Src/tim.c **** 
 727              		.loc 1 155 1 is_stmt 0 view .LVU246
 728 0088 0FB0     		add	sp, sp, #60
 729              	.LCFI14:
 730              		.cfi_remember_state
 731              		.cfi_def_cfa_offset 4
 732              		@ sp needed
 733 008a 5DF804FB 		ldr	pc, [sp], #4
 734              	.L44:
 735              	.LCFI15:
 736              		.cfi_restore_state
 125:Core/Src/tim.c ****   }
 737              		.loc 1 125 5 is_stmt 1 view .LVU247
 738 008e FFF7FEFF 		bl	Error_Handler
 739              	.LVL38:
 740 0092 D5E7     		b	.L38
 741              	.L45:
 130:Core/Src/tim.c ****   }
 742              		.loc 1 130 5 view .LVU248
 743 0094 FFF7FEFF 		bl	Error_Handler
 744              	.LVL39:
 745 0098 DAE7     		b	.L39
 746              	.L46:
 134:Core/Src/tim.c ****   }
 747              		.loc 1 134 5 view .LVU249
 748 009a FFF7FEFF 		bl	Error_Handler
 749              	.LVL40:
 750 009e DBE7     		b	.L40
 751              	.L47:
 140:Core/Src/tim.c ****   }
 752              		.loc 1 140 5 view .LVU250
 753 00a0 FFF7FEFF 		bl	Error_Handler
 754              	.LVL41:
 755 00a4 E0E7     		b	.L41
 756              	.L48:
 148:Core/Src/tim.c ****   }
 757              		.loc 1 148 5 view .LVU251
 758 00a6 FFF7FEFF 		bl	Error_Handler
 759              	.LVL42:
 760 00aa EAE7     		b	.L42
 761              	.L50:
 762              		.align	2
 763              	.L49:
 764 00ac 00000000 		.word	.LANCHOR3
 765              		.cfi_endproc
ARM GAS  C:\Users\admin\AppData\Local\Temp\cchzNwrp.s 			page 23


 766              	.LFE66:
 768              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 769              		.align	1
 770              		.global	HAL_TIM_Base_MspDeInit
 771              		.syntax unified
 772              		.thumb
 773              		.thumb_func
 775              	HAL_TIM_Base_MspDeInit:
 776              	.LVL43:
 777              	.LFB69:
 265:Core/Src/tim.c **** 
 266:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 267:Core/Src/tim.c **** {
 778              		.loc 1 267 1 view -0
 779              		.cfi_startproc
 780              		@ args = 0, pretend = 0, frame = 0
 781              		@ frame_needed = 0, uses_anonymous_args = 0
 782              		.loc 1 267 1 is_stmt 0 view .LVU253
 783 0000 10B5     		push	{r4, lr}
 784              	.LCFI16:
 785              		.cfi_def_cfa_offset 8
 786              		.cfi_offset 4, -8
 787              		.cfi_offset 14, -4
 788 0002 0446     		mov	r4, r0
 268:Core/Src/tim.c **** 
 269:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 789              		.loc 1 269 3 is_stmt 1 view .LVU254
 790              		.loc 1 269 20 is_stmt 0 view .LVU255
 791 0004 0368     		ldr	r3, [r0]
 792              		.loc 1 269 5 view .LVU256
 793 0006 0E4A     		ldr	r2, .L57
 794 0008 9342     		cmp	r3, r2
 795 000a 03D0     		beq	.L55
 270:Core/Src/tim.c ****   {
 271:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 272:Core/Src/tim.c **** 
 273:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 274:Core/Src/tim.c ****     /* Peripheral clock disable */
 275:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 276:Core/Src/tim.c **** 
 277:Core/Src/tim.c ****     /* TIM1 DMA DeInit */
 278:Core/Src/tim.c ****     HAL_DMA_DeInit(tim_baseHandle->hdma[TIM_DMA_ID_CC1]);
 279:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 280:Core/Src/tim.c **** 
 281:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 282:Core/Src/tim.c ****   }
 283:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 796              		.loc 1 283 8 is_stmt 1 view .LVU257
 797              		.loc 1 283 10 is_stmt 0 view .LVU258
 798 000c B3F1804F 		cmp	r3, #1073741824
 799 0010 0AD0     		beq	.L56
 800              	.LVL44:
 801              	.L51:
 284:Core/Src/tim.c ****   {
 285:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 286:Core/Src/tim.c **** 
 287:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
ARM GAS  C:\Users\admin\AppData\Local\Temp\cchzNwrp.s 			page 24


 288:Core/Src/tim.c ****     /* Peripheral clock disable */
 289:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 290:Core/Src/tim.c **** 
 291:Core/Src/tim.c ****     /* TIM2 DMA DeInit */
 292:Core/Src/tim.c ****     HAL_DMA_DeInit(tim_baseHandle->hdma[TIM_DMA_ID_CC2]);
 293:Core/Src/tim.c ****     HAL_DMA_DeInit(tim_baseHandle->hdma[TIM_DMA_ID_CC4]);
 294:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 295:Core/Src/tim.c **** 
 296:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 297:Core/Src/tim.c ****   }
 298:Core/Src/tim.c **** }
 802              		.loc 1 298 1 view .LVU259
 803 0012 10BD     		pop	{r4, pc}
 804              	.LVL45:
 805              	.L55:
 275:Core/Src/tim.c **** 
 806              		.loc 1 275 5 is_stmt 1 view .LVU260
 807 0014 02F56442 		add	r2, r2, #58368
 808 0018 9369     		ldr	r3, [r2, #24]
 809 001a 23F40063 		bic	r3, r3, #2048
 810 001e 9361     		str	r3, [r2, #24]
 278:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 811              		.loc 1 278 5 view .LVU261
 812 0020 406A     		ldr	r0, [r0, #36]
 813              	.LVL46:
 278:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 814              		.loc 1 278 5 is_stmt 0 view .LVU262
 815 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 816              	.LVL47:
 817 0026 F4E7     		b	.L51
 818              	.LVL48:
 819              	.L56:
 289:Core/Src/tim.c **** 
 820              		.loc 1 289 5 is_stmt 1 view .LVU263
 821 0028 064A     		ldr	r2, .L57+4
 822 002a D369     		ldr	r3, [r2, #28]
 823 002c 23F00103 		bic	r3, r3, #1
 824 0030 D361     		str	r3, [r2, #28]
 292:Core/Src/tim.c ****     HAL_DMA_DeInit(tim_baseHandle->hdma[TIM_DMA_ID_CC4]);
 825              		.loc 1 292 5 view .LVU264
 826 0032 806A     		ldr	r0, [r0, #40]
 827              	.LVL49:
 292:Core/Src/tim.c ****     HAL_DMA_DeInit(tim_baseHandle->hdma[TIM_DMA_ID_CC4]);
 828              		.loc 1 292 5 is_stmt 0 view .LVU265
 829 0034 FFF7FEFF 		bl	HAL_DMA_DeInit
 830              	.LVL50:
 293:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 831              		.loc 1 293 5 is_stmt 1 view .LVU266
 832 0038 206B     		ldr	r0, [r4, #48]
 833 003a FFF7FEFF 		bl	HAL_DMA_DeInit
 834              	.LVL51:
 835              		.loc 1 298 1 is_stmt 0 view .LVU267
 836 003e E8E7     		b	.L51
 837              	.L58:
 838              		.align	2
 839              	.L57:
 840 0040 002C0140 		.word	1073818624
ARM GAS  C:\Users\admin\AppData\Local\Temp\cchzNwrp.s 			page 25


 841 0044 00100240 		.word	1073876992
 842              		.cfi_endproc
 843              	.LFE69:
 845              		.global	hdma_tim2_ch2_ch4
 846              		.global	hdma_tim1_ch1
 847              		.global	htim2
 848              		.global	htim1
 849              		.section	.bss.hdma_tim1_ch1,"aw",%nobits
 850              		.align	2
 851              		.set	.LANCHOR0,. + 0
 854              	hdma_tim1_ch1:
 855 0000 00000000 		.space	68
 855      00000000 
 855      00000000 
 855      00000000 
 855      00000000 
 856              		.section	.bss.hdma_tim2_ch2_ch4,"aw",%nobits
 857              		.align	2
 858              		.set	.LANCHOR1,. + 0
 861              	hdma_tim2_ch2_ch4:
 862 0000 00000000 		.space	68
 862      00000000 
 862      00000000 
 862      00000000 
 862      00000000 
 863              		.section	.bss.htim1,"aw",%nobits
 864              		.align	2
 865              		.set	.LANCHOR2,. + 0
 868              	htim1:
 869 0000 00000000 		.space	72
 869      00000000 
 869      00000000 
 869      00000000 
 869      00000000 
 870              		.section	.bss.htim2,"aw",%nobits
 871              		.align	2
 872              		.set	.LANCHOR3,. + 0
 875              	htim2:
 876 0000 00000000 		.space	72
 876      00000000 
 876      00000000 
 876      00000000 
 876      00000000 
 877              		.text
 878              	.Letext0:
 879              		.file 2 "c:\\dev\\armnoneaeabi\\10 2021.10\\arm-none-eabi\\include\\machine\\_default_types.h"
 880              		.file 3 "c:\\dev\\armnoneaeabi\\10 2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 881              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 882              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 883              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 884              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 885              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 886              		.file 9 "Core/Inc/tim.h"
 887              		.file 10 "Core/Inc/main.h"
 888              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 889              		.file 12 "<built-in>"
ARM GAS  C:\Users\admin\AppData\Local\Temp\cchzNwrp.s 			page 26


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\admin\AppData\Local\Temp\cchzNwrp.s:18     .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\admin\AppData\Local\Temp\cchzNwrp.s:24     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\admin\AppData\Local\Temp\cchzNwrp.s:215    .text.HAL_TIM_Base_MspInit:000000b0 $d
C:\Users\admin\AppData\Local\Temp\cchzNwrp.s:225    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\admin\AppData\Local\Temp\cchzNwrp.s:231    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\admin\AppData\Local\Temp\cchzNwrp.s:352    .text.HAL_TIM_MspPostInit:00000074 $d
C:\Users\admin\AppData\Local\Temp\cchzNwrp.s:359    .text.MX_TIM1_Init:00000000 $t
C:\Users\admin\AppData\Local\Temp\cchzNwrp.s:365    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\admin\AppData\Local\Temp\cchzNwrp.s:588    .text.MX_TIM1_Init:000000e0 $d
C:\Users\admin\AppData\Local\Temp\cchzNwrp.s:594    .text.MX_TIM2_Init:00000000 $t
C:\Users\admin\AppData\Local\Temp\cchzNwrp.s:600    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\admin\AppData\Local\Temp\cchzNwrp.s:764    .text.MX_TIM2_Init:000000ac $d
C:\Users\admin\AppData\Local\Temp\cchzNwrp.s:769    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\admin\AppData\Local\Temp\cchzNwrp.s:775    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\admin\AppData\Local\Temp\cchzNwrp.s:840    .text.HAL_TIM_Base_MspDeInit:00000040 $d
C:\Users\admin\AppData\Local\Temp\cchzNwrp.s:861    .bss.hdma_tim2_ch2_ch4:00000000 hdma_tim2_ch2_ch4
C:\Users\admin\AppData\Local\Temp\cchzNwrp.s:854    .bss.hdma_tim1_ch1:00000000 hdma_tim1_ch1
C:\Users\admin\AppData\Local\Temp\cchzNwrp.s:875    .bss.htim2:00000000 htim2
C:\Users\admin\AppData\Local\Temp\cchzNwrp.s:868    .bss.htim1:00000000 htim1
C:\Users\admin\AppData\Local\Temp\cchzNwrp.s:850    .bss.hdma_tim1_ch1:00000000 $d
C:\Users\admin\AppData\Local\Temp\cchzNwrp.s:857    .bss.hdma_tim2_ch2_ch4:00000000 $d
C:\Users\admin\AppData\Local\Temp\cchzNwrp.s:864    .bss.htim1:00000000 $d
C:\Users\admin\AppData\Local\Temp\cchzNwrp.s:871    .bss.htim2:00000000 $d

UNDEFINED SYMBOLS
HAL_DMA_Init
Error_Handler
HAL_GPIO_Init
memset
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_DMA_DeInit
