
INZYNIERKA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006af8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000130  08006c88  08006c88  00016c88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006db8  08006db8  000200b0  2**0
                  CONTENTS
  4 .ARM          00000008  08006db8  08006db8  00016db8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006dc0  08006dc0  000200b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006dc0  08006dc0  00016dc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006dc4  08006dc4  00016dc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b0  20000000  08006dc8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005e0  200000b0  08006e78  000200b0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000690  08006e78  00020690  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014140  00000000  00000000  00020123  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000031fe  00000000  00000000  00034263  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001090  00000000  00000000  00037468  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cad  00000000  00000000  000384f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028992  00000000  00000000  000391a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016e79  00000000  00000000  00061b37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f1e03  00000000  00000000  000789b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000047a4  00000000  00000000  0016a7b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  0016ef58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000b0 	.word	0x200000b0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006c70 	.word	0x08006c70

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000b4 	.word	0x200000b4
 80001cc:	08006c70 	.word	0x08006c70

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b970 	b.w	8000598 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9e08      	ldr	r6, [sp, #32]
 80002d6:	460d      	mov	r5, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	460f      	mov	r7, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4694      	mov	ip, r2
 80002e4:	d965      	bls.n	80003b2 <__udivmoddi4+0xe2>
 80002e6:	fab2 f382 	clz	r3, r2
 80002ea:	b143      	cbz	r3, 80002fe <__udivmoddi4+0x2e>
 80002ec:	fa02 fc03 	lsl.w	ip, r2, r3
 80002f0:	f1c3 0220 	rsb	r2, r3, #32
 80002f4:	409f      	lsls	r7, r3
 80002f6:	fa20 f202 	lsr.w	r2, r0, r2
 80002fa:	4317      	orrs	r7, r2
 80002fc:	409c      	lsls	r4, r3
 80002fe:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000302:	fa1f f58c 	uxth.w	r5, ip
 8000306:	fbb7 f1fe 	udiv	r1, r7, lr
 800030a:	0c22      	lsrs	r2, r4, #16
 800030c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000310:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000314:	fb01 f005 	mul.w	r0, r1, r5
 8000318:	4290      	cmp	r0, r2
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x62>
 800031c:	eb1c 0202 	adds.w	r2, ip, r2
 8000320:	f101 37ff 	add.w	r7, r1, #4294967295
 8000324:	f080 811c 	bcs.w	8000560 <__udivmoddi4+0x290>
 8000328:	4290      	cmp	r0, r2
 800032a:	f240 8119 	bls.w	8000560 <__udivmoddi4+0x290>
 800032e:	3902      	subs	r1, #2
 8000330:	4462      	add	r2, ip
 8000332:	1a12      	subs	r2, r2, r0
 8000334:	b2a4      	uxth	r4, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000342:	fb00 f505 	mul.w	r5, r0, r5
 8000346:	42a5      	cmp	r5, r4
 8000348:	d90a      	bls.n	8000360 <__udivmoddi4+0x90>
 800034a:	eb1c 0404 	adds.w	r4, ip, r4
 800034e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000352:	f080 8107 	bcs.w	8000564 <__udivmoddi4+0x294>
 8000356:	42a5      	cmp	r5, r4
 8000358:	f240 8104 	bls.w	8000564 <__udivmoddi4+0x294>
 800035c:	4464      	add	r4, ip
 800035e:	3802      	subs	r0, #2
 8000360:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000364:	1b64      	subs	r4, r4, r5
 8000366:	2100      	movs	r1, #0
 8000368:	b11e      	cbz	r6, 8000372 <__udivmoddi4+0xa2>
 800036a:	40dc      	lsrs	r4, r3
 800036c:	2300      	movs	r3, #0
 800036e:	e9c6 4300 	strd	r4, r3, [r6]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d908      	bls.n	800038c <__udivmoddi4+0xbc>
 800037a:	2e00      	cmp	r6, #0
 800037c:	f000 80ed 	beq.w	800055a <__udivmoddi4+0x28a>
 8000380:	2100      	movs	r1, #0
 8000382:	e9c6 0500 	strd	r0, r5, [r6]
 8000386:	4608      	mov	r0, r1
 8000388:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038c:	fab3 f183 	clz	r1, r3
 8000390:	2900      	cmp	r1, #0
 8000392:	d149      	bne.n	8000428 <__udivmoddi4+0x158>
 8000394:	42ab      	cmp	r3, r5
 8000396:	d302      	bcc.n	800039e <__udivmoddi4+0xce>
 8000398:	4282      	cmp	r2, r0
 800039a:	f200 80f8 	bhi.w	800058e <__udivmoddi4+0x2be>
 800039e:	1a84      	subs	r4, r0, r2
 80003a0:	eb65 0203 	sbc.w	r2, r5, r3
 80003a4:	2001      	movs	r0, #1
 80003a6:	4617      	mov	r7, r2
 80003a8:	2e00      	cmp	r6, #0
 80003aa:	d0e2      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	e9c6 4700 	strd	r4, r7, [r6]
 80003b0:	e7df      	b.n	8000372 <__udivmoddi4+0xa2>
 80003b2:	b902      	cbnz	r2, 80003b6 <__udivmoddi4+0xe6>
 80003b4:	deff      	udf	#255	; 0xff
 80003b6:	fab2 f382 	clz	r3, r2
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	f040 8090 	bne.w	80004e0 <__udivmoddi4+0x210>
 80003c0:	1a8a      	subs	r2, r1, r2
 80003c2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003c6:	fa1f fe8c 	uxth.w	lr, ip
 80003ca:	2101      	movs	r1, #1
 80003cc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003d0:	fb07 2015 	mls	r0, r7, r5, r2
 80003d4:	0c22      	lsrs	r2, r4, #16
 80003d6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003da:	fb0e f005 	mul.w	r0, lr, r5
 80003de:	4290      	cmp	r0, r2
 80003e0:	d908      	bls.n	80003f4 <__udivmoddi4+0x124>
 80003e2:	eb1c 0202 	adds.w	r2, ip, r2
 80003e6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x122>
 80003ec:	4290      	cmp	r0, r2
 80003ee:	f200 80cb 	bhi.w	8000588 <__udivmoddi4+0x2b8>
 80003f2:	4645      	mov	r5, r8
 80003f4:	1a12      	subs	r2, r2, r0
 80003f6:	b2a4      	uxth	r4, r4
 80003f8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003fc:	fb07 2210 	mls	r2, r7, r0, r2
 8000400:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000404:	fb0e fe00 	mul.w	lr, lr, r0
 8000408:	45a6      	cmp	lr, r4
 800040a:	d908      	bls.n	800041e <__udivmoddi4+0x14e>
 800040c:	eb1c 0404 	adds.w	r4, ip, r4
 8000410:	f100 32ff 	add.w	r2, r0, #4294967295
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x14c>
 8000416:	45a6      	cmp	lr, r4
 8000418:	f200 80bb 	bhi.w	8000592 <__udivmoddi4+0x2c2>
 800041c:	4610      	mov	r0, r2
 800041e:	eba4 040e 	sub.w	r4, r4, lr
 8000422:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000426:	e79f      	b.n	8000368 <__udivmoddi4+0x98>
 8000428:	f1c1 0720 	rsb	r7, r1, #32
 800042c:	408b      	lsls	r3, r1
 800042e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000432:	ea4c 0c03 	orr.w	ip, ip, r3
 8000436:	fa05 f401 	lsl.w	r4, r5, r1
 800043a:	fa20 f307 	lsr.w	r3, r0, r7
 800043e:	40fd      	lsrs	r5, r7
 8000440:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000444:	4323      	orrs	r3, r4
 8000446:	fbb5 f8f9 	udiv	r8, r5, r9
 800044a:	fa1f fe8c 	uxth.w	lr, ip
 800044e:	fb09 5518 	mls	r5, r9, r8, r5
 8000452:	0c1c      	lsrs	r4, r3, #16
 8000454:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000458:	fb08 f50e 	mul.w	r5, r8, lr
 800045c:	42a5      	cmp	r5, r4
 800045e:	fa02 f201 	lsl.w	r2, r2, r1
 8000462:	fa00 f001 	lsl.w	r0, r0, r1
 8000466:	d90b      	bls.n	8000480 <__udivmoddi4+0x1b0>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000470:	f080 8088 	bcs.w	8000584 <__udivmoddi4+0x2b4>
 8000474:	42a5      	cmp	r5, r4
 8000476:	f240 8085 	bls.w	8000584 <__udivmoddi4+0x2b4>
 800047a:	f1a8 0802 	sub.w	r8, r8, #2
 800047e:	4464      	add	r4, ip
 8000480:	1b64      	subs	r4, r4, r5
 8000482:	b29d      	uxth	r5, r3
 8000484:	fbb4 f3f9 	udiv	r3, r4, r9
 8000488:	fb09 4413 	mls	r4, r9, r3, r4
 800048c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000490:	fb03 fe0e 	mul.w	lr, r3, lr
 8000494:	45a6      	cmp	lr, r4
 8000496:	d908      	bls.n	80004aa <__udivmoddi4+0x1da>
 8000498:	eb1c 0404 	adds.w	r4, ip, r4
 800049c:	f103 35ff 	add.w	r5, r3, #4294967295
 80004a0:	d26c      	bcs.n	800057c <__udivmoddi4+0x2ac>
 80004a2:	45a6      	cmp	lr, r4
 80004a4:	d96a      	bls.n	800057c <__udivmoddi4+0x2ac>
 80004a6:	3b02      	subs	r3, #2
 80004a8:	4464      	add	r4, ip
 80004aa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004ae:	fba3 9502 	umull	r9, r5, r3, r2
 80004b2:	eba4 040e 	sub.w	r4, r4, lr
 80004b6:	42ac      	cmp	r4, r5
 80004b8:	46c8      	mov	r8, r9
 80004ba:	46ae      	mov	lr, r5
 80004bc:	d356      	bcc.n	800056c <__udivmoddi4+0x29c>
 80004be:	d053      	beq.n	8000568 <__udivmoddi4+0x298>
 80004c0:	b156      	cbz	r6, 80004d8 <__udivmoddi4+0x208>
 80004c2:	ebb0 0208 	subs.w	r2, r0, r8
 80004c6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ca:	fa04 f707 	lsl.w	r7, r4, r7
 80004ce:	40ca      	lsrs	r2, r1
 80004d0:	40cc      	lsrs	r4, r1
 80004d2:	4317      	orrs	r7, r2
 80004d4:	e9c6 7400 	strd	r7, r4, [r6]
 80004d8:	4618      	mov	r0, r3
 80004da:	2100      	movs	r1, #0
 80004dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004e0:	f1c3 0120 	rsb	r1, r3, #32
 80004e4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004e8:	fa20 f201 	lsr.w	r2, r0, r1
 80004ec:	fa25 f101 	lsr.w	r1, r5, r1
 80004f0:	409d      	lsls	r5, r3
 80004f2:	432a      	orrs	r2, r5
 80004f4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f8:	fa1f fe8c 	uxth.w	lr, ip
 80004fc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000500:	fb07 1510 	mls	r5, r7, r0, r1
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800050a:	fb00 f50e 	mul.w	r5, r0, lr
 800050e:	428d      	cmp	r5, r1
 8000510:	fa04 f403 	lsl.w	r4, r4, r3
 8000514:	d908      	bls.n	8000528 <__udivmoddi4+0x258>
 8000516:	eb1c 0101 	adds.w	r1, ip, r1
 800051a:	f100 38ff 	add.w	r8, r0, #4294967295
 800051e:	d22f      	bcs.n	8000580 <__udivmoddi4+0x2b0>
 8000520:	428d      	cmp	r5, r1
 8000522:	d92d      	bls.n	8000580 <__udivmoddi4+0x2b0>
 8000524:	3802      	subs	r0, #2
 8000526:	4461      	add	r1, ip
 8000528:	1b49      	subs	r1, r1, r5
 800052a:	b292      	uxth	r2, r2
 800052c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000530:	fb07 1115 	mls	r1, r7, r5, r1
 8000534:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000538:	fb05 f10e 	mul.w	r1, r5, lr
 800053c:	4291      	cmp	r1, r2
 800053e:	d908      	bls.n	8000552 <__udivmoddi4+0x282>
 8000540:	eb1c 0202 	adds.w	r2, ip, r2
 8000544:	f105 38ff 	add.w	r8, r5, #4294967295
 8000548:	d216      	bcs.n	8000578 <__udivmoddi4+0x2a8>
 800054a:	4291      	cmp	r1, r2
 800054c:	d914      	bls.n	8000578 <__udivmoddi4+0x2a8>
 800054e:	3d02      	subs	r5, #2
 8000550:	4462      	add	r2, ip
 8000552:	1a52      	subs	r2, r2, r1
 8000554:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000558:	e738      	b.n	80003cc <__udivmoddi4+0xfc>
 800055a:	4631      	mov	r1, r6
 800055c:	4630      	mov	r0, r6
 800055e:	e708      	b.n	8000372 <__udivmoddi4+0xa2>
 8000560:	4639      	mov	r1, r7
 8000562:	e6e6      	b.n	8000332 <__udivmoddi4+0x62>
 8000564:	4610      	mov	r0, r2
 8000566:	e6fb      	b.n	8000360 <__udivmoddi4+0x90>
 8000568:	4548      	cmp	r0, r9
 800056a:	d2a9      	bcs.n	80004c0 <__udivmoddi4+0x1f0>
 800056c:	ebb9 0802 	subs.w	r8, r9, r2
 8000570:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000574:	3b01      	subs	r3, #1
 8000576:	e7a3      	b.n	80004c0 <__udivmoddi4+0x1f0>
 8000578:	4645      	mov	r5, r8
 800057a:	e7ea      	b.n	8000552 <__udivmoddi4+0x282>
 800057c:	462b      	mov	r3, r5
 800057e:	e794      	b.n	80004aa <__udivmoddi4+0x1da>
 8000580:	4640      	mov	r0, r8
 8000582:	e7d1      	b.n	8000528 <__udivmoddi4+0x258>
 8000584:	46d0      	mov	r8, sl
 8000586:	e77b      	b.n	8000480 <__udivmoddi4+0x1b0>
 8000588:	3d02      	subs	r5, #2
 800058a:	4462      	add	r2, ip
 800058c:	e732      	b.n	80003f4 <__udivmoddi4+0x124>
 800058e:	4608      	mov	r0, r1
 8000590:	e70a      	b.n	80003a8 <__udivmoddi4+0xd8>
 8000592:	4464      	add	r4, ip
 8000594:	3802      	subs	r0, #2
 8000596:	e742      	b.n	800041e <__udivmoddi4+0x14e>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <lcd_write_nibble>:
static GPIO_PinState previous_state = GPIO_PIN_RESET;
static bool previous_state_telephone = true;
//static bool previous_state_key = false;

static void lcd_write_nibble(uint8_t nibble, uint8_t rs)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b086      	sub	sp, #24
 80005a0:	af02      	add	r7, sp, #8
 80005a2:	4603      	mov	r3, r0
 80005a4:	460a      	mov	r2, r1
 80005a6:	71fb      	strb	r3, [r7, #7]
 80005a8:	4613      	mov	r3, r2
 80005aa:	71bb      	strb	r3, [r7, #6]
	uint8_t data = nibble << D4_BIT;
 80005ac:	79fb      	ldrb	r3, [r7, #7]
 80005ae:	011b      	lsls	r3, r3, #4
 80005b0:	b2db      	uxtb	r3, r3
 80005b2:	73fb      	strb	r3, [r7, #15]
	data |= rs << RS_BIT;
 80005b4:	7bfa      	ldrb	r2, [r7, #15]
 80005b6:	79bb      	ldrb	r3, [r7, #6]
 80005b8:	4313      	orrs	r3, r2
 80005ba:	b2db      	uxtb	r3, r3
 80005bc:	73fb      	strb	r3, [r7, #15]
	data |= backlight_state << BL_BIT;
 80005be:	4b16      	ldr	r3, [pc, #88]	; (8000618 <lcd_write_nibble+0x7c>)
 80005c0:	781b      	ldrb	r3, [r3, #0]
 80005c2:	00db      	lsls	r3, r3, #3
 80005c4:	b25a      	sxtb	r2, r3
 80005c6:	7bfb      	ldrb	r3, [r7, #15]
 80005c8:	b25b      	sxtb	r3, r3
 80005ca:	4313      	orrs	r3, r2
 80005cc:	b25b      	sxtb	r3, r3
 80005ce:	b2db      	uxtb	r3, r3
 80005d0:	73fb      	strb	r3, [r7, #15]
	data |= 1 << EN_BIT;
 80005d2:	7bfb      	ldrb	r3, [r7, #15]
 80005d4:	f043 0304 	orr.w	r3, r3, #4
 80005d8:	b2db      	uxtb	r3, r3
 80005da:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, TIMEOUT);
 80005dc:	f107 020f 	add.w	r2, r7, #15
 80005e0:	2364      	movs	r3, #100	; 0x64
 80005e2:	9300      	str	r3, [sp, #0]
 80005e4:	2301      	movs	r3, #1
 80005e6:	214e      	movs	r1, #78	; 0x4e
 80005e8:	480c      	ldr	r0, [pc, #48]	; (800061c <lcd_write_nibble+0x80>)
 80005ea:	f002 f8df 	bl	80027ac <HAL_I2C_Master_Transmit>
	HAL_Delay(1);
 80005ee:	2001      	movs	r0, #1
 80005f0:	f001 fc9a 	bl	8001f28 <HAL_Delay>
	data &= ~(1 << EN_BIT);
 80005f4:	7bfb      	ldrb	r3, [r7, #15]
 80005f6:	f023 0304 	bic.w	r3, r3, #4
 80005fa:	b2db      	uxtb	r3, r3
 80005fc:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, TIMEOUT);
 80005fe:	f107 020f 	add.w	r2, r7, #15
 8000602:	2364      	movs	r3, #100	; 0x64
 8000604:	9300      	str	r3, [sp, #0]
 8000606:	2301      	movs	r3, #1
 8000608:	214e      	movs	r1, #78	; 0x4e
 800060a:	4804      	ldr	r0, [pc, #16]	; (800061c <lcd_write_nibble+0x80>)
 800060c:	f002 f8ce 	bl	80027ac <HAL_I2C_Master_Transmit>
}
 8000610:	bf00      	nop
 8000612:	3710      	adds	r7, #16
 8000614:	46bd      	mov	sp, r7
 8000616:	bd80      	pop	{r7, pc}
 8000618:	20000000 	.word	0x20000000
 800061c:	200000d0 	.word	0x200000d0

08000620 <lcd_send_cmd>:

void lcd_send_cmd(uint8_t cmd)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b084      	sub	sp, #16
 8000624:	af00      	add	r7, sp, #0
 8000626:	4603      	mov	r3, r0
 8000628:	71fb      	strb	r3, [r7, #7]
	uint8_t upper_nibble = cmd >> 4;
 800062a:	79fb      	ldrb	r3, [r7, #7]
 800062c:	091b      	lsrs	r3, r3, #4
 800062e:	73fb      	strb	r3, [r7, #15]
	uint8_t lower_nibble = cmd & 0x0F;
 8000630:	79fb      	ldrb	r3, [r7, #7]
 8000632:	f003 030f 	and.w	r3, r3, #15
 8000636:	73bb      	strb	r3, [r7, #14]
	lcd_write_nibble(upper_nibble, 0);
 8000638:	7bfb      	ldrb	r3, [r7, #15]
 800063a:	2100      	movs	r1, #0
 800063c:	4618      	mov	r0, r3
 800063e:	f7ff ffad 	bl	800059c <lcd_write_nibble>
	lcd_write_nibble(lower_nibble, 0);
 8000642:	7bbb      	ldrb	r3, [r7, #14]
 8000644:	2100      	movs	r1, #0
 8000646:	4618      	mov	r0, r3
 8000648:	f7ff ffa8 	bl	800059c <lcd_write_nibble>
	if(cmd == 0x01 || cmd == 0x02)
 800064c:	79fb      	ldrb	r3, [r7, #7]
 800064e:	2b01      	cmp	r3, #1
 8000650:	d002      	beq.n	8000658 <lcd_send_cmd+0x38>
 8000652:	79fb      	ldrb	r3, [r7, #7]
 8000654:	2b02      	cmp	r3, #2
 8000656:	d102      	bne.n	800065e <lcd_send_cmd+0x3e>
	{
		HAL_Delay(2);
 8000658:	2002      	movs	r0, #2
 800065a:	f001 fc65 	bl	8001f28 <HAL_Delay>
	}
}
 800065e:	bf00      	nop
 8000660:	3710      	adds	r7, #16
 8000662:	46bd      	mov	sp, r7
 8000664:	bd80      	pop	{r7, pc}

08000666 <lcd_send_data>:

void lcd_send_data(uint8_t data)
{
 8000666:	b580      	push	{r7, lr}
 8000668:	b084      	sub	sp, #16
 800066a:	af00      	add	r7, sp, #0
 800066c:	4603      	mov	r3, r0
 800066e:	71fb      	strb	r3, [r7, #7]
	uint8_t upper_nibble = data >> 4;
 8000670:	79fb      	ldrb	r3, [r7, #7]
 8000672:	091b      	lsrs	r3, r3, #4
 8000674:	73fb      	strb	r3, [r7, #15]
	uint8_t lower_nibble = data & 0x0F;
 8000676:	79fb      	ldrb	r3, [r7, #7]
 8000678:	f003 030f 	and.w	r3, r3, #15
 800067c:	73bb      	strb	r3, [r7, #14]
	lcd_write_nibble(upper_nibble, 1);
 800067e:	7bfb      	ldrb	r3, [r7, #15]
 8000680:	2101      	movs	r1, #1
 8000682:	4618      	mov	r0, r3
 8000684:	f7ff ff8a 	bl	800059c <lcd_write_nibble>
	lcd_write_nibble(lower_nibble, 1);
 8000688:	7bbb      	ldrb	r3, [r7, #14]
 800068a:	2101      	movs	r1, #1
 800068c:	4618      	mov	r0, r3
 800068e:	f7ff ff85 	bl	800059c <lcd_write_nibble>
}
 8000692:	bf00      	nop
 8000694:	3710      	adds	r7, #16
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}

0800069a <lcd_init>:

void lcd_init()
{
 800069a:	b580      	push	{r7, lr}
 800069c:	af00      	add	r7, sp, #0
	HAL_Delay(50);
 800069e:	2032      	movs	r0, #50	; 0x32
 80006a0:	f001 fc42 	bl	8001f28 <HAL_Delay>
	lcd_write_nibble(0x03, 0);
 80006a4:	2100      	movs	r1, #0
 80006a6:	2003      	movs	r0, #3
 80006a8:	f7ff ff78 	bl	800059c <lcd_write_nibble>
	HAL_Delay(5);
 80006ac:	2005      	movs	r0, #5
 80006ae:	f001 fc3b 	bl	8001f28 <HAL_Delay>
	lcd_write_nibble(0x03, 0);
 80006b2:	2100      	movs	r1, #0
 80006b4:	2003      	movs	r0, #3
 80006b6:	f7ff ff71 	bl	800059c <lcd_write_nibble>
	HAL_Delay(1);
 80006ba:	2001      	movs	r0, #1
 80006bc:	f001 fc34 	bl	8001f28 <HAL_Delay>
	lcd_write_nibble(0x03, 0);
 80006c0:	2100      	movs	r1, #0
 80006c2:	2003      	movs	r0, #3
 80006c4:	f7ff ff6a 	bl	800059c <lcd_write_nibble>
	HAL_Delay(1);
 80006c8:	2001      	movs	r0, #1
 80006ca:	f001 fc2d 	bl	8001f28 <HAL_Delay>
	lcd_write_nibble(0x02, 0);
 80006ce:	2100      	movs	r1, #0
 80006d0:	2002      	movs	r0, #2
 80006d2:	f7ff ff63 	bl	800059c <lcd_write_nibble>
	lcd_send_cmd(0x28);
 80006d6:	2028      	movs	r0, #40	; 0x28
 80006d8:	f7ff ffa2 	bl	8000620 <lcd_send_cmd>
	lcd_send_cmd(0x0C);
 80006dc:	200c      	movs	r0, #12
 80006de:	f7ff ff9f 	bl	8000620 <lcd_send_cmd>
	lcd_send_cmd(0x06);
 80006e2:	2006      	movs	r0, #6
 80006e4:	f7ff ff9c 	bl	8000620 <lcd_send_cmd>
	lcd_send_cmd(0x01);
 80006e8:	2001      	movs	r0, #1
 80006ea:	f7ff ff99 	bl	8000620 <lcd_send_cmd>
	HAL_Delay(2);
 80006ee:	2002      	movs	r0, #2
 80006f0:	f001 fc1a 	bl	8001f28 <HAL_Delay>
}
 80006f4:	bf00      	nop
 80006f6:	bd80      	pop	{r7, pc}

080006f8 <lcd_write_string>:

void lcd_write_string(char *str)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b082      	sub	sp, #8
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
	while(*str)
 8000700:	e006      	b.n	8000710 <lcd_write_string+0x18>
	{
		lcd_send_data(*str++);
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	1c5a      	adds	r2, r3, #1
 8000706:	607a      	str	r2, [r7, #4]
 8000708:	781b      	ldrb	r3, [r3, #0]
 800070a:	4618      	mov	r0, r3
 800070c:	f7ff ffab 	bl	8000666 <lcd_send_data>
	while(*str)
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	781b      	ldrb	r3, [r3, #0]
 8000714:	2b00      	cmp	r3, #0
 8000716:	d1f4      	bne.n	8000702 <lcd_write_string+0xa>
	}
}
 8000718:	bf00      	nop
 800071a:	bf00      	nop
 800071c:	3708      	adds	r7, #8
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}

08000722 <lcd_set_cursor>:

void lcd_set_cursor(uint8_t row, uint8_t column)
{
 8000722:	b580      	push	{r7, lr}
 8000724:	b084      	sub	sp, #16
 8000726:	af00      	add	r7, sp, #0
 8000728:	4603      	mov	r3, r0
 800072a:	460a      	mov	r2, r1
 800072c:	71fb      	strb	r3, [r7, #7]
 800072e:	4613      	mov	r3, r2
 8000730:	71bb      	strb	r3, [r7, #6]
	uint8_t address;
	switch (row)
 8000732:	79fb      	ldrb	r3, [r7, #7]
 8000734:	2b00      	cmp	r3, #0
 8000736:	d002      	beq.n	800073e <lcd_set_cursor+0x1c>
 8000738:	2b01      	cmp	r3, #1
 800073a:	d003      	beq.n	8000744 <lcd_set_cursor+0x22>
 800073c:	e005      	b.n	800074a <lcd_set_cursor+0x28>
	{
		case 0:
			address = 0x00;
 800073e:	2300      	movs	r3, #0
 8000740:	73fb      	strb	r3, [r7, #15]
			break;
 8000742:	e004      	b.n	800074e <lcd_set_cursor+0x2c>
		case 1:
			address = 0x40;
 8000744:	2340      	movs	r3, #64	; 0x40
 8000746:	73fb      	strb	r3, [r7, #15]
			break;
 8000748:	e001      	b.n	800074e <lcd_set_cursor+0x2c>
		default:
			address = 0x00;
 800074a:	2300      	movs	r3, #0
 800074c:	73fb      	strb	r3, [r7, #15]
	}
	address += column;
 800074e:	7bfa      	ldrb	r2, [r7, #15]
 8000750:	79bb      	ldrb	r3, [r7, #6]
 8000752:	4413      	add	r3, r2
 8000754:	73fb      	strb	r3, [r7, #15]
	lcd_send_cmd(0x80 | address);
 8000756:	7bfb      	ldrb	r3, [r7, #15]
 8000758:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800075c:	b2db      	uxtb	r3, r3
 800075e:	4618      	mov	r0, r3
 8000760:	f7ff ff5e 	bl	8000620 <lcd_send_cmd>
}
 8000764:	bf00      	nop
 8000766:	3710      	adds	r7, #16
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}

0800076c <lcd_clear>:

void lcd_clear(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x01);
 8000770:	2001      	movs	r0, #1
 8000772:	f7ff ff55 	bl	8000620 <lcd_send_cmd>
	HAL_Delay(2);
 8000776:	2002      	movs	r0, #2
 8000778:	f001 fbd6 	bl	8001f28 <HAL_Delay>
}
 800077c:	bf00      	nop
 800077e:	bd80      	pop	{r7, pc}

08000780 <lcd_backlight>:

void lcd_backlight(uint8_t state)
{
 8000780:	b480      	push	{r7}
 8000782:	b083      	sub	sp, #12
 8000784:	af00      	add	r7, sp, #0
 8000786:	4603      	mov	r3, r0
 8000788:	71fb      	strb	r3, [r7, #7]
	if(state)
 800078a:	79fb      	ldrb	r3, [r7, #7]
 800078c:	2b00      	cmp	r3, #0
 800078e:	d003      	beq.n	8000798 <lcd_backlight+0x18>
	{
		backlight_state = 1;
 8000790:	4b06      	ldr	r3, [pc, #24]	; (80007ac <lcd_backlight+0x2c>)
 8000792:	2201      	movs	r2, #1
 8000794:	701a      	strb	r2, [r3, #0]
	} else
	{
		backlight_state = 0;
	}
}
 8000796:	e002      	b.n	800079e <lcd_backlight+0x1e>
		backlight_state = 0;
 8000798:	4b04      	ldr	r3, [pc, #16]	; (80007ac <lcd_backlight+0x2c>)
 800079a:	2200      	movs	r2, #0
 800079c:	701a      	strb	r2, [r3, #0]
}
 800079e:	bf00      	nop
 80007a0:	370c      	adds	r7, #12
 80007a2:	46bd      	mov	sp, r7
 80007a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a8:	4770      	bx	lr
 80007aa:	bf00      	nop
 80007ac:	20000000 	.word	0x20000000

080007b0 <init_lcd_check_door>:

void init_lcd_check_door(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b082      	sub	sp, #8
 80007b4:	af00      	add	r7, sp, #0
	GPIO_PinState current_state = HAL_GPIO_ReadPin(MAG_SWITCH_GPIO_Port, MAG_SWITCH_Pin);
 80007b6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007ba:	4809      	ldr	r0, [pc, #36]	; (80007e0 <init_lcd_check_door+0x30>)
 80007bc:	f001 ff12 	bl	80025e4 <HAL_GPIO_ReadPin>
 80007c0:	4603      	mov	r3, r0
 80007c2:	71fb      	strb	r3, [r7, #7]
	if(current_state == GPIO_PIN_SET)
 80007c4:	79fb      	ldrb	r3, [r7, #7]
 80007c6:	2b01      	cmp	r3, #1
 80007c8:	d103      	bne.n	80007d2 <init_lcd_check_door+0x22>
	{
		previous_state = GPIO_PIN_RESET;
 80007ca:	4b06      	ldr	r3, [pc, #24]	; (80007e4 <init_lcd_check_door+0x34>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	701a      	strb	r2, [r3, #0]
	} else
	{
		previous_state = GPIO_PIN_SET;
	}
}
 80007d0:	e002      	b.n	80007d8 <init_lcd_check_door+0x28>
		previous_state = GPIO_PIN_SET;
 80007d2:	4b04      	ldr	r3, [pc, #16]	; (80007e4 <init_lcd_check_door+0x34>)
 80007d4:	2201      	movs	r2, #1
 80007d6:	701a      	strb	r2, [r3, #0]
}
 80007d8:	bf00      	nop
 80007da:	3708      	adds	r7, #8
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	48000400 	.word	0x48000400
 80007e4:	200000cc 	.word	0x200000cc

080007e8 <lcd_check_door>:

void lcd_check_door(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b082      	sub	sp, #8
 80007ec:	af00      	add	r7, sp, #0
	static char *door_open = "Dzwi otwarte";
	static char *door_close = "Dzwi zamkniete";
	static char *clear = "                ";

	GPIO_PinState current_state = HAL_GPIO_ReadPin(MAG_SWITCH_GPIO_Port, MAG_SWITCH_Pin);
 80007ee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007f2:	481c      	ldr	r0, [pc, #112]	; (8000864 <lcd_check_door+0x7c>)
 80007f4:	f001 fef6 	bl	80025e4 <HAL_GPIO_ReadPin>
 80007f8:	4603      	mov	r3, r0
 80007fa:	71fb      	strb	r3, [r7, #7]

	if(current_state != previous_state)
 80007fc:	4b1a      	ldr	r3, [pc, #104]	; (8000868 <lcd_check_door+0x80>)
 80007fe:	781b      	ldrb	r3, [r3, #0]
 8000800:	79fa      	ldrb	r2, [r7, #7]
 8000802:	429a      	cmp	r2, r3
 8000804:	d02a      	beq.n	800085c <lcd_check_door+0x74>
	{
		if(current_state == GPIO_PIN_RESET)
 8000806:	79fb      	ldrb	r3, [r7, #7]
 8000808:	2b00      	cmp	r3, #0
 800080a:	d112      	bne.n	8000832 <lcd_check_door+0x4a>
		{
			lcd_set_cursor(0, 0);
 800080c:	2100      	movs	r1, #0
 800080e:	2000      	movs	r0, #0
 8000810:	f7ff ff87 	bl	8000722 <lcd_set_cursor>
			lcd_write_string(clear);
 8000814:	4b15      	ldr	r3, [pc, #84]	; (800086c <lcd_check_door+0x84>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	4618      	mov	r0, r3
 800081a:	f7ff ff6d 	bl	80006f8 <lcd_write_string>
			lcd_set_cursor(0, 0);
 800081e:	2100      	movs	r1, #0
 8000820:	2000      	movs	r0, #0
 8000822:	f7ff ff7e 	bl	8000722 <lcd_set_cursor>
			lcd_write_string(door_close);
 8000826:	4b12      	ldr	r3, [pc, #72]	; (8000870 <lcd_check_door+0x88>)
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	4618      	mov	r0, r3
 800082c:	f7ff ff64 	bl	80006f8 <lcd_write_string>
 8000830:	e011      	b.n	8000856 <lcd_check_door+0x6e>
		} else
		{
			lcd_set_cursor(0, 0);
 8000832:	2100      	movs	r1, #0
 8000834:	2000      	movs	r0, #0
 8000836:	f7ff ff74 	bl	8000722 <lcd_set_cursor>
			lcd_write_string(clear);
 800083a:	4b0c      	ldr	r3, [pc, #48]	; (800086c <lcd_check_door+0x84>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	4618      	mov	r0, r3
 8000840:	f7ff ff5a 	bl	80006f8 <lcd_write_string>
			lcd_set_cursor(0, 0);
 8000844:	2100      	movs	r1, #0
 8000846:	2000      	movs	r0, #0
 8000848:	f7ff ff6b 	bl	8000722 <lcd_set_cursor>
			lcd_write_string(door_open);
 800084c:	4b09      	ldr	r3, [pc, #36]	; (8000874 <lcd_check_door+0x8c>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	4618      	mov	r0, r3
 8000852:	f7ff ff51 	bl	80006f8 <lcd_write_string>
		}
		previous_state = current_state;
 8000856:	4a04      	ldr	r2, [pc, #16]	; (8000868 <lcd_check_door+0x80>)
 8000858:	79fb      	ldrb	r3, [r7, #7]
 800085a:	7013      	strb	r3, [r2, #0]
	}
}
 800085c:	bf00      	nop
 800085e:	3708      	adds	r7, #8
 8000860:	46bd      	mov	sp, r7
 8000862:	bd80      	pop	{r7, pc}
 8000864:	48000400 	.word	0x48000400
 8000868:	200000cc 	.word	0x200000cc
 800086c:	20000004 	.word	0x20000004
 8000870:	20000008 	.word	0x20000008
 8000874:	2000000c 	.word	0x2000000c

08000878 <lcd_check_telephone>:

void lcd_check_telephone(bool current_state_telephone)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b082      	sub	sp, #8
 800087c:	af00      	add	r7, sp, #0
 800087e:	4603      	mov	r3, r0
 8000880:	71fb      	strb	r3, [r7, #7]
	static char *telephone_not_set = "Wyslij nr. tel.";
	static char *telephone_set = "Wpisz kod: ";
	static char *clear = "                ";

	if(current_state_telephone != previous_state_telephone)
 8000882:	4b1b      	ldr	r3, [pc, #108]	; (80008f0 <lcd_check_telephone+0x78>)
 8000884:	781b      	ldrb	r3, [r3, #0]
 8000886:	79fa      	ldrb	r2, [r7, #7]
 8000888:	429a      	cmp	r2, r3
 800088a:	d02d      	beq.n	80008e8 <lcd_check_telephone+0x70>
	{
		if(current_state_telephone == false)
 800088c:	79fb      	ldrb	r3, [r7, #7]
 800088e:	f083 0301 	eor.w	r3, r3, #1
 8000892:	b2db      	uxtb	r3, r3
 8000894:	2b00      	cmp	r3, #0
 8000896:	d012      	beq.n	80008be <lcd_check_telephone+0x46>
		{
			lcd_set_cursor(1, 0);
 8000898:	2100      	movs	r1, #0
 800089a:	2001      	movs	r0, #1
 800089c:	f7ff ff41 	bl	8000722 <lcd_set_cursor>
			lcd_write_string(clear);
 80008a0:	4b14      	ldr	r3, [pc, #80]	; (80008f4 <lcd_check_telephone+0x7c>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	4618      	mov	r0, r3
 80008a6:	f7ff ff27 	bl	80006f8 <lcd_write_string>
			lcd_set_cursor(1, 0);
 80008aa:	2100      	movs	r1, #0
 80008ac:	2001      	movs	r0, #1
 80008ae:	f7ff ff38 	bl	8000722 <lcd_set_cursor>
			lcd_write_string(telephone_not_set);
 80008b2:	4b11      	ldr	r3, [pc, #68]	; (80008f8 <lcd_check_telephone+0x80>)
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	4618      	mov	r0, r3
 80008b8:	f7ff ff1e 	bl	80006f8 <lcd_write_string>
 80008bc:	e011      	b.n	80008e2 <lcd_check_telephone+0x6a>
		} else
		{
			lcd_set_cursor(1, 0);
 80008be:	2100      	movs	r1, #0
 80008c0:	2001      	movs	r0, #1
 80008c2:	f7ff ff2e 	bl	8000722 <lcd_set_cursor>
			lcd_write_string(clear);
 80008c6:	4b0b      	ldr	r3, [pc, #44]	; (80008f4 <lcd_check_telephone+0x7c>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	4618      	mov	r0, r3
 80008cc:	f7ff ff14 	bl	80006f8 <lcd_write_string>
			lcd_set_cursor(1, 0);
 80008d0:	2100      	movs	r1, #0
 80008d2:	2001      	movs	r0, #1
 80008d4:	f7ff ff25 	bl	8000722 <lcd_set_cursor>
			lcd_write_string(telephone_set);
 80008d8:	4b08      	ldr	r3, [pc, #32]	; (80008fc <lcd_check_telephone+0x84>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	4618      	mov	r0, r3
 80008de:	f7ff ff0b 	bl	80006f8 <lcd_write_string>
		}
		previous_state_telephone = current_state_telephone;
 80008e2:	4a03      	ldr	r2, [pc, #12]	; (80008f0 <lcd_check_telephone+0x78>)
 80008e4:	79fb      	ldrb	r3, [r7, #7]
 80008e6:	7013      	strb	r3, [r2, #0]
	}
}
 80008e8:	bf00      	nop
 80008ea:	3708      	adds	r7, #8
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}
 80008f0:	20000001 	.word	0x20000001
 80008f4:	20000010 	.word	0x20000010
 80008f8:	20000014 	.word	0x20000014
 80008fc:	20000018 	.word	0x20000018

08000900 <lcd_display_key>:
bool lcd_display_key(char *key_buffer, bool current_state_key)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
 8000908:	460b      	mov	r3, r1
 800090a:	70fb      	strb	r3, [r7, #3]
	static char *clear = "     ";

	if(current_state_key == true)
 800090c:	78fb      	ldrb	r3, [r7, #3]
 800090e:	2b00      	cmp	r3, #0
 8000910:	d011      	beq.n	8000936 <lcd_display_key+0x36>
	{
		lcd_set_cursor(1,11);
 8000912:	210b      	movs	r1, #11
 8000914:	2001      	movs	r0, #1
 8000916:	f7ff ff04 	bl	8000722 <lcd_set_cursor>
		lcd_write_string(clear);
 800091a:	4b09      	ldr	r3, [pc, #36]	; (8000940 <lcd_display_key+0x40>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	4618      	mov	r0, r3
 8000920:	f7ff feea 	bl	80006f8 <lcd_write_string>
		lcd_set_cursor(1, 11);
 8000924:	210b      	movs	r1, #11
 8000926:	2001      	movs	r0, #1
 8000928:	f7ff fefb 	bl	8000722 <lcd_set_cursor>
		lcd_write_string(key_buffer);
 800092c:	6878      	ldr	r0, [r7, #4]
 800092e:	f7ff fee3 	bl	80006f8 <lcd_write_string>
		current_state_key = false;
 8000932:	2300      	movs	r3, #0
 8000934:	70fb      	strb	r3, [r7, #3]
	}
	return current_state_key;
 8000936:	78fb      	ldrb	r3, [r7, #3]
}
 8000938:	4618      	mov	r0, r3
 800093a:	3708      	adds	r7, #8
 800093c:	46bd      	mov	sp, r7
 800093e:	bd80      	pop	{r7, pc}
 8000940:	2000001c 	.word	0x2000001c

08000944 <lcd_check_key>:

void lcd_check_key(char *key_buffer, char *access_key)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b082      	sub	sp, #8
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
 800094c:	6039      	str	r1, [r7, #0]
	static char *clear = "                ";
	static char *good = "Klucz poprawny";
	static char *bad = "Zly klucz";

	if(strlen(key_buffer) == 4)
 800094e:	6878      	ldr	r0, [r7, #4]
 8000950:	f7ff fc48 	bl	80001e4 <strlen>
 8000954:	4603      	mov	r3, r0
 8000956:	2b04      	cmp	r3, #4
 8000958:	d12b      	bne.n	80009b2 <lcd_check_key+0x6e>
	{
		if(strcmp(key_buffer, access_key) == 0)
 800095a:	6839      	ldr	r1, [r7, #0]
 800095c:	6878      	ldr	r0, [r7, #4]
 800095e:	f7ff fc37 	bl	80001d0 <strcmp>
 8000962:	4603      	mov	r3, r0
 8000964:	2b00      	cmp	r3, #0
 8000966:	d112      	bne.n	800098e <lcd_check_key+0x4a>
			{
				lcd_set_cursor(1, 0);
 8000968:	2100      	movs	r1, #0
 800096a:	2001      	movs	r0, #1
 800096c:	f7ff fed9 	bl	8000722 <lcd_set_cursor>
				lcd_write_string(clear);
 8000970:	4b12      	ldr	r3, [pc, #72]	; (80009bc <lcd_check_key+0x78>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	4618      	mov	r0, r3
 8000976:	f7ff febf 	bl	80006f8 <lcd_write_string>
				lcd_set_cursor(1, 0);
 800097a:	2100      	movs	r1, #0
 800097c:	2001      	movs	r0, #1
 800097e:	f7ff fed0 	bl	8000722 <lcd_set_cursor>
				lcd_write_string(good);
 8000982:	4b0f      	ldr	r3, [pc, #60]	; (80009c0 <lcd_check_key+0x7c>)
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	4618      	mov	r0, r3
 8000988:	f7ff feb6 	bl	80006f8 <lcd_write_string>
				lcd_write_string(clear);
				lcd_set_cursor(1, 0);
				lcd_write_string(bad);
			}
	}
}
 800098c:	e011      	b.n	80009b2 <lcd_check_key+0x6e>
				lcd_set_cursor(1, 0);
 800098e:	2100      	movs	r1, #0
 8000990:	2001      	movs	r0, #1
 8000992:	f7ff fec6 	bl	8000722 <lcd_set_cursor>
				lcd_write_string(clear);
 8000996:	4b09      	ldr	r3, [pc, #36]	; (80009bc <lcd_check_key+0x78>)
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	4618      	mov	r0, r3
 800099c:	f7ff feac 	bl	80006f8 <lcd_write_string>
				lcd_set_cursor(1, 0);
 80009a0:	2100      	movs	r1, #0
 80009a2:	2001      	movs	r0, #1
 80009a4:	f7ff febd 	bl	8000722 <lcd_set_cursor>
				lcd_write_string(bad);
 80009a8:	4b06      	ldr	r3, [pc, #24]	; (80009c4 <lcd_check_key+0x80>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	4618      	mov	r0, r3
 80009ae:	f7ff fea3 	bl	80006f8 <lcd_write_string>
}
 80009b2:	bf00      	nop
 80009b4:	3708      	adds	r7, #8
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	20000020 	.word	0x20000020
 80009c0:	20000024 	.word	0x20000024
 80009c4:	20000028 	.word	0x20000028

080009c8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b088      	sub	sp, #32
 80009cc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ce:	f107 030c 	add.w	r3, r7, #12
 80009d2:	2200      	movs	r2, #0
 80009d4:	601a      	str	r2, [r3, #0]
 80009d6:	605a      	str	r2, [r3, #4]
 80009d8:	609a      	str	r2, [r3, #8]
 80009da:	60da      	str	r2, [r3, #12]
 80009dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009de:	4b36      	ldr	r3, [pc, #216]	; (8000ab8 <MX_GPIO_Init+0xf0>)
 80009e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009e2:	4a35      	ldr	r2, [pc, #212]	; (8000ab8 <MX_GPIO_Init+0xf0>)
 80009e4:	f043 0304 	orr.w	r3, r3, #4
 80009e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009ea:	4b33      	ldr	r3, [pc, #204]	; (8000ab8 <MX_GPIO_Init+0xf0>)
 80009ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009ee:	f003 0304 	and.w	r3, r3, #4
 80009f2:	60bb      	str	r3, [r7, #8]
 80009f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009f6:	4b30      	ldr	r3, [pc, #192]	; (8000ab8 <MX_GPIO_Init+0xf0>)
 80009f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009fa:	4a2f      	ldr	r2, [pc, #188]	; (8000ab8 <MX_GPIO_Init+0xf0>)
 80009fc:	f043 0301 	orr.w	r3, r3, #1
 8000a00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a02:	4b2d      	ldr	r3, [pc, #180]	; (8000ab8 <MX_GPIO_Init+0xf0>)
 8000a04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a06:	f003 0301 	and.w	r3, r3, #1
 8000a0a:	607b      	str	r3, [r7, #4]
 8000a0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a0e:	4b2a      	ldr	r3, [pc, #168]	; (8000ab8 <MX_GPIO_Init+0xf0>)
 8000a10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a12:	4a29      	ldr	r2, [pc, #164]	; (8000ab8 <MX_GPIO_Init+0xf0>)
 8000a14:	f043 0302 	orr.w	r3, r3, #2
 8000a18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a1a:	4b27      	ldr	r3, [pc, #156]	; (8000ab8 <MX_GPIO_Init+0xf0>)
 8000a1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a1e:	f003 0302 	and.w	r3, r3, #2
 8000a22:	603b      	str	r3, [r7, #0]
 8000a24:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ROW_1_Pin|ROW_2_Pin|ROW_3_Pin|ROW_4_Pin, GPIO_PIN_RESET);
 8000a26:	2200      	movs	r2, #0
 8000a28:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 8000a2c:	4823      	ldr	r0, [pc, #140]	; (8000abc <MX_GPIO_Init+0xf4>)
 8000a2e:	f001 fdf1 	bl	8002614 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 8000a32:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a36:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000a40:	f107 030c 	add.w	r3, r7, #12
 8000a44:	4619      	mov	r1, r3
 8000a46:	481d      	ldr	r0, [pc, #116]	; (8000abc <MX_GPIO_Init+0xf4>)
 8000a48:	f001 fc22 	bl	8002290 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MAG_SWITCH_Pin;
 8000a4c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000a50:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a52:	2300      	movs	r3, #0
 8000a54:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a56:	2301      	movs	r3, #1
 8000a58:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(MAG_SWITCH_GPIO_Port, &GPIO_InitStruct);
 8000a5a:	f107 030c 	add.w	r3, r7, #12
 8000a5e:	4619      	mov	r1, r3
 8000a60:	4817      	ldr	r0, [pc, #92]	; (8000ac0 <MX_GPIO_Init+0xf8>)
 8000a62:	f001 fc15 	bl	8002290 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = COL_1_Pin|COL_2_Pin|COL_3_Pin|COL_4_Pin;
 8000a66:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000a6a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a6c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000a70:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a72:	2300      	movs	r3, #0
 8000a74:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a76:	f107 030c 	add.w	r3, r7, #12
 8000a7a:	4619      	mov	r1, r3
 8000a7c:	4810      	ldr	r0, [pc, #64]	; (8000ac0 <MX_GPIO_Init+0xf8>)
 8000a7e:	f001 fc07 	bl	8002290 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = ROW_1_Pin|ROW_2_Pin|ROW_3_Pin|ROW_4_Pin;
 8000a82:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8000a86:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a88:	2301      	movs	r3, #1
 8000a8a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a90:	2300      	movs	r3, #0
 8000a92:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a94:	f107 030c 	add.w	r3, r7, #12
 8000a98:	4619      	mov	r1, r3
 8000a9a:	4808      	ldr	r0, [pc, #32]	; (8000abc <MX_GPIO_Init+0xf4>)
 8000a9c:	f001 fbf8 	bl	8002290 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 12, 0);
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	210c      	movs	r1, #12
 8000aa4:	2028      	movs	r0, #40	; 0x28
 8000aa6:	f001 fb3e 	bl	8002126 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000aaa:	2028      	movs	r0, #40	; 0x28
 8000aac:	f001 fb57 	bl	800215e <HAL_NVIC_EnableIRQ>

}
 8000ab0:	bf00      	nop
 8000ab2:	3720      	adds	r7, #32
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	40021000 	.word	0x40021000
 8000abc:	48000800 	.word	0x48000800
 8000ac0:	48000400 	.word	0x48000400

08000ac4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000ac8:	4b1b      	ldr	r3, [pc, #108]	; (8000b38 <MX_I2C1_Init+0x74>)
 8000aca:	4a1c      	ldr	r2, [pc, #112]	; (8000b3c <MX_I2C1_Init+0x78>)
 8000acc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8000ace:	4b1a      	ldr	r3, [pc, #104]	; (8000b38 <MX_I2C1_Init+0x74>)
 8000ad0:	4a1b      	ldr	r2, [pc, #108]	; (8000b40 <MX_I2C1_Init+0x7c>)
 8000ad2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000ad4:	4b18      	ldr	r3, [pc, #96]	; (8000b38 <MX_I2C1_Init+0x74>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ada:	4b17      	ldr	r3, [pc, #92]	; (8000b38 <MX_I2C1_Init+0x74>)
 8000adc:	2201      	movs	r2, #1
 8000ade:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ae0:	4b15      	ldr	r3, [pc, #84]	; (8000b38 <MX_I2C1_Init+0x74>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000ae6:	4b14      	ldr	r3, [pc, #80]	; (8000b38 <MX_I2C1_Init+0x74>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000aec:	4b12      	ldr	r3, [pc, #72]	; (8000b38 <MX_I2C1_Init+0x74>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000af2:	4b11      	ldr	r3, [pc, #68]	; (8000b38 <MX_I2C1_Init+0x74>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000af8:	4b0f      	ldr	r3, [pc, #60]	; (8000b38 <MX_I2C1_Init+0x74>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000afe:	480e      	ldr	r0, [pc, #56]	; (8000b38 <MX_I2C1_Init+0x74>)
 8000b00:	f001 fdb8 	bl	8002674 <HAL_I2C_Init>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d001      	beq.n	8000b0e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000b0a:	f000 fe4f 	bl	80017ac <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b0e:	2100      	movs	r1, #0
 8000b10:	4809      	ldr	r0, [pc, #36]	; (8000b38 <MX_I2C1_Init+0x74>)
 8000b12:	f002 f973 	bl	8002dfc <HAL_I2CEx_ConfigAnalogFilter>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d001      	beq.n	8000b20 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000b1c:	f000 fe46 	bl	80017ac <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000b20:	2100      	movs	r1, #0
 8000b22:	4805      	ldr	r0, [pc, #20]	; (8000b38 <MX_I2C1_Init+0x74>)
 8000b24:	f002 f9b5 	bl	8002e92 <HAL_I2CEx_ConfigDigitalFilter>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d001      	beq.n	8000b32 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000b2e:	f000 fe3d 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b32:	bf00      	nop
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	200000d0 	.word	0x200000d0
 8000b3c:	40005400 	.word	0x40005400
 8000b40:	10909cec 	.word	0x10909cec

08000b44 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b0ac      	sub	sp, #176	; 0xb0
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b4c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000b50:	2200      	movs	r2, #0
 8000b52:	601a      	str	r2, [r3, #0]
 8000b54:	605a      	str	r2, [r3, #4]
 8000b56:	609a      	str	r2, [r3, #8]
 8000b58:	60da      	str	r2, [r3, #12]
 8000b5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b5c:	f107 0314 	add.w	r3, r7, #20
 8000b60:	2288      	movs	r2, #136	; 0x88
 8000b62:	2100      	movs	r1, #0
 8000b64:	4618      	mov	r0, r3
 8000b66:	f005 fbd9 	bl	800631c <memset>
  if(i2cHandle->Instance==I2C1)
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	4a21      	ldr	r2, [pc, #132]	; (8000bf4 <HAL_I2C_MspInit+0xb0>)
 8000b70:	4293      	cmp	r3, r2
 8000b72:	d13a      	bne.n	8000bea <HAL_I2C_MspInit+0xa6>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000b74:	2340      	movs	r3, #64	; 0x40
 8000b76:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b7c:	f107 0314 	add.w	r3, r7, #20
 8000b80:	4618      	mov	r0, r3
 8000b82:	f003 f847 	bl	8003c14 <HAL_RCCEx_PeriphCLKConfig>
 8000b86:	4603      	mov	r3, r0
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d001      	beq.n	8000b90 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000b8c:	f000 fe0e 	bl	80017ac <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b90:	4b19      	ldr	r3, [pc, #100]	; (8000bf8 <HAL_I2C_MspInit+0xb4>)
 8000b92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b94:	4a18      	ldr	r2, [pc, #96]	; (8000bf8 <HAL_I2C_MspInit+0xb4>)
 8000b96:	f043 0302 	orr.w	r3, r3, #2
 8000b9a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b9c:	4b16      	ldr	r3, [pc, #88]	; (8000bf8 <HAL_I2C_MspInit+0xb4>)
 8000b9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ba0:	f003 0302 	and.w	r3, r3, #2
 8000ba4:	613b      	str	r3, [r7, #16]
 8000ba6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000ba8:	23c0      	movs	r3, #192	; 0xc0
 8000baa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000bae:	2312      	movs	r3, #18
 8000bb0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bba:	2303      	movs	r3, #3
 8000bbc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000bc0:	2304      	movs	r3, #4
 8000bc2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bc6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000bca:	4619      	mov	r1, r3
 8000bcc:	480b      	ldr	r0, [pc, #44]	; (8000bfc <HAL_I2C_MspInit+0xb8>)
 8000bce:	f001 fb5f 	bl	8002290 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000bd2:	4b09      	ldr	r3, [pc, #36]	; (8000bf8 <HAL_I2C_MspInit+0xb4>)
 8000bd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000bd6:	4a08      	ldr	r2, [pc, #32]	; (8000bf8 <HAL_I2C_MspInit+0xb4>)
 8000bd8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000bdc:	6593      	str	r3, [r2, #88]	; 0x58
 8000bde:	4b06      	ldr	r3, [pc, #24]	; (8000bf8 <HAL_I2C_MspInit+0xb4>)
 8000be0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000be2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000be6:	60fb      	str	r3, [r7, #12]
 8000be8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000bea:	bf00      	nop
 8000bec:	37b0      	adds	r7, #176	; 0xb0
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	40005400 	.word	0x40005400
 8000bf8:	40021000 	.word	0x40021000
 8000bfc:	48000400 	.word	0x48000400

08000c00 <line_append_debug>:
void send_SMS(void);
void delay(uint32_t iterations);
void add_digit(char digit);

void line_append_debug(uint8_t value)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b082      	sub	sp, #8
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	4603      	mov	r3, r0
 8000c08:	71fb      	strb	r3, [r7, #7]
	if(value == '\r' || value == '\n')
 8000c0a:	79fb      	ldrb	r3, [r7, #7]
 8000c0c:	2b0d      	cmp	r3, #13
 8000c0e:	d002      	beq.n	8000c16 <line_append_debug+0x16>
 8000c10:	79fb      	ldrb	r3, [r7, #7]
 8000c12:	2b0a      	cmp	r3, #10
 8000c14:	d16c      	bne.n	8000cf0 <line_append_debug+0xf0>
	{
		if(line_lenght_debug >= 0)
		{
			if(strncmp(line_buffer_debug, "B ", 2) == 0)
 8000c16:	2202      	movs	r2, #2
 8000c18:	493f      	ldr	r1, [pc, #252]	; (8000d18 <line_append_debug+0x118>)
 8000c1a:	4840      	ldr	r0, [pc, #256]	; (8000d1c <line_append_debug+0x11c>)
 8000c1c:	f005 fb86 	bl	800632c <strncmp>
 8000c20:	4603      	mov	r3, r0
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d127      	bne.n	8000c76 <line_append_debug+0x76>
			{
				strncpy(line_buffer_debug_BLE, &line_buffer_debug[2], (LINE_MAX_LENGTH - 2));
 8000c26:	224e      	movs	r2, #78	; 0x4e
 8000c28:	493d      	ldr	r1, [pc, #244]	; (8000d20 <line_append_debug+0x120>)
 8000c2a:	483e      	ldr	r0, [pc, #248]	; (8000d24 <line_append_debug+0x124>)
 8000c2c:	f005 fb90 	bl	8006350 <strncpy>
				line_lenght_debug_BLE = line_lenght_debug - 2;
 8000c30:	4b3d      	ldr	r3, [pc, #244]	; (8000d28 <line_append_debug+0x128>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	3b02      	subs	r3, #2
 8000c36:	4a3d      	ldr	r2, [pc, #244]	; (8000d2c <line_append_debug+0x12c>)
 8000c38:	6013      	str	r3, [r2, #0]
				line_buffer_debug_BLE[line_lenght_debug_BLE++] = '\r';
 8000c3a:	4b3c      	ldr	r3, [pc, #240]	; (8000d2c <line_append_debug+0x12c>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	1c5a      	adds	r2, r3, #1
 8000c40:	493a      	ldr	r1, [pc, #232]	; (8000d2c <line_append_debug+0x12c>)
 8000c42:	600a      	str	r2, [r1, #0]
 8000c44:	4a37      	ldr	r2, [pc, #220]	; (8000d24 <line_append_debug+0x124>)
 8000c46:	210d      	movs	r1, #13
 8000c48:	54d1      	strb	r1, [r2, r3]
				line_buffer_debug_BLE[line_lenght_debug_BLE++] = '\n';
 8000c4a:	4b38      	ldr	r3, [pc, #224]	; (8000d2c <line_append_debug+0x12c>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	1c5a      	adds	r2, r3, #1
 8000c50:	4936      	ldr	r1, [pc, #216]	; (8000d2c <line_append_debug+0x12c>)
 8000c52:	600a      	str	r2, [r1, #0]
 8000c54:	4a33      	ldr	r2, [pc, #204]	; (8000d24 <line_append_debug+0x124>)
 8000c56:	210a      	movs	r1, #10
 8000c58:	54d1      	strb	r1, [r2, r3]
				line_buffer_debug_BLE[line_lenght_debug_BLE] = '\0';
 8000c5a:	4b34      	ldr	r3, [pc, #208]	; (8000d2c <line_append_debug+0x12c>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	4a31      	ldr	r2, [pc, #196]	; (8000d24 <line_append_debug+0x124>)
 8000c60:	2100      	movs	r1, #0
 8000c62:	54d1      	strb	r1, [r2, r3]
				HAL_UART_Transmit_IT(&huart3, (uint8_t*)line_buffer_debug_BLE, line_lenght_debug_BLE);
 8000c64:	4b31      	ldr	r3, [pc, #196]	; (8000d2c <line_append_debug+0x12c>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	b29b      	uxth	r3, r3
 8000c6a:	461a      	mov	r2, r3
 8000c6c:	492d      	ldr	r1, [pc, #180]	; (8000d24 <line_append_debug+0x124>)
 8000c6e:	4830      	ldr	r0, [pc, #192]	; (8000d30 <line_append_debug+0x130>)
 8000c70:	f003 ff34 	bl	8004adc <HAL_UART_Transmit_IT>
 8000c74:	e026      	b.n	8000cc4 <line_append_debug+0xc4>
			} else if (strncmp(line_buffer_debug, "G ", 2) == 0)
 8000c76:	2202      	movs	r2, #2
 8000c78:	492e      	ldr	r1, [pc, #184]	; (8000d34 <line_append_debug+0x134>)
 8000c7a:	4828      	ldr	r0, [pc, #160]	; (8000d1c <line_append_debug+0x11c>)
 8000c7c:	f005 fb56 	bl	800632c <strncmp>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d11e      	bne.n	8000cc4 <line_append_debug+0xc4>
			{
				strncpy(line_buffer_debug_GSM, &line_buffer_debug[2], (LINE_MAX_LENGTH - 2));
 8000c86:	224e      	movs	r2, #78	; 0x4e
 8000c88:	4925      	ldr	r1, [pc, #148]	; (8000d20 <line_append_debug+0x120>)
 8000c8a:	482b      	ldr	r0, [pc, #172]	; (8000d38 <line_append_debug+0x138>)
 8000c8c:	f005 fb60 	bl	8006350 <strncpy>
				line_lenght_debug_GSM = line_lenght_debug - 2;
 8000c90:	4b25      	ldr	r3, [pc, #148]	; (8000d28 <line_append_debug+0x128>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	3b02      	subs	r3, #2
 8000c96:	4a29      	ldr	r2, [pc, #164]	; (8000d3c <line_append_debug+0x13c>)
 8000c98:	6013      	str	r3, [r2, #0]
				line_buffer_debug_GSM[line_lenght_debug_GSM++] = '\n';
 8000c9a:	4b28      	ldr	r3, [pc, #160]	; (8000d3c <line_append_debug+0x13c>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	1c5a      	adds	r2, r3, #1
 8000ca0:	4926      	ldr	r1, [pc, #152]	; (8000d3c <line_append_debug+0x13c>)
 8000ca2:	600a      	str	r2, [r1, #0]
 8000ca4:	4a24      	ldr	r2, [pc, #144]	; (8000d38 <line_append_debug+0x138>)
 8000ca6:	210a      	movs	r1, #10
 8000ca8:	54d1      	strb	r1, [r2, r3]
				line_buffer_debug_GSM[line_lenght_debug_GSM] = '\0';
 8000caa:	4b24      	ldr	r3, [pc, #144]	; (8000d3c <line_append_debug+0x13c>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	4a22      	ldr	r2, [pc, #136]	; (8000d38 <line_append_debug+0x138>)
 8000cb0:	2100      	movs	r1, #0
 8000cb2:	54d1      	strb	r1, [r2, r3]
				HAL_UART_Transmit_IT(&huart1, (uint8_t*)line_buffer_debug_GSM, line_lenght_debug_GSM);
 8000cb4:	4b21      	ldr	r3, [pc, #132]	; (8000d3c <line_append_debug+0x13c>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	b29b      	uxth	r3, r3
 8000cba:	461a      	mov	r2, r3
 8000cbc:	491e      	ldr	r1, [pc, #120]	; (8000d38 <line_append_debug+0x138>)
 8000cbe:	4820      	ldr	r0, [pc, #128]	; (8000d40 <line_append_debug+0x140>)
 8000cc0:	f003 ff0c 	bl	8004adc <HAL_UART_Transmit_IT>
			}
			line_buffer_debug[line_lenght_debug] = '\0';
 8000cc4:	4b18      	ldr	r3, [pc, #96]	; (8000d28 <line_append_debug+0x128>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4a14      	ldr	r2, [pc, #80]	; (8000d1c <line_append_debug+0x11c>)
 8000cca:	2100      	movs	r1, #0
 8000ccc:	54d1      	strb	r1, [r2, r3]
			if_send_end_line = true;
 8000cce:	4b1d      	ldr	r3, [pc, #116]	; (8000d44 <line_append_debug+0x144>)
 8000cd0:	2201      	movs	r2, #1
 8000cd2:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit_IT(&huart2, (uint8_t*)line_buffer_debug, strlen(line_buffer_debug));
 8000cd4:	4811      	ldr	r0, [pc, #68]	; (8000d1c <line_append_debug+0x11c>)
 8000cd6:	f7ff fa85 	bl	80001e4 <strlen>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	b29b      	uxth	r3, r3
 8000cde:	461a      	mov	r2, r3
 8000ce0:	490e      	ldr	r1, [pc, #56]	; (8000d1c <line_append_debug+0x11c>)
 8000ce2:	4819      	ldr	r0, [pc, #100]	; (8000d48 <line_append_debug+0x148>)
 8000ce4:	f003 fefa 	bl	8004adc <HAL_UART_Transmit_IT>
			line_lenght_debug = 0;
 8000ce8:	4b0f      	ldr	r3, [pc, #60]	; (8000d28 <line_append_debug+0x128>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	601a      	str	r2, [r3, #0]
		if(line_lenght_debug >= 0)
 8000cee:	e00f      	b.n	8000d10 <line_append_debug+0x110>
		}
	} else
	{
		if(line_lenght_debug >= LINE_MAX_LENGTH)
 8000cf0:	4b0d      	ldr	r3, [pc, #52]	; (8000d28 <line_append_debug+0x128>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	2b4f      	cmp	r3, #79	; 0x4f
 8000cf6:	d902      	bls.n	8000cfe <line_append_debug+0xfe>
		{
			line_lenght_debug = 0;
 8000cf8:	4b0b      	ldr	r3, [pc, #44]	; (8000d28 <line_append_debug+0x128>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	601a      	str	r2, [r3, #0]
		}
		line_buffer_debug[line_lenght_debug++] = value;
 8000cfe:	4b0a      	ldr	r3, [pc, #40]	; (8000d28 <line_append_debug+0x128>)
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	1c5a      	adds	r2, r3, #1
 8000d04:	4908      	ldr	r1, [pc, #32]	; (8000d28 <line_append_debug+0x128>)
 8000d06:	600a      	str	r2, [r1, #0]
 8000d08:	4904      	ldr	r1, [pc, #16]	; (8000d1c <line_append_debug+0x11c>)
 8000d0a:	79fa      	ldrb	r2, [r7, #7]
 8000d0c:	54ca      	strb	r2, [r1, r3]
	}
}
 8000d0e:	bf00      	nop
 8000d10:	bf00      	nop
 8000d12:	3708      	adds	r7, #8
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	08006cfc 	.word	0x08006cfc
 8000d1c:	20000124 	.word	0x20000124
 8000d20:	20000126 	.word	0x20000126
 8000d24:	200001cc 	.word	0x200001cc
 8000d28:	200002c8 	.word	0x200002c8
 8000d2c:	200002cc 	.word	0x200002cc
 8000d30:	200004bc 	.word	0x200004bc
 8000d34:	08006d00 	.word	0x08006d00
 8000d38:	20000178 	.word	0x20000178
 8000d3c:	200002d0 	.word	0x200002d0
 8000d40:	200003ac 	.word	0x200003ac
 8000d44:	200002dc 	.word	0x200002dc
 8000d48:	20000434 	.word	0x20000434

08000d4c <line_append_bluetooth>:

void line_append_bluetooth(uint8_t value)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	4603      	mov	r3, r0
 8000d54:	71fb      	strb	r3, [r7, #7]

	if(value == '\r' || value == '\n')
 8000d56:	79fb      	ldrb	r3, [r7, #7]
 8000d58:	2b0d      	cmp	r3, #13
 8000d5a:	d002      	beq.n	8000d62 <line_append_bluetooth+0x16>
 8000d5c:	79fb      	ldrb	r3, [r7, #7]
 8000d5e:	2b0a      	cmp	r3, #10
 8000d60:	d119      	bne.n	8000d96 <line_append_bluetooth+0x4a>
	{
		if(line_lenght_bluetooth > 0)
 8000d62:	4b2b      	ldr	r3, [pc, #172]	; (8000e10 <line_append_bluetooth+0xc4>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d04d      	beq.n	8000e06 <line_append_bluetooth+0xba>
		{
			line_buffer_bluetooth[line_lenght_bluetooth] = '\0';
 8000d6a:	4b29      	ldr	r3, [pc, #164]	; (8000e10 <line_append_bluetooth+0xc4>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	4a29      	ldr	r2, [pc, #164]	; (8000e14 <line_append_bluetooth+0xc8>)
 8000d70:	2100      	movs	r1, #0
 8000d72:	54d1      	strb	r1, [r2, r3]
			if_send_end_line = true;
 8000d74:	4b28      	ldr	r3, [pc, #160]	; (8000e18 <line_append_bluetooth+0xcc>)
 8000d76:	2201      	movs	r2, #1
 8000d78:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit_IT(&huart2, (uint8_t*)line_buffer_bluetooth, strlen(line_buffer_bluetooth));
 8000d7a:	4826      	ldr	r0, [pc, #152]	; (8000e14 <line_append_bluetooth+0xc8>)
 8000d7c:	f7ff fa32 	bl	80001e4 <strlen>
 8000d80:	4603      	mov	r3, r0
 8000d82:	b29b      	uxth	r3, r3
 8000d84:	461a      	mov	r2, r3
 8000d86:	4923      	ldr	r1, [pc, #140]	; (8000e14 <line_append_bluetooth+0xc8>)
 8000d88:	4824      	ldr	r0, [pc, #144]	; (8000e1c <line_append_bluetooth+0xd0>)
 8000d8a:	f003 fea7 	bl	8004adc <HAL_UART_Transmit_IT>
			line_lenght_bluetooth = 0;
 8000d8e:	4b20      	ldr	r3, [pc, #128]	; (8000e10 <line_append_bluetooth+0xc4>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	601a      	str	r2, [r3, #0]
		if(line_lenght_bluetooth > 0)
 8000d94:	e037      	b.n	8000e06 <line_append_bluetooth+0xba>
		}
	} else if(value == '#')
 8000d96:	79fb      	ldrb	r3, [r7, #7]
 8000d98:	2b23      	cmp	r3, #35	; 0x23
 8000d9a:	d124      	bne.n	8000de6 <line_append_bluetooth+0x9a>
	{
		if(line_lenght_bluetooth > 0)
 8000d9c:	4b1c      	ldr	r3, [pc, #112]	; (8000e10 <line_append_bluetooth+0xc4>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d030      	beq.n	8000e06 <line_append_bluetooth+0xba>
		{
			strncpy(phone_number, line_buffer_bluetooth, 9);
 8000da4:	2209      	movs	r2, #9
 8000da6:	491b      	ldr	r1, [pc, #108]	; (8000e14 <line_append_bluetooth+0xc8>)
 8000da8:	481d      	ldr	r0, [pc, #116]	; (8000e20 <line_append_bluetooth+0xd4>)
 8000daa:	f005 fad1 	bl	8006350 <strncpy>
			phone_number[9] = '\0';
 8000dae:	4b1c      	ldr	r3, [pc, #112]	; (8000e20 <line_append_bluetooth+0xd4>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	725a      	strb	r2, [r3, #9]
			if_send_end_line = true;
 8000db4:	4b18      	ldr	r3, [pc, #96]	; (8000e18 <line_append_bluetooth+0xcc>)
 8000db6:	2201      	movs	r2, #1
 8000db8:	701a      	strb	r2, [r3, #0]
			if_phone_number_set = true;
 8000dba:	4b1a      	ldr	r3, [pc, #104]	; (8000e24 <line_append_bluetooth+0xd8>)
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	701a      	strb	r2, [r3, #0]
			if_phone_number_set_latch = true;
 8000dc0:	4b19      	ldr	r3, [pc, #100]	; (8000e28 <line_append_bluetooth+0xdc>)
 8000dc2:	2201      	movs	r2, #1
 8000dc4:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit_IT(&huart2, (uint8_t*)phone_number, strlen(phone_number));
 8000dc6:	4816      	ldr	r0, [pc, #88]	; (8000e20 <line_append_bluetooth+0xd4>)
 8000dc8:	f7ff fa0c 	bl	80001e4 <strlen>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	b29b      	uxth	r3, r3
 8000dd0:	461a      	mov	r2, r3
 8000dd2:	4913      	ldr	r1, [pc, #76]	; (8000e20 <line_append_bluetooth+0xd4>)
 8000dd4:	4811      	ldr	r0, [pc, #68]	; (8000e1c <line_append_bluetooth+0xd0>)
 8000dd6:	f003 fe81 	bl	8004adc <HAL_UART_Transmit_IT>
			line_lenght_bluetooth = 0;
 8000dda:	4b0d      	ldr	r3, [pc, #52]	; (8000e10 <line_append_bluetooth+0xc4>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	601a      	str	r2, [r3, #0]

			send_SMS();
 8000de0:	f000 f8fa 	bl	8000fd8 <send_SMS>
		{
			line_lenght_bluetooth = 0;
		}
		line_buffer_bluetooth[line_lenght_bluetooth++] = value;
	}
}
 8000de4:	e00f      	b.n	8000e06 <line_append_bluetooth+0xba>
		if(line_lenght_bluetooth >= LINE_MAX_LENGTH)
 8000de6:	4b0a      	ldr	r3, [pc, #40]	; (8000e10 <line_append_bluetooth+0xc4>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	2b4f      	cmp	r3, #79	; 0x4f
 8000dec:	d902      	bls.n	8000df4 <line_append_bluetooth+0xa8>
			line_lenght_bluetooth = 0;
 8000dee:	4b08      	ldr	r3, [pc, #32]	; (8000e10 <line_append_bluetooth+0xc4>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	601a      	str	r2, [r3, #0]
		line_buffer_bluetooth[line_lenght_bluetooth++] = value;
 8000df4:	4b06      	ldr	r3, [pc, #24]	; (8000e10 <line_append_bluetooth+0xc4>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	1c5a      	adds	r2, r3, #1
 8000dfa:	4905      	ldr	r1, [pc, #20]	; (8000e10 <line_append_bluetooth+0xc4>)
 8000dfc:	600a      	str	r2, [r1, #0]
 8000dfe:	4905      	ldr	r1, [pc, #20]	; (8000e14 <line_append_bluetooth+0xc8>)
 8000e00:	79fa      	ldrb	r2, [r7, #7]
 8000e02:	54ca      	strb	r2, [r1, r3]
}
 8000e04:	e7ff      	b.n	8000e06 <line_append_bluetooth+0xba>
 8000e06:	bf00      	nop
 8000e08:	3708      	adds	r7, #8
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	200002d4 	.word	0x200002d4
 8000e14:	20000220 	.word	0x20000220
 8000e18:	200002dc 	.word	0x200002dc
 8000e1c:	20000434 	.word	0x20000434
 8000e20:	200002e4 	.word	0x200002e4
 8000e24:	200002dd 	.word	0x200002dd
 8000e28:	200002de 	.word	0x200002de

08000e2c <line_append_gsm>:

void line_append_gsm(uint8_t value)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	4603      	mov	r3, r0
 8000e34:	71fb      	strb	r3, [r7, #7]
	if(line_lenght_gsm < LINE_MAX_LENGTH)
 8000e36:	4b0c      	ldr	r3, [pc, #48]	; (8000e68 <line_append_gsm+0x3c>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	2b4f      	cmp	r3, #79	; 0x4f
 8000e3c:	d80d      	bhi.n	8000e5a <line_append_gsm+0x2e>
	{
		line_buffer_gsm[line_lenght_gsm++] = value;
 8000e3e:	4b0a      	ldr	r3, [pc, #40]	; (8000e68 <line_append_gsm+0x3c>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	1c5a      	adds	r2, r3, #1
 8000e44:	4908      	ldr	r1, [pc, #32]	; (8000e68 <line_append_gsm+0x3c>)
 8000e46:	600a      	str	r2, [r1, #0]
 8000e48:	4908      	ldr	r1, [pc, #32]	; (8000e6c <line_append_gsm+0x40>)
 8000e4a:	79fa      	ldrb	r2, [r7, #7]
 8000e4c:	54ca      	strb	r2, [r1, r3]
		last_byte_time = HAL_GetTick();
 8000e4e:	f001 f85f 	bl	8001f10 <HAL_GetTick>
 8000e52:	4603      	mov	r3, r0
 8000e54:	4a06      	ldr	r2, [pc, #24]	; (8000e70 <line_append_gsm+0x44>)
 8000e56:	6013      	str	r3, [r2, #0]
	} else
	{
		line_lenght_gsm = 0;
	}
}
 8000e58:	e002      	b.n	8000e60 <line_append_gsm+0x34>
		line_lenght_gsm = 0;
 8000e5a:	4b03      	ldr	r3, [pc, #12]	; (8000e68 <line_append_gsm+0x3c>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	601a      	str	r2, [r3, #0]
}
 8000e60:	bf00      	nop
 8000e62:	3708      	adds	r7, #8
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	200002d8 	.word	0x200002d8
 8000e6c:	20000274 	.word	0x20000274
 8000e70:	200002e0 	.word	0x200002e0

08000e74 <check_timeout_gsm>:

void check_timeout_gsm(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	af00      	add	r7, sp, #0
	if(line_lenght_gsm > 0 && (HAL_GetTick() - last_byte_time > TIMEOUT_MS))
 8000e78:	4b0f      	ldr	r3, [pc, #60]	; (8000eb8 <check_timeout_gsm+0x44>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d019      	beq.n	8000eb4 <check_timeout_gsm+0x40>
 8000e80:	f001 f846 	bl	8001f10 <HAL_GetTick>
 8000e84:	4602      	mov	r2, r0
 8000e86:	4b0d      	ldr	r3, [pc, #52]	; (8000ebc <check_timeout_gsm+0x48>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	1ad3      	subs	r3, r2, r3
 8000e8c:	2b32      	cmp	r3, #50	; 0x32
 8000e8e:	d911      	bls.n	8000eb4 <check_timeout_gsm+0x40>
	{
		line_buffer_gsm[line_lenght_gsm] = '\0';
 8000e90:	4b09      	ldr	r3, [pc, #36]	; (8000eb8 <check_timeout_gsm+0x44>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	4a0a      	ldr	r2, [pc, #40]	; (8000ec0 <check_timeout_gsm+0x4c>)
 8000e96:	2100      	movs	r1, #0
 8000e98:	54d1      	strb	r1, [r2, r3]
//		if_send_end_line = true;
		HAL_UART_Transmit_IT(&huart2, (uint8_t*)line_buffer_gsm, strlen(line_buffer_gsm));
 8000e9a:	4809      	ldr	r0, [pc, #36]	; (8000ec0 <check_timeout_gsm+0x4c>)
 8000e9c:	f7ff f9a2 	bl	80001e4 <strlen>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	b29b      	uxth	r3, r3
 8000ea4:	461a      	mov	r2, r3
 8000ea6:	4906      	ldr	r1, [pc, #24]	; (8000ec0 <check_timeout_gsm+0x4c>)
 8000ea8:	4806      	ldr	r0, [pc, #24]	; (8000ec4 <check_timeout_gsm+0x50>)
 8000eaa:	f003 fe17 	bl	8004adc <HAL_UART_Transmit_IT>
		line_lenght_gsm = 0;
 8000eae:	4b02      	ldr	r3, [pc, #8]	; (8000eb8 <check_timeout_gsm+0x44>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	601a      	str	r2, [r3, #0]
	}
}
 8000eb4:	bf00      	nop
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	200002d8 	.word	0x200002d8
 8000ebc:	200002e0 	.word	0x200002e0
 8000ec0:	20000274 	.word	0x20000274
 8000ec4:	20000434 	.word	0x20000434

08000ec8 <send_end_line>:

void send_end_line(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	af00      	add	r7, sp, #0
	static char end_signs[3] = "\r\n\0";

	if(if_send_end_line == true)
 8000ecc:	4b06      	ldr	r3, [pc, #24]	; (8000ee8 <send_end_line+0x20>)
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d007      	beq.n	8000ee4 <send_end_line+0x1c>
	{
		HAL_UART_Transmit_IT(&huart2, (uint8_t*)end_signs, 3);
 8000ed4:	2203      	movs	r2, #3
 8000ed6:	4905      	ldr	r1, [pc, #20]	; (8000eec <send_end_line+0x24>)
 8000ed8:	4805      	ldr	r0, [pc, #20]	; (8000ef0 <send_end_line+0x28>)
 8000eda:	f003 fdff 	bl	8004adc <HAL_UART_Transmit_IT>
		if_send_end_line = false;
 8000ede:	4b02      	ldr	r3, [pc, #8]	; (8000ee8 <send_end_line+0x20>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	701a      	strb	r2, [r3, #0]
	}
}
 8000ee4:	bf00      	nop
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	200002dc 	.word	0x200002dc
 8000eec:	2000002c 	.word	0x2000002c
 8000ef0:	20000434 	.word	0x20000434

08000ef4 <HAL_UART_RxCpltCallback>:

uint8_t uart2_rx_buffer, uart1_rx_buffer, uart3_rx_buffer;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
	if(huart == &huart2)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	4a17      	ldr	r2, [pc, #92]	; (8000f5c <HAL_UART_RxCpltCallback+0x68>)
 8000f00:	4293      	cmp	r3, r2
 8000f02:	d10a      	bne.n	8000f1a <HAL_UART_RxCpltCallback+0x26>
	{
		line_append_debug(uart2_rx_buffer);
 8000f04:	4b16      	ldr	r3, [pc, #88]	; (8000f60 <HAL_UART_RxCpltCallback+0x6c>)
 8000f06:	781b      	ldrb	r3, [r3, #0]
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f7ff fe79 	bl	8000c00 <line_append_debug>
		HAL_UART_Receive_IT(&huart2, &uart2_rx_buffer, 1);
 8000f0e:	2201      	movs	r2, #1
 8000f10:	4913      	ldr	r1, [pc, #76]	; (8000f60 <HAL_UART_RxCpltCallback+0x6c>)
 8000f12:	4812      	ldr	r0, [pc, #72]	; (8000f5c <HAL_UART_RxCpltCallback+0x68>)
 8000f14:	f003 fe40 	bl	8004b98 <HAL_UART_Receive_IT>
	else if(huart == &huart3)
	{
		line_append_bluetooth(uart3_rx_buffer);
		HAL_UART_Receive_IT(&huart3, &uart3_rx_buffer, 1);
	}
}
 8000f18:	e01c      	b.n	8000f54 <HAL_UART_RxCpltCallback+0x60>
	else if(huart == &huart1)
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	4a11      	ldr	r2, [pc, #68]	; (8000f64 <HAL_UART_RxCpltCallback+0x70>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d10a      	bne.n	8000f38 <HAL_UART_RxCpltCallback+0x44>
		line_append_gsm(uart1_rx_buffer);
 8000f22:	4b11      	ldr	r3, [pc, #68]	; (8000f68 <HAL_UART_RxCpltCallback+0x74>)
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	4618      	mov	r0, r3
 8000f28:	f7ff ff80 	bl	8000e2c <line_append_gsm>
		HAL_UART_Receive_IT(&huart1, &uart1_rx_buffer, 1);
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	490e      	ldr	r1, [pc, #56]	; (8000f68 <HAL_UART_RxCpltCallback+0x74>)
 8000f30:	480c      	ldr	r0, [pc, #48]	; (8000f64 <HAL_UART_RxCpltCallback+0x70>)
 8000f32:	f003 fe31 	bl	8004b98 <HAL_UART_Receive_IT>
}
 8000f36:	e00d      	b.n	8000f54 <HAL_UART_RxCpltCallback+0x60>
	else if(huart == &huart3)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	4a0c      	ldr	r2, [pc, #48]	; (8000f6c <HAL_UART_RxCpltCallback+0x78>)
 8000f3c:	4293      	cmp	r3, r2
 8000f3e:	d109      	bne.n	8000f54 <HAL_UART_RxCpltCallback+0x60>
		line_append_bluetooth(uart3_rx_buffer);
 8000f40:	4b0b      	ldr	r3, [pc, #44]	; (8000f70 <HAL_UART_RxCpltCallback+0x7c>)
 8000f42:	781b      	ldrb	r3, [r3, #0]
 8000f44:	4618      	mov	r0, r3
 8000f46:	f7ff ff01 	bl	8000d4c <line_append_bluetooth>
		HAL_UART_Receive_IT(&huart3, &uart3_rx_buffer, 1);
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	4908      	ldr	r1, [pc, #32]	; (8000f70 <HAL_UART_RxCpltCallback+0x7c>)
 8000f4e:	4807      	ldr	r0, [pc, #28]	; (8000f6c <HAL_UART_RxCpltCallback+0x78>)
 8000f50:	f003 fe22 	bl	8004b98 <HAL_UART_Receive_IT>
}
 8000f54:	bf00      	nop
 8000f56:	3708      	adds	r7, #8
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	20000434 	.word	0x20000434
 8000f60:	200002fd 	.word	0x200002fd
 8000f64:	200003ac 	.word	0x200003ac
 8000f68:	200002fe 	.word	0x200002fe
 8000f6c:	200004bc 	.word	0x200004bc
 8000f70:	200002ff 	.word	0x200002ff

08000f74 <access_key_draw>:

void access_key_draw(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	af00      	add	r7, sp, #0
	static uint32_t random_number;
	static uint16_t access_code;

	if(if_phone_number_set == true)
 8000f78:	4b10      	ldr	r3, [pc, #64]	; (8000fbc <access_key_draw+0x48>)
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d01b      	beq.n	8000fb8 <access_key_draw+0x44>
	{
		HAL_RNG_GenerateRandomNumber(&hrng, &random_number);
 8000f80:	490f      	ldr	r1, [pc, #60]	; (8000fc0 <access_key_draw+0x4c>)
 8000f82:	4810      	ldr	r0, [pc, #64]	; (8000fc4 <access_key_draw+0x50>)
 8000f84:	f003 fb69 	bl	800465a <HAL_RNG_GenerateRandomNumber>
		access_code = random_number % 10000;
 8000f88:	4b0d      	ldr	r3, [pc, #52]	; (8000fc0 <access_key_draw+0x4c>)
 8000f8a:	681a      	ldr	r2, [r3, #0]
 8000f8c:	4b0e      	ldr	r3, [pc, #56]	; (8000fc8 <access_key_draw+0x54>)
 8000f8e:	fba3 1302 	umull	r1, r3, r3, r2
 8000f92:	0b5b      	lsrs	r3, r3, #13
 8000f94:	f242 7110 	movw	r1, #10000	; 0x2710
 8000f98:	fb01 f303 	mul.w	r3, r1, r3
 8000f9c:	1ad3      	subs	r3, r2, r3
 8000f9e:	b29a      	uxth	r2, r3
 8000fa0:	4b0a      	ldr	r3, [pc, #40]	; (8000fcc <access_key_draw+0x58>)
 8000fa2:	801a      	strh	r2, [r3, #0]
		sprintf(access_key, "%04u", access_code);
 8000fa4:	4b09      	ldr	r3, [pc, #36]	; (8000fcc <access_key_draw+0x58>)
 8000fa6:	881b      	ldrh	r3, [r3, #0]
 8000fa8:	461a      	mov	r2, r3
 8000faa:	4909      	ldr	r1, [pc, #36]	; (8000fd0 <access_key_draw+0x5c>)
 8000fac:	4809      	ldr	r0, [pc, #36]	; (8000fd4 <access_key_draw+0x60>)
 8000fae:	f005 f995 	bl	80062dc <siprintf>
		if_phone_number_set = false;
 8000fb2:	4b02      	ldr	r3, [pc, #8]	; (8000fbc <access_key_draw+0x48>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	701a      	strb	r2, [r3, #0]
	}
}
 8000fb8:	bf00      	nop
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	200002dd 	.word	0x200002dd
 8000fc0:	20000328 	.word	0x20000328
 8000fc4:	20000374 	.word	0x20000374
 8000fc8:	d1b71759 	.word	0xd1b71759
 8000fcc:	2000032c 	.word	0x2000032c
 8000fd0:	08006d04 	.word	0x08006d04
 8000fd4:	200002f0 	.word	0x200002f0

08000fd8 <send_SMS>:
}sender_state;

int message_number = MESSAGE_1;

void send_SMS(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
	static char message_cmgf[] = "AT+CMGF=1\r";
	static char message_cscs[] = "AT+CSCS=\"GSM\"\r";
	static char message_cmgs[31];
	sprintf(message_cmgs, "AT+CMGS=\"+48%s\"\r", phone_number);
 8000fdc:	4a31      	ldr	r2, [pc, #196]	; (80010a4 <send_SMS+0xcc>)
 8000fde:	4932      	ldr	r1, [pc, #200]	; (80010a8 <send_SMS+0xd0>)
 8000fe0:	4832      	ldr	r0, [pc, #200]	; (80010ac <send_SMS+0xd4>)
 8000fe2:	f005 f97b 	bl	80062dc <siprintf>
	access_key_draw();
 8000fe6:	f7ff ffc5 	bl	8000f74 <access_key_draw>
	static char message_message[34];
	sprintf(message_message, "Kod dostepu do skrytki: %s", access_key);
 8000fea:	4a31      	ldr	r2, [pc, #196]	; (80010b0 <send_SMS+0xd8>)
 8000fec:	4931      	ldr	r1, [pc, #196]	; (80010b4 <send_SMS+0xdc>)
 8000fee:	4832      	ldr	r0, [pc, #200]	; (80010b8 <send_SMS+0xe0>)
 8000ff0:	f005 f974 	bl	80062dc <siprintf>
	static char message_ctrlz = 0x1A;

	delay(100);
 8000ff4:	2064      	movs	r0, #100	; 0x64
 8000ff6:	f000 fae3 	bl	80015c0 <delay>

	switch(message_number)
 8000ffa:	4b30      	ldr	r3, [pc, #192]	; (80010bc <send_SMS+0xe4>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	2b04      	cmp	r3, #4
 8001000:	d84d      	bhi.n	800109e <send_SMS+0xc6>
 8001002:	a201      	add	r2, pc, #4	; (adr r2, 8001008 <send_SMS+0x30>)
 8001004:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001008:	0800101d 	.word	0x0800101d
 800100c:	08001039 	.word	0x08001039
 8001010:	08001055 	.word	0x08001055
 8001014:	08001071 	.word	0x08001071
 8001018:	0800108d 	.word	0x0800108d
	{
	case MESSAGE_1:
		HAL_UART_Transmit_IT(&huart1, (uint8_t*)message_cmgf, strlen(message_cmgf));
 800101c:	4828      	ldr	r0, [pc, #160]	; (80010c0 <send_SMS+0xe8>)
 800101e:	f7ff f8e1 	bl	80001e4 <strlen>
 8001022:	4603      	mov	r3, r0
 8001024:	b29b      	uxth	r3, r3
 8001026:	461a      	mov	r2, r3
 8001028:	4925      	ldr	r1, [pc, #148]	; (80010c0 <send_SMS+0xe8>)
 800102a:	4826      	ldr	r0, [pc, #152]	; (80010c4 <send_SMS+0xec>)
 800102c:	f003 fd56 	bl	8004adc <HAL_UART_Transmit_IT>
		message_number = MESSAGE_2;
 8001030:	4b22      	ldr	r3, [pc, #136]	; (80010bc <send_SMS+0xe4>)
 8001032:	2201      	movs	r2, #1
 8001034:	601a      	str	r2, [r3, #0]
		break;
 8001036:	e033      	b.n	80010a0 <send_SMS+0xc8>
	case MESSAGE_2:
		HAL_UART_Transmit_IT(&huart1, (uint8_t*)message_cscs, strlen(message_cscs));
 8001038:	4823      	ldr	r0, [pc, #140]	; (80010c8 <send_SMS+0xf0>)
 800103a:	f7ff f8d3 	bl	80001e4 <strlen>
 800103e:	4603      	mov	r3, r0
 8001040:	b29b      	uxth	r3, r3
 8001042:	461a      	mov	r2, r3
 8001044:	4920      	ldr	r1, [pc, #128]	; (80010c8 <send_SMS+0xf0>)
 8001046:	481f      	ldr	r0, [pc, #124]	; (80010c4 <send_SMS+0xec>)
 8001048:	f003 fd48 	bl	8004adc <HAL_UART_Transmit_IT>
		message_number = MESSAGE_3;
 800104c:	4b1b      	ldr	r3, [pc, #108]	; (80010bc <send_SMS+0xe4>)
 800104e:	2202      	movs	r2, #2
 8001050:	601a      	str	r2, [r3, #0]
		break;
 8001052:	e025      	b.n	80010a0 <send_SMS+0xc8>
	case MESSAGE_3:
		HAL_UART_Transmit_IT(&huart1, (uint8_t*)message_cmgs, strlen(message_cmgs));
 8001054:	4815      	ldr	r0, [pc, #84]	; (80010ac <send_SMS+0xd4>)
 8001056:	f7ff f8c5 	bl	80001e4 <strlen>
 800105a:	4603      	mov	r3, r0
 800105c:	b29b      	uxth	r3, r3
 800105e:	461a      	mov	r2, r3
 8001060:	4912      	ldr	r1, [pc, #72]	; (80010ac <send_SMS+0xd4>)
 8001062:	4818      	ldr	r0, [pc, #96]	; (80010c4 <send_SMS+0xec>)
 8001064:	f003 fd3a 	bl	8004adc <HAL_UART_Transmit_IT>
		message_number = MESSAGE_4;
 8001068:	4b14      	ldr	r3, [pc, #80]	; (80010bc <send_SMS+0xe4>)
 800106a:	2203      	movs	r2, #3
 800106c:	601a      	str	r2, [r3, #0]
		break;
 800106e:	e017      	b.n	80010a0 <send_SMS+0xc8>
	case MESSAGE_4:
		HAL_UART_Transmit_IT(&huart1, (uint8_t*)message_message, strlen(message_message));
 8001070:	4811      	ldr	r0, [pc, #68]	; (80010b8 <send_SMS+0xe0>)
 8001072:	f7ff f8b7 	bl	80001e4 <strlen>
 8001076:	4603      	mov	r3, r0
 8001078:	b29b      	uxth	r3, r3
 800107a:	461a      	mov	r2, r3
 800107c:	490e      	ldr	r1, [pc, #56]	; (80010b8 <send_SMS+0xe0>)
 800107e:	4811      	ldr	r0, [pc, #68]	; (80010c4 <send_SMS+0xec>)
 8001080:	f003 fd2c 	bl	8004adc <HAL_UART_Transmit_IT>
		message_number = MESSAGE_5;
 8001084:	4b0d      	ldr	r3, [pc, #52]	; (80010bc <send_SMS+0xe4>)
 8001086:	2204      	movs	r2, #4
 8001088:	601a      	str	r2, [r3, #0]
		break;
 800108a:	e009      	b.n	80010a0 <send_SMS+0xc8>
	case MESSAGE_5:
		HAL_UART_Transmit_IT(&huart1, (uint8_t*)&message_ctrlz, 1);
 800108c:	2201      	movs	r2, #1
 800108e:	490f      	ldr	r1, [pc, #60]	; (80010cc <send_SMS+0xf4>)
 8001090:	480c      	ldr	r0, [pc, #48]	; (80010c4 <send_SMS+0xec>)
 8001092:	f003 fd23 	bl	8004adc <HAL_UART_Transmit_IT>
		message_number = DONE;
 8001096:	4b09      	ldr	r3, [pc, #36]	; (80010bc <send_SMS+0xe4>)
 8001098:	2205      	movs	r2, #5
 800109a:	601a      	str	r2, [r3, #0]
		break;
 800109c:	e000      	b.n	80010a0 <send_SMS+0xc8>
	default:
		break;
 800109e:	bf00      	nop
	}
}
 80010a0:	bf00      	nop
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	200002e4 	.word	0x200002e4
 80010a8:	08006d0c 	.word	0x08006d0c
 80010ac:	20000330 	.word	0x20000330
 80010b0:	200002f0 	.word	0x200002f0
 80010b4:	08006d20 	.word	0x08006d20
 80010b8:	20000350 	.word	0x20000350
 80010bc:	20000300 	.word	0x20000300
 80010c0:	20000030 	.word	0x20000030
 80010c4:	200003ac 	.word	0x200003ac
 80010c8:	2000003c 	.word	0x2000003c
 80010cc:	2000004b 	.word	0x2000004b

080010d0 <send_AT_init>:

void send_AT_init(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	af00      	add	r7, sp, #0
	static char AT_init[] = "AT\r\n";

	HAL_UART_Transmit_IT(&huart1, (uint8_t*)AT_init, strlen(AT_init));
 80010d4:	480f      	ldr	r0, [pc, #60]	; (8001114 <send_AT_init+0x44>)
 80010d6:	f7ff f885 	bl	80001e4 <strlen>
 80010da:	4603      	mov	r3, r0
 80010dc:	b29b      	uxth	r3, r3
 80010de:	461a      	mov	r2, r3
 80010e0:	490c      	ldr	r1, [pc, #48]	; (8001114 <send_AT_init+0x44>)
 80010e2:	480d      	ldr	r0, [pc, #52]	; (8001118 <send_AT_init+0x48>)
 80010e4:	f003 fcfa 	bl	8004adc <HAL_UART_Transmit_IT>
	HAL_UART_Transmit_IT(&huart2, (uint8_t*)AT_init, strlen(AT_init));
 80010e8:	480a      	ldr	r0, [pc, #40]	; (8001114 <send_AT_init+0x44>)
 80010ea:	f7ff f87b 	bl	80001e4 <strlen>
 80010ee:	4603      	mov	r3, r0
 80010f0:	b29b      	uxth	r3, r3
 80010f2:	461a      	mov	r2, r3
 80010f4:	4907      	ldr	r1, [pc, #28]	; (8001114 <send_AT_init+0x44>)
 80010f6:	4809      	ldr	r0, [pc, #36]	; (800111c <send_AT_init+0x4c>)
 80010f8:	f003 fcf0 	bl	8004adc <HAL_UART_Transmit_IT>
	HAL_UART_Transmit_IT(&huart3, (uint8_t*)AT_init, strlen(AT_init));
 80010fc:	4805      	ldr	r0, [pc, #20]	; (8001114 <send_AT_init+0x44>)
 80010fe:	f7ff f871 	bl	80001e4 <strlen>
 8001102:	4603      	mov	r3, r0
 8001104:	b29b      	uxth	r3, r3
 8001106:	461a      	mov	r2, r3
 8001108:	4902      	ldr	r1, [pc, #8]	; (8001114 <send_AT_init+0x44>)
 800110a:	4805      	ldr	r0, [pc, #20]	; (8001120 <send_AT_init+0x50>)
 800110c:	f003 fce6 	bl	8004adc <HAL_UART_Transmit_IT>
}
 8001110:	bf00      	nop
 8001112:	bd80      	pop	{r7, pc}
 8001114:	2000004c 	.word	0x2000004c
 8001118:	200003ac 	.word	0x200003ac
 800111c:	20000434 	.word	0x20000434
 8001120:	200004bc 	.word	0x200004bc

08001124 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
	if(huart == &huart1)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	4a09      	ldr	r2, [pc, #36]	; (8001154 <HAL_UART_TxCpltCallback+0x30>)
 8001130:	4293      	cmp	r3, r2
 8001132:	d105      	bne.n	8001140 <HAL_UART_TxCpltCallback+0x1c>
	{
		if(if_phone_number_set_latch == true)
 8001134:	4b08      	ldr	r3, [pc, #32]	; (8001158 <HAL_UART_TxCpltCallback+0x34>)
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	2b00      	cmp	r3, #0
 800113a:	d001      	beq.n	8001140 <HAL_UART_TxCpltCallback+0x1c>
		{
			send_SMS();
 800113c:	f7ff ff4c 	bl	8000fd8 <send_SMS>
		}
	}
	if(huart == &huart2)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	4a06      	ldr	r2, [pc, #24]	; (800115c <HAL_UART_TxCpltCallback+0x38>)
 8001144:	4293      	cmp	r3, r2
 8001146:	d101      	bne.n	800114c <HAL_UART_TxCpltCallback+0x28>
	{
		send_end_line();
 8001148:	f7ff febe 	bl	8000ec8 <send_end_line>
	}
}
 800114c:	bf00      	nop
 800114e:	3708      	adds	r7, #8
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	200003ac 	.word	0x200003ac
 8001158:	200002de 	.word	0x200002de
 800115c:	20000434 	.word	0x20000434

08001160 <HAL_GPIO_EXTI_Callback>:
uint32_t previousMillis = 0;
uint32_t currentMillis = 0;
volatile uint8_t pressed_key = '\0';

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b084      	sub	sp, #16
 8001164:	af00      	add	r7, sp, #0
 8001166:	4603      	mov	r3, r0
 8001168:	80fb      	strh	r3, [r7, #6]
	currentMillis = HAL_GetTick();
 800116a:	f000 fed1 	bl	8001f10 <HAL_GetTick>
 800116e:	4603      	mov	r3, r0
 8001170:	4aaf      	ldr	r2, [pc, #700]	; (8001430 <HAL_GPIO_EXTI_Callback+0x2d0>)
 8001172:	6013      	str	r3, [r2, #0]
	if(currentMillis - previousMillis > 200 )
 8001174:	4bae      	ldr	r3, [pc, #696]	; (8001430 <HAL_GPIO_EXTI_Callback+0x2d0>)
 8001176:	681a      	ldr	r2, [r3, #0]
 8001178:	4bae      	ldr	r3, [pc, #696]	; (8001434 <HAL_GPIO_EXTI_Callback+0x2d4>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	1ad3      	subs	r3, r2, r3
 800117e:	2bc8      	cmp	r3, #200	; 0xc8
 8001180:	f240 81d9 	bls.w	8001536 <HAL_GPIO_EXTI_Callback+0x3d6>
	{
		GPIO_InitStructPrivate.Pin = COL_1_Pin|COL_2_Pin|COL_3_Pin|COL_4_Pin;
 8001184:	4bac      	ldr	r3, [pc, #688]	; (8001438 <HAL_GPIO_EXTI_Callback+0x2d8>)
 8001186:	f44f 4270 	mov.w	r2, #61440	; 0xf000
 800118a:	601a      	str	r2, [r3, #0]
		GPIO_InitStructPrivate.Mode = GPIO_MODE_INPUT;
 800118c:	4baa      	ldr	r3, [pc, #680]	; (8001438 <HAL_GPIO_EXTI_Callback+0x2d8>)
 800118e:	2200      	movs	r2, #0
 8001190:	605a      	str	r2, [r3, #4]
		GPIO_InitStructPrivate.Pull = GPIO_NOPULL;
 8001192:	4ba9      	ldr	r3, [pc, #676]	; (8001438 <HAL_GPIO_EXTI_Callback+0x2d8>)
 8001194:	2200      	movs	r2, #0
 8001196:	609a      	str	r2, [r3, #8]
		GPIO_InitStructPrivate.Speed = GPIO_SPEED_FREQ_LOW;
 8001198:	4ba7      	ldr	r3, [pc, #668]	; (8001438 <HAL_GPIO_EXTI_Callback+0x2d8>)
 800119a:	2200      	movs	r2, #0
 800119c:	60da      	str	r2, [r3, #12]
		HAL_GPIO_Init(COL_1_GPIO_Port, &GPIO_InitStructPrivate);
 800119e:	49a6      	ldr	r1, [pc, #664]	; (8001438 <HAL_GPIO_EXTI_Callback+0x2d8>)
 80011a0:	48a6      	ldr	r0, [pc, #664]	; (800143c <HAL_GPIO_EXTI_Callback+0x2dc>)
 80011a2:	f001 f875 	bl	8002290 <HAL_GPIO_Init>

		HAL_GPIO_WritePin(ROW_1_GPIO_Port, ROW_1_Pin, 1);
 80011a6:	2201      	movs	r2, #1
 80011a8:	2140      	movs	r1, #64	; 0x40
 80011aa:	48a5      	ldr	r0, [pc, #660]	; (8001440 <HAL_GPIO_EXTI_Callback+0x2e0>)
 80011ac:	f001 fa32 	bl	8002614 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW_2_GPIO_Port, ROW_2_Pin, 0);
 80011b0:	2200      	movs	r2, #0
 80011b2:	2180      	movs	r1, #128	; 0x80
 80011b4:	48a2      	ldr	r0, [pc, #648]	; (8001440 <HAL_GPIO_EXTI_Callback+0x2e0>)
 80011b6:	f001 fa2d 	bl	8002614 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW_3_GPIO_Port, ROW_3_Pin, 0);
 80011ba:	2200      	movs	r2, #0
 80011bc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011c0:	489f      	ldr	r0, [pc, #636]	; (8001440 <HAL_GPIO_EXTI_Callback+0x2e0>)
 80011c2:	f001 fa27 	bl	8002614 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW_4_GPIO_Port, ROW_4_Pin, 0);
 80011c6:	2200      	movs	r2, #0
 80011c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011cc:	489c      	ldr	r0, [pc, #624]	; (8001440 <HAL_GPIO_EXTI_Callback+0x2e0>)
 80011ce:	f001 fa21 	bl	8002614 <HAL_GPIO_WritePin>
		if(GPIO_Pin == COL_1_Pin && HAL_GPIO_ReadPin(COL_1_GPIO_Port, COL_1_Pin))
 80011d2:	88fb      	ldrh	r3, [r7, #6]
 80011d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80011d8:	d10b      	bne.n	80011f2 <HAL_GPIO_EXTI_Callback+0x92>
 80011da:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011de:	4897      	ldr	r0, [pc, #604]	; (800143c <HAL_GPIO_EXTI_Callback+0x2dc>)
 80011e0:	f001 fa00 	bl	80025e4 <HAL_GPIO_ReadPin>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d003      	beq.n	80011f2 <HAL_GPIO_EXTI_Callback+0x92>
		{
			pressed_key = '1';
 80011ea:	4b96      	ldr	r3, [pc, #600]	; (8001444 <HAL_GPIO_EXTI_Callback+0x2e4>)
 80011ec:	2231      	movs	r2, #49	; 0x31
 80011ee:	701a      	strb	r2, [r3, #0]
 80011f0:	e02e      	b.n	8001250 <HAL_GPIO_EXTI_Callback+0xf0>
		} else if(GPIO_Pin == COL_2_Pin && HAL_GPIO_ReadPin(COL_2_GPIO_Port, COL_2_Pin))
 80011f2:	88fb      	ldrh	r3, [r7, #6]
 80011f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80011f8:	d10b      	bne.n	8001212 <HAL_GPIO_EXTI_Callback+0xb2>
 80011fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011fe:	488f      	ldr	r0, [pc, #572]	; (800143c <HAL_GPIO_EXTI_Callback+0x2dc>)
 8001200:	f001 f9f0 	bl	80025e4 <HAL_GPIO_ReadPin>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d003      	beq.n	8001212 <HAL_GPIO_EXTI_Callback+0xb2>
		{
			pressed_key = '2';
 800120a:	4b8e      	ldr	r3, [pc, #568]	; (8001444 <HAL_GPIO_EXTI_Callback+0x2e4>)
 800120c:	2232      	movs	r2, #50	; 0x32
 800120e:	701a      	strb	r2, [r3, #0]
 8001210:	e01e      	b.n	8001250 <HAL_GPIO_EXTI_Callback+0xf0>
		} else if(GPIO_Pin == COL_3_Pin && HAL_GPIO_ReadPin(COL_3_GPIO_Port, COL_3_Pin))
 8001212:	88fb      	ldrh	r3, [r7, #6]
 8001214:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001218:	d10b      	bne.n	8001232 <HAL_GPIO_EXTI_Callback+0xd2>
 800121a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800121e:	4887      	ldr	r0, [pc, #540]	; (800143c <HAL_GPIO_EXTI_Callback+0x2dc>)
 8001220:	f001 f9e0 	bl	80025e4 <HAL_GPIO_ReadPin>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d003      	beq.n	8001232 <HAL_GPIO_EXTI_Callback+0xd2>
		{
			pressed_key = '3';
 800122a:	4b86      	ldr	r3, [pc, #536]	; (8001444 <HAL_GPIO_EXTI_Callback+0x2e4>)
 800122c:	2233      	movs	r2, #51	; 0x33
 800122e:	701a      	strb	r2, [r3, #0]
 8001230:	e00e      	b.n	8001250 <HAL_GPIO_EXTI_Callback+0xf0>
		} else if(GPIO_Pin == COL_4_Pin && HAL_GPIO_ReadPin(COL_4_GPIO_Port, COL_4_Pin))
 8001232:	88fb      	ldrh	r3, [r7, #6]
 8001234:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001238:	d10a      	bne.n	8001250 <HAL_GPIO_EXTI_Callback+0xf0>
 800123a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800123e:	487f      	ldr	r0, [pc, #508]	; (800143c <HAL_GPIO_EXTI_Callback+0x2dc>)
 8001240:	f001 f9d0 	bl	80025e4 <HAL_GPIO_ReadPin>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d002      	beq.n	8001250 <HAL_GPIO_EXTI_Callback+0xf0>
		{
			pressed_key = 'A';
 800124a:	4b7e      	ldr	r3, [pc, #504]	; (8001444 <HAL_GPIO_EXTI_Callback+0x2e4>)
 800124c:	2241      	movs	r2, #65	; 0x41
 800124e:	701a      	strb	r2, [r3, #0]
		}

		HAL_GPIO_WritePin(ROW_1_GPIO_Port, ROW_1_Pin, 0);
 8001250:	2200      	movs	r2, #0
 8001252:	2140      	movs	r1, #64	; 0x40
 8001254:	487a      	ldr	r0, [pc, #488]	; (8001440 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001256:	f001 f9dd 	bl	8002614 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW_2_GPIO_Port, ROW_2_Pin, 1);
 800125a:	2201      	movs	r2, #1
 800125c:	2180      	movs	r1, #128	; 0x80
 800125e:	4878      	ldr	r0, [pc, #480]	; (8001440 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001260:	f001 f9d8 	bl	8002614 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW_3_GPIO_Port, ROW_3_Pin, 0);
 8001264:	2200      	movs	r2, #0
 8001266:	f44f 7180 	mov.w	r1, #256	; 0x100
 800126a:	4875      	ldr	r0, [pc, #468]	; (8001440 <HAL_GPIO_EXTI_Callback+0x2e0>)
 800126c:	f001 f9d2 	bl	8002614 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW_4_GPIO_Port, ROW_4_Pin, 0);
 8001270:	2200      	movs	r2, #0
 8001272:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001276:	4872      	ldr	r0, [pc, #456]	; (8001440 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001278:	f001 f9cc 	bl	8002614 <HAL_GPIO_WritePin>
		if(GPIO_Pin == COL_1_Pin && HAL_GPIO_ReadPin(COL_1_GPIO_Port, COL_1_Pin))
 800127c:	88fb      	ldrh	r3, [r7, #6]
 800127e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001282:	d10b      	bne.n	800129c <HAL_GPIO_EXTI_Callback+0x13c>
 8001284:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001288:	486c      	ldr	r0, [pc, #432]	; (800143c <HAL_GPIO_EXTI_Callback+0x2dc>)
 800128a:	f001 f9ab 	bl	80025e4 <HAL_GPIO_ReadPin>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d003      	beq.n	800129c <HAL_GPIO_EXTI_Callback+0x13c>
		{
			pressed_key = '4';
 8001294:	4b6b      	ldr	r3, [pc, #428]	; (8001444 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8001296:	2234      	movs	r2, #52	; 0x34
 8001298:	701a      	strb	r2, [r3, #0]
 800129a:	e02e      	b.n	80012fa <HAL_GPIO_EXTI_Callback+0x19a>
		} else if(GPIO_Pin == COL_2_Pin && HAL_GPIO_ReadPin(COL_2_GPIO_Port, COL_2_Pin))
 800129c:	88fb      	ldrh	r3, [r7, #6]
 800129e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80012a2:	d10b      	bne.n	80012bc <HAL_GPIO_EXTI_Callback+0x15c>
 80012a4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012a8:	4864      	ldr	r0, [pc, #400]	; (800143c <HAL_GPIO_EXTI_Callback+0x2dc>)
 80012aa:	f001 f99b 	bl	80025e4 <HAL_GPIO_ReadPin>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d003      	beq.n	80012bc <HAL_GPIO_EXTI_Callback+0x15c>
		{
			pressed_key = '5';
 80012b4:	4b63      	ldr	r3, [pc, #396]	; (8001444 <HAL_GPIO_EXTI_Callback+0x2e4>)
 80012b6:	2235      	movs	r2, #53	; 0x35
 80012b8:	701a      	strb	r2, [r3, #0]
 80012ba:	e01e      	b.n	80012fa <HAL_GPIO_EXTI_Callback+0x19a>
		} else if(GPIO_Pin == COL_3_Pin && HAL_GPIO_ReadPin(COL_3_GPIO_Port, COL_3_Pin))
 80012bc:	88fb      	ldrh	r3, [r7, #6]
 80012be:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80012c2:	d10b      	bne.n	80012dc <HAL_GPIO_EXTI_Callback+0x17c>
 80012c4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80012c8:	485c      	ldr	r0, [pc, #368]	; (800143c <HAL_GPIO_EXTI_Callback+0x2dc>)
 80012ca:	f001 f98b 	bl	80025e4 <HAL_GPIO_ReadPin>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d003      	beq.n	80012dc <HAL_GPIO_EXTI_Callback+0x17c>
		{
			pressed_key = '6';
 80012d4:	4b5b      	ldr	r3, [pc, #364]	; (8001444 <HAL_GPIO_EXTI_Callback+0x2e4>)
 80012d6:	2236      	movs	r2, #54	; 0x36
 80012d8:	701a      	strb	r2, [r3, #0]
 80012da:	e00e      	b.n	80012fa <HAL_GPIO_EXTI_Callback+0x19a>
		} else if(GPIO_Pin == COL_4_Pin && HAL_GPIO_ReadPin(COL_4_GPIO_Port, COL_4_Pin))
 80012dc:	88fb      	ldrh	r3, [r7, #6]
 80012de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80012e2:	d10a      	bne.n	80012fa <HAL_GPIO_EXTI_Callback+0x19a>
 80012e4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80012e8:	4854      	ldr	r0, [pc, #336]	; (800143c <HAL_GPIO_EXTI_Callback+0x2dc>)
 80012ea:	f001 f97b 	bl	80025e4 <HAL_GPIO_ReadPin>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d002      	beq.n	80012fa <HAL_GPIO_EXTI_Callback+0x19a>
		{
			pressed_key = 'B';
 80012f4:	4b53      	ldr	r3, [pc, #332]	; (8001444 <HAL_GPIO_EXTI_Callback+0x2e4>)
 80012f6:	2242      	movs	r2, #66	; 0x42
 80012f8:	701a      	strb	r2, [r3, #0]
		}

		HAL_GPIO_WritePin(ROW_1_GPIO_Port, ROW_1_Pin, 0);
 80012fa:	2200      	movs	r2, #0
 80012fc:	2140      	movs	r1, #64	; 0x40
 80012fe:	4850      	ldr	r0, [pc, #320]	; (8001440 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001300:	f001 f988 	bl	8002614 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW_2_GPIO_Port, ROW_2_Pin, 0);
 8001304:	2200      	movs	r2, #0
 8001306:	2180      	movs	r1, #128	; 0x80
 8001308:	484d      	ldr	r0, [pc, #308]	; (8001440 <HAL_GPIO_EXTI_Callback+0x2e0>)
 800130a:	f001 f983 	bl	8002614 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW_3_GPIO_Port, ROW_3_Pin, 1);
 800130e:	2201      	movs	r2, #1
 8001310:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001314:	484a      	ldr	r0, [pc, #296]	; (8001440 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001316:	f001 f97d 	bl	8002614 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW_4_GPIO_Port, ROW_4_Pin, 0);
 800131a:	2200      	movs	r2, #0
 800131c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001320:	4847      	ldr	r0, [pc, #284]	; (8001440 <HAL_GPIO_EXTI_Callback+0x2e0>)
 8001322:	f001 f977 	bl	8002614 <HAL_GPIO_WritePin>
		if(GPIO_Pin == COL_1_Pin && HAL_GPIO_ReadPin(COL_1_GPIO_Port, COL_1_Pin))
 8001326:	88fb      	ldrh	r3, [r7, #6]
 8001328:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800132c:	d10b      	bne.n	8001346 <HAL_GPIO_EXTI_Callback+0x1e6>
 800132e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001332:	4842      	ldr	r0, [pc, #264]	; (800143c <HAL_GPIO_EXTI_Callback+0x2dc>)
 8001334:	f001 f956 	bl	80025e4 <HAL_GPIO_ReadPin>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d003      	beq.n	8001346 <HAL_GPIO_EXTI_Callback+0x1e6>
		{
			pressed_key = '7';
 800133e:	4b41      	ldr	r3, [pc, #260]	; (8001444 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8001340:	2237      	movs	r2, #55	; 0x37
 8001342:	701a      	strb	r2, [r3, #0]
 8001344:	e02e      	b.n	80013a4 <HAL_GPIO_EXTI_Callback+0x244>
		} else if(GPIO_Pin == COL_2_Pin && HAL_GPIO_ReadPin(COL_2_GPIO_Port, COL_2_Pin))
 8001346:	88fb      	ldrh	r3, [r7, #6]
 8001348:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800134c:	d10b      	bne.n	8001366 <HAL_GPIO_EXTI_Callback+0x206>
 800134e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001352:	483a      	ldr	r0, [pc, #232]	; (800143c <HAL_GPIO_EXTI_Callback+0x2dc>)
 8001354:	f001 f946 	bl	80025e4 <HAL_GPIO_ReadPin>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d003      	beq.n	8001366 <HAL_GPIO_EXTI_Callback+0x206>
		{
			pressed_key = '8';
 800135e:	4b39      	ldr	r3, [pc, #228]	; (8001444 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8001360:	2238      	movs	r2, #56	; 0x38
 8001362:	701a      	strb	r2, [r3, #0]
 8001364:	e01e      	b.n	80013a4 <HAL_GPIO_EXTI_Callback+0x244>
		} else if(GPIO_Pin == COL_3_Pin && HAL_GPIO_ReadPin(COL_3_GPIO_Port, COL_3_Pin))
 8001366:	88fb      	ldrh	r3, [r7, #6]
 8001368:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800136c:	d10b      	bne.n	8001386 <HAL_GPIO_EXTI_Callback+0x226>
 800136e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001372:	4832      	ldr	r0, [pc, #200]	; (800143c <HAL_GPIO_EXTI_Callback+0x2dc>)
 8001374:	f001 f936 	bl	80025e4 <HAL_GPIO_ReadPin>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d003      	beq.n	8001386 <HAL_GPIO_EXTI_Callback+0x226>
		{
			pressed_key = '9';
 800137e:	4b31      	ldr	r3, [pc, #196]	; (8001444 <HAL_GPIO_EXTI_Callback+0x2e4>)
 8001380:	2239      	movs	r2, #57	; 0x39
 8001382:	701a      	strb	r2, [r3, #0]
 8001384:	e00e      	b.n	80013a4 <HAL_GPIO_EXTI_Callback+0x244>
		} else if(GPIO_Pin == COL_4_Pin && HAL_GPIO_ReadPin(COL_4_GPIO_Port, COL_4_Pin))
 8001386:	88fb      	ldrh	r3, [r7, #6]
 8001388:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800138c:	d10a      	bne.n	80013a4 <HAL_GPIO_EXTI_Callback+0x244>
 800138e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001392:	482a      	ldr	r0, [pc, #168]	; (800143c <HAL_GPIO_EXTI_Callback+0x2dc>)
 8001394:	f001 f926 	bl	80025e4 <HAL_GPIO_ReadPin>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d002      	beq.n	80013a4 <HAL_GPIO_EXTI_Callback+0x244>
		{
			pressed_key = 'C';
 800139e:	4b29      	ldr	r3, [pc, #164]	; (8001444 <HAL_GPIO_EXTI_Callback+0x2e4>)
 80013a0:	2243      	movs	r2, #67	; 0x43
 80013a2:	701a      	strb	r2, [r3, #0]
		}

		HAL_GPIO_WritePin(ROW_1_GPIO_Port, ROW_1_Pin, 0);
 80013a4:	2200      	movs	r2, #0
 80013a6:	2140      	movs	r1, #64	; 0x40
 80013a8:	4825      	ldr	r0, [pc, #148]	; (8001440 <HAL_GPIO_EXTI_Callback+0x2e0>)
 80013aa:	f001 f933 	bl	8002614 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW_2_GPIO_Port, ROW_2_Pin, 0);
 80013ae:	2200      	movs	r2, #0
 80013b0:	2180      	movs	r1, #128	; 0x80
 80013b2:	4823      	ldr	r0, [pc, #140]	; (8001440 <HAL_GPIO_EXTI_Callback+0x2e0>)
 80013b4:	f001 f92e 	bl	8002614 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW_3_GPIO_Port, ROW_3_Pin, 0);
 80013b8:	2200      	movs	r2, #0
 80013ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013be:	4820      	ldr	r0, [pc, #128]	; (8001440 <HAL_GPIO_EXTI_Callback+0x2e0>)
 80013c0:	f001 f928 	bl	8002614 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ROW_4_GPIO_Port, ROW_4_Pin, 1);
 80013c4:	2201      	movs	r2, #1
 80013c6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013ca:	481d      	ldr	r0, [pc, #116]	; (8001440 <HAL_GPIO_EXTI_Callback+0x2e0>)
 80013cc:	f001 f922 	bl	8002614 <HAL_GPIO_WritePin>
		if(GPIO_Pin == COL_1_Pin && HAL_GPIO_ReadPin(COL_1_GPIO_Port, COL_1_Pin))
 80013d0:	88fb      	ldrh	r3, [r7, #6]
 80013d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80013d6:	d10b      	bne.n	80013f0 <HAL_GPIO_EXTI_Callback+0x290>
 80013d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013dc:	4817      	ldr	r0, [pc, #92]	; (800143c <HAL_GPIO_EXTI_Callback+0x2dc>)
 80013de:	f001 f901 	bl	80025e4 <HAL_GPIO_ReadPin>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d003      	beq.n	80013f0 <HAL_GPIO_EXTI_Callback+0x290>
		{
			pressed_key = '*';
 80013e8:	4b16      	ldr	r3, [pc, #88]	; (8001444 <HAL_GPIO_EXTI_Callback+0x2e4>)
 80013ea:	222a      	movs	r2, #42	; 0x2a
 80013ec:	701a      	strb	r2, [r3, #0]
 80013ee:	e03a      	b.n	8001466 <HAL_GPIO_EXTI_Callback+0x306>
		} else if(GPIO_Pin == COL_2_Pin && HAL_GPIO_ReadPin(COL_2_GPIO_Port, COL_2_Pin))
 80013f0:	88fb      	ldrh	r3, [r7, #6]
 80013f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80013f6:	d10b      	bne.n	8001410 <HAL_GPIO_EXTI_Callback+0x2b0>
 80013f8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013fc:	480f      	ldr	r0, [pc, #60]	; (800143c <HAL_GPIO_EXTI_Callback+0x2dc>)
 80013fe:	f001 f8f1 	bl	80025e4 <HAL_GPIO_ReadPin>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d003      	beq.n	8001410 <HAL_GPIO_EXTI_Callback+0x2b0>
		{
			pressed_key = '0';
 8001408:	4b0e      	ldr	r3, [pc, #56]	; (8001444 <HAL_GPIO_EXTI_Callback+0x2e4>)
 800140a:	2230      	movs	r2, #48	; 0x30
 800140c:	701a      	strb	r2, [r3, #0]
 800140e:	e02a      	b.n	8001466 <HAL_GPIO_EXTI_Callback+0x306>
		} else if(GPIO_Pin == COL_3_Pin && HAL_GPIO_ReadPin(COL_3_GPIO_Port, COL_3_Pin))
 8001410:	88fb      	ldrh	r3, [r7, #6]
 8001412:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001416:	d117      	bne.n	8001448 <HAL_GPIO_EXTI_Callback+0x2e8>
 8001418:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800141c:	4807      	ldr	r0, [pc, #28]	; (800143c <HAL_GPIO_EXTI_Callback+0x2dc>)
 800141e:	f001 f8e1 	bl	80025e4 <HAL_GPIO_ReadPin>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d00f      	beq.n	8001448 <HAL_GPIO_EXTI_Callback+0x2e8>
		{
			pressed_key = '#';
 8001428:	4b06      	ldr	r3, [pc, #24]	; (8001444 <HAL_GPIO_EXTI_Callback+0x2e4>)
 800142a:	2223      	movs	r2, #35	; 0x23
 800142c:	701a      	strb	r2, [r3, #0]
 800142e:	e01a      	b.n	8001466 <HAL_GPIO_EXTI_Callback+0x306>
 8001430:	2000031c 	.word	0x2000031c
 8001434:	20000318 	.word	0x20000318
 8001438:	20000304 	.word	0x20000304
 800143c:	48000400 	.word	0x48000400
 8001440:	48000800 	.word	0x48000800
 8001444:	20000320 	.word	0x20000320
		} else if(GPIO_Pin == COL_4_Pin && HAL_GPIO_ReadPin(COL_4_GPIO_Port, COL_4_Pin))
 8001448:	88fb      	ldrh	r3, [r7, #6]
 800144a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800144e:	d10a      	bne.n	8001466 <HAL_GPIO_EXTI_Callback+0x306>
 8001450:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001454:	483a      	ldr	r0, [pc, #232]	; (8001540 <HAL_GPIO_EXTI_Callback+0x3e0>)
 8001456:	f001 f8c5 	bl	80025e4 <HAL_GPIO_ReadPin>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d002      	beq.n	8001466 <HAL_GPIO_EXTI_Callback+0x306>
		{
			pressed_key = 'D';
 8001460:	4b38      	ldr	r3, [pc, #224]	; (8001544 <HAL_GPIO_EXTI_Callback+0x3e4>)
 8001462:	2244      	movs	r2, #68	; 0x44
 8001464:	701a      	strb	r2, [r3, #0]
		}

		  HAL_GPIO_WritePin(ROW_1_GPIO_Port, ROW_1_Pin, 1);
 8001466:	2201      	movs	r2, #1
 8001468:	2140      	movs	r1, #64	; 0x40
 800146a:	4837      	ldr	r0, [pc, #220]	; (8001548 <HAL_GPIO_EXTI_Callback+0x3e8>)
 800146c:	f001 f8d2 	bl	8002614 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(ROW_2_GPIO_Port, ROW_2_Pin, 1);
 8001470:	2201      	movs	r2, #1
 8001472:	2180      	movs	r1, #128	; 0x80
 8001474:	4834      	ldr	r0, [pc, #208]	; (8001548 <HAL_GPIO_EXTI_Callback+0x3e8>)
 8001476:	f001 f8cd 	bl	8002614 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(ROW_3_GPIO_Port, ROW_3_Pin, 1);
 800147a:	2201      	movs	r2, #1
 800147c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001480:	4831      	ldr	r0, [pc, #196]	; (8001548 <HAL_GPIO_EXTI_Callback+0x3e8>)
 8001482:	f001 f8c7 	bl	8002614 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(ROW_4_GPIO_Port, ROW_4_Pin, 1);
 8001486:	2201      	movs	r2, #1
 8001488:	f44f 7100 	mov.w	r1, #512	; 0x200
 800148c:	482e      	ldr	r0, [pc, #184]	; (8001548 <HAL_GPIO_EXTI_Callback+0x3e8>)
 800148e:	f001 f8c1 	bl	8002614 <HAL_GPIO_WritePin>
		  GPIO_InitStructPrivate.Mode = GPIO_MODE_IT_RISING;
 8001492:	4b2e      	ldr	r3, [pc, #184]	; (800154c <HAL_GPIO_EXTI_Callback+0x3ec>)
 8001494:	f44f 1288 	mov.w	r2, #1114112	; 0x110000
 8001498:	605a      	str	r2, [r3, #4]
		  GPIO_InitStructPrivate.Pull = GPIO_PULLDOWN;
 800149a:	4b2c      	ldr	r3, [pc, #176]	; (800154c <HAL_GPIO_EXTI_Callback+0x3ec>)
 800149c:	2202      	movs	r2, #2
 800149e:	609a      	str	r2, [r3, #8]
		  HAL_GPIO_Init(COL_1_GPIO_Port, &GPIO_InitStructPrivate);
 80014a0:	492a      	ldr	r1, [pc, #168]	; (800154c <HAL_GPIO_EXTI_Callback+0x3ec>)
 80014a2:	4827      	ldr	r0, [pc, #156]	; (8001540 <HAL_GPIO_EXTI_Callback+0x3e0>)
 80014a4:	f000 fef4 	bl	8002290 <HAL_GPIO_Init>

		  if((pressed_key == '1'|| pressed_key == '2'|| pressed_key == '3'|| pressed_key == '4'|| pressed_key == '5'|| pressed_key == '6'|| pressed_key == '7'|| pressed_key == '8'|| pressed_key == '9'|| pressed_key == '0') && if_phone_number_set_latch == true)
 80014a8:	4b26      	ldr	r3, [pc, #152]	; (8001544 <HAL_GPIO_EXTI_Callback+0x3e4>)
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	b2db      	uxtb	r3, r3
 80014ae:	2b31      	cmp	r3, #49	; 0x31
 80014b0:	d02c      	beq.n	800150c <HAL_GPIO_EXTI_Callback+0x3ac>
 80014b2:	4b24      	ldr	r3, [pc, #144]	; (8001544 <HAL_GPIO_EXTI_Callback+0x3e4>)
 80014b4:	781b      	ldrb	r3, [r3, #0]
 80014b6:	b2db      	uxtb	r3, r3
 80014b8:	2b32      	cmp	r3, #50	; 0x32
 80014ba:	d027      	beq.n	800150c <HAL_GPIO_EXTI_Callback+0x3ac>
 80014bc:	4b21      	ldr	r3, [pc, #132]	; (8001544 <HAL_GPIO_EXTI_Callback+0x3e4>)
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	2b33      	cmp	r3, #51	; 0x33
 80014c4:	d022      	beq.n	800150c <HAL_GPIO_EXTI_Callback+0x3ac>
 80014c6:	4b1f      	ldr	r3, [pc, #124]	; (8001544 <HAL_GPIO_EXTI_Callback+0x3e4>)
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	2b34      	cmp	r3, #52	; 0x34
 80014ce:	d01d      	beq.n	800150c <HAL_GPIO_EXTI_Callback+0x3ac>
 80014d0:	4b1c      	ldr	r3, [pc, #112]	; (8001544 <HAL_GPIO_EXTI_Callback+0x3e4>)
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	2b35      	cmp	r3, #53	; 0x35
 80014d8:	d018      	beq.n	800150c <HAL_GPIO_EXTI_Callback+0x3ac>
 80014da:	4b1a      	ldr	r3, [pc, #104]	; (8001544 <HAL_GPIO_EXTI_Callback+0x3e4>)
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	2b36      	cmp	r3, #54	; 0x36
 80014e2:	d013      	beq.n	800150c <HAL_GPIO_EXTI_Callback+0x3ac>
 80014e4:	4b17      	ldr	r3, [pc, #92]	; (8001544 <HAL_GPIO_EXTI_Callback+0x3e4>)
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	2b37      	cmp	r3, #55	; 0x37
 80014ec:	d00e      	beq.n	800150c <HAL_GPIO_EXTI_Callback+0x3ac>
 80014ee:	4b15      	ldr	r3, [pc, #84]	; (8001544 <HAL_GPIO_EXTI_Callback+0x3e4>)
 80014f0:	781b      	ldrb	r3, [r3, #0]
 80014f2:	b2db      	uxtb	r3, r3
 80014f4:	2b38      	cmp	r3, #56	; 0x38
 80014f6:	d009      	beq.n	800150c <HAL_GPIO_EXTI_Callback+0x3ac>
 80014f8:	4b12      	ldr	r3, [pc, #72]	; (8001544 <HAL_GPIO_EXTI_Callback+0x3e4>)
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	b2db      	uxtb	r3, r3
 80014fe:	2b39      	cmp	r3, #57	; 0x39
 8001500:	d004      	beq.n	800150c <HAL_GPIO_EXTI_Callback+0x3ac>
 8001502:	4b10      	ldr	r3, [pc, #64]	; (8001544 <HAL_GPIO_EXTI_Callback+0x3e4>)
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	b2db      	uxtb	r3, r3
 8001508:	2b30      	cmp	r3, #48	; 0x30
 800150a:	d110      	bne.n	800152e <HAL_GPIO_EXTI_Callback+0x3ce>
 800150c:	4b10      	ldr	r3, [pc, #64]	; (8001550 <HAL_GPIO_EXTI_Callback+0x3f0>)
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	2b00      	cmp	r3, #0
 8001512:	d00c      	beq.n	800152e <HAL_GPIO_EXTI_Callback+0x3ce>
		  		  {
		  			  char pressed_digit = pressed_key;
 8001514:	4b0b      	ldr	r3, [pc, #44]	; (8001544 <HAL_GPIO_EXTI_Callback+0x3e4>)
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	73fb      	strb	r3, [r7, #15]
		  			  add_digit(pressed_digit);
 800151a:	7bfb      	ldrb	r3, [r7, #15]
 800151c:	4618      	mov	r0, r3
 800151e:	f000 f81f 	bl	8001560 <add_digit>
		  			  pressed_key = '\0';
 8001522:	4b08      	ldr	r3, [pc, #32]	; (8001544 <HAL_GPIO_EXTI_Callback+0x3e4>)
 8001524:	2200      	movs	r2, #0
 8001526:	701a      	strb	r2, [r3, #0]
		  			  if_key_pressed = true;
 8001528:	4b0a      	ldr	r3, [pc, #40]	; (8001554 <HAL_GPIO_EXTI_Callback+0x3f4>)
 800152a:	2201      	movs	r2, #1
 800152c:	701a      	strb	r2, [r3, #0]
		  		  }

		  previousMillis = currentMillis;
 800152e:	4b0a      	ldr	r3, [pc, #40]	; (8001558 <HAL_GPIO_EXTI_Callback+0x3f8>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	4a0a      	ldr	r2, [pc, #40]	; (800155c <HAL_GPIO_EXTI_Callback+0x3fc>)
 8001534:	6013      	str	r3, [r2, #0]

	}
}
 8001536:	bf00      	nop
 8001538:	3710      	adds	r7, #16
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	48000400 	.word	0x48000400
 8001544:	20000320 	.word	0x20000320
 8001548:	48000800 	.word	0x48000800
 800154c:	20000304 	.word	0x20000304
 8001550:	200002de 	.word	0x200002de
 8001554:	200002df 	.word	0x200002df
 8001558:	2000031c 	.word	0x2000031c
 800155c:	20000318 	.word	0x20000318

08001560 <add_digit>:

int current_index = 0;

void add_digit(char digit)
{
 8001560:	b480      	push	{r7}
 8001562:	b083      	sub	sp, #12
 8001564:	af00      	add	r7, sp, #0
 8001566:	4603      	mov	r3, r0
 8001568:	71fb      	strb	r3, [r7, #7]
	if(current_index < BUFFER_SIZE - 1)
 800156a:	4b0b      	ldr	r3, [pc, #44]	; (8001598 <add_digit+0x38>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	2b03      	cmp	r3, #3
 8001570:	dc0c      	bgt.n	800158c <add_digit+0x2c>
	{
		key_buffer[current_index++] = digit;
 8001572:	4b09      	ldr	r3, [pc, #36]	; (8001598 <add_digit+0x38>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	1c5a      	adds	r2, r3, #1
 8001578:	4907      	ldr	r1, [pc, #28]	; (8001598 <add_digit+0x38>)
 800157a:	600a      	str	r2, [r1, #0]
 800157c:	4907      	ldr	r1, [pc, #28]	; (800159c <add_digit+0x3c>)
 800157e:	79fa      	ldrb	r2, [r7, #7]
 8001580:	54ca      	strb	r2, [r1, r3]
		key_buffer[current_index] = '\0';
 8001582:	4b05      	ldr	r3, [pc, #20]	; (8001598 <add_digit+0x38>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	4a05      	ldr	r2, [pc, #20]	; (800159c <add_digit+0x3c>)
 8001588:	2100      	movs	r1, #0
 800158a:	54d1      	strb	r1, [r2, r3]
	}
}
 800158c:	bf00      	nop
 800158e:	370c      	adds	r7, #12
 8001590:	46bd      	mov	sp, r7
 8001592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001596:	4770      	bx	lr
 8001598:	20000324 	.word	0x20000324
 800159c:	200002f8 	.word	0x200002f8

080015a0 <reset_buffer>:

void reset_buffer()
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	af00      	add	r7, sp, #0
	memset(key_buffer, 0, BUFFER_SIZE);
 80015a4:	2205      	movs	r2, #5
 80015a6:	2100      	movs	r1, #0
 80015a8:	4803      	ldr	r0, [pc, #12]	; (80015b8 <reset_buffer+0x18>)
 80015aa:	f004 feb7 	bl	800631c <memset>
	current_index = 0;
 80015ae:	4b03      	ldr	r3, [pc, #12]	; (80015bc <reset_buffer+0x1c>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	601a      	str	r2, [r3, #0]
}
 80015b4:	bf00      	nop
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	200002f8 	.word	0x200002f8
 80015bc:	20000324 	.word	0x20000324

080015c0 <delay>:

void delay(uint32_t iterations)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b083      	sub	sp, #12
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
	while(iterations-- > 0)
 80015c8:	e000      	b.n	80015cc <delay+0xc>
	{
		__NOP();
 80015ca:	bf00      	nop
	while(iterations-- > 0)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	1e5a      	subs	r2, r3, #1
 80015d0:	607a      	str	r2, [r7, #4]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d1f9      	bne.n	80015ca <delay+0xa>
	}
}
 80015d6:	bf00      	nop
 80015d8:	bf00      	nop
 80015da:	370c      	adds	r7, #12
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr

080015e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015e8:	f000 fc29 	bl	8001e3e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015ec:	f000 f87c 	bl	80016e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015f0:	f7ff f9ea 	bl	80009c8 <MX_GPIO_Init>
  MX_RNG_Init();
 80015f4:	f000 f8e0 	bl	80017b8 <MX_RNG_Init>
  MX_RTC_Init();
 80015f8:	f000 f93e 	bl	8001878 <MX_RTC_Init>
  MX_USART1_UART_Init();
 80015fc:	f000 fa68 	bl	8001ad0 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001600:	f000 fa96 	bl	8001b30 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001604:	f000 fac4 	bl	8001b90 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8001608:	f7ff fa5c 	bl	8000ac4 <MX_I2C1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  lcd_init();
 800160c:	f7ff f845 	bl	800069a <lcd_init>
  send_AT_init();
 8001610:	f7ff fd5e 	bl	80010d0 <send_AT_init>

  lcd_backlight(1);
 8001614:	2001      	movs	r0, #1
 8001616:	f7ff f8b3 	bl	8000780 <lcd_backlight>
  lcd_clear();
 800161a:	f7ff f8a7 	bl	800076c <lcd_clear>

  memset(key_buffer, '\0', BUFFER_SIZE);
 800161e:	2205      	movs	r2, #5
 8001620:	2100      	movs	r1, #0
 8001622:	4826      	ldr	r0, [pc, #152]	; (80016bc <main+0xd8>)
 8001624:	f004 fe7a 	bl	800631c <memset>

  init_lcd_check_door();
 8001628:	f7ff f8c2 	bl	80007b0 <init_lcd_check_door>

  HAL_GPIO_WritePin(ROW_1_GPIO_Port, ROW_1_Pin, 1);
 800162c:	2201      	movs	r2, #1
 800162e:	2140      	movs	r1, #64	; 0x40
 8001630:	4823      	ldr	r0, [pc, #140]	; (80016c0 <main+0xdc>)
 8001632:	f000 ffef 	bl	8002614 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ROW_2_GPIO_Port, ROW_2_Pin, 1);
 8001636:	2201      	movs	r2, #1
 8001638:	2180      	movs	r1, #128	; 0x80
 800163a:	4821      	ldr	r0, [pc, #132]	; (80016c0 <main+0xdc>)
 800163c:	f000 ffea 	bl	8002614 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ROW_3_GPIO_Port, ROW_3_Pin, 1);
 8001640:	2201      	movs	r2, #1
 8001642:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001646:	481e      	ldr	r0, [pc, #120]	; (80016c0 <main+0xdc>)
 8001648:	f000 ffe4 	bl	8002614 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ROW_4_GPIO_Port, ROW_4_Pin, 1);
 800164c:	2201      	movs	r2, #1
 800164e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001652:	481b      	ldr	r0, [pc, #108]	; (80016c0 <main+0xdc>)
 8001654:	f000 ffde 	bl	8002614 <HAL_GPIO_WritePin>

  HAL_UART_Receive_IT(&huart2, &uart2_rx_buffer, 1);
 8001658:	2201      	movs	r2, #1
 800165a:	491a      	ldr	r1, [pc, #104]	; (80016c4 <main+0xe0>)
 800165c:	481a      	ldr	r0, [pc, #104]	; (80016c8 <main+0xe4>)
 800165e:	f003 fa9b 	bl	8004b98 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart1, &uart1_rx_buffer, 1);
 8001662:	2201      	movs	r2, #1
 8001664:	4919      	ldr	r1, [pc, #100]	; (80016cc <main+0xe8>)
 8001666:	481a      	ldr	r0, [pc, #104]	; (80016d0 <main+0xec>)
 8001668:	f003 fa96 	bl	8004b98 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart3, &uart3_rx_buffer, 1);
 800166c:	2201      	movs	r2, #1
 800166e:	4919      	ldr	r1, [pc, #100]	; (80016d4 <main+0xf0>)
 8001670:	4819      	ldr	r0, [pc, #100]	; (80016d8 <main+0xf4>)
 8001672:	f003 fa91 	bl	8004b98 <HAL_UART_Receive_IT>

  while (1)
  {
	  check_timeout_gsm();
 8001676:	f7ff fbfd 	bl	8000e74 <check_timeout_gsm>
	  lcd_check_door();
 800167a:	f7ff f8b5 	bl	80007e8 <lcd_check_door>
	  lcd_check_telephone(if_phone_number_set_latch);
 800167e:	4b17      	ldr	r3, [pc, #92]	; (80016dc <main+0xf8>)
 8001680:	781b      	ldrb	r3, [r3, #0]
 8001682:	4618      	mov	r0, r3
 8001684:	f7ff f8f8 	bl	8000878 <lcd_check_telephone>
	  if_key_pressed = lcd_display_key(key_buffer, if_key_pressed);
 8001688:	4b15      	ldr	r3, [pc, #84]	; (80016e0 <main+0xfc>)
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	4619      	mov	r1, r3
 800168e:	480b      	ldr	r0, [pc, #44]	; (80016bc <main+0xd8>)
 8001690:	f7ff f936 	bl	8000900 <lcd_display_key>
 8001694:	4603      	mov	r3, r0
 8001696:	461a      	mov	r2, r3
 8001698:	4b11      	ldr	r3, [pc, #68]	; (80016e0 <main+0xfc>)
 800169a:	701a      	strb	r2, [r3, #0]
	  lcd_check_key(key_buffer, access_key);
 800169c:	4911      	ldr	r1, [pc, #68]	; (80016e4 <main+0x100>)
 800169e:	4807      	ldr	r0, [pc, #28]	; (80016bc <main+0xd8>)
 80016a0:	f7ff f950 	bl	8000944 <lcd_check_key>
	  if(HAL_GPIO_ReadPin(USER_BUTTON_GPIO_Port, USER_BUTTON_Pin) == GPIO_PIN_RESET)
 80016a4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016a8:	4805      	ldr	r0, [pc, #20]	; (80016c0 <main+0xdc>)
 80016aa:	f000 ff9b 	bl	80025e4 <HAL_GPIO_ReadPin>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d1e0      	bne.n	8001676 <main+0x92>
	  {
		  reset_buffer();
 80016b4:	f7ff ff74 	bl	80015a0 <reset_buffer>
	  check_timeout_gsm();
 80016b8:	e7dd      	b.n	8001676 <main+0x92>
 80016ba:	bf00      	nop
 80016bc:	200002f8 	.word	0x200002f8
 80016c0:	48000800 	.word	0x48000800
 80016c4:	200002fd 	.word	0x200002fd
 80016c8:	20000434 	.word	0x20000434
 80016cc:	200002fe 	.word	0x200002fe
 80016d0:	200003ac 	.word	0x200003ac
 80016d4:	200002ff 	.word	0x200002ff
 80016d8:	200004bc 	.word	0x200004bc
 80016dc:	200002de 	.word	0x200002de
 80016e0:	200002df 	.word	0x200002df
 80016e4:	200002f0 	.word	0x200002f0

080016e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b096      	sub	sp, #88	; 0x58
 80016ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016ee:	f107 0314 	add.w	r3, r7, #20
 80016f2:	2244      	movs	r2, #68	; 0x44
 80016f4:	2100      	movs	r1, #0
 80016f6:	4618      	mov	r0, r3
 80016f8:	f004 fe10 	bl	800631c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016fc:	463b      	mov	r3, r7
 80016fe:	2200      	movs	r2, #0
 8001700:	601a      	str	r2, [r3, #0]
 8001702:	605a      	str	r2, [r3, #4]
 8001704:	609a      	str	r2, [r3, #8]
 8001706:	60da      	str	r2, [r3, #12]
 8001708:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800170a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800170e:	f001 fc2b 	bl	8002f68 <HAL_PWREx_ControlVoltageScaling>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d001      	beq.n	800171c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001718:	f000 f848 	bl	80017ac <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800171c:	f001 fc06 	bl	8002f2c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001720:	4b21      	ldr	r3, [pc, #132]	; (80017a8 <SystemClock_Config+0xc0>)
 8001722:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001726:	4a20      	ldr	r2, [pc, #128]	; (80017a8 <SystemClock_Config+0xc0>)
 8001728:	f023 0318 	bic.w	r3, r3, #24
 800172c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001730:	2314      	movs	r3, #20
 8001732:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001734:	2301      	movs	r3, #1
 8001736:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001738:	2301      	movs	r3, #1
 800173a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800173c:	2300      	movs	r3, #0
 800173e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001740:	2360      	movs	r3, #96	; 0x60
 8001742:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001744:	2302      	movs	r3, #2
 8001746:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001748:	2301      	movs	r3, #1
 800174a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800174c:	2301      	movs	r3, #1
 800174e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001750:	2328      	movs	r3, #40	; 0x28
 8001752:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001754:	2307      	movs	r3, #7
 8001756:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001758:	2302      	movs	r3, #2
 800175a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800175c:	2302      	movs	r3, #2
 800175e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001760:	f107 0314 	add.w	r3, r7, #20
 8001764:	4618      	mov	r0, r3
 8001766:	f001 fc55 	bl	8003014 <HAL_RCC_OscConfig>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d001      	beq.n	8001774 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001770:	f000 f81c 	bl	80017ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001774:	230f      	movs	r3, #15
 8001776:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001778:	2303      	movs	r3, #3
 800177a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800177c:	2300      	movs	r3, #0
 800177e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001780:	2300      	movs	r3, #0
 8001782:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001784:	2300      	movs	r3, #0
 8001786:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001788:	463b      	mov	r3, r7
 800178a:	2104      	movs	r1, #4
 800178c:	4618      	mov	r0, r3
 800178e:	f002 f81d 	bl	80037cc <HAL_RCC_ClockConfig>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001798:	f000 f808 	bl	80017ac <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800179c:	f002 fd24 	bl	80041e8 <HAL_RCCEx_EnableMSIPLLMode>
}
 80017a0:	bf00      	nop
 80017a2:	3758      	adds	r7, #88	; 0x58
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	40021000 	.word	0x40021000

080017ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017b0:	b672      	cpsid	i
}
 80017b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017b4:	e7fe      	b.n	80017b4 <Error_Handler+0x8>
	...

080017b8 <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 80017bc:	4b06      	ldr	r3, [pc, #24]	; (80017d8 <MX_RNG_Init+0x20>)
 80017be:	4a07      	ldr	r2, [pc, #28]	; (80017dc <MX_RNG_Init+0x24>)
 80017c0:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 80017c2:	4805      	ldr	r0, [pc, #20]	; (80017d8 <MX_RNG_Init+0x20>)
 80017c4:	f002 fef2 	bl	80045ac <HAL_RNG_Init>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d001      	beq.n	80017d2 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 80017ce:	f7ff ffed 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 80017d2:	bf00      	nop
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	20000374 	.word	0x20000374
 80017dc:	50060800 	.word	0x50060800

080017e0 <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b0a6      	sub	sp, #152	; 0x98
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017e8:	f107 0310 	add.w	r3, r7, #16
 80017ec:	2288      	movs	r2, #136	; 0x88
 80017ee:	2100      	movs	r1, #0
 80017f0:	4618      	mov	r0, r3
 80017f2:	f004 fd93 	bl	800631c <memset>
  if(rngHandle->Instance==RNG)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4a1d      	ldr	r2, [pc, #116]	; (8001870 <HAL_RNG_MspInit+0x90>)
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d133      	bne.n	8001868 <HAL_RNG_MspInit+0x88>

  /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 8001800:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001804:	613b      	str	r3, [r7, #16]
    PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_PLLSAI1;
 8001806:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800180a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800180e:	2301      	movs	r3, #1
 8001810:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001812:	2301      	movs	r3, #1
 8001814:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8001816:	2310      	movs	r3, #16
 8001818:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800181a:	2307      	movs	r3, #7
 800181c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800181e:	2302      	movs	r3, #2
 8001820:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001822:	2302      	movs	r3, #2
 8001824:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8001826:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800182a:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800182c:	f107 0310 	add.w	r3, r7, #16
 8001830:	4618      	mov	r0, r3
 8001832:	f002 f9ef 	bl	8003c14 <HAL_RCCEx_PeriphCLKConfig>
 8001836:	4603      	mov	r3, r0
 8001838:	2b00      	cmp	r3, #0
 800183a:	d001      	beq.n	8001840 <HAL_RNG_MspInit+0x60>
    {
      Error_Handler();
 800183c:	f7ff ffb6 	bl	80017ac <Error_Handler>
    }

    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8001840:	4b0c      	ldr	r3, [pc, #48]	; (8001874 <HAL_RNG_MspInit+0x94>)
 8001842:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001844:	4a0b      	ldr	r2, [pc, #44]	; (8001874 <HAL_RNG_MspInit+0x94>)
 8001846:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800184a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800184c:	4b09      	ldr	r3, [pc, #36]	; (8001874 <HAL_RNG_MspInit+0x94>)
 800184e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001850:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001854:	60fb      	str	r3, [r7, #12]
 8001856:	68fb      	ldr	r3, [r7, #12]

    /* RNG interrupt Init */
    HAL_NVIC_SetPriority(RNG_IRQn, 2, 0);
 8001858:	2200      	movs	r2, #0
 800185a:	2102      	movs	r1, #2
 800185c:	2050      	movs	r0, #80	; 0x50
 800185e:	f000 fc62 	bl	8002126 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RNG_IRQn);
 8001862:	2050      	movs	r0, #80	; 0x50
 8001864:	f000 fc7b 	bl	800215e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 8001868:	bf00      	nop
 800186a:	3798      	adds	r7, #152	; 0x98
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	50060800 	.word	0x50060800
 8001874:	40021000 	.word	0x40021000

08001878 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800187c:	4b10      	ldr	r3, [pc, #64]	; (80018c0 <MX_RTC_Init+0x48>)
 800187e:	4a11      	ldr	r2, [pc, #68]	; (80018c4 <MX_RTC_Init+0x4c>)
 8001880:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001882:	4b0f      	ldr	r3, [pc, #60]	; (80018c0 <MX_RTC_Init+0x48>)
 8001884:	2200      	movs	r2, #0
 8001886:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001888:	4b0d      	ldr	r3, [pc, #52]	; (80018c0 <MX_RTC_Init+0x48>)
 800188a:	227f      	movs	r2, #127	; 0x7f
 800188c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800188e:	4b0c      	ldr	r3, [pc, #48]	; (80018c0 <MX_RTC_Init+0x48>)
 8001890:	22ff      	movs	r2, #255	; 0xff
 8001892:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001894:	4b0a      	ldr	r3, [pc, #40]	; (80018c0 <MX_RTC_Init+0x48>)
 8001896:	2200      	movs	r2, #0
 8001898:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800189a:	4b09      	ldr	r3, [pc, #36]	; (80018c0 <MX_RTC_Init+0x48>)
 800189c:	2200      	movs	r2, #0
 800189e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80018a0:	4b07      	ldr	r3, [pc, #28]	; (80018c0 <MX_RTC_Init+0x48>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80018a6:	4b06      	ldr	r3, [pc, #24]	; (80018c0 <MX_RTC_Init+0x48>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80018ac:	4804      	ldr	r0, [pc, #16]	; (80018c0 <MX_RTC_Init+0x48>)
 80018ae:	f002 ffa9 	bl	8004804 <HAL_RTC_Init>
 80018b2:	4603      	mov	r3, r0
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d001      	beq.n	80018bc <MX_RTC_Init+0x44>
  {
    Error_Handler();
 80018b8:	f7ff ff78 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80018bc:	bf00      	nop
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	20000384 	.word	0x20000384
 80018c4:	40002800 	.word	0x40002800

080018c8 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b0a4      	sub	sp, #144	; 0x90
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018d0:	f107 0308 	add.w	r3, r7, #8
 80018d4:	2288      	movs	r2, #136	; 0x88
 80018d6:	2100      	movs	r1, #0
 80018d8:	4618      	mov	r0, r3
 80018da:	f004 fd1f 	bl	800631c <memset>
  if(rtcHandle->Instance==RTC)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4a10      	ldr	r2, [pc, #64]	; (8001924 <HAL_RTC_MspInit+0x5c>)
 80018e4:	4293      	cmp	r3, r2
 80018e6:	d118      	bne.n	800191a <HAL_RTC_MspInit+0x52>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80018e8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80018ec:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80018ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018f2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018f6:	f107 0308 	add.w	r3, r7, #8
 80018fa:	4618      	mov	r0, r3
 80018fc:	f002 f98a 	bl	8003c14 <HAL_RCCEx_PeriphCLKConfig>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d001      	beq.n	800190a <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8001906:	f7ff ff51 	bl	80017ac <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800190a:	4b07      	ldr	r3, [pc, #28]	; (8001928 <HAL_RTC_MspInit+0x60>)
 800190c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001910:	4a05      	ldr	r2, [pc, #20]	; (8001928 <HAL_RTC_MspInit+0x60>)
 8001912:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001916:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 800191a:	bf00      	nop
 800191c:	3790      	adds	r7, #144	; 0x90
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	40002800 	.word	0x40002800
 8001928:	40021000 	.word	0x40021000

0800192c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800192c:	b480      	push	{r7}
 800192e:	b083      	sub	sp, #12
 8001930:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001932:	4b0f      	ldr	r3, [pc, #60]	; (8001970 <HAL_MspInit+0x44>)
 8001934:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001936:	4a0e      	ldr	r2, [pc, #56]	; (8001970 <HAL_MspInit+0x44>)
 8001938:	f043 0301 	orr.w	r3, r3, #1
 800193c:	6613      	str	r3, [r2, #96]	; 0x60
 800193e:	4b0c      	ldr	r3, [pc, #48]	; (8001970 <HAL_MspInit+0x44>)
 8001940:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001942:	f003 0301 	and.w	r3, r3, #1
 8001946:	607b      	str	r3, [r7, #4]
 8001948:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800194a:	4b09      	ldr	r3, [pc, #36]	; (8001970 <HAL_MspInit+0x44>)
 800194c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800194e:	4a08      	ldr	r2, [pc, #32]	; (8001970 <HAL_MspInit+0x44>)
 8001950:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001954:	6593      	str	r3, [r2, #88]	; 0x58
 8001956:	4b06      	ldr	r3, [pc, #24]	; (8001970 <HAL_MspInit+0x44>)
 8001958:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800195a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800195e:	603b      	str	r3, [r7, #0]
 8001960:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001962:	bf00      	nop
 8001964:	370c      	adds	r7, #12
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr
 800196e:	bf00      	nop
 8001970:	40021000 	.word	0x40021000

08001974 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001978:	e7fe      	b.n	8001978 <NMI_Handler+0x4>

0800197a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800197a:	b480      	push	{r7}
 800197c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800197e:	e7fe      	b.n	800197e <HardFault_Handler+0x4>

08001980 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001980:	b480      	push	{r7}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001984:	e7fe      	b.n	8001984 <MemManage_Handler+0x4>

08001986 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001986:	b480      	push	{r7}
 8001988:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800198a:	e7fe      	b.n	800198a <BusFault_Handler+0x4>

0800198c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001990:	e7fe      	b.n	8001990 <UsageFault_Handler+0x4>

08001992 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001992:	b480      	push	{r7}
 8001994:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001996:	bf00      	nop
 8001998:	46bd      	mov	sp, r7
 800199a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199e:	4770      	bx	lr

080019a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019a4:	bf00      	nop
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr

080019ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019ae:	b480      	push	{r7}
 80019b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019b2:	bf00      	nop
 80019b4:	46bd      	mov	sp, r7
 80019b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ba:	4770      	bx	lr

080019bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019c0:	f000 fa92 	bl	8001ee8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019c4:	bf00      	nop
 80019c6:	bd80      	pop	{r7, pc}

080019c8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80019cc:	4802      	ldr	r0, [pc, #8]	; (80019d8 <USART1_IRQHandler+0x10>)
 80019ce:	f003 f92f 	bl	8004c30 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80019d2:	bf00      	nop
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	200003ac 	.word	0x200003ac

080019dc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80019e0:	4802      	ldr	r0, [pc, #8]	; (80019ec <USART2_IRQHandler+0x10>)
 80019e2:	f003 f925 	bl	8004c30 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80019e6:	bf00      	nop
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	20000434 	.word	0x20000434

080019f0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80019f4:	4802      	ldr	r0, [pc, #8]	; (8001a00 <USART3_IRQHandler+0x10>)
 80019f6:	f003 f91b 	bl	8004c30 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80019fa:	bf00      	nop
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	200004bc 	.word	0x200004bc

08001a04 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(COL_1_Pin);
 8001a08:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001a0c:	f000 fe1a 	bl	8002644 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(COL_2_Pin);
 8001a10:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001a14:	f000 fe16 	bl	8002644 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(COL_3_Pin);
 8001a18:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001a1c:	f000 fe12 	bl	8002644 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(COL_4_Pin);
 8001a20:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001a24:	f000 fe0e 	bl	8002644 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001a28:	bf00      	nop
 8001a2a:	bd80      	pop	{r7, pc}

08001a2c <RNG_IRQHandler>:

/**
  * @brief This function handles RNG global interrupt.
  */
void RNG_IRQHandler(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RNG_IRQn 0 */

  /* USER CODE END RNG_IRQn 0 */
  HAL_RNG_IRQHandler(&hrng);
 8001a30:	4802      	ldr	r0, [pc, #8]	; (8001a3c <RNG_IRQHandler+0x10>)
 8001a32:	f002 fe68 	bl	8004706 <HAL_RNG_IRQHandler>
  /* USER CODE BEGIN RNG_IRQn 1 */

  /* USER CODE END RNG_IRQn 1 */
}
 8001a36:	bf00      	nop
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	20000374 	.word	0x20000374

08001a40 <_sbrk>:
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b086      	sub	sp, #24
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
 8001a48:	4a14      	ldr	r2, [pc, #80]	; (8001a9c <_sbrk+0x5c>)
 8001a4a:	4b15      	ldr	r3, [pc, #84]	; (8001aa0 <_sbrk+0x60>)
 8001a4c:	1ad3      	subs	r3, r2, r3
 8001a4e:	617b      	str	r3, [r7, #20]
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	613b      	str	r3, [r7, #16]
 8001a54:	4b13      	ldr	r3, [pc, #76]	; (8001aa4 <_sbrk+0x64>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d102      	bne.n	8001a62 <_sbrk+0x22>
 8001a5c:	4b11      	ldr	r3, [pc, #68]	; (8001aa4 <_sbrk+0x64>)
 8001a5e:	4a12      	ldr	r2, [pc, #72]	; (8001aa8 <_sbrk+0x68>)
 8001a60:	601a      	str	r2, [r3, #0]
 8001a62:	4b10      	ldr	r3, [pc, #64]	; (8001aa4 <_sbrk+0x64>)
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	4413      	add	r3, r2
 8001a6a:	693a      	ldr	r2, [r7, #16]
 8001a6c:	429a      	cmp	r2, r3
 8001a6e:	d207      	bcs.n	8001a80 <_sbrk+0x40>
 8001a70:	f004 fc82 	bl	8006378 <__errno>
 8001a74:	4603      	mov	r3, r0
 8001a76:	220c      	movs	r2, #12
 8001a78:	601a      	str	r2, [r3, #0]
 8001a7a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a7e:	e009      	b.n	8001a94 <_sbrk+0x54>
 8001a80:	4b08      	ldr	r3, [pc, #32]	; (8001aa4 <_sbrk+0x64>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	60fb      	str	r3, [r7, #12]
 8001a86:	4b07      	ldr	r3, [pc, #28]	; (8001aa4 <_sbrk+0x64>)
 8001a88:	681a      	ldr	r2, [r3, #0]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	4413      	add	r3, r2
 8001a8e:	4a05      	ldr	r2, [pc, #20]	; (8001aa4 <_sbrk+0x64>)
 8001a90:	6013      	str	r3, [r2, #0]
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	4618      	mov	r0, r3
 8001a96:	3718      	adds	r7, #24
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	20018000 	.word	0x20018000
 8001aa0:	00000400 	.word	0x00000400
 8001aa4:	200003a8 	.word	0x200003a8
 8001aa8:	20000690 	.word	0x20000690

08001aac <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001ab0:	4b06      	ldr	r3, [pc, #24]	; (8001acc <SystemInit+0x20>)
 8001ab2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ab6:	4a05      	ldr	r2, [pc, #20]	; (8001acc <SystemInit+0x20>)
 8001ab8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001abc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001ac0:	bf00      	nop
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr
 8001aca:	bf00      	nop
 8001acc:	e000ed00 	.word	0xe000ed00

08001ad0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001ad4:	4b14      	ldr	r3, [pc, #80]	; (8001b28 <MX_USART1_UART_Init+0x58>)
 8001ad6:	4a15      	ldr	r2, [pc, #84]	; (8001b2c <MX_USART1_UART_Init+0x5c>)
 8001ad8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001ada:	4b13      	ldr	r3, [pc, #76]	; (8001b28 <MX_USART1_UART_Init+0x58>)
 8001adc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ae0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001ae2:	4b11      	ldr	r3, [pc, #68]	; (8001b28 <MX_USART1_UART_Init+0x58>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ae8:	4b0f      	ldr	r3, [pc, #60]	; (8001b28 <MX_USART1_UART_Init+0x58>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001aee:	4b0e      	ldr	r3, [pc, #56]	; (8001b28 <MX_USART1_UART_Init+0x58>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001af4:	4b0c      	ldr	r3, [pc, #48]	; (8001b28 <MX_USART1_UART_Init+0x58>)
 8001af6:	220c      	movs	r2, #12
 8001af8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001afa:	4b0b      	ldr	r3, [pc, #44]	; (8001b28 <MX_USART1_UART_Init+0x58>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b00:	4b09      	ldr	r3, [pc, #36]	; (8001b28 <MX_USART1_UART_Init+0x58>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b06:	4b08      	ldr	r3, [pc, #32]	; (8001b28 <MX_USART1_UART_Init+0x58>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b0c:	4b06      	ldr	r3, [pc, #24]	; (8001b28 <MX_USART1_UART_Init+0x58>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b12:	4805      	ldr	r0, [pc, #20]	; (8001b28 <MX_USART1_UART_Init+0x58>)
 8001b14:	f002 ff94 	bl	8004a40 <HAL_UART_Init>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d001      	beq.n	8001b22 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001b1e:	f7ff fe45 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b22:	bf00      	nop
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	200003ac 	.word	0x200003ac
 8001b2c:	40013800 	.word	0x40013800

08001b30 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b34:	4b14      	ldr	r3, [pc, #80]	; (8001b88 <MX_USART2_UART_Init+0x58>)
 8001b36:	4a15      	ldr	r2, [pc, #84]	; (8001b8c <MX_USART2_UART_Init+0x5c>)
 8001b38:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b3a:	4b13      	ldr	r3, [pc, #76]	; (8001b88 <MX_USART2_UART_Init+0x58>)
 8001b3c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b40:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b42:	4b11      	ldr	r3, [pc, #68]	; (8001b88 <MX_USART2_UART_Init+0x58>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b48:	4b0f      	ldr	r3, [pc, #60]	; (8001b88 <MX_USART2_UART_Init+0x58>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b4e:	4b0e      	ldr	r3, [pc, #56]	; (8001b88 <MX_USART2_UART_Init+0x58>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b54:	4b0c      	ldr	r3, [pc, #48]	; (8001b88 <MX_USART2_UART_Init+0x58>)
 8001b56:	220c      	movs	r2, #12
 8001b58:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b5a:	4b0b      	ldr	r3, [pc, #44]	; (8001b88 <MX_USART2_UART_Init+0x58>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b60:	4b09      	ldr	r3, [pc, #36]	; (8001b88 <MX_USART2_UART_Init+0x58>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b66:	4b08      	ldr	r3, [pc, #32]	; (8001b88 <MX_USART2_UART_Init+0x58>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b6c:	4b06      	ldr	r3, [pc, #24]	; (8001b88 <MX_USART2_UART_Init+0x58>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b72:	4805      	ldr	r0, [pc, #20]	; (8001b88 <MX_USART2_UART_Init+0x58>)
 8001b74:	f002 ff64 	bl	8004a40 <HAL_UART_Init>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d001      	beq.n	8001b82 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001b7e:	f7ff fe15 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b82:	bf00      	nop
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	20000434 	.word	0x20000434
 8001b8c:	40004400 	.word	0x40004400

08001b90 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001b94:	4b14      	ldr	r3, [pc, #80]	; (8001be8 <MX_USART3_UART_Init+0x58>)
 8001b96:	4a15      	ldr	r2, [pc, #84]	; (8001bec <MX_USART3_UART_Init+0x5c>)
 8001b98:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001b9a:	4b13      	ldr	r3, [pc, #76]	; (8001be8 <MX_USART3_UART_Init+0x58>)
 8001b9c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001ba0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001ba2:	4b11      	ldr	r3, [pc, #68]	; (8001be8 <MX_USART3_UART_Init+0x58>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001ba8:	4b0f      	ldr	r3, [pc, #60]	; (8001be8 <MX_USART3_UART_Init+0x58>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001bae:	4b0e      	ldr	r3, [pc, #56]	; (8001be8 <MX_USART3_UART_Init+0x58>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001bb4:	4b0c      	ldr	r3, [pc, #48]	; (8001be8 <MX_USART3_UART_Init+0x58>)
 8001bb6:	220c      	movs	r2, #12
 8001bb8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bba:	4b0b      	ldr	r3, [pc, #44]	; (8001be8 <MX_USART3_UART_Init+0x58>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bc0:	4b09      	ldr	r3, [pc, #36]	; (8001be8 <MX_USART3_UART_Init+0x58>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001bc6:	4b08      	ldr	r3, [pc, #32]	; (8001be8 <MX_USART3_UART_Init+0x58>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001bcc:	4b06      	ldr	r3, [pc, #24]	; (8001be8 <MX_USART3_UART_Init+0x58>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001bd2:	4805      	ldr	r0, [pc, #20]	; (8001be8 <MX_USART3_UART_Init+0x58>)
 8001bd4:	f002 ff34 	bl	8004a40 <HAL_UART_Init>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d001      	beq.n	8001be2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001bde:	f7ff fde5 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001be2:	bf00      	nop
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	200004bc 	.word	0x200004bc
 8001bec:	40004800 	.word	0x40004800

08001bf0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b0b0      	sub	sp, #192	; 0xc0
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bf8:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	601a      	str	r2, [r3, #0]
 8001c00:	605a      	str	r2, [r3, #4]
 8001c02:	609a      	str	r2, [r3, #8]
 8001c04:	60da      	str	r2, [r3, #12]
 8001c06:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c0c:	2288      	movs	r2, #136	; 0x88
 8001c0e:	2100      	movs	r1, #0
 8001c10:	4618      	mov	r0, r3
 8001c12:	f004 fb83 	bl	800631c <memset>
  if(uartHandle->Instance==USART1)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4a6f      	ldr	r2, [pc, #444]	; (8001dd8 <HAL_UART_MspInit+0x1e8>)
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	d145      	bne.n	8001cac <HAL_UART_MspInit+0xbc>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001c20:	2301      	movs	r3, #1
 8001c22:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001c24:	2300      	movs	r3, #0
 8001c26:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f001 fff1 	bl	8003c14 <HAL_RCCEx_PeriphCLKConfig>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d001      	beq.n	8001c3c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001c38:	f7ff fdb8 	bl	80017ac <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c3c:	4b67      	ldr	r3, [pc, #412]	; (8001ddc <HAL_UART_MspInit+0x1ec>)
 8001c3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c40:	4a66      	ldr	r2, [pc, #408]	; (8001ddc <HAL_UART_MspInit+0x1ec>)
 8001c42:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c46:	6613      	str	r3, [r2, #96]	; 0x60
 8001c48:	4b64      	ldr	r3, [pc, #400]	; (8001ddc <HAL_UART_MspInit+0x1ec>)
 8001c4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c4c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c50:	623b      	str	r3, [r7, #32]
 8001c52:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c54:	4b61      	ldr	r3, [pc, #388]	; (8001ddc <HAL_UART_MspInit+0x1ec>)
 8001c56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c58:	4a60      	ldr	r2, [pc, #384]	; (8001ddc <HAL_UART_MspInit+0x1ec>)
 8001c5a:	f043 0301 	orr.w	r3, r3, #1
 8001c5e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c60:	4b5e      	ldr	r3, [pc, #376]	; (8001ddc <HAL_UART_MspInit+0x1ec>)
 8001c62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c64:	f003 0301 	and.w	r3, r3, #1
 8001c68:	61fb      	str	r3, [r7, #28]
 8001c6a:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001c6c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001c70:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c74:	2302      	movs	r3, #2
 8001c76:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c80:	2303      	movs	r3, #3
 8001c82:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001c86:	2307      	movs	r3, #7
 8001c88:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c8c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001c90:	4619      	mov	r1, r3
 8001c92:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c96:	f000 fafb 	bl	8002290 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 8, 0);
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	2108      	movs	r1, #8
 8001c9e:	2025      	movs	r0, #37	; 0x25
 8001ca0:	f000 fa41 	bl	8002126 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001ca4:	2025      	movs	r0, #37	; 0x25
 8001ca6:	f000 fa5a 	bl	800215e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001caa:	e091      	b.n	8001dd0 <HAL_UART_MspInit+0x1e0>
  else if(uartHandle->Instance==USART2)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4a4b      	ldr	r2, [pc, #300]	; (8001de0 <HAL_UART_MspInit+0x1f0>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d144      	bne.n	8001d40 <HAL_UART_MspInit+0x150>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001cb6:	2302      	movs	r3, #2
 8001cb8:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001cbe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f001 ffa6 	bl	8003c14 <HAL_RCCEx_PeriphCLKConfig>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d001      	beq.n	8001cd2 <HAL_UART_MspInit+0xe2>
      Error_Handler();
 8001cce:	f7ff fd6d 	bl	80017ac <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001cd2:	4b42      	ldr	r3, [pc, #264]	; (8001ddc <HAL_UART_MspInit+0x1ec>)
 8001cd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cd6:	4a41      	ldr	r2, [pc, #260]	; (8001ddc <HAL_UART_MspInit+0x1ec>)
 8001cd8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cdc:	6593      	str	r3, [r2, #88]	; 0x58
 8001cde:	4b3f      	ldr	r3, [pc, #252]	; (8001ddc <HAL_UART_MspInit+0x1ec>)
 8001ce0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ce2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ce6:	61bb      	str	r3, [r7, #24]
 8001ce8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cea:	4b3c      	ldr	r3, [pc, #240]	; (8001ddc <HAL_UART_MspInit+0x1ec>)
 8001cec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cee:	4a3b      	ldr	r2, [pc, #236]	; (8001ddc <HAL_UART_MspInit+0x1ec>)
 8001cf0:	f043 0301 	orr.w	r3, r3, #1
 8001cf4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001cf6:	4b39      	ldr	r3, [pc, #228]	; (8001ddc <HAL_UART_MspInit+0x1ec>)
 8001cf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cfa:	f003 0301 	and.w	r3, r3, #1
 8001cfe:	617b      	str	r3, [r7, #20]
 8001d00:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001d02:	230c      	movs	r3, #12
 8001d04:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d08:	2302      	movs	r3, #2
 8001d0a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d14:	2303      	movs	r3, #3
 8001d16:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d1a:	2307      	movs	r3, #7
 8001d1c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d20:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001d24:	4619      	mov	r1, r3
 8001d26:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d2a:	f000 fab1 	bl	8002290 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 10, 0);
 8001d2e:	2200      	movs	r2, #0
 8001d30:	210a      	movs	r1, #10
 8001d32:	2026      	movs	r0, #38	; 0x26
 8001d34:	f000 f9f7 	bl	8002126 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001d38:	2026      	movs	r0, #38	; 0x26
 8001d3a:	f000 fa10 	bl	800215e <HAL_NVIC_EnableIRQ>
}
 8001d3e:	e047      	b.n	8001dd0 <HAL_UART_MspInit+0x1e0>
  else if(uartHandle->Instance==USART3)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a27      	ldr	r2, [pc, #156]	; (8001de4 <HAL_UART_MspInit+0x1f4>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d142      	bne.n	8001dd0 <HAL_UART_MspInit+0x1e0>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001d4a:	2304      	movs	r3, #4
 8001d4c:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d56:	4618      	mov	r0, r3
 8001d58:	f001 ff5c 	bl	8003c14 <HAL_RCCEx_PeriphCLKConfig>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d001      	beq.n	8001d66 <HAL_UART_MspInit+0x176>
      Error_Handler();
 8001d62:	f7ff fd23 	bl	80017ac <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001d66:	4b1d      	ldr	r3, [pc, #116]	; (8001ddc <HAL_UART_MspInit+0x1ec>)
 8001d68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d6a:	4a1c      	ldr	r2, [pc, #112]	; (8001ddc <HAL_UART_MspInit+0x1ec>)
 8001d6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d70:	6593      	str	r3, [r2, #88]	; 0x58
 8001d72:	4b1a      	ldr	r3, [pc, #104]	; (8001ddc <HAL_UART_MspInit+0x1ec>)
 8001d74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d76:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d7a:	613b      	str	r3, [r7, #16]
 8001d7c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d7e:	4b17      	ldr	r3, [pc, #92]	; (8001ddc <HAL_UART_MspInit+0x1ec>)
 8001d80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d82:	4a16      	ldr	r2, [pc, #88]	; (8001ddc <HAL_UART_MspInit+0x1ec>)
 8001d84:	f043 0304 	orr.w	r3, r3, #4
 8001d88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d8a:	4b14      	ldr	r3, [pc, #80]	; (8001ddc <HAL_UART_MspInit+0x1ec>)
 8001d8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d8e:	f003 0304 	and.w	r3, r3, #4
 8001d92:	60fb      	str	r3, [r7, #12]
 8001d94:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001d96:	2330      	movs	r3, #48	; 0x30
 8001d98:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d9c:	2302      	movs	r3, #2
 8001d9e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da2:	2300      	movs	r3, #0
 8001da4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001da8:	2303      	movs	r3, #3
 8001daa:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001dae:	2307      	movs	r3, #7
 8001db0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001db4:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001db8:	4619      	mov	r1, r3
 8001dba:	480b      	ldr	r0, [pc, #44]	; (8001de8 <HAL_UART_MspInit+0x1f8>)
 8001dbc:	f000 fa68 	bl	8002290 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 8, 0);
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	2108      	movs	r1, #8
 8001dc4:	2027      	movs	r0, #39	; 0x27
 8001dc6:	f000 f9ae 	bl	8002126 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001dca:	2027      	movs	r0, #39	; 0x27
 8001dcc:	f000 f9c7 	bl	800215e <HAL_NVIC_EnableIRQ>
}
 8001dd0:	bf00      	nop
 8001dd2:	37c0      	adds	r7, #192	; 0xc0
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	40013800 	.word	0x40013800
 8001ddc:	40021000 	.word	0x40021000
 8001de0:	40004400 	.word	0x40004400
 8001de4:	40004800 	.word	0x40004800
 8001de8:	48000800 	.word	0x48000800

08001dec <Reset_Handler>:
 8001dec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e24 <LoopForever+0x2>
 8001df0:	f7ff fe5c 	bl	8001aac <SystemInit>
 8001df4:	480c      	ldr	r0, [pc, #48]	; (8001e28 <LoopForever+0x6>)
 8001df6:	490d      	ldr	r1, [pc, #52]	; (8001e2c <LoopForever+0xa>)
 8001df8:	4a0d      	ldr	r2, [pc, #52]	; (8001e30 <LoopForever+0xe>)
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	e002      	b.n	8001e04 <LoopCopyDataInit>

08001dfe <CopyDataInit>:
 8001dfe:	58d4      	ldr	r4, [r2, r3]
 8001e00:	50c4      	str	r4, [r0, r3]
 8001e02:	3304      	adds	r3, #4

08001e04 <LoopCopyDataInit>:
 8001e04:	18c4      	adds	r4, r0, r3
 8001e06:	428c      	cmp	r4, r1
 8001e08:	d3f9      	bcc.n	8001dfe <CopyDataInit>
 8001e0a:	4a0a      	ldr	r2, [pc, #40]	; (8001e34 <LoopForever+0x12>)
 8001e0c:	4c0a      	ldr	r4, [pc, #40]	; (8001e38 <LoopForever+0x16>)
 8001e0e:	2300      	movs	r3, #0
 8001e10:	e001      	b.n	8001e16 <LoopFillZerobss>

08001e12 <FillZerobss>:
 8001e12:	6013      	str	r3, [r2, #0]
 8001e14:	3204      	adds	r2, #4

08001e16 <LoopFillZerobss>:
 8001e16:	42a2      	cmp	r2, r4
 8001e18:	d3fb      	bcc.n	8001e12 <FillZerobss>
 8001e1a:	f004 fab3 	bl	8006384 <__libc_init_array>
 8001e1e:	f7ff fbe1 	bl	80015e4 <main>

08001e22 <LoopForever>:
 8001e22:	e7fe      	b.n	8001e22 <LoopForever>
 8001e24:	20018000 	.word	0x20018000
 8001e28:	20000000 	.word	0x20000000
 8001e2c:	200000b0 	.word	0x200000b0
 8001e30:	08006dc8 	.word	0x08006dc8
 8001e34:	200000b0 	.word	0x200000b0
 8001e38:	20000690 	.word	0x20000690

08001e3c <ADC1_2_IRQHandler>:
 8001e3c:	e7fe      	b.n	8001e3c <ADC1_2_IRQHandler>

08001e3e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e3e:	b580      	push	{r7, lr}
 8001e40:	b082      	sub	sp, #8
 8001e42:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001e44:	2300      	movs	r3, #0
 8001e46:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e48:	2003      	movs	r0, #3
 8001e4a:	f000 f961 	bl	8002110 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e4e:	2000      	movs	r0, #0
 8001e50:	f000 f80e 	bl	8001e70 <HAL_InitTick>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d002      	beq.n	8001e60 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	71fb      	strb	r3, [r7, #7]
 8001e5e:	e001      	b.n	8001e64 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001e60:	f7ff fd64 	bl	800192c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001e64:	79fb      	ldrb	r3, [r7, #7]
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	3708      	adds	r7, #8
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
	...

08001e70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b084      	sub	sp, #16
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001e7c:	4b17      	ldr	r3, [pc, #92]	; (8001edc <HAL_InitTick+0x6c>)
 8001e7e:	781b      	ldrb	r3, [r3, #0]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d023      	beq.n	8001ecc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001e84:	4b16      	ldr	r3, [pc, #88]	; (8001ee0 <HAL_InitTick+0x70>)
 8001e86:	681a      	ldr	r2, [r3, #0]
 8001e88:	4b14      	ldr	r3, [pc, #80]	; (8001edc <HAL_InitTick+0x6c>)
 8001e8a:	781b      	ldrb	r3, [r3, #0]
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e92:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e96:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f000 f96d 	bl	800217a <HAL_SYSTICK_Config>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d10f      	bne.n	8001ec6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2b0f      	cmp	r3, #15
 8001eaa:	d809      	bhi.n	8001ec0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001eac:	2200      	movs	r2, #0
 8001eae:	6879      	ldr	r1, [r7, #4]
 8001eb0:	f04f 30ff 	mov.w	r0, #4294967295
 8001eb4:	f000 f937 	bl	8002126 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001eb8:	4a0a      	ldr	r2, [pc, #40]	; (8001ee4 <HAL_InitTick+0x74>)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6013      	str	r3, [r2, #0]
 8001ebe:	e007      	b.n	8001ed0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	73fb      	strb	r3, [r7, #15]
 8001ec4:	e004      	b.n	8001ed0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	73fb      	strb	r3, [r7, #15]
 8001eca:	e001      	b.n	8001ed0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001ecc:	2301      	movs	r3, #1
 8001ece:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001ed0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3710      	adds	r7, #16
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	2000005c 	.word	0x2000005c
 8001ee0:	20000054 	.word	0x20000054
 8001ee4:	20000058 	.word	0x20000058

08001ee8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001eec:	4b06      	ldr	r3, [pc, #24]	; (8001f08 <HAL_IncTick+0x20>)
 8001eee:	781b      	ldrb	r3, [r3, #0]
 8001ef0:	461a      	mov	r2, r3
 8001ef2:	4b06      	ldr	r3, [pc, #24]	; (8001f0c <HAL_IncTick+0x24>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4413      	add	r3, r2
 8001ef8:	4a04      	ldr	r2, [pc, #16]	; (8001f0c <HAL_IncTick+0x24>)
 8001efa:	6013      	str	r3, [r2, #0]
}
 8001efc:	bf00      	nop
 8001efe:	46bd      	mov	sp, r7
 8001f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f04:	4770      	bx	lr
 8001f06:	bf00      	nop
 8001f08:	2000005c 	.word	0x2000005c
 8001f0c:	20000544 	.word	0x20000544

08001f10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f10:	b480      	push	{r7}
 8001f12:	af00      	add	r7, sp, #0
  return uwTick;
 8001f14:	4b03      	ldr	r3, [pc, #12]	; (8001f24 <HAL_GetTick+0x14>)
 8001f16:	681b      	ldr	r3, [r3, #0]
}
 8001f18:	4618      	mov	r0, r3
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr
 8001f22:	bf00      	nop
 8001f24:	20000544 	.word	0x20000544

08001f28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b084      	sub	sp, #16
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f30:	f7ff ffee 	bl	8001f10 <HAL_GetTick>
 8001f34:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f40:	d005      	beq.n	8001f4e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001f42:	4b0a      	ldr	r3, [pc, #40]	; (8001f6c <HAL_Delay+0x44>)
 8001f44:	781b      	ldrb	r3, [r3, #0]
 8001f46:	461a      	mov	r2, r3
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	4413      	add	r3, r2
 8001f4c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f4e:	bf00      	nop
 8001f50:	f7ff ffde 	bl	8001f10 <HAL_GetTick>
 8001f54:	4602      	mov	r2, r0
 8001f56:	68bb      	ldr	r3, [r7, #8]
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	68fa      	ldr	r2, [r7, #12]
 8001f5c:	429a      	cmp	r2, r3
 8001f5e:	d8f7      	bhi.n	8001f50 <HAL_Delay+0x28>
  {
  }
}
 8001f60:	bf00      	nop
 8001f62:	bf00      	nop
 8001f64:	3710      	adds	r7, #16
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	2000005c 	.word	0x2000005c

08001f70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b085      	sub	sp, #20
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	f003 0307 	and.w	r3, r3, #7
 8001f7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f80:	4b0c      	ldr	r3, [pc, #48]	; (8001fb4 <__NVIC_SetPriorityGrouping+0x44>)
 8001f82:	68db      	ldr	r3, [r3, #12]
 8001f84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f86:	68ba      	ldr	r2, [r7, #8]
 8001f88:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f94:	68bb      	ldr	r3, [r7, #8]
 8001f96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f98:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001f9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001fa0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fa2:	4a04      	ldr	r2, [pc, #16]	; (8001fb4 <__NVIC_SetPriorityGrouping+0x44>)
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	60d3      	str	r3, [r2, #12]
}
 8001fa8:	bf00      	nop
 8001faa:	3714      	adds	r7, #20
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr
 8001fb4:	e000ed00 	.word	0xe000ed00

08001fb8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fbc:	4b04      	ldr	r3, [pc, #16]	; (8001fd0 <__NVIC_GetPriorityGrouping+0x18>)
 8001fbe:	68db      	ldr	r3, [r3, #12]
 8001fc0:	0a1b      	lsrs	r3, r3, #8
 8001fc2:	f003 0307 	and.w	r3, r3, #7
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr
 8001fd0:	e000ed00 	.word	0xe000ed00

08001fd4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b083      	sub	sp, #12
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	4603      	mov	r3, r0
 8001fdc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	db0b      	blt.n	8001ffe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fe6:	79fb      	ldrb	r3, [r7, #7]
 8001fe8:	f003 021f 	and.w	r2, r3, #31
 8001fec:	4907      	ldr	r1, [pc, #28]	; (800200c <__NVIC_EnableIRQ+0x38>)
 8001fee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ff2:	095b      	lsrs	r3, r3, #5
 8001ff4:	2001      	movs	r0, #1
 8001ff6:	fa00 f202 	lsl.w	r2, r0, r2
 8001ffa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001ffe:	bf00      	nop
 8002000:	370c      	adds	r7, #12
 8002002:	46bd      	mov	sp, r7
 8002004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002008:	4770      	bx	lr
 800200a:	bf00      	nop
 800200c:	e000e100 	.word	0xe000e100

08002010 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002010:	b480      	push	{r7}
 8002012:	b083      	sub	sp, #12
 8002014:	af00      	add	r7, sp, #0
 8002016:	4603      	mov	r3, r0
 8002018:	6039      	str	r1, [r7, #0]
 800201a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800201c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002020:	2b00      	cmp	r3, #0
 8002022:	db0a      	blt.n	800203a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	b2da      	uxtb	r2, r3
 8002028:	490c      	ldr	r1, [pc, #48]	; (800205c <__NVIC_SetPriority+0x4c>)
 800202a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800202e:	0112      	lsls	r2, r2, #4
 8002030:	b2d2      	uxtb	r2, r2
 8002032:	440b      	add	r3, r1
 8002034:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002038:	e00a      	b.n	8002050 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	b2da      	uxtb	r2, r3
 800203e:	4908      	ldr	r1, [pc, #32]	; (8002060 <__NVIC_SetPriority+0x50>)
 8002040:	79fb      	ldrb	r3, [r7, #7]
 8002042:	f003 030f 	and.w	r3, r3, #15
 8002046:	3b04      	subs	r3, #4
 8002048:	0112      	lsls	r2, r2, #4
 800204a:	b2d2      	uxtb	r2, r2
 800204c:	440b      	add	r3, r1
 800204e:	761a      	strb	r2, [r3, #24]
}
 8002050:	bf00      	nop
 8002052:	370c      	adds	r7, #12
 8002054:	46bd      	mov	sp, r7
 8002056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205a:	4770      	bx	lr
 800205c:	e000e100 	.word	0xe000e100
 8002060:	e000ed00 	.word	0xe000ed00

08002064 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002064:	b480      	push	{r7}
 8002066:	b089      	sub	sp, #36	; 0x24
 8002068:	af00      	add	r7, sp, #0
 800206a:	60f8      	str	r0, [r7, #12]
 800206c:	60b9      	str	r1, [r7, #8]
 800206e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	f003 0307 	and.w	r3, r3, #7
 8002076:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002078:	69fb      	ldr	r3, [r7, #28]
 800207a:	f1c3 0307 	rsb	r3, r3, #7
 800207e:	2b04      	cmp	r3, #4
 8002080:	bf28      	it	cs
 8002082:	2304      	movcs	r3, #4
 8002084:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002086:	69fb      	ldr	r3, [r7, #28]
 8002088:	3304      	adds	r3, #4
 800208a:	2b06      	cmp	r3, #6
 800208c:	d902      	bls.n	8002094 <NVIC_EncodePriority+0x30>
 800208e:	69fb      	ldr	r3, [r7, #28]
 8002090:	3b03      	subs	r3, #3
 8002092:	e000      	b.n	8002096 <NVIC_EncodePriority+0x32>
 8002094:	2300      	movs	r3, #0
 8002096:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002098:	f04f 32ff 	mov.w	r2, #4294967295
 800209c:	69bb      	ldr	r3, [r7, #24]
 800209e:	fa02 f303 	lsl.w	r3, r2, r3
 80020a2:	43da      	mvns	r2, r3
 80020a4:	68bb      	ldr	r3, [r7, #8]
 80020a6:	401a      	ands	r2, r3
 80020a8:	697b      	ldr	r3, [r7, #20]
 80020aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020ac:	f04f 31ff 	mov.w	r1, #4294967295
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	fa01 f303 	lsl.w	r3, r1, r3
 80020b6:	43d9      	mvns	r1, r3
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020bc:	4313      	orrs	r3, r2
         );
}
 80020be:	4618      	mov	r0, r3
 80020c0:	3724      	adds	r7, #36	; 0x24
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr
	...

080020cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b082      	sub	sp, #8
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	3b01      	subs	r3, #1
 80020d8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80020dc:	d301      	bcc.n	80020e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020de:	2301      	movs	r3, #1
 80020e0:	e00f      	b.n	8002102 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020e2:	4a0a      	ldr	r2, [pc, #40]	; (800210c <SysTick_Config+0x40>)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	3b01      	subs	r3, #1
 80020e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020ea:	210f      	movs	r1, #15
 80020ec:	f04f 30ff 	mov.w	r0, #4294967295
 80020f0:	f7ff ff8e 	bl	8002010 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020f4:	4b05      	ldr	r3, [pc, #20]	; (800210c <SysTick_Config+0x40>)
 80020f6:	2200      	movs	r2, #0
 80020f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020fa:	4b04      	ldr	r3, [pc, #16]	; (800210c <SysTick_Config+0x40>)
 80020fc:	2207      	movs	r2, #7
 80020fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002100:	2300      	movs	r3, #0
}
 8002102:	4618      	mov	r0, r3
 8002104:	3708      	adds	r7, #8
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	e000e010 	.word	0xe000e010

08002110 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b082      	sub	sp, #8
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002118:	6878      	ldr	r0, [r7, #4]
 800211a:	f7ff ff29 	bl	8001f70 <__NVIC_SetPriorityGrouping>
}
 800211e:	bf00      	nop
 8002120:	3708      	adds	r7, #8
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}

08002126 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002126:	b580      	push	{r7, lr}
 8002128:	b086      	sub	sp, #24
 800212a:	af00      	add	r7, sp, #0
 800212c:	4603      	mov	r3, r0
 800212e:	60b9      	str	r1, [r7, #8]
 8002130:	607a      	str	r2, [r7, #4]
 8002132:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002134:	2300      	movs	r3, #0
 8002136:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002138:	f7ff ff3e 	bl	8001fb8 <__NVIC_GetPriorityGrouping>
 800213c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800213e:	687a      	ldr	r2, [r7, #4]
 8002140:	68b9      	ldr	r1, [r7, #8]
 8002142:	6978      	ldr	r0, [r7, #20]
 8002144:	f7ff ff8e 	bl	8002064 <NVIC_EncodePriority>
 8002148:	4602      	mov	r2, r0
 800214a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800214e:	4611      	mov	r1, r2
 8002150:	4618      	mov	r0, r3
 8002152:	f7ff ff5d 	bl	8002010 <__NVIC_SetPriority>
}
 8002156:	bf00      	nop
 8002158:	3718      	adds	r7, #24
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}

0800215e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800215e:	b580      	push	{r7, lr}
 8002160:	b082      	sub	sp, #8
 8002162:	af00      	add	r7, sp, #0
 8002164:	4603      	mov	r3, r0
 8002166:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002168:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800216c:	4618      	mov	r0, r3
 800216e:	f7ff ff31 	bl	8001fd4 <__NVIC_EnableIRQ>
}
 8002172:	bf00      	nop
 8002174:	3708      	adds	r7, #8
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}

0800217a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800217a:	b580      	push	{r7, lr}
 800217c:	b082      	sub	sp, #8
 800217e:	af00      	add	r7, sp, #0
 8002180:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002182:	6878      	ldr	r0, [r7, #4]
 8002184:	f7ff ffa2 	bl	80020cc <SysTick_Config>
 8002188:	4603      	mov	r3, r0
}
 800218a:	4618      	mov	r0, r3
 800218c:	3708      	adds	r7, #8
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}

08002192 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002192:	b480      	push	{r7}
 8002194:	b085      	sub	sp, #20
 8002196:	af00      	add	r7, sp, #0
 8002198:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800219a:	2300      	movs	r3, #0
 800219c:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80021a4:	b2db      	uxtb	r3, r3
 80021a6:	2b02      	cmp	r3, #2
 80021a8:	d008      	beq.n	80021bc <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2204      	movs	r2, #4
 80021ae:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2200      	movs	r2, #0
 80021b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80021b8:	2301      	movs	r3, #1
 80021ba:	e022      	b.n	8002202 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	681a      	ldr	r2, [r3, #0]
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f022 020e 	bic.w	r2, r2, #14
 80021ca:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	681a      	ldr	r2, [r3, #0]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f022 0201 	bic.w	r2, r2, #1
 80021da:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021e0:	f003 021c 	and.w	r2, r3, #28
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021e8:	2101      	movs	r1, #1
 80021ea:	fa01 f202 	lsl.w	r2, r1, r2
 80021ee:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2201      	movs	r2, #1
 80021f4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2200      	movs	r2, #0
 80021fc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8002200:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002202:	4618      	mov	r0, r3
 8002204:	3714      	adds	r7, #20
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr

0800220e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800220e:	b580      	push	{r7, lr}
 8002210:	b084      	sub	sp, #16
 8002212:	af00      	add	r7, sp, #0
 8002214:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002216:	2300      	movs	r3, #0
 8002218:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002220:	b2db      	uxtb	r3, r3
 8002222:	2b02      	cmp	r3, #2
 8002224:	d005      	beq.n	8002232 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2204      	movs	r2, #4
 800222a:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800222c:	2301      	movs	r3, #1
 800222e:	73fb      	strb	r3, [r7, #15]
 8002230:	e029      	b.n	8002286 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	681a      	ldr	r2, [r3, #0]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f022 020e 	bic.w	r2, r2, #14
 8002240:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	681a      	ldr	r2, [r3, #0]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f022 0201 	bic.w	r2, r2, #1
 8002250:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002256:	f003 021c 	and.w	r2, r3, #28
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225e:	2101      	movs	r1, #1
 8002260:	fa01 f202 	lsl.w	r2, r1, r2
 8002264:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2201      	movs	r2, #1
 800226a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2200      	movs	r2, #0
 8002272:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800227a:	2b00      	cmp	r3, #0
 800227c:	d003      	beq.n	8002286 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002282:	6878      	ldr	r0, [r7, #4]
 8002284:	4798      	blx	r3
    }
  }
  return status;
 8002286:	7bfb      	ldrb	r3, [r7, #15]
}
 8002288:	4618      	mov	r0, r3
 800228a:	3710      	adds	r7, #16
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}

08002290 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002290:	b480      	push	{r7}
 8002292:	b087      	sub	sp, #28
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
 8002298:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800229a:	2300      	movs	r3, #0
 800229c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800229e:	e17f      	b.n	80025a0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	681a      	ldr	r2, [r3, #0]
 80022a4:	2101      	movs	r1, #1
 80022a6:	697b      	ldr	r3, [r7, #20]
 80022a8:	fa01 f303 	lsl.w	r3, r1, r3
 80022ac:	4013      	ands	r3, r2
 80022ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	f000 8171 	beq.w	800259a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	f003 0303 	and.w	r3, r3, #3
 80022c0:	2b01      	cmp	r3, #1
 80022c2:	d005      	beq.n	80022d0 <HAL_GPIO_Init+0x40>
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	f003 0303 	and.w	r3, r3, #3
 80022cc:	2b02      	cmp	r3, #2
 80022ce:	d130      	bne.n	8002332 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	005b      	lsls	r3, r3, #1
 80022da:	2203      	movs	r2, #3
 80022dc:	fa02 f303 	lsl.w	r3, r2, r3
 80022e0:	43db      	mvns	r3, r3
 80022e2:	693a      	ldr	r2, [r7, #16]
 80022e4:	4013      	ands	r3, r2
 80022e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	68da      	ldr	r2, [r3, #12]
 80022ec:	697b      	ldr	r3, [r7, #20]
 80022ee:	005b      	lsls	r3, r3, #1
 80022f0:	fa02 f303 	lsl.w	r3, r2, r3
 80022f4:	693a      	ldr	r2, [r7, #16]
 80022f6:	4313      	orrs	r3, r2
 80022f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	693a      	ldr	r2, [r7, #16]
 80022fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002306:	2201      	movs	r2, #1
 8002308:	697b      	ldr	r3, [r7, #20]
 800230a:	fa02 f303 	lsl.w	r3, r2, r3
 800230e:	43db      	mvns	r3, r3
 8002310:	693a      	ldr	r2, [r7, #16]
 8002312:	4013      	ands	r3, r2
 8002314:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	091b      	lsrs	r3, r3, #4
 800231c:	f003 0201 	and.w	r2, r3, #1
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	fa02 f303 	lsl.w	r3, r2, r3
 8002326:	693a      	ldr	r2, [r7, #16]
 8002328:	4313      	orrs	r3, r2
 800232a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	693a      	ldr	r2, [r7, #16]
 8002330:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	f003 0303 	and.w	r3, r3, #3
 800233a:	2b03      	cmp	r3, #3
 800233c:	d118      	bne.n	8002370 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002342:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002344:	2201      	movs	r2, #1
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	fa02 f303 	lsl.w	r3, r2, r3
 800234c:	43db      	mvns	r3, r3
 800234e:	693a      	ldr	r2, [r7, #16]
 8002350:	4013      	ands	r3, r2
 8002352:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	08db      	lsrs	r3, r3, #3
 800235a:	f003 0201 	and.w	r2, r3, #1
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	fa02 f303 	lsl.w	r3, r2, r3
 8002364:	693a      	ldr	r2, [r7, #16]
 8002366:	4313      	orrs	r3, r2
 8002368:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	693a      	ldr	r2, [r7, #16]
 800236e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	f003 0303 	and.w	r3, r3, #3
 8002378:	2b03      	cmp	r3, #3
 800237a:	d017      	beq.n	80023ac <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	68db      	ldr	r3, [r3, #12]
 8002380:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	005b      	lsls	r3, r3, #1
 8002386:	2203      	movs	r2, #3
 8002388:	fa02 f303 	lsl.w	r3, r2, r3
 800238c:	43db      	mvns	r3, r3
 800238e:	693a      	ldr	r2, [r7, #16]
 8002390:	4013      	ands	r3, r2
 8002392:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	689a      	ldr	r2, [r3, #8]
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	005b      	lsls	r3, r3, #1
 800239c:	fa02 f303 	lsl.w	r3, r2, r3
 80023a0:	693a      	ldr	r2, [r7, #16]
 80023a2:	4313      	orrs	r3, r2
 80023a4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	693a      	ldr	r2, [r7, #16]
 80023aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	f003 0303 	and.w	r3, r3, #3
 80023b4:	2b02      	cmp	r3, #2
 80023b6:	d123      	bne.n	8002400 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80023b8:	697b      	ldr	r3, [r7, #20]
 80023ba:	08da      	lsrs	r2, r3, #3
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	3208      	adds	r2, #8
 80023c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023c4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80023c6:	697b      	ldr	r3, [r7, #20]
 80023c8:	f003 0307 	and.w	r3, r3, #7
 80023cc:	009b      	lsls	r3, r3, #2
 80023ce:	220f      	movs	r2, #15
 80023d0:	fa02 f303 	lsl.w	r3, r2, r3
 80023d4:	43db      	mvns	r3, r3
 80023d6:	693a      	ldr	r2, [r7, #16]
 80023d8:	4013      	ands	r3, r2
 80023da:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	691a      	ldr	r2, [r3, #16]
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	f003 0307 	and.w	r3, r3, #7
 80023e6:	009b      	lsls	r3, r3, #2
 80023e8:	fa02 f303 	lsl.w	r3, r2, r3
 80023ec:	693a      	ldr	r2, [r7, #16]
 80023ee:	4313      	orrs	r3, r2
 80023f0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80023f2:	697b      	ldr	r3, [r7, #20]
 80023f4:	08da      	lsrs	r2, r3, #3
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	3208      	adds	r2, #8
 80023fa:	6939      	ldr	r1, [r7, #16]
 80023fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002406:	697b      	ldr	r3, [r7, #20]
 8002408:	005b      	lsls	r3, r3, #1
 800240a:	2203      	movs	r2, #3
 800240c:	fa02 f303 	lsl.w	r3, r2, r3
 8002410:	43db      	mvns	r3, r3
 8002412:	693a      	ldr	r2, [r7, #16]
 8002414:	4013      	ands	r3, r2
 8002416:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	f003 0203 	and.w	r2, r3, #3
 8002420:	697b      	ldr	r3, [r7, #20]
 8002422:	005b      	lsls	r3, r3, #1
 8002424:	fa02 f303 	lsl.w	r3, r2, r3
 8002428:	693a      	ldr	r2, [r7, #16]
 800242a:	4313      	orrs	r3, r2
 800242c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	693a      	ldr	r2, [r7, #16]
 8002432:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800243c:	2b00      	cmp	r3, #0
 800243e:	f000 80ac 	beq.w	800259a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002442:	4b5f      	ldr	r3, [pc, #380]	; (80025c0 <HAL_GPIO_Init+0x330>)
 8002444:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002446:	4a5e      	ldr	r2, [pc, #376]	; (80025c0 <HAL_GPIO_Init+0x330>)
 8002448:	f043 0301 	orr.w	r3, r3, #1
 800244c:	6613      	str	r3, [r2, #96]	; 0x60
 800244e:	4b5c      	ldr	r3, [pc, #368]	; (80025c0 <HAL_GPIO_Init+0x330>)
 8002450:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002452:	f003 0301 	and.w	r3, r3, #1
 8002456:	60bb      	str	r3, [r7, #8]
 8002458:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800245a:	4a5a      	ldr	r2, [pc, #360]	; (80025c4 <HAL_GPIO_Init+0x334>)
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	089b      	lsrs	r3, r3, #2
 8002460:	3302      	adds	r3, #2
 8002462:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002466:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	f003 0303 	and.w	r3, r3, #3
 800246e:	009b      	lsls	r3, r3, #2
 8002470:	220f      	movs	r2, #15
 8002472:	fa02 f303 	lsl.w	r3, r2, r3
 8002476:	43db      	mvns	r3, r3
 8002478:	693a      	ldr	r2, [r7, #16]
 800247a:	4013      	ands	r3, r2
 800247c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002484:	d025      	beq.n	80024d2 <HAL_GPIO_Init+0x242>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	4a4f      	ldr	r2, [pc, #316]	; (80025c8 <HAL_GPIO_Init+0x338>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d01f      	beq.n	80024ce <HAL_GPIO_Init+0x23e>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	4a4e      	ldr	r2, [pc, #312]	; (80025cc <HAL_GPIO_Init+0x33c>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d019      	beq.n	80024ca <HAL_GPIO_Init+0x23a>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	4a4d      	ldr	r2, [pc, #308]	; (80025d0 <HAL_GPIO_Init+0x340>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d013      	beq.n	80024c6 <HAL_GPIO_Init+0x236>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	4a4c      	ldr	r2, [pc, #304]	; (80025d4 <HAL_GPIO_Init+0x344>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d00d      	beq.n	80024c2 <HAL_GPIO_Init+0x232>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	4a4b      	ldr	r2, [pc, #300]	; (80025d8 <HAL_GPIO_Init+0x348>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d007      	beq.n	80024be <HAL_GPIO_Init+0x22e>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	4a4a      	ldr	r2, [pc, #296]	; (80025dc <HAL_GPIO_Init+0x34c>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d101      	bne.n	80024ba <HAL_GPIO_Init+0x22a>
 80024b6:	2306      	movs	r3, #6
 80024b8:	e00c      	b.n	80024d4 <HAL_GPIO_Init+0x244>
 80024ba:	2307      	movs	r3, #7
 80024bc:	e00a      	b.n	80024d4 <HAL_GPIO_Init+0x244>
 80024be:	2305      	movs	r3, #5
 80024c0:	e008      	b.n	80024d4 <HAL_GPIO_Init+0x244>
 80024c2:	2304      	movs	r3, #4
 80024c4:	e006      	b.n	80024d4 <HAL_GPIO_Init+0x244>
 80024c6:	2303      	movs	r3, #3
 80024c8:	e004      	b.n	80024d4 <HAL_GPIO_Init+0x244>
 80024ca:	2302      	movs	r3, #2
 80024cc:	e002      	b.n	80024d4 <HAL_GPIO_Init+0x244>
 80024ce:	2301      	movs	r3, #1
 80024d0:	e000      	b.n	80024d4 <HAL_GPIO_Init+0x244>
 80024d2:	2300      	movs	r3, #0
 80024d4:	697a      	ldr	r2, [r7, #20]
 80024d6:	f002 0203 	and.w	r2, r2, #3
 80024da:	0092      	lsls	r2, r2, #2
 80024dc:	4093      	lsls	r3, r2
 80024de:	693a      	ldr	r2, [r7, #16]
 80024e0:	4313      	orrs	r3, r2
 80024e2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80024e4:	4937      	ldr	r1, [pc, #220]	; (80025c4 <HAL_GPIO_Init+0x334>)
 80024e6:	697b      	ldr	r3, [r7, #20]
 80024e8:	089b      	lsrs	r3, r3, #2
 80024ea:	3302      	adds	r3, #2
 80024ec:	693a      	ldr	r2, [r7, #16]
 80024ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80024f2:	4b3b      	ldr	r3, [pc, #236]	; (80025e0 <HAL_GPIO_Init+0x350>)
 80024f4:	689b      	ldr	r3, [r3, #8]
 80024f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	43db      	mvns	r3, r3
 80024fc:	693a      	ldr	r2, [r7, #16]
 80024fe:	4013      	ands	r3, r2
 8002500:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800250a:	2b00      	cmp	r3, #0
 800250c:	d003      	beq.n	8002516 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800250e:	693a      	ldr	r2, [r7, #16]
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	4313      	orrs	r3, r2
 8002514:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002516:	4a32      	ldr	r2, [pc, #200]	; (80025e0 <HAL_GPIO_Init+0x350>)
 8002518:	693b      	ldr	r3, [r7, #16]
 800251a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800251c:	4b30      	ldr	r3, [pc, #192]	; (80025e0 <HAL_GPIO_Init+0x350>)
 800251e:	68db      	ldr	r3, [r3, #12]
 8002520:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	43db      	mvns	r3, r3
 8002526:	693a      	ldr	r2, [r7, #16]
 8002528:	4013      	ands	r3, r2
 800252a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002534:	2b00      	cmp	r3, #0
 8002536:	d003      	beq.n	8002540 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002538:	693a      	ldr	r2, [r7, #16]
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	4313      	orrs	r3, r2
 800253e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002540:	4a27      	ldr	r2, [pc, #156]	; (80025e0 <HAL_GPIO_Init+0x350>)
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002546:	4b26      	ldr	r3, [pc, #152]	; (80025e0 <HAL_GPIO_Init+0x350>)
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	43db      	mvns	r3, r3
 8002550:	693a      	ldr	r2, [r7, #16]
 8002552:	4013      	ands	r3, r2
 8002554:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800255e:	2b00      	cmp	r3, #0
 8002560:	d003      	beq.n	800256a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002562:	693a      	ldr	r2, [r7, #16]
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	4313      	orrs	r3, r2
 8002568:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800256a:	4a1d      	ldr	r2, [pc, #116]	; (80025e0 <HAL_GPIO_Init+0x350>)
 800256c:	693b      	ldr	r3, [r7, #16]
 800256e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002570:	4b1b      	ldr	r3, [pc, #108]	; (80025e0 <HAL_GPIO_Init+0x350>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	43db      	mvns	r3, r3
 800257a:	693a      	ldr	r2, [r7, #16]
 800257c:	4013      	ands	r3, r2
 800257e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002588:	2b00      	cmp	r3, #0
 800258a:	d003      	beq.n	8002594 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800258c:	693a      	ldr	r2, [r7, #16]
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	4313      	orrs	r3, r2
 8002592:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002594:	4a12      	ldr	r2, [pc, #72]	; (80025e0 <HAL_GPIO_Init+0x350>)
 8002596:	693b      	ldr	r3, [r7, #16]
 8002598:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	3301      	adds	r3, #1
 800259e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	681a      	ldr	r2, [r3, #0]
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	fa22 f303 	lsr.w	r3, r2, r3
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	f47f ae78 	bne.w	80022a0 <HAL_GPIO_Init+0x10>
  }
}
 80025b0:	bf00      	nop
 80025b2:	bf00      	nop
 80025b4:	371c      	adds	r7, #28
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr
 80025be:	bf00      	nop
 80025c0:	40021000 	.word	0x40021000
 80025c4:	40010000 	.word	0x40010000
 80025c8:	48000400 	.word	0x48000400
 80025cc:	48000800 	.word	0x48000800
 80025d0:	48000c00 	.word	0x48000c00
 80025d4:	48001000 	.word	0x48001000
 80025d8:	48001400 	.word	0x48001400
 80025dc:	48001800 	.word	0x48001800
 80025e0:	40010400 	.word	0x40010400

080025e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b085      	sub	sp, #20
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
 80025ec:	460b      	mov	r3, r1
 80025ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	691a      	ldr	r2, [r3, #16]
 80025f4:	887b      	ldrh	r3, [r7, #2]
 80025f6:	4013      	ands	r3, r2
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d002      	beq.n	8002602 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80025fc:	2301      	movs	r3, #1
 80025fe:	73fb      	strb	r3, [r7, #15]
 8002600:	e001      	b.n	8002606 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002602:	2300      	movs	r3, #0
 8002604:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002606:	7bfb      	ldrb	r3, [r7, #15]
}
 8002608:	4618      	mov	r0, r3
 800260a:	3714      	adds	r7, #20
 800260c:	46bd      	mov	sp, r7
 800260e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002612:	4770      	bx	lr

08002614 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002614:	b480      	push	{r7}
 8002616:	b083      	sub	sp, #12
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
 800261c:	460b      	mov	r3, r1
 800261e:	807b      	strh	r3, [r7, #2]
 8002620:	4613      	mov	r3, r2
 8002622:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002624:	787b      	ldrb	r3, [r7, #1]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d003      	beq.n	8002632 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800262a:	887a      	ldrh	r2, [r7, #2]
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002630:	e002      	b.n	8002638 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002632:	887a      	ldrh	r2, [r7, #2]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002638:	bf00      	nop
 800263a:	370c      	adds	r7, #12
 800263c:	46bd      	mov	sp, r7
 800263e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002642:	4770      	bx	lr

08002644 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b082      	sub	sp, #8
 8002648:	af00      	add	r7, sp, #0
 800264a:	4603      	mov	r3, r0
 800264c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800264e:	4b08      	ldr	r3, [pc, #32]	; (8002670 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002650:	695a      	ldr	r2, [r3, #20]
 8002652:	88fb      	ldrh	r3, [r7, #6]
 8002654:	4013      	ands	r3, r2
 8002656:	2b00      	cmp	r3, #0
 8002658:	d006      	beq.n	8002668 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800265a:	4a05      	ldr	r2, [pc, #20]	; (8002670 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800265c:	88fb      	ldrh	r3, [r7, #6]
 800265e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002660:	88fb      	ldrh	r3, [r7, #6]
 8002662:	4618      	mov	r0, r3
 8002664:	f7fe fd7c 	bl	8001160 <HAL_GPIO_EXTI_Callback>
  }
}
 8002668:	bf00      	nop
 800266a:	3708      	adds	r7, #8
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}
 8002670:	40010400 	.word	0x40010400

08002674 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b082      	sub	sp, #8
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d101      	bne.n	8002686 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002682:	2301      	movs	r3, #1
 8002684:	e08d      	b.n	80027a2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800268c:	b2db      	uxtb	r3, r3
 800268e:	2b00      	cmp	r3, #0
 8002690:	d106      	bne.n	80026a0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2200      	movs	r2, #0
 8002696:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800269a:	6878      	ldr	r0, [r7, #4]
 800269c:	f7fe fa52 	bl	8000b44 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2224      	movs	r2, #36	; 0x24
 80026a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	681a      	ldr	r2, [r3, #0]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f022 0201 	bic.w	r2, r2, #1
 80026b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	685a      	ldr	r2, [r3, #4]
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80026c4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	689a      	ldr	r2, [r3, #8]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80026d4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	68db      	ldr	r3, [r3, #12]
 80026da:	2b01      	cmp	r3, #1
 80026dc:	d107      	bne.n	80026ee <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	689a      	ldr	r2, [r3, #8]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80026ea:	609a      	str	r2, [r3, #8]
 80026ec:	e006      	b.n	80026fc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	689a      	ldr	r2, [r3, #8]
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80026fa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	68db      	ldr	r3, [r3, #12]
 8002700:	2b02      	cmp	r3, #2
 8002702:	d108      	bne.n	8002716 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	685a      	ldr	r2, [r3, #4]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002712:	605a      	str	r2, [r3, #4]
 8002714:	e007      	b.n	8002726 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	685a      	ldr	r2, [r3, #4]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002724:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	687a      	ldr	r2, [r7, #4]
 800272e:	6812      	ldr	r2, [r2, #0]
 8002730:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002734:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002738:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	68da      	ldr	r2, [r3, #12]
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002748:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	691a      	ldr	r2, [r3, #16]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	695b      	ldr	r3, [r3, #20]
 8002752:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	699b      	ldr	r3, [r3, #24]
 800275a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	430a      	orrs	r2, r1
 8002762:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	69d9      	ldr	r1, [r3, #28]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6a1a      	ldr	r2, [r3, #32]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	430a      	orrs	r2, r1
 8002772:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f042 0201 	orr.w	r2, r2, #1
 8002782:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2200      	movs	r2, #0
 8002788:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2220      	movs	r2, #32
 800278e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2200      	movs	r2, #0
 8002796:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2200      	movs	r2, #0
 800279c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80027a0:	2300      	movs	r3, #0
}
 80027a2:	4618      	mov	r0, r3
 80027a4:	3708      	adds	r7, #8
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
	...

080027ac <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b088      	sub	sp, #32
 80027b0:	af02      	add	r7, sp, #8
 80027b2:	60f8      	str	r0, [r7, #12]
 80027b4:	607a      	str	r2, [r7, #4]
 80027b6:	461a      	mov	r2, r3
 80027b8:	460b      	mov	r3, r1
 80027ba:	817b      	strh	r3, [r7, #10]
 80027bc:	4613      	mov	r3, r2
 80027be:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80027c6:	b2db      	uxtb	r3, r3
 80027c8:	2b20      	cmp	r3, #32
 80027ca:	f040 80fd 	bne.w	80029c8 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80027d4:	2b01      	cmp	r3, #1
 80027d6:	d101      	bne.n	80027dc <HAL_I2C_Master_Transmit+0x30>
 80027d8:	2302      	movs	r3, #2
 80027da:	e0f6      	b.n	80029ca <HAL_I2C_Master_Transmit+0x21e>
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	2201      	movs	r2, #1
 80027e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80027e4:	f7ff fb94 	bl	8001f10 <HAL_GetTick>
 80027e8:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80027ea:	693b      	ldr	r3, [r7, #16]
 80027ec:	9300      	str	r3, [sp, #0]
 80027ee:	2319      	movs	r3, #25
 80027f0:	2201      	movs	r2, #1
 80027f2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80027f6:	68f8      	ldr	r0, [r7, #12]
 80027f8:	f000 f914 	bl	8002a24 <I2C_WaitOnFlagUntilTimeout>
 80027fc:	4603      	mov	r3, r0
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d001      	beq.n	8002806 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e0e1      	b.n	80029ca <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	2221      	movs	r2, #33	; 0x21
 800280a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	2210      	movs	r2, #16
 8002812:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	2200      	movs	r2, #0
 800281a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	687a      	ldr	r2, [r7, #4]
 8002820:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	893a      	ldrh	r2, [r7, #8]
 8002826:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	2200      	movs	r2, #0
 800282c:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002832:	b29b      	uxth	r3, r3
 8002834:	2bff      	cmp	r3, #255	; 0xff
 8002836:	d906      	bls.n	8002846 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	22ff      	movs	r2, #255	; 0xff
 800283c:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 800283e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002842:	617b      	str	r3, [r7, #20]
 8002844:	e007      	b.n	8002856 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800284a:	b29a      	uxth	r2, r3
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002850:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002854:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800285a:	2b00      	cmp	r3, #0
 800285c:	d024      	beq.n	80028a8 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002862:	781a      	ldrb	r2, [r3, #0]
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800286e:	1c5a      	adds	r2, r3, #1
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002878:	b29b      	uxth	r3, r3
 800287a:	3b01      	subs	r3, #1
 800287c:	b29a      	uxth	r2, r3
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002886:	3b01      	subs	r3, #1
 8002888:	b29a      	uxth	r2, r3
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002892:	b2db      	uxtb	r3, r3
 8002894:	3301      	adds	r3, #1
 8002896:	b2da      	uxtb	r2, r3
 8002898:	8979      	ldrh	r1, [r7, #10]
 800289a:	4b4e      	ldr	r3, [pc, #312]	; (80029d4 <HAL_I2C_Master_Transmit+0x228>)
 800289c:	9300      	str	r3, [sp, #0]
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	68f8      	ldr	r0, [r7, #12]
 80028a2:	f000 fa79 	bl	8002d98 <I2C_TransferConfig>
 80028a6:	e066      	b.n	8002976 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028ac:	b2da      	uxtb	r2, r3
 80028ae:	8979      	ldrh	r1, [r7, #10]
 80028b0:	4b48      	ldr	r3, [pc, #288]	; (80029d4 <HAL_I2C_Master_Transmit+0x228>)
 80028b2:	9300      	str	r3, [sp, #0]
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	68f8      	ldr	r0, [r7, #12]
 80028b8:	f000 fa6e 	bl	8002d98 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80028bc:	e05b      	b.n	8002976 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028be:	693a      	ldr	r2, [r7, #16]
 80028c0:	6a39      	ldr	r1, [r7, #32]
 80028c2:	68f8      	ldr	r0, [r7, #12]
 80028c4:	f000 f8fd 	bl	8002ac2 <I2C_WaitOnTXISFlagUntilTimeout>
 80028c8:	4603      	mov	r3, r0
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d001      	beq.n	80028d2 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80028ce:	2301      	movs	r3, #1
 80028d0:	e07b      	b.n	80029ca <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d6:	781a      	ldrb	r2, [r3, #0]
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028e2:	1c5a      	adds	r2, r3, #1
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028ec:	b29b      	uxth	r3, r3
 80028ee:	3b01      	subs	r3, #1
 80028f0:	b29a      	uxth	r2, r3
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028fa:	3b01      	subs	r3, #1
 80028fc:	b29a      	uxth	r2, r3
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002906:	b29b      	uxth	r3, r3
 8002908:	2b00      	cmp	r3, #0
 800290a:	d034      	beq.n	8002976 <HAL_I2C_Master_Transmit+0x1ca>
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002910:	2b00      	cmp	r3, #0
 8002912:	d130      	bne.n	8002976 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002914:	693b      	ldr	r3, [r7, #16]
 8002916:	9300      	str	r3, [sp, #0]
 8002918:	6a3b      	ldr	r3, [r7, #32]
 800291a:	2200      	movs	r2, #0
 800291c:	2180      	movs	r1, #128	; 0x80
 800291e:	68f8      	ldr	r0, [r7, #12]
 8002920:	f000 f880 	bl	8002a24 <I2C_WaitOnFlagUntilTimeout>
 8002924:	4603      	mov	r3, r0
 8002926:	2b00      	cmp	r3, #0
 8002928:	d001      	beq.n	800292e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e04d      	b.n	80029ca <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002932:	b29b      	uxth	r3, r3
 8002934:	2bff      	cmp	r3, #255	; 0xff
 8002936:	d90e      	bls.n	8002956 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	22ff      	movs	r2, #255	; 0xff
 800293c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002942:	b2da      	uxtb	r2, r3
 8002944:	8979      	ldrh	r1, [r7, #10]
 8002946:	2300      	movs	r3, #0
 8002948:	9300      	str	r3, [sp, #0]
 800294a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800294e:	68f8      	ldr	r0, [r7, #12]
 8002950:	f000 fa22 	bl	8002d98 <I2C_TransferConfig>
 8002954:	e00f      	b.n	8002976 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800295a:	b29a      	uxth	r2, r3
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002964:	b2da      	uxtb	r2, r3
 8002966:	8979      	ldrh	r1, [r7, #10]
 8002968:	2300      	movs	r3, #0
 800296a:	9300      	str	r3, [sp, #0]
 800296c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002970:	68f8      	ldr	r0, [r7, #12]
 8002972:	f000 fa11 	bl	8002d98 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800297a:	b29b      	uxth	r3, r3
 800297c:	2b00      	cmp	r3, #0
 800297e:	d19e      	bne.n	80028be <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002980:	693a      	ldr	r2, [r7, #16]
 8002982:	6a39      	ldr	r1, [r7, #32]
 8002984:	68f8      	ldr	r0, [r7, #12]
 8002986:	f000 f8e3 	bl	8002b50 <I2C_WaitOnSTOPFlagUntilTimeout>
 800298a:	4603      	mov	r3, r0
 800298c:	2b00      	cmp	r3, #0
 800298e:	d001      	beq.n	8002994 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8002990:	2301      	movs	r3, #1
 8002992:	e01a      	b.n	80029ca <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	2220      	movs	r2, #32
 800299a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	6859      	ldr	r1, [r3, #4]
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	4b0c      	ldr	r3, [pc, #48]	; (80029d8 <HAL_I2C_Master_Transmit+0x22c>)
 80029a8:	400b      	ands	r3, r1
 80029aa:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	2220      	movs	r2, #32
 80029b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	2200      	movs	r2, #0
 80029b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	2200      	movs	r2, #0
 80029c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80029c4:	2300      	movs	r3, #0
 80029c6:	e000      	b.n	80029ca <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80029c8:	2302      	movs	r3, #2
  }
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3718      	adds	r7, #24
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	bf00      	nop
 80029d4:	80002000 	.word	0x80002000
 80029d8:	fe00e800 	.word	0xfe00e800

080029dc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80029dc:	b480      	push	{r7}
 80029de:	b083      	sub	sp, #12
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	699b      	ldr	r3, [r3, #24]
 80029ea:	f003 0302 	and.w	r3, r3, #2
 80029ee:	2b02      	cmp	r3, #2
 80029f0:	d103      	bne.n	80029fa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	2200      	movs	r2, #0
 80029f8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	699b      	ldr	r3, [r3, #24]
 8002a00:	f003 0301 	and.w	r3, r3, #1
 8002a04:	2b01      	cmp	r3, #1
 8002a06:	d007      	beq.n	8002a18 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	699a      	ldr	r2, [r3, #24]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f042 0201 	orr.w	r2, r2, #1
 8002a16:	619a      	str	r2, [r3, #24]
  }
}
 8002a18:	bf00      	nop
 8002a1a:	370c      	adds	r7, #12
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a22:	4770      	bx	lr

08002a24 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b084      	sub	sp, #16
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	60f8      	str	r0, [r7, #12]
 8002a2c:	60b9      	str	r1, [r7, #8]
 8002a2e:	603b      	str	r3, [r7, #0]
 8002a30:	4613      	mov	r3, r2
 8002a32:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a34:	e031      	b.n	8002a9a <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a3c:	d02d      	beq.n	8002a9a <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a3e:	f7ff fa67 	bl	8001f10 <HAL_GetTick>
 8002a42:	4602      	mov	r2, r0
 8002a44:	69bb      	ldr	r3, [r7, #24]
 8002a46:	1ad3      	subs	r3, r2, r3
 8002a48:	683a      	ldr	r2, [r7, #0]
 8002a4a:	429a      	cmp	r2, r3
 8002a4c:	d302      	bcc.n	8002a54 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d122      	bne.n	8002a9a <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	699a      	ldr	r2, [r3, #24]
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	68ba      	ldr	r2, [r7, #8]
 8002a60:	429a      	cmp	r2, r3
 8002a62:	bf0c      	ite	eq
 8002a64:	2301      	moveq	r3, #1
 8002a66:	2300      	movne	r3, #0
 8002a68:	b2db      	uxtb	r3, r3
 8002a6a:	461a      	mov	r2, r3
 8002a6c:	79fb      	ldrb	r3, [r7, #7]
 8002a6e:	429a      	cmp	r2, r3
 8002a70:	d113      	bne.n	8002a9a <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a76:	f043 0220 	orr.w	r2, r3, #32
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	2220      	movs	r2, #32
 8002a82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	2200      	movs	r2, #0
 8002a92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	e00f      	b.n	8002aba <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	699a      	ldr	r2, [r3, #24]
 8002aa0:	68bb      	ldr	r3, [r7, #8]
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	68ba      	ldr	r2, [r7, #8]
 8002aa6:	429a      	cmp	r2, r3
 8002aa8:	bf0c      	ite	eq
 8002aaa:	2301      	moveq	r3, #1
 8002aac:	2300      	movne	r3, #0
 8002aae:	b2db      	uxtb	r3, r3
 8002ab0:	461a      	mov	r2, r3
 8002ab2:	79fb      	ldrb	r3, [r7, #7]
 8002ab4:	429a      	cmp	r2, r3
 8002ab6:	d0be      	beq.n	8002a36 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002ab8:	2300      	movs	r3, #0
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3710      	adds	r7, #16
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}

08002ac2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002ac2:	b580      	push	{r7, lr}
 8002ac4:	b084      	sub	sp, #16
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	60f8      	str	r0, [r7, #12]
 8002aca:	60b9      	str	r1, [r7, #8]
 8002acc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002ace:	e033      	b.n	8002b38 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ad0:	687a      	ldr	r2, [r7, #4]
 8002ad2:	68b9      	ldr	r1, [r7, #8]
 8002ad4:	68f8      	ldr	r0, [r7, #12]
 8002ad6:	f000 f87f 	bl	8002bd8 <I2C_IsErrorOccurred>
 8002ada:	4603      	mov	r3, r0
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d001      	beq.n	8002ae4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	e031      	b.n	8002b48 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ae4:	68bb      	ldr	r3, [r7, #8]
 8002ae6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002aea:	d025      	beq.n	8002b38 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002aec:	f7ff fa10 	bl	8001f10 <HAL_GetTick>
 8002af0:	4602      	mov	r2, r0
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	1ad3      	subs	r3, r2, r3
 8002af6:	68ba      	ldr	r2, [r7, #8]
 8002af8:	429a      	cmp	r2, r3
 8002afa:	d302      	bcc.n	8002b02 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002afc:	68bb      	ldr	r3, [r7, #8]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d11a      	bne.n	8002b38 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	699b      	ldr	r3, [r3, #24]
 8002b08:	f003 0302 	and.w	r3, r3, #2
 8002b0c:	2b02      	cmp	r3, #2
 8002b0e:	d013      	beq.n	8002b38 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b14:	f043 0220 	orr.w	r2, r3, #32
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	2220      	movs	r2, #32
 8002b20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	2200      	movs	r2, #0
 8002b28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002b34:	2301      	movs	r3, #1
 8002b36:	e007      	b.n	8002b48 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	699b      	ldr	r3, [r3, #24]
 8002b3e:	f003 0302 	and.w	r3, r3, #2
 8002b42:	2b02      	cmp	r3, #2
 8002b44:	d1c4      	bne.n	8002ad0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002b46:	2300      	movs	r3, #0
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	3710      	adds	r7, #16
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bd80      	pop	{r7, pc}

08002b50 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b084      	sub	sp, #16
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	60f8      	str	r0, [r7, #12]
 8002b58:	60b9      	str	r1, [r7, #8]
 8002b5a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002b5c:	e02f      	b.n	8002bbe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b5e:	687a      	ldr	r2, [r7, #4]
 8002b60:	68b9      	ldr	r1, [r7, #8]
 8002b62:	68f8      	ldr	r0, [r7, #12]
 8002b64:	f000 f838 	bl	8002bd8 <I2C_IsErrorOccurred>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d001      	beq.n	8002b72 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e02d      	b.n	8002bce <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b72:	f7ff f9cd 	bl	8001f10 <HAL_GetTick>
 8002b76:	4602      	mov	r2, r0
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	1ad3      	subs	r3, r2, r3
 8002b7c:	68ba      	ldr	r2, [r7, #8]
 8002b7e:	429a      	cmp	r2, r3
 8002b80:	d302      	bcc.n	8002b88 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d11a      	bne.n	8002bbe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	699b      	ldr	r3, [r3, #24]
 8002b8e:	f003 0320 	and.w	r3, r3, #32
 8002b92:	2b20      	cmp	r3, #32
 8002b94:	d013      	beq.n	8002bbe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b9a:	f043 0220 	orr.w	r2, r3, #32
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	2220      	movs	r2, #32
 8002ba6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	2200      	movs	r2, #0
 8002bae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e007      	b.n	8002bce <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	699b      	ldr	r3, [r3, #24]
 8002bc4:	f003 0320 	and.w	r3, r3, #32
 8002bc8:	2b20      	cmp	r3, #32
 8002bca:	d1c8      	bne.n	8002b5e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002bcc:	2300      	movs	r3, #0
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	3710      	adds	r7, #16
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}
	...

08002bd8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b08a      	sub	sp, #40	; 0x28
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	60f8      	str	r0, [r7, #12]
 8002be0:	60b9      	str	r1, [r7, #8]
 8002be2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002be4:	2300      	movs	r3, #0
 8002be6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	699b      	ldr	r3, [r3, #24]
 8002bf0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002bfa:	69bb      	ldr	r3, [r7, #24]
 8002bfc:	f003 0310 	and.w	r3, r3, #16
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d068      	beq.n	8002cd6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	2210      	movs	r2, #16
 8002c0a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002c0c:	e049      	b.n	8002ca2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002c0e:	68bb      	ldr	r3, [r7, #8]
 8002c10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c14:	d045      	beq.n	8002ca2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002c16:	f7ff f97b 	bl	8001f10 <HAL_GetTick>
 8002c1a:	4602      	mov	r2, r0
 8002c1c:	69fb      	ldr	r3, [r7, #28]
 8002c1e:	1ad3      	subs	r3, r2, r3
 8002c20:	68ba      	ldr	r2, [r7, #8]
 8002c22:	429a      	cmp	r2, r3
 8002c24:	d302      	bcc.n	8002c2c <I2C_IsErrorOccurred+0x54>
 8002c26:	68bb      	ldr	r3, [r7, #8]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d13a      	bne.n	8002ca2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c36:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002c3e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	699b      	ldr	r3, [r3, #24]
 8002c46:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c4a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c4e:	d121      	bne.n	8002c94 <I2C_IsErrorOccurred+0xbc>
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002c56:	d01d      	beq.n	8002c94 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002c58:	7cfb      	ldrb	r3, [r7, #19]
 8002c5a:	2b20      	cmp	r3, #32
 8002c5c:	d01a      	beq.n	8002c94 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	685a      	ldr	r2, [r3, #4]
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002c6c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002c6e:	f7ff f94f 	bl	8001f10 <HAL_GetTick>
 8002c72:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c74:	e00e      	b.n	8002c94 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002c76:	f7ff f94b 	bl	8001f10 <HAL_GetTick>
 8002c7a:	4602      	mov	r2, r0
 8002c7c:	69fb      	ldr	r3, [r7, #28]
 8002c7e:	1ad3      	subs	r3, r2, r3
 8002c80:	2b19      	cmp	r3, #25
 8002c82:	d907      	bls.n	8002c94 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002c84:	6a3b      	ldr	r3, [r7, #32]
 8002c86:	f043 0320 	orr.w	r3, r3, #32
 8002c8a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8002c92:	e006      	b.n	8002ca2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	699b      	ldr	r3, [r3, #24]
 8002c9a:	f003 0320 	and.w	r3, r3, #32
 8002c9e:	2b20      	cmp	r3, #32
 8002ca0:	d1e9      	bne.n	8002c76 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	699b      	ldr	r3, [r3, #24]
 8002ca8:	f003 0320 	and.w	r3, r3, #32
 8002cac:	2b20      	cmp	r3, #32
 8002cae:	d003      	beq.n	8002cb8 <I2C_IsErrorOccurred+0xe0>
 8002cb0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d0aa      	beq.n	8002c0e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002cb8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d103      	bne.n	8002cc8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	2220      	movs	r2, #32
 8002cc6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002cc8:	6a3b      	ldr	r3, [r7, #32]
 8002cca:	f043 0304 	orr.w	r3, r3, #4
 8002cce:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	699b      	ldr	r3, [r3, #24]
 8002cdc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002cde:	69bb      	ldr	r3, [r7, #24]
 8002ce0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d00b      	beq.n	8002d00 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002ce8:	6a3b      	ldr	r3, [r7, #32]
 8002cea:	f043 0301 	orr.w	r3, r3, #1
 8002cee:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002cf8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002d00:	69bb      	ldr	r3, [r7, #24]
 8002d02:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d00b      	beq.n	8002d22 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002d0a:	6a3b      	ldr	r3, [r7, #32]
 8002d0c:	f043 0308 	orr.w	r3, r3, #8
 8002d10:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002d1a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002d22:	69bb      	ldr	r3, [r7, #24]
 8002d24:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d00b      	beq.n	8002d44 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002d2c:	6a3b      	ldr	r3, [r7, #32]
 8002d2e:	f043 0302 	orr.w	r3, r3, #2
 8002d32:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d3c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002d44:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d01c      	beq.n	8002d86 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002d4c:	68f8      	ldr	r0, [r7, #12]
 8002d4e:	f7ff fe45 	bl	80029dc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	6859      	ldr	r1, [r3, #4]
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	4b0d      	ldr	r3, [pc, #52]	; (8002d94 <I2C_IsErrorOccurred+0x1bc>)
 8002d5e:	400b      	ands	r3, r1
 8002d60:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002d66:	6a3b      	ldr	r3, [r7, #32]
 8002d68:	431a      	orrs	r2, r3
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	2220      	movs	r2, #32
 8002d72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	2200      	movs	r2, #0
 8002d82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002d86:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	3728      	adds	r7, #40	; 0x28
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}
 8002d92:	bf00      	nop
 8002d94:	fe00e800 	.word	0xfe00e800

08002d98 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b087      	sub	sp, #28
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	60f8      	str	r0, [r7, #12]
 8002da0:	607b      	str	r3, [r7, #4]
 8002da2:	460b      	mov	r3, r1
 8002da4:	817b      	strh	r3, [r7, #10]
 8002da6:	4613      	mov	r3, r2
 8002da8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002daa:	897b      	ldrh	r3, [r7, #10]
 8002dac:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002db0:	7a7b      	ldrb	r3, [r7, #9]
 8002db2:	041b      	lsls	r3, r3, #16
 8002db4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002db8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002dbe:	6a3b      	ldr	r3, [r7, #32]
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002dc6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	685a      	ldr	r2, [r3, #4]
 8002dce:	6a3b      	ldr	r3, [r7, #32]
 8002dd0:	0d5b      	lsrs	r3, r3, #21
 8002dd2:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002dd6:	4b08      	ldr	r3, [pc, #32]	; (8002df8 <I2C_TransferConfig+0x60>)
 8002dd8:	430b      	orrs	r3, r1
 8002dda:	43db      	mvns	r3, r3
 8002ddc:	ea02 0103 	and.w	r1, r2, r3
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	697a      	ldr	r2, [r7, #20]
 8002de6:	430a      	orrs	r2, r1
 8002de8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002dea:	bf00      	nop
 8002dec:	371c      	adds	r7, #28
 8002dee:	46bd      	mov	sp, r7
 8002df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df4:	4770      	bx	lr
 8002df6:	bf00      	nop
 8002df8:	03ff63ff 	.word	0x03ff63ff

08002dfc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b083      	sub	sp, #12
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
 8002e04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	2b20      	cmp	r3, #32
 8002e10:	d138      	bne.n	8002e84 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002e18:	2b01      	cmp	r3, #1
 8002e1a:	d101      	bne.n	8002e20 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002e1c:	2302      	movs	r3, #2
 8002e1e:	e032      	b.n	8002e86 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2201      	movs	r2, #1
 8002e24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2224      	movs	r2, #36	; 0x24
 8002e2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	681a      	ldr	r2, [r3, #0]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f022 0201 	bic.w	r2, r2, #1
 8002e3e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	681a      	ldr	r2, [r3, #0]
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002e4e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	6819      	ldr	r1, [r3, #0]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	683a      	ldr	r2, [r7, #0]
 8002e5c:	430a      	orrs	r2, r1
 8002e5e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	681a      	ldr	r2, [r3, #0]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f042 0201 	orr.w	r2, r2, #1
 8002e6e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2220      	movs	r2, #32
 8002e74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002e80:	2300      	movs	r3, #0
 8002e82:	e000      	b.n	8002e86 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002e84:	2302      	movs	r3, #2
  }
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	370c      	adds	r7, #12
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e90:	4770      	bx	lr

08002e92 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002e92:	b480      	push	{r7}
 8002e94:	b085      	sub	sp, #20
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	6078      	str	r0, [r7, #4]
 8002e9a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ea2:	b2db      	uxtb	r3, r3
 8002ea4:	2b20      	cmp	r3, #32
 8002ea6:	d139      	bne.n	8002f1c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002eae:	2b01      	cmp	r3, #1
 8002eb0:	d101      	bne.n	8002eb6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002eb2:	2302      	movs	r3, #2
 8002eb4:	e033      	b.n	8002f1e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2201      	movs	r2, #1
 8002eba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2224      	movs	r2, #36	; 0x24
 8002ec2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f022 0201 	bic.w	r2, r2, #1
 8002ed4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002ee4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	021b      	lsls	r3, r3, #8
 8002eea:	68fa      	ldr	r2, [r7, #12]
 8002eec:	4313      	orrs	r3, r2
 8002eee:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	68fa      	ldr	r2, [r7, #12]
 8002ef6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f042 0201 	orr.w	r2, r2, #1
 8002f06:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2220      	movs	r2, #32
 8002f0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2200      	movs	r2, #0
 8002f14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	e000      	b.n	8002f1e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002f1c:	2302      	movs	r3, #2
  }
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	3714      	adds	r7, #20
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr
	...

08002f2c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f30:	4b05      	ldr	r3, [pc, #20]	; (8002f48 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a04      	ldr	r2, [pc, #16]	; (8002f48 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002f36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f3a:	6013      	str	r3, [r2, #0]
}
 8002f3c:	bf00      	nop
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f44:	4770      	bx	lr
 8002f46:	bf00      	nop
 8002f48:	40007000 	.word	0x40007000

08002f4c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002f50:	4b04      	ldr	r3, [pc, #16]	; (8002f64 <HAL_PWREx_GetVoltageRange+0x18>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f60:	4770      	bx	lr
 8002f62:	bf00      	nop
 8002f64:	40007000 	.word	0x40007000

08002f68 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b085      	sub	sp, #20
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f76:	d130      	bne.n	8002fda <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002f78:	4b23      	ldr	r3, [pc, #140]	; (8003008 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002f80:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f84:	d038      	beq.n	8002ff8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f86:	4b20      	ldr	r3, [pc, #128]	; (8003008 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002f8e:	4a1e      	ldr	r2, [pc, #120]	; (8003008 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f90:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002f94:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002f96:	4b1d      	ldr	r3, [pc, #116]	; (800300c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	2232      	movs	r2, #50	; 0x32
 8002f9c:	fb02 f303 	mul.w	r3, r2, r3
 8002fa0:	4a1b      	ldr	r2, [pc, #108]	; (8003010 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002fa2:	fba2 2303 	umull	r2, r3, r2, r3
 8002fa6:	0c9b      	lsrs	r3, r3, #18
 8002fa8:	3301      	adds	r3, #1
 8002faa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002fac:	e002      	b.n	8002fb4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	3b01      	subs	r3, #1
 8002fb2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002fb4:	4b14      	ldr	r3, [pc, #80]	; (8003008 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002fb6:	695b      	ldr	r3, [r3, #20]
 8002fb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fbc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002fc0:	d102      	bne.n	8002fc8 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d1f2      	bne.n	8002fae <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002fc8:	4b0f      	ldr	r3, [pc, #60]	; (8003008 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002fca:	695b      	ldr	r3, [r3, #20]
 8002fcc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fd0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002fd4:	d110      	bne.n	8002ff8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002fd6:	2303      	movs	r3, #3
 8002fd8:	e00f      	b.n	8002ffa <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002fda:	4b0b      	ldr	r3, [pc, #44]	; (8003008 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002fe2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002fe6:	d007      	beq.n	8002ff8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002fe8:	4b07      	ldr	r3, [pc, #28]	; (8003008 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002ff0:	4a05      	ldr	r2, [pc, #20]	; (8003008 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ff2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002ff6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002ff8:	2300      	movs	r3, #0
}
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	3714      	adds	r7, #20
 8002ffe:	46bd      	mov	sp, r7
 8003000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003004:	4770      	bx	lr
 8003006:	bf00      	nop
 8003008:	40007000 	.word	0x40007000
 800300c:	20000054 	.word	0x20000054
 8003010:	431bde83 	.word	0x431bde83

08003014 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b088      	sub	sp, #32
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d101      	bne.n	8003026 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	e3ca      	b.n	80037bc <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003026:	4b97      	ldr	r3, [pc, #604]	; (8003284 <HAL_RCC_OscConfig+0x270>)
 8003028:	689b      	ldr	r3, [r3, #8]
 800302a:	f003 030c 	and.w	r3, r3, #12
 800302e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003030:	4b94      	ldr	r3, [pc, #592]	; (8003284 <HAL_RCC_OscConfig+0x270>)
 8003032:	68db      	ldr	r3, [r3, #12]
 8003034:	f003 0303 	and.w	r3, r3, #3
 8003038:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f003 0310 	and.w	r3, r3, #16
 8003042:	2b00      	cmp	r3, #0
 8003044:	f000 80e4 	beq.w	8003210 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003048:	69bb      	ldr	r3, [r7, #24]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d007      	beq.n	800305e <HAL_RCC_OscConfig+0x4a>
 800304e:	69bb      	ldr	r3, [r7, #24]
 8003050:	2b0c      	cmp	r3, #12
 8003052:	f040 808b 	bne.w	800316c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	2b01      	cmp	r3, #1
 800305a:	f040 8087 	bne.w	800316c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800305e:	4b89      	ldr	r3, [pc, #548]	; (8003284 <HAL_RCC_OscConfig+0x270>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f003 0302 	and.w	r3, r3, #2
 8003066:	2b00      	cmp	r3, #0
 8003068:	d005      	beq.n	8003076 <HAL_RCC_OscConfig+0x62>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	699b      	ldr	r3, [r3, #24]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d101      	bne.n	8003076 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003072:	2301      	movs	r3, #1
 8003074:	e3a2      	b.n	80037bc <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6a1a      	ldr	r2, [r3, #32]
 800307a:	4b82      	ldr	r3, [pc, #520]	; (8003284 <HAL_RCC_OscConfig+0x270>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 0308 	and.w	r3, r3, #8
 8003082:	2b00      	cmp	r3, #0
 8003084:	d004      	beq.n	8003090 <HAL_RCC_OscConfig+0x7c>
 8003086:	4b7f      	ldr	r3, [pc, #508]	; (8003284 <HAL_RCC_OscConfig+0x270>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800308e:	e005      	b.n	800309c <HAL_RCC_OscConfig+0x88>
 8003090:	4b7c      	ldr	r3, [pc, #496]	; (8003284 <HAL_RCC_OscConfig+0x270>)
 8003092:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003096:	091b      	lsrs	r3, r3, #4
 8003098:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800309c:	4293      	cmp	r3, r2
 800309e:	d223      	bcs.n	80030e8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6a1b      	ldr	r3, [r3, #32]
 80030a4:	4618      	mov	r0, r3
 80030a6:	f000 fd55 	bl	8003b54 <RCC_SetFlashLatencyFromMSIRange>
 80030aa:	4603      	mov	r3, r0
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d001      	beq.n	80030b4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e383      	b.n	80037bc <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80030b4:	4b73      	ldr	r3, [pc, #460]	; (8003284 <HAL_RCC_OscConfig+0x270>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a72      	ldr	r2, [pc, #456]	; (8003284 <HAL_RCC_OscConfig+0x270>)
 80030ba:	f043 0308 	orr.w	r3, r3, #8
 80030be:	6013      	str	r3, [r2, #0]
 80030c0:	4b70      	ldr	r3, [pc, #448]	; (8003284 <HAL_RCC_OscConfig+0x270>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6a1b      	ldr	r3, [r3, #32]
 80030cc:	496d      	ldr	r1, [pc, #436]	; (8003284 <HAL_RCC_OscConfig+0x270>)
 80030ce:	4313      	orrs	r3, r2
 80030d0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80030d2:	4b6c      	ldr	r3, [pc, #432]	; (8003284 <HAL_RCC_OscConfig+0x270>)
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	69db      	ldr	r3, [r3, #28]
 80030de:	021b      	lsls	r3, r3, #8
 80030e0:	4968      	ldr	r1, [pc, #416]	; (8003284 <HAL_RCC_OscConfig+0x270>)
 80030e2:	4313      	orrs	r3, r2
 80030e4:	604b      	str	r3, [r1, #4]
 80030e6:	e025      	b.n	8003134 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80030e8:	4b66      	ldr	r3, [pc, #408]	; (8003284 <HAL_RCC_OscConfig+0x270>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a65      	ldr	r2, [pc, #404]	; (8003284 <HAL_RCC_OscConfig+0x270>)
 80030ee:	f043 0308 	orr.w	r3, r3, #8
 80030f2:	6013      	str	r3, [r2, #0]
 80030f4:	4b63      	ldr	r3, [pc, #396]	; (8003284 <HAL_RCC_OscConfig+0x270>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6a1b      	ldr	r3, [r3, #32]
 8003100:	4960      	ldr	r1, [pc, #384]	; (8003284 <HAL_RCC_OscConfig+0x270>)
 8003102:	4313      	orrs	r3, r2
 8003104:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003106:	4b5f      	ldr	r3, [pc, #380]	; (8003284 <HAL_RCC_OscConfig+0x270>)
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	69db      	ldr	r3, [r3, #28]
 8003112:	021b      	lsls	r3, r3, #8
 8003114:	495b      	ldr	r1, [pc, #364]	; (8003284 <HAL_RCC_OscConfig+0x270>)
 8003116:	4313      	orrs	r3, r2
 8003118:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800311a:	69bb      	ldr	r3, [r7, #24]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d109      	bne.n	8003134 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6a1b      	ldr	r3, [r3, #32]
 8003124:	4618      	mov	r0, r3
 8003126:	f000 fd15 	bl	8003b54 <RCC_SetFlashLatencyFromMSIRange>
 800312a:	4603      	mov	r3, r0
 800312c:	2b00      	cmp	r3, #0
 800312e:	d001      	beq.n	8003134 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003130:	2301      	movs	r3, #1
 8003132:	e343      	b.n	80037bc <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003134:	f000 fc4a 	bl	80039cc <HAL_RCC_GetSysClockFreq>
 8003138:	4602      	mov	r2, r0
 800313a:	4b52      	ldr	r3, [pc, #328]	; (8003284 <HAL_RCC_OscConfig+0x270>)
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	091b      	lsrs	r3, r3, #4
 8003140:	f003 030f 	and.w	r3, r3, #15
 8003144:	4950      	ldr	r1, [pc, #320]	; (8003288 <HAL_RCC_OscConfig+0x274>)
 8003146:	5ccb      	ldrb	r3, [r1, r3]
 8003148:	f003 031f 	and.w	r3, r3, #31
 800314c:	fa22 f303 	lsr.w	r3, r2, r3
 8003150:	4a4e      	ldr	r2, [pc, #312]	; (800328c <HAL_RCC_OscConfig+0x278>)
 8003152:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003154:	4b4e      	ldr	r3, [pc, #312]	; (8003290 <HAL_RCC_OscConfig+0x27c>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4618      	mov	r0, r3
 800315a:	f7fe fe89 	bl	8001e70 <HAL_InitTick>
 800315e:	4603      	mov	r3, r0
 8003160:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003162:	7bfb      	ldrb	r3, [r7, #15]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d052      	beq.n	800320e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003168:	7bfb      	ldrb	r3, [r7, #15]
 800316a:	e327      	b.n	80037bc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	699b      	ldr	r3, [r3, #24]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d032      	beq.n	80031da <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003174:	4b43      	ldr	r3, [pc, #268]	; (8003284 <HAL_RCC_OscConfig+0x270>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a42      	ldr	r2, [pc, #264]	; (8003284 <HAL_RCC_OscConfig+0x270>)
 800317a:	f043 0301 	orr.w	r3, r3, #1
 800317e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003180:	f7fe fec6 	bl	8001f10 <HAL_GetTick>
 8003184:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003186:	e008      	b.n	800319a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003188:	f7fe fec2 	bl	8001f10 <HAL_GetTick>
 800318c:	4602      	mov	r2, r0
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	2b02      	cmp	r3, #2
 8003194:	d901      	bls.n	800319a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003196:	2303      	movs	r3, #3
 8003198:	e310      	b.n	80037bc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800319a:	4b3a      	ldr	r3, [pc, #232]	; (8003284 <HAL_RCC_OscConfig+0x270>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f003 0302 	and.w	r3, r3, #2
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d0f0      	beq.n	8003188 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80031a6:	4b37      	ldr	r3, [pc, #220]	; (8003284 <HAL_RCC_OscConfig+0x270>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4a36      	ldr	r2, [pc, #216]	; (8003284 <HAL_RCC_OscConfig+0x270>)
 80031ac:	f043 0308 	orr.w	r3, r3, #8
 80031b0:	6013      	str	r3, [r2, #0]
 80031b2:	4b34      	ldr	r3, [pc, #208]	; (8003284 <HAL_RCC_OscConfig+0x270>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6a1b      	ldr	r3, [r3, #32]
 80031be:	4931      	ldr	r1, [pc, #196]	; (8003284 <HAL_RCC_OscConfig+0x270>)
 80031c0:	4313      	orrs	r3, r2
 80031c2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80031c4:	4b2f      	ldr	r3, [pc, #188]	; (8003284 <HAL_RCC_OscConfig+0x270>)
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	69db      	ldr	r3, [r3, #28]
 80031d0:	021b      	lsls	r3, r3, #8
 80031d2:	492c      	ldr	r1, [pc, #176]	; (8003284 <HAL_RCC_OscConfig+0x270>)
 80031d4:	4313      	orrs	r3, r2
 80031d6:	604b      	str	r3, [r1, #4]
 80031d8:	e01a      	b.n	8003210 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80031da:	4b2a      	ldr	r3, [pc, #168]	; (8003284 <HAL_RCC_OscConfig+0x270>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a29      	ldr	r2, [pc, #164]	; (8003284 <HAL_RCC_OscConfig+0x270>)
 80031e0:	f023 0301 	bic.w	r3, r3, #1
 80031e4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80031e6:	f7fe fe93 	bl	8001f10 <HAL_GetTick>
 80031ea:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80031ec:	e008      	b.n	8003200 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80031ee:	f7fe fe8f 	bl	8001f10 <HAL_GetTick>
 80031f2:	4602      	mov	r2, r0
 80031f4:	693b      	ldr	r3, [r7, #16]
 80031f6:	1ad3      	subs	r3, r2, r3
 80031f8:	2b02      	cmp	r3, #2
 80031fa:	d901      	bls.n	8003200 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80031fc:	2303      	movs	r3, #3
 80031fe:	e2dd      	b.n	80037bc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003200:	4b20      	ldr	r3, [pc, #128]	; (8003284 <HAL_RCC_OscConfig+0x270>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f003 0302 	and.w	r3, r3, #2
 8003208:	2b00      	cmp	r3, #0
 800320a:	d1f0      	bne.n	80031ee <HAL_RCC_OscConfig+0x1da>
 800320c:	e000      	b.n	8003210 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800320e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f003 0301 	and.w	r3, r3, #1
 8003218:	2b00      	cmp	r3, #0
 800321a:	d074      	beq.n	8003306 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800321c:	69bb      	ldr	r3, [r7, #24]
 800321e:	2b08      	cmp	r3, #8
 8003220:	d005      	beq.n	800322e <HAL_RCC_OscConfig+0x21a>
 8003222:	69bb      	ldr	r3, [r7, #24]
 8003224:	2b0c      	cmp	r3, #12
 8003226:	d10e      	bne.n	8003246 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003228:	697b      	ldr	r3, [r7, #20]
 800322a:	2b03      	cmp	r3, #3
 800322c:	d10b      	bne.n	8003246 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800322e:	4b15      	ldr	r3, [pc, #84]	; (8003284 <HAL_RCC_OscConfig+0x270>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003236:	2b00      	cmp	r3, #0
 8003238:	d064      	beq.n	8003304 <HAL_RCC_OscConfig+0x2f0>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d160      	bne.n	8003304 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003242:	2301      	movs	r3, #1
 8003244:	e2ba      	b.n	80037bc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800324e:	d106      	bne.n	800325e <HAL_RCC_OscConfig+0x24a>
 8003250:	4b0c      	ldr	r3, [pc, #48]	; (8003284 <HAL_RCC_OscConfig+0x270>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a0b      	ldr	r2, [pc, #44]	; (8003284 <HAL_RCC_OscConfig+0x270>)
 8003256:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800325a:	6013      	str	r3, [r2, #0]
 800325c:	e026      	b.n	80032ac <HAL_RCC_OscConfig+0x298>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003266:	d115      	bne.n	8003294 <HAL_RCC_OscConfig+0x280>
 8003268:	4b06      	ldr	r3, [pc, #24]	; (8003284 <HAL_RCC_OscConfig+0x270>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a05      	ldr	r2, [pc, #20]	; (8003284 <HAL_RCC_OscConfig+0x270>)
 800326e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003272:	6013      	str	r3, [r2, #0]
 8003274:	4b03      	ldr	r3, [pc, #12]	; (8003284 <HAL_RCC_OscConfig+0x270>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a02      	ldr	r2, [pc, #8]	; (8003284 <HAL_RCC_OscConfig+0x270>)
 800327a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800327e:	6013      	str	r3, [r2, #0]
 8003280:	e014      	b.n	80032ac <HAL_RCC_OscConfig+0x298>
 8003282:	bf00      	nop
 8003284:	40021000 	.word	0x40021000
 8003288:	08006d3c 	.word	0x08006d3c
 800328c:	20000054 	.word	0x20000054
 8003290:	20000058 	.word	0x20000058
 8003294:	4ba0      	ldr	r3, [pc, #640]	; (8003518 <HAL_RCC_OscConfig+0x504>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a9f      	ldr	r2, [pc, #636]	; (8003518 <HAL_RCC_OscConfig+0x504>)
 800329a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800329e:	6013      	str	r3, [r2, #0]
 80032a0:	4b9d      	ldr	r3, [pc, #628]	; (8003518 <HAL_RCC_OscConfig+0x504>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a9c      	ldr	r2, [pc, #624]	; (8003518 <HAL_RCC_OscConfig+0x504>)
 80032a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80032aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d013      	beq.n	80032dc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032b4:	f7fe fe2c 	bl	8001f10 <HAL_GetTick>
 80032b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032ba:	e008      	b.n	80032ce <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032bc:	f7fe fe28 	bl	8001f10 <HAL_GetTick>
 80032c0:	4602      	mov	r2, r0
 80032c2:	693b      	ldr	r3, [r7, #16]
 80032c4:	1ad3      	subs	r3, r2, r3
 80032c6:	2b64      	cmp	r3, #100	; 0x64
 80032c8:	d901      	bls.n	80032ce <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80032ca:	2303      	movs	r3, #3
 80032cc:	e276      	b.n	80037bc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032ce:	4b92      	ldr	r3, [pc, #584]	; (8003518 <HAL_RCC_OscConfig+0x504>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d0f0      	beq.n	80032bc <HAL_RCC_OscConfig+0x2a8>
 80032da:	e014      	b.n	8003306 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032dc:	f7fe fe18 	bl	8001f10 <HAL_GetTick>
 80032e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80032e2:	e008      	b.n	80032f6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032e4:	f7fe fe14 	bl	8001f10 <HAL_GetTick>
 80032e8:	4602      	mov	r2, r0
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	1ad3      	subs	r3, r2, r3
 80032ee:	2b64      	cmp	r3, #100	; 0x64
 80032f0:	d901      	bls.n	80032f6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80032f2:	2303      	movs	r3, #3
 80032f4:	e262      	b.n	80037bc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80032f6:	4b88      	ldr	r3, [pc, #544]	; (8003518 <HAL_RCC_OscConfig+0x504>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d1f0      	bne.n	80032e4 <HAL_RCC_OscConfig+0x2d0>
 8003302:	e000      	b.n	8003306 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003304:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f003 0302 	and.w	r3, r3, #2
 800330e:	2b00      	cmp	r3, #0
 8003310:	d060      	beq.n	80033d4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003312:	69bb      	ldr	r3, [r7, #24]
 8003314:	2b04      	cmp	r3, #4
 8003316:	d005      	beq.n	8003324 <HAL_RCC_OscConfig+0x310>
 8003318:	69bb      	ldr	r3, [r7, #24]
 800331a:	2b0c      	cmp	r3, #12
 800331c:	d119      	bne.n	8003352 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	2b02      	cmp	r3, #2
 8003322:	d116      	bne.n	8003352 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003324:	4b7c      	ldr	r3, [pc, #496]	; (8003518 <HAL_RCC_OscConfig+0x504>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800332c:	2b00      	cmp	r3, #0
 800332e:	d005      	beq.n	800333c <HAL_RCC_OscConfig+0x328>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	68db      	ldr	r3, [r3, #12]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d101      	bne.n	800333c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003338:	2301      	movs	r3, #1
 800333a:	e23f      	b.n	80037bc <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800333c:	4b76      	ldr	r3, [pc, #472]	; (8003518 <HAL_RCC_OscConfig+0x504>)
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	691b      	ldr	r3, [r3, #16]
 8003348:	061b      	lsls	r3, r3, #24
 800334a:	4973      	ldr	r1, [pc, #460]	; (8003518 <HAL_RCC_OscConfig+0x504>)
 800334c:	4313      	orrs	r3, r2
 800334e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003350:	e040      	b.n	80033d4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	68db      	ldr	r3, [r3, #12]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d023      	beq.n	80033a2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800335a:	4b6f      	ldr	r3, [pc, #444]	; (8003518 <HAL_RCC_OscConfig+0x504>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4a6e      	ldr	r2, [pc, #440]	; (8003518 <HAL_RCC_OscConfig+0x504>)
 8003360:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003364:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003366:	f7fe fdd3 	bl	8001f10 <HAL_GetTick>
 800336a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800336c:	e008      	b.n	8003380 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800336e:	f7fe fdcf 	bl	8001f10 <HAL_GetTick>
 8003372:	4602      	mov	r2, r0
 8003374:	693b      	ldr	r3, [r7, #16]
 8003376:	1ad3      	subs	r3, r2, r3
 8003378:	2b02      	cmp	r3, #2
 800337a:	d901      	bls.n	8003380 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800337c:	2303      	movs	r3, #3
 800337e:	e21d      	b.n	80037bc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003380:	4b65      	ldr	r3, [pc, #404]	; (8003518 <HAL_RCC_OscConfig+0x504>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003388:	2b00      	cmp	r3, #0
 800338a:	d0f0      	beq.n	800336e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800338c:	4b62      	ldr	r3, [pc, #392]	; (8003518 <HAL_RCC_OscConfig+0x504>)
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	691b      	ldr	r3, [r3, #16]
 8003398:	061b      	lsls	r3, r3, #24
 800339a:	495f      	ldr	r1, [pc, #380]	; (8003518 <HAL_RCC_OscConfig+0x504>)
 800339c:	4313      	orrs	r3, r2
 800339e:	604b      	str	r3, [r1, #4]
 80033a0:	e018      	b.n	80033d4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033a2:	4b5d      	ldr	r3, [pc, #372]	; (8003518 <HAL_RCC_OscConfig+0x504>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a5c      	ldr	r2, [pc, #368]	; (8003518 <HAL_RCC_OscConfig+0x504>)
 80033a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80033ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033ae:	f7fe fdaf 	bl	8001f10 <HAL_GetTick>
 80033b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80033b4:	e008      	b.n	80033c8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033b6:	f7fe fdab 	bl	8001f10 <HAL_GetTick>
 80033ba:	4602      	mov	r2, r0
 80033bc:	693b      	ldr	r3, [r7, #16]
 80033be:	1ad3      	subs	r3, r2, r3
 80033c0:	2b02      	cmp	r3, #2
 80033c2:	d901      	bls.n	80033c8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80033c4:	2303      	movs	r3, #3
 80033c6:	e1f9      	b.n	80037bc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80033c8:	4b53      	ldr	r3, [pc, #332]	; (8003518 <HAL_RCC_OscConfig+0x504>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d1f0      	bne.n	80033b6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f003 0308 	and.w	r3, r3, #8
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d03c      	beq.n	800345a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	695b      	ldr	r3, [r3, #20]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d01c      	beq.n	8003422 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033e8:	4b4b      	ldr	r3, [pc, #300]	; (8003518 <HAL_RCC_OscConfig+0x504>)
 80033ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80033ee:	4a4a      	ldr	r2, [pc, #296]	; (8003518 <HAL_RCC_OscConfig+0x504>)
 80033f0:	f043 0301 	orr.w	r3, r3, #1
 80033f4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033f8:	f7fe fd8a 	bl	8001f10 <HAL_GetTick>
 80033fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80033fe:	e008      	b.n	8003412 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003400:	f7fe fd86 	bl	8001f10 <HAL_GetTick>
 8003404:	4602      	mov	r2, r0
 8003406:	693b      	ldr	r3, [r7, #16]
 8003408:	1ad3      	subs	r3, r2, r3
 800340a:	2b02      	cmp	r3, #2
 800340c:	d901      	bls.n	8003412 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800340e:	2303      	movs	r3, #3
 8003410:	e1d4      	b.n	80037bc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003412:	4b41      	ldr	r3, [pc, #260]	; (8003518 <HAL_RCC_OscConfig+0x504>)
 8003414:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003418:	f003 0302 	and.w	r3, r3, #2
 800341c:	2b00      	cmp	r3, #0
 800341e:	d0ef      	beq.n	8003400 <HAL_RCC_OscConfig+0x3ec>
 8003420:	e01b      	b.n	800345a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003422:	4b3d      	ldr	r3, [pc, #244]	; (8003518 <HAL_RCC_OscConfig+0x504>)
 8003424:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003428:	4a3b      	ldr	r2, [pc, #236]	; (8003518 <HAL_RCC_OscConfig+0x504>)
 800342a:	f023 0301 	bic.w	r3, r3, #1
 800342e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003432:	f7fe fd6d 	bl	8001f10 <HAL_GetTick>
 8003436:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003438:	e008      	b.n	800344c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800343a:	f7fe fd69 	bl	8001f10 <HAL_GetTick>
 800343e:	4602      	mov	r2, r0
 8003440:	693b      	ldr	r3, [r7, #16]
 8003442:	1ad3      	subs	r3, r2, r3
 8003444:	2b02      	cmp	r3, #2
 8003446:	d901      	bls.n	800344c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003448:	2303      	movs	r3, #3
 800344a:	e1b7      	b.n	80037bc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800344c:	4b32      	ldr	r3, [pc, #200]	; (8003518 <HAL_RCC_OscConfig+0x504>)
 800344e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003452:	f003 0302 	and.w	r3, r3, #2
 8003456:	2b00      	cmp	r3, #0
 8003458:	d1ef      	bne.n	800343a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f003 0304 	and.w	r3, r3, #4
 8003462:	2b00      	cmp	r3, #0
 8003464:	f000 80a6 	beq.w	80035b4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003468:	2300      	movs	r3, #0
 800346a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800346c:	4b2a      	ldr	r3, [pc, #168]	; (8003518 <HAL_RCC_OscConfig+0x504>)
 800346e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003470:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003474:	2b00      	cmp	r3, #0
 8003476:	d10d      	bne.n	8003494 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003478:	4b27      	ldr	r3, [pc, #156]	; (8003518 <HAL_RCC_OscConfig+0x504>)
 800347a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800347c:	4a26      	ldr	r2, [pc, #152]	; (8003518 <HAL_RCC_OscConfig+0x504>)
 800347e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003482:	6593      	str	r3, [r2, #88]	; 0x58
 8003484:	4b24      	ldr	r3, [pc, #144]	; (8003518 <HAL_RCC_OscConfig+0x504>)
 8003486:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003488:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800348c:	60bb      	str	r3, [r7, #8]
 800348e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003490:	2301      	movs	r3, #1
 8003492:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003494:	4b21      	ldr	r3, [pc, #132]	; (800351c <HAL_RCC_OscConfig+0x508>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800349c:	2b00      	cmp	r3, #0
 800349e:	d118      	bne.n	80034d2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80034a0:	4b1e      	ldr	r3, [pc, #120]	; (800351c <HAL_RCC_OscConfig+0x508>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a1d      	ldr	r2, [pc, #116]	; (800351c <HAL_RCC_OscConfig+0x508>)
 80034a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034aa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034ac:	f7fe fd30 	bl	8001f10 <HAL_GetTick>
 80034b0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034b2:	e008      	b.n	80034c6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034b4:	f7fe fd2c 	bl	8001f10 <HAL_GetTick>
 80034b8:	4602      	mov	r2, r0
 80034ba:	693b      	ldr	r3, [r7, #16]
 80034bc:	1ad3      	subs	r3, r2, r3
 80034be:	2b02      	cmp	r3, #2
 80034c0:	d901      	bls.n	80034c6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80034c2:	2303      	movs	r3, #3
 80034c4:	e17a      	b.n	80037bc <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034c6:	4b15      	ldr	r3, [pc, #84]	; (800351c <HAL_RCC_OscConfig+0x508>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d0f0      	beq.n	80034b4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	2b01      	cmp	r3, #1
 80034d8:	d108      	bne.n	80034ec <HAL_RCC_OscConfig+0x4d8>
 80034da:	4b0f      	ldr	r3, [pc, #60]	; (8003518 <HAL_RCC_OscConfig+0x504>)
 80034dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034e0:	4a0d      	ldr	r2, [pc, #52]	; (8003518 <HAL_RCC_OscConfig+0x504>)
 80034e2:	f043 0301 	orr.w	r3, r3, #1
 80034e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80034ea:	e029      	b.n	8003540 <HAL_RCC_OscConfig+0x52c>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	689b      	ldr	r3, [r3, #8]
 80034f0:	2b05      	cmp	r3, #5
 80034f2:	d115      	bne.n	8003520 <HAL_RCC_OscConfig+0x50c>
 80034f4:	4b08      	ldr	r3, [pc, #32]	; (8003518 <HAL_RCC_OscConfig+0x504>)
 80034f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034fa:	4a07      	ldr	r2, [pc, #28]	; (8003518 <HAL_RCC_OscConfig+0x504>)
 80034fc:	f043 0304 	orr.w	r3, r3, #4
 8003500:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003504:	4b04      	ldr	r3, [pc, #16]	; (8003518 <HAL_RCC_OscConfig+0x504>)
 8003506:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800350a:	4a03      	ldr	r2, [pc, #12]	; (8003518 <HAL_RCC_OscConfig+0x504>)
 800350c:	f043 0301 	orr.w	r3, r3, #1
 8003510:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003514:	e014      	b.n	8003540 <HAL_RCC_OscConfig+0x52c>
 8003516:	bf00      	nop
 8003518:	40021000 	.word	0x40021000
 800351c:	40007000 	.word	0x40007000
 8003520:	4b9c      	ldr	r3, [pc, #624]	; (8003794 <HAL_RCC_OscConfig+0x780>)
 8003522:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003526:	4a9b      	ldr	r2, [pc, #620]	; (8003794 <HAL_RCC_OscConfig+0x780>)
 8003528:	f023 0301 	bic.w	r3, r3, #1
 800352c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003530:	4b98      	ldr	r3, [pc, #608]	; (8003794 <HAL_RCC_OscConfig+0x780>)
 8003532:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003536:	4a97      	ldr	r2, [pc, #604]	; (8003794 <HAL_RCC_OscConfig+0x780>)
 8003538:	f023 0304 	bic.w	r3, r3, #4
 800353c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	689b      	ldr	r3, [r3, #8]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d016      	beq.n	8003576 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003548:	f7fe fce2 	bl	8001f10 <HAL_GetTick>
 800354c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800354e:	e00a      	b.n	8003566 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003550:	f7fe fcde 	bl	8001f10 <HAL_GetTick>
 8003554:	4602      	mov	r2, r0
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	1ad3      	subs	r3, r2, r3
 800355a:	f241 3288 	movw	r2, #5000	; 0x1388
 800355e:	4293      	cmp	r3, r2
 8003560:	d901      	bls.n	8003566 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003562:	2303      	movs	r3, #3
 8003564:	e12a      	b.n	80037bc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003566:	4b8b      	ldr	r3, [pc, #556]	; (8003794 <HAL_RCC_OscConfig+0x780>)
 8003568:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800356c:	f003 0302 	and.w	r3, r3, #2
 8003570:	2b00      	cmp	r3, #0
 8003572:	d0ed      	beq.n	8003550 <HAL_RCC_OscConfig+0x53c>
 8003574:	e015      	b.n	80035a2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003576:	f7fe fccb 	bl	8001f10 <HAL_GetTick>
 800357a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800357c:	e00a      	b.n	8003594 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800357e:	f7fe fcc7 	bl	8001f10 <HAL_GetTick>
 8003582:	4602      	mov	r2, r0
 8003584:	693b      	ldr	r3, [r7, #16]
 8003586:	1ad3      	subs	r3, r2, r3
 8003588:	f241 3288 	movw	r2, #5000	; 0x1388
 800358c:	4293      	cmp	r3, r2
 800358e:	d901      	bls.n	8003594 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003590:	2303      	movs	r3, #3
 8003592:	e113      	b.n	80037bc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003594:	4b7f      	ldr	r3, [pc, #508]	; (8003794 <HAL_RCC_OscConfig+0x780>)
 8003596:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800359a:	f003 0302 	and.w	r3, r3, #2
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d1ed      	bne.n	800357e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80035a2:	7ffb      	ldrb	r3, [r7, #31]
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d105      	bne.n	80035b4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035a8:	4b7a      	ldr	r3, [pc, #488]	; (8003794 <HAL_RCC_OscConfig+0x780>)
 80035aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035ac:	4a79      	ldr	r2, [pc, #484]	; (8003794 <HAL_RCC_OscConfig+0x780>)
 80035ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035b2:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	f000 80fe 	beq.w	80037ba <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035c2:	2b02      	cmp	r3, #2
 80035c4:	f040 80d0 	bne.w	8003768 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80035c8:	4b72      	ldr	r3, [pc, #456]	; (8003794 <HAL_RCC_OscConfig+0x780>)
 80035ca:	68db      	ldr	r3, [r3, #12]
 80035cc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80035ce:	697b      	ldr	r3, [r7, #20]
 80035d0:	f003 0203 	and.w	r2, r3, #3
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035d8:	429a      	cmp	r2, r3
 80035da:	d130      	bne.n	800363e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035e6:	3b01      	subs	r3, #1
 80035e8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80035ea:	429a      	cmp	r2, r3
 80035ec:	d127      	bne.n	800363e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035f8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80035fa:	429a      	cmp	r2, r3
 80035fc:	d11f      	bne.n	800363e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80035fe:	697b      	ldr	r3, [r7, #20]
 8003600:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003604:	687a      	ldr	r2, [r7, #4]
 8003606:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003608:	2a07      	cmp	r2, #7
 800360a:	bf14      	ite	ne
 800360c:	2201      	movne	r2, #1
 800360e:	2200      	moveq	r2, #0
 8003610:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003612:	4293      	cmp	r3, r2
 8003614:	d113      	bne.n	800363e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003616:	697b      	ldr	r3, [r7, #20]
 8003618:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003620:	085b      	lsrs	r3, r3, #1
 8003622:	3b01      	subs	r3, #1
 8003624:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003626:	429a      	cmp	r2, r3
 8003628:	d109      	bne.n	800363e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800362a:	697b      	ldr	r3, [r7, #20]
 800362c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003634:	085b      	lsrs	r3, r3, #1
 8003636:	3b01      	subs	r3, #1
 8003638:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800363a:	429a      	cmp	r2, r3
 800363c:	d06e      	beq.n	800371c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800363e:	69bb      	ldr	r3, [r7, #24]
 8003640:	2b0c      	cmp	r3, #12
 8003642:	d069      	beq.n	8003718 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003644:	4b53      	ldr	r3, [pc, #332]	; (8003794 <HAL_RCC_OscConfig+0x780>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800364c:	2b00      	cmp	r3, #0
 800364e:	d105      	bne.n	800365c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003650:	4b50      	ldr	r3, [pc, #320]	; (8003794 <HAL_RCC_OscConfig+0x780>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003658:	2b00      	cmp	r3, #0
 800365a:	d001      	beq.n	8003660 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	e0ad      	b.n	80037bc <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003660:	4b4c      	ldr	r3, [pc, #304]	; (8003794 <HAL_RCC_OscConfig+0x780>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a4b      	ldr	r2, [pc, #300]	; (8003794 <HAL_RCC_OscConfig+0x780>)
 8003666:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800366a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800366c:	f7fe fc50 	bl	8001f10 <HAL_GetTick>
 8003670:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003672:	e008      	b.n	8003686 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003674:	f7fe fc4c 	bl	8001f10 <HAL_GetTick>
 8003678:	4602      	mov	r2, r0
 800367a:	693b      	ldr	r3, [r7, #16]
 800367c:	1ad3      	subs	r3, r2, r3
 800367e:	2b02      	cmp	r3, #2
 8003680:	d901      	bls.n	8003686 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003682:	2303      	movs	r3, #3
 8003684:	e09a      	b.n	80037bc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003686:	4b43      	ldr	r3, [pc, #268]	; (8003794 <HAL_RCC_OscConfig+0x780>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800368e:	2b00      	cmp	r3, #0
 8003690:	d1f0      	bne.n	8003674 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003692:	4b40      	ldr	r3, [pc, #256]	; (8003794 <HAL_RCC_OscConfig+0x780>)
 8003694:	68da      	ldr	r2, [r3, #12]
 8003696:	4b40      	ldr	r3, [pc, #256]	; (8003798 <HAL_RCC_OscConfig+0x784>)
 8003698:	4013      	ands	r3, r2
 800369a:	687a      	ldr	r2, [r7, #4]
 800369c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800369e:	687a      	ldr	r2, [r7, #4]
 80036a0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80036a2:	3a01      	subs	r2, #1
 80036a4:	0112      	lsls	r2, r2, #4
 80036a6:	4311      	orrs	r1, r2
 80036a8:	687a      	ldr	r2, [r7, #4]
 80036aa:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80036ac:	0212      	lsls	r2, r2, #8
 80036ae:	4311      	orrs	r1, r2
 80036b0:	687a      	ldr	r2, [r7, #4]
 80036b2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80036b4:	0852      	lsrs	r2, r2, #1
 80036b6:	3a01      	subs	r2, #1
 80036b8:	0552      	lsls	r2, r2, #21
 80036ba:	4311      	orrs	r1, r2
 80036bc:	687a      	ldr	r2, [r7, #4]
 80036be:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80036c0:	0852      	lsrs	r2, r2, #1
 80036c2:	3a01      	subs	r2, #1
 80036c4:	0652      	lsls	r2, r2, #25
 80036c6:	4311      	orrs	r1, r2
 80036c8:	687a      	ldr	r2, [r7, #4]
 80036ca:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80036cc:	0912      	lsrs	r2, r2, #4
 80036ce:	0452      	lsls	r2, r2, #17
 80036d0:	430a      	orrs	r2, r1
 80036d2:	4930      	ldr	r1, [pc, #192]	; (8003794 <HAL_RCC_OscConfig+0x780>)
 80036d4:	4313      	orrs	r3, r2
 80036d6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80036d8:	4b2e      	ldr	r3, [pc, #184]	; (8003794 <HAL_RCC_OscConfig+0x780>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a2d      	ldr	r2, [pc, #180]	; (8003794 <HAL_RCC_OscConfig+0x780>)
 80036de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80036e2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80036e4:	4b2b      	ldr	r3, [pc, #172]	; (8003794 <HAL_RCC_OscConfig+0x780>)
 80036e6:	68db      	ldr	r3, [r3, #12]
 80036e8:	4a2a      	ldr	r2, [pc, #168]	; (8003794 <HAL_RCC_OscConfig+0x780>)
 80036ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80036ee:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80036f0:	f7fe fc0e 	bl	8001f10 <HAL_GetTick>
 80036f4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036f6:	e008      	b.n	800370a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036f8:	f7fe fc0a 	bl	8001f10 <HAL_GetTick>
 80036fc:	4602      	mov	r2, r0
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	1ad3      	subs	r3, r2, r3
 8003702:	2b02      	cmp	r3, #2
 8003704:	d901      	bls.n	800370a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003706:	2303      	movs	r3, #3
 8003708:	e058      	b.n	80037bc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800370a:	4b22      	ldr	r3, [pc, #136]	; (8003794 <HAL_RCC_OscConfig+0x780>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003712:	2b00      	cmp	r3, #0
 8003714:	d0f0      	beq.n	80036f8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003716:	e050      	b.n	80037ba <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003718:	2301      	movs	r3, #1
 800371a:	e04f      	b.n	80037bc <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800371c:	4b1d      	ldr	r3, [pc, #116]	; (8003794 <HAL_RCC_OscConfig+0x780>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003724:	2b00      	cmp	r3, #0
 8003726:	d148      	bne.n	80037ba <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003728:	4b1a      	ldr	r3, [pc, #104]	; (8003794 <HAL_RCC_OscConfig+0x780>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a19      	ldr	r2, [pc, #100]	; (8003794 <HAL_RCC_OscConfig+0x780>)
 800372e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003732:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003734:	4b17      	ldr	r3, [pc, #92]	; (8003794 <HAL_RCC_OscConfig+0x780>)
 8003736:	68db      	ldr	r3, [r3, #12]
 8003738:	4a16      	ldr	r2, [pc, #88]	; (8003794 <HAL_RCC_OscConfig+0x780>)
 800373a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800373e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003740:	f7fe fbe6 	bl	8001f10 <HAL_GetTick>
 8003744:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003746:	e008      	b.n	800375a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003748:	f7fe fbe2 	bl	8001f10 <HAL_GetTick>
 800374c:	4602      	mov	r2, r0
 800374e:	693b      	ldr	r3, [r7, #16]
 8003750:	1ad3      	subs	r3, r2, r3
 8003752:	2b02      	cmp	r3, #2
 8003754:	d901      	bls.n	800375a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003756:	2303      	movs	r3, #3
 8003758:	e030      	b.n	80037bc <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800375a:	4b0e      	ldr	r3, [pc, #56]	; (8003794 <HAL_RCC_OscConfig+0x780>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003762:	2b00      	cmp	r3, #0
 8003764:	d0f0      	beq.n	8003748 <HAL_RCC_OscConfig+0x734>
 8003766:	e028      	b.n	80037ba <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003768:	69bb      	ldr	r3, [r7, #24]
 800376a:	2b0c      	cmp	r3, #12
 800376c:	d023      	beq.n	80037b6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800376e:	4b09      	ldr	r3, [pc, #36]	; (8003794 <HAL_RCC_OscConfig+0x780>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4a08      	ldr	r2, [pc, #32]	; (8003794 <HAL_RCC_OscConfig+0x780>)
 8003774:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003778:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800377a:	f7fe fbc9 	bl	8001f10 <HAL_GetTick>
 800377e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003780:	e00c      	b.n	800379c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003782:	f7fe fbc5 	bl	8001f10 <HAL_GetTick>
 8003786:	4602      	mov	r2, r0
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	1ad3      	subs	r3, r2, r3
 800378c:	2b02      	cmp	r3, #2
 800378e:	d905      	bls.n	800379c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003790:	2303      	movs	r3, #3
 8003792:	e013      	b.n	80037bc <HAL_RCC_OscConfig+0x7a8>
 8003794:	40021000 	.word	0x40021000
 8003798:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800379c:	4b09      	ldr	r3, [pc, #36]	; (80037c4 <HAL_RCC_OscConfig+0x7b0>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d1ec      	bne.n	8003782 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80037a8:	4b06      	ldr	r3, [pc, #24]	; (80037c4 <HAL_RCC_OscConfig+0x7b0>)
 80037aa:	68da      	ldr	r2, [r3, #12]
 80037ac:	4905      	ldr	r1, [pc, #20]	; (80037c4 <HAL_RCC_OscConfig+0x7b0>)
 80037ae:	4b06      	ldr	r3, [pc, #24]	; (80037c8 <HAL_RCC_OscConfig+0x7b4>)
 80037b0:	4013      	ands	r3, r2
 80037b2:	60cb      	str	r3, [r1, #12]
 80037b4:	e001      	b.n	80037ba <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80037b6:	2301      	movs	r3, #1
 80037b8:	e000      	b.n	80037bc <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80037ba:	2300      	movs	r3, #0
}
 80037bc:	4618      	mov	r0, r3
 80037be:	3720      	adds	r7, #32
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bd80      	pop	{r7, pc}
 80037c4:	40021000 	.word	0x40021000
 80037c8:	feeefffc 	.word	0xfeeefffc

080037cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b084      	sub	sp, #16
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
 80037d4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d101      	bne.n	80037e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80037dc:	2301      	movs	r3, #1
 80037de:	e0e7      	b.n	80039b0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80037e0:	4b75      	ldr	r3, [pc, #468]	; (80039b8 <HAL_RCC_ClockConfig+0x1ec>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f003 0307 	and.w	r3, r3, #7
 80037e8:	683a      	ldr	r2, [r7, #0]
 80037ea:	429a      	cmp	r2, r3
 80037ec:	d910      	bls.n	8003810 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037ee:	4b72      	ldr	r3, [pc, #456]	; (80039b8 <HAL_RCC_ClockConfig+0x1ec>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f023 0207 	bic.w	r2, r3, #7
 80037f6:	4970      	ldr	r1, [pc, #448]	; (80039b8 <HAL_RCC_ClockConfig+0x1ec>)
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	4313      	orrs	r3, r2
 80037fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037fe:	4b6e      	ldr	r3, [pc, #440]	; (80039b8 <HAL_RCC_ClockConfig+0x1ec>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f003 0307 	and.w	r3, r3, #7
 8003806:	683a      	ldr	r2, [r7, #0]
 8003808:	429a      	cmp	r2, r3
 800380a:	d001      	beq.n	8003810 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800380c:	2301      	movs	r3, #1
 800380e:	e0cf      	b.n	80039b0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f003 0302 	and.w	r3, r3, #2
 8003818:	2b00      	cmp	r3, #0
 800381a:	d010      	beq.n	800383e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	689a      	ldr	r2, [r3, #8]
 8003820:	4b66      	ldr	r3, [pc, #408]	; (80039bc <HAL_RCC_ClockConfig+0x1f0>)
 8003822:	689b      	ldr	r3, [r3, #8]
 8003824:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003828:	429a      	cmp	r2, r3
 800382a:	d908      	bls.n	800383e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800382c:	4b63      	ldr	r3, [pc, #396]	; (80039bc <HAL_RCC_ClockConfig+0x1f0>)
 800382e:	689b      	ldr	r3, [r3, #8]
 8003830:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	4960      	ldr	r1, [pc, #384]	; (80039bc <HAL_RCC_ClockConfig+0x1f0>)
 800383a:	4313      	orrs	r3, r2
 800383c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f003 0301 	and.w	r3, r3, #1
 8003846:	2b00      	cmp	r3, #0
 8003848:	d04c      	beq.n	80038e4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	2b03      	cmp	r3, #3
 8003850:	d107      	bne.n	8003862 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003852:	4b5a      	ldr	r3, [pc, #360]	; (80039bc <HAL_RCC_ClockConfig+0x1f0>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800385a:	2b00      	cmp	r3, #0
 800385c:	d121      	bne.n	80038a2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800385e:	2301      	movs	r3, #1
 8003860:	e0a6      	b.n	80039b0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	2b02      	cmp	r3, #2
 8003868:	d107      	bne.n	800387a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800386a:	4b54      	ldr	r3, [pc, #336]	; (80039bc <HAL_RCC_ClockConfig+0x1f0>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003872:	2b00      	cmp	r3, #0
 8003874:	d115      	bne.n	80038a2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	e09a      	b.n	80039b0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d107      	bne.n	8003892 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003882:	4b4e      	ldr	r3, [pc, #312]	; (80039bc <HAL_RCC_ClockConfig+0x1f0>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f003 0302 	and.w	r3, r3, #2
 800388a:	2b00      	cmp	r3, #0
 800388c:	d109      	bne.n	80038a2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	e08e      	b.n	80039b0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003892:	4b4a      	ldr	r3, [pc, #296]	; (80039bc <HAL_RCC_ClockConfig+0x1f0>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800389a:	2b00      	cmp	r3, #0
 800389c:	d101      	bne.n	80038a2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800389e:	2301      	movs	r3, #1
 80038a0:	e086      	b.n	80039b0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80038a2:	4b46      	ldr	r3, [pc, #280]	; (80039bc <HAL_RCC_ClockConfig+0x1f0>)
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	f023 0203 	bic.w	r2, r3, #3
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	4943      	ldr	r1, [pc, #268]	; (80039bc <HAL_RCC_ClockConfig+0x1f0>)
 80038b0:	4313      	orrs	r3, r2
 80038b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038b4:	f7fe fb2c 	bl	8001f10 <HAL_GetTick>
 80038b8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038ba:	e00a      	b.n	80038d2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038bc:	f7fe fb28 	bl	8001f10 <HAL_GetTick>
 80038c0:	4602      	mov	r2, r0
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	1ad3      	subs	r3, r2, r3
 80038c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d901      	bls.n	80038d2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80038ce:	2303      	movs	r3, #3
 80038d0:	e06e      	b.n	80039b0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038d2:	4b3a      	ldr	r3, [pc, #232]	; (80039bc <HAL_RCC_ClockConfig+0x1f0>)
 80038d4:	689b      	ldr	r3, [r3, #8]
 80038d6:	f003 020c 	and.w	r2, r3, #12
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	009b      	lsls	r3, r3, #2
 80038e0:	429a      	cmp	r2, r3
 80038e2:	d1eb      	bne.n	80038bc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f003 0302 	and.w	r3, r3, #2
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d010      	beq.n	8003912 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	689a      	ldr	r2, [r3, #8]
 80038f4:	4b31      	ldr	r3, [pc, #196]	; (80039bc <HAL_RCC_ClockConfig+0x1f0>)
 80038f6:	689b      	ldr	r3, [r3, #8]
 80038f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80038fc:	429a      	cmp	r2, r3
 80038fe:	d208      	bcs.n	8003912 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003900:	4b2e      	ldr	r3, [pc, #184]	; (80039bc <HAL_RCC_ClockConfig+0x1f0>)
 8003902:	689b      	ldr	r3, [r3, #8]
 8003904:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	689b      	ldr	r3, [r3, #8]
 800390c:	492b      	ldr	r1, [pc, #172]	; (80039bc <HAL_RCC_ClockConfig+0x1f0>)
 800390e:	4313      	orrs	r3, r2
 8003910:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003912:	4b29      	ldr	r3, [pc, #164]	; (80039b8 <HAL_RCC_ClockConfig+0x1ec>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f003 0307 	and.w	r3, r3, #7
 800391a:	683a      	ldr	r2, [r7, #0]
 800391c:	429a      	cmp	r2, r3
 800391e:	d210      	bcs.n	8003942 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003920:	4b25      	ldr	r3, [pc, #148]	; (80039b8 <HAL_RCC_ClockConfig+0x1ec>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f023 0207 	bic.w	r2, r3, #7
 8003928:	4923      	ldr	r1, [pc, #140]	; (80039b8 <HAL_RCC_ClockConfig+0x1ec>)
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	4313      	orrs	r3, r2
 800392e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003930:	4b21      	ldr	r3, [pc, #132]	; (80039b8 <HAL_RCC_ClockConfig+0x1ec>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f003 0307 	and.w	r3, r3, #7
 8003938:	683a      	ldr	r2, [r7, #0]
 800393a:	429a      	cmp	r2, r3
 800393c:	d001      	beq.n	8003942 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	e036      	b.n	80039b0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f003 0304 	and.w	r3, r3, #4
 800394a:	2b00      	cmp	r3, #0
 800394c:	d008      	beq.n	8003960 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800394e:	4b1b      	ldr	r3, [pc, #108]	; (80039bc <HAL_RCC_ClockConfig+0x1f0>)
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	68db      	ldr	r3, [r3, #12]
 800395a:	4918      	ldr	r1, [pc, #96]	; (80039bc <HAL_RCC_ClockConfig+0x1f0>)
 800395c:	4313      	orrs	r3, r2
 800395e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f003 0308 	and.w	r3, r3, #8
 8003968:	2b00      	cmp	r3, #0
 800396a:	d009      	beq.n	8003980 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800396c:	4b13      	ldr	r3, [pc, #76]	; (80039bc <HAL_RCC_ClockConfig+0x1f0>)
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	691b      	ldr	r3, [r3, #16]
 8003978:	00db      	lsls	r3, r3, #3
 800397a:	4910      	ldr	r1, [pc, #64]	; (80039bc <HAL_RCC_ClockConfig+0x1f0>)
 800397c:	4313      	orrs	r3, r2
 800397e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003980:	f000 f824 	bl	80039cc <HAL_RCC_GetSysClockFreq>
 8003984:	4602      	mov	r2, r0
 8003986:	4b0d      	ldr	r3, [pc, #52]	; (80039bc <HAL_RCC_ClockConfig+0x1f0>)
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	091b      	lsrs	r3, r3, #4
 800398c:	f003 030f 	and.w	r3, r3, #15
 8003990:	490b      	ldr	r1, [pc, #44]	; (80039c0 <HAL_RCC_ClockConfig+0x1f4>)
 8003992:	5ccb      	ldrb	r3, [r1, r3]
 8003994:	f003 031f 	and.w	r3, r3, #31
 8003998:	fa22 f303 	lsr.w	r3, r2, r3
 800399c:	4a09      	ldr	r2, [pc, #36]	; (80039c4 <HAL_RCC_ClockConfig+0x1f8>)
 800399e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80039a0:	4b09      	ldr	r3, [pc, #36]	; (80039c8 <HAL_RCC_ClockConfig+0x1fc>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4618      	mov	r0, r3
 80039a6:	f7fe fa63 	bl	8001e70 <HAL_InitTick>
 80039aa:	4603      	mov	r3, r0
 80039ac:	72fb      	strb	r3, [r7, #11]

  return status;
 80039ae:	7afb      	ldrb	r3, [r7, #11]
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	3710      	adds	r7, #16
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bd80      	pop	{r7, pc}
 80039b8:	40022000 	.word	0x40022000
 80039bc:	40021000 	.word	0x40021000
 80039c0:	08006d3c 	.word	0x08006d3c
 80039c4:	20000054 	.word	0x20000054
 80039c8:	20000058 	.word	0x20000058

080039cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b089      	sub	sp, #36	; 0x24
 80039d0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80039d2:	2300      	movs	r3, #0
 80039d4:	61fb      	str	r3, [r7, #28]
 80039d6:	2300      	movs	r3, #0
 80039d8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80039da:	4b3e      	ldr	r3, [pc, #248]	; (8003ad4 <HAL_RCC_GetSysClockFreq+0x108>)
 80039dc:	689b      	ldr	r3, [r3, #8]
 80039de:	f003 030c 	and.w	r3, r3, #12
 80039e2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80039e4:	4b3b      	ldr	r3, [pc, #236]	; (8003ad4 <HAL_RCC_GetSysClockFreq+0x108>)
 80039e6:	68db      	ldr	r3, [r3, #12]
 80039e8:	f003 0303 	and.w	r3, r3, #3
 80039ec:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d005      	beq.n	8003a00 <HAL_RCC_GetSysClockFreq+0x34>
 80039f4:	693b      	ldr	r3, [r7, #16]
 80039f6:	2b0c      	cmp	r3, #12
 80039f8:	d121      	bne.n	8003a3e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	2b01      	cmp	r3, #1
 80039fe:	d11e      	bne.n	8003a3e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003a00:	4b34      	ldr	r3, [pc, #208]	; (8003ad4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f003 0308 	and.w	r3, r3, #8
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d107      	bne.n	8003a1c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003a0c:	4b31      	ldr	r3, [pc, #196]	; (8003ad4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a12:	0a1b      	lsrs	r3, r3, #8
 8003a14:	f003 030f 	and.w	r3, r3, #15
 8003a18:	61fb      	str	r3, [r7, #28]
 8003a1a:	e005      	b.n	8003a28 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003a1c:	4b2d      	ldr	r3, [pc, #180]	; (8003ad4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	091b      	lsrs	r3, r3, #4
 8003a22:	f003 030f 	and.w	r3, r3, #15
 8003a26:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003a28:	4a2b      	ldr	r2, [pc, #172]	; (8003ad8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003a2a:	69fb      	ldr	r3, [r7, #28]
 8003a2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a30:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a32:	693b      	ldr	r3, [r7, #16]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d10d      	bne.n	8003a54 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003a38:	69fb      	ldr	r3, [r7, #28]
 8003a3a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a3c:	e00a      	b.n	8003a54 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003a3e:	693b      	ldr	r3, [r7, #16]
 8003a40:	2b04      	cmp	r3, #4
 8003a42:	d102      	bne.n	8003a4a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003a44:	4b25      	ldr	r3, [pc, #148]	; (8003adc <HAL_RCC_GetSysClockFreq+0x110>)
 8003a46:	61bb      	str	r3, [r7, #24]
 8003a48:	e004      	b.n	8003a54 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003a4a:	693b      	ldr	r3, [r7, #16]
 8003a4c:	2b08      	cmp	r3, #8
 8003a4e:	d101      	bne.n	8003a54 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003a50:	4b23      	ldr	r3, [pc, #140]	; (8003ae0 <HAL_RCC_GetSysClockFreq+0x114>)
 8003a52:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003a54:	693b      	ldr	r3, [r7, #16]
 8003a56:	2b0c      	cmp	r3, #12
 8003a58:	d134      	bne.n	8003ac4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003a5a:	4b1e      	ldr	r3, [pc, #120]	; (8003ad4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a5c:	68db      	ldr	r3, [r3, #12]
 8003a5e:	f003 0303 	and.w	r3, r3, #3
 8003a62:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	2b02      	cmp	r3, #2
 8003a68:	d003      	beq.n	8003a72 <HAL_RCC_GetSysClockFreq+0xa6>
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	2b03      	cmp	r3, #3
 8003a6e:	d003      	beq.n	8003a78 <HAL_RCC_GetSysClockFreq+0xac>
 8003a70:	e005      	b.n	8003a7e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003a72:	4b1a      	ldr	r3, [pc, #104]	; (8003adc <HAL_RCC_GetSysClockFreq+0x110>)
 8003a74:	617b      	str	r3, [r7, #20]
      break;
 8003a76:	e005      	b.n	8003a84 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003a78:	4b19      	ldr	r3, [pc, #100]	; (8003ae0 <HAL_RCC_GetSysClockFreq+0x114>)
 8003a7a:	617b      	str	r3, [r7, #20]
      break;
 8003a7c:	e002      	b.n	8003a84 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003a7e:	69fb      	ldr	r3, [r7, #28]
 8003a80:	617b      	str	r3, [r7, #20]
      break;
 8003a82:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003a84:	4b13      	ldr	r3, [pc, #76]	; (8003ad4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a86:	68db      	ldr	r3, [r3, #12]
 8003a88:	091b      	lsrs	r3, r3, #4
 8003a8a:	f003 0307 	and.w	r3, r3, #7
 8003a8e:	3301      	adds	r3, #1
 8003a90:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003a92:	4b10      	ldr	r3, [pc, #64]	; (8003ad4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a94:	68db      	ldr	r3, [r3, #12]
 8003a96:	0a1b      	lsrs	r3, r3, #8
 8003a98:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003a9c:	697a      	ldr	r2, [r7, #20]
 8003a9e:	fb03 f202 	mul.w	r2, r3, r2
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aa8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003aaa:	4b0a      	ldr	r3, [pc, #40]	; (8003ad4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003aac:	68db      	ldr	r3, [r3, #12]
 8003aae:	0e5b      	lsrs	r3, r3, #25
 8003ab0:	f003 0303 	and.w	r3, r3, #3
 8003ab4:	3301      	adds	r3, #1
 8003ab6:	005b      	lsls	r3, r3, #1
 8003ab8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003aba:	697a      	ldr	r2, [r7, #20]
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ac2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003ac4:	69bb      	ldr	r3, [r7, #24]
}
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	3724      	adds	r7, #36	; 0x24
 8003aca:	46bd      	mov	sp, r7
 8003acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad0:	4770      	bx	lr
 8003ad2:	bf00      	nop
 8003ad4:	40021000 	.word	0x40021000
 8003ad8:	08006d54 	.word	0x08006d54
 8003adc:	00f42400 	.word	0x00f42400
 8003ae0:	007a1200 	.word	0x007a1200

08003ae4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ae8:	4b03      	ldr	r3, [pc, #12]	; (8003af8 <HAL_RCC_GetHCLKFreq+0x14>)
 8003aea:	681b      	ldr	r3, [r3, #0]
}
 8003aec:	4618      	mov	r0, r3
 8003aee:	46bd      	mov	sp, r7
 8003af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af4:	4770      	bx	lr
 8003af6:	bf00      	nop
 8003af8:	20000054 	.word	0x20000054

08003afc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003b00:	f7ff fff0 	bl	8003ae4 <HAL_RCC_GetHCLKFreq>
 8003b04:	4602      	mov	r2, r0
 8003b06:	4b06      	ldr	r3, [pc, #24]	; (8003b20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b08:	689b      	ldr	r3, [r3, #8]
 8003b0a:	0a1b      	lsrs	r3, r3, #8
 8003b0c:	f003 0307 	and.w	r3, r3, #7
 8003b10:	4904      	ldr	r1, [pc, #16]	; (8003b24 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003b12:	5ccb      	ldrb	r3, [r1, r3]
 8003b14:	f003 031f 	and.w	r3, r3, #31
 8003b18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	bd80      	pop	{r7, pc}
 8003b20:	40021000 	.word	0x40021000
 8003b24:	08006d4c 	.word	0x08006d4c

08003b28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003b2c:	f7ff ffda 	bl	8003ae4 <HAL_RCC_GetHCLKFreq>
 8003b30:	4602      	mov	r2, r0
 8003b32:	4b06      	ldr	r3, [pc, #24]	; (8003b4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b34:	689b      	ldr	r3, [r3, #8]
 8003b36:	0adb      	lsrs	r3, r3, #11
 8003b38:	f003 0307 	and.w	r3, r3, #7
 8003b3c:	4904      	ldr	r1, [pc, #16]	; (8003b50 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003b3e:	5ccb      	ldrb	r3, [r1, r3]
 8003b40:	f003 031f 	and.w	r3, r3, #31
 8003b44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b48:	4618      	mov	r0, r3
 8003b4a:	bd80      	pop	{r7, pc}
 8003b4c:	40021000 	.word	0x40021000
 8003b50:	08006d4c 	.word	0x08006d4c

08003b54 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b086      	sub	sp, #24
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003b60:	4b2a      	ldr	r3, [pc, #168]	; (8003c0c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d003      	beq.n	8003b74 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003b6c:	f7ff f9ee 	bl	8002f4c <HAL_PWREx_GetVoltageRange>
 8003b70:	6178      	str	r0, [r7, #20]
 8003b72:	e014      	b.n	8003b9e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003b74:	4b25      	ldr	r3, [pc, #148]	; (8003c0c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b78:	4a24      	ldr	r2, [pc, #144]	; (8003c0c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b7e:	6593      	str	r3, [r2, #88]	; 0x58
 8003b80:	4b22      	ldr	r3, [pc, #136]	; (8003c0c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b88:	60fb      	str	r3, [r7, #12]
 8003b8a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003b8c:	f7ff f9de 	bl	8002f4c <HAL_PWREx_GetVoltageRange>
 8003b90:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003b92:	4b1e      	ldr	r3, [pc, #120]	; (8003c0c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b96:	4a1d      	ldr	r2, [pc, #116]	; (8003c0c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b98:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b9c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b9e:	697b      	ldr	r3, [r7, #20]
 8003ba0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ba4:	d10b      	bne.n	8003bbe <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2b80      	cmp	r3, #128	; 0x80
 8003baa:	d919      	bls.n	8003be0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2ba0      	cmp	r3, #160	; 0xa0
 8003bb0:	d902      	bls.n	8003bb8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003bb2:	2302      	movs	r3, #2
 8003bb4:	613b      	str	r3, [r7, #16]
 8003bb6:	e013      	b.n	8003be0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003bb8:	2301      	movs	r3, #1
 8003bba:	613b      	str	r3, [r7, #16]
 8003bbc:	e010      	b.n	8003be0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2b80      	cmp	r3, #128	; 0x80
 8003bc2:	d902      	bls.n	8003bca <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003bc4:	2303      	movs	r3, #3
 8003bc6:	613b      	str	r3, [r7, #16]
 8003bc8:	e00a      	b.n	8003be0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2b80      	cmp	r3, #128	; 0x80
 8003bce:	d102      	bne.n	8003bd6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003bd0:	2302      	movs	r3, #2
 8003bd2:	613b      	str	r3, [r7, #16]
 8003bd4:	e004      	b.n	8003be0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2b70      	cmp	r3, #112	; 0x70
 8003bda:	d101      	bne.n	8003be0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003bdc:	2301      	movs	r3, #1
 8003bde:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003be0:	4b0b      	ldr	r3, [pc, #44]	; (8003c10 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f023 0207 	bic.w	r2, r3, #7
 8003be8:	4909      	ldr	r1, [pc, #36]	; (8003c10 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	4313      	orrs	r3, r2
 8003bee:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003bf0:	4b07      	ldr	r3, [pc, #28]	; (8003c10 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f003 0307 	and.w	r3, r3, #7
 8003bf8:	693a      	ldr	r2, [r7, #16]
 8003bfa:	429a      	cmp	r2, r3
 8003bfc:	d001      	beq.n	8003c02 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	e000      	b.n	8003c04 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003c02:	2300      	movs	r3, #0
}
 8003c04:	4618      	mov	r0, r3
 8003c06:	3718      	adds	r7, #24
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	bd80      	pop	{r7, pc}
 8003c0c:	40021000 	.word	0x40021000
 8003c10:	40022000 	.word	0x40022000

08003c14 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b086      	sub	sp, #24
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003c20:	2300      	movs	r3, #0
 8003c22:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d041      	beq.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003c34:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003c38:	d02a      	beq.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003c3a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003c3e:	d824      	bhi.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003c40:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003c44:	d008      	beq.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003c46:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003c4a:	d81e      	bhi.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d00a      	beq.n	8003c66 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003c50:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003c54:	d010      	beq.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003c56:	e018      	b.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003c58:	4b86      	ldr	r3, [pc, #536]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c5a:	68db      	ldr	r3, [r3, #12]
 8003c5c:	4a85      	ldr	r2, [pc, #532]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c5e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c62:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003c64:	e015      	b.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	3304      	adds	r3, #4
 8003c6a:	2100      	movs	r1, #0
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	f000 facb 	bl	8004208 <RCCEx_PLLSAI1_Config>
 8003c72:	4603      	mov	r3, r0
 8003c74:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003c76:	e00c      	b.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	3320      	adds	r3, #32
 8003c7c:	2100      	movs	r1, #0
 8003c7e:	4618      	mov	r0, r3
 8003c80:	f000 fbb6 	bl	80043f0 <RCCEx_PLLSAI2_Config>
 8003c84:	4603      	mov	r3, r0
 8003c86:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003c88:	e003      	b.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	74fb      	strb	r3, [r7, #19]
      break;
 8003c8e:	e000      	b.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003c90:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003c92:	7cfb      	ldrb	r3, [r7, #19]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d10b      	bne.n	8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003c98:	4b76      	ldr	r3, [pc, #472]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c9e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003ca6:	4973      	ldr	r1, [pc, #460]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003cae:	e001      	b.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cb0:	7cfb      	ldrb	r3, [r7, #19]
 8003cb2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d041      	beq.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003cc4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003cc8:	d02a      	beq.n	8003d20 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003cca:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003cce:	d824      	bhi.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003cd0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003cd4:	d008      	beq.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003cd6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003cda:	d81e      	bhi.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d00a      	beq.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003ce0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003ce4:	d010      	beq.n	8003d08 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003ce6:	e018      	b.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003ce8:	4b62      	ldr	r3, [pc, #392]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cea:	68db      	ldr	r3, [r3, #12]
 8003cec:	4a61      	ldr	r2, [pc, #388]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003cf2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003cf4:	e015      	b.n	8003d22 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	3304      	adds	r3, #4
 8003cfa:	2100      	movs	r1, #0
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	f000 fa83 	bl	8004208 <RCCEx_PLLSAI1_Config>
 8003d02:	4603      	mov	r3, r0
 8003d04:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003d06:	e00c      	b.n	8003d22 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	3320      	adds	r3, #32
 8003d0c:	2100      	movs	r1, #0
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f000 fb6e 	bl	80043f0 <RCCEx_PLLSAI2_Config>
 8003d14:	4603      	mov	r3, r0
 8003d16:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003d18:	e003      	b.n	8003d22 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	74fb      	strb	r3, [r7, #19]
      break;
 8003d1e:	e000      	b.n	8003d22 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003d20:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d22:	7cfb      	ldrb	r3, [r7, #19]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d10b      	bne.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003d28:	4b52      	ldr	r3, [pc, #328]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d2e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003d36:	494f      	ldr	r1, [pc, #316]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003d3e:	e001      	b.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d40:	7cfb      	ldrb	r3, [r7, #19]
 8003d42:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	f000 80a0 	beq.w	8003e92 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d52:	2300      	movs	r3, #0
 8003d54:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003d56:	4b47      	ldr	r3, [pc, #284]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d101      	bne.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003d62:	2301      	movs	r3, #1
 8003d64:	e000      	b.n	8003d68 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003d66:	2300      	movs	r3, #0
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d00d      	beq.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d6c:	4b41      	ldr	r3, [pc, #260]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d70:	4a40      	ldr	r2, [pc, #256]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d76:	6593      	str	r3, [r2, #88]	; 0x58
 8003d78:	4b3e      	ldr	r3, [pc, #248]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d80:	60bb      	str	r3, [r7, #8]
 8003d82:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d84:	2301      	movs	r3, #1
 8003d86:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d88:	4b3b      	ldr	r3, [pc, #236]	; (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4a3a      	ldr	r2, [pc, #232]	; (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003d8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d92:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003d94:	f7fe f8bc 	bl	8001f10 <HAL_GetTick>
 8003d98:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003d9a:	e009      	b.n	8003db0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d9c:	f7fe f8b8 	bl	8001f10 <HAL_GetTick>
 8003da0:	4602      	mov	r2, r0
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	1ad3      	subs	r3, r2, r3
 8003da6:	2b02      	cmp	r3, #2
 8003da8:	d902      	bls.n	8003db0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003daa:	2303      	movs	r3, #3
 8003dac:	74fb      	strb	r3, [r7, #19]
        break;
 8003dae:	e005      	b.n	8003dbc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003db0:	4b31      	ldr	r3, [pc, #196]	; (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d0ef      	beq.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003dbc:	7cfb      	ldrb	r3, [r7, #19]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d15c      	bne.n	8003e7c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003dc2:	4b2c      	ldr	r3, [pc, #176]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dc8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003dcc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d01f      	beq.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003dda:	697a      	ldr	r2, [r7, #20]
 8003ddc:	429a      	cmp	r2, r3
 8003dde:	d019      	beq.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003de0:	4b24      	ldr	r3, [pc, #144]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003de2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003de6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003dea:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003dec:	4b21      	ldr	r3, [pc, #132]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003df2:	4a20      	ldr	r2, [pc, #128]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003df4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003df8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003dfc:	4b1d      	ldr	r3, [pc, #116]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e02:	4a1c      	ldr	r2, [pc, #112]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e04:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e08:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003e0c:	4a19      	ldr	r2, [pc, #100]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e0e:	697b      	ldr	r3, [r7, #20]
 8003e10:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	f003 0301 	and.w	r3, r3, #1
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d016      	beq.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e1e:	f7fe f877 	bl	8001f10 <HAL_GetTick>
 8003e22:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e24:	e00b      	b.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e26:	f7fe f873 	bl	8001f10 <HAL_GetTick>
 8003e2a:	4602      	mov	r2, r0
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	1ad3      	subs	r3, r2, r3
 8003e30:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d902      	bls.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003e38:	2303      	movs	r3, #3
 8003e3a:	74fb      	strb	r3, [r7, #19]
            break;
 8003e3c:	e006      	b.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e3e:	4b0d      	ldr	r3, [pc, #52]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e44:	f003 0302 	and.w	r3, r3, #2
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d0ec      	beq.n	8003e26 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003e4c:	7cfb      	ldrb	r3, [r7, #19]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d10c      	bne.n	8003e6c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003e52:	4b08      	ldr	r3, [pc, #32]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e58:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003e62:	4904      	ldr	r1, [pc, #16]	; (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e64:	4313      	orrs	r3, r2
 8003e66:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003e6a:	e009      	b.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003e6c:	7cfb      	ldrb	r3, [r7, #19]
 8003e6e:	74bb      	strb	r3, [r7, #18]
 8003e70:	e006      	b.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003e72:	bf00      	nop
 8003e74:	40021000 	.word	0x40021000
 8003e78:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e7c:	7cfb      	ldrb	r3, [r7, #19]
 8003e7e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003e80:	7c7b      	ldrb	r3, [r7, #17]
 8003e82:	2b01      	cmp	r3, #1
 8003e84:	d105      	bne.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e86:	4b9e      	ldr	r3, [pc, #632]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e8a:	4a9d      	ldr	r2, [pc, #628]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e8c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e90:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f003 0301 	and.w	r3, r3, #1
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d00a      	beq.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003e9e:	4b98      	ldr	r3, [pc, #608]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ea0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ea4:	f023 0203 	bic.w	r2, r3, #3
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003eac:	4994      	ldr	r1, [pc, #592]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f003 0302 	and.w	r3, r3, #2
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d00a      	beq.n	8003ed6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003ec0:	4b8f      	ldr	r3, [pc, #572]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ec2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ec6:	f023 020c 	bic.w	r2, r3, #12
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ece:	498c      	ldr	r1, [pc, #560]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f003 0304 	and.w	r3, r3, #4
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d00a      	beq.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003ee2:	4b87      	ldr	r3, [pc, #540]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ee4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ee8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ef0:	4983      	ldr	r1, [pc, #524]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f003 0308 	and.w	r3, r3, #8
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d00a      	beq.n	8003f1a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003f04:	4b7e      	ldr	r3, [pc, #504]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f0a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f12:	497b      	ldr	r1, [pc, #492]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f14:	4313      	orrs	r3, r2
 8003f16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f003 0310 	and.w	r3, r3, #16
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d00a      	beq.n	8003f3c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003f26:	4b76      	ldr	r3, [pc, #472]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f2c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f34:	4972      	ldr	r1, [pc, #456]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f36:	4313      	orrs	r3, r2
 8003f38:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f003 0320 	and.w	r3, r3, #32
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d00a      	beq.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003f48:	4b6d      	ldr	r3, [pc, #436]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f4e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f56:	496a      	ldr	r1, [pc, #424]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d00a      	beq.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003f6a:	4b65      	ldr	r3, [pc, #404]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f70:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f78:	4961      	ldr	r1, [pc, #388]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d00a      	beq.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003f8c:	4b5c      	ldr	r3, [pc, #368]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f92:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f9a:	4959      	ldr	r1, [pc, #356]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d00a      	beq.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003fae:	4b54      	ldr	r3, [pc, #336]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fb4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fbc:	4950      	ldr	r1, [pc, #320]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d00a      	beq.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003fd0:	4b4b      	ldr	r3, [pc, #300]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fd6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fde:	4948      	ldr	r1, [pc, #288]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d00a      	beq.n	8004008 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003ff2:	4b43      	ldr	r3, [pc, #268]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ff8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004000:	493f      	ldr	r1, [pc, #252]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004002:	4313      	orrs	r3, r2
 8004004:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004010:	2b00      	cmp	r3, #0
 8004012:	d028      	beq.n	8004066 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004014:	4b3a      	ldr	r3, [pc, #232]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004016:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800401a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004022:	4937      	ldr	r1, [pc, #220]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004024:	4313      	orrs	r3, r2
 8004026:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800402e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004032:	d106      	bne.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004034:	4b32      	ldr	r3, [pc, #200]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004036:	68db      	ldr	r3, [r3, #12]
 8004038:	4a31      	ldr	r2, [pc, #196]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800403a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800403e:	60d3      	str	r3, [r2, #12]
 8004040:	e011      	b.n	8004066 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004046:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800404a:	d10c      	bne.n	8004066 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	3304      	adds	r3, #4
 8004050:	2101      	movs	r1, #1
 8004052:	4618      	mov	r0, r3
 8004054:	f000 f8d8 	bl	8004208 <RCCEx_PLLSAI1_Config>
 8004058:	4603      	mov	r3, r0
 800405a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800405c:	7cfb      	ldrb	r3, [r7, #19]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d001      	beq.n	8004066 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004062:	7cfb      	ldrb	r3, [r7, #19]
 8004064:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800406e:	2b00      	cmp	r3, #0
 8004070:	d028      	beq.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004072:	4b23      	ldr	r3, [pc, #140]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004074:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004078:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004080:	491f      	ldr	r1, [pc, #124]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004082:	4313      	orrs	r3, r2
 8004084:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800408c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004090:	d106      	bne.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004092:	4b1b      	ldr	r3, [pc, #108]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004094:	68db      	ldr	r3, [r3, #12]
 8004096:	4a1a      	ldr	r2, [pc, #104]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004098:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800409c:	60d3      	str	r3, [r2, #12]
 800409e:	e011      	b.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040a4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80040a8:	d10c      	bne.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	3304      	adds	r3, #4
 80040ae:	2101      	movs	r1, #1
 80040b0:	4618      	mov	r0, r3
 80040b2:	f000 f8a9 	bl	8004208 <RCCEx_PLLSAI1_Config>
 80040b6:	4603      	mov	r3, r0
 80040b8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80040ba:	7cfb      	ldrb	r3, [r7, #19]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d001      	beq.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80040c0:	7cfb      	ldrb	r3, [r7, #19]
 80040c2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d02b      	beq.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80040d0:	4b0b      	ldr	r3, [pc, #44]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040d6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040de:	4908      	ldr	r1, [pc, #32]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040e0:	4313      	orrs	r3, r2
 80040e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040ea:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80040ee:	d109      	bne.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80040f0:	4b03      	ldr	r3, [pc, #12]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040f2:	68db      	ldr	r3, [r3, #12]
 80040f4:	4a02      	ldr	r2, [pc, #8]	; (8004100 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040f6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80040fa:	60d3      	str	r3, [r2, #12]
 80040fc:	e014      	b.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80040fe:	bf00      	nop
 8004100:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004108:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800410c:	d10c      	bne.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	3304      	adds	r3, #4
 8004112:	2101      	movs	r1, #1
 8004114:	4618      	mov	r0, r3
 8004116:	f000 f877 	bl	8004208 <RCCEx_PLLSAI1_Config>
 800411a:	4603      	mov	r3, r0
 800411c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800411e:	7cfb      	ldrb	r3, [r7, #19]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d001      	beq.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004124:	7cfb      	ldrb	r3, [r7, #19]
 8004126:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004130:	2b00      	cmp	r3, #0
 8004132:	d02f      	beq.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004134:	4b2b      	ldr	r3, [pc, #172]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004136:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800413a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004142:	4928      	ldr	r1, [pc, #160]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004144:	4313      	orrs	r3, r2
 8004146:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800414e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004152:	d10d      	bne.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	3304      	adds	r3, #4
 8004158:	2102      	movs	r1, #2
 800415a:	4618      	mov	r0, r3
 800415c:	f000 f854 	bl	8004208 <RCCEx_PLLSAI1_Config>
 8004160:	4603      	mov	r3, r0
 8004162:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004164:	7cfb      	ldrb	r3, [r7, #19]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d014      	beq.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800416a:	7cfb      	ldrb	r3, [r7, #19]
 800416c:	74bb      	strb	r3, [r7, #18]
 800416e:	e011      	b.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004174:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004178:	d10c      	bne.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	3320      	adds	r3, #32
 800417e:	2102      	movs	r1, #2
 8004180:	4618      	mov	r0, r3
 8004182:	f000 f935 	bl	80043f0 <RCCEx_PLLSAI2_Config>
 8004186:	4603      	mov	r3, r0
 8004188:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800418a:	7cfb      	ldrb	r3, [r7, #19]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d001      	beq.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004190:	7cfb      	ldrb	r3, [r7, #19]
 8004192:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800419c:	2b00      	cmp	r3, #0
 800419e:	d00a      	beq.n	80041b6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80041a0:	4b10      	ldr	r3, [pc, #64]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80041a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041a6:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80041ae:	490d      	ldr	r1, [pc, #52]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80041b0:	4313      	orrs	r3, r2
 80041b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d00b      	beq.n	80041da <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80041c2:	4b08      	ldr	r3, [pc, #32]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80041c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041c8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80041d2:	4904      	ldr	r1, [pc, #16]	; (80041e4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80041d4:	4313      	orrs	r3, r2
 80041d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80041da:	7cbb      	ldrb	r3, [r7, #18]
}
 80041dc:	4618      	mov	r0, r3
 80041de:	3718      	adds	r7, #24
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bd80      	pop	{r7, pc}
 80041e4:	40021000 	.word	0x40021000

080041e8 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80041e8:	b480      	push	{r7}
 80041ea:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80041ec:	4b05      	ldr	r3, [pc, #20]	; (8004204 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4a04      	ldr	r2, [pc, #16]	; (8004204 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80041f2:	f043 0304 	orr.w	r3, r3, #4
 80041f6:	6013      	str	r3, [r2, #0]
}
 80041f8:	bf00      	nop
 80041fa:	46bd      	mov	sp, r7
 80041fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004200:	4770      	bx	lr
 8004202:	bf00      	nop
 8004204:	40021000 	.word	0x40021000

08004208 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b084      	sub	sp, #16
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
 8004210:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004212:	2300      	movs	r3, #0
 8004214:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004216:	4b75      	ldr	r3, [pc, #468]	; (80043ec <RCCEx_PLLSAI1_Config+0x1e4>)
 8004218:	68db      	ldr	r3, [r3, #12]
 800421a:	f003 0303 	and.w	r3, r3, #3
 800421e:	2b00      	cmp	r3, #0
 8004220:	d018      	beq.n	8004254 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004222:	4b72      	ldr	r3, [pc, #456]	; (80043ec <RCCEx_PLLSAI1_Config+0x1e4>)
 8004224:	68db      	ldr	r3, [r3, #12]
 8004226:	f003 0203 	and.w	r2, r3, #3
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	429a      	cmp	r2, r3
 8004230:	d10d      	bne.n	800424e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
       ||
 8004236:	2b00      	cmp	r3, #0
 8004238:	d009      	beq.n	800424e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800423a:	4b6c      	ldr	r3, [pc, #432]	; (80043ec <RCCEx_PLLSAI1_Config+0x1e4>)
 800423c:	68db      	ldr	r3, [r3, #12]
 800423e:	091b      	lsrs	r3, r3, #4
 8004240:	f003 0307 	and.w	r3, r3, #7
 8004244:	1c5a      	adds	r2, r3, #1
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	685b      	ldr	r3, [r3, #4]
       ||
 800424a:	429a      	cmp	r2, r3
 800424c:	d047      	beq.n	80042de <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	73fb      	strb	r3, [r7, #15]
 8004252:	e044      	b.n	80042de <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	2b03      	cmp	r3, #3
 800425a:	d018      	beq.n	800428e <RCCEx_PLLSAI1_Config+0x86>
 800425c:	2b03      	cmp	r3, #3
 800425e:	d825      	bhi.n	80042ac <RCCEx_PLLSAI1_Config+0xa4>
 8004260:	2b01      	cmp	r3, #1
 8004262:	d002      	beq.n	800426a <RCCEx_PLLSAI1_Config+0x62>
 8004264:	2b02      	cmp	r3, #2
 8004266:	d009      	beq.n	800427c <RCCEx_PLLSAI1_Config+0x74>
 8004268:	e020      	b.n	80042ac <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800426a:	4b60      	ldr	r3, [pc, #384]	; (80043ec <RCCEx_PLLSAI1_Config+0x1e4>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f003 0302 	and.w	r3, r3, #2
 8004272:	2b00      	cmp	r3, #0
 8004274:	d11d      	bne.n	80042b2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004276:	2301      	movs	r3, #1
 8004278:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800427a:	e01a      	b.n	80042b2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800427c:	4b5b      	ldr	r3, [pc, #364]	; (80043ec <RCCEx_PLLSAI1_Config+0x1e4>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004284:	2b00      	cmp	r3, #0
 8004286:	d116      	bne.n	80042b6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004288:	2301      	movs	r3, #1
 800428a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800428c:	e013      	b.n	80042b6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800428e:	4b57      	ldr	r3, [pc, #348]	; (80043ec <RCCEx_PLLSAI1_Config+0x1e4>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004296:	2b00      	cmp	r3, #0
 8004298:	d10f      	bne.n	80042ba <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800429a:	4b54      	ldr	r3, [pc, #336]	; (80043ec <RCCEx_PLLSAI1_Config+0x1e4>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d109      	bne.n	80042ba <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80042a6:	2301      	movs	r3, #1
 80042a8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80042aa:	e006      	b.n	80042ba <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80042ac:	2301      	movs	r3, #1
 80042ae:	73fb      	strb	r3, [r7, #15]
      break;
 80042b0:	e004      	b.n	80042bc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80042b2:	bf00      	nop
 80042b4:	e002      	b.n	80042bc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80042b6:	bf00      	nop
 80042b8:	e000      	b.n	80042bc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80042ba:	bf00      	nop
    }

    if(status == HAL_OK)
 80042bc:	7bfb      	ldrb	r3, [r7, #15]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d10d      	bne.n	80042de <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80042c2:	4b4a      	ldr	r3, [pc, #296]	; (80043ec <RCCEx_PLLSAI1_Config+0x1e4>)
 80042c4:	68db      	ldr	r3, [r3, #12]
 80042c6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6819      	ldr	r1, [r3, #0]
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	3b01      	subs	r3, #1
 80042d4:	011b      	lsls	r3, r3, #4
 80042d6:	430b      	orrs	r3, r1
 80042d8:	4944      	ldr	r1, [pc, #272]	; (80043ec <RCCEx_PLLSAI1_Config+0x1e4>)
 80042da:	4313      	orrs	r3, r2
 80042dc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80042de:	7bfb      	ldrb	r3, [r7, #15]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d17d      	bne.n	80043e0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80042e4:	4b41      	ldr	r3, [pc, #260]	; (80043ec <RCCEx_PLLSAI1_Config+0x1e4>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a40      	ldr	r2, [pc, #256]	; (80043ec <RCCEx_PLLSAI1_Config+0x1e4>)
 80042ea:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80042ee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042f0:	f7fd fe0e 	bl	8001f10 <HAL_GetTick>
 80042f4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80042f6:	e009      	b.n	800430c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80042f8:	f7fd fe0a 	bl	8001f10 <HAL_GetTick>
 80042fc:	4602      	mov	r2, r0
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	1ad3      	subs	r3, r2, r3
 8004302:	2b02      	cmp	r3, #2
 8004304:	d902      	bls.n	800430c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004306:	2303      	movs	r3, #3
 8004308:	73fb      	strb	r3, [r7, #15]
        break;
 800430a:	e005      	b.n	8004318 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800430c:	4b37      	ldr	r3, [pc, #220]	; (80043ec <RCCEx_PLLSAI1_Config+0x1e4>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004314:	2b00      	cmp	r3, #0
 8004316:	d1ef      	bne.n	80042f8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004318:	7bfb      	ldrb	r3, [r7, #15]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d160      	bne.n	80043e0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d111      	bne.n	8004348 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004324:	4b31      	ldr	r3, [pc, #196]	; (80043ec <RCCEx_PLLSAI1_Config+0x1e4>)
 8004326:	691b      	ldr	r3, [r3, #16]
 8004328:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800432c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004330:	687a      	ldr	r2, [r7, #4]
 8004332:	6892      	ldr	r2, [r2, #8]
 8004334:	0211      	lsls	r1, r2, #8
 8004336:	687a      	ldr	r2, [r7, #4]
 8004338:	68d2      	ldr	r2, [r2, #12]
 800433a:	0912      	lsrs	r2, r2, #4
 800433c:	0452      	lsls	r2, r2, #17
 800433e:	430a      	orrs	r2, r1
 8004340:	492a      	ldr	r1, [pc, #168]	; (80043ec <RCCEx_PLLSAI1_Config+0x1e4>)
 8004342:	4313      	orrs	r3, r2
 8004344:	610b      	str	r3, [r1, #16]
 8004346:	e027      	b.n	8004398 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	2b01      	cmp	r3, #1
 800434c:	d112      	bne.n	8004374 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800434e:	4b27      	ldr	r3, [pc, #156]	; (80043ec <RCCEx_PLLSAI1_Config+0x1e4>)
 8004350:	691b      	ldr	r3, [r3, #16]
 8004352:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004356:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800435a:	687a      	ldr	r2, [r7, #4]
 800435c:	6892      	ldr	r2, [r2, #8]
 800435e:	0211      	lsls	r1, r2, #8
 8004360:	687a      	ldr	r2, [r7, #4]
 8004362:	6912      	ldr	r2, [r2, #16]
 8004364:	0852      	lsrs	r2, r2, #1
 8004366:	3a01      	subs	r2, #1
 8004368:	0552      	lsls	r2, r2, #21
 800436a:	430a      	orrs	r2, r1
 800436c:	491f      	ldr	r1, [pc, #124]	; (80043ec <RCCEx_PLLSAI1_Config+0x1e4>)
 800436e:	4313      	orrs	r3, r2
 8004370:	610b      	str	r3, [r1, #16]
 8004372:	e011      	b.n	8004398 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004374:	4b1d      	ldr	r3, [pc, #116]	; (80043ec <RCCEx_PLLSAI1_Config+0x1e4>)
 8004376:	691b      	ldr	r3, [r3, #16]
 8004378:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800437c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004380:	687a      	ldr	r2, [r7, #4]
 8004382:	6892      	ldr	r2, [r2, #8]
 8004384:	0211      	lsls	r1, r2, #8
 8004386:	687a      	ldr	r2, [r7, #4]
 8004388:	6952      	ldr	r2, [r2, #20]
 800438a:	0852      	lsrs	r2, r2, #1
 800438c:	3a01      	subs	r2, #1
 800438e:	0652      	lsls	r2, r2, #25
 8004390:	430a      	orrs	r2, r1
 8004392:	4916      	ldr	r1, [pc, #88]	; (80043ec <RCCEx_PLLSAI1_Config+0x1e4>)
 8004394:	4313      	orrs	r3, r2
 8004396:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004398:	4b14      	ldr	r3, [pc, #80]	; (80043ec <RCCEx_PLLSAI1_Config+0x1e4>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a13      	ldr	r2, [pc, #76]	; (80043ec <RCCEx_PLLSAI1_Config+0x1e4>)
 800439e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80043a2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043a4:	f7fd fdb4 	bl	8001f10 <HAL_GetTick>
 80043a8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80043aa:	e009      	b.n	80043c0 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80043ac:	f7fd fdb0 	bl	8001f10 <HAL_GetTick>
 80043b0:	4602      	mov	r2, r0
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	1ad3      	subs	r3, r2, r3
 80043b6:	2b02      	cmp	r3, #2
 80043b8:	d902      	bls.n	80043c0 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80043ba:	2303      	movs	r3, #3
 80043bc:	73fb      	strb	r3, [r7, #15]
          break;
 80043be:	e005      	b.n	80043cc <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80043c0:	4b0a      	ldr	r3, [pc, #40]	; (80043ec <RCCEx_PLLSAI1_Config+0x1e4>)
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d0ef      	beq.n	80043ac <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80043cc:	7bfb      	ldrb	r3, [r7, #15]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d106      	bne.n	80043e0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80043d2:	4b06      	ldr	r3, [pc, #24]	; (80043ec <RCCEx_PLLSAI1_Config+0x1e4>)
 80043d4:	691a      	ldr	r2, [r3, #16]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	699b      	ldr	r3, [r3, #24]
 80043da:	4904      	ldr	r1, [pc, #16]	; (80043ec <RCCEx_PLLSAI1_Config+0x1e4>)
 80043dc:	4313      	orrs	r3, r2
 80043de:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80043e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80043e2:	4618      	mov	r0, r3
 80043e4:	3710      	adds	r7, #16
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bd80      	pop	{r7, pc}
 80043ea:	bf00      	nop
 80043ec:	40021000 	.word	0x40021000

080043f0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b084      	sub	sp, #16
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
 80043f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80043fa:	2300      	movs	r3, #0
 80043fc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80043fe:	4b6a      	ldr	r3, [pc, #424]	; (80045a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004400:	68db      	ldr	r3, [r3, #12]
 8004402:	f003 0303 	and.w	r3, r3, #3
 8004406:	2b00      	cmp	r3, #0
 8004408:	d018      	beq.n	800443c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800440a:	4b67      	ldr	r3, [pc, #412]	; (80045a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800440c:	68db      	ldr	r3, [r3, #12]
 800440e:	f003 0203 	and.w	r2, r3, #3
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	429a      	cmp	r2, r3
 8004418:	d10d      	bne.n	8004436 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
       ||
 800441e:	2b00      	cmp	r3, #0
 8004420:	d009      	beq.n	8004436 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004422:	4b61      	ldr	r3, [pc, #388]	; (80045a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004424:	68db      	ldr	r3, [r3, #12]
 8004426:	091b      	lsrs	r3, r3, #4
 8004428:	f003 0307 	and.w	r3, r3, #7
 800442c:	1c5a      	adds	r2, r3, #1
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	685b      	ldr	r3, [r3, #4]
       ||
 8004432:	429a      	cmp	r2, r3
 8004434:	d047      	beq.n	80044c6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004436:	2301      	movs	r3, #1
 8004438:	73fb      	strb	r3, [r7, #15]
 800443a:	e044      	b.n	80044c6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	2b03      	cmp	r3, #3
 8004442:	d018      	beq.n	8004476 <RCCEx_PLLSAI2_Config+0x86>
 8004444:	2b03      	cmp	r3, #3
 8004446:	d825      	bhi.n	8004494 <RCCEx_PLLSAI2_Config+0xa4>
 8004448:	2b01      	cmp	r3, #1
 800444a:	d002      	beq.n	8004452 <RCCEx_PLLSAI2_Config+0x62>
 800444c:	2b02      	cmp	r3, #2
 800444e:	d009      	beq.n	8004464 <RCCEx_PLLSAI2_Config+0x74>
 8004450:	e020      	b.n	8004494 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004452:	4b55      	ldr	r3, [pc, #340]	; (80045a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f003 0302 	and.w	r3, r3, #2
 800445a:	2b00      	cmp	r3, #0
 800445c:	d11d      	bne.n	800449a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004462:	e01a      	b.n	800449a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004464:	4b50      	ldr	r3, [pc, #320]	; (80045a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800446c:	2b00      	cmp	r3, #0
 800446e:	d116      	bne.n	800449e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004470:	2301      	movs	r3, #1
 8004472:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004474:	e013      	b.n	800449e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004476:	4b4c      	ldr	r3, [pc, #304]	; (80045a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800447e:	2b00      	cmp	r3, #0
 8004480:	d10f      	bne.n	80044a2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004482:	4b49      	ldr	r3, [pc, #292]	; (80045a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800448a:	2b00      	cmp	r3, #0
 800448c:	d109      	bne.n	80044a2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004492:	e006      	b.n	80044a2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004494:	2301      	movs	r3, #1
 8004496:	73fb      	strb	r3, [r7, #15]
      break;
 8004498:	e004      	b.n	80044a4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800449a:	bf00      	nop
 800449c:	e002      	b.n	80044a4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800449e:	bf00      	nop
 80044a0:	e000      	b.n	80044a4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80044a2:	bf00      	nop
    }

    if(status == HAL_OK)
 80044a4:	7bfb      	ldrb	r3, [r7, #15]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d10d      	bne.n	80044c6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80044aa:	4b3f      	ldr	r3, [pc, #252]	; (80045a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044ac:	68db      	ldr	r3, [r3, #12]
 80044ae:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6819      	ldr	r1, [r3, #0]
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	3b01      	subs	r3, #1
 80044bc:	011b      	lsls	r3, r3, #4
 80044be:	430b      	orrs	r3, r1
 80044c0:	4939      	ldr	r1, [pc, #228]	; (80045a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044c2:	4313      	orrs	r3, r2
 80044c4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80044c6:	7bfb      	ldrb	r3, [r7, #15]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d167      	bne.n	800459c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80044cc:	4b36      	ldr	r3, [pc, #216]	; (80045a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a35      	ldr	r2, [pc, #212]	; (80045a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80044d6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044d8:	f7fd fd1a 	bl	8001f10 <HAL_GetTick>
 80044dc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80044de:	e009      	b.n	80044f4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80044e0:	f7fd fd16 	bl	8001f10 <HAL_GetTick>
 80044e4:	4602      	mov	r2, r0
 80044e6:	68bb      	ldr	r3, [r7, #8]
 80044e8:	1ad3      	subs	r3, r2, r3
 80044ea:	2b02      	cmp	r3, #2
 80044ec:	d902      	bls.n	80044f4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80044ee:	2303      	movs	r3, #3
 80044f0:	73fb      	strb	r3, [r7, #15]
        break;
 80044f2:	e005      	b.n	8004500 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80044f4:	4b2c      	ldr	r3, [pc, #176]	; (80045a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d1ef      	bne.n	80044e0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004500:	7bfb      	ldrb	r3, [r7, #15]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d14a      	bne.n	800459c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d111      	bne.n	8004530 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800450c:	4b26      	ldr	r3, [pc, #152]	; (80045a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800450e:	695b      	ldr	r3, [r3, #20]
 8004510:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004514:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004518:	687a      	ldr	r2, [r7, #4]
 800451a:	6892      	ldr	r2, [r2, #8]
 800451c:	0211      	lsls	r1, r2, #8
 800451e:	687a      	ldr	r2, [r7, #4]
 8004520:	68d2      	ldr	r2, [r2, #12]
 8004522:	0912      	lsrs	r2, r2, #4
 8004524:	0452      	lsls	r2, r2, #17
 8004526:	430a      	orrs	r2, r1
 8004528:	491f      	ldr	r1, [pc, #124]	; (80045a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800452a:	4313      	orrs	r3, r2
 800452c:	614b      	str	r3, [r1, #20]
 800452e:	e011      	b.n	8004554 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004530:	4b1d      	ldr	r3, [pc, #116]	; (80045a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004532:	695b      	ldr	r3, [r3, #20]
 8004534:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004538:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800453c:	687a      	ldr	r2, [r7, #4]
 800453e:	6892      	ldr	r2, [r2, #8]
 8004540:	0211      	lsls	r1, r2, #8
 8004542:	687a      	ldr	r2, [r7, #4]
 8004544:	6912      	ldr	r2, [r2, #16]
 8004546:	0852      	lsrs	r2, r2, #1
 8004548:	3a01      	subs	r2, #1
 800454a:	0652      	lsls	r2, r2, #25
 800454c:	430a      	orrs	r2, r1
 800454e:	4916      	ldr	r1, [pc, #88]	; (80045a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004550:	4313      	orrs	r3, r2
 8004552:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004554:	4b14      	ldr	r3, [pc, #80]	; (80045a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4a13      	ldr	r2, [pc, #76]	; (80045a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800455a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800455e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004560:	f7fd fcd6 	bl	8001f10 <HAL_GetTick>
 8004564:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004566:	e009      	b.n	800457c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004568:	f7fd fcd2 	bl	8001f10 <HAL_GetTick>
 800456c:	4602      	mov	r2, r0
 800456e:	68bb      	ldr	r3, [r7, #8]
 8004570:	1ad3      	subs	r3, r2, r3
 8004572:	2b02      	cmp	r3, #2
 8004574:	d902      	bls.n	800457c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004576:	2303      	movs	r3, #3
 8004578:	73fb      	strb	r3, [r7, #15]
          break;
 800457a:	e005      	b.n	8004588 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800457c:	4b0a      	ldr	r3, [pc, #40]	; (80045a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004584:	2b00      	cmp	r3, #0
 8004586:	d0ef      	beq.n	8004568 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004588:	7bfb      	ldrb	r3, [r7, #15]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d106      	bne.n	800459c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800458e:	4b06      	ldr	r3, [pc, #24]	; (80045a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004590:	695a      	ldr	r2, [r3, #20]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	695b      	ldr	r3, [r3, #20]
 8004596:	4904      	ldr	r1, [pc, #16]	; (80045a8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004598:	4313      	orrs	r3, r2
 800459a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800459c:	7bfb      	ldrb	r3, [r7, #15]
}
 800459e:	4618      	mov	r0, r3
 80045a0:	3710      	adds	r7, #16
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd80      	pop	{r7, pc}
 80045a6:	bf00      	nop
 80045a8:	40021000 	.word	0x40021000

080045ac <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b084      	sub	sp, #16
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
#if defined(RNG_CR_CONDRST)
  uint32_t cr_value;
#endif  /* RNG_CR_CONDRST */
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d101      	bne.n	80045be <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	e049      	b.n	8004652 <HAL_RNG_Init+0xa6>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	795b      	ldrb	r3, [r3, #5]
 80045c2:	b2db      	uxtb	r3, r3
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d105      	bne.n	80045d4 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2200      	movs	r2, #0
 80045cc:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 80045ce:	6878      	ldr	r0, [r7, #4]
 80045d0:	f7fd f906 	bl	80017e0 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2202      	movs	r2, #2
 80045d8:	715a      	strb	r2, [r3, #5]
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
#endif /* RNG_CR_CED */
#endif /* RNG_CR_CONDRST */

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	681a      	ldr	r2, [r3, #0]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f042 0204 	orr.w	r2, r2, #4
 80045e8:	601a      	str	r2, [r3, #0]

  /* verify that no seed error */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045f4:	2b40      	cmp	r3, #64	; 0x40
 80045f6:	d104      	bne.n	8004602 <HAL_RNG_Init+0x56>
  {
    hrng->State = HAL_RNG_STATE_ERROR;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2204      	movs	r2, #4
 80045fc:	715a      	strb	r2, [r3, #5]
    return HAL_ERROR;
 80045fe:	2301      	movs	r3, #1
 8004600:	e027      	b.n	8004652 <HAL_RNG_Init+0xa6>
  }
  /* Get tick */
  tickstart = HAL_GetTick();
 8004602:	f7fd fc85 	bl	8001f10 <HAL_GetTick>
 8004606:	60f8      	str	r0, [r7, #12]
  /* Check if data register contains valid random data */
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 8004608:	e015      	b.n	8004636 <HAL_RNG_Init+0x8a>
  {
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 800460a:	f7fd fc81 	bl	8001f10 <HAL_GetTick>
 800460e:	4602      	mov	r2, r0
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	1ad3      	subs	r3, r2, r3
 8004614:	2b02      	cmp	r3, #2
 8004616:	d90e      	bls.n	8004636 <HAL_RNG_Init+0x8a>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	f003 0304 	and.w	r3, r3, #4
 8004622:	2b04      	cmp	r3, #4
 8004624:	d107      	bne.n	8004636 <HAL_RNG_Init+0x8a>
      {
        hrng->State = HAL_RNG_STATE_ERROR;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2204      	movs	r2, #4
 800462a:	715a      	strb	r2, [r3, #5]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2202      	movs	r2, #2
 8004630:	609a      	str	r2, [r3, #8]
        return HAL_ERROR;
 8004632:	2301      	movs	r3, #1
 8004634:	e00d      	b.n	8004652 <HAL_RNG_Init+0xa6>
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	f003 0304 	and.w	r3, r3, #4
 8004640:	2b04      	cmp	r3, #4
 8004642:	d0e2      	beq.n	800460a <HAL_RNG_Init+0x5e>
      }
    }
  }

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2201      	movs	r2, #1
 8004648:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2200      	movs	r2, #0
 800464e:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8004650:	2300      	movs	r3, #0
}
 8004652:	4618      	mov	r0, r3
 8004654:	3710      	adds	r7, #16
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}

0800465a <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 800465a:	b580      	push	{r7, lr}
 800465c:	b084      	sub	sp, #16
 800465e:	af00      	add	r7, sp, #0
 8004660:	6078      	str	r0, [r7, #4]
 8004662:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004664:	2300      	movs	r3, #0
 8004666:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	791b      	ldrb	r3, [r3, #4]
 800466c:	2b01      	cmp	r3, #1
 800466e:	d101      	bne.n	8004674 <HAL_RNG_GenerateRandomNumber+0x1a>
 8004670:	2302      	movs	r3, #2
 8004672:	e044      	b.n	80046fe <HAL_RNG_GenerateRandomNumber+0xa4>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2201      	movs	r2, #1
 8004678:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	795b      	ldrb	r3, [r3, #5]
 800467e:	b2db      	uxtb	r3, r3
 8004680:	2b01      	cmp	r3, #1
 8004682:	d133      	bne.n	80046ec <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2202      	movs	r2, #2
 8004688:	715a      	strb	r2, [r3, #5]
      }
    }
#endif /* RNG_CR_CONDRST */

    /* Get tick */
    tickstart = HAL_GetTick();
 800468a:	f7fd fc41 	bl	8001f10 <HAL_GetTick>
 800468e:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8004690:	e018      	b.n	80046c4 <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8004692:	f7fd fc3d 	bl	8001f10 <HAL_GetTick>
 8004696:	4602      	mov	r2, r0
 8004698:	68bb      	ldr	r3, [r7, #8]
 800469a:	1ad3      	subs	r3, r2, r3
 800469c:	2b02      	cmp	r3, #2
 800469e:	d911      	bls.n	80046c4 <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	f003 0301 	and.w	r3, r3, #1
 80046aa:	2b01      	cmp	r3, #1
 80046ac:	d00a      	beq.n	80046c4 <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2201      	movs	r2, #1
 80046b2:	715a      	strb	r2, [r3, #5]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2202      	movs	r2, #2
 80046b8:	609a      	str	r2, [r3, #8]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2200      	movs	r2, #0
 80046be:	711a      	strb	r2, [r3, #4]
          return HAL_ERROR;
 80046c0:	2301      	movs	r3, #1
 80046c2:	e01c      	b.n	80046fe <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	f003 0301 	and.w	r3, r3, #1
 80046ce:	2b01      	cmp	r3, #1
 80046d0:	d1df      	bne.n	8004692 <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	689a      	ldr	r2, [r3, #8]
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	60da      	str	r2, [r3, #12]
    else /* No seed error */
    {
      *random32bit = hrng->RandomNumber;
    }
#else
    *random32bit = hrng->RandomNumber;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	68da      	ldr	r2, [r3, #12]
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	601a      	str	r2, [r3, #0]

#endif /* RNG_CR_CONDRST */
    hrng->State = HAL_RNG_STATE_READY;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2201      	movs	r2, #1
 80046e8:	715a      	strb	r2, [r3, #5]
 80046ea:	e004      	b.n	80046f6 <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2204      	movs	r2, #4
 80046f0:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 80046f2:	2301      	movs	r3, #1
 80046f4:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2200      	movs	r2, #0
 80046fa:	711a      	strb	r2, [r3, #4]

  return status;
 80046fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80046fe:	4618      	mov	r0, r3
 8004700:	3710      	adds	r7, #16
 8004702:	46bd      	mov	sp, r7
 8004704:	bd80      	pop	{r7, pc}

08004706 <HAL_RNG_IRQHandler>:
  *                the configuration information for RNG.
  * @retval None

  */
void HAL_RNG_IRQHandler(RNG_HandleTypeDef *hrng)
{
 8004706:	b580      	push	{r7, lr}
 8004708:	b084      	sub	sp, #16
 800470a:	af00      	add	r7, sp, #0
 800470c:	6078      	str	r0, [r7, #4]
  uint32_t rngclockerror = 0U;
 800470e:	2300      	movs	r3, #0
 8004710:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hrng->Instance->SR;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	60bb      	str	r3, [r7, #8]

  /* RNG clock error interrupt occurred */
  if ((itflag & RNG_IT_CEI) == RNG_IT_CEI)
 800471a:	68bb      	ldr	r3, [r7, #8]
 800471c:	f003 0320 	and.w	r3, r3, #32
 8004720:	2b00      	cmp	r3, #0
 8004722:	d005      	beq.n	8004730 <HAL_RNG_IRQHandler+0x2a>
  {
    /* Update the error code */
    hrng->ErrorCode = HAL_RNG_ERROR_CLOCK;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2210      	movs	r2, #16
 8004728:	609a      	str	r2, [r3, #8]
    rngclockerror = 1U;
 800472a:	2301      	movs	r3, #1
 800472c:	60fb      	str	r3, [r7, #12]
 800472e:	e01f      	b.n	8004770 <HAL_RNG_IRQHandler+0x6a>
  }
  else if ((itflag & RNG_IT_SEI) == RNG_IT_SEI)
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004736:	2b00      	cmp	r3, #0
 8004738:	d01a      	beq.n	8004770 <HAL_RNG_IRQHandler+0x6a>
  {
    /* Check if Seed Error Current Status (SECS) is set */
    if ((itflag & RNG_FLAG_SECS) != RNG_FLAG_SECS)
 800473a:	68bb      	ldr	r3, [r7, #8]
 800473c:	f003 0304 	and.w	r3, r3, #4
 8004740:	2b00      	cmp	r3, #0
 8004742:	d108      	bne.n	8004756 <HAL_RNG_IRQHandler+0x50>
    {
      /* RNG IP performed the reset automatically (auto-reset) */
      /* Clear bit SEIS */
      CLEAR_BIT(hrng->Instance->SR, RNG_IT_SEI);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	685a      	ldr	r2, [r3, #4]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004752:	605a      	str	r2, [r3, #4]
 8004754:	e00c      	b.n	8004770 <HAL_RNG_IRQHandler+0x6a>
    }
    else
    {
      /* Seed Error has not been recovered : Update the error code */
      hrng->ErrorCode = HAL_RNG_ERROR_SEED;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2208      	movs	r2, #8
 800475a:	609a      	str	r2, [r3, #8]
      rngclockerror = 1U;
 800475c:	2301      	movs	r3, #1
 800475e:	60fb      	str	r3, [r7, #12]
      /* Disable the IT */
      __HAL_RNG_DISABLE_IT(hrng);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	681a      	ldr	r2, [r3, #0]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f022 0208 	bic.w	r2, r2, #8
 800476e:	601a      	str	r2, [r3, #0]
  else
  {
    /* Nothing to do */
  }

  if (rngclockerror == 1U)
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2b01      	cmp	r3, #1
 8004774:	d10b      	bne.n	800478e <HAL_RNG_IRQHandler+0x88>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_ERROR;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2204      	movs	r2, #4
 800477a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback */
    hrng->ErrorCallback(hrng);
#else
    /* Call legacy weak Error callback */
    HAL_RNG_ErrorCallback(hrng);
 800477c:	6878      	ldr	r0, [r7, #4]
 800477e:	f000 f837 	bl	80047f0 <HAL_RNG_ErrorCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

    /* Clear the clock error flag */
    __HAL_RNG_CLEAR_IT(hrng, RNG_IT_CEI | RNG_IT_SEI);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f06f 0260 	mvn.w	r2, #96	; 0x60
 800478a:	605a      	str	r2, [r3, #4]

    return;
 800478c:	e022      	b.n	80047d4 <HAL_RNG_IRQHandler+0xce>
  }

  /* Check RNG data ready interrupt occurred */
  if ((itflag & RNG_IT_DRDY) == RNG_IT_DRDY)
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	f003 0301 	and.w	r3, r3, #1
 8004794:	2b00      	cmp	r3, #0
 8004796:	d01d      	beq.n	80047d4 <HAL_RNG_IRQHandler+0xce>
  {
    /* Generate random number once, so disable the IT */
    __HAL_RNG_DISABLE_IT(hrng);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	681a      	ldr	r2, [r3, #0]
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f022 0208 	bic.w	r2, r2, #8
 80047a6:	601a      	str	r2, [r3, #0]

    /* Get the 32bit Random number (DRDY flag automatically cleared) */
    hrng->RandomNumber = hrng->Instance->DR;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	689a      	ldr	r2, [r3, #8]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	60da      	str	r2, [r3, #12]

    if (hrng->State != HAL_RNG_STATE_ERROR)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	795b      	ldrb	r3, [r3, #5]
 80047b6:	b2db      	uxtb	r3, r3
 80047b8:	2b04      	cmp	r3, #4
 80047ba:	d00b      	beq.n	80047d4 <HAL_RNG_IRQHandler+0xce>
    {
      /* Change RNG peripheral state */
      hrng->State = HAL_RNG_STATE_READY;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2201      	movs	r2, #1
 80047c0:	715a      	strb	r2, [r3, #5]
      /* Process Unlocked */
      __HAL_UNLOCK(hrng);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2200      	movs	r2, #0
 80047c6:	711a      	strb	r2, [r3, #4]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
      /* Call registered Data Ready callback */
      hrng->ReadyDataCallback(hrng, hrng->RandomNumber);
#else
      /* Call legacy weak Data Ready callback */
      HAL_RNG_ReadyDataCallback(hrng, hrng->RandomNumber);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	68db      	ldr	r3, [r3, #12]
 80047cc:	4619      	mov	r1, r3
 80047ce:	6878      	ldr	r0, [r7, #4]
 80047d0:	f000 f803 	bl	80047da <HAL_RNG_ReadyDataCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
    }
  }
}
 80047d4:	3710      	adds	r7, #16
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bd80      	pop	{r7, pc}

080047da <HAL_RNG_ReadyDataCallback>:
  *                the configuration information for RNG.
  * @param  random32bit generated random number.
  * @retval None
  */
__weak void HAL_RNG_ReadyDataCallback(RNG_HandleTypeDef *hrng, uint32_t random32bit)
{
 80047da:	b480      	push	{r7}
 80047dc:	b083      	sub	sp, #12
 80047de:	af00      	add	r7, sp, #0
 80047e0:	6078      	str	r0, [r7, #4]
 80047e2:	6039      	str	r1, [r7, #0]
  UNUSED(hrng);
  UNUSED(random32bit);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ReadyDataCallback must be implemented in the user file.
   */
}
 80047e4:	bf00      	nop
 80047e6:	370c      	adds	r7, #12
 80047e8:	46bd      	mov	sp, r7
 80047ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ee:	4770      	bx	lr

080047f0 <HAL_RNG_ErrorCallback>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval None
  */
__weak void HAL_RNG_ErrorCallback(RNG_HandleTypeDef *hrng)
{
 80047f0:	b480      	push	{r7}
 80047f2:	b083      	sub	sp, #12
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrng);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ErrorCallback must be implemented in the user file.
   */
}
 80047f8:	bf00      	nop
 80047fa:	370c      	adds	r7, #12
 80047fc:	46bd      	mov	sp, r7
 80047fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004802:	4770      	bx	lr

08004804 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b084      	sub	sp, #16
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d079      	beq.n	800490a <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800481c:	b2db      	uxtb	r3, r3
 800481e:	2b00      	cmp	r3, #0
 8004820:	d106      	bne.n	8004830 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2200      	movs	r2, #0
 8004826:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800482a:	6878      	ldr	r0, [r7, #4]
 800482c:	f7fd f84c 	bl	80018c8 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2202      	movs	r2, #2
 8004834:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	68db      	ldr	r3, [r3, #12]
 800483e:	f003 0310 	and.w	r3, r3, #16
 8004842:	2b10      	cmp	r3, #16
 8004844:	d058      	beq.n	80048f8 <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	22ca      	movs	r2, #202	; 0xca
 800484c:	625a      	str	r2, [r3, #36]	; 0x24
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	2253      	movs	r2, #83	; 0x53
 8004854:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8004856:	6878      	ldr	r0, [r7, #4]
 8004858:	f000 f880 	bl	800495c <RTC_EnterInitMode>
 800485c:	4603      	mov	r3, r0
 800485e:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8004860:	7bfb      	ldrb	r3, [r7, #15]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d127      	bne.n	80048b6 <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	687a      	ldr	r2, [r7, #4]
 800486e:	6812      	ldr	r2, [r2, #0]
 8004870:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004874:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004878:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	6899      	ldr	r1, [r3, #8]
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	685a      	ldr	r2, [r3, #4]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	691b      	ldr	r3, [r3, #16]
 8004888:	431a      	orrs	r2, r3
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	699b      	ldr	r3, [r3, #24]
 800488e:	431a      	orrs	r2, r3
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	430a      	orrs	r2, r1
 8004896:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	687a      	ldr	r2, [r7, #4]
 800489e:	68d2      	ldr	r2, [r2, #12]
 80048a0:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	6919      	ldr	r1, [r3, #16]
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	041a      	lsls	r2, r3, #16
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	430a      	orrs	r2, r1
 80048b4:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80048b6:	6878      	ldr	r0, [r7, #4]
 80048b8:	f000 f884 	bl	80049c4 <RTC_ExitInitMode>
 80048bc:	4603      	mov	r3, r0
 80048be:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80048c0:	7bfb      	ldrb	r3, [r7, #15]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d113      	bne.n	80048ee <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f022 0203 	bic.w	r2, r2, #3
 80048d4:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	69da      	ldr	r2, [r3, #28]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	695b      	ldr	r3, [r3, #20]
 80048e4:	431a      	orrs	r2, r3
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	430a      	orrs	r2, r1
 80048ec:	64da      	str	r2, [r3, #76]	; 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	22ff      	movs	r2, #255	; 0xff
 80048f4:	625a      	str	r2, [r3, #36]	; 0x24
 80048f6:	e001      	b.n	80048fc <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 80048f8:	2300      	movs	r3, #0
 80048fa:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80048fc:	7bfb      	ldrb	r3, [r7, #15]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d103      	bne.n	800490a <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2201      	movs	r2, #1
 8004906:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
  }

  return status;
 800490a:	7bfb      	ldrb	r3, [r7, #15]
}
 800490c:	4618      	mov	r0, r3
 800490e:	3710      	adds	r7, #16
 8004910:	46bd      	mov	sp, r7
 8004912:	bd80      	pop	{r7, pc}

08004914 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b084      	sub	sp, #16
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a0d      	ldr	r2, [pc, #52]	; (8004958 <HAL_RTC_WaitForSynchro+0x44>)
 8004922:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8004924:	f7fd faf4 	bl	8001f10 <HAL_GetTick>
 8004928:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800492a:	e009      	b.n	8004940 <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800492c:	f7fd faf0 	bl	8001f10 <HAL_GetTick>
 8004930:	4602      	mov	r2, r0
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	1ad3      	subs	r3, r2, r3
 8004936:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800493a:	d901      	bls.n	8004940 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 800493c:	2303      	movs	r3, #3
 800493e:	e007      	b.n	8004950 <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	68db      	ldr	r3, [r3, #12]
 8004946:	f003 0320 	and.w	r3, r3, #32
 800494a:	2b00      	cmp	r3, #0
 800494c:	d0ee      	beq.n	800492c <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 800494e:	2300      	movs	r3, #0
}
 8004950:	4618      	mov	r0, r3
 8004952:	3710      	adds	r7, #16
 8004954:	46bd      	mov	sp, r7
 8004956:	bd80      	pop	{r7, pc}
 8004958:	0003ff5f 	.word	0x0003ff5f

0800495c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b084      	sub	sp, #16
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004964:	2300      	movs	r3, #0
 8004966:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	68db      	ldr	r3, [r3, #12]
 800496e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004972:	2b00      	cmp	r3, #0
 8004974:	d120      	bne.n	80049b8 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f04f 32ff 	mov.w	r2, #4294967295
 800497e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8004980:	f7fd fac6 	bl	8001f10 <HAL_GetTick>
 8004984:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004986:	e00d      	b.n	80049a4 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8004988:	f7fd fac2 	bl	8001f10 <HAL_GetTick>
 800498c:	4602      	mov	r2, r0
 800498e:	68bb      	ldr	r3, [r7, #8]
 8004990:	1ad3      	subs	r3, r2, r3
 8004992:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004996:	d905      	bls.n	80049a4 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8004998:	2303      	movs	r3, #3
 800499a:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2203      	movs	r2, #3
 80049a0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	68db      	ldr	r3, [r3, #12]
 80049aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d102      	bne.n	80049b8 <RTC_EnterInitMode+0x5c>
 80049b2:	7bfb      	ldrb	r3, [r7, #15]
 80049b4:	2b03      	cmp	r3, #3
 80049b6:	d1e7      	bne.n	8004988 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 80049b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80049ba:	4618      	mov	r0, r3
 80049bc:	3710      	adds	r7, #16
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd80      	pop	{r7, pc}
	...

080049c4 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b084      	sub	sp, #16
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80049cc:	2300      	movs	r3, #0
 80049ce:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 80049d0:	4b1a      	ldr	r3, [pc, #104]	; (8004a3c <RTC_ExitInitMode+0x78>)
 80049d2:	68db      	ldr	r3, [r3, #12]
 80049d4:	4a19      	ldr	r2, [pc, #100]	; (8004a3c <RTC_ExitInitMode+0x78>)
 80049d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80049da:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80049dc:	4b17      	ldr	r3, [pc, #92]	; (8004a3c <RTC_ExitInitMode+0x78>)
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	f003 0320 	and.w	r3, r3, #32
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d10c      	bne.n	8004a02 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80049e8:	6878      	ldr	r0, [r7, #4]
 80049ea:	f7ff ff93 	bl	8004914 <HAL_RTC_WaitForSynchro>
 80049ee:	4603      	mov	r3, r0
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d01e      	beq.n	8004a32 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2203      	movs	r2, #3
 80049f8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 80049fc:	2303      	movs	r3, #3
 80049fe:	73fb      	strb	r3, [r7, #15]
 8004a00:	e017      	b.n	8004a32 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004a02:	4b0e      	ldr	r3, [pc, #56]	; (8004a3c <RTC_ExitInitMode+0x78>)
 8004a04:	689b      	ldr	r3, [r3, #8]
 8004a06:	4a0d      	ldr	r2, [pc, #52]	; (8004a3c <RTC_ExitInitMode+0x78>)
 8004a08:	f023 0320 	bic.w	r3, r3, #32
 8004a0c:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004a0e:	6878      	ldr	r0, [r7, #4]
 8004a10:	f7ff ff80 	bl	8004914 <HAL_RTC_WaitForSynchro>
 8004a14:	4603      	mov	r3, r0
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d005      	beq.n	8004a26 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2203      	movs	r2, #3
 8004a1e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8004a22:	2303      	movs	r3, #3
 8004a24:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004a26:	4b05      	ldr	r3, [pc, #20]	; (8004a3c <RTC_ExitInitMode+0x78>)
 8004a28:	689b      	ldr	r3, [r3, #8]
 8004a2a:	4a04      	ldr	r2, [pc, #16]	; (8004a3c <RTC_ExitInitMode+0x78>)
 8004a2c:	f043 0320 	orr.w	r3, r3, #32
 8004a30:	6093      	str	r3, [r2, #8]
  }

  return status;
 8004a32:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a34:	4618      	mov	r0, r3
 8004a36:	3710      	adds	r7, #16
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	bd80      	pop	{r7, pc}
 8004a3c:	40002800 	.word	0x40002800

08004a40 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b082      	sub	sp, #8
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d101      	bne.n	8004a52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	e040      	b.n	8004ad4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d106      	bne.n	8004a68 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a62:	6878      	ldr	r0, [r7, #4]
 8004a64:	f7fd f8c4 	bl	8001bf0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2224      	movs	r2, #36	; 0x24
 8004a6c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	681a      	ldr	r2, [r3, #0]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f022 0201 	bic.w	r2, r2, #1
 8004a7c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d002      	beq.n	8004a8c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004a86:	6878      	ldr	r0, [r7, #4]
 8004a88:	f000 fe8a 	bl	80057a0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004a8c:	6878      	ldr	r0, [r7, #4]
 8004a8e:	f000 fbcf 	bl	8005230 <UART_SetConfig>
 8004a92:	4603      	mov	r3, r0
 8004a94:	2b01      	cmp	r3, #1
 8004a96:	d101      	bne.n	8004a9c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004a98:	2301      	movs	r3, #1
 8004a9a:	e01b      	b.n	8004ad4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	685a      	ldr	r2, [r3, #4]
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004aaa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	689a      	ldr	r2, [r3, #8]
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004aba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	681a      	ldr	r2, [r3, #0]
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f042 0201 	orr.w	r2, r2, #1
 8004aca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004acc:	6878      	ldr	r0, [r7, #4]
 8004ace:	f000 ff09 	bl	80058e4 <UART_CheckIdleState>
 8004ad2:	4603      	mov	r3, r0
}
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	3708      	adds	r7, #8
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	bd80      	pop	{r7, pc}

08004adc <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004adc:	b480      	push	{r7}
 8004ade:	b08b      	sub	sp, #44	; 0x2c
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	60f8      	str	r0, [r7, #12]
 8004ae4:	60b9      	str	r1, [r7, #8]
 8004ae6:	4613      	mov	r3, r2
 8004ae8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004aee:	2b20      	cmp	r3, #32
 8004af0:	d147      	bne.n	8004b82 <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 8004af2:	68bb      	ldr	r3, [r7, #8]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d002      	beq.n	8004afe <HAL_UART_Transmit_IT+0x22>
 8004af8:	88fb      	ldrh	r3, [r7, #6]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d101      	bne.n	8004b02 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8004afe:	2301      	movs	r3, #1
 8004b00:	e040      	b.n	8004b84 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	68ba      	ldr	r2, [r7, #8]
 8004b06:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	88fa      	ldrh	r2, [r7, #6]
 8004b0c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	88fa      	ldrh	r2, [r7, #6]
 8004b14:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	66da      	str	r2, [r3, #108]	; 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	2200      	movs	r2, #0
 8004b22:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2221      	movs	r2, #33	; 0x21
 8004b2a:	67da      	str	r2, [r3, #124]	; 0x7c
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	689b      	ldr	r3, [r3, #8]
 8004b30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b34:	d107      	bne.n	8004b46 <HAL_UART_Transmit_IT+0x6a>
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	691b      	ldr	r3, [r3, #16]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d103      	bne.n	8004b46 <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	4a13      	ldr	r2, [pc, #76]	; (8004b90 <HAL_UART_Transmit_IT+0xb4>)
 8004b42:	66da      	str	r2, [r3, #108]	; 0x6c
 8004b44:	e002      	b.n	8004b4c <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	4a12      	ldr	r2, [pc, #72]	; (8004b94 <HAL_UART_Transmit_IT+0xb8>)
 8004b4a:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	e853 3f00 	ldrex	r3, [r3]
 8004b58:	613b      	str	r3, [r7, #16]
   return(result);
 8004b5a:	693b      	ldr	r3, [r7, #16]
 8004b5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004b60:	627b      	str	r3, [r7, #36]	; 0x24
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	461a      	mov	r2, r3
 8004b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b6a:	623b      	str	r3, [r7, #32]
 8004b6c:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b6e:	69f9      	ldr	r1, [r7, #28]
 8004b70:	6a3a      	ldr	r2, [r7, #32]
 8004b72:	e841 2300 	strex	r3, r2, [r1]
 8004b76:	61bb      	str	r3, [r7, #24]
   return(result);
 8004b78:	69bb      	ldr	r3, [r7, #24]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d1e6      	bne.n	8004b4c <HAL_UART_Transmit_IT+0x70>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 8004b7e:	2300      	movs	r3, #0
 8004b80:	e000      	b.n	8004b84 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8004b82:	2302      	movs	r3, #2
  }
}
 8004b84:	4618      	mov	r0, r3
 8004b86:	372c      	adds	r7, #44	; 0x2c
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8e:	4770      	bx	lr
 8004b90:	08005e3d 	.word	0x08005e3d
 8004b94:	08005d85 	.word	0x08005d85

08004b98 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b08a      	sub	sp, #40	; 0x28
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	60f8      	str	r0, [r7, #12]
 8004ba0:	60b9      	str	r1, [r7, #8]
 8004ba2:	4613      	mov	r3, r2
 8004ba4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004bac:	2b20      	cmp	r3, #32
 8004bae:	d137      	bne.n	8004c20 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8004bb0:	68bb      	ldr	r3, [r7, #8]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d002      	beq.n	8004bbc <HAL_UART_Receive_IT+0x24>
 8004bb6:	88fb      	ldrh	r3, [r7, #6]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d101      	bne.n	8004bc0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004bbc:	2301      	movs	r3, #1
 8004bbe:	e030      	b.n	8004c22 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	4a18      	ldr	r2, [pc, #96]	; (8004c2c <HAL_UART_Receive_IT+0x94>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d01f      	beq.n	8004c10 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	685b      	ldr	r3, [r3, #4]
 8004bd6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d018      	beq.n	8004c10 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004be4:	697b      	ldr	r3, [r7, #20]
 8004be6:	e853 3f00 	ldrex	r3, [r3]
 8004bea:	613b      	str	r3, [r7, #16]
   return(result);
 8004bec:	693b      	ldr	r3, [r7, #16]
 8004bee:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004bf2:	627b      	str	r3, [r7, #36]	; 0x24
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	461a      	mov	r2, r3
 8004bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bfc:	623b      	str	r3, [r7, #32]
 8004bfe:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c00:	69f9      	ldr	r1, [r7, #28]
 8004c02:	6a3a      	ldr	r2, [r7, #32]
 8004c04:	e841 2300 	strex	r3, r2, [r1]
 8004c08:	61bb      	str	r3, [r7, #24]
   return(result);
 8004c0a:	69bb      	ldr	r3, [r7, #24]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d1e6      	bne.n	8004bde <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004c10:	88fb      	ldrh	r3, [r7, #6]
 8004c12:	461a      	mov	r2, r3
 8004c14:	68b9      	ldr	r1, [r7, #8]
 8004c16:	68f8      	ldr	r0, [r7, #12]
 8004c18:	f000 ff74 	bl	8005b04 <UART_Start_Receive_IT>
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	e000      	b.n	8004c22 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004c20:	2302      	movs	r3, #2
  }
}
 8004c22:	4618      	mov	r0, r3
 8004c24:	3728      	adds	r7, #40	; 0x28
 8004c26:	46bd      	mov	sp, r7
 8004c28:	bd80      	pop	{r7, pc}
 8004c2a:	bf00      	nop
 8004c2c:	40008000 	.word	0x40008000

08004c30 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b0ba      	sub	sp, #232	; 0xe8
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	69db      	ldr	r3, [r3, #28]
 8004c3e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	689b      	ldr	r3, [r3, #8]
 8004c52:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004c56:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8004c5a:	f640 030f 	movw	r3, #2063	; 0x80f
 8004c5e:	4013      	ands	r3, r2
 8004c60:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8004c64:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d115      	bne.n	8004c98 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004c6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c70:	f003 0320 	and.w	r3, r3, #32
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d00f      	beq.n	8004c98 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004c78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004c7c:	f003 0320 	and.w	r3, r3, #32
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d009      	beq.n	8004c98 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	f000 82ae 	beq.w	80051ea <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004c92:	6878      	ldr	r0, [r7, #4]
 8004c94:	4798      	blx	r3
      }
      return;
 8004c96:	e2a8      	b.n	80051ea <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8004c98:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	f000 8117 	beq.w	8004ed0 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004ca2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004ca6:	f003 0301 	and.w	r3, r3, #1
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d106      	bne.n	8004cbc <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004cae:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8004cb2:	4b85      	ldr	r3, [pc, #532]	; (8004ec8 <HAL_UART_IRQHandler+0x298>)
 8004cb4:	4013      	ands	r3, r2
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	f000 810a 	beq.w	8004ed0 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004cbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004cc0:	f003 0301 	and.w	r3, r3, #1
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d011      	beq.n	8004cec <HAL_UART_IRQHandler+0xbc>
 8004cc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ccc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d00b      	beq.n	8004cec <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	2201      	movs	r2, #1
 8004cda:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004ce2:	f043 0201 	orr.w	r2, r3, #1
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004cec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004cf0:	f003 0302 	and.w	r3, r3, #2
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d011      	beq.n	8004d1c <HAL_UART_IRQHandler+0xec>
 8004cf8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004cfc:	f003 0301 	and.w	r3, r3, #1
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d00b      	beq.n	8004d1c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	2202      	movs	r2, #2
 8004d0a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d12:	f043 0204 	orr.w	r2, r3, #4
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004d1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d20:	f003 0304 	and.w	r3, r3, #4
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d011      	beq.n	8004d4c <HAL_UART_IRQHandler+0x11c>
 8004d28:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004d2c:	f003 0301 	and.w	r3, r3, #1
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d00b      	beq.n	8004d4c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	2204      	movs	r2, #4
 8004d3a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d42:	f043 0202 	orr.w	r2, r3, #2
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004d4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d50:	f003 0308 	and.w	r3, r3, #8
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d017      	beq.n	8004d88 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004d58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004d5c:	f003 0320 	and.w	r3, r3, #32
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d105      	bne.n	8004d70 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004d64:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004d68:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d00b      	beq.n	8004d88 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	2208      	movs	r2, #8
 8004d76:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d7e:	f043 0208 	orr.w	r2, r3, #8
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004d88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d8c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d012      	beq.n	8004dba <HAL_UART_IRQHandler+0x18a>
 8004d94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004d98:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d00c      	beq.n	8004dba <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004da8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004db0:	f043 0220 	orr.w	r2, r3, #32
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	f000 8214 	beq.w	80051ee <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004dc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004dca:	f003 0320 	and.w	r3, r3, #32
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d00d      	beq.n	8004dee <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004dd2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004dd6:	f003 0320 	and.w	r3, r3, #32
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d007      	beq.n	8004dee <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d003      	beq.n	8004dee <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004dea:	6878      	ldr	r0, [r7, #4]
 8004dec:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004df4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	689b      	ldr	r3, [r3, #8]
 8004dfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e02:	2b40      	cmp	r3, #64	; 0x40
 8004e04:	d005      	beq.n	8004e12 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004e06:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004e0a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d04f      	beq.n	8004eb2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004e12:	6878      	ldr	r0, [r7, #4]
 8004e14:	f000 ff3c 	bl	8005c90 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e22:	2b40      	cmp	r3, #64	; 0x40
 8004e24:	d141      	bne.n	8004eaa <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	3308      	adds	r3, #8
 8004e2c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e30:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004e34:	e853 3f00 	ldrex	r3, [r3]
 8004e38:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004e3c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004e40:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004e44:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	3308      	adds	r3, #8
 8004e4e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004e52:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004e56:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e5a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004e5e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004e62:	e841 2300 	strex	r3, r2, [r1]
 8004e66:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004e6a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d1d9      	bne.n	8004e26 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d013      	beq.n	8004ea2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e7e:	4a13      	ldr	r2, [pc, #76]	; (8004ecc <HAL_UART_IRQHandler+0x29c>)
 8004e80:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e86:	4618      	mov	r0, r3
 8004e88:	f7fd f9c1 	bl	800220e <HAL_DMA_Abort_IT>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d017      	beq.n	8004ec2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e98:	687a      	ldr	r2, [r7, #4]
 8004e9a:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004e9c:	4610      	mov	r0, r2
 8004e9e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ea0:	e00f      	b.n	8004ec2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004ea2:	6878      	ldr	r0, [r7, #4]
 8004ea4:	f000 f9ae 	bl	8005204 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ea8:	e00b      	b.n	8004ec2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004eaa:	6878      	ldr	r0, [r7, #4]
 8004eac:	f000 f9aa 	bl	8005204 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004eb0:	e007      	b.n	8004ec2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004eb2:	6878      	ldr	r0, [r7, #4]
 8004eb4:	f000 f9a6 	bl	8005204 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8004ec0:	e195      	b.n	80051ee <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ec2:	bf00      	nop
    return;
 8004ec4:	e193      	b.n	80051ee <HAL_UART_IRQHandler+0x5be>
 8004ec6:	bf00      	nop
 8004ec8:	04000120 	.word	0x04000120
 8004ecc:	08005d59 	.word	0x08005d59

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ed4:	2b01      	cmp	r3, #1
 8004ed6:	f040 814e 	bne.w	8005176 <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004eda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ede:	f003 0310 	and.w	r3, r3, #16
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	f000 8147 	beq.w	8005176 <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004ee8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004eec:	f003 0310 	and.w	r3, r3, #16
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	f000 8140 	beq.w	8005176 <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	2210      	movs	r2, #16
 8004efc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	689b      	ldr	r3, [r3, #8]
 8004f04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f08:	2b40      	cmp	r3, #64	; 0x40
 8004f0a:	f040 80b8 	bne.w	800507e <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004f1a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	f000 8167 	beq.w	80051f2 <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004f2a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004f2e:	429a      	cmp	r2, r3
 8004f30:	f080 815f 	bcs.w	80051f2 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004f3a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f003 0320 	and.w	r3, r3, #32
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	f040 8086 	bne.w	800505c <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f58:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004f5c:	e853 3f00 	ldrex	r3, [r3]
 8004f60:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004f64:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004f68:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004f6c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	461a      	mov	r2, r3
 8004f76:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004f7a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004f7e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f82:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004f86:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004f8a:	e841 2300 	strex	r3, r2, [r1]
 8004f8e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004f92:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d1da      	bne.n	8004f50 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	3308      	adds	r3, #8
 8004fa0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fa2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004fa4:	e853 3f00 	ldrex	r3, [r3]
 8004fa8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004faa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004fac:	f023 0301 	bic.w	r3, r3, #1
 8004fb0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	3308      	adds	r3, #8
 8004fba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004fbe:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004fc2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fc4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004fc6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004fca:	e841 2300 	strex	r3, r2, [r1]
 8004fce:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004fd0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d1e1      	bne.n	8004f9a <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	3308      	adds	r3, #8
 8004fdc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fde:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004fe0:	e853 3f00 	ldrex	r3, [r3]
 8004fe4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004fe6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004fe8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004fec:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	3308      	adds	r3, #8
 8004ff6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004ffa:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004ffc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ffe:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005000:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005002:	e841 2300 	strex	r3, r2, [r1]
 8005006:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005008:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800500a:	2b00      	cmp	r3, #0
 800500c:	d1e3      	bne.n	8004fd6 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2220      	movs	r2, #32
 8005012:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2200      	movs	r2, #0
 800501a:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005022:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005024:	e853 3f00 	ldrex	r3, [r3]
 8005028:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800502a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800502c:	f023 0310 	bic.w	r3, r3, #16
 8005030:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	461a      	mov	r2, r3
 800503a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800503e:	65bb      	str	r3, [r7, #88]	; 0x58
 8005040:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005042:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005044:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005046:	e841 2300 	strex	r3, r2, [r1]
 800504a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800504c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800504e:	2b00      	cmp	r3, #0
 8005050:	d1e4      	bne.n	800501c <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005056:	4618      	mov	r0, r3
 8005058:	f7fd f89b 	bl	8002192 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2202      	movs	r2, #2
 8005060:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800506e:	b29b      	uxth	r3, r3
 8005070:	1ad3      	subs	r3, r2, r3
 8005072:	b29b      	uxth	r3, r3
 8005074:	4619      	mov	r1, r3
 8005076:	6878      	ldr	r0, [r7, #4]
 8005078:	f000 f8ce 	bl	8005218 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800507c:	e0b9      	b.n	80051f2 <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800508a:	b29b      	uxth	r3, r3
 800508c:	1ad3      	subs	r3, r2, r3
 800508e:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005098:	b29b      	uxth	r3, r3
 800509a:	2b00      	cmp	r3, #0
 800509c:	f000 80ab 	beq.w	80051f6 <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 80050a0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	f000 80a6 	beq.w	80051f6 <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050b2:	e853 3f00 	ldrex	r3, [r3]
 80050b6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80050b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050ba:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80050be:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	461a      	mov	r2, r3
 80050c8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80050cc:	647b      	str	r3, [r7, #68]	; 0x44
 80050ce:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050d0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80050d2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80050d4:	e841 2300 	strex	r3, r2, [r1]
 80050d8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80050da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d1e4      	bne.n	80050aa <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	3308      	adds	r3, #8
 80050e6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ea:	e853 3f00 	ldrex	r3, [r3]
 80050ee:	623b      	str	r3, [r7, #32]
   return(result);
 80050f0:	6a3b      	ldr	r3, [r7, #32]
 80050f2:	f023 0301 	bic.w	r3, r3, #1
 80050f6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	3308      	adds	r3, #8
 8005100:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005104:	633a      	str	r2, [r7, #48]	; 0x30
 8005106:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005108:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800510a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800510c:	e841 2300 	strex	r3, r2, [r1]
 8005110:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005112:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005114:	2b00      	cmp	r3, #0
 8005116:	d1e3      	bne.n	80050e0 <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2220      	movs	r2, #32
 800511c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2200      	movs	r2, #0
 8005124:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2200      	movs	r2, #0
 800512a:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005132:	693b      	ldr	r3, [r7, #16]
 8005134:	e853 3f00 	ldrex	r3, [r3]
 8005138:	60fb      	str	r3, [r7, #12]
   return(result);
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	f023 0310 	bic.w	r3, r3, #16
 8005140:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	461a      	mov	r2, r3
 800514a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800514e:	61fb      	str	r3, [r7, #28]
 8005150:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005152:	69b9      	ldr	r1, [r7, #24]
 8005154:	69fa      	ldr	r2, [r7, #28]
 8005156:	e841 2300 	strex	r3, r2, [r1]
 800515a:	617b      	str	r3, [r7, #20]
   return(result);
 800515c:	697b      	ldr	r3, [r7, #20]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d1e4      	bne.n	800512c <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2202      	movs	r2, #2
 8005166:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005168:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800516c:	4619      	mov	r1, r3
 800516e:	6878      	ldr	r0, [r7, #4]
 8005170:	f000 f852 	bl	8005218 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005174:	e03f      	b.n	80051f6 <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005176:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800517a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800517e:	2b00      	cmp	r3, #0
 8005180:	d00e      	beq.n	80051a0 <HAL_UART_IRQHandler+0x570>
 8005182:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005186:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800518a:	2b00      	cmp	r3, #0
 800518c:	d008      	beq.n	80051a0 <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005196:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005198:	6878      	ldr	r0, [r7, #4]
 800519a:	f001 f895 	bl	80062c8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800519e:	e02d      	b.n	80051fc <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80051a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d00e      	beq.n	80051ca <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80051ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80051b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d008      	beq.n	80051ca <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d01c      	beq.n	80051fa <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80051c4:	6878      	ldr	r0, [r7, #4]
 80051c6:	4798      	blx	r3
    }
    return;
 80051c8:	e017      	b.n	80051fa <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80051ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d012      	beq.n	80051fc <HAL_UART_IRQHandler+0x5cc>
 80051d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80051da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d00c      	beq.n	80051fc <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 80051e2:	6878      	ldr	r0, [r7, #4]
 80051e4:	f000 fe8a 	bl	8005efc <UART_EndTransmit_IT>
    return;
 80051e8:	e008      	b.n	80051fc <HAL_UART_IRQHandler+0x5cc>
      return;
 80051ea:	bf00      	nop
 80051ec:	e006      	b.n	80051fc <HAL_UART_IRQHandler+0x5cc>
    return;
 80051ee:	bf00      	nop
 80051f0:	e004      	b.n	80051fc <HAL_UART_IRQHandler+0x5cc>
      return;
 80051f2:	bf00      	nop
 80051f4:	e002      	b.n	80051fc <HAL_UART_IRQHandler+0x5cc>
      return;
 80051f6:	bf00      	nop
 80051f8:	e000      	b.n	80051fc <HAL_UART_IRQHandler+0x5cc>
    return;
 80051fa:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80051fc:	37e8      	adds	r7, #232	; 0xe8
 80051fe:	46bd      	mov	sp, r7
 8005200:	bd80      	pop	{r7, pc}
 8005202:	bf00      	nop

08005204 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005204:	b480      	push	{r7}
 8005206:	b083      	sub	sp, #12
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800520c:	bf00      	nop
 800520e:	370c      	adds	r7, #12
 8005210:	46bd      	mov	sp, r7
 8005212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005216:	4770      	bx	lr

08005218 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005218:	b480      	push	{r7}
 800521a:	b083      	sub	sp, #12
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
 8005220:	460b      	mov	r3, r1
 8005222:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005224:	bf00      	nop
 8005226:	370c      	adds	r7, #12
 8005228:	46bd      	mov	sp, r7
 800522a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522e:	4770      	bx	lr

08005230 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005230:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005234:	b08a      	sub	sp, #40	; 0x28
 8005236:	af00      	add	r7, sp, #0
 8005238:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800523a:	2300      	movs	r3, #0
 800523c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	689a      	ldr	r2, [r3, #8]
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	691b      	ldr	r3, [r3, #16]
 8005248:	431a      	orrs	r2, r3
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	695b      	ldr	r3, [r3, #20]
 800524e:	431a      	orrs	r2, r3
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	69db      	ldr	r3, [r3, #28]
 8005254:	4313      	orrs	r3, r2
 8005256:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	681a      	ldr	r2, [r3, #0]
 800525e:	4ba4      	ldr	r3, [pc, #656]	; (80054f0 <UART_SetConfig+0x2c0>)
 8005260:	4013      	ands	r3, r2
 8005262:	68fa      	ldr	r2, [r7, #12]
 8005264:	6812      	ldr	r2, [r2, #0]
 8005266:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005268:	430b      	orrs	r3, r1
 800526a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	68da      	ldr	r2, [r3, #12]
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	430a      	orrs	r2, r1
 8005280:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	699b      	ldr	r3, [r3, #24]
 8005286:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4a99      	ldr	r2, [pc, #612]	; (80054f4 <UART_SetConfig+0x2c4>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d004      	beq.n	800529c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	6a1b      	ldr	r3, [r3, #32]
 8005296:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005298:	4313      	orrs	r3, r2
 800529a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	689b      	ldr	r3, [r3, #8]
 80052a2:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052ac:	430a      	orrs	r2, r1
 80052ae:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a90      	ldr	r2, [pc, #576]	; (80054f8 <UART_SetConfig+0x2c8>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d126      	bne.n	8005308 <UART_SetConfig+0xd8>
 80052ba:	4b90      	ldr	r3, [pc, #576]	; (80054fc <UART_SetConfig+0x2cc>)
 80052bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052c0:	f003 0303 	and.w	r3, r3, #3
 80052c4:	2b03      	cmp	r3, #3
 80052c6:	d81b      	bhi.n	8005300 <UART_SetConfig+0xd0>
 80052c8:	a201      	add	r2, pc, #4	; (adr r2, 80052d0 <UART_SetConfig+0xa0>)
 80052ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052ce:	bf00      	nop
 80052d0:	080052e1 	.word	0x080052e1
 80052d4:	080052f1 	.word	0x080052f1
 80052d8:	080052e9 	.word	0x080052e9
 80052dc:	080052f9 	.word	0x080052f9
 80052e0:	2301      	movs	r3, #1
 80052e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80052e6:	e116      	b.n	8005516 <UART_SetConfig+0x2e6>
 80052e8:	2302      	movs	r3, #2
 80052ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80052ee:	e112      	b.n	8005516 <UART_SetConfig+0x2e6>
 80052f0:	2304      	movs	r3, #4
 80052f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80052f6:	e10e      	b.n	8005516 <UART_SetConfig+0x2e6>
 80052f8:	2308      	movs	r3, #8
 80052fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80052fe:	e10a      	b.n	8005516 <UART_SetConfig+0x2e6>
 8005300:	2310      	movs	r3, #16
 8005302:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005306:	e106      	b.n	8005516 <UART_SetConfig+0x2e6>
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a7c      	ldr	r2, [pc, #496]	; (8005500 <UART_SetConfig+0x2d0>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d138      	bne.n	8005384 <UART_SetConfig+0x154>
 8005312:	4b7a      	ldr	r3, [pc, #488]	; (80054fc <UART_SetConfig+0x2cc>)
 8005314:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005318:	f003 030c 	and.w	r3, r3, #12
 800531c:	2b0c      	cmp	r3, #12
 800531e:	d82d      	bhi.n	800537c <UART_SetConfig+0x14c>
 8005320:	a201      	add	r2, pc, #4	; (adr r2, 8005328 <UART_SetConfig+0xf8>)
 8005322:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005326:	bf00      	nop
 8005328:	0800535d 	.word	0x0800535d
 800532c:	0800537d 	.word	0x0800537d
 8005330:	0800537d 	.word	0x0800537d
 8005334:	0800537d 	.word	0x0800537d
 8005338:	0800536d 	.word	0x0800536d
 800533c:	0800537d 	.word	0x0800537d
 8005340:	0800537d 	.word	0x0800537d
 8005344:	0800537d 	.word	0x0800537d
 8005348:	08005365 	.word	0x08005365
 800534c:	0800537d 	.word	0x0800537d
 8005350:	0800537d 	.word	0x0800537d
 8005354:	0800537d 	.word	0x0800537d
 8005358:	08005375 	.word	0x08005375
 800535c:	2300      	movs	r3, #0
 800535e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005362:	e0d8      	b.n	8005516 <UART_SetConfig+0x2e6>
 8005364:	2302      	movs	r3, #2
 8005366:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800536a:	e0d4      	b.n	8005516 <UART_SetConfig+0x2e6>
 800536c:	2304      	movs	r3, #4
 800536e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005372:	e0d0      	b.n	8005516 <UART_SetConfig+0x2e6>
 8005374:	2308      	movs	r3, #8
 8005376:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800537a:	e0cc      	b.n	8005516 <UART_SetConfig+0x2e6>
 800537c:	2310      	movs	r3, #16
 800537e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005382:	e0c8      	b.n	8005516 <UART_SetConfig+0x2e6>
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	4a5e      	ldr	r2, [pc, #376]	; (8005504 <UART_SetConfig+0x2d4>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d125      	bne.n	80053da <UART_SetConfig+0x1aa>
 800538e:	4b5b      	ldr	r3, [pc, #364]	; (80054fc <UART_SetConfig+0x2cc>)
 8005390:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005394:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005398:	2b30      	cmp	r3, #48	; 0x30
 800539a:	d016      	beq.n	80053ca <UART_SetConfig+0x19a>
 800539c:	2b30      	cmp	r3, #48	; 0x30
 800539e:	d818      	bhi.n	80053d2 <UART_SetConfig+0x1a2>
 80053a0:	2b20      	cmp	r3, #32
 80053a2:	d00a      	beq.n	80053ba <UART_SetConfig+0x18a>
 80053a4:	2b20      	cmp	r3, #32
 80053a6:	d814      	bhi.n	80053d2 <UART_SetConfig+0x1a2>
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d002      	beq.n	80053b2 <UART_SetConfig+0x182>
 80053ac:	2b10      	cmp	r3, #16
 80053ae:	d008      	beq.n	80053c2 <UART_SetConfig+0x192>
 80053b0:	e00f      	b.n	80053d2 <UART_SetConfig+0x1a2>
 80053b2:	2300      	movs	r3, #0
 80053b4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80053b8:	e0ad      	b.n	8005516 <UART_SetConfig+0x2e6>
 80053ba:	2302      	movs	r3, #2
 80053bc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80053c0:	e0a9      	b.n	8005516 <UART_SetConfig+0x2e6>
 80053c2:	2304      	movs	r3, #4
 80053c4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80053c8:	e0a5      	b.n	8005516 <UART_SetConfig+0x2e6>
 80053ca:	2308      	movs	r3, #8
 80053cc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80053d0:	e0a1      	b.n	8005516 <UART_SetConfig+0x2e6>
 80053d2:	2310      	movs	r3, #16
 80053d4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80053d8:	e09d      	b.n	8005516 <UART_SetConfig+0x2e6>
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	4a4a      	ldr	r2, [pc, #296]	; (8005508 <UART_SetConfig+0x2d8>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d125      	bne.n	8005430 <UART_SetConfig+0x200>
 80053e4:	4b45      	ldr	r3, [pc, #276]	; (80054fc <UART_SetConfig+0x2cc>)
 80053e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053ea:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80053ee:	2bc0      	cmp	r3, #192	; 0xc0
 80053f0:	d016      	beq.n	8005420 <UART_SetConfig+0x1f0>
 80053f2:	2bc0      	cmp	r3, #192	; 0xc0
 80053f4:	d818      	bhi.n	8005428 <UART_SetConfig+0x1f8>
 80053f6:	2b80      	cmp	r3, #128	; 0x80
 80053f8:	d00a      	beq.n	8005410 <UART_SetConfig+0x1e0>
 80053fa:	2b80      	cmp	r3, #128	; 0x80
 80053fc:	d814      	bhi.n	8005428 <UART_SetConfig+0x1f8>
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d002      	beq.n	8005408 <UART_SetConfig+0x1d8>
 8005402:	2b40      	cmp	r3, #64	; 0x40
 8005404:	d008      	beq.n	8005418 <UART_SetConfig+0x1e8>
 8005406:	e00f      	b.n	8005428 <UART_SetConfig+0x1f8>
 8005408:	2300      	movs	r3, #0
 800540a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800540e:	e082      	b.n	8005516 <UART_SetConfig+0x2e6>
 8005410:	2302      	movs	r3, #2
 8005412:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005416:	e07e      	b.n	8005516 <UART_SetConfig+0x2e6>
 8005418:	2304      	movs	r3, #4
 800541a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800541e:	e07a      	b.n	8005516 <UART_SetConfig+0x2e6>
 8005420:	2308      	movs	r3, #8
 8005422:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005426:	e076      	b.n	8005516 <UART_SetConfig+0x2e6>
 8005428:	2310      	movs	r3, #16
 800542a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800542e:	e072      	b.n	8005516 <UART_SetConfig+0x2e6>
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4a35      	ldr	r2, [pc, #212]	; (800550c <UART_SetConfig+0x2dc>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d12a      	bne.n	8005490 <UART_SetConfig+0x260>
 800543a:	4b30      	ldr	r3, [pc, #192]	; (80054fc <UART_SetConfig+0x2cc>)
 800543c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005440:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005444:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005448:	d01a      	beq.n	8005480 <UART_SetConfig+0x250>
 800544a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800544e:	d81b      	bhi.n	8005488 <UART_SetConfig+0x258>
 8005450:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005454:	d00c      	beq.n	8005470 <UART_SetConfig+0x240>
 8005456:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800545a:	d815      	bhi.n	8005488 <UART_SetConfig+0x258>
 800545c:	2b00      	cmp	r3, #0
 800545e:	d003      	beq.n	8005468 <UART_SetConfig+0x238>
 8005460:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005464:	d008      	beq.n	8005478 <UART_SetConfig+0x248>
 8005466:	e00f      	b.n	8005488 <UART_SetConfig+0x258>
 8005468:	2300      	movs	r3, #0
 800546a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800546e:	e052      	b.n	8005516 <UART_SetConfig+0x2e6>
 8005470:	2302      	movs	r3, #2
 8005472:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005476:	e04e      	b.n	8005516 <UART_SetConfig+0x2e6>
 8005478:	2304      	movs	r3, #4
 800547a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800547e:	e04a      	b.n	8005516 <UART_SetConfig+0x2e6>
 8005480:	2308      	movs	r3, #8
 8005482:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005486:	e046      	b.n	8005516 <UART_SetConfig+0x2e6>
 8005488:	2310      	movs	r3, #16
 800548a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800548e:	e042      	b.n	8005516 <UART_SetConfig+0x2e6>
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4a17      	ldr	r2, [pc, #92]	; (80054f4 <UART_SetConfig+0x2c4>)
 8005496:	4293      	cmp	r3, r2
 8005498:	d13a      	bne.n	8005510 <UART_SetConfig+0x2e0>
 800549a:	4b18      	ldr	r3, [pc, #96]	; (80054fc <UART_SetConfig+0x2cc>)
 800549c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054a0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80054a4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80054a8:	d01a      	beq.n	80054e0 <UART_SetConfig+0x2b0>
 80054aa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80054ae:	d81b      	bhi.n	80054e8 <UART_SetConfig+0x2b8>
 80054b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80054b4:	d00c      	beq.n	80054d0 <UART_SetConfig+0x2a0>
 80054b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80054ba:	d815      	bhi.n	80054e8 <UART_SetConfig+0x2b8>
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d003      	beq.n	80054c8 <UART_SetConfig+0x298>
 80054c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054c4:	d008      	beq.n	80054d8 <UART_SetConfig+0x2a8>
 80054c6:	e00f      	b.n	80054e8 <UART_SetConfig+0x2b8>
 80054c8:	2300      	movs	r3, #0
 80054ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80054ce:	e022      	b.n	8005516 <UART_SetConfig+0x2e6>
 80054d0:	2302      	movs	r3, #2
 80054d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80054d6:	e01e      	b.n	8005516 <UART_SetConfig+0x2e6>
 80054d8:	2304      	movs	r3, #4
 80054da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80054de:	e01a      	b.n	8005516 <UART_SetConfig+0x2e6>
 80054e0:	2308      	movs	r3, #8
 80054e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80054e6:	e016      	b.n	8005516 <UART_SetConfig+0x2e6>
 80054e8:	2310      	movs	r3, #16
 80054ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80054ee:	e012      	b.n	8005516 <UART_SetConfig+0x2e6>
 80054f0:	efff69f3 	.word	0xefff69f3
 80054f4:	40008000 	.word	0x40008000
 80054f8:	40013800 	.word	0x40013800
 80054fc:	40021000 	.word	0x40021000
 8005500:	40004400 	.word	0x40004400
 8005504:	40004800 	.word	0x40004800
 8005508:	40004c00 	.word	0x40004c00
 800550c:	40005000 	.word	0x40005000
 8005510:	2310      	movs	r3, #16
 8005512:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	4a9f      	ldr	r2, [pc, #636]	; (8005798 <UART_SetConfig+0x568>)
 800551c:	4293      	cmp	r3, r2
 800551e:	d17a      	bne.n	8005616 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005520:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005524:	2b08      	cmp	r3, #8
 8005526:	d824      	bhi.n	8005572 <UART_SetConfig+0x342>
 8005528:	a201      	add	r2, pc, #4	; (adr r2, 8005530 <UART_SetConfig+0x300>)
 800552a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800552e:	bf00      	nop
 8005530:	08005555 	.word	0x08005555
 8005534:	08005573 	.word	0x08005573
 8005538:	0800555d 	.word	0x0800555d
 800553c:	08005573 	.word	0x08005573
 8005540:	08005563 	.word	0x08005563
 8005544:	08005573 	.word	0x08005573
 8005548:	08005573 	.word	0x08005573
 800554c:	08005573 	.word	0x08005573
 8005550:	0800556b 	.word	0x0800556b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005554:	f7fe fad2 	bl	8003afc <HAL_RCC_GetPCLK1Freq>
 8005558:	61f8      	str	r0, [r7, #28]
        break;
 800555a:	e010      	b.n	800557e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800555c:	4b8f      	ldr	r3, [pc, #572]	; (800579c <UART_SetConfig+0x56c>)
 800555e:	61fb      	str	r3, [r7, #28]
        break;
 8005560:	e00d      	b.n	800557e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005562:	f7fe fa33 	bl	80039cc <HAL_RCC_GetSysClockFreq>
 8005566:	61f8      	str	r0, [r7, #28]
        break;
 8005568:	e009      	b.n	800557e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800556a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800556e:	61fb      	str	r3, [r7, #28]
        break;
 8005570:	e005      	b.n	800557e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005572:	2300      	movs	r3, #0
 8005574:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005576:	2301      	movs	r3, #1
 8005578:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800557c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800557e:	69fb      	ldr	r3, [r7, #28]
 8005580:	2b00      	cmp	r3, #0
 8005582:	f000 80fb 	beq.w	800577c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	685a      	ldr	r2, [r3, #4]
 800558a:	4613      	mov	r3, r2
 800558c:	005b      	lsls	r3, r3, #1
 800558e:	4413      	add	r3, r2
 8005590:	69fa      	ldr	r2, [r7, #28]
 8005592:	429a      	cmp	r2, r3
 8005594:	d305      	bcc.n	80055a2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	685b      	ldr	r3, [r3, #4]
 800559a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800559c:	69fa      	ldr	r2, [r7, #28]
 800559e:	429a      	cmp	r2, r3
 80055a0:	d903      	bls.n	80055aa <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80055a2:	2301      	movs	r3, #1
 80055a4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80055a8:	e0e8      	b.n	800577c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80055aa:	69fb      	ldr	r3, [r7, #28]
 80055ac:	2200      	movs	r2, #0
 80055ae:	461c      	mov	r4, r3
 80055b0:	4615      	mov	r5, r2
 80055b2:	f04f 0200 	mov.w	r2, #0
 80055b6:	f04f 0300 	mov.w	r3, #0
 80055ba:	022b      	lsls	r3, r5, #8
 80055bc:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80055c0:	0222      	lsls	r2, r4, #8
 80055c2:	68f9      	ldr	r1, [r7, #12]
 80055c4:	6849      	ldr	r1, [r1, #4]
 80055c6:	0849      	lsrs	r1, r1, #1
 80055c8:	2000      	movs	r0, #0
 80055ca:	4688      	mov	r8, r1
 80055cc:	4681      	mov	r9, r0
 80055ce:	eb12 0a08 	adds.w	sl, r2, r8
 80055d2:	eb43 0b09 	adc.w	fp, r3, r9
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	685b      	ldr	r3, [r3, #4]
 80055da:	2200      	movs	r2, #0
 80055dc:	603b      	str	r3, [r7, #0]
 80055de:	607a      	str	r2, [r7, #4]
 80055e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80055e4:	4650      	mov	r0, sl
 80055e6:	4659      	mov	r1, fp
 80055e8:	f7fa fe5a 	bl	80002a0 <__aeabi_uldivmod>
 80055ec:	4602      	mov	r2, r0
 80055ee:	460b      	mov	r3, r1
 80055f0:	4613      	mov	r3, r2
 80055f2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80055f4:	69bb      	ldr	r3, [r7, #24]
 80055f6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80055fa:	d308      	bcc.n	800560e <UART_SetConfig+0x3de>
 80055fc:	69bb      	ldr	r3, [r7, #24]
 80055fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005602:	d204      	bcs.n	800560e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	69ba      	ldr	r2, [r7, #24]
 800560a:	60da      	str	r2, [r3, #12]
 800560c:	e0b6      	b.n	800577c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800560e:	2301      	movs	r3, #1
 8005610:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005614:	e0b2      	b.n	800577c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	69db      	ldr	r3, [r3, #28]
 800561a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800561e:	d15e      	bne.n	80056de <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005620:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005624:	2b08      	cmp	r3, #8
 8005626:	d828      	bhi.n	800567a <UART_SetConfig+0x44a>
 8005628:	a201      	add	r2, pc, #4	; (adr r2, 8005630 <UART_SetConfig+0x400>)
 800562a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800562e:	bf00      	nop
 8005630:	08005655 	.word	0x08005655
 8005634:	0800565d 	.word	0x0800565d
 8005638:	08005665 	.word	0x08005665
 800563c:	0800567b 	.word	0x0800567b
 8005640:	0800566b 	.word	0x0800566b
 8005644:	0800567b 	.word	0x0800567b
 8005648:	0800567b 	.word	0x0800567b
 800564c:	0800567b 	.word	0x0800567b
 8005650:	08005673 	.word	0x08005673
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005654:	f7fe fa52 	bl	8003afc <HAL_RCC_GetPCLK1Freq>
 8005658:	61f8      	str	r0, [r7, #28]
        break;
 800565a:	e014      	b.n	8005686 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800565c:	f7fe fa64 	bl	8003b28 <HAL_RCC_GetPCLK2Freq>
 8005660:	61f8      	str	r0, [r7, #28]
        break;
 8005662:	e010      	b.n	8005686 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005664:	4b4d      	ldr	r3, [pc, #308]	; (800579c <UART_SetConfig+0x56c>)
 8005666:	61fb      	str	r3, [r7, #28]
        break;
 8005668:	e00d      	b.n	8005686 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800566a:	f7fe f9af 	bl	80039cc <HAL_RCC_GetSysClockFreq>
 800566e:	61f8      	str	r0, [r7, #28]
        break;
 8005670:	e009      	b.n	8005686 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005672:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005676:	61fb      	str	r3, [r7, #28]
        break;
 8005678:	e005      	b.n	8005686 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800567a:	2300      	movs	r3, #0
 800567c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800567e:	2301      	movs	r3, #1
 8005680:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005684:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005686:	69fb      	ldr	r3, [r7, #28]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d077      	beq.n	800577c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800568c:	69fb      	ldr	r3, [r7, #28]
 800568e:	005a      	lsls	r2, r3, #1
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	085b      	lsrs	r3, r3, #1
 8005696:	441a      	add	r2, r3
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	685b      	ldr	r3, [r3, #4]
 800569c:	fbb2 f3f3 	udiv	r3, r2, r3
 80056a0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80056a2:	69bb      	ldr	r3, [r7, #24]
 80056a4:	2b0f      	cmp	r3, #15
 80056a6:	d916      	bls.n	80056d6 <UART_SetConfig+0x4a6>
 80056a8:	69bb      	ldr	r3, [r7, #24]
 80056aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056ae:	d212      	bcs.n	80056d6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80056b0:	69bb      	ldr	r3, [r7, #24]
 80056b2:	b29b      	uxth	r3, r3
 80056b4:	f023 030f 	bic.w	r3, r3, #15
 80056b8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80056ba:	69bb      	ldr	r3, [r7, #24]
 80056bc:	085b      	lsrs	r3, r3, #1
 80056be:	b29b      	uxth	r3, r3
 80056c0:	f003 0307 	and.w	r3, r3, #7
 80056c4:	b29a      	uxth	r2, r3
 80056c6:	8afb      	ldrh	r3, [r7, #22]
 80056c8:	4313      	orrs	r3, r2
 80056ca:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	8afa      	ldrh	r2, [r7, #22]
 80056d2:	60da      	str	r2, [r3, #12]
 80056d4:	e052      	b.n	800577c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80056d6:	2301      	movs	r3, #1
 80056d8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80056dc:	e04e      	b.n	800577c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80056de:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80056e2:	2b08      	cmp	r3, #8
 80056e4:	d827      	bhi.n	8005736 <UART_SetConfig+0x506>
 80056e6:	a201      	add	r2, pc, #4	; (adr r2, 80056ec <UART_SetConfig+0x4bc>)
 80056e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056ec:	08005711 	.word	0x08005711
 80056f0:	08005719 	.word	0x08005719
 80056f4:	08005721 	.word	0x08005721
 80056f8:	08005737 	.word	0x08005737
 80056fc:	08005727 	.word	0x08005727
 8005700:	08005737 	.word	0x08005737
 8005704:	08005737 	.word	0x08005737
 8005708:	08005737 	.word	0x08005737
 800570c:	0800572f 	.word	0x0800572f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005710:	f7fe f9f4 	bl	8003afc <HAL_RCC_GetPCLK1Freq>
 8005714:	61f8      	str	r0, [r7, #28]
        break;
 8005716:	e014      	b.n	8005742 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005718:	f7fe fa06 	bl	8003b28 <HAL_RCC_GetPCLK2Freq>
 800571c:	61f8      	str	r0, [r7, #28]
        break;
 800571e:	e010      	b.n	8005742 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005720:	4b1e      	ldr	r3, [pc, #120]	; (800579c <UART_SetConfig+0x56c>)
 8005722:	61fb      	str	r3, [r7, #28]
        break;
 8005724:	e00d      	b.n	8005742 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005726:	f7fe f951 	bl	80039cc <HAL_RCC_GetSysClockFreq>
 800572a:	61f8      	str	r0, [r7, #28]
        break;
 800572c:	e009      	b.n	8005742 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800572e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005732:	61fb      	str	r3, [r7, #28]
        break;
 8005734:	e005      	b.n	8005742 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005736:	2300      	movs	r3, #0
 8005738:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800573a:	2301      	movs	r3, #1
 800573c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005740:	bf00      	nop
    }

    if (pclk != 0U)
 8005742:	69fb      	ldr	r3, [r7, #28]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d019      	beq.n	800577c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	685b      	ldr	r3, [r3, #4]
 800574c:	085a      	lsrs	r2, r3, #1
 800574e:	69fb      	ldr	r3, [r7, #28]
 8005750:	441a      	add	r2, r3
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	685b      	ldr	r3, [r3, #4]
 8005756:	fbb2 f3f3 	udiv	r3, r2, r3
 800575a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800575c:	69bb      	ldr	r3, [r7, #24]
 800575e:	2b0f      	cmp	r3, #15
 8005760:	d909      	bls.n	8005776 <UART_SetConfig+0x546>
 8005762:	69bb      	ldr	r3, [r7, #24]
 8005764:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005768:	d205      	bcs.n	8005776 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800576a:	69bb      	ldr	r3, [r7, #24]
 800576c:	b29a      	uxth	r2, r3
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	60da      	str	r2, [r3, #12]
 8005774:	e002      	b.n	800577c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005776:	2301      	movs	r3, #1
 8005778:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	2200      	movs	r2, #0
 8005780:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	2200      	movs	r2, #0
 8005786:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8005788:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800578c:	4618      	mov	r0, r3
 800578e:	3728      	adds	r7, #40	; 0x28
 8005790:	46bd      	mov	sp, r7
 8005792:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005796:	bf00      	nop
 8005798:	40008000 	.word	0x40008000
 800579c:	00f42400 	.word	0x00f42400

080057a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80057a0:	b480      	push	{r7}
 80057a2:	b083      	sub	sp, #12
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ac:	f003 0308 	and.w	r3, r3, #8
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d00a      	beq.n	80057ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	685b      	ldr	r3, [r3, #4]
 80057ba:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	430a      	orrs	r2, r1
 80057c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ce:	f003 0301 	and.w	r3, r3, #1
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d00a      	beq.n	80057ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	685b      	ldr	r3, [r3, #4]
 80057dc:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	430a      	orrs	r2, r1
 80057ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057f0:	f003 0302 	and.w	r3, r3, #2
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d00a      	beq.n	800580e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	685b      	ldr	r3, [r3, #4]
 80057fe:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	430a      	orrs	r2, r1
 800580c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005812:	f003 0304 	and.w	r3, r3, #4
 8005816:	2b00      	cmp	r3, #0
 8005818:	d00a      	beq.n	8005830 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	685b      	ldr	r3, [r3, #4]
 8005820:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	430a      	orrs	r2, r1
 800582e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005834:	f003 0310 	and.w	r3, r3, #16
 8005838:	2b00      	cmp	r3, #0
 800583a:	d00a      	beq.n	8005852 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	689b      	ldr	r3, [r3, #8]
 8005842:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	430a      	orrs	r2, r1
 8005850:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005856:	f003 0320 	and.w	r3, r3, #32
 800585a:	2b00      	cmp	r3, #0
 800585c:	d00a      	beq.n	8005874 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	689b      	ldr	r3, [r3, #8]
 8005864:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	430a      	orrs	r2, r1
 8005872:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005878:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800587c:	2b00      	cmp	r3, #0
 800587e:	d01a      	beq.n	80058b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	685b      	ldr	r3, [r3, #4]
 8005886:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	430a      	orrs	r2, r1
 8005894:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800589a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800589e:	d10a      	bne.n	80058b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	685b      	ldr	r3, [r3, #4]
 80058a6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	430a      	orrs	r2, r1
 80058b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d00a      	beq.n	80058d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	685b      	ldr	r3, [r3, #4]
 80058c8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	430a      	orrs	r2, r1
 80058d6:	605a      	str	r2, [r3, #4]
  }
}
 80058d8:	bf00      	nop
 80058da:	370c      	adds	r7, #12
 80058dc:	46bd      	mov	sp, r7
 80058de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e2:	4770      	bx	lr

080058e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b098      	sub	sp, #96	; 0x60
 80058e8:	af02      	add	r7, sp, #8
 80058ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2200      	movs	r2, #0
 80058f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80058f4:	f7fc fb0c 	bl	8001f10 <HAL_GetTick>
 80058f8:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f003 0308 	and.w	r3, r3, #8
 8005904:	2b08      	cmp	r3, #8
 8005906:	d12e      	bne.n	8005966 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005908:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800590c:	9300      	str	r3, [sp, #0]
 800590e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005910:	2200      	movs	r2, #0
 8005912:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005916:	6878      	ldr	r0, [r7, #4]
 8005918:	f000 f88c 	bl	8005a34 <UART_WaitOnFlagUntilTimeout>
 800591c:	4603      	mov	r3, r0
 800591e:	2b00      	cmp	r3, #0
 8005920:	d021      	beq.n	8005966 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800592a:	e853 3f00 	ldrex	r3, [r3]
 800592e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005930:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005932:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005936:	653b      	str	r3, [r7, #80]	; 0x50
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	461a      	mov	r2, r3
 800593e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005940:	647b      	str	r3, [r7, #68]	; 0x44
 8005942:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005944:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005946:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005948:	e841 2300 	strex	r3, r2, [r1]
 800594c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800594e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005950:	2b00      	cmp	r3, #0
 8005952:	d1e6      	bne.n	8005922 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2220      	movs	r2, #32
 8005958:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2200      	movs	r2, #0
 800595e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005962:	2303      	movs	r3, #3
 8005964:	e062      	b.n	8005a2c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f003 0304 	and.w	r3, r3, #4
 8005970:	2b04      	cmp	r3, #4
 8005972:	d149      	bne.n	8005a08 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005974:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005978:	9300      	str	r3, [sp, #0]
 800597a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800597c:	2200      	movs	r2, #0
 800597e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005982:	6878      	ldr	r0, [r7, #4]
 8005984:	f000 f856 	bl	8005a34 <UART_WaitOnFlagUntilTimeout>
 8005988:	4603      	mov	r3, r0
 800598a:	2b00      	cmp	r3, #0
 800598c:	d03c      	beq.n	8005a08 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005996:	e853 3f00 	ldrex	r3, [r3]
 800599a:	623b      	str	r3, [r7, #32]
   return(result);
 800599c:	6a3b      	ldr	r3, [r7, #32]
 800599e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80059a2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	461a      	mov	r2, r3
 80059aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80059ac:	633b      	str	r3, [r7, #48]	; 0x30
 80059ae:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059b0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80059b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059b4:	e841 2300 	strex	r3, r2, [r1]
 80059b8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80059ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d1e6      	bne.n	800598e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	3308      	adds	r3, #8
 80059c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059c8:	693b      	ldr	r3, [r7, #16]
 80059ca:	e853 3f00 	ldrex	r3, [r3]
 80059ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	f023 0301 	bic.w	r3, r3, #1
 80059d6:	64bb      	str	r3, [r7, #72]	; 0x48
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	3308      	adds	r3, #8
 80059de:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80059e0:	61fa      	str	r2, [r7, #28]
 80059e2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059e4:	69b9      	ldr	r1, [r7, #24]
 80059e6:	69fa      	ldr	r2, [r7, #28]
 80059e8:	e841 2300 	strex	r3, r2, [r1]
 80059ec:	617b      	str	r3, [r7, #20]
   return(result);
 80059ee:	697b      	ldr	r3, [r7, #20]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d1e5      	bne.n	80059c0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2220      	movs	r2, #32
 80059f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2200      	movs	r2, #0
 8005a00:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005a04:	2303      	movs	r3, #3
 8005a06:	e011      	b.n	8005a2c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2220      	movs	r2, #32
 8005a0c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2220      	movs	r2, #32
 8005a12:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2200      	movs	r2, #0
 8005a1a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2200      	movs	r2, #0
 8005a20:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2200      	movs	r2, #0
 8005a26:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8005a2a:	2300      	movs	r3, #0
}
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	3758      	adds	r7, #88	; 0x58
 8005a30:	46bd      	mov	sp, r7
 8005a32:	bd80      	pop	{r7, pc}

08005a34 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b084      	sub	sp, #16
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	60f8      	str	r0, [r7, #12]
 8005a3c:	60b9      	str	r1, [r7, #8]
 8005a3e:	603b      	str	r3, [r7, #0]
 8005a40:	4613      	mov	r3, r2
 8005a42:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a44:	e049      	b.n	8005ada <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a46:	69bb      	ldr	r3, [r7, #24]
 8005a48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a4c:	d045      	beq.n	8005ada <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a4e:	f7fc fa5f 	bl	8001f10 <HAL_GetTick>
 8005a52:	4602      	mov	r2, r0
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	1ad3      	subs	r3, r2, r3
 8005a58:	69ba      	ldr	r2, [r7, #24]
 8005a5a:	429a      	cmp	r2, r3
 8005a5c:	d302      	bcc.n	8005a64 <UART_WaitOnFlagUntilTimeout+0x30>
 8005a5e:	69bb      	ldr	r3, [r7, #24]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d101      	bne.n	8005a68 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005a64:	2303      	movs	r3, #3
 8005a66:	e048      	b.n	8005afa <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f003 0304 	and.w	r3, r3, #4
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d031      	beq.n	8005ada <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	69db      	ldr	r3, [r3, #28]
 8005a7c:	f003 0308 	and.w	r3, r3, #8
 8005a80:	2b08      	cmp	r3, #8
 8005a82:	d110      	bne.n	8005aa6 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	2208      	movs	r2, #8
 8005a8a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005a8c:	68f8      	ldr	r0, [r7, #12]
 8005a8e:	f000 f8ff 	bl	8005c90 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	2208      	movs	r2, #8
 8005a96:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	e029      	b.n	8005afa <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	69db      	ldr	r3, [r3, #28]
 8005aac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ab0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ab4:	d111      	bne.n	8005ada <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005abe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005ac0:	68f8      	ldr	r0, [r7, #12]
 8005ac2:	f000 f8e5 	bl	8005c90 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	2220      	movs	r2, #32
 8005aca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8005ad6:	2303      	movs	r3, #3
 8005ad8:	e00f      	b.n	8005afa <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	69da      	ldr	r2, [r3, #28]
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	4013      	ands	r3, r2
 8005ae4:	68ba      	ldr	r2, [r7, #8]
 8005ae6:	429a      	cmp	r2, r3
 8005ae8:	bf0c      	ite	eq
 8005aea:	2301      	moveq	r3, #1
 8005aec:	2300      	movne	r3, #0
 8005aee:	b2db      	uxtb	r3, r3
 8005af0:	461a      	mov	r2, r3
 8005af2:	79fb      	ldrb	r3, [r7, #7]
 8005af4:	429a      	cmp	r2, r3
 8005af6:	d0a6      	beq.n	8005a46 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005af8:	2300      	movs	r3, #0
}
 8005afa:	4618      	mov	r0, r3
 8005afc:	3710      	adds	r7, #16
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bd80      	pop	{r7, pc}
	...

08005b04 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005b04:	b480      	push	{r7}
 8005b06:	b097      	sub	sp, #92	; 0x5c
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	60f8      	str	r0, [r7, #12]
 8005b0c:	60b9      	str	r1, [r7, #8]
 8005b0e:	4613      	mov	r3, r2
 8005b10:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	68ba      	ldr	r2, [r7, #8]
 8005b16:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	88fa      	ldrh	r2, [r7, #6]
 8005b1c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	88fa      	ldrh	r2, [r7, #6]
 8005b24:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	689b      	ldr	r3, [r3, #8]
 8005b32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b36:	d10e      	bne.n	8005b56 <UART_Start_Receive_IT+0x52>
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	691b      	ldr	r3, [r3, #16]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d105      	bne.n	8005b4c <UART_Start_Receive_IT+0x48>
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	f240 12ff 	movw	r2, #511	; 0x1ff
 8005b46:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005b4a:	e02d      	b.n	8005ba8 <UART_Start_Receive_IT+0xa4>
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	22ff      	movs	r2, #255	; 0xff
 8005b50:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005b54:	e028      	b.n	8005ba8 <UART_Start_Receive_IT+0xa4>
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	689b      	ldr	r3, [r3, #8]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d10d      	bne.n	8005b7a <UART_Start_Receive_IT+0x76>
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	691b      	ldr	r3, [r3, #16]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d104      	bne.n	8005b70 <UART_Start_Receive_IT+0x6c>
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	22ff      	movs	r2, #255	; 0xff
 8005b6a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005b6e:	e01b      	b.n	8005ba8 <UART_Start_Receive_IT+0xa4>
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	227f      	movs	r2, #127	; 0x7f
 8005b74:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005b78:	e016      	b.n	8005ba8 <UART_Start_Receive_IT+0xa4>
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	689b      	ldr	r3, [r3, #8]
 8005b7e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005b82:	d10d      	bne.n	8005ba0 <UART_Start_Receive_IT+0x9c>
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	691b      	ldr	r3, [r3, #16]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d104      	bne.n	8005b96 <UART_Start_Receive_IT+0x92>
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	227f      	movs	r2, #127	; 0x7f
 8005b90:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005b94:	e008      	b.n	8005ba8 <UART_Start_Receive_IT+0xa4>
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	223f      	movs	r2, #63	; 0x3f
 8005b9a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005b9e:	e003      	b.n	8005ba8 <UART_Start_Receive_IT+0xa4>
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	2200      	movs	r2, #0
 8005bac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	2222      	movs	r2, #34	; 0x22
 8005bb4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	3308      	adds	r3, #8
 8005bbe:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bc0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005bc2:	e853 3f00 	ldrex	r3, [r3]
 8005bc6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005bc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bca:	f043 0301 	orr.w	r3, r3, #1
 8005bce:	657b      	str	r3, [r7, #84]	; 0x54
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	3308      	adds	r3, #8
 8005bd6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005bd8:	64ba      	str	r2, [r7, #72]	; 0x48
 8005bda:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bdc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005bde:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005be0:	e841 2300 	strex	r3, r2, [r1]
 8005be4:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005be6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d1e5      	bne.n	8005bb8 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	689b      	ldr	r3, [r3, #8]
 8005bf0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bf4:	d107      	bne.n	8005c06 <UART_Start_Receive_IT+0x102>
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	691b      	ldr	r3, [r3, #16]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d103      	bne.n	8005c06 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	4a21      	ldr	r2, [pc, #132]	; (8005c88 <UART_Start_Receive_IT+0x184>)
 8005c02:	669a      	str	r2, [r3, #104]	; 0x68
 8005c04:	e002      	b.n	8005c0c <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	4a20      	ldr	r2, [pc, #128]	; (8005c8c <UART_Start_Receive_IT+0x188>)
 8005c0a:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	691b      	ldr	r3, [r3, #16]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d019      	beq.n	8005c48 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c1c:	e853 3f00 	ldrex	r3, [r3]
 8005c20:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c24:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8005c28:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	461a      	mov	r2, r3
 8005c30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c32:	637b      	str	r3, [r7, #52]	; 0x34
 8005c34:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c36:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005c38:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005c3a:	e841 2300 	strex	r3, r2, [r1]
 8005c3e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005c40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d1e6      	bne.n	8005c14 <UART_Start_Receive_IT+0x110>
 8005c46:	e018      	b.n	8005c7a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c4e:	697b      	ldr	r3, [r7, #20]
 8005c50:	e853 3f00 	ldrex	r3, [r3]
 8005c54:	613b      	str	r3, [r7, #16]
   return(result);
 8005c56:	693b      	ldr	r3, [r7, #16]
 8005c58:	f043 0320 	orr.w	r3, r3, #32
 8005c5c:	653b      	str	r3, [r7, #80]	; 0x50
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	461a      	mov	r2, r3
 8005c64:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005c66:	623b      	str	r3, [r7, #32]
 8005c68:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c6a:	69f9      	ldr	r1, [r7, #28]
 8005c6c:	6a3a      	ldr	r2, [r7, #32]
 8005c6e:	e841 2300 	strex	r3, r2, [r1]
 8005c72:	61bb      	str	r3, [r7, #24]
   return(result);
 8005c74:	69bb      	ldr	r3, [r7, #24]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d1e6      	bne.n	8005c48 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8005c7a:	2300      	movs	r3, #0
}
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	375c      	adds	r7, #92	; 0x5c
 8005c80:	46bd      	mov	sp, r7
 8005c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c86:	4770      	bx	lr
 8005c88:	0800610d 	.word	0x0800610d
 8005c8c:	08005f51 	.word	0x08005f51

08005c90 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005c90:	b480      	push	{r7}
 8005c92:	b095      	sub	sp, #84	; 0x54
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ca0:	e853 3f00 	ldrex	r3, [r3]
 8005ca4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005ca6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ca8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005cac:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	461a      	mov	r2, r3
 8005cb4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005cb6:	643b      	str	r3, [r7, #64]	; 0x40
 8005cb8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cba:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005cbc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005cbe:	e841 2300 	strex	r3, r2, [r1]
 8005cc2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005cc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d1e6      	bne.n	8005c98 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	3308      	adds	r3, #8
 8005cd0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cd2:	6a3b      	ldr	r3, [r7, #32]
 8005cd4:	e853 3f00 	ldrex	r3, [r3]
 8005cd8:	61fb      	str	r3, [r7, #28]
   return(result);
 8005cda:	69fb      	ldr	r3, [r7, #28]
 8005cdc:	f023 0301 	bic.w	r3, r3, #1
 8005ce0:	64bb      	str	r3, [r7, #72]	; 0x48
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	3308      	adds	r3, #8
 8005ce8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005cea:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005cec:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cee:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005cf0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005cf2:	e841 2300 	strex	r3, r2, [r1]
 8005cf6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d1e5      	bne.n	8005cca <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d02:	2b01      	cmp	r3, #1
 8005d04:	d118      	bne.n	8005d38 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	e853 3f00 	ldrex	r3, [r3]
 8005d12:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d14:	68bb      	ldr	r3, [r7, #8]
 8005d16:	f023 0310 	bic.w	r3, r3, #16
 8005d1a:	647b      	str	r3, [r7, #68]	; 0x44
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	461a      	mov	r2, r3
 8005d22:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005d24:	61bb      	str	r3, [r7, #24]
 8005d26:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d28:	6979      	ldr	r1, [r7, #20]
 8005d2a:	69ba      	ldr	r2, [r7, #24]
 8005d2c:	e841 2300 	strex	r3, r2, [r1]
 8005d30:	613b      	str	r3, [r7, #16]
   return(result);
 8005d32:	693b      	ldr	r3, [r7, #16]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d1e6      	bne.n	8005d06 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2220      	movs	r2, #32
 8005d3c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2200      	movs	r2, #0
 8005d44:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2200      	movs	r2, #0
 8005d4a:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005d4c:	bf00      	nop
 8005d4e:	3754      	adds	r7, #84	; 0x54
 8005d50:	46bd      	mov	sp, r7
 8005d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d56:	4770      	bx	lr

08005d58 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b084      	sub	sp, #16
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d64:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	2200      	movs	r2, #0
 8005d6a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	2200      	movs	r2, #0
 8005d72:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005d76:	68f8      	ldr	r0, [r7, #12]
 8005d78:	f7ff fa44 	bl	8005204 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005d7c:	bf00      	nop
 8005d7e:	3710      	adds	r7, #16
 8005d80:	46bd      	mov	sp, r7
 8005d82:	bd80      	pop	{r7, pc}

08005d84 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b08f      	sub	sp, #60	; 0x3c
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005d90:	2b21      	cmp	r3, #33	; 0x21
 8005d92:	d14d      	bne.n	8005e30 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005d9a:	b29b      	uxth	r3, r3
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d132      	bne.n	8005e06 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005da6:	6a3b      	ldr	r3, [r7, #32]
 8005da8:	e853 3f00 	ldrex	r3, [r3]
 8005dac:	61fb      	str	r3, [r7, #28]
   return(result);
 8005dae:	69fb      	ldr	r3, [r7, #28]
 8005db0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005db4:	637b      	str	r3, [r7, #52]	; 0x34
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	461a      	mov	r2, r3
 8005dbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005dbe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005dc0:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dc2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005dc4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005dc6:	e841 2300 	strex	r3, r2, [r1]
 8005dca:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d1e6      	bne.n	8005da0 <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	e853 3f00 	ldrex	r3, [r3]
 8005dde:	60bb      	str	r3, [r7, #8]
   return(result);
 8005de0:	68bb      	ldr	r3, [r7, #8]
 8005de2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005de6:	633b      	str	r3, [r7, #48]	; 0x30
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	461a      	mov	r2, r3
 8005dee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005df0:	61bb      	str	r3, [r7, #24]
 8005df2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005df4:	6979      	ldr	r1, [r7, #20]
 8005df6:	69ba      	ldr	r2, [r7, #24]
 8005df8:	e841 2300 	strex	r3, r2, [r1]
 8005dfc:	613b      	str	r3, [r7, #16]
   return(result);
 8005dfe:	693b      	ldr	r3, [r7, #16]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d1e6      	bne.n	8005dd2 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8005e04:	e014      	b.n	8005e30 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e0a:	781a      	ldrb	r2, [r3, #0]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	b292      	uxth	r2, r2
 8005e12:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e18:	1c5a      	adds	r2, r3, #1
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005e24:	b29b      	uxth	r3, r3
 8005e26:	3b01      	subs	r3, #1
 8005e28:	b29a      	uxth	r2, r3
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8005e30:	bf00      	nop
 8005e32:	373c      	adds	r7, #60	; 0x3c
 8005e34:	46bd      	mov	sp, r7
 8005e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3a:	4770      	bx	lr

08005e3c <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b091      	sub	sp, #68	; 0x44
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005e48:	2b21      	cmp	r3, #33	; 0x21
 8005e4a:	d151      	bne.n	8005ef0 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005e52:	b29b      	uxth	r3, r3
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d132      	bne.n	8005ebe <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e60:	e853 3f00 	ldrex	r3, [r3]
 8005e64:	623b      	str	r3, [r7, #32]
   return(result);
 8005e66:	6a3b      	ldr	r3, [r7, #32]
 8005e68:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e6c:	63bb      	str	r3, [r7, #56]	; 0x38
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	461a      	mov	r2, r3
 8005e74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e76:	633b      	str	r3, [r7, #48]	; 0x30
 8005e78:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e7a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005e7c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e7e:	e841 2300 	strex	r3, r2, [r1]
 8005e82:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005e84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d1e6      	bne.n	8005e58 <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e90:	693b      	ldr	r3, [r7, #16]
 8005e92:	e853 3f00 	ldrex	r3, [r3]
 8005e96:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005e9e:	637b      	str	r3, [r7, #52]	; 0x34
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	461a      	mov	r2, r3
 8005ea6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ea8:	61fb      	str	r3, [r7, #28]
 8005eaa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eac:	69b9      	ldr	r1, [r7, #24]
 8005eae:	69fa      	ldr	r2, [r7, #28]
 8005eb0:	e841 2300 	strex	r3, r2, [r1]
 8005eb4:	617b      	str	r3, [r7, #20]
   return(result);
 8005eb6:	697b      	ldr	r3, [r7, #20]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d1e6      	bne.n	8005e8a <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8005ebc:	e018      	b.n	8005ef0 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ec2:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8005ec4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ec6:	881a      	ldrh	r2, [r3, #0]
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ed0:	b292      	uxth	r2, r2
 8005ed2:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ed8:	1c9a      	adds	r2, r3, #2
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005ee4:	b29b      	uxth	r3, r3
 8005ee6:	3b01      	subs	r3, #1
 8005ee8:	b29a      	uxth	r2, r3
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8005ef0:	bf00      	nop
 8005ef2:	3744      	adds	r7, #68	; 0x44
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efa:	4770      	bx	lr

08005efc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b088      	sub	sp, #32
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	e853 3f00 	ldrex	r3, [r3]
 8005f10:	60bb      	str	r3, [r7, #8]
   return(result);
 8005f12:	68bb      	ldr	r3, [r7, #8]
 8005f14:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005f18:	61fb      	str	r3, [r7, #28]
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	461a      	mov	r2, r3
 8005f20:	69fb      	ldr	r3, [r7, #28]
 8005f22:	61bb      	str	r3, [r7, #24]
 8005f24:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f26:	6979      	ldr	r1, [r7, #20]
 8005f28:	69ba      	ldr	r2, [r7, #24]
 8005f2a:	e841 2300 	strex	r3, r2, [r1]
 8005f2e:	613b      	str	r3, [r7, #16]
   return(result);
 8005f30:	693b      	ldr	r3, [r7, #16]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d1e6      	bne.n	8005f04 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2220      	movs	r2, #32
 8005f3a:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005f42:	6878      	ldr	r0, [r7, #4]
 8005f44:	f7fb f8ee 	bl	8001124 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005f48:	bf00      	nop
 8005f4a:	3720      	adds	r7, #32
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	bd80      	pop	{r7, pc}

08005f50 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b09c      	sub	sp, #112	; 0x70
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005f5e:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005f68:	2b22      	cmp	r3, #34	; 0x22
 8005f6a:	f040 80be 	bne.w	80060ea <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005f74:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005f78:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8005f7c:	b2d9      	uxtb	r1, r3
 8005f7e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8005f82:	b2da      	uxtb	r2, r3
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f88:	400a      	ands	r2, r1
 8005f8a:	b2d2      	uxtb	r2, r2
 8005f8c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f92:	1c5a      	adds	r2, r3, #1
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005f9e:	b29b      	uxth	r3, r3
 8005fa0:	3b01      	subs	r3, #1
 8005fa2:	b29a      	uxth	r2, r3
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005fb0:	b29b      	uxth	r3, r3
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	f040 80a3 	bne.w	80060fe <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fbe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005fc0:	e853 3f00 	ldrex	r3, [r3]
 8005fc4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005fc6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005fc8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005fcc:	66bb      	str	r3, [r7, #104]	; 0x68
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	461a      	mov	r2, r3
 8005fd4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005fd6:	65bb      	str	r3, [r7, #88]	; 0x58
 8005fd8:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fda:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005fdc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005fde:	e841 2300 	strex	r3, r2, [r1]
 8005fe2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005fe4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d1e6      	bne.n	8005fb8 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	3308      	adds	r3, #8
 8005ff0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ff2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ff4:	e853 3f00 	ldrex	r3, [r3]
 8005ff8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005ffa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ffc:	f023 0301 	bic.w	r3, r3, #1
 8006000:	667b      	str	r3, [r7, #100]	; 0x64
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	3308      	adds	r3, #8
 8006008:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800600a:	647a      	str	r2, [r7, #68]	; 0x44
 800600c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800600e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006010:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006012:	e841 2300 	strex	r3, r2, [r1]
 8006016:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006018:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800601a:	2b00      	cmp	r3, #0
 800601c:	d1e5      	bne.n	8005fea <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2220      	movs	r2, #32
 8006022:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2200      	movs	r2, #0
 800602a:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2200      	movs	r2, #0
 8006030:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4a34      	ldr	r2, [pc, #208]	; (8006108 <UART_RxISR_8BIT+0x1b8>)
 8006038:	4293      	cmp	r3, r2
 800603a:	d01f      	beq.n	800607c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	685b      	ldr	r3, [r3, #4]
 8006042:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006046:	2b00      	cmp	r3, #0
 8006048:	d018      	beq.n	800607c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006052:	e853 3f00 	ldrex	r3, [r3]
 8006056:	623b      	str	r3, [r7, #32]
   return(result);
 8006058:	6a3b      	ldr	r3, [r7, #32]
 800605a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800605e:	663b      	str	r3, [r7, #96]	; 0x60
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	461a      	mov	r2, r3
 8006066:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006068:	633b      	str	r3, [r7, #48]	; 0x30
 800606a:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800606c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800606e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006070:	e841 2300 	strex	r3, r2, [r1]
 8006074:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006076:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006078:	2b00      	cmp	r3, #0
 800607a:	d1e6      	bne.n	800604a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006080:	2b01      	cmp	r3, #1
 8006082:	d12e      	bne.n	80060e2 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2200      	movs	r2, #0
 8006088:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006090:	693b      	ldr	r3, [r7, #16]
 8006092:	e853 3f00 	ldrex	r3, [r3]
 8006096:	60fb      	str	r3, [r7, #12]
   return(result);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	f023 0310 	bic.w	r3, r3, #16
 800609e:	65fb      	str	r3, [r7, #92]	; 0x5c
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	461a      	mov	r2, r3
 80060a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80060a8:	61fb      	str	r3, [r7, #28]
 80060aa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060ac:	69b9      	ldr	r1, [r7, #24]
 80060ae:	69fa      	ldr	r2, [r7, #28]
 80060b0:	e841 2300 	strex	r3, r2, [r1]
 80060b4:	617b      	str	r3, [r7, #20]
   return(result);
 80060b6:	697b      	ldr	r3, [r7, #20]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d1e6      	bne.n	800608a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	69db      	ldr	r3, [r3, #28]
 80060c2:	f003 0310 	and.w	r3, r3, #16
 80060c6:	2b10      	cmp	r3, #16
 80060c8:	d103      	bne.n	80060d2 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	2210      	movs	r2, #16
 80060d0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80060d8:	4619      	mov	r1, r3
 80060da:	6878      	ldr	r0, [r7, #4]
 80060dc:	f7ff f89c 	bl	8005218 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80060e0:	e00d      	b.n	80060fe <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 80060e2:	6878      	ldr	r0, [r7, #4]
 80060e4:	f7fa ff06 	bl	8000ef4 <HAL_UART_RxCpltCallback>
}
 80060e8:	e009      	b.n	80060fe <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	8b1b      	ldrh	r3, [r3, #24]
 80060f0:	b29a      	uxth	r2, r3
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f042 0208 	orr.w	r2, r2, #8
 80060fa:	b292      	uxth	r2, r2
 80060fc:	831a      	strh	r2, [r3, #24]
}
 80060fe:	bf00      	nop
 8006100:	3770      	adds	r7, #112	; 0x70
 8006102:	46bd      	mov	sp, r7
 8006104:	bd80      	pop	{r7, pc}
 8006106:	bf00      	nop
 8006108:	40008000 	.word	0x40008000

0800610c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b09c      	sub	sp, #112	; 0x70
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800611a:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006124:	2b22      	cmp	r3, #34	; 0x22
 8006126:	f040 80be 	bne.w	80062a6 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006130:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006138:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800613a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 800613e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8006142:	4013      	ands	r3, r2
 8006144:	b29a      	uxth	r2, r3
 8006146:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006148:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800614e:	1c9a      	adds	r2, r3, #2
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800615a:	b29b      	uxth	r3, r3
 800615c:	3b01      	subs	r3, #1
 800615e:	b29a      	uxth	r2, r3
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800616c:	b29b      	uxth	r3, r3
 800616e:	2b00      	cmp	r3, #0
 8006170:	f040 80a3 	bne.w	80062ba <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800617a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800617c:	e853 3f00 	ldrex	r3, [r3]
 8006180:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8006182:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006184:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006188:	667b      	str	r3, [r7, #100]	; 0x64
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	461a      	mov	r2, r3
 8006190:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006192:	657b      	str	r3, [r7, #84]	; 0x54
 8006194:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006196:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006198:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800619a:	e841 2300 	strex	r3, r2, [r1]
 800619e:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80061a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d1e6      	bne.n	8006174 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	3308      	adds	r3, #8
 80061ac:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80061b0:	e853 3f00 	ldrex	r3, [r3]
 80061b4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80061b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061b8:	f023 0301 	bic.w	r3, r3, #1
 80061bc:	663b      	str	r3, [r7, #96]	; 0x60
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	3308      	adds	r3, #8
 80061c4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80061c6:	643a      	str	r2, [r7, #64]	; 0x40
 80061c8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061ca:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80061cc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80061ce:	e841 2300 	strex	r3, r2, [r1]
 80061d2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80061d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d1e5      	bne.n	80061a6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2220      	movs	r2, #32
 80061de:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2200      	movs	r2, #0
 80061e6:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2200      	movs	r2, #0
 80061ec:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4a34      	ldr	r2, [pc, #208]	; (80062c4 <UART_RxISR_16BIT+0x1b8>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d01f      	beq.n	8006238 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	685b      	ldr	r3, [r3, #4]
 80061fe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006202:	2b00      	cmp	r3, #0
 8006204:	d018      	beq.n	8006238 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800620c:	6a3b      	ldr	r3, [r7, #32]
 800620e:	e853 3f00 	ldrex	r3, [r3]
 8006212:	61fb      	str	r3, [r7, #28]
   return(result);
 8006214:	69fb      	ldr	r3, [r7, #28]
 8006216:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800621a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	461a      	mov	r2, r3
 8006222:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006224:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006226:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006228:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800622a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800622c:	e841 2300 	strex	r3, r2, [r1]
 8006230:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006234:	2b00      	cmp	r3, #0
 8006236:	d1e6      	bne.n	8006206 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800623c:	2b01      	cmp	r3, #1
 800623e:	d12e      	bne.n	800629e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2200      	movs	r2, #0
 8006244:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	e853 3f00 	ldrex	r3, [r3]
 8006252:	60bb      	str	r3, [r7, #8]
   return(result);
 8006254:	68bb      	ldr	r3, [r7, #8]
 8006256:	f023 0310 	bic.w	r3, r3, #16
 800625a:	65bb      	str	r3, [r7, #88]	; 0x58
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	461a      	mov	r2, r3
 8006262:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006264:	61bb      	str	r3, [r7, #24]
 8006266:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006268:	6979      	ldr	r1, [r7, #20]
 800626a:	69ba      	ldr	r2, [r7, #24]
 800626c:	e841 2300 	strex	r3, r2, [r1]
 8006270:	613b      	str	r3, [r7, #16]
   return(result);
 8006272:	693b      	ldr	r3, [r7, #16]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d1e6      	bne.n	8006246 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	69db      	ldr	r3, [r3, #28]
 800627e:	f003 0310 	and.w	r3, r3, #16
 8006282:	2b10      	cmp	r3, #16
 8006284:	d103      	bne.n	800628e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	2210      	movs	r2, #16
 800628c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006294:	4619      	mov	r1, r3
 8006296:	6878      	ldr	r0, [r7, #4]
 8006298:	f7fe ffbe 	bl	8005218 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800629c:	e00d      	b.n	80062ba <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800629e:	6878      	ldr	r0, [r7, #4]
 80062a0:	f7fa fe28 	bl	8000ef4 <HAL_UART_RxCpltCallback>
}
 80062a4:	e009      	b.n	80062ba <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	8b1b      	ldrh	r3, [r3, #24]
 80062ac:	b29a      	uxth	r2, r3
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f042 0208 	orr.w	r2, r2, #8
 80062b6:	b292      	uxth	r2, r2
 80062b8:	831a      	strh	r2, [r3, #24]
}
 80062ba:	bf00      	nop
 80062bc:	3770      	adds	r7, #112	; 0x70
 80062be:	46bd      	mov	sp, r7
 80062c0:	bd80      	pop	{r7, pc}
 80062c2:	bf00      	nop
 80062c4:	40008000 	.word	0x40008000

080062c8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80062c8:	b480      	push	{r7}
 80062ca:	b083      	sub	sp, #12
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80062d0:	bf00      	nop
 80062d2:	370c      	adds	r7, #12
 80062d4:	46bd      	mov	sp, r7
 80062d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062da:	4770      	bx	lr

080062dc <siprintf>:
 80062dc:	b40e      	push	{r1, r2, r3}
 80062de:	b500      	push	{lr}
 80062e0:	b09c      	sub	sp, #112	; 0x70
 80062e2:	ab1d      	add	r3, sp, #116	; 0x74
 80062e4:	9002      	str	r0, [sp, #8]
 80062e6:	9006      	str	r0, [sp, #24]
 80062e8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80062ec:	4809      	ldr	r0, [pc, #36]	; (8006314 <siprintf+0x38>)
 80062ee:	9107      	str	r1, [sp, #28]
 80062f0:	9104      	str	r1, [sp, #16]
 80062f2:	4909      	ldr	r1, [pc, #36]	; (8006318 <siprintf+0x3c>)
 80062f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80062f8:	9105      	str	r1, [sp, #20]
 80062fa:	6800      	ldr	r0, [r0, #0]
 80062fc:	9301      	str	r3, [sp, #4]
 80062fe:	a902      	add	r1, sp, #8
 8006300:	f000 f9b8 	bl	8006674 <_svfiprintf_r>
 8006304:	9b02      	ldr	r3, [sp, #8]
 8006306:	2200      	movs	r2, #0
 8006308:	701a      	strb	r2, [r3, #0]
 800630a:	b01c      	add	sp, #112	; 0x70
 800630c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006310:	b003      	add	sp, #12
 8006312:	4770      	bx	lr
 8006314:	200000ac 	.word	0x200000ac
 8006318:	ffff0208 	.word	0xffff0208

0800631c <memset>:
 800631c:	4402      	add	r2, r0
 800631e:	4603      	mov	r3, r0
 8006320:	4293      	cmp	r3, r2
 8006322:	d100      	bne.n	8006326 <memset+0xa>
 8006324:	4770      	bx	lr
 8006326:	f803 1b01 	strb.w	r1, [r3], #1
 800632a:	e7f9      	b.n	8006320 <memset+0x4>

0800632c <strncmp>:
 800632c:	b510      	push	{r4, lr}
 800632e:	b16a      	cbz	r2, 800634c <strncmp+0x20>
 8006330:	3901      	subs	r1, #1
 8006332:	1884      	adds	r4, r0, r2
 8006334:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006338:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800633c:	429a      	cmp	r2, r3
 800633e:	d103      	bne.n	8006348 <strncmp+0x1c>
 8006340:	42a0      	cmp	r0, r4
 8006342:	d001      	beq.n	8006348 <strncmp+0x1c>
 8006344:	2a00      	cmp	r2, #0
 8006346:	d1f5      	bne.n	8006334 <strncmp+0x8>
 8006348:	1ad0      	subs	r0, r2, r3
 800634a:	bd10      	pop	{r4, pc}
 800634c:	4610      	mov	r0, r2
 800634e:	e7fc      	b.n	800634a <strncmp+0x1e>

08006350 <strncpy>:
 8006350:	b510      	push	{r4, lr}
 8006352:	3901      	subs	r1, #1
 8006354:	4603      	mov	r3, r0
 8006356:	b132      	cbz	r2, 8006366 <strncpy+0x16>
 8006358:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800635c:	f803 4b01 	strb.w	r4, [r3], #1
 8006360:	3a01      	subs	r2, #1
 8006362:	2c00      	cmp	r4, #0
 8006364:	d1f7      	bne.n	8006356 <strncpy+0x6>
 8006366:	441a      	add	r2, r3
 8006368:	2100      	movs	r1, #0
 800636a:	4293      	cmp	r3, r2
 800636c:	d100      	bne.n	8006370 <strncpy+0x20>
 800636e:	bd10      	pop	{r4, pc}
 8006370:	f803 1b01 	strb.w	r1, [r3], #1
 8006374:	e7f9      	b.n	800636a <strncpy+0x1a>
	...

08006378 <__errno>:
 8006378:	4b01      	ldr	r3, [pc, #4]	; (8006380 <__errno+0x8>)
 800637a:	6818      	ldr	r0, [r3, #0]
 800637c:	4770      	bx	lr
 800637e:	bf00      	nop
 8006380:	200000ac 	.word	0x200000ac

08006384 <__libc_init_array>:
 8006384:	b570      	push	{r4, r5, r6, lr}
 8006386:	4d0d      	ldr	r5, [pc, #52]	; (80063bc <__libc_init_array+0x38>)
 8006388:	4c0d      	ldr	r4, [pc, #52]	; (80063c0 <__libc_init_array+0x3c>)
 800638a:	1b64      	subs	r4, r4, r5
 800638c:	10a4      	asrs	r4, r4, #2
 800638e:	2600      	movs	r6, #0
 8006390:	42a6      	cmp	r6, r4
 8006392:	d109      	bne.n	80063a8 <__libc_init_array+0x24>
 8006394:	4d0b      	ldr	r5, [pc, #44]	; (80063c4 <__libc_init_array+0x40>)
 8006396:	4c0c      	ldr	r4, [pc, #48]	; (80063c8 <__libc_init_array+0x44>)
 8006398:	f000 fc6a 	bl	8006c70 <_init>
 800639c:	1b64      	subs	r4, r4, r5
 800639e:	10a4      	asrs	r4, r4, #2
 80063a0:	2600      	movs	r6, #0
 80063a2:	42a6      	cmp	r6, r4
 80063a4:	d105      	bne.n	80063b2 <__libc_init_array+0x2e>
 80063a6:	bd70      	pop	{r4, r5, r6, pc}
 80063a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80063ac:	4798      	blx	r3
 80063ae:	3601      	adds	r6, #1
 80063b0:	e7ee      	b.n	8006390 <__libc_init_array+0xc>
 80063b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80063b6:	4798      	blx	r3
 80063b8:	3601      	adds	r6, #1
 80063ba:	e7f2      	b.n	80063a2 <__libc_init_array+0x1e>
 80063bc:	08006dc0 	.word	0x08006dc0
 80063c0:	08006dc0 	.word	0x08006dc0
 80063c4:	08006dc0 	.word	0x08006dc0
 80063c8:	08006dc4 	.word	0x08006dc4

080063cc <__retarget_lock_acquire_recursive>:
 80063cc:	4770      	bx	lr

080063ce <__retarget_lock_release_recursive>:
 80063ce:	4770      	bx	lr

080063d0 <_free_r>:
 80063d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80063d2:	2900      	cmp	r1, #0
 80063d4:	d044      	beq.n	8006460 <_free_r+0x90>
 80063d6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80063da:	9001      	str	r0, [sp, #4]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	f1a1 0404 	sub.w	r4, r1, #4
 80063e2:	bfb8      	it	lt
 80063e4:	18e4      	addlt	r4, r4, r3
 80063e6:	f000 f8df 	bl	80065a8 <__malloc_lock>
 80063ea:	4a1e      	ldr	r2, [pc, #120]	; (8006464 <_free_r+0x94>)
 80063ec:	9801      	ldr	r0, [sp, #4]
 80063ee:	6813      	ldr	r3, [r2, #0]
 80063f0:	b933      	cbnz	r3, 8006400 <_free_r+0x30>
 80063f2:	6063      	str	r3, [r4, #4]
 80063f4:	6014      	str	r4, [r2, #0]
 80063f6:	b003      	add	sp, #12
 80063f8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80063fc:	f000 b8da 	b.w	80065b4 <__malloc_unlock>
 8006400:	42a3      	cmp	r3, r4
 8006402:	d908      	bls.n	8006416 <_free_r+0x46>
 8006404:	6825      	ldr	r5, [r4, #0]
 8006406:	1961      	adds	r1, r4, r5
 8006408:	428b      	cmp	r3, r1
 800640a:	bf01      	itttt	eq
 800640c:	6819      	ldreq	r1, [r3, #0]
 800640e:	685b      	ldreq	r3, [r3, #4]
 8006410:	1949      	addeq	r1, r1, r5
 8006412:	6021      	streq	r1, [r4, #0]
 8006414:	e7ed      	b.n	80063f2 <_free_r+0x22>
 8006416:	461a      	mov	r2, r3
 8006418:	685b      	ldr	r3, [r3, #4]
 800641a:	b10b      	cbz	r3, 8006420 <_free_r+0x50>
 800641c:	42a3      	cmp	r3, r4
 800641e:	d9fa      	bls.n	8006416 <_free_r+0x46>
 8006420:	6811      	ldr	r1, [r2, #0]
 8006422:	1855      	adds	r5, r2, r1
 8006424:	42a5      	cmp	r5, r4
 8006426:	d10b      	bne.n	8006440 <_free_r+0x70>
 8006428:	6824      	ldr	r4, [r4, #0]
 800642a:	4421      	add	r1, r4
 800642c:	1854      	adds	r4, r2, r1
 800642e:	42a3      	cmp	r3, r4
 8006430:	6011      	str	r1, [r2, #0]
 8006432:	d1e0      	bne.n	80063f6 <_free_r+0x26>
 8006434:	681c      	ldr	r4, [r3, #0]
 8006436:	685b      	ldr	r3, [r3, #4]
 8006438:	6053      	str	r3, [r2, #4]
 800643a:	440c      	add	r4, r1
 800643c:	6014      	str	r4, [r2, #0]
 800643e:	e7da      	b.n	80063f6 <_free_r+0x26>
 8006440:	d902      	bls.n	8006448 <_free_r+0x78>
 8006442:	230c      	movs	r3, #12
 8006444:	6003      	str	r3, [r0, #0]
 8006446:	e7d6      	b.n	80063f6 <_free_r+0x26>
 8006448:	6825      	ldr	r5, [r4, #0]
 800644a:	1961      	adds	r1, r4, r5
 800644c:	428b      	cmp	r3, r1
 800644e:	bf04      	itt	eq
 8006450:	6819      	ldreq	r1, [r3, #0]
 8006452:	685b      	ldreq	r3, [r3, #4]
 8006454:	6063      	str	r3, [r4, #4]
 8006456:	bf04      	itt	eq
 8006458:	1949      	addeq	r1, r1, r5
 800645a:	6021      	streq	r1, [r4, #0]
 800645c:	6054      	str	r4, [r2, #4]
 800645e:	e7ca      	b.n	80063f6 <_free_r+0x26>
 8006460:	b003      	add	sp, #12
 8006462:	bd30      	pop	{r4, r5, pc}
 8006464:	20000688 	.word	0x20000688

08006468 <sbrk_aligned>:
 8006468:	b570      	push	{r4, r5, r6, lr}
 800646a:	4e0e      	ldr	r6, [pc, #56]	; (80064a4 <sbrk_aligned+0x3c>)
 800646c:	460c      	mov	r4, r1
 800646e:	6831      	ldr	r1, [r6, #0]
 8006470:	4605      	mov	r5, r0
 8006472:	b911      	cbnz	r1, 800647a <sbrk_aligned+0x12>
 8006474:	f000 fba6 	bl	8006bc4 <_sbrk_r>
 8006478:	6030      	str	r0, [r6, #0]
 800647a:	4621      	mov	r1, r4
 800647c:	4628      	mov	r0, r5
 800647e:	f000 fba1 	bl	8006bc4 <_sbrk_r>
 8006482:	1c43      	adds	r3, r0, #1
 8006484:	d00a      	beq.n	800649c <sbrk_aligned+0x34>
 8006486:	1cc4      	adds	r4, r0, #3
 8006488:	f024 0403 	bic.w	r4, r4, #3
 800648c:	42a0      	cmp	r0, r4
 800648e:	d007      	beq.n	80064a0 <sbrk_aligned+0x38>
 8006490:	1a21      	subs	r1, r4, r0
 8006492:	4628      	mov	r0, r5
 8006494:	f000 fb96 	bl	8006bc4 <_sbrk_r>
 8006498:	3001      	adds	r0, #1
 800649a:	d101      	bne.n	80064a0 <sbrk_aligned+0x38>
 800649c:	f04f 34ff 	mov.w	r4, #4294967295
 80064a0:	4620      	mov	r0, r4
 80064a2:	bd70      	pop	{r4, r5, r6, pc}
 80064a4:	2000068c 	.word	0x2000068c

080064a8 <_malloc_r>:
 80064a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80064ac:	1ccd      	adds	r5, r1, #3
 80064ae:	f025 0503 	bic.w	r5, r5, #3
 80064b2:	3508      	adds	r5, #8
 80064b4:	2d0c      	cmp	r5, #12
 80064b6:	bf38      	it	cc
 80064b8:	250c      	movcc	r5, #12
 80064ba:	2d00      	cmp	r5, #0
 80064bc:	4607      	mov	r7, r0
 80064be:	db01      	blt.n	80064c4 <_malloc_r+0x1c>
 80064c0:	42a9      	cmp	r1, r5
 80064c2:	d905      	bls.n	80064d0 <_malloc_r+0x28>
 80064c4:	230c      	movs	r3, #12
 80064c6:	603b      	str	r3, [r7, #0]
 80064c8:	2600      	movs	r6, #0
 80064ca:	4630      	mov	r0, r6
 80064cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80064d0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80065a4 <_malloc_r+0xfc>
 80064d4:	f000 f868 	bl	80065a8 <__malloc_lock>
 80064d8:	f8d8 3000 	ldr.w	r3, [r8]
 80064dc:	461c      	mov	r4, r3
 80064de:	bb5c      	cbnz	r4, 8006538 <_malloc_r+0x90>
 80064e0:	4629      	mov	r1, r5
 80064e2:	4638      	mov	r0, r7
 80064e4:	f7ff ffc0 	bl	8006468 <sbrk_aligned>
 80064e8:	1c43      	adds	r3, r0, #1
 80064ea:	4604      	mov	r4, r0
 80064ec:	d155      	bne.n	800659a <_malloc_r+0xf2>
 80064ee:	f8d8 4000 	ldr.w	r4, [r8]
 80064f2:	4626      	mov	r6, r4
 80064f4:	2e00      	cmp	r6, #0
 80064f6:	d145      	bne.n	8006584 <_malloc_r+0xdc>
 80064f8:	2c00      	cmp	r4, #0
 80064fa:	d048      	beq.n	800658e <_malloc_r+0xe6>
 80064fc:	6823      	ldr	r3, [r4, #0]
 80064fe:	4631      	mov	r1, r6
 8006500:	4638      	mov	r0, r7
 8006502:	eb04 0903 	add.w	r9, r4, r3
 8006506:	f000 fb5d 	bl	8006bc4 <_sbrk_r>
 800650a:	4581      	cmp	r9, r0
 800650c:	d13f      	bne.n	800658e <_malloc_r+0xe6>
 800650e:	6821      	ldr	r1, [r4, #0]
 8006510:	1a6d      	subs	r5, r5, r1
 8006512:	4629      	mov	r1, r5
 8006514:	4638      	mov	r0, r7
 8006516:	f7ff ffa7 	bl	8006468 <sbrk_aligned>
 800651a:	3001      	adds	r0, #1
 800651c:	d037      	beq.n	800658e <_malloc_r+0xe6>
 800651e:	6823      	ldr	r3, [r4, #0]
 8006520:	442b      	add	r3, r5
 8006522:	6023      	str	r3, [r4, #0]
 8006524:	f8d8 3000 	ldr.w	r3, [r8]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d038      	beq.n	800659e <_malloc_r+0xf6>
 800652c:	685a      	ldr	r2, [r3, #4]
 800652e:	42a2      	cmp	r2, r4
 8006530:	d12b      	bne.n	800658a <_malloc_r+0xe2>
 8006532:	2200      	movs	r2, #0
 8006534:	605a      	str	r2, [r3, #4]
 8006536:	e00f      	b.n	8006558 <_malloc_r+0xb0>
 8006538:	6822      	ldr	r2, [r4, #0]
 800653a:	1b52      	subs	r2, r2, r5
 800653c:	d41f      	bmi.n	800657e <_malloc_r+0xd6>
 800653e:	2a0b      	cmp	r2, #11
 8006540:	d917      	bls.n	8006572 <_malloc_r+0xca>
 8006542:	1961      	adds	r1, r4, r5
 8006544:	42a3      	cmp	r3, r4
 8006546:	6025      	str	r5, [r4, #0]
 8006548:	bf18      	it	ne
 800654a:	6059      	strne	r1, [r3, #4]
 800654c:	6863      	ldr	r3, [r4, #4]
 800654e:	bf08      	it	eq
 8006550:	f8c8 1000 	streq.w	r1, [r8]
 8006554:	5162      	str	r2, [r4, r5]
 8006556:	604b      	str	r3, [r1, #4]
 8006558:	4638      	mov	r0, r7
 800655a:	f104 060b 	add.w	r6, r4, #11
 800655e:	f000 f829 	bl	80065b4 <__malloc_unlock>
 8006562:	f026 0607 	bic.w	r6, r6, #7
 8006566:	1d23      	adds	r3, r4, #4
 8006568:	1af2      	subs	r2, r6, r3
 800656a:	d0ae      	beq.n	80064ca <_malloc_r+0x22>
 800656c:	1b9b      	subs	r3, r3, r6
 800656e:	50a3      	str	r3, [r4, r2]
 8006570:	e7ab      	b.n	80064ca <_malloc_r+0x22>
 8006572:	42a3      	cmp	r3, r4
 8006574:	6862      	ldr	r2, [r4, #4]
 8006576:	d1dd      	bne.n	8006534 <_malloc_r+0x8c>
 8006578:	f8c8 2000 	str.w	r2, [r8]
 800657c:	e7ec      	b.n	8006558 <_malloc_r+0xb0>
 800657e:	4623      	mov	r3, r4
 8006580:	6864      	ldr	r4, [r4, #4]
 8006582:	e7ac      	b.n	80064de <_malloc_r+0x36>
 8006584:	4634      	mov	r4, r6
 8006586:	6876      	ldr	r6, [r6, #4]
 8006588:	e7b4      	b.n	80064f4 <_malloc_r+0x4c>
 800658a:	4613      	mov	r3, r2
 800658c:	e7cc      	b.n	8006528 <_malloc_r+0x80>
 800658e:	230c      	movs	r3, #12
 8006590:	603b      	str	r3, [r7, #0]
 8006592:	4638      	mov	r0, r7
 8006594:	f000 f80e 	bl	80065b4 <__malloc_unlock>
 8006598:	e797      	b.n	80064ca <_malloc_r+0x22>
 800659a:	6025      	str	r5, [r4, #0]
 800659c:	e7dc      	b.n	8006558 <_malloc_r+0xb0>
 800659e:	605b      	str	r3, [r3, #4]
 80065a0:	deff      	udf	#255	; 0xff
 80065a2:	bf00      	nop
 80065a4:	20000688 	.word	0x20000688

080065a8 <__malloc_lock>:
 80065a8:	4801      	ldr	r0, [pc, #4]	; (80065b0 <__malloc_lock+0x8>)
 80065aa:	f7ff bf0f 	b.w	80063cc <__retarget_lock_acquire_recursive>
 80065ae:	bf00      	nop
 80065b0:	20000684 	.word	0x20000684

080065b4 <__malloc_unlock>:
 80065b4:	4801      	ldr	r0, [pc, #4]	; (80065bc <__malloc_unlock+0x8>)
 80065b6:	f7ff bf0a 	b.w	80063ce <__retarget_lock_release_recursive>
 80065ba:	bf00      	nop
 80065bc:	20000684 	.word	0x20000684

080065c0 <__ssputs_r>:
 80065c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065c4:	688e      	ldr	r6, [r1, #8]
 80065c6:	461f      	mov	r7, r3
 80065c8:	42be      	cmp	r6, r7
 80065ca:	680b      	ldr	r3, [r1, #0]
 80065cc:	4682      	mov	sl, r0
 80065ce:	460c      	mov	r4, r1
 80065d0:	4690      	mov	r8, r2
 80065d2:	d82c      	bhi.n	800662e <__ssputs_r+0x6e>
 80065d4:	898a      	ldrh	r2, [r1, #12]
 80065d6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80065da:	d026      	beq.n	800662a <__ssputs_r+0x6a>
 80065dc:	6965      	ldr	r5, [r4, #20]
 80065de:	6909      	ldr	r1, [r1, #16]
 80065e0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80065e4:	eba3 0901 	sub.w	r9, r3, r1
 80065e8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80065ec:	1c7b      	adds	r3, r7, #1
 80065ee:	444b      	add	r3, r9
 80065f0:	106d      	asrs	r5, r5, #1
 80065f2:	429d      	cmp	r5, r3
 80065f4:	bf38      	it	cc
 80065f6:	461d      	movcc	r5, r3
 80065f8:	0553      	lsls	r3, r2, #21
 80065fa:	d527      	bpl.n	800664c <__ssputs_r+0x8c>
 80065fc:	4629      	mov	r1, r5
 80065fe:	f7ff ff53 	bl	80064a8 <_malloc_r>
 8006602:	4606      	mov	r6, r0
 8006604:	b360      	cbz	r0, 8006660 <__ssputs_r+0xa0>
 8006606:	6921      	ldr	r1, [r4, #16]
 8006608:	464a      	mov	r2, r9
 800660a:	f000 faeb 	bl	8006be4 <memcpy>
 800660e:	89a3      	ldrh	r3, [r4, #12]
 8006610:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006614:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006618:	81a3      	strh	r3, [r4, #12]
 800661a:	6126      	str	r6, [r4, #16]
 800661c:	6165      	str	r5, [r4, #20]
 800661e:	444e      	add	r6, r9
 8006620:	eba5 0509 	sub.w	r5, r5, r9
 8006624:	6026      	str	r6, [r4, #0]
 8006626:	60a5      	str	r5, [r4, #8]
 8006628:	463e      	mov	r6, r7
 800662a:	42be      	cmp	r6, r7
 800662c:	d900      	bls.n	8006630 <__ssputs_r+0x70>
 800662e:	463e      	mov	r6, r7
 8006630:	6820      	ldr	r0, [r4, #0]
 8006632:	4632      	mov	r2, r6
 8006634:	4641      	mov	r1, r8
 8006636:	f000 faab 	bl	8006b90 <memmove>
 800663a:	68a3      	ldr	r3, [r4, #8]
 800663c:	1b9b      	subs	r3, r3, r6
 800663e:	60a3      	str	r3, [r4, #8]
 8006640:	6823      	ldr	r3, [r4, #0]
 8006642:	4433      	add	r3, r6
 8006644:	6023      	str	r3, [r4, #0]
 8006646:	2000      	movs	r0, #0
 8006648:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800664c:	462a      	mov	r2, r5
 800664e:	f000 fad7 	bl	8006c00 <_realloc_r>
 8006652:	4606      	mov	r6, r0
 8006654:	2800      	cmp	r0, #0
 8006656:	d1e0      	bne.n	800661a <__ssputs_r+0x5a>
 8006658:	6921      	ldr	r1, [r4, #16]
 800665a:	4650      	mov	r0, sl
 800665c:	f7ff feb8 	bl	80063d0 <_free_r>
 8006660:	230c      	movs	r3, #12
 8006662:	f8ca 3000 	str.w	r3, [sl]
 8006666:	89a3      	ldrh	r3, [r4, #12]
 8006668:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800666c:	81a3      	strh	r3, [r4, #12]
 800666e:	f04f 30ff 	mov.w	r0, #4294967295
 8006672:	e7e9      	b.n	8006648 <__ssputs_r+0x88>

08006674 <_svfiprintf_r>:
 8006674:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006678:	4698      	mov	r8, r3
 800667a:	898b      	ldrh	r3, [r1, #12]
 800667c:	061b      	lsls	r3, r3, #24
 800667e:	b09d      	sub	sp, #116	; 0x74
 8006680:	4607      	mov	r7, r0
 8006682:	460d      	mov	r5, r1
 8006684:	4614      	mov	r4, r2
 8006686:	d50e      	bpl.n	80066a6 <_svfiprintf_r+0x32>
 8006688:	690b      	ldr	r3, [r1, #16]
 800668a:	b963      	cbnz	r3, 80066a6 <_svfiprintf_r+0x32>
 800668c:	2140      	movs	r1, #64	; 0x40
 800668e:	f7ff ff0b 	bl	80064a8 <_malloc_r>
 8006692:	6028      	str	r0, [r5, #0]
 8006694:	6128      	str	r0, [r5, #16]
 8006696:	b920      	cbnz	r0, 80066a2 <_svfiprintf_r+0x2e>
 8006698:	230c      	movs	r3, #12
 800669a:	603b      	str	r3, [r7, #0]
 800669c:	f04f 30ff 	mov.w	r0, #4294967295
 80066a0:	e0d0      	b.n	8006844 <_svfiprintf_r+0x1d0>
 80066a2:	2340      	movs	r3, #64	; 0x40
 80066a4:	616b      	str	r3, [r5, #20]
 80066a6:	2300      	movs	r3, #0
 80066a8:	9309      	str	r3, [sp, #36]	; 0x24
 80066aa:	2320      	movs	r3, #32
 80066ac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80066b0:	f8cd 800c 	str.w	r8, [sp, #12]
 80066b4:	2330      	movs	r3, #48	; 0x30
 80066b6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800685c <_svfiprintf_r+0x1e8>
 80066ba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80066be:	f04f 0901 	mov.w	r9, #1
 80066c2:	4623      	mov	r3, r4
 80066c4:	469a      	mov	sl, r3
 80066c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80066ca:	b10a      	cbz	r2, 80066d0 <_svfiprintf_r+0x5c>
 80066cc:	2a25      	cmp	r2, #37	; 0x25
 80066ce:	d1f9      	bne.n	80066c4 <_svfiprintf_r+0x50>
 80066d0:	ebba 0b04 	subs.w	fp, sl, r4
 80066d4:	d00b      	beq.n	80066ee <_svfiprintf_r+0x7a>
 80066d6:	465b      	mov	r3, fp
 80066d8:	4622      	mov	r2, r4
 80066da:	4629      	mov	r1, r5
 80066dc:	4638      	mov	r0, r7
 80066de:	f7ff ff6f 	bl	80065c0 <__ssputs_r>
 80066e2:	3001      	adds	r0, #1
 80066e4:	f000 80a9 	beq.w	800683a <_svfiprintf_r+0x1c6>
 80066e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80066ea:	445a      	add	r2, fp
 80066ec:	9209      	str	r2, [sp, #36]	; 0x24
 80066ee:	f89a 3000 	ldrb.w	r3, [sl]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	f000 80a1 	beq.w	800683a <_svfiprintf_r+0x1c6>
 80066f8:	2300      	movs	r3, #0
 80066fa:	f04f 32ff 	mov.w	r2, #4294967295
 80066fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006702:	f10a 0a01 	add.w	sl, sl, #1
 8006706:	9304      	str	r3, [sp, #16]
 8006708:	9307      	str	r3, [sp, #28]
 800670a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800670e:	931a      	str	r3, [sp, #104]	; 0x68
 8006710:	4654      	mov	r4, sl
 8006712:	2205      	movs	r2, #5
 8006714:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006718:	4850      	ldr	r0, [pc, #320]	; (800685c <_svfiprintf_r+0x1e8>)
 800671a:	f7f9 fd71 	bl	8000200 <memchr>
 800671e:	9a04      	ldr	r2, [sp, #16]
 8006720:	b9d8      	cbnz	r0, 800675a <_svfiprintf_r+0xe6>
 8006722:	06d0      	lsls	r0, r2, #27
 8006724:	bf44      	itt	mi
 8006726:	2320      	movmi	r3, #32
 8006728:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800672c:	0711      	lsls	r1, r2, #28
 800672e:	bf44      	itt	mi
 8006730:	232b      	movmi	r3, #43	; 0x2b
 8006732:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006736:	f89a 3000 	ldrb.w	r3, [sl]
 800673a:	2b2a      	cmp	r3, #42	; 0x2a
 800673c:	d015      	beq.n	800676a <_svfiprintf_r+0xf6>
 800673e:	9a07      	ldr	r2, [sp, #28]
 8006740:	4654      	mov	r4, sl
 8006742:	2000      	movs	r0, #0
 8006744:	f04f 0c0a 	mov.w	ip, #10
 8006748:	4621      	mov	r1, r4
 800674a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800674e:	3b30      	subs	r3, #48	; 0x30
 8006750:	2b09      	cmp	r3, #9
 8006752:	d94d      	bls.n	80067f0 <_svfiprintf_r+0x17c>
 8006754:	b1b0      	cbz	r0, 8006784 <_svfiprintf_r+0x110>
 8006756:	9207      	str	r2, [sp, #28]
 8006758:	e014      	b.n	8006784 <_svfiprintf_r+0x110>
 800675a:	eba0 0308 	sub.w	r3, r0, r8
 800675e:	fa09 f303 	lsl.w	r3, r9, r3
 8006762:	4313      	orrs	r3, r2
 8006764:	9304      	str	r3, [sp, #16]
 8006766:	46a2      	mov	sl, r4
 8006768:	e7d2      	b.n	8006710 <_svfiprintf_r+0x9c>
 800676a:	9b03      	ldr	r3, [sp, #12]
 800676c:	1d19      	adds	r1, r3, #4
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	9103      	str	r1, [sp, #12]
 8006772:	2b00      	cmp	r3, #0
 8006774:	bfbb      	ittet	lt
 8006776:	425b      	neglt	r3, r3
 8006778:	f042 0202 	orrlt.w	r2, r2, #2
 800677c:	9307      	strge	r3, [sp, #28]
 800677e:	9307      	strlt	r3, [sp, #28]
 8006780:	bfb8      	it	lt
 8006782:	9204      	strlt	r2, [sp, #16]
 8006784:	7823      	ldrb	r3, [r4, #0]
 8006786:	2b2e      	cmp	r3, #46	; 0x2e
 8006788:	d10c      	bne.n	80067a4 <_svfiprintf_r+0x130>
 800678a:	7863      	ldrb	r3, [r4, #1]
 800678c:	2b2a      	cmp	r3, #42	; 0x2a
 800678e:	d134      	bne.n	80067fa <_svfiprintf_r+0x186>
 8006790:	9b03      	ldr	r3, [sp, #12]
 8006792:	1d1a      	adds	r2, r3, #4
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	9203      	str	r2, [sp, #12]
 8006798:	2b00      	cmp	r3, #0
 800679a:	bfb8      	it	lt
 800679c:	f04f 33ff 	movlt.w	r3, #4294967295
 80067a0:	3402      	adds	r4, #2
 80067a2:	9305      	str	r3, [sp, #20]
 80067a4:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800686c <_svfiprintf_r+0x1f8>
 80067a8:	7821      	ldrb	r1, [r4, #0]
 80067aa:	2203      	movs	r2, #3
 80067ac:	4650      	mov	r0, sl
 80067ae:	f7f9 fd27 	bl	8000200 <memchr>
 80067b2:	b138      	cbz	r0, 80067c4 <_svfiprintf_r+0x150>
 80067b4:	9b04      	ldr	r3, [sp, #16]
 80067b6:	eba0 000a 	sub.w	r0, r0, sl
 80067ba:	2240      	movs	r2, #64	; 0x40
 80067bc:	4082      	lsls	r2, r0
 80067be:	4313      	orrs	r3, r2
 80067c0:	3401      	adds	r4, #1
 80067c2:	9304      	str	r3, [sp, #16]
 80067c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067c8:	4825      	ldr	r0, [pc, #148]	; (8006860 <_svfiprintf_r+0x1ec>)
 80067ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80067ce:	2206      	movs	r2, #6
 80067d0:	f7f9 fd16 	bl	8000200 <memchr>
 80067d4:	2800      	cmp	r0, #0
 80067d6:	d038      	beq.n	800684a <_svfiprintf_r+0x1d6>
 80067d8:	4b22      	ldr	r3, [pc, #136]	; (8006864 <_svfiprintf_r+0x1f0>)
 80067da:	bb1b      	cbnz	r3, 8006824 <_svfiprintf_r+0x1b0>
 80067dc:	9b03      	ldr	r3, [sp, #12]
 80067de:	3307      	adds	r3, #7
 80067e0:	f023 0307 	bic.w	r3, r3, #7
 80067e4:	3308      	adds	r3, #8
 80067e6:	9303      	str	r3, [sp, #12]
 80067e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067ea:	4433      	add	r3, r6
 80067ec:	9309      	str	r3, [sp, #36]	; 0x24
 80067ee:	e768      	b.n	80066c2 <_svfiprintf_r+0x4e>
 80067f0:	fb0c 3202 	mla	r2, ip, r2, r3
 80067f4:	460c      	mov	r4, r1
 80067f6:	2001      	movs	r0, #1
 80067f8:	e7a6      	b.n	8006748 <_svfiprintf_r+0xd4>
 80067fa:	2300      	movs	r3, #0
 80067fc:	3401      	adds	r4, #1
 80067fe:	9305      	str	r3, [sp, #20]
 8006800:	4619      	mov	r1, r3
 8006802:	f04f 0c0a 	mov.w	ip, #10
 8006806:	4620      	mov	r0, r4
 8006808:	f810 2b01 	ldrb.w	r2, [r0], #1
 800680c:	3a30      	subs	r2, #48	; 0x30
 800680e:	2a09      	cmp	r2, #9
 8006810:	d903      	bls.n	800681a <_svfiprintf_r+0x1a6>
 8006812:	2b00      	cmp	r3, #0
 8006814:	d0c6      	beq.n	80067a4 <_svfiprintf_r+0x130>
 8006816:	9105      	str	r1, [sp, #20]
 8006818:	e7c4      	b.n	80067a4 <_svfiprintf_r+0x130>
 800681a:	fb0c 2101 	mla	r1, ip, r1, r2
 800681e:	4604      	mov	r4, r0
 8006820:	2301      	movs	r3, #1
 8006822:	e7f0      	b.n	8006806 <_svfiprintf_r+0x192>
 8006824:	ab03      	add	r3, sp, #12
 8006826:	9300      	str	r3, [sp, #0]
 8006828:	462a      	mov	r2, r5
 800682a:	4b0f      	ldr	r3, [pc, #60]	; (8006868 <_svfiprintf_r+0x1f4>)
 800682c:	a904      	add	r1, sp, #16
 800682e:	4638      	mov	r0, r7
 8006830:	f3af 8000 	nop.w
 8006834:	1c42      	adds	r2, r0, #1
 8006836:	4606      	mov	r6, r0
 8006838:	d1d6      	bne.n	80067e8 <_svfiprintf_r+0x174>
 800683a:	89ab      	ldrh	r3, [r5, #12]
 800683c:	065b      	lsls	r3, r3, #25
 800683e:	f53f af2d 	bmi.w	800669c <_svfiprintf_r+0x28>
 8006842:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006844:	b01d      	add	sp, #116	; 0x74
 8006846:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800684a:	ab03      	add	r3, sp, #12
 800684c:	9300      	str	r3, [sp, #0]
 800684e:	462a      	mov	r2, r5
 8006850:	4b05      	ldr	r3, [pc, #20]	; (8006868 <_svfiprintf_r+0x1f4>)
 8006852:	a904      	add	r1, sp, #16
 8006854:	4638      	mov	r0, r7
 8006856:	f000 f879 	bl	800694c <_printf_i>
 800685a:	e7eb      	b.n	8006834 <_svfiprintf_r+0x1c0>
 800685c:	08006d84 	.word	0x08006d84
 8006860:	08006d8e 	.word	0x08006d8e
 8006864:	00000000 	.word	0x00000000
 8006868:	080065c1 	.word	0x080065c1
 800686c:	08006d8a 	.word	0x08006d8a

08006870 <_printf_common>:
 8006870:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006874:	4616      	mov	r6, r2
 8006876:	4699      	mov	r9, r3
 8006878:	688a      	ldr	r2, [r1, #8]
 800687a:	690b      	ldr	r3, [r1, #16]
 800687c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006880:	4293      	cmp	r3, r2
 8006882:	bfb8      	it	lt
 8006884:	4613      	movlt	r3, r2
 8006886:	6033      	str	r3, [r6, #0]
 8006888:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800688c:	4607      	mov	r7, r0
 800688e:	460c      	mov	r4, r1
 8006890:	b10a      	cbz	r2, 8006896 <_printf_common+0x26>
 8006892:	3301      	adds	r3, #1
 8006894:	6033      	str	r3, [r6, #0]
 8006896:	6823      	ldr	r3, [r4, #0]
 8006898:	0699      	lsls	r1, r3, #26
 800689a:	bf42      	ittt	mi
 800689c:	6833      	ldrmi	r3, [r6, #0]
 800689e:	3302      	addmi	r3, #2
 80068a0:	6033      	strmi	r3, [r6, #0]
 80068a2:	6825      	ldr	r5, [r4, #0]
 80068a4:	f015 0506 	ands.w	r5, r5, #6
 80068a8:	d106      	bne.n	80068b8 <_printf_common+0x48>
 80068aa:	f104 0a19 	add.w	sl, r4, #25
 80068ae:	68e3      	ldr	r3, [r4, #12]
 80068b0:	6832      	ldr	r2, [r6, #0]
 80068b2:	1a9b      	subs	r3, r3, r2
 80068b4:	42ab      	cmp	r3, r5
 80068b6:	dc26      	bgt.n	8006906 <_printf_common+0x96>
 80068b8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80068bc:	1e13      	subs	r3, r2, #0
 80068be:	6822      	ldr	r2, [r4, #0]
 80068c0:	bf18      	it	ne
 80068c2:	2301      	movne	r3, #1
 80068c4:	0692      	lsls	r2, r2, #26
 80068c6:	d42b      	bmi.n	8006920 <_printf_common+0xb0>
 80068c8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80068cc:	4649      	mov	r1, r9
 80068ce:	4638      	mov	r0, r7
 80068d0:	47c0      	blx	r8
 80068d2:	3001      	adds	r0, #1
 80068d4:	d01e      	beq.n	8006914 <_printf_common+0xa4>
 80068d6:	6823      	ldr	r3, [r4, #0]
 80068d8:	6922      	ldr	r2, [r4, #16]
 80068da:	f003 0306 	and.w	r3, r3, #6
 80068de:	2b04      	cmp	r3, #4
 80068e0:	bf02      	ittt	eq
 80068e2:	68e5      	ldreq	r5, [r4, #12]
 80068e4:	6833      	ldreq	r3, [r6, #0]
 80068e6:	1aed      	subeq	r5, r5, r3
 80068e8:	68a3      	ldr	r3, [r4, #8]
 80068ea:	bf0c      	ite	eq
 80068ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80068f0:	2500      	movne	r5, #0
 80068f2:	4293      	cmp	r3, r2
 80068f4:	bfc4      	itt	gt
 80068f6:	1a9b      	subgt	r3, r3, r2
 80068f8:	18ed      	addgt	r5, r5, r3
 80068fa:	2600      	movs	r6, #0
 80068fc:	341a      	adds	r4, #26
 80068fe:	42b5      	cmp	r5, r6
 8006900:	d11a      	bne.n	8006938 <_printf_common+0xc8>
 8006902:	2000      	movs	r0, #0
 8006904:	e008      	b.n	8006918 <_printf_common+0xa8>
 8006906:	2301      	movs	r3, #1
 8006908:	4652      	mov	r2, sl
 800690a:	4649      	mov	r1, r9
 800690c:	4638      	mov	r0, r7
 800690e:	47c0      	blx	r8
 8006910:	3001      	adds	r0, #1
 8006912:	d103      	bne.n	800691c <_printf_common+0xac>
 8006914:	f04f 30ff 	mov.w	r0, #4294967295
 8006918:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800691c:	3501      	adds	r5, #1
 800691e:	e7c6      	b.n	80068ae <_printf_common+0x3e>
 8006920:	18e1      	adds	r1, r4, r3
 8006922:	1c5a      	adds	r2, r3, #1
 8006924:	2030      	movs	r0, #48	; 0x30
 8006926:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800692a:	4422      	add	r2, r4
 800692c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006930:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006934:	3302      	adds	r3, #2
 8006936:	e7c7      	b.n	80068c8 <_printf_common+0x58>
 8006938:	2301      	movs	r3, #1
 800693a:	4622      	mov	r2, r4
 800693c:	4649      	mov	r1, r9
 800693e:	4638      	mov	r0, r7
 8006940:	47c0      	blx	r8
 8006942:	3001      	adds	r0, #1
 8006944:	d0e6      	beq.n	8006914 <_printf_common+0xa4>
 8006946:	3601      	adds	r6, #1
 8006948:	e7d9      	b.n	80068fe <_printf_common+0x8e>
	...

0800694c <_printf_i>:
 800694c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006950:	7e0f      	ldrb	r7, [r1, #24]
 8006952:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006954:	2f78      	cmp	r7, #120	; 0x78
 8006956:	4691      	mov	r9, r2
 8006958:	4680      	mov	r8, r0
 800695a:	460c      	mov	r4, r1
 800695c:	469a      	mov	sl, r3
 800695e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006962:	d807      	bhi.n	8006974 <_printf_i+0x28>
 8006964:	2f62      	cmp	r7, #98	; 0x62
 8006966:	d80a      	bhi.n	800697e <_printf_i+0x32>
 8006968:	2f00      	cmp	r7, #0
 800696a:	f000 80d4 	beq.w	8006b16 <_printf_i+0x1ca>
 800696e:	2f58      	cmp	r7, #88	; 0x58
 8006970:	f000 80c0 	beq.w	8006af4 <_printf_i+0x1a8>
 8006974:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006978:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800697c:	e03a      	b.n	80069f4 <_printf_i+0xa8>
 800697e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006982:	2b15      	cmp	r3, #21
 8006984:	d8f6      	bhi.n	8006974 <_printf_i+0x28>
 8006986:	a101      	add	r1, pc, #4	; (adr r1, 800698c <_printf_i+0x40>)
 8006988:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800698c:	080069e5 	.word	0x080069e5
 8006990:	080069f9 	.word	0x080069f9
 8006994:	08006975 	.word	0x08006975
 8006998:	08006975 	.word	0x08006975
 800699c:	08006975 	.word	0x08006975
 80069a0:	08006975 	.word	0x08006975
 80069a4:	080069f9 	.word	0x080069f9
 80069a8:	08006975 	.word	0x08006975
 80069ac:	08006975 	.word	0x08006975
 80069b0:	08006975 	.word	0x08006975
 80069b4:	08006975 	.word	0x08006975
 80069b8:	08006afd 	.word	0x08006afd
 80069bc:	08006a25 	.word	0x08006a25
 80069c0:	08006ab7 	.word	0x08006ab7
 80069c4:	08006975 	.word	0x08006975
 80069c8:	08006975 	.word	0x08006975
 80069cc:	08006b1f 	.word	0x08006b1f
 80069d0:	08006975 	.word	0x08006975
 80069d4:	08006a25 	.word	0x08006a25
 80069d8:	08006975 	.word	0x08006975
 80069dc:	08006975 	.word	0x08006975
 80069e0:	08006abf 	.word	0x08006abf
 80069e4:	682b      	ldr	r3, [r5, #0]
 80069e6:	1d1a      	adds	r2, r3, #4
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	602a      	str	r2, [r5, #0]
 80069ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80069f0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80069f4:	2301      	movs	r3, #1
 80069f6:	e09f      	b.n	8006b38 <_printf_i+0x1ec>
 80069f8:	6820      	ldr	r0, [r4, #0]
 80069fa:	682b      	ldr	r3, [r5, #0]
 80069fc:	0607      	lsls	r7, r0, #24
 80069fe:	f103 0104 	add.w	r1, r3, #4
 8006a02:	6029      	str	r1, [r5, #0]
 8006a04:	d501      	bpl.n	8006a0a <_printf_i+0xbe>
 8006a06:	681e      	ldr	r6, [r3, #0]
 8006a08:	e003      	b.n	8006a12 <_printf_i+0xc6>
 8006a0a:	0646      	lsls	r6, r0, #25
 8006a0c:	d5fb      	bpl.n	8006a06 <_printf_i+0xba>
 8006a0e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006a12:	2e00      	cmp	r6, #0
 8006a14:	da03      	bge.n	8006a1e <_printf_i+0xd2>
 8006a16:	232d      	movs	r3, #45	; 0x2d
 8006a18:	4276      	negs	r6, r6
 8006a1a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a1e:	485a      	ldr	r0, [pc, #360]	; (8006b88 <_printf_i+0x23c>)
 8006a20:	230a      	movs	r3, #10
 8006a22:	e012      	b.n	8006a4a <_printf_i+0xfe>
 8006a24:	682b      	ldr	r3, [r5, #0]
 8006a26:	6820      	ldr	r0, [r4, #0]
 8006a28:	1d19      	adds	r1, r3, #4
 8006a2a:	6029      	str	r1, [r5, #0]
 8006a2c:	0605      	lsls	r5, r0, #24
 8006a2e:	d501      	bpl.n	8006a34 <_printf_i+0xe8>
 8006a30:	681e      	ldr	r6, [r3, #0]
 8006a32:	e002      	b.n	8006a3a <_printf_i+0xee>
 8006a34:	0641      	lsls	r1, r0, #25
 8006a36:	d5fb      	bpl.n	8006a30 <_printf_i+0xe4>
 8006a38:	881e      	ldrh	r6, [r3, #0]
 8006a3a:	4853      	ldr	r0, [pc, #332]	; (8006b88 <_printf_i+0x23c>)
 8006a3c:	2f6f      	cmp	r7, #111	; 0x6f
 8006a3e:	bf0c      	ite	eq
 8006a40:	2308      	moveq	r3, #8
 8006a42:	230a      	movne	r3, #10
 8006a44:	2100      	movs	r1, #0
 8006a46:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006a4a:	6865      	ldr	r5, [r4, #4]
 8006a4c:	60a5      	str	r5, [r4, #8]
 8006a4e:	2d00      	cmp	r5, #0
 8006a50:	bfa2      	ittt	ge
 8006a52:	6821      	ldrge	r1, [r4, #0]
 8006a54:	f021 0104 	bicge.w	r1, r1, #4
 8006a58:	6021      	strge	r1, [r4, #0]
 8006a5a:	b90e      	cbnz	r6, 8006a60 <_printf_i+0x114>
 8006a5c:	2d00      	cmp	r5, #0
 8006a5e:	d04b      	beq.n	8006af8 <_printf_i+0x1ac>
 8006a60:	4615      	mov	r5, r2
 8006a62:	fbb6 f1f3 	udiv	r1, r6, r3
 8006a66:	fb03 6711 	mls	r7, r3, r1, r6
 8006a6a:	5dc7      	ldrb	r7, [r0, r7]
 8006a6c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006a70:	4637      	mov	r7, r6
 8006a72:	42bb      	cmp	r3, r7
 8006a74:	460e      	mov	r6, r1
 8006a76:	d9f4      	bls.n	8006a62 <_printf_i+0x116>
 8006a78:	2b08      	cmp	r3, #8
 8006a7a:	d10b      	bne.n	8006a94 <_printf_i+0x148>
 8006a7c:	6823      	ldr	r3, [r4, #0]
 8006a7e:	07de      	lsls	r6, r3, #31
 8006a80:	d508      	bpl.n	8006a94 <_printf_i+0x148>
 8006a82:	6923      	ldr	r3, [r4, #16]
 8006a84:	6861      	ldr	r1, [r4, #4]
 8006a86:	4299      	cmp	r1, r3
 8006a88:	bfde      	ittt	le
 8006a8a:	2330      	movle	r3, #48	; 0x30
 8006a8c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006a90:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006a94:	1b52      	subs	r2, r2, r5
 8006a96:	6122      	str	r2, [r4, #16]
 8006a98:	f8cd a000 	str.w	sl, [sp]
 8006a9c:	464b      	mov	r3, r9
 8006a9e:	aa03      	add	r2, sp, #12
 8006aa0:	4621      	mov	r1, r4
 8006aa2:	4640      	mov	r0, r8
 8006aa4:	f7ff fee4 	bl	8006870 <_printf_common>
 8006aa8:	3001      	adds	r0, #1
 8006aaa:	d14a      	bne.n	8006b42 <_printf_i+0x1f6>
 8006aac:	f04f 30ff 	mov.w	r0, #4294967295
 8006ab0:	b004      	add	sp, #16
 8006ab2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ab6:	6823      	ldr	r3, [r4, #0]
 8006ab8:	f043 0320 	orr.w	r3, r3, #32
 8006abc:	6023      	str	r3, [r4, #0]
 8006abe:	4833      	ldr	r0, [pc, #204]	; (8006b8c <_printf_i+0x240>)
 8006ac0:	2778      	movs	r7, #120	; 0x78
 8006ac2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006ac6:	6823      	ldr	r3, [r4, #0]
 8006ac8:	6829      	ldr	r1, [r5, #0]
 8006aca:	061f      	lsls	r7, r3, #24
 8006acc:	f851 6b04 	ldr.w	r6, [r1], #4
 8006ad0:	d402      	bmi.n	8006ad8 <_printf_i+0x18c>
 8006ad2:	065f      	lsls	r7, r3, #25
 8006ad4:	bf48      	it	mi
 8006ad6:	b2b6      	uxthmi	r6, r6
 8006ad8:	07df      	lsls	r7, r3, #31
 8006ada:	bf48      	it	mi
 8006adc:	f043 0320 	orrmi.w	r3, r3, #32
 8006ae0:	6029      	str	r1, [r5, #0]
 8006ae2:	bf48      	it	mi
 8006ae4:	6023      	strmi	r3, [r4, #0]
 8006ae6:	b91e      	cbnz	r6, 8006af0 <_printf_i+0x1a4>
 8006ae8:	6823      	ldr	r3, [r4, #0]
 8006aea:	f023 0320 	bic.w	r3, r3, #32
 8006aee:	6023      	str	r3, [r4, #0]
 8006af0:	2310      	movs	r3, #16
 8006af2:	e7a7      	b.n	8006a44 <_printf_i+0xf8>
 8006af4:	4824      	ldr	r0, [pc, #144]	; (8006b88 <_printf_i+0x23c>)
 8006af6:	e7e4      	b.n	8006ac2 <_printf_i+0x176>
 8006af8:	4615      	mov	r5, r2
 8006afa:	e7bd      	b.n	8006a78 <_printf_i+0x12c>
 8006afc:	682b      	ldr	r3, [r5, #0]
 8006afe:	6826      	ldr	r6, [r4, #0]
 8006b00:	6961      	ldr	r1, [r4, #20]
 8006b02:	1d18      	adds	r0, r3, #4
 8006b04:	6028      	str	r0, [r5, #0]
 8006b06:	0635      	lsls	r5, r6, #24
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	d501      	bpl.n	8006b10 <_printf_i+0x1c4>
 8006b0c:	6019      	str	r1, [r3, #0]
 8006b0e:	e002      	b.n	8006b16 <_printf_i+0x1ca>
 8006b10:	0670      	lsls	r0, r6, #25
 8006b12:	d5fb      	bpl.n	8006b0c <_printf_i+0x1c0>
 8006b14:	8019      	strh	r1, [r3, #0]
 8006b16:	2300      	movs	r3, #0
 8006b18:	6123      	str	r3, [r4, #16]
 8006b1a:	4615      	mov	r5, r2
 8006b1c:	e7bc      	b.n	8006a98 <_printf_i+0x14c>
 8006b1e:	682b      	ldr	r3, [r5, #0]
 8006b20:	1d1a      	adds	r2, r3, #4
 8006b22:	602a      	str	r2, [r5, #0]
 8006b24:	681d      	ldr	r5, [r3, #0]
 8006b26:	6862      	ldr	r2, [r4, #4]
 8006b28:	2100      	movs	r1, #0
 8006b2a:	4628      	mov	r0, r5
 8006b2c:	f7f9 fb68 	bl	8000200 <memchr>
 8006b30:	b108      	cbz	r0, 8006b36 <_printf_i+0x1ea>
 8006b32:	1b40      	subs	r0, r0, r5
 8006b34:	6060      	str	r0, [r4, #4]
 8006b36:	6863      	ldr	r3, [r4, #4]
 8006b38:	6123      	str	r3, [r4, #16]
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b40:	e7aa      	b.n	8006a98 <_printf_i+0x14c>
 8006b42:	6923      	ldr	r3, [r4, #16]
 8006b44:	462a      	mov	r2, r5
 8006b46:	4649      	mov	r1, r9
 8006b48:	4640      	mov	r0, r8
 8006b4a:	47d0      	blx	sl
 8006b4c:	3001      	adds	r0, #1
 8006b4e:	d0ad      	beq.n	8006aac <_printf_i+0x160>
 8006b50:	6823      	ldr	r3, [r4, #0]
 8006b52:	079b      	lsls	r3, r3, #30
 8006b54:	d413      	bmi.n	8006b7e <_printf_i+0x232>
 8006b56:	68e0      	ldr	r0, [r4, #12]
 8006b58:	9b03      	ldr	r3, [sp, #12]
 8006b5a:	4298      	cmp	r0, r3
 8006b5c:	bfb8      	it	lt
 8006b5e:	4618      	movlt	r0, r3
 8006b60:	e7a6      	b.n	8006ab0 <_printf_i+0x164>
 8006b62:	2301      	movs	r3, #1
 8006b64:	4632      	mov	r2, r6
 8006b66:	4649      	mov	r1, r9
 8006b68:	4640      	mov	r0, r8
 8006b6a:	47d0      	blx	sl
 8006b6c:	3001      	adds	r0, #1
 8006b6e:	d09d      	beq.n	8006aac <_printf_i+0x160>
 8006b70:	3501      	adds	r5, #1
 8006b72:	68e3      	ldr	r3, [r4, #12]
 8006b74:	9903      	ldr	r1, [sp, #12]
 8006b76:	1a5b      	subs	r3, r3, r1
 8006b78:	42ab      	cmp	r3, r5
 8006b7a:	dcf2      	bgt.n	8006b62 <_printf_i+0x216>
 8006b7c:	e7eb      	b.n	8006b56 <_printf_i+0x20a>
 8006b7e:	2500      	movs	r5, #0
 8006b80:	f104 0619 	add.w	r6, r4, #25
 8006b84:	e7f5      	b.n	8006b72 <_printf_i+0x226>
 8006b86:	bf00      	nop
 8006b88:	08006d95 	.word	0x08006d95
 8006b8c:	08006da6 	.word	0x08006da6

08006b90 <memmove>:
 8006b90:	4288      	cmp	r0, r1
 8006b92:	b510      	push	{r4, lr}
 8006b94:	eb01 0402 	add.w	r4, r1, r2
 8006b98:	d902      	bls.n	8006ba0 <memmove+0x10>
 8006b9a:	4284      	cmp	r4, r0
 8006b9c:	4623      	mov	r3, r4
 8006b9e:	d807      	bhi.n	8006bb0 <memmove+0x20>
 8006ba0:	1e43      	subs	r3, r0, #1
 8006ba2:	42a1      	cmp	r1, r4
 8006ba4:	d008      	beq.n	8006bb8 <memmove+0x28>
 8006ba6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006baa:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006bae:	e7f8      	b.n	8006ba2 <memmove+0x12>
 8006bb0:	4402      	add	r2, r0
 8006bb2:	4601      	mov	r1, r0
 8006bb4:	428a      	cmp	r2, r1
 8006bb6:	d100      	bne.n	8006bba <memmove+0x2a>
 8006bb8:	bd10      	pop	{r4, pc}
 8006bba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006bbe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006bc2:	e7f7      	b.n	8006bb4 <memmove+0x24>

08006bc4 <_sbrk_r>:
 8006bc4:	b538      	push	{r3, r4, r5, lr}
 8006bc6:	4d06      	ldr	r5, [pc, #24]	; (8006be0 <_sbrk_r+0x1c>)
 8006bc8:	2300      	movs	r3, #0
 8006bca:	4604      	mov	r4, r0
 8006bcc:	4608      	mov	r0, r1
 8006bce:	602b      	str	r3, [r5, #0]
 8006bd0:	f7fa ff36 	bl	8001a40 <_sbrk>
 8006bd4:	1c43      	adds	r3, r0, #1
 8006bd6:	d102      	bne.n	8006bde <_sbrk_r+0x1a>
 8006bd8:	682b      	ldr	r3, [r5, #0]
 8006bda:	b103      	cbz	r3, 8006bde <_sbrk_r+0x1a>
 8006bdc:	6023      	str	r3, [r4, #0]
 8006bde:	bd38      	pop	{r3, r4, r5, pc}
 8006be0:	20000680 	.word	0x20000680

08006be4 <memcpy>:
 8006be4:	440a      	add	r2, r1
 8006be6:	4291      	cmp	r1, r2
 8006be8:	f100 33ff 	add.w	r3, r0, #4294967295
 8006bec:	d100      	bne.n	8006bf0 <memcpy+0xc>
 8006bee:	4770      	bx	lr
 8006bf0:	b510      	push	{r4, lr}
 8006bf2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006bf6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006bfa:	4291      	cmp	r1, r2
 8006bfc:	d1f9      	bne.n	8006bf2 <memcpy+0xe>
 8006bfe:	bd10      	pop	{r4, pc}

08006c00 <_realloc_r>:
 8006c00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c04:	4680      	mov	r8, r0
 8006c06:	4614      	mov	r4, r2
 8006c08:	460e      	mov	r6, r1
 8006c0a:	b921      	cbnz	r1, 8006c16 <_realloc_r+0x16>
 8006c0c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006c10:	4611      	mov	r1, r2
 8006c12:	f7ff bc49 	b.w	80064a8 <_malloc_r>
 8006c16:	b92a      	cbnz	r2, 8006c24 <_realloc_r+0x24>
 8006c18:	f7ff fbda 	bl	80063d0 <_free_r>
 8006c1c:	4625      	mov	r5, r4
 8006c1e:	4628      	mov	r0, r5
 8006c20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c24:	f000 f81b 	bl	8006c5e <_malloc_usable_size_r>
 8006c28:	4284      	cmp	r4, r0
 8006c2a:	4607      	mov	r7, r0
 8006c2c:	d802      	bhi.n	8006c34 <_realloc_r+0x34>
 8006c2e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006c32:	d812      	bhi.n	8006c5a <_realloc_r+0x5a>
 8006c34:	4621      	mov	r1, r4
 8006c36:	4640      	mov	r0, r8
 8006c38:	f7ff fc36 	bl	80064a8 <_malloc_r>
 8006c3c:	4605      	mov	r5, r0
 8006c3e:	2800      	cmp	r0, #0
 8006c40:	d0ed      	beq.n	8006c1e <_realloc_r+0x1e>
 8006c42:	42bc      	cmp	r4, r7
 8006c44:	4622      	mov	r2, r4
 8006c46:	4631      	mov	r1, r6
 8006c48:	bf28      	it	cs
 8006c4a:	463a      	movcs	r2, r7
 8006c4c:	f7ff ffca 	bl	8006be4 <memcpy>
 8006c50:	4631      	mov	r1, r6
 8006c52:	4640      	mov	r0, r8
 8006c54:	f7ff fbbc 	bl	80063d0 <_free_r>
 8006c58:	e7e1      	b.n	8006c1e <_realloc_r+0x1e>
 8006c5a:	4635      	mov	r5, r6
 8006c5c:	e7df      	b.n	8006c1e <_realloc_r+0x1e>

08006c5e <_malloc_usable_size_r>:
 8006c5e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006c62:	1f18      	subs	r0, r3, #4
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	bfbc      	itt	lt
 8006c68:	580b      	ldrlt	r3, [r1, r0]
 8006c6a:	18c0      	addlt	r0, r0, r3
 8006c6c:	4770      	bx	lr
	...

08006c70 <_init>:
 8006c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c72:	bf00      	nop
 8006c74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c76:	bc08      	pop	{r3}
 8006c78:	469e      	mov	lr, r3
 8006c7a:	4770      	bx	lr

08006c7c <_fini>:
 8006c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c7e:	bf00      	nop
 8006c80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c82:	bc08      	pop	{r3}
 8006c84:	469e      	mov	lr, r3
 8006c86:	4770      	bx	lr
