
---------- Begin Simulation Statistics ----------
final_tick                               2542169021500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 231999                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   231997                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.09                       # Real time elapsed on the host
host_tick_rate                              672254050                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196167                       # Number of instructions simulated
sim_ops                                       4196167                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012159                       # Number of seconds simulated
sim_ticks                                 12159176500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             50.912692                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  362701                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               712398                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2625                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            114706                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            967071                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          194869                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           166578                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1174070                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71889                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        29554                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196167                       # Number of instructions committed
system.cpu.committedOps                       4196167                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.792111                       # CPI: cycles per instruction
system.cpu.discardedOps                        323311                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   618594                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1479995                       # DTB hits
system.cpu.dtb.data_misses                       8533                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   416912                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       875901                       # DTB read hits
system.cpu.dtb.read_misses                       7606                       # DTB read misses
system.cpu.dtb.write_accesses                  201682                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604094                       # DTB write hits
system.cpu.dtb.write_misses                       927                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18294                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3707625                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1168121                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           687009                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17090332                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172649                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  978500                       # ITB accesses
system.cpu.itb.fetch_acv                          330                       # ITB acv
system.cpu.itb.fetch_hits                      973443                       # ITB hits
system.cpu.itb.fetch_misses                      5057                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.40%      9.40% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4240     69.44%     79.25% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.07% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.13% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.18% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.69%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6106                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14450                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2440     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2697     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5155                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2427     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2427     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4872                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11199301000     92.07%     92.07% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9228500      0.08%     92.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19401500      0.16%     92.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               935451000      7.69%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12163382000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994672                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899889                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945102                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8202758500     67.44%     67.44% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3960623500     32.56%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24304665                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85385      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541658     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839315     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592518     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104952      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196167                       # Class of committed instruction
system.cpu.quiesceCycles                        13688                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7214333                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          432                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158416                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318436                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542169021500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542169021500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22782461                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22782461                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22782461                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22782461                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116833.133333                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116833.133333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116833.133333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116833.133333                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13022492                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13022492                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13022492                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13022492                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66782.010256                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66782.010256                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66782.010256                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66782.010256                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22432964                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22432964                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116838.354167                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116838.354167                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12822995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12822995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66786.432292                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66786.432292                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542169021500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.306384                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539655262000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.306384                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206649                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206649                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542169021500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130972                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34899                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88949                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34546                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28968                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28968                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89539                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41327                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11419072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11419072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6720832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6721273                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18151609                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               68                       # Total snoops (count)
system.membus.snoopTraffic                       4352                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160250                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002702                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.051911                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159817     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     433      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160250                       # Request fanout histogram
system.membus.reqLayer0.occupancy              358000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           837207034                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378232250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542169021500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474774750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542169021500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542169021500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542169021500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542169021500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542169021500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542169021500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542169021500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542169021500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542169021500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542169021500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542169021500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542169021500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542169021500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542169021500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542169021500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542169021500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542169021500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542169021500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542169021500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542169021500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542169021500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542169021500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542169021500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542169021500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542169021500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542169021500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542169021500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542169021500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5726336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4498560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10224896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5726336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5726336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70290                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159764                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34899                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34899                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470947683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369972424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840920107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470947683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470947683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183691387                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183691387                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183691387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470947683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369972424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1024611494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121615.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69817.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000210416750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7476                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7476                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414564                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114204                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159764                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123629                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159764                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123629                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10437                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2014                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5790                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2039310500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746635000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4839191750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13656.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32406.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105720                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82230                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159764                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123629                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82960                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.977435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.492409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.270133                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35102     42.31%     42.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24614     29.67%     71.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10229     12.33%     84.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4650      5.61%     89.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2491      3.00%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1461      1.76%     94.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          972      1.17%     95.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          598      0.72%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2843      3.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82960                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7476                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.973515                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.381421                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.615703                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1313     17.56%     17.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5674     75.90%     93.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           303      4.05%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            90      1.20%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            30      0.40%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.28%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           19      0.25%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7476                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.264714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.247743                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.776505                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6606     88.36%     88.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               96      1.28%     89.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              515      6.89%     96.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              189      2.53%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               64      0.86%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7476                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9556928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  667968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7782080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10224896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7912256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       640.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    650.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12159171500                       # Total gap between requests
system.mem_ctrls.avgGap                      42905.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5088640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4468288                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7782080                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418502026.021252334118                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367482781.420271337032                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 640017027.468924403191                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89474                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70290                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123629                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2583137250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2256054500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298149412000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28870.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32096.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2411646.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318615360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169325310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569407860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315199260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     959453040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5318103420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        190721280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7840825530                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.848402                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    443448500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11309868000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            273804720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145507890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496786920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319526640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     959453040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5256460200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        242631360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7694170770                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.787160                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    576537000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11176779500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542169021500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              992461                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              142500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12151976500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542169021500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1696498                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1696498                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1696498                       # number of overall hits
system.cpu.icache.overall_hits::total         1696498                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89540                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89540                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89540                       # number of overall misses
system.cpu.icache.overall_misses::total         89540                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5512267500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5512267500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5512267500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5512267500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1786038                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1786038                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1786038                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1786038                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050133                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050133                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050133                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050133                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61562.067233                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61562.067233                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61562.067233                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61562.067233                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88949                       # number of writebacks
system.cpu.icache.writebacks::total             88949                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89540                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89540                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89540                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89540                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5422728500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5422728500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5422728500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5422728500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050133                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050133                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050133                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050133                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60562.078401                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60562.078401                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60562.078401                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60562.078401                       # average overall mshr miss latency
system.cpu.icache.replacements                  88949                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1696498                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1696498                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89540                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89540                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5512267500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5512267500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1786038                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1786038                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050133                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050133                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61562.067233                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61562.067233                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5422728500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5422728500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050133                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050133                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60562.078401                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60562.078401                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542169021500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.848894                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1751378                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89027                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.672436                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.848894                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995799                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995799                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          349                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3661615                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3661615                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542169021500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1336484                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1336484                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1336484                       # number of overall hits
system.cpu.dcache.overall_hits::total         1336484                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106006                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106006                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106006                       # number of overall misses
system.cpu.dcache.overall_misses::total        106006                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6794778500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6794778500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6794778500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6794778500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1442490                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1442490                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1442490                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1442490                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073488                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073488                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073488                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073488                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64098.055770                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64098.055770                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64098.055770                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64098.055770                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34723                       # number of writebacks
system.cpu.dcache.writebacks::total             34723                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36585                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36585                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36585                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36585                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69421                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69421                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69421                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69421                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4417798000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4417798000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4417798000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4417798000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21612000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21612000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048126                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048126                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048126                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048126                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63637.775313                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63637.775313                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63637.775313                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63637.775313                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103903.846154                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103903.846154                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69266                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       805637                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          805637                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49578                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49578                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3316475000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3316475000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       855215                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       855215                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057971                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057971                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66894.086087                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66894.086087                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9139                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9139                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40439                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40439                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2696093500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2696093500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21612000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21612000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047285                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047285                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66670.627365                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66670.627365                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200111.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200111.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530847                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530847                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56428                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56428                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3478303500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3478303500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096084                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096084                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61641.445736                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61641.445736                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27446                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27446                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28982                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28982                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1721704500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1721704500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049350                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049350                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59405.993375                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59405.993375                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10306                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10306                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          887                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          887                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63512000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63512000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079246                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079246                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71603.156708                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71603.156708                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          887                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          887                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62625000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62625000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079246                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079246                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70603.156708                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70603.156708                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11126                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11126                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11126                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11126                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542169021500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.418837                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1397894                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69266                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.181532                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.418837                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978925                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978925                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          747                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2999908                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2999908                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552047302500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 658188                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745856                       # Number of bytes of host memory used
host_op_rate                                   658181                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.71                       # Real time elapsed on the host
host_tick_rate                              647065624                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7705350                       # Number of instructions simulated
sim_ops                                       7705350                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007575                       # Number of seconds simulated
sim_ticks                                  7575230000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             41.277129                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  181782                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               440394                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              12332                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             71509                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            491420                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              18764                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          145743                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           126979                       # Number of indirect misses.
system.cpu.branchPred.lookups                  662302                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   81518                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        19992                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2769750                       # Number of instructions committed
system.cpu.committedOps                       2769750                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.417845                       # CPI: cycles per instruction
system.cpu.discardedOps                        276302                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   348366                       # DTB accesses
system.cpu.dtb.data_acv                            36                       # DTB access violations
system.cpu.dtb.data_hits                       874252                       # DTB hits
system.cpu.dtb.data_misses                       2251                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   233027                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                       544080                       # DTB read hits
system.cpu.dtb.read_misses                       1797                       # DTB read misses
system.cpu.dtb.write_accesses                  115339                       # DTB write accesses
system.cpu.dtb.write_acv                           22                       # DTB write access violations
system.cpu.dtb.write_hits                      330172                       # DTB write hits
system.cpu.dtb.write_misses                       454                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              205102                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2392490                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            720090                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           382340                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10490245                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.184575                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  582369                       # ITB accesses
system.cpu.itb.fetch_acv                          135                       # ITB acv
system.cpu.itb.fetch_hits                      580884                       # ITB hits
system.cpu.itb.fetch_misses                      1485                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   180      3.43%      3.43% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.19%      3.62% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4336     82.62%     86.24% # number of callpals executed
system.cpu.kern.callpal::rdps                     192      3.66%     89.90% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     89.92% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     89.94% # number of callpals executed
system.cpu.kern.callpal::rti                      297      5.66%     95.60% # number of callpals executed
system.cpu.kern.callpal::callsys                   58      1.11%     96.70% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.08%     96.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                 168      3.20%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   5248                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       7190                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       96                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1817     38.82%     38.82% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      40      0.85%     39.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.17%     39.84% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2816     60.16%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4681                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1814     49.35%     49.35% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       40      1.09%     50.44% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.22%     50.65% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1814     49.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3676                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5077966000     67.01%     67.01% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                72153000      0.95%     67.96% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 8784000      0.12%     68.08% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2419318000     31.92%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7578221000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998349                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.644176                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.785302                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 254                      
system.cpu.kern.mode_good::user                   254                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               477                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 254                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.532495                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.694938                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6112810500     80.66%     80.66% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1465410500     19.34%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      180                       # number of times the context was actually changed
system.cpu.numCycles                         15006077                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        96                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              107234      3.87%      3.87% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1685601     60.86%     64.73% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4451      0.16%     64.89% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.89% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 57927      2.09%     66.98% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                   208      0.01%     66.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 33641      1.21%     68.20% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  460      0.02%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 11163      0.40%     68.62% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::MemRead                 466480     16.84%     85.46% # Class of committed instruction
system.cpu.op_class_0::MemWrite                293292     10.59%     96.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             35318      1.28%     97.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            34936      1.26%     98.59% # Class of committed instruction
system.cpu.op_class_0::IprAccess                39039      1.41%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2769750                       # Class of committed instruction
system.cpu.quiesceCycles                       144383                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4515832                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          176                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       115415                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        230686                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   9878281000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9878281000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        25218                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25218                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        25218                       # number of overall misses
system.iocache.overall_misses::total            25218                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2977162363                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2977162363                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2977162363                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2977162363                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        25218                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25218                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        25218                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25218                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118057.037156                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118057.037156                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118057.037156                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118057.037156                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            19                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    2                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     9.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        25218                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25218                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        25218                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25218                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1714856774                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1714856774                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1714856774                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1714856774                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68001.299627                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68001.299627                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68001.299627                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68001.299627                       # average overall mshr miss latency
system.iocache.replacements                     25218                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      7606968                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7606968                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115257.090909                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115257.090909                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4306968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4306968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65257.090909                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65257.090909                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2969555395                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2969555395                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118064.384343                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118064.384343                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1710549806                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1710549806                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68008.500557                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68008.500557                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9878281000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25218                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9878281000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 730                       # Transaction distribution
system.membus.trans_dist::ReadResp              80554                       # Transaction distribution
system.membus.trans_dist::WriteReq                730                       # Transaction distribution
system.membus.trans_dist::WriteResp               730                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38750                       # Transaction distribution
system.membus.trans_dist::WritebackClean        67296                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9217                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10292                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10292                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          67297                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12527                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       201878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       201878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        68271                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        71191                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 323505                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      8613184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      8613184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2326464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2329056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12551968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            116744                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001473                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038356                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  116572     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     172      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              116744                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2535000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           665427437                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy             361968                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          125153750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9878281000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          357798000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   9878281000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   9878281000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   9878281000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   9878281000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   9878281000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   9878281000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   9878281000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   9878281000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   9878281000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   9878281000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   9878281000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   9878281000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   9878281000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   9878281000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   9878281000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   9878281000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   9878281000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   9878281000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   9878281000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   9878281000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   9878281000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   9878281000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   9878281000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   9878281000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   9878281000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   9878281000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   9878281000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9878281000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4306240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1456192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5762432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4306240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4306240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2480000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2480000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           67285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           22753                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               90038                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38750                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38750                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         568463268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         192230731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             760693999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    568463268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        568463268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      327382799                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            327382799                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      327382799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        568463268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        192230731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1088076798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    105106.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     63885.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     22651.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000503831750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6466                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6466                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              248693                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              99352                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       90038                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     105978                       # Number of write requests accepted
system.mem_ctrls.readBursts                     90038                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   105978                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3502                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   872                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5162                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.20                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1340193500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  432680000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2962743500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15487.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34237.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       139                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    62131                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   73784                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 90038                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               105978                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   78878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    536                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        55733                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.083613                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.274705                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.853129                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22460     40.30%     40.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16843     30.22%     70.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7032     12.62%     83.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3201      5.74%     88.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1751      3.14%     92.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1011      1.81%     93.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          579      1.04%     94.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          400      0.72%     95.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2456      4.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        55733                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6466                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.383390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.949051                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1584     24.50%     24.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              36      0.56%     25.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            107      1.65%     26.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           656     10.15%     36.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3438     53.17%     90.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           395      6.11%     96.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           114      1.76%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            62      0.96%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            33      0.51%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            12      0.19%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            13      0.20%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             5      0.08%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             4      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             1      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6466                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6466                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.255181                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.234652                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.936908                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5656     87.47%     87.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              343      5.30%     92.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              290      4.48%     97.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              112      1.73%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               30      0.46%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.15%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                9      0.14%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.09%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.03%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.06%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::53                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6466                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5538304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  224128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6726784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5762432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6782592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       731.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       888.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    760.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    895.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7575230000                       # Total gap between requests
system.mem_ctrls.avgGap                      38645.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4088640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1449664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6726784                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 539738067.359010934830                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 191368974.935414522886                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 887997328.133931279182                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        67285                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        22753                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       105978                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2159928500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    802815000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 190950486750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32101.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35283.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1801793.64                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            221504220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            117713310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           331088940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          287559360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     598044720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3075520500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        320036640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4951467690                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        653.639255                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    804549500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    252980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6520462000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            176615040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             93861735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           287056560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          261344520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     598044720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3158456070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        250242720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4825621365                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.026383                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    622559000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    252980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6702574250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9878281000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  796                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 796                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25882                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25882                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          224                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53356                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               211000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25284000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2190000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           131422363                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.7                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1470500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              743000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               61500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 192                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284327.461324                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           96    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              96                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9801481000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     76800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9878281000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1030111                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1030111                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1030111                       # number of overall hits
system.cpu.icache.overall_hits::total         1030111                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        67297                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          67297                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        67297                       # number of overall misses
system.cpu.icache.overall_misses::total         67297                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4423037000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4423037000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4423037000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4423037000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1097408                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1097408                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1097408                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1097408                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.061324                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.061324                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.061324                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.061324                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65724.133319                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65724.133319                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65724.133319                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65724.133319                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        67296                       # number of writebacks
system.cpu.icache.writebacks::total             67296                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        67297                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        67297                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        67297                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        67297                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4355740000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4355740000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4355740000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4355740000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.061324                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.061324                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.061324                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.061324                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64724.133319                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64724.133319                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64724.133319                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64724.133319                       # average overall mshr miss latency
system.cpu.icache.replacements                  67296                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1030111                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1030111                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        67297                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         67297                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4423037000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4423037000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1097408                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1097408                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.061324                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.061324                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65724.133319                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65724.133319                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        67297                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        67297                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4355740000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4355740000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.061324                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.061324                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64724.133319                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64724.133319                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9878281000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.998470                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1145514                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             67296                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             17.022022                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.998470                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          292                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2262113                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2262113                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9878281000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       809685                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           809685                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       809685                       # number of overall hits
system.cpu.dcache.overall_hits::total          809685                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        33565                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33565                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33565                       # number of overall misses
system.cpu.dcache.overall_misses::total         33565                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2215633000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2215633000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2215633000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2215633000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       843250                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       843250                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       843250                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       843250                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039804                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039804                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039804                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039804                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66010.218978                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66010.218978                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66010.218978                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66010.218978                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13598                       # number of writebacks
system.cpu.dcache.writebacks::total             13598                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11212                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11212                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11212                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11212                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22353                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22353                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22353                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22353                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1460                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1460                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1495278500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1495278500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1495278500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1495278500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    138721000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    138721000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026508                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026508                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026508                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026508                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66893.862121                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66893.862121                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66893.862121                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66893.862121                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 95014.383562                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 95014.383562                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  22749                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       510165                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          510165                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13870                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13870                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1006533000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1006533000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       524035                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       524035                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026468                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026468                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72569.069935                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72569.069935                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1821                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1821                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12049                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12049                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    879237500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    879237500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    138721000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    138721000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022993                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022993                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72971.823388                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72971.823388                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 190028.767123                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 190028.767123                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       299520                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         299520                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19695                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19695                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1209100000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1209100000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       319215                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       319215                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061698                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061698                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61391.216045                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61391.216045                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9391                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9391                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10304                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10304                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          730                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          730                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    616041000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    616041000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032279                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032279                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59786.587733                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59786.587733                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6580                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6580                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          417                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          417                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     32471500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     32471500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         6997                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6997                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.059597                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.059597                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77869.304556                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77869.304556                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          416                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          416                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     32036500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     32036500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.059454                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.059454                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77010.817308                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77010.817308                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         6864                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6864                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         6864                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6864                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9878281000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.881314                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              810263                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             22753                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.611260                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.881314                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999884                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999884                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          693                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1736975                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1736975                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3199930108000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 442927                       # Simulator instruction rate (inst/s)
host_mem_usage                                 754048                       # Number of bytes of host memory used
host_op_rate                                   442927                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1764.75                       # Real time elapsed on the host
host_tick_rate                              367123738                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   781656932                       # Number of instructions simulated
sim_ops                                     781656932                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.647883                       # Number of seconds simulated
sim_ticks                                647882805500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.031879                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                19686126                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             22882362                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2276                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           5865045                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          23032858                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             717866                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1786127                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1068261                       # Number of indirect misses.
system.cpu.branchPred.lookups                33518084                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 4295262                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       349097                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   773951582                       # Number of instructions committed
system.cpu.committedOps                     773951582                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.673407                       # CPI: cycles per instruction
system.cpu.discardedOps                      16445666                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                173942852                       # DTB accesses
system.cpu.dtb.data_acv                             9                       # DTB access violations
system.cpu.dtb.data_hits                    175506995                       # DTB hits
system.cpu.dtb.data_misses                       4932                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                124669002                       # DTB read accesses
system.cpu.dtb.read_acv                             1                       # DTB read access violations
system.cpu.dtb.read_hits                    125393201                       # DTB read hits
system.cpu.dtb.read_misses                       4226                       # DTB read misses
system.cpu.dtb.write_accesses                49273850                       # DTB write accesses
system.cpu.dtb.write_acv                            8                       # DTB write access violations
system.cpu.dtb.write_hits                    50113794                       # DTB write hits
system.cpu.dtb.write_misses                       706                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              510733                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          597685221                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         136537664                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         53137304                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       604724479                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.597583                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               119415808                       # ITB accesses
system.cpu.itb.fetch_acv                          200                       # ITB acv
system.cpu.itb.fetch_hits                   119385842                       # ITB hits
system.cpu.itb.fetch_misses                     29966                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    68      0.40%      0.40% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.01%      0.41% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13977     82.32%     82.73% # number of callpals executed
system.cpu.kern.callpal::rdps                    1466      8.63%     91.37% # number of callpals executed
system.cpu.kern.callpal::rti                     1234      7.27%     98.63% # number of callpals executed
system.cpu.kern.callpal::callsys                   24      0.14%     98.77% # number of callpals executed
system.cpu.kern.callpal::rdunique                 208      1.23%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  16978                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      47329                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      332                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     4429     27.87%     27.87% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      17      0.11%     27.98% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     663      4.17%     32.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10781     67.85%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                15890                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4390     46.40%     46.40% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       17      0.18%     46.58% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      663      7.01%     53.59% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4391     46.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  9461                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             635478852000     98.19%     98.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                31005500      0.00%     98.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               909546000      0.14%     98.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10767990500      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         647187394000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.991194                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.407291                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.595406                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1168                      
system.cpu.kern.mode_good::user                  1167                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch::kernel              1300                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1167                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   2                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.898462                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.946132                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        20870534500      3.22%      3.22% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         626276133500     96.77%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             40623000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       68                       # number of times the context was actually changed
system.cpu.numCycles                       1295135816                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       332                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            48806905      6.31%      6.31% # Class of committed instruction
system.cpu.op_class_0::IntAlu               547815990     70.78%     77.09% # Class of committed instruction
system.cpu.op_class_0::IntMult                5199373      0.67%     77.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                505161      0.07%     77.82% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     3      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   261      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    88      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.82% # Class of committed instruction
system.cpu.op_class_0::MemRead              121486341     15.70%     93.52% # Class of committed instruction
system.cpu.op_class_0::MemWrite              49873385      6.44%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             12322      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             9083      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::IprAccess               242670      0.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                773951582                       # Class of committed instruction
system.cpu.quiesceCycles                       629795                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       690411337                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1101824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 134                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        135                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         7658                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5506048                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11012034                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 647882805500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 647882805500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        17255                       # number of demand (read+write) misses
system.iocache.demand_misses::total             17255                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        17255                       # number of overall misses
system.iocache.overall_misses::total            17255                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2035451216                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2035451216                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2035451216                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2035451216                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        17255                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           17255                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        17255                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          17255                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117962.979774                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117962.979774                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117962.979774                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117962.979774                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           107                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    2                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    53.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          17216                       # number of writebacks
system.iocache.writebacks::total                17216                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        17255                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        17255                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        17255                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        17255                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1171747597                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1171747597                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1171747597                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1171747597                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67907.713532                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67907.713532                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67907.713532                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67907.713532                       # average overall mshr miss latency
system.iocache.replacements                     17255                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           39                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               39                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4878485                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4878485                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 125089.358974                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 125089.358974                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2928485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2928485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 75089.358974                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 75089.358974                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2030572731                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2030572731                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117946.836141                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117946.836141                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1168819112                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1168819112                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67891.444703                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67891.444703                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 647882805500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  17271                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                17271                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               155295                       # Number of tag accesses
system.iocache.tags.data_accesses              155295                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 647882805500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 448                       # Transaction distribution
system.membus.trans_dist::ReadResp            5353564                       # Transaction distribution
system.membus.trans_dist::WriteReq               1215                       # Transaction distribution
system.membus.trans_dist::WriteResp              1215                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       226922                       # Transaction distribution
system.membus.trans_dist::WritebackClean      5074161                       # Transaction distribution
system.membus.trans_dist::CleanEvict           204903                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            135654                       # Transaction distribution
system.membus.trans_dist::ReadExResp           135654                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        5074161                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        278955                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17216                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     15216324                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     15216324                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1243714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1247040                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16497876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    649098432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    649098432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6755                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     39953664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     39960419                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               690160803                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6196                       # Total snoops (count)
system.membus.snoopTraffic                     396544                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5507653                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001390                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037263                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5499995     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                    7658      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5507653                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3474500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         32655412146                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             211735                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2244095500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 647882805500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        26791380750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 647882805500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 647882805500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 647882805500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 647882805500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 647882805500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 647882805500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 647882805500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 647882805500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 647882805500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 647882805500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 647882805500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 647882805500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 647882805500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 647882805500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 647882805500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 647882805500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 647882805500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 647882805500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 647882805500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 647882805500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 647882805500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 647882805500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 647882805500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 647882805500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 647882805500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 647882805500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 647882805500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 647882805500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      324352128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       26532480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          350884736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    324352128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     324352128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14523008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14523008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         5068002                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          414570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5482574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       226922                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             226922                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         500633950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          40952592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide            198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             541586739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    500633950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        500633950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22416103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22416103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22416103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        500633950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         40952592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide           198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            564002843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5254992.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   4908013.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    411926.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000644028500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       324458                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       324458                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15735164                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4934612                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5482574                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5293614                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5482574                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5293614                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 162633                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 38622                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            870607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            193297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            154693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            121403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            536107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            222682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            275622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            213788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            295463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             99668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           226175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           306275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           386436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           421635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           252362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           743728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            848487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            187060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            160594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            109603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            539394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            217570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            284865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            211780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            329348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             93037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           213963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           303114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           357523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           418190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           243028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           737437                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  56466811000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26599705000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            156215704750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10614.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29364.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        58                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4513198                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4272783                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.31                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5482574                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5293614                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5147930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  166301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 312771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 324850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 326512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 324968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 324899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 327223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 324789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 324897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 325192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 325413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 324836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 324677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 324642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 324361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 324440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 324612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    185                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1788953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    378.318983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   242.714243                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   333.597717                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       432498     24.18%     24.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       414047     23.14%     47.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       242499     13.56%     60.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       157037      8.78%     69.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       110547      6.18%     75.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        92012      5.14%     80.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        61812      3.46%     84.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        46226      2.58%     87.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       232275     12.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1788953                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       324458                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.396390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.162221                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            2527      0.78%      0.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          28352      8.74%      9.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        289560     89.24%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          2789      0.86%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           612      0.19%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           241      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           120      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            67      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            59      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            37      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            26      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            15      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            7      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           15      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            7      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           13      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        324458                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       324458                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.196220                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.184292                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.651141                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           294479     90.76%     90.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2569      0.79%     91.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            23116      7.12%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2653      0.82%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1443      0.44%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              148      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               30      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        324458                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              340476224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                10408512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               336319552                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               350884736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            338791296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       525.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       519.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    541.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    522.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  647881089000                       # Total gap between requests
system.mem_ctrls.avgGap                      60121.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    314112832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     26363264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    336319552                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 484829708.912532627583                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 40691408.656314462423                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 197.566595244362                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 519105537.521476924419                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      5068002                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       414570                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5293614                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 141562461250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  14652896500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       347000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15767288937500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27932.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35344.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    173500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2978549.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6283135740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3339569640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19504637880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14071240800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     51142965120.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     233128997370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      52467841920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       379938388470                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        586.430733                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 134113939500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21634080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 492134786000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6489988680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3449506995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18479740860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13359822660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     51142965120.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     229247829180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      55736194080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       377906047575                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        583.293837                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 142805840500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21634080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 483442885000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 647882805500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  487                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 487                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18431                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18431                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1422                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          724                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3326                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37836                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5688                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          407                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6755                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1108891                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1747500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            17294000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2111000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            89952216                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              692500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1017000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 664                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           332                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     969881.024096                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    131609.437196                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          332    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       240500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             332                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    647560805000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    322000500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 647882805500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    115680839                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        115680839                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    115680839                       # number of overall hits
system.cpu.icache.overall_hits::total       115680839                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      5074160                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        5074160                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      5074160                       # number of overall misses
system.cpu.icache.overall_misses::total       5074160                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 315508744000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 315508744000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 315508744000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 315508744000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    120754999                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    120754999                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    120754999                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    120754999                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.042020                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.042020                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.042020                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.042020                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62179.502420                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62179.502420                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62179.502420                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62179.502420                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      5074161                       # number of writebacks
system.cpu.icache.writebacks::total           5074161                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      5074160                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      5074160                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      5074160                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      5074160                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 310434583000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 310434583000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 310434583000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 310434583000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.042020                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.042020                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.042020                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.042020                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61179.502223                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61179.502223                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61179.502223                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61179.502223                       # average overall mshr miss latency
system.cpu.icache.replacements                5074161                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    115680839                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       115680839                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      5074160                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       5074160                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 315508744000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 315508744000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    120754999                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    120754999                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.042020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.042020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62179.502420                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62179.502420                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      5074160                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      5074160                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 310434583000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 310434583000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.042020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.042020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61179.502223                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61179.502223                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 647882805500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           120763224                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           5074673                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             23.797243                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          320                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         246584159                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        246584159                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 647882805500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    169701343                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        169701343                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    169701343                       # number of overall hits
system.cpu.dcache.overall_hits::total       169701343                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       556238                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         556238                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       556238                       # number of overall misses
system.cpu.dcache.overall_misses::total        556238                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  37179046500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  37179046500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  37179046500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  37179046500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    170257581                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    170257581                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    170257581                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    170257581                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003267                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003267                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003267                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003267                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66840.177226                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66840.177226                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66840.177226                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66840.177226                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       209706                       # number of writebacks
system.cpu.dcache.writebacks::total            209706                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       143132                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       143132                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       143132                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       143132                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       413106                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       413106                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       413106                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       413106                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1663                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1663                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27738051500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27738051500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27738051500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27738051500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     88166000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     88166000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002426                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002426                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002426                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002426                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67145.118928                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67145.118928                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67145.118928                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67145.118928                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 53016.235719                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 53016.235719                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 414570                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    120079779                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       120079779                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       312768                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        312768                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21643608000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21643608000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    120392547                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    120392547                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002598                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002598                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69200.199509                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69200.199509                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        35317                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        35317                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       277451                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       277451                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          448                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          448                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  19002002000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19002002000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     88166000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     88166000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002305                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002305                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68487.776220                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68487.776220                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196799.107143                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196799.107143                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     49621564                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       49621564                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       243470                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       243470                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15535438500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15535438500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     49865034                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     49865034                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004883                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004883                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63808.430197                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63808.430197                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       107815                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       107815                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       135655                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       135655                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1215                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1215                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8736049500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8736049500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002720                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002720                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64399.023258                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64399.023258                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10827                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10827                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1469                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1469                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    107552000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    107552000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        12296                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        12296                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.119470                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.119470                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73214.431586                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73214.431586                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1468                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1468                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    106022000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    106022000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.119388                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.119388                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72222.070845                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72222.070845                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        12272                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12272                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        12272                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12272                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 647882805500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           170206202                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            415594                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            409.549228                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          151                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          663                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         340978868                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        340978868                       # Number of data accesses

---------- End Simulation Statistics   ----------
