$date
    Tue Feb 25 11:15:53 2020
$end
$version
    MyHDL 0.11
$end
$timescale
    1ns
$end

$scope module bluejay_data_tb $end
$var string 2 ! state $end
$var reg 32 " data_i $end
$var reg 1 # fifo_empty_i $end
$var reg 1 $ get_next_word_o $end
$var reg 32 % data_o $end
$var reg 1 & sync_o $end
$var reg 1 ' valid_o $end
$var reg 1 ( update_o $end
$var reg 1 ) invert_o $end
$var reg 1 * full $end
$var reg 1 + clk_i $end
$var reg 32 , din $end
$var reg 1 - next_line_rdy_i $end
$var reg 1 . reset_i $end
$var reg 1 / we $end
$scope module bluejay_data0 $end
$var reg 1 + clk_i $end
$var string 2 ! state $end
$var reg 1 # fifo_empty_i $end
$var reg 1 ) invert_o $end
$var reg 1 0 end_of_image_reached $end
$var real 1 1 h_counter $end
$var real 1 2 v_counter $end
$var reg 32 " data_i $end
$var reg 32 % data_o $end
$var reg 1 $ get_next_word_o $end
$var reg 1 - next_line_rdy_i $end
$var reg 1 . reset_i $end
$var reg 1 & sync_o $end
$var reg 1 ( update_o $end
$var reg 1 ' valid_o $end
$upscope $end
$scope module fifo21 $end
$var reg 32 " dout $end
$var reg 32 , din $end
$var reg 1 $ re $end
$var reg 1 / we $end
$var reg 1 # empty $end
$var reg 1 * full $end
$var reg 1 + clk $end
$scope module args $end
$var real 1 3 args(0) $end
$var real 1 4 args(1) $end
$var real 1 5 args(2) $end
$var real 1 6 args(3) $end
$var real 1 7 args(4) $end
$var real 1 8 args(5) $end
$var real 1 9 args(6) $end
$upscope $end
$upscope $end
$upscope $end

$enddefinitions $end
$dumpvars
sIDLE !
b00000000000000000000000000000000 "
0#
0$
b00000000000000000000000000000000 %
0&
0'
0(
0)
0*
0+
b00000000000000000000000000000000 ,
0-
0.
0/
00
s0x0 1
s0x0 2
s0 3
s0 4
s0 5
s0 6
s0 7
s0 8
s0 9
$end
1.
#10
1+
