-- VHDL for IBM SMS ALD page 13.73.04.1
-- Title: F CH NO TRANSFER LATCH
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/15/2020 4:42:22 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_73_04_1_F_CH_NO_TRANSFER_LATCH is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_F_CH_STATUS_SAMPLE_B:	 in STD_LOGIC;
		PS_F_CH_SELECT_UNIT_F:	 in STD_LOGIC;
		MS_F_CH_FILE_SET_W_DOT_L_DOT_ADDR:	 in STD_LOGIC;
		PS_F_CH_NO_TRF_LATCH_STAR_SIF:	 in STD_LOGIC;
		PS_SET_F_CH_NO_TRANS_LAT_STAR_1414_STAR:	 in STD_LOGIC;
		PS_F_CH_NO_TRANS_LAT_STAR_12_19:	 in STD_LOGIC;
		MS_F_CH_RESET:	 in STD_LOGIC;
		MS_F_CH_FILE_SET_CHECK_AT_A:	 in STD_LOGIC;
		MS_F_CH_END_OF_2ND_ADDR_TRF:	 in STD_LOGIC;
		MS_F_CH_STROBE_TRIGGER:	 in STD_LOGIC;
		MS_F_CH_NOT_READY:	 in STD_LOGIC;
		MS_F_CH_WRITE_INHIBIT:	 in STD_LOGIC;
		MS_F_CH_BUSY:	 in STD_LOGIC;
		MS_F_CH_CORRECT_LENGTH_RECORD:	 in STD_LOGIC;
		MS_F_CH_CONDITION:	 in STD_LOGIC;
		MS_F_CH_WRONG_LENGTH_RECORD:	 in STD_LOGIC;
		MS_FILE_SET_F_CH_NO_TRF_B:	 out STD_LOGIC;
		MS_F_CH_FILE_DOT_NO_TRANSFER_BUS:	 out STD_LOGIC;
		MS_F_CH_NO_TRANSFER_LATCH:	 out STD_LOGIC;
		PS_F_CH_NO_TRANSFER_LATCH:	 out STD_LOGIC;
		MS_1ST_DATA_STROBE_LATCH_CH_F:	 out STD_LOGIC;
		PS_F_CH_ANY_STATUS_ON:	 out STD_LOGIC;
		PS_F_CH_NO_STATUS_ON:	 out STD_LOGIC;
		LAMP_15A1K17:	 out STD_LOGIC);
end ALD_13_73_04_1_F_CH_NO_TRANSFER_LATCH;

architecture behavioral of ALD_13_73_04_1_F_CH_NO_TRANSFER_LATCH is 

	signal OUT_4A_D: STD_LOGIC;
	signal OUT_4B_R: STD_LOGIC;
	signal OUT_3B_K: STD_LOGIC;
	signal OUT_3B_K_Latch: STD_LOGIC;
	signal OUT_4C_R: STD_LOGIC;
	signal OUT_4C_R_Latch: STD_LOGIC;
	signal OUT_3C_C: STD_LOGIC;
	signal OUT_2C_D: STD_LOGIC;
	signal OUT_1C_A: STD_LOGIC;
	signal OUT_5D_C: STD_LOGIC;
	signal OUT_5D_C_Latch: STD_LOGIC;
	signal OUT_4D_C: STD_LOGIC;
	signal OUT_4D_C_Latch: STD_LOGIC;
	signal OUT_2D_R: STD_LOGIC;
	signal OUT_5E_E: STD_LOGIC;
	signal OUT_4E_C: STD_LOGIC;
	signal OUT_2E_A: STD_LOGIC;
	signal OUT_4F_E: STD_LOGIC;
	signal OUT_4G_E: STD_LOGIC;
	signal OUT_2G_D: STD_LOGIC;
	signal OUT_4H_C: STD_LOGIC;
	signal OUT_DOT_5D: STD_LOGIC;
	signal OUT_DOT_3B: STD_LOGIC;
	signal OUT_DOT_4E: STD_LOGIC;
	signal OUT_DOT_4G: STD_LOGIC;

begin

	OUT_4A_D <= NOT(PS_F_CH_STATUS_SAMPLE_B AND OUT_DOT_5D AND PS_F_CH_SELECT_UNIT_F );
	OUT_4B_R <= NOT(PS_F_CH_SELECT_UNIT_F AND OUT_DOT_5D );
	OUT_3B_K_Latch <= NOT(MS_F_CH_FILE_SET_W_DOT_L_DOT_ADDR AND OUT_4C_R );
	LAMP_15A1K17 <= OUT_1C_A;
	OUT_4C_R_Latch <= NOT(MS_F_CH_RESET AND OUT_DOT_3B );
	OUT_3C_C <= NOT(OUT_4A_D AND MS_F_CH_FILE_SET_CHECK_AT_A );
	OUT_2C_D <= NOT OUT_DOT_3B;
	OUT_1C_A <= NOT OUT_2C_D;
	OUT_5D_C_Latch <= NOT(OUT_4D_C AND MS_F_CH_RESET AND MS_F_CH_END_OF_2ND_ADDR_TRF );
	OUT_4D_C_Latch <= NOT(OUT_DOT_5D AND MS_F_CH_STROBE_TRIGGER );
	OUT_2D_R <= NOT OUT_4C_R;
	OUT_5E_E <= NOT(MS_F_CH_WRITE_INHIBIT );
	OUT_4E_C <= NOT(OUT_2C_D AND MS_F_CH_NOT_READY AND MS_F_CH_BUSY );
	OUT_2E_A <= OUT_DOT_4E;
	OUT_4F_E <= NOT(MS_F_CH_CORRECT_LENGTH_RECORD AND MS_F_CH_WRONG_LENGTH_RECORD AND MS_F_CH_CONDITION );
	OUT_4G_E <= NOT(OUT_2C_D AND MS_F_CH_NOT_READY AND MS_F_CH_BUSY );
	OUT_2G_D <= NOT OUT_DOT_4G;
	OUT_4H_C <= NOT(MS_F_CH_CONDITION AND MS_F_CH_WRONG_LENGTH_RECORD AND MS_F_CH_CORRECT_LENGTH_RECORD );
	OUT_DOT_5D <= OUT_5D_C OR OUT_5E_E;
	OUT_DOT_3B <= OUT_3B_K OR PS_F_CH_NO_TRF_LATCH_STAR_SIF OR PS_SET_F_CH_NO_TRANS_LAT_STAR_1414_STAR OR PS_F_CH_NO_TRANS_LAT_STAR_12_19 OR OUT_3C_C;
	OUT_DOT_4E <= OUT_4E_C OR OUT_4F_E;
	OUT_DOT_4G <= OUT_4G_E OR OUT_4H_C;

	MS_FILE_SET_F_CH_NO_TRF_B <= OUT_4A_D;
	MS_F_CH_FILE_DOT_NO_TRANSFER_BUS <= OUT_4B_R;
	MS_F_CH_NO_TRANSFER_LATCH <= OUT_2C_D;
	PS_F_CH_NO_TRANSFER_LATCH <= OUT_2D_R;
	PS_F_CH_ANY_STATUS_ON <= OUT_2E_A;
	PS_F_CH_NO_STATUS_ON <= OUT_2G_D;
	MS_1ST_DATA_STROBE_LATCH_CH_F <= OUT_DOT_5D;

	Latch_3B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3B_K_Latch,
		Q => OUT_3B_K,
		QBar => OPEN );

	Latch_4C: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4C_R_Latch,
		Q => OUT_4C_R,
		QBar => OPEN );

	Latch_5D: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_5D_C_Latch,
		Q => OUT_5D_C,
		QBar => OPEN );

	Latch_4D: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4D_C_Latch,
		Q => OUT_4D_C,
		QBar => OPEN );


end;
