Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Thu Jan 29 08:48:43 2015
| Host         : huins-PC running 64-bit major release  (build 7600)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     7 |
| Minimum Number of register sites lost to control set restrictions |    28 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            6 |
| No           | No                    | Yes                    |              28 |           18 |
| No           | Yes                   | No                     |               3 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              27 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------+-----------------------------------------+-------------------------------+------------------+----------------+
|          Clock Signal         |              Enable Signal              |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-------------------------------+-----------------------------------------+-------------------------------+------------------+----------------+
|  TFTLCD_CLK_IBUF_BUFG         |                                         | TFTLCDCtrl_i/f_BRAMCtrl/AR[0] |                1 |              1 |
|  TFTLCDCtrl_i/b_horizontal/O5 |                                         | TFTLCDCtrl_i/c_vertical/O5    |                1 |              3 |
|  TFTLCD_CLK_IBUF_BUFG         |                                         |                               |                6 |             10 |
|  TFTLCDCtrl_i/b_horizontal/O1 |                                         | TFTLCDCtrl_i/f_BRAMCtrl/AR[0] |                8 |             11 |
|  TFTLCD_TCLK_OBUF_BUFG        | TFTLCDCtrl_i/c_vertical/E[0]            | TFTLCDCtrl_i/f_BRAMCtrl/AR[0] |                4 |             13 |
|  TFTLCD_TCLK_OBUF_BUFG        | TFTLCDCtrl_i/f_BRAMCtrl/n_0_hcnt[0]_i_1 | TFTLCDCtrl_i/f_BRAMCtrl/AR[0] |                4 |             14 |
|  TFTLCD_TCLK_OBUF_BUFG        |                                         | TFTLCDCtrl_i/f_BRAMCtrl/AR[0] |                9 |             16 |
+-------------------------------+-----------------------------------------+-------------------------------+------------------+----------------+


