#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jun  6 17:28:34 2018
# Process ID: 138608
# Current directory: C:/Users/Sofs/Documents/CR/tp7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent143392 C:\Users\Sofs\Documents\CR\tp7\tp7.xpr
# Log file: C:/Users/Sofs/Documents/CR/tp7/vivado.log
# Journal file: C:/Users/Sofs/Documents/CR/tp7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Sofs/Documents/CR/tp7/tp7.xpr
INFO: [Project 1-313] Project file moved from 'D:/Universidade/cr/tp7' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/Sofs/Documents/CR/ip_repo/SevenDispManager_1.0', nor could it be found using path 'D:/Universidade/cr/ip_repo/SevenDispManager_1.0'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:nexys4:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Sofs/Documents/CR/ip_repo/SevenDispManager_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_SevenDispManager_0_0
design_1_axi_gpio_1_1
design_1_clk_wiz_1_0
design_1_axi_uartlite_0_0
design_1_rst_clk_wiz_1_100M_0
design_1_axi_gpio_0_0
design_1_axi_gpio_0_1

open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 847.762 ; gain = 171.637
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Sofs/Documents/CR/tp7/tp7.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_btn
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_led
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_sw
Adding cell -- xilinx.com:user:SevenDispManager:1.0 - SevenDispManager_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <design_1> from BD file <C:/Users/Sofs/Documents/CR/tp7/tp7.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 940.422 ; gain = 90.414
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/Users/Sofs/Documents/CR/tp7/tp7.sdk -hwspec C:/Users/Sofs/Documents/CR/tp7/tp7.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Sofs/Documents/CR/tp7/tp7.sdk -hwspec C:/Users/Sofs/Documents/CR/tp7/tp7.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
close_project
create_project outputs C:/Users/Sofs/Documents/Projeto/outputs -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
set_property target_language VHDL [current_project]
add_files -fileset constrs_1 -norecurse C:/Users/Sofs/Documents/Projeto/Nexys4_Master.xdc
create_bd_design "design_1"
Wrote  : <C:/Users/Sofs/Documents/Projeto/outputs/outputs.srcs/sources_1/bd/design_1/design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 973.859 ; gain = 0.000
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:10.0 microblaze_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config {preset "None" local_mem "32KB" ecc "None" cache "None" debug_module "Debug Only" axi_periph "Enabled" axi_intc "1" clk "New Clocking Wizard (100 MHz)" }  [get_bd_cells microblaze_0]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1184.520 ; gain = 210.660
apply_bd_automation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1242.438 ; gain = 268.578
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_nets microblaze_0_intr] [get_bd_cells microblaze_0_xlconcat]
set_property location {4 1217 525} [get_bd_cells microblaze_0_axi_intc]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {3 979 559} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins microblaze_0_axi_intc/intr]
set_property location {3 947 528} [get_bd_cells xlconstant_0]
set_property location {3 975 523} [get_bd_cells xlconstant_0]
set_property location {3 965 517} [get_bd_cells xlconstant_0]
save_bd_design
Wrote  : <C:/Users/Sofs/Documents/Projeto/outputs/outputs.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Sofs/Documents/Projeto/outputs/outputs.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
close_project
open_project C:/Users/Sofs/Documents/CR/tp7/tp7.xpr
INFO: [Project 1-313] Project file moved from 'D:/Universidade/cr/tp7' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/Sofs/Documents/CR/ip_repo/SevenDispManager_1.0', nor could it be found using path 'D:/Universidade/cr/ip_repo/SevenDispManager_1.0'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:nexys4:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Sofs/Documents/CR/ip_repo/SevenDispManager_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_SevenDispManager_0_0
design_1_axi_gpio_1_1
design_1_clk_wiz_1_0
design_1_axi_uartlite_0_0
design_1_rst_clk_wiz_1_100M_0
design_1_axi_gpio_0_0
design_1_axi_gpio_0_1

open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1256.227 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Sofs/Documents/CR/tp7/tp7.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_btn
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_led
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_sw
Adding cell -- xilinx.com:user:SevenDispManager:1.0 - SevenDispManager_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <design_1> from BD file <C:/Users/Sofs/Documents/CR/tp7/tp7.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1310.918 ; gain = 54.691
close_project
open_project C:/Users/Sofs/Documents/Projeto/outputs/outputs.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Sofs/Documents/Projeto/outputs/outputs.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <design_1> from BD file <C:/Users/Sofs/Documents/Projeto/outputs/outputs.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1310.918 ; gain = 0.000
startgroup
set_property -dict [list CONFIG.NUM_MI {6}] [get_bd_cells microblaze_0_axi_periph]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {5.5 1601 100} [get_bd_cells axi_gpio_0]
set_property name axi_gpio_sw [get_bd_cells axi_gpio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property name axi_gpio_led [get_bd_cells axi_gpio_0]
set_property location {5 1599 73} [get_bd_cells axi_gpio_sw]
set_property location {5 1595 197} [get_bd_cells axi_gpio_led]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property name axi_gpio_btn [get_bd_cells axi_gpio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
set_property location {5 1573 469} [get_bd_cells axi_uartlite_0]
startgroup
set_property location {5 1524 358} [get_bd_cells axi_gpio_btn]
set_property location {5 1524 218} [get_bd_cells axi_gpio_led]
set_property location {5 1524 88} [get_bd_cells axi_gpio_sw]
endgroup
startgroup
set_property location {5.5 1605 54} [get_bd_cells axi_gpio_btn]
set_property location {6 1605 54} [get_bd_cells axi_gpio_led]
set_property location {6 1605 54} [get_bd_cells axi_uartlite_0]
set_property location {6 1605 54} [get_bd_cells axi_gpio_sw]
endgroup
startgroup
set_property location {5 1565 288} [get_bd_cells axi_gpio_sw]
set_property location {5 1565 398} [get_bd_cells axi_gpio_btn]
set_property location {5 1565 158} [get_bd_cells axi_uartlite_0]
set_property location {5 1565 28} [get_bd_cells axi_gpio_led]
endgroup
regenerate_bd_layout
regenerate_bd_layout
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
set_property location {3 817 622} [get_bd_cells microblaze_0_axi_intc]
set_property location {2.5 461 719} [get_bd_cells xlconstant_0]
set_property location {5 1215 665} [get_bd_cells microblaze_0_axi_intc]
set_property location {4 832 617} [get_bd_cells xlconstant_0]
set_property location {2.5 412 326} [get_bd_cells mdm_1]
set_property location {3 421 561} [get_bd_cells rst_clk_wiz_1_100M]
undo
INFO: [Common 17-17] undo 'set_property location {3 421 561} [get_bd_cells rst_clk_wiz_1_100M]'
undo
INFO: [Common 17-17] undo 'set_property location {2.5 412 326} [get_bd_cells mdm_1]'
undo
INFO: [Common 17-17] undo 'set_property location {4 832 617} [get_bd_cells xlconstant_0]'
undo
INFO: [Common 17-17] undo 'set_property location {5 1215 665} [get_bd_cells microblaze_0_axi_intc]'
undo
INFO: [Common 17-17] undo 'set_property location {2.5 461 719} [get_bd_cells xlconstant_0]'
undo
INFO: [Common 17-17] undo 'set_property location {3 817 622} [get_bd_cells microblaze_0_axi_intc]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property location {5 1565 28} [get_bd_cells axi_gpio_led]'
INFO: [Common 17-17] undo 'set_property location {5 1565 158} [get_bd_cells axi_uartlite_0]'
INFO: [Common 17-17] undo 'set_property location {5 1565 398} [get_bd_cells axi_gpio_btn]'
INFO: [Common 17-17] undo 'set_property location {5 1565 288} [get_bd_cells axi_gpio_sw]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property location {6 1605 54} [get_bd_cells axi_gpio_sw]'
INFO: [Common 17-17] undo 'set_property location {6 1605 54} [get_bd_cells axi_uartlite_0]'
INFO: [Common 17-17] undo 'set_property location {6 1605 54} [get_bd_cells axi_gpio_led]'
INFO: [Common 17-17] undo 'set_property location {5.5 1605 54} [get_bd_cells axi_gpio_btn]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property location {5 1524 88} [get_bd_cells axi_gpio_sw]'
INFO: [Common 17-17] undo 'set_property location {5 1524 218} [get_bd_cells axi_gpio_led]'
INFO: [Common 17-17] undo 'set_property location {5 1524 358} [get_bd_cells axi_gpio_btn]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'set_property location {5 1573 469} [get_bd_cells axi_uartlite_0]'
set_property location {4 1119 574} [get_bd_cells microblaze_0_axi_intc]
set_property location {3 790 617} [get_bd_cells microblaze_0_axi_intc]
set_property location {3.5 981 615} [get_bd_cells xlconstant_0]
set_property location {3 707 500} [get_bd_cells xlconstant_0]
set_property location {3.5 1009 634} [get_bd_cells microblaze_0_axi_intc]
set_property location {3 591 611} [get_bd_cells xlconstant_0]
set_property location {4 996 582} [get_bd_cells microblaze_0_axi_intc]
set_property location {4 990 378} [get_bd_cells microblaze_0_local_memory]
set_property location {4 1000 14} [get_bd_cells microblaze_0_axi_periph]
regenerate_bd_layout -routing
set_property location {5 1534 444} [get_bd_cells axi_uartlite_0]
set_property location {6 1714 457} [get_bd_cells axi_uartlite_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins clk_wiz_1/CLK_IN1_D]
INFO: [board_rule 100-100] create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 diff_clock_rtl_0
INFO: [board_rule 100-100] set_property CONFIG.FREQ_HZ 100000000 /diff_clock_rtl_0
INFO: [board_rule 100-100] connect_bd_intf_net /diff_clock_rtl_0 /clk_wiz_1/CLK_IN1_D
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_HIGH" }  [get_bd_pins clk_wiz_1/reset]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl_0 -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset_rtl_0
INFO: [board_rule 100-100] connect_bd_net /reset_rtl_0 /clk_wiz_1/reset
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_rtl_0
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_LOW" }  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl_0_0 -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset_rtl_0_0
INFO: [board_rule 100-100] connect_bd_net /reset_rtl_0_0 /rst_clk_wiz_1_100M/ext_reset_in
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl_0_0
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_sw/S_AXI]
</axi_gpio_sw/S_AXI/Reg> is being mapped into </microblaze_0/Data> at <0x40000000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins axi_gpio_sw/GPIO]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_rtl_0
INFO: [board_rule 100-100] connect_bd_intf_net /gpio_rtl_0 /axi_gpio_sw/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_led/S_AXI]
</axi_gpio_led/S_AXI/Reg> is being mapped into </microblaze_0/Data> at <0x40010000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins axi_gpio_led/GPIO]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_rtl_1
INFO: [board_rule 100-100] connect_bd_intf_net /gpio_rtl_1 /axi_gpio_led/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_btn/S_AXI]
</axi_gpio_btn/S_AXI/Reg> is being mapped into </microblaze_0/Data> at <0x40020000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins axi_gpio_btn/GPIO]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_rtl_2
INFO: [board_rule 100-100] connect_bd_intf_net /gpio_rtl_2 /axi_gpio_btn/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_uartlite_0/S_AXI]
</axi_uartlite_0/S_AXI/Reg> is being mapped into </microblaze_0/Data> at <0x40600000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins axi_uartlite_0/UART]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 uart_rtl_0
INFO: [board_rule 100-100] connect_bd_intf_net /uart_rtl_0 /axi_uartlite_0/UART
endgroup
delete_bd_objs [get_bd_nets reset_rtl_0_1]
delete_bd_objs [get_bd_ports reset_rtl_0]
connect_bd_net [get_bd_ports reset_rtl_0_0] [get_bd_pins clk_wiz_1/reset]
set_property name reset [get_bd_ports reset_rtl_0_0]
set_property name sys_clock [get_bd_intf_ports diff_clock_rtl_0]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {16}] [get_bd_cells axi_gpio_sw]
endgroup
set_property name switches_16bit [get_bd_intf_ports gpio_rtl_0]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {16}] [get_bd_cells axi_gpio_led]
endgroup
set_property name leds_16bit [get_bd_intf_ports gpio_rtl_1]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {5}] [get_bd_cells axi_gpio_btn]
endgroup
set_property name buttons_5bits [get_bd_intf_ports gpio_rtl_2]
set_property name usb_uart [get_bd_intf_ports uart_rtl_0]
save_bd_design
Wrote  : <C:/Users/Sofs/Documents/Projeto/outputs/outputs.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Sofs/Documents/Projeto/outputs/outputs.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
startgroup
set_property location {5 1684 456} [get_bd_cells axi_gpio_btn]
set_property location {5 1684 326} [get_bd_cells axi_gpio_led]
set_property location {5 1684 716} [get_bd_cells axi_uartlite_0]
set_property location {5 1684 196} [get_bd_cells axi_gpio_sw]
endgroup
set_property location {5 1677 579} [get_bd_cells axi_uartlite_0]
set_property location {1850 555} [get_bd_intf_ports usb_uart]
set_property location {1831 569} [get_bd_intf_ports usb_uart]
set_property location {1831 188} [get_bd_intf_ports switches_16bit]
set_property location {1835 324} [get_bd_intf_ports leds_16bit]
set_property location {1833 457} [get_bd_intf_ports buttons_5bits]
set_property location {1833 451} [get_bd_intf_ports buttons_5bits]
save_bd_design
Wrote  : <C:/Users/Sofs/Documents/Projeto/outputs/outputs.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun  6 18:18:18 2018...
