asrt: assert property (@(posedge clk) disable iff (tb_reset)
    (((input_fsm == 2'd2) && (output_fsm == 2'd1) && rd_pop && (rd_data[rand_bit_sel] != colour_1bit)) || ((input_fsm == 2'd2) && (output_fsm == 2'd2) && rd_pop && (rd_data[rand_bit_sel] == colour_1bit))) !== 1'b1
);