INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Dai_hoc/SISLAB_KLTN/do_an/Wallace_Tree_Multiply_RTL_Project/Multiplication/booth_multiply_fsmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth_multiply_fsmd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Dai_hoc/SISLAB_KLTN/do_an/Wallace_Tree_Multiply_RTL_Project/Multiplication/configurable_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module configurable_multiplication
INFO: [VRFC 10-2458] undeclared symbol enable_to_SEU, assumed default net type wire [D:/Documents/Dai_hoc/SISLAB_KLTN/do_an/Wallace_Tree_Multiply_RTL_Project/Multiplication/configurable_multiplication.v:45]
INFO: [VRFC 10-2458] undeclared symbol AHBH_enable, assumed default net type wire [D:/Documents/Dai_hoc/SISLAB_KLTN/do_an/Wallace_Tree_Multiply_RTL_Project/Multiplication/configurable_multiplication.v:52]
INFO: [VRFC 10-2458] undeclared symbol AHBL_enable, assumed default net type wire [D:/Documents/Dai_hoc/SISLAB_KLTN/do_an/Wallace_Tree_Multiply_RTL_Project/Multiplication/configurable_multiplication.v:53]
INFO: [VRFC 10-2458] undeclared symbol ALBH_enable, assumed default net type wire [D:/Documents/Dai_hoc/SISLAB_KLTN/do_an/Wallace_Tree_Multiply_RTL_Project/Multiplication/configurable_multiplication.v:54]
INFO: [VRFC 10-2458] undeclared symbol ALBL_enable, assumed default net type wire [D:/Documents/Dai_hoc/SISLAB_KLTN/do_an/Wallace_Tree_Multiply_RTL_Project/Multiplication/configurable_multiplication.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Dai_hoc/SISLAB_KLTN/do_an/Wallace_Tree_Multiply_RTL_Project/Multiplication/sign_extra_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extra_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Dai_hoc/SISLAB_KLTN/do_an/Wallace_Tree_Multiply_RTL_Project/Multiplication/configurable_multiplication_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module configurable_multiplication_tb
