INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/VIP_matrix_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VIP_matrix_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/line_shift_RAM_8bit1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_shift_RAM_8bit1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/mean_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mean_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol img_vs_out, assumed default net type wire [E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:229]
INFO: [VRFC 10-2458] undeclared symbol img_clken_out, assumed default net type wire [E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:230]
INFO: [VRFC 10-2458] undeclared symbol data_valid_out, assumed default net type wire [E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v:231]
