/*
 * Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
 * 
 * On Tue Apr 19 10:48:19 EDT 2016
 * 
 */

/* Generation options: keep-fires */
#ifndef __mkBridge_h__
#define __mkBridge_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkSceMiUInt32Parameter.h"
#include "mkSceMiLinkTypeParameter.h"
#include "mkSceMiUInt64Parameter.h"
#include "mkDutWrapper.h"


/* Class declaration for the mkBridge module */
class MOD_mkBridge : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
  tClock __clk_handle_1;
  tClock __clk_handle_2;
  tClock __clk_handle_3;
  tClock __clk_handle_4;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Fifo<tUInt32> INST_scemi_bridge_fIncomingData;
  MOD_Fifo<tUInt32> INST_scemi_bridge_fOutgoingData;
  MOD_Reg<tUInt8> INST_scemi_bridge_inReset_isInReset;
  MOD_Wire<tUInt8> INST_scemi_bridge_pwFromTCPReady;
  MOD_Wire<tUInt8> INST_scemi_bridge_pwIncomingBeat;
  MOD_Wire<tUInt8> INST_scemi_bridge_pwOutgoingValid;
  MOD_Wire<tUInt8> INST_scemi_bridge_pwShutdown;
  MOD_Reg<tUInt32> INST_scemi_bridge_rBeatFromTCP;
  MOD_Reg<tUInt32> INST_scemi_bridge_rBeatToTCP;
  MOD_Reg<tUInt8> INST_scemi_bridge_rBytesFromTCP;
  MOD_Reg<tUInt8> INST_scemi_bridge_rBytesToTCP;
  MOD_Reg<tUInt32> INST_scemi_bridge_rFileHandle;
  MOD_Wire<tUInt32> INST_scemi_bridge_wIncomingData;
  MOD_Wire<tUInt32> INST_scemi_bridge_wOutgoingData;
  MOD_MakeClock INST_scemi_clk_port_scemi_clkgen;
  MOD_mkSceMiUInt32Parameter INST_scemi_clk_port_scemi_param_clockGroup;
  MOD_mkSceMiUInt32Parameter INST_scemi_clk_port_scemi_param_clockNum;
  MOD_mkSceMiUInt32Parameter INST_scemi_clk_port_scemi_param_dutyHi;
  MOD_mkSceMiUInt32Parameter INST_scemi_clk_port_scemi_param_dutyLo;
  MOD_mkSceMiLinkTypeParameter INST_scemi_clk_port_scemi_param_link_type;
  MOD_mkSceMiUInt32Parameter INST_scemi_clk_port_scemi_param_phase;
  MOD_mkSceMiUInt64Parameter INST_scemi_clk_port_scemi_param_ratioDen;
  MOD_mkSceMiUInt64Parameter INST_scemi_clk_port_scemi_param_ratioNum;
  MOD_mkSceMiUInt32Parameter INST_scemi_clk_port_scemi_param_rstStage;
  MOD_ResetEither INST_scemi_clk_port_scemi_rstgen_final_reset;
  MOD_Reg<tUInt8> INST_scemi_clk_port_scemi_rstgen_init;
  MOD_ClockInverter INST_scemi_clk_port_scemi_rstgen_inv_clk;
  MOD_MakeReset INST_scemi_clk_port_scemi_rstgen_inv_rstgen;
  MOD_SyncReset0 INST_scemi_clk_port_scemi_rstgen_inv_rstn;
  MOD_MakeReset0 INST_scemi_clk_port_scemi_rstgen_rstgen;
  MOD_Reg<tUInt32> INST_scemi_clockGenerators_clock_gens_counters_count;
  MOD_Sync1 INST_scemi_clockGenerators_clock_gens_counters_pre_negedge_uclk;
  MOD_Sync1 INST_scemi_clockGenerators_clock_gens_counters_pre_posedge_uclk;
  MOD_Wire<tUInt8> INST_scemi_clockGenerators_clock_gens_counters_stall_pw;
  MOD_Wire<tUInt8> INST_scemi_clockGenerators_clock_gens_in_reset_pw;
  MOD_Wire<tUInt8> INST_scemi_clockGenerators_clock_gens_is_allowed_sync;
  MOD_Reg<tUInt8> INST_scemi_clockGenerators_clock_gens_out_of_reset_reg;
  MOD_Reg<tUInt32> INST_scemi_clockGenerators_clock_gens_reset_counter;
  MOD_Wire<tUInt8> INST_scemi_clockGenerators_clock_gens_stall_pw;
  MOD_Reg<tUInt8> INST_scemi_clockGenerators_clock_gens_stalled;
  MOD_Reg<tUInt8> INST_scemi_clockGenerators_free_stamp;
  MOD_Reg<tUInt32> INST_scemi_clockGenerators_one_to_one_cclock_count;
  MOD_Sync1 INST_scemi_clockGenerators_one_to_one_cclock_pre_negedge_uclk;
  MOD_Sync1 INST_scemi_clockGenerators_one_to_one_cclock_pre_posedge_uclk;
  MOD_Wire<tUInt8> INST_scemi_clockGenerators_one_to_one_cclock_stall_pw;
  MOD_Wire<tUInt8> INST_scemi_fFromBridgeBeat_ifc_pwClear;
  MOD_Reg<tUInt8> INST_scemi_fFromBridgeBeat_ifc_rDataAvail;
  MOD_Reg<tUInt8> INST_scemi_fFromBridgeBeat_ifc_rDataCount;
  MOD_Reg<tUWide> INST_scemi_fFromBridgeBeat_ifc_rStorage;
  MOD_Reg<tUWide> INST_scemi_fFromBridgeBeat_ifc_rStorageMask;
  MOD_Wire<tUInt8> INST_scemi_fFromBridgeBeat_ifc_rwDeqCount;
  MOD_Wire<tUInt8> INST_scemi_fFromBridgeBeat_ifc_rwEnqCount;
  MOD_Wire<tUWide> INST_scemi_fFromBridgeBeat_ifc_rwEnqData;
  MOD_Wire<tUWide> INST_scemi_fFromBridgeBeat_ifc_rwEnqMask;
  MOD_Wire<tUInt8> INST_scemi_fFromContinueBeat_ifc_pwClear;
  MOD_Reg<tUInt8> INST_scemi_fFromContinueBeat_ifc_rDataAvail;
  MOD_Reg<tUInt8> INST_scemi_fFromContinueBeat_ifc_rDataCount;
  MOD_Reg<tUWide> INST_scemi_fFromContinueBeat_ifc_rStorage;
  MOD_Reg<tUWide> INST_scemi_fFromContinueBeat_ifc_rStorageMask;
  MOD_Wire<tUInt8> INST_scemi_fFromContinueBeat_ifc_rwDeqCount;
  MOD_Wire<tUInt8> INST_scemi_fFromContinueBeat_ifc_rwEnqCount;
  MOD_Wire<tUWide> INST_scemi_fFromContinueBeat_ifc_rwEnqData;
  MOD_Wire<tUWide> INST_scemi_fFromContinueBeat_ifc_rwEnqMask;
  MOD_Wire<tUInt8> INST_scemi_fS1MsgOut_ifc_pwClear;
  MOD_Reg<tUInt8> INST_scemi_fS1MsgOut_ifc_rDataAvail;
  MOD_Reg<tUInt8> INST_scemi_fS1MsgOut_ifc_rDataCount;
  MOD_Reg<tUWide> INST_scemi_fS1MsgOut_ifc_rStorage;
  MOD_Reg<tUWide> INST_scemi_fS1MsgOut_ifc_rStorageMask;
  MOD_Wire<tUInt8> INST_scemi_fS1MsgOut_ifc_rwDeqCount;
  MOD_Wire<tUInt8> INST_scemi_fS1MsgOut_ifc_rwEnqCount;
  MOD_Wire<tUWide> INST_scemi_fS1MsgOut_ifc_rwEnqData;
  MOD_Wire<tUWide> INST_scemi_fS1MsgOut_ifc_rwEnqMask;
  MOD_Wire<tUInt8> INST_scemi_fS1OutPortAcks_ifc_pwClear;
  MOD_Reg<tUInt8> INST_scemi_fS1OutPortAcks_ifc_rDataAvail;
  MOD_Reg<tUInt8> INST_scemi_fS1OutPortAcks_ifc_rDataCount;
  MOD_Reg<tUWide> INST_scemi_fS1OutPortAcks_ifc_rStorage;
  MOD_Reg<tUWide> INST_scemi_fS1OutPortAcks_ifc_rStorageMask;
  MOD_Wire<tUInt8> INST_scemi_fS1OutPortAcks_ifc_rwDeqCount;
  MOD_Wire<tUInt8> INST_scemi_fS1OutPortAcks_ifc_rwEnqCount;
  MOD_Wire<tUWide> INST_scemi_fS1OutPortAcks_ifc_rwEnqData;
  MOD_Wire<tUWide> INST_scemi_fS1OutPortAcks_ifc_rwEnqMask;
  MOD_Wire<tUInt8> INST_scemi_fS2MsgOut_ifc_pwClear;
  MOD_Reg<tUInt8> INST_scemi_fS2MsgOut_ifc_rDataAvail;
  MOD_Reg<tUInt8> INST_scemi_fS2MsgOut_ifc_rDataCount;
  MOD_Reg<tUWide> INST_scemi_fS2MsgOut_ifc_rStorage;
  MOD_Reg<tUWide> INST_scemi_fS2MsgOut_ifc_rStorageMask;
  MOD_Wire<tUInt8> INST_scemi_fS2MsgOut_ifc_rwDeqCount;
  MOD_Wire<tUInt8> INST_scemi_fS2MsgOut_ifc_rwEnqCount;
  MOD_Wire<tUWide> INST_scemi_fS2MsgOut_ifc_rwEnqData;
  MOD_Wire<tUWide> INST_scemi_fS2MsgOut_ifc_rwEnqMask;
  MOD_Fifo<tUInt32> INST_scemi_fToBridgeBeat;
  MOD_Wire<tUInt8> INST_scemi_fToContinueBeat_ifc_pwClear;
  MOD_Reg<tUInt8> INST_scemi_fToContinueBeat_ifc_rDataAvail;
  MOD_Reg<tUInt8> INST_scemi_fToContinueBeat_ifc_rDataCount;
  MOD_Reg<tUWide> INST_scemi_fToContinueBeat_ifc_rStorage;
  MOD_Reg<tUWide> INST_scemi_fToContinueBeat_ifc_rStorageMask;
  MOD_Wire<tUInt8> INST_scemi_fToContinueBeat_ifc_rwDeqCount;
  MOD_Wire<tUInt8> INST_scemi_fToContinueBeat_ifc_rwEnqCount;
  MOD_Wire<tUWide> INST_scemi_fToContinueBeat_ifc_rwEnqData;
  MOD_Wire<tUWide> INST_scemi_fToContinueBeat_ifc_rwEnqMask;
  MOD_Wire<tUInt8> INST_scemi_init_state_any_in_reset;
  MOD_Reg<tUInt8> INST_scemi_init_state_any_in_reset_uclk;
  MOD_Reg<tUInt64> INST_scemi_init_state_cycle_stamp;
  MOD_SyncFIFO<tUWide,tUInt8> INST_scemi_init_state_msgFIFO;
  MOD_Reg<tUInt32> INST_scemi_init_state_out_port;
  MOD_Reg<tUInt8> INST_scemi_lrS1ActiveRequests;
  MOD_Reg<tUInt8> INST_scemi_lrS1ActiveRequests_1;
  MOD_Reg<tUInt8> INST_scemi_lrS1ActiveRequests_2;
  MOD_Reg<tUInt8> INST_scemi_lrS1ActiveRequests_3;
  MOD_Reg<tUInt8> INST_scemi_lrS1ActiveRequests_4;
  MOD_Reg<tUInt8> INST_scemi_lrS1PendingRequests;
  MOD_Reg<tUInt8> INST_scemi_lrS1PendingRequests_1;
  MOD_Reg<tUInt8> INST_scemi_lrS1PendingRequests_2;
  MOD_Reg<tUInt8> INST_scemi_lrS1PendingRequests_3;
  MOD_Reg<tUInt8> INST_scemi_lrS1PendingRequests_4;
  MOD_mkSceMiLinkTypeParameter INST_scemi_param_link_type;
  MOD_SyncHandshake INST_scemi_processor_req_inport_buffer_empty_sp;
  MOD_SyncHandshake INST_scemi_processor_req_inport_buffer_full_sp;
  MOD_CReg<tUInt64> INST_scemi_processor_req_inport_dataF_rv;
  MOD_SyncPulse INST_scemi_processor_req_inport_ending_reset;
  MOD_Wire<tUInt8> INST_scemi_processor_req_inport_got_beat_pw;
  MOD_Reg<tUInt8> INST_scemi_processor_req_inport_in_reset_noc;
  MOD_Reg<tUInt8> INST_scemi_processor_req_inport_in_reset_uclk;
  MOD_SyncHandshake INST_scemi_processor_req_inport_next_sp;
  MOD_SyncReset0 INST_scemi_processor_req_inport_nocResetUClock;
  MOD_mkSceMiUInt32Parameter INST_scemi_processor_req_inport_param_channelId;
  MOD_mkSceMiLinkTypeParameter INST_scemi_processor_req_inport_param_link_type;
  MOD_Reg<tUInt8> INST_scemi_processor_req_inport_prev_reset_uclk;
  MOD_Reg<tUInt8> INST_scemi_processor_req_inport_remaining;
  MOD_CReg<tUInt8> INST_scemi_processor_req_inport_requestF_rv;
  MOD_Wire<tUInt8> INST_scemi_processor_req_inport_request_pw;
  MOD_Reg<tUInt32> INST_scemi_processor_req_inport_scemiInportBeats;
  MOD_Reg<tUInt32> INST_scemi_processor_req_inport_scemiInportBeats_1;
  MOD_SyncPulse INST_scemi_processor_req_inport_starting_reset;
  MOD_Reg<tUInt8> INST_scemi_processor_req_inport_status;
  MOD_SyncHandshake INST_scemi_processor_req_inport_wait_sp;
  MOD_SyncFIFO<tUInt64,tUInt8> INST_scemi_processor_req_res_fifo;
  MOD_Reg<tUInt32> INST_scemi_processor_resp_outport_beats;
  MOD_Reg<tUInt32> INST_scemi_processor_resp_outport_beats_1;
  MOD_Reg<tUInt8> INST_scemi_processor_resp_outport_count;
  MOD_Wire<tUInt8> INST_scemi_processor_resp_outport_decr;
  MOD_SyncPulse INST_scemi_processor_resp_outport_ending_reset;
  MOD_SyncHandshake INST_scemi_processor_resp_outport_finished;
  MOD_Reg<tUInt8> INST_scemi_processor_resp_outport_in_reset_noc;
  MOD_Reg<tUInt8> INST_scemi_processor_resp_outport_in_reset_uclk;
  MOD_SyncHandshake INST_scemi_processor_resp_outport_next;
  MOD_SyncReset0 INST_scemi_processor_resp_outport_nocResetUClock;
  MOD_Reg<tUInt8> INST_scemi_processor_resp_outport_ok;
  MOD_Probe<tUInt8> INST_scemi_processor_resp_outport_okToSend;
  MOD_mkSceMiUInt32Parameter INST_scemi_processor_resp_outport_param_channelId;
  MOD_mkSceMiLinkTypeParameter INST_scemi_processor_resp_outport_param_link_type;
  MOD_Reg<tUInt8> INST_scemi_processor_resp_outport_prev_reset_uclk;
  MOD_SyncPulse INST_scemi_processor_resp_outport_starting_reset;
  MOD_SyncFIFO<tUInt64,tUInt8> INST_scemi_processor_resp_res_fifo;
  MOD_Wire<tUInt8> INST_scemi_pwFromBridgeReady;
  MOD_Wire<tUInt8> INST_scemi_pwFromContinueReady;
  MOD_Wire<tUInt8> INST_scemi_pwS2OutDataGranted;
  MOD_Wire<tUInt8> INST_scemi_pwToBridgeReady;
  MOD_Wire<tUInt8> INST_scemi_pwToContinueReady;
  MOD_Reg<tUInt8> INST_scemi_rDecodeSceMi;
  MOD_Reg<tUInt8> INST_scemi_rInMsgBytes;
  MOD_Reg<tUInt8> INST_scemi_rOtherMsgIn;
  MOD_Reg<tUInt8> INST_scemi_rOtherMsgOut;
  MOD_Reg<tUInt8> INST_scemi_rOutMsgBytes;
  MOD_Reg<tUInt32> INST_scemi_rS1BitsRem;
  MOD_Reg<tUInt64> INST_scemi_rS1CycleStamp;
  MOD_Reg<tUInt32> INST_scemi_rS1InPortNum;
  MOD_Reg<tUInt8> INST_scemi_rS1MsgInIsAck;
  MOD_Reg<tUInt8> INST_scemi_rS1MsgInIsData;
  MOD_Reg<tUInt8> INST_scemi_rS1MsgOutDataReq;
  MOD_Reg<tUInt8> INST_scemi_rS1MsgOutReqGrant;
  MOD_Reg<tUInt8> INST_scemi_rS1MsgOutReqReq;
  MOD_Reg<tUInt8> INST_scemi_rS1OutDataHeader;
  MOD_Reg<tUInt8> INST_scemi_rS1OutMsgIsCont;
  MOD_Reg<tUInt8> INST_scemi_rS1OutMsgSize;
  MOD_Reg<tUInt32> INST_scemi_rS1OutPort;
  MOD_Reg<tUInt32> INST_scemi_rS1RequestedPort;
  MOD_Reg<tUInt32> INST_scemi_rS2InPipeNum;
  MOD_Reg<tUInt8> INST_scemi_rS2MsgInIsCred;
  MOD_Reg<tUInt8> INST_scemi_rS2MsgInIsData;
  MOD_Reg<tUInt8> INST_scemi_rS2MsgOutCredGrant;
  MOD_Reg<tUInt8> INST_scemi_rS2MsgOutDataReq;
  MOD_Reg<tUInt8> INST_scemi_rSceMi1MsgIn;
  MOD_Reg<tUInt8> INST_scemi_rSceMi1MsgOut;
  MOD_Reg<tUInt8> INST_scemi_rSceMi2MsgIn;
  MOD_Reg<tUInt8> INST_scemi_rSceMi2MsgOut;
  MOD_Wire<tUInt8> INST_scemi_rising_uclock_pw;
  MOD_ResetEither INST_scemi_rstgen_final_reset;
  MOD_Reg<tUInt8> INST_scemi_rstgen_init;
  MOD_ClockInverter INST_scemi_rstgen_inv_clk;
  MOD_MakeReset INST_scemi_rstgen_inv_rstgen;
  MOD_SyncReset0 INST_scemi_rstgen_inv_rstn;
  MOD_MakeReset0 INST_scemi_rstgen_rstgen;
  MOD_Reg<tUInt8> INST_scemi_rvPrevMsgGrant;
  MOD_Reg<tUInt8> INST_scemi_rvPrevPrevMsgGrant;
  MOD_Wire<tUInt8> INST_scemi_rwNextOutMsgGrant;
  MOD_SyncHandshake INST_scemi_setkey_inport_buffer_empty_sp;
  MOD_SyncHandshake INST_scemi_setkey_inport_buffer_full_sp;
  MOD_CReg<tUWide> INST_scemi_setkey_inport_dataF_rv;
  MOD_SyncPulse INST_scemi_setkey_inport_ending_reset;
  MOD_Wire<tUInt8> INST_scemi_setkey_inport_got_beat_pw;
  MOD_Reg<tUInt8> INST_scemi_setkey_inport_in_reset_noc;
  MOD_Reg<tUInt8> INST_scemi_setkey_inport_in_reset_uclk;
  MOD_SyncHandshake INST_scemi_setkey_inport_next_sp;
  MOD_SyncReset0 INST_scemi_setkey_inport_nocResetUClock;
  MOD_mkSceMiUInt32Parameter INST_scemi_setkey_inport_param_channelId;
  MOD_mkSceMiLinkTypeParameter INST_scemi_setkey_inport_param_link_type;
  MOD_Reg<tUInt8> INST_scemi_setkey_inport_prev_reset_uclk;
  MOD_Reg<tUInt8> INST_scemi_setkey_inport_remaining;
  MOD_CReg<tUInt8> INST_scemi_setkey_inport_requestF_rv;
  MOD_Wire<tUInt8> INST_scemi_setkey_inport_request_pw;
  MOD_Reg<tUInt32> INST_scemi_setkey_inport_scemiInportBeats;
  MOD_Reg<tUInt32> INST_scemi_setkey_inport_scemiInportBeats_1;
  MOD_Reg<tUInt32> INST_scemi_setkey_inport_scemiInportBeats_2;
  MOD_Reg<tUInt32> INST_scemi_setkey_inport_scemiInportBeats_3;
  MOD_SyncPulse INST_scemi_setkey_inport_starting_reset;
  MOD_Reg<tUInt8> INST_scemi_setkey_inport_status;
  MOD_SyncHandshake INST_scemi_setkey_inport_wait_sp;
  MOD_SyncFIFO<tUWide,tUInt8> INST_scemi_setkey_res_fifo;
  MOD_Fifo<tUInt8> INST_scemi_settabledut_dut_dutIfc_didreset;
  MOD_mkDutWrapper INST_scemi_settabledut_dut_dutIfc_m_dut;
  MOD_MakeReset INST_scemi_settabledut_dut_dutIfc_myrst;
  MOD_Reg<tUInt8> INST_scemi_settabledut_dut_dutIfc_resetting;
  MOD_Fifo<tUInt32> INST_scemi_settabledut_dut_prb_control_ackFifo;
  MOD_SyncHandshake INST_scemi_settabledut_dut_prb_control_control_in_buffer_empty_sp;
  MOD_SyncHandshake INST_scemi_settabledut_dut_prb_control_control_in_buffer_full_sp;
  MOD_CReg<tUInt32> INST_scemi_settabledut_dut_prb_control_control_in_dataF_rv;
  MOD_SyncPulse INST_scemi_settabledut_dut_prb_control_control_in_ending_reset;
  MOD_Wire<tUInt8> INST_scemi_settabledut_dut_prb_control_control_in_got_beat_pw;
  MOD_Reg<tUInt8> INST_scemi_settabledut_dut_prb_control_control_in_in_reset_noc;
  MOD_Reg<tUInt8> INST_scemi_settabledut_dut_prb_control_control_in_in_reset_uclk;
  MOD_SyncHandshake INST_scemi_settabledut_dut_prb_control_control_in_next_sp;
  MOD_SyncReset0 INST_scemi_settabledut_dut_prb_control_control_in_nocResetUClock;
  MOD_mkSceMiUInt32Parameter INST_scemi_settabledut_dut_prb_control_control_in_param_channelId;
  MOD_mkSceMiLinkTypeParameter INST_scemi_settabledut_dut_prb_control_control_in_param_link_type;
  MOD_Reg<tUInt8> INST_scemi_settabledut_dut_prb_control_control_in_prev_reset_uclk;
  MOD_Reg<tUInt8> INST_scemi_settabledut_dut_prb_control_control_in_remaining;
  MOD_CReg<tUInt8> INST_scemi_settabledut_dut_prb_control_control_in_requestF_rv;
  MOD_Wire<tUInt8> INST_scemi_settabledut_dut_prb_control_control_in_request_pw;
  MOD_Reg<tUInt32> INST_scemi_settabledut_dut_prb_control_control_in_scemiInportBeats;
  MOD_SyncPulse INST_scemi_settabledut_dut_prb_control_control_in_starting_reset;
  MOD_Reg<tUInt8> INST_scemi_settabledut_dut_prb_control_control_in_status;
  MOD_SyncHandshake INST_scemi_settabledut_dut_prb_control_control_in_wait_sp;
  MOD_Reg<tUInt32> INST_scemi_settabledut_dut_prb_control_count;
  MOD_Reg<tUInt32> INST_scemi_settabledut_dut_prb_control_data_out_beats;
  MOD_Reg<tUInt8> INST_scemi_settabledut_dut_prb_control_data_out_count;
  MOD_Wire<tUInt8> INST_scemi_settabledut_dut_prb_control_data_out_decr;
  MOD_SyncPulse INST_scemi_settabledut_dut_prb_control_data_out_ending_reset;
  MOD_SyncHandshake INST_scemi_settabledut_dut_prb_control_data_out_finished;
  MOD_Reg<tUInt8> INST_scemi_settabledut_dut_prb_control_data_out_in_reset_noc;
  MOD_Reg<tUInt8> INST_scemi_settabledut_dut_prb_control_data_out_in_reset_uclk;
  MOD_SyncHandshake INST_scemi_settabledut_dut_prb_control_data_out_next;
  MOD_SyncReset0 INST_scemi_settabledut_dut_prb_control_data_out_nocResetUClock;
  MOD_Reg<tUInt8> INST_scemi_settabledut_dut_prb_control_data_out_ok;
  MOD_Probe<tUInt8> INST_scemi_settabledut_dut_prb_control_data_out_okToSend;
  MOD_mkSceMiUInt32Parameter INST_scemi_settabledut_dut_prb_control_data_out_param_channelId;
  MOD_mkSceMiLinkTypeParameter INST_scemi_settabledut_dut_prb_control_data_out_param_link_type;
  MOD_Reg<tUInt8> INST_scemi_settabledut_dut_prb_control_data_out_prev_reset_uclk;
  MOD_SyncPulse INST_scemi_settabledut_dut_prb_control_data_out_starting_reset;
  MOD_Wire<tUInt8> INST_scemi_settabledut_dut_prb_control_dutclkctrl;
  MOD_Probe<tUInt8> INST_scemi_settabledut_dut_prb_control_dutclkctrl_allowNeg;
  MOD_Probe<tUInt8> INST_scemi_settabledut_dut_prb_control_dutclkctrl_allowPos;
  MOD_mkSceMiUInt32Parameter INST_scemi_settabledut_dut_prb_control_dutclkctrl_param_clockNum;
  MOD_mkSceMiLinkTypeParameter INST_scemi_settabledut_dut_prb_control_dutclkctrl_param_link_type;
  MOD_Wire<tUInt8> INST_scemi_settabledut_dut_prb_control_dutclkctrl_pre_neg_pw;
  MOD_Wire<tUInt8> INST_scemi_settabledut_dut_prb_control_dutclkctrl_pre_pos_pw;
  MOD_Fifo<tUInt32> INST_scemi_settabledut_dut_prb_control_enff;
  MOD_Reg<tUInt8> INST_scemi_settabledut_dut_prb_control_flag;
  MOD_Reg<tUInt64> INST_scemi_settabledut_dut_prb_control_nextSample;
  MOD_Reg<tUInt8> INST_scemi_settabledut_dut_prb_control_pinged;
  MOD_Fifo<tUInt32> INST_scemi_settabledut_dut_prb_control_prb_str;
  MOD_Wire<tUInt32> INST_scemi_settabledut_dut_prb_control_prb_str_recv_d;
  MOD_Reg<tUInt8> INST_scemi_settabledut_dut_prb_control_sampleIntervalV;
  MOD_Reg<tUInt8> INST_scemi_settabledut_dut_prb_control_sampleIntervalV_1;
  MOD_Reg<tUInt8> INST_scemi_settabledut_dut_prb_control_sampleIntervalV_2;
  MOD_Reg<tUInt8> INST_scemi_settabledut_dut_prb_control_sampleIntervalV_3;
  MOD_SyncHandshake INST_scemi_settabledut_softrst_req_inport_buffer_empty_sp;
  MOD_SyncHandshake INST_scemi_settabledut_softrst_req_inport_buffer_full_sp;
  MOD_CReg<tUInt8> INST_scemi_settabledut_softrst_req_inport_dataF_rv;
  MOD_SyncPulse INST_scemi_settabledut_softrst_req_inport_ending_reset;
  MOD_Wire<tUInt8> INST_scemi_settabledut_softrst_req_inport_got_beat_pw;
  MOD_Reg<tUInt8> INST_scemi_settabledut_softrst_req_inport_in_reset_noc;
  MOD_Reg<tUInt8> INST_scemi_settabledut_softrst_req_inport_in_reset_uclk;
  MOD_SyncHandshake INST_scemi_settabledut_softrst_req_inport_next_sp;
  MOD_SyncReset0 INST_scemi_settabledut_softrst_req_inport_nocResetUClock;
  MOD_mkSceMiUInt32Parameter INST_scemi_settabledut_softrst_req_inport_param_channelId;
  MOD_mkSceMiLinkTypeParameter INST_scemi_settabledut_softrst_req_inport_param_link_type;
  MOD_Reg<tUInt8> INST_scemi_settabledut_softrst_req_inport_prev_reset_uclk;
  MOD_Reg<tUInt8> INST_scemi_settabledut_softrst_req_inport_remaining;
  MOD_CReg<tUInt8> INST_scemi_settabledut_softrst_req_inport_requestF_rv;
  MOD_Wire<tUInt8> INST_scemi_settabledut_softrst_req_inport_request_pw;
  MOD_Reg<tUInt32> INST_scemi_settabledut_softrst_req_inport_scemiInportBeats;
  MOD_SyncPulse INST_scemi_settabledut_softrst_req_inport_starting_reset;
  MOD_Reg<tUInt8> INST_scemi_settabledut_softrst_req_inport_status;
  MOD_SyncHandshake INST_scemi_settabledut_softrst_req_inport_wait_sp;
  MOD_SyncFIFO<tUInt8,tUInt8> INST_scemi_settabledut_softrst_req_res_fifo;
  MOD_Reg<tUInt32> INST_scemi_settabledut_softrst_resp_outport_beats;
  MOD_Reg<tUInt8> INST_scemi_settabledut_softrst_resp_outport_count;
  MOD_Wire<tUInt8> INST_scemi_settabledut_softrst_resp_outport_decr;
  MOD_SyncPulse INST_scemi_settabledut_softrst_resp_outport_ending_reset;
  MOD_SyncHandshake INST_scemi_settabledut_softrst_resp_outport_finished;
  MOD_Reg<tUInt8> INST_scemi_settabledut_softrst_resp_outport_in_reset_noc;
  MOD_Reg<tUInt8> INST_scemi_settabledut_softrst_resp_outport_in_reset_uclk;
  MOD_SyncHandshake INST_scemi_settabledut_softrst_resp_outport_next;
  MOD_SyncReset0 INST_scemi_settabledut_softrst_resp_outport_nocResetUClock;
  MOD_Reg<tUInt8> INST_scemi_settabledut_softrst_resp_outport_ok;
  MOD_Probe<tUInt8> INST_scemi_settabledut_softrst_resp_outport_okToSend;
  MOD_mkSceMiUInt32Parameter INST_scemi_settabledut_softrst_resp_outport_param_channelId;
  MOD_mkSceMiLinkTypeParameter INST_scemi_settabledut_softrst_resp_outport_param_link_type;
  MOD_Reg<tUInt8> INST_scemi_settabledut_softrst_resp_outport_prev_reset_uclk;
  MOD_SyncPulse INST_scemi_settabledut_softrst_resp_outport_starting_reset;
  MOD_SyncFIFO<tUInt8,tUInt8> INST_scemi_settabledut_softrst_resp_res_fifo;
  MOD_SyncHandshake INST_scemi_shutdown_ctrl_in_buffer_empty_sp;
  MOD_SyncHandshake INST_scemi_shutdown_ctrl_in_buffer_full_sp;
  MOD_CReg<tUInt8> INST_scemi_shutdown_ctrl_in_dataF_rv;
  MOD_SyncPulse INST_scemi_shutdown_ctrl_in_ending_reset;
  MOD_Wire<tUInt8> INST_scemi_shutdown_ctrl_in_got_beat_pw;
  MOD_Reg<tUInt8> INST_scemi_shutdown_ctrl_in_in_reset_noc;
  MOD_Reg<tUInt8> INST_scemi_shutdown_ctrl_in_in_reset_uclk;
  MOD_SyncHandshake INST_scemi_shutdown_ctrl_in_next_sp;
  MOD_SyncReset0 INST_scemi_shutdown_ctrl_in_nocResetUClock;
  MOD_mkSceMiUInt32Parameter INST_scemi_shutdown_ctrl_in_param_channelId;
  MOD_mkSceMiLinkTypeParameter INST_scemi_shutdown_ctrl_in_param_link_type;
  MOD_Reg<tUInt8> INST_scemi_shutdown_ctrl_in_prev_reset_uclk;
  MOD_Reg<tUInt8> INST_scemi_shutdown_ctrl_in_remaining;
  MOD_CReg<tUInt8> INST_scemi_shutdown_ctrl_in_requestF_rv;
  MOD_Wire<tUInt8> INST_scemi_shutdown_ctrl_in_request_pw;
  MOD_Reg<tUInt32> INST_scemi_shutdown_ctrl_in_scemiInportBeats;
  MOD_SyncPulse INST_scemi_shutdown_ctrl_in_starting_reset;
  MOD_Reg<tUInt8> INST_scemi_shutdown_ctrl_in_status;
  MOD_SyncHandshake INST_scemi_shutdown_ctrl_in_wait_sp;
  MOD_Reg<tUInt32> INST_scemi_shutdown_ctrl_out_beats;
  MOD_Reg<tUInt8> INST_scemi_shutdown_ctrl_out_count;
  MOD_Wire<tUInt8> INST_scemi_shutdown_ctrl_out_decr;
  MOD_SyncPulse INST_scemi_shutdown_ctrl_out_ending_reset;
  MOD_SyncHandshake INST_scemi_shutdown_ctrl_out_finished;
  MOD_Reg<tUInt8> INST_scemi_shutdown_ctrl_out_in_reset_noc;
  MOD_Reg<tUInt8> INST_scemi_shutdown_ctrl_out_in_reset_uclk;
  MOD_SyncHandshake INST_scemi_shutdown_ctrl_out_next;
  MOD_SyncReset0 INST_scemi_shutdown_ctrl_out_nocResetUClock;
  MOD_Reg<tUInt8> INST_scemi_shutdown_ctrl_out_ok;
  MOD_Probe<tUInt8> INST_scemi_shutdown_ctrl_out_okToSend;
  MOD_mkSceMiUInt32Parameter INST_scemi_shutdown_ctrl_out_param_channelId;
  MOD_mkSceMiLinkTypeParameter INST_scemi_shutdown_ctrl_out_param_link_type;
  MOD_Reg<tUInt8> INST_scemi_shutdown_ctrl_out_prev_reset_uclk;
  MOD_SyncPulse INST_scemi_shutdown_ctrl_out_starting_reset;
  MOD_Reg<tUInt8> INST_scemi_shutdown_shutdown_pending;
  MOD_Reg<tUInt32> INST_scemi_tcp_port_number;
  MOD_MakeClock INST_scemi_uclkgen;
  MOD_Wire<tUInt32> INST_scemi_wFromBridgeBeat;
  MOD_Wire<tUInt32> INST_scemi_wFromContinueBeat;
  MOD_Wire<tUInt32> INST_scemi_wToBridgeBeat;
  MOD_Wire<tUInt32> INST_scemi_wToContinueBeat;
 
 /* Constructor */
 public:
  MOD_mkBridge(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
  void init_symbols_1();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_scemi_shutdown_ctrl_out_nocResetUClock$OUT_RST;
  tUInt8 PORT_scemi_shutdown_ctrl_in_nocResetUClock$OUT_RST;
  tUInt8 PORT_scemi_setkey_inport_nocResetUClock$OUT_RST;
  tUInt8 PORT_scemi_processor_resp_outport_nocResetUClock$OUT_RST;
  tUInt8 PORT_scemi_processor_req_inport_nocResetUClock$OUT_RST;
  tUInt8 PORT_scemi_settabledut_softrst_resp_outport_nocResetUClock$OUT_RST;
  tUInt8 PORT_scemi_settabledut_softrst_req_inport_nocResetUClock$OUT_RST;
  tUInt8 PORT_scemi_settabledut_dut_dutIfc_myrst$OUT_RST;
  tUInt8 PORT_scemi_settabledut_dut_prb_control_control_in_nocResetUClock$OUT_RST;
  tUInt8 PORT_scemi_settabledut_dut_prb_control_data_out_nocResetUClock$OUT_RST;
  tUInt8 PORT_scemi_clk_port_scemi_rstgen_final_reset$RST_OUT;
  tUInt8 PORT_scemi_clk_port_scemi_rstgen_rstgen$OUT_RST;
  tUInt8 PORT_scemi_clk_port_scemi_rstgen_inv_rstgen$OUT_RST;
  tUInt8 PORT_scemi_clk_port_scemi_rstgen_inv_rstn$OUT_RST;
  tUInt8 PORT_scemi_rstgen_final_reset$RST_OUT;
  tUInt8 PORT_scemi_rstgen_rstgen$OUT_RST;
  tUInt8 PORT_scemi_rstgen_inv_rstgen$OUT_RST;
  tUInt8 PORT_scemi_rstgen_inv_rstn$OUT_RST;
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_WILL_FIRE_RL_scemi_1_always_accept_beat;
  tUInt8 DEF_CAN_FIRE_RL_scemi_1_always_accept_beat;
  tUInt8 DEF_WILL_FIRE_RL_scemi_send_whatever;
  tUInt8 DEF_CAN_FIRE_RL_scemi_send_whatever;
  tUInt8 DEF_WILL_FIRE_RL_scemi_1_connect_data;
  tUInt8 DEF_CAN_FIRE_RL_scemi_1_connect_data;
  tUInt8 DEF_WILL_FIRE_RL_scemi_1_connect_dst_rdy;
  tUInt8 DEF_CAN_FIRE_RL_scemi_1_connect_dst_rdy;
  tUInt8 DEF_WILL_FIRE_RL_scemi_1_connect_src_rdy;
  tUInt8 DEF_CAN_FIRE_RL_scemi_1_connect_src_rdy;
  tUInt8 DEF_WILL_FIRE_RL_scemi_connect_data;
  tUInt8 DEF_CAN_FIRE_RL_scemi_connect_data;
  tUInt8 DEF_WILL_FIRE_RL_scemi_connect_dst_rdy;
  tUInt8 DEF_CAN_FIRE_RL_scemi_connect_dst_rdy;
  tUInt8 DEF_WILL_FIRE_RL_scemi_connect_src_rdy;
  tUInt8 DEF_CAN_FIRE_RL_scemi_connect_src_rdy;
  tUInt8 DEF_WILL_FIRE_RL_scemi_swap_scemi1_outport_grant;
  tUInt8 DEF_CAN_FIRE_RL_scemi_swap_scemi1_outport_grant;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_outports_send_data_message_data;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_outports_send_data_message_data;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_outports_send_data_message_header;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_outports_send_data_message_header;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_outports_start_data_message;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_outports_start_data_message;
  tUInt8 DEF_WILL_FIRE_RL_scemi_scan_output_ports;
  tUInt8 DEF_CAN_FIRE_RL_scemi_scan_output_ports;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_inports_send_request_message;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_inports_send_request_message;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_inports_start_next_request;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_inports_start_next_request;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_inports_accumulate_pending_requests;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_inports_accumulate_pending_requests;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_inports_shift_new_request_vector;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_inports_shift_new_request_vector;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_inports_load_new_request_group;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_inports_load_new_request_group;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_continue_scemi2;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_continue_scemi2;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_continue_scemi1;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_continue_scemi1;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_continue_other;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_continue_other;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_dispatch_next_granted_scemi2;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_dispatch_next_granted_scemi2;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_dispatch_next_granted_scemi1;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_dispatch_next_granted_scemi1;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_dispatch_next_granted_other;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_dispatch_next_granted_other;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_arbitrate_transmit_messages;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_arbitrate_transmit_messages;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_move_to_next_output_beat;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_move_to_next_output_beat;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_source_noc_active_transmit_beat_to_bridge;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_source_noc_active_transmit_beat_to_bridge;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fS2MsgOut_ifc_update;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fS2MsgOut_ifc_update;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fS1MsgOut_ifc_update;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fS1MsgOut_ifc_update;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fFromContinueBeat_ifc_update;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fFromContinueBeat_ifc_update;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_sink_noc_active_other_process_other_data;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_sink_noc_active_other_process_other_data;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_sink_noc_active_scemi2_disregard_packet;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_sink_noc_active_scemi2_disregard_packet;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_sink_noc_active_scemi2_decode_scemi_header_4bpb;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_sink_noc_active_scemi2_decode_scemi_header_4bpb;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_sink_noc_active_execute_outport_acks;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_sink_noc_active_execute_outport_acks;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_sink_noc_active_scemi1_disregard_packet;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_sink_noc_active_scemi1_disregard_packet;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_sink_noc_active_scemi1_process_outport_ack_4bpb;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_sink_noc_active_scemi1_process_outport_ack_4bpb;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_sink_noc_active_scemi1_process_inport_data;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_sink_noc_active_scemi1_process_inport_data;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_sink_noc_active_scemi1_decode_scemi_header;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_sink_noc_active_scemi1_decode_scemi_header;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_sink_noc_active_decode_noc_header_4bpb;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_sink_noc_active_decode_noc_header_4bpb;
  tUInt8 DEF_WILL_FIRE_RL_scemi_msg_sink_noc_active_receive_beat_from_bridge;
  tUInt8 DEF_CAN_FIRE_RL_scemi_msg_sink_noc_active_receive_beat_from_bridge;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fS1OutPortAcks_ifc_update;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fS1OutPortAcks_ifc_update;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fToContinueBeat_ifc_update;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fToContinueBeat_ifc_update;
  tUInt8 DEF_WILL_FIRE_RL_scemi_fFromBridgeBeat_ifc_update;
  tUInt8 DEF_CAN_FIRE_RL_scemi_fFromBridgeBeat_ifc_update;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_incr_cycle_stamp;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_incr_cycle_stamp;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_stall_one_to_one_cclock;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_stall_one_to_one_cclock;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_track_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_track_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_one_to_one_cclock_incr;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_one_to_one_cclock_incr;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_handle_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_handle_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_clock_gens_do_ticks;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_clock_gens_do_ticks;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_clock_gens_update_stalled;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_clock_gens_update_stalled;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_clock_gens_do_stall_scemi;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_clock_gens_do_stall_scemi;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_clock_gens_is_allowed_sync_clock_domain_crossing;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_clock_gens_is_allowed_sync_clock_domain_crossing;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_clock_gens_manage_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_clock_gens_manage_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_clock_gens_tick_clock;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_clock_gens_tick_clock;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_clock_gens_counters_do_stall;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_clock_gens_counters_do_stall;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clockGenerators_clock_gens_counters_incr;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clockGenerators_clock_gens_counters_incr;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_shutdown;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_shutdown;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ack;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ack;
  tUInt8 DEF_WILL_FIRE_RL_scemi_processor_resp_connect_res_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_softrst_resp_connect_res_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_dut_prb_control_receiveFirstData;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_dut_prb_control_sendAck;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_dut_prb_control_respondToPing;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_dut_prb_control_receiveMoreData;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_dut_prb_control_receiveTrigger;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_request;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_request;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_out_handle_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_out_handle_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_out_setOK;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_out_setOK;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_out_pok_mkConnectionVtoAf;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_out_pok_mkConnectionVtoAf;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_out_update_count;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_out_update_count;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_out_complete_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_out_complete_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_out_initiate_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_out_initiate_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_out_detect_end_of_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_out_detect_end_of_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_out_detect_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_out_detect_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_out_deassert_after_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_out_deassert_after_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_receive;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_receive;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_receive_ready;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_receive_ready;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_update_remaining;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_update_remaining;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_handle_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_handle_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_port_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_port_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_read_complete;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_read_complete;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_data_ready;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_data_ready;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_first_request;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_first_request;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_complete_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_complete_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_initiate_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_initiate_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_detect_end_of_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_detect_end_of_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_detect_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_detect_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_shutdown_ctrl_in_deassert_after_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_shutdown_ctrl_in_deassert_after_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_setkey_request;
  tUInt8 DEF_CAN_FIRE_RL_scemi_setkey_request;
  tUInt8 DEF_WILL_FIRE_RL_scemi_setkey_connect_put_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_setkey_connect_put_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_setkey_connect_res_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_setkey_connect_res_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_setkey_inport_receive;
  tUInt8 DEF_CAN_FIRE_RL_scemi_setkey_inport_receive;
  tUInt8 DEF_WILL_FIRE_RL_scemi_setkey_inport_receive_ready;
  tUInt8 DEF_CAN_FIRE_RL_scemi_setkey_inport_receive_ready;
  tUInt8 DEF_WILL_FIRE_RL_scemi_setkey_inport_update_remaining;
  tUInt8 DEF_CAN_FIRE_RL_scemi_setkey_inport_update_remaining;
  tUInt8 DEF_WILL_FIRE_RL_scemi_setkey_inport_handle_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_setkey_inport_handle_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_setkey_inport_port_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_setkey_inport_port_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_setkey_inport_read_complete;
  tUInt8 DEF_CAN_FIRE_RL_scemi_setkey_inport_read_complete;
  tUInt8 DEF_WILL_FIRE_RL_scemi_setkey_inport_data_ready;
  tUInt8 DEF_CAN_FIRE_RL_scemi_setkey_inport_data_ready;
  tUInt8 DEF_WILL_FIRE_RL_scemi_setkey_inport_first_request;
  tUInt8 DEF_CAN_FIRE_RL_scemi_setkey_inport_first_request;
  tUInt8 DEF_WILL_FIRE_RL_scemi_setkey_inport_complete_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_setkey_inport_complete_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_setkey_inport_initiate_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_setkey_inport_initiate_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_setkey_inport_detect_end_of_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_setkey_inport_detect_end_of_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_setkey_inport_detect_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_setkey_inport_detect_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_setkey_inport_deassert_after_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_setkey_inport_deassert_after_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_processor_resp_connect_get_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_processor_resp_connect_get_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_processor_resp_connect_res_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_processor_resp_outport_handle_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_processor_resp_outport_handle_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_processor_resp_outport_setOK;
  tUInt8 DEF_CAN_FIRE_RL_scemi_processor_resp_outport_setOK;
  tUInt8 DEF_WILL_FIRE_RL_scemi_processor_resp_outport_pok_mkConnectionVtoAf;
  tUInt8 DEF_CAN_FIRE_RL_scemi_processor_resp_outport_pok_mkConnectionVtoAf;
  tUInt8 DEF_WILL_FIRE_RL_scemi_processor_resp_outport_update_count;
  tUInt8 DEF_CAN_FIRE_RL_scemi_processor_resp_outport_update_count;
  tUInt8 DEF_WILL_FIRE_RL_scemi_processor_resp_outport_complete_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_processor_resp_outport_complete_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_processor_resp_outport_initiate_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_processor_resp_outport_initiate_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_processor_resp_outport_detect_end_of_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_processor_resp_outport_detect_end_of_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_processor_resp_outport_detect_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_processor_resp_outport_detect_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_processor_resp_outport_deassert_after_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_processor_resp_outport_deassert_after_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_processor_req_request;
  tUInt8 DEF_CAN_FIRE_RL_scemi_processor_req_request;
  tUInt8 DEF_WILL_FIRE_RL_scemi_processor_req_connect_put_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_processor_req_connect_put_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_processor_req_connect_res_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_processor_req_connect_res_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_processor_req_inport_receive;
  tUInt8 DEF_CAN_FIRE_RL_scemi_processor_req_inport_receive;
  tUInt8 DEF_WILL_FIRE_RL_scemi_processor_req_inport_receive_ready;
  tUInt8 DEF_CAN_FIRE_RL_scemi_processor_req_inport_receive_ready;
  tUInt8 DEF_WILL_FIRE_RL_scemi_processor_req_inport_update_remaining;
  tUInt8 DEF_CAN_FIRE_RL_scemi_processor_req_inport_update_remaining;
  tUInt8 DEF_WILL_FIRE_RL_scemi_processor_req_inport_handle_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_processor_req_inport_handle_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_processor_req_inport_port_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_processor_req_inport_port_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_processor_req_inport_read_complete;
  tUInt8 DEF_CAN_FIRE_RL_scemi_processor_req_inport_read_complete;
  tUInt8 DEF_WILL_FIRE_RL_scemi_processor_req_inport_data_ready;
  tUInt8 DEF_CAN_FIRE_RL_scemi_processor_req_inport_data_ready;
  tUInt8 DEF_WILL_FIRE_RL_scemi_processor_req_inport_first_request;
  tUInt8 DEF_CAN_FIRE_RL_scemi_processor_req_inport_first_request;
  tUInt8 DEF_WILL_FIRE_RL_scemi_processor_req_inport_complete_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_processor_req_inport_complete_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_processor_req_inport_initiate_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_processor_req_inport_initiate_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_processor_req_inport_detect_end_of_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_processor_req_inport_detect_end_of_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_processor_req_inport_detect_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_processor_req_inport_detect_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_processor_req_inport_deassert_after_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_processor_req_inport_deassert_after_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_softrst_resp_connect_get_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_softrst_resp_connect_get_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_softrst_resp_connect_res_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_softrst_resp_outport_handle_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_softrst_resp_outport_handle_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_softrst_resp_outport_setOK;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_softrst_resp_outport_setOK;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_softrst_resp_outport_pok_mkConnectionVtoAf;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_softrst_resp_outport_pok_mkConnectionVtoAf;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_softrst_resp_outport_update_count;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_softrst_resp_outport_update_count;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_softrst_resp_outport_complete_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_softrst_resp_outport_complete_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_softrst_resp_outport_initiate_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_softrst_resp_outport_initiate_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_softrst_resp_outport_detect_end_of_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_softrst_resp_outport_detect_end_of_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_softrst_resp_outport_detect_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_softrst_resp_outport_detect_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_softrst_resp_outport_deassert_after_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_softrst_resp_outport_deassert_after_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_softrst_req_request;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_softrst_req_request;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_softrst_req_connect_put_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_softrst_req_connect_put_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_softrst_req_connect_res_mkConnectionGetPut;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_softrst_req_connect_res_mkConnectionGetPut;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_softrst_req_inport_receive;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_softrst_req_inport_receive;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_softrst_req_inport_receive_ready;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_softrst_req_inport_receive_ready;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_softrst_req_inport_update_remaining;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_softrst_req_inport_update_remaining;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_softrst_req_inport_handle_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_softrst_req_inport_handle_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_softrst_req_inport_port_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_softrst_req_inport_port_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_softrst_req_inport_read_complete;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_softrst_req_inport_read_complete;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_softrst_req_inport_data_ready;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_softrst_req_inport_data_ready;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_softrst_req_inport_first_request;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_softrst_req_inport_first_request;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_softrst_req_inport_complete_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_softrst_req_inport_complete_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_softrst_req_inport_initiate_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_softrst_req_inport_initiate_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_softrst_req_inport_detect_end_of_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_softrst_req_inport_detect_end_of_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_softrst_req_inport_detect_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_softrst_req_inport_detect_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_softrst_req_inport_deassert_after_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_softrst_req_inport_deassert_after_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_dut_dutIfc_donerest;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_dut_dutIfc_donerest;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_dut_prb_control_dutclkctrl_nconnect_mkConnectionVtoAf;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_dut_prb_control_dutclkctrl_nconnect_mkConnectionVtoAf;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_dut_prb_control_dutclkctrl_pconnect_mkConnectionVtoAf;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_dut_prb_control_dutclkctrl_pconnect_mkConnectionVtoAf;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_dut_prb_control_sendAck;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_dut_prb_control_respondToPing;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_dut_prb_control_receiveMoreData;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_dut_prb_control_receiveFirstData;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_dut_prb_control_receiveTrigger;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_dut_prb_control_prb_str_recv_doEnq;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_dut_prb_control_prb_str_recv_doEnq;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_dut_prb_control_receiveControl;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_dut_prb_control_receiveControl;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_dut_prb_control_unsetFlag;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_dut_prb_control_setSample;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_dut_prb_control_requestInput;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_dut_prb_control_requestInput;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_dut_prb_control_send_en;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_dut_prb_control_send_en;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_dut_prb_control_unsetFlag;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_dut_prb_control_flagSample;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_dut_prb_control_flagSample;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_dut_prb_control_setSample;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_dut_prb_control_control_in_receive;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_dut_prb_control_control_in_receive;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_dut_prb_control_control_in_receive_ready;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_dut_prb_control_control_in_receive_ready;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_dut_prb_control_control_in_update_remaining;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_dut_prb_control_control_in_update_remaining;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_dut_prb_control_control_in_handle_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_dut_prb_control_control_in_handle_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_dut_prb_control_control_in_port_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_dut_prb_control_control_in_port_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_dut_prb_control_control_in_read_complete;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_dut_prb_control_control_in_read_complete;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_dut_prb_control_control_in_data_ready;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_dut_prb_control_control_in_data_ready;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_dut_prb_control_control_in_first_request;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_dut_prb_control_control_in_first_request;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_dut_prb_control_control_in_complete_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_dut_prb_control_control_in_complete_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_dut_prb_control_control_in_initiate_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_dut_prb_control_control_in_initiate_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_dut_prb_control_control_in_detect_end_of_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_dut_prb_control_control_in_detect_end_of_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_dut_prb_control_control_in_detect_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_dut_prb_control_control_in_detect_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_dut_prb_control_control_in_deassert_after_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_dut_prb_control_control_in_deassert_after_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_dut_prb_control_data_out_handle_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_dut_prb_control_data_out_handle_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_dut_prb_control_data_out_setOK;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_dut_prb_control_data_out_setOK;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_dut_prb_control_data_out_pok_mkConnectionVtoAf;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_dut_prb_control_data_out_pok_mkConnectionVtoAf;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_dut_prb_control_data_out_update_count;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_dut_prb_control_data_out_update_count;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_dut_prb_control_data_out_complete_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_dut_prb_control_data_out_complete_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_dut_prb_control_data_out_initiate_reset_sequence;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_dut_prb_control_data_out_initiate_reset_sequence;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_dut_prb_control_data_out_detect_end_of_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_dut_prb_control_data_out_detect_end_of_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_dut_prb_control_data_out_detect_scemi_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_dut_prb_control_data_out_detect_scemi_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_settabledut_dut_prb_control_data_out_deassert_after_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_settabledut_dut_prb_control_data_out_deassert_after_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_clk_port_scemi_rstgen_trigger;
  tUInt8 DEF_CAN_FIRE_RL_scemi_clk_port_scemi_rstgen_trigger;
  tUInt8 DEF_WILL_FIRE_RL_scemi_init_state_track_reset;
  tUInt8 DEF_CAN_FIRE_RL_scemi_init_state_track_reset;
  tUInt8 DEF_WILL_FIRE_RL_scemi_rstgen_trigger;
  tUInt8 DEF_CAN_FIRE_RL_scemi_rstgen_trigger;
  tUInt8 DEF_WILL_FIRE_RL_scemi_toggle_uclock;
  tUInt8 DEF_CAN_FIRE_RL_scemi_toggle_uclock;
  tUInt8 DEF_WILL_FIRE_RL_scemi_open_port;
  tUInt8 DEF_CAN_FIRE_RL_scemi_open_port;
  tUInt8 DEF_WILL_FIRE_RL_scemi_bridge_close_socket;
  tUInt8 DEF_CAN_FIRE_RL_scemi_bridge_close_socket;
  tUInt8 DEF_WILL_FIRE_RL_scemi_bridge_send_beat_to_tcp;
  tUInt8 DEF_CAN_FIRE_RL_scemi_bridge_send_beat_to_tcp;
  tUInt8 DEF_WILL_FIRE_RL_scemi_bridge_process_incoming_data_beat;
  tUInt8 DEF_CAN_FIRE_RL_scemi_bridge_process_incoming_data_beat;
  tUInt8 DEF_WILL_FIRE_RL_scemi_bridge_drive_outgoing_data;
  tUInt8 DEF_CAN_FIRE_RL_scemi_bridge_drive_outgoing_data;
  tUInt8 DEF_WILL_FIRE_RL_scemi_bridge_process_outgoing_data_beat;
  tUInt8 DEF_CAN_FIRE_RL_scemi_bridge_process_outgoing_data_beat;
  tUInt8 DEF_WILL_FIRE_RL_scemi_bridge_recv_beat_from_tcp;
  tUInt8 DEF_CAN_FIRE_RL_scemi_bridge_recv_beat_from_tcp;
  tUInt8 DEF_WILL_FIRE_RL_scemi_bridge_inReset_isResetAssertedUpdate;
  tUInt8 DEF_CAN_FIRE_RL_scemi_bridge_inReset_isResetAssertedUpdate;
  tUInt8 DEF_scemi_clockGenerators_clock_gens_in_reset_pw_w_ETC___d826;
  tUInt8 DEF_NOT_scemi_settabledut_dut_prb_control_prb_str__ETC___d371;
  tUInt8 DEF_NOT_scemi_clockGenerators_clock_gens_counters__ETC___d778;
  tUInt8 DEF_scemi_shutdown_ctrl_out_in_reset_uclk___d739;
  tUInt8 DEF_scemi_shutdown_ctrl_in_in_reset_uclk___d681;
  tUInt8 DEF_scemi_setkey_inport_in_reset_uclk___d596;
  tUInt8 DEF_scemi_processor_resp_outport_in_reset_uclk___d557;
  tUInt8 DEF_scemi_processor_req_inport_in_reset_uclk___d483;
  tUInt8 DEF_scemi_settabledut_softrst_resp_outport_in_rese_ETC___d445;
  tUInt8 DEF_scemi_settabledut_softrst_req_inport_in_reset__ETC___d378;
  tUInt8 DEF_scemi_settabledut_dut_prb_control_control_in_i_ETC___d86;
  tUInt8 DEF_scemi_settabledut_dut_prb_control_data_out_in__ETC___d58;
  tUInt8 DEF_scemi_shutdown_ctrl_in_remaining__h102926;
  tUInt32 DEF_b__h102264;
  tUInt8 DEF_b__h38597;
  tUInt8 DEF_b__h30036;
  tUInt8 DEF_scemi_settabledut_softrst_req_inport_remaining__h102890;
  tUInt8 DEF_scemi_settabledut_dut_prb_control_control_in_remaining__h102876;
  tUInt8 DEF_value_BITS_31_TO_30___h96599;
  tUInt32 DEF_b__h50949;
  tUInt8 DEF_scemi_shutdown_ctrl_in_next_sp_pulse____d714;
  tUInt8 DEF_scemi_shutdown_ctrl_in_got_beat_pw_whas____d709;
  tUInt8 DEF_scemi_shutdown_ctrl_in_wait_sp_pulse____d720;
  tUInt8 DEF_scemi_setkey_inport_next_sp_pulse____d630;
  tUInt8 DEF_scemi_setkey_inport_wait_sp_pulse____d636;
  tUInt8 DEF_scemi_processor_req_inport_next_sp_pulse____d517;
  tUInt8 DEF_scemi_processor_req_inport_wait_sp_pulse____d523;
  tUInt8 DEF_scemi_settabledut_softrst_req_inport_next_sp_p_ETC___d411;
  tUInt8 DEF_scemi_settabledut_softrst_req_inport_got_beat__ETC___d406;
  tUInt8 DEF_scemi_settabledut_softrst_req_inport_wait_sp_p_ETC___d417;
  tUInt8 DEF_scemi_settabledut_dut_prb_control_control_in_n_ETC___d119;
  tUInt8 DEF_scemi_settabledut_dut_prb_control_control_in_g_ETC___d114;
  tUInt8 DEF_scemi_settabledut_dut_prb_control_control_in_w_ETC___d125;
  tUWide DEF_x__h63622;
  tUWide DEF_x__h120991;
  tUWide DEF_scemi_setkey_inport_dataF_rv_port1__read____d667;
  tUWide DEF_scemi_setkey_inport_dataF_rv_port0__read____d647;
  tUInt64 DEF_b__h13763;
  tUInt64 DEF_scemi_processor_req_inport_dataF_rv_port1__read____d543;
  tUInt32 DEF_b__h52610;
  tUInt32 DEF_b__h51496;
  tUInt32 DEF_x__h17155;
  tUInt32 DEF_scemi_bridge_rFileHandle__h1464;
  tUInt32 DEF_scemi_settabledut_dut_prb_control_control_in_d_ETC___d187;
  tUInt32 DEF_b__h15911;
  tUInt32 DEF_b__h7744;
  tUInt8 DEF_b__h136094;
  tUInt8 DEF_b__h62413;
  tUInt8 DEF_scemi_settabledut_dut_prb_control_sampleIntervalV_3__h13502;
  tUInt8 DEF_scemi_settabledut_dut_prb_control_sampleIntervalV_2__h13567;
  tUInt8 DEF_scemi_settabledut_dut_prb_control_sampleIntervalV_1__h13632;
  tUInt8 DEF_scemi_settabledut_dut_prb_control_sampleIntervalV__h13697;
  tUInt8 DEF_b__h869;
  tUInt8 DEF_b__h135641;
  tUInt8 DEF_b__h134601;
  tUInt8 DEF_b__h134382;
  tUInt8 DEF_b__h132165;
  tUInt8 DEF_b__h55286;
  tUInt8 DEF_b__h55067;
  tUInt8 DEF_b__h54198;
  tUInt8 DEF_b__h53979;
  tUInt8 DEF_b__h56951;
  tUInt8 DEF_b__h56733;
  tUInt8 DEF_ab__h52016;
  tUInt8 DEF_scemi_shutdown_ctrl_in_dataF_rv_port1__read____d765;
  tUInt8 DEF_scemi_settabledut_softrst_req_inport_dataF_rv__ETC___d436;
  tUInt8 DEF_scemi_lrS1ActiveRequests_4__h179605;
  tUInt8 DEF_scemi_lrS1ActiveRequests_3__h179578;
  tUInt8 DEF_scemi_lrS1ActiveRequests_2__h179551;
  tUInt8 DEF_scemi_lrS1ActiveRequests_1__h179524;
  tUInt8 DEF_scemi_rS1MsgOutReqGrant__h181577;
  tUInt8 DEF_scemi_clockGenerators_clock_gens_out_of_reset_reg__h51507;
  tUInt8 DEF_scemi_shutdown_ctrl_out_ok__h48776;
  tUInt8 DEF_scemi_shutdown_ctrl_out_decr_whas____d749;
  tUInt8 DEF_scemi_setkey_inport_got_beat_pw_whas____d624;
  tUInt8 DEF_scemi_processor_resp_outport_ok__h34476;
  tUInt8 DEF_scemi_processor_resp_outport_decr_whas____d567;
  tUInt8 DEF_scemi_processor_req_inport_got_beat_pw_whas____d511;
  tUInt8 DEF_scemi_settabledut_softrst_resp_outport_ok__h26436;
  tUInt8 DEF_scemi_settabledut_softrst_resp_outport_decr_whas____d455;
  tUInt8 DEF_scemi_settabledut_dut_prb_control_data_out_ok__h7682;
  tUInt8 DEF_scemi_settabledut_dut_prb_control_data_out_dec_ETC___d68;
  tUInt8 DEF_scemi_init_state_msgFIFO_notFull____d83;
  tUInt32 DEF_scemi_settabledut_dut_prb_control_control_in_d_ETC___d210;
  tUInt32 DEF_b__h120773;
  tUInt32 DEF_scemi_settabledut_dut_prb_control_control_in_d_ETC___d217;
  tUInt8 DEF_scemi_fFromBridgeBeat_ifc_rStorage_46_BITS_31__ETC___d970;
  tUInt8 DEF_scemi_settabledut_dut_prb_control_control_in_d_ETC___d189;
  tUInt8 DEF_scemi_bridge_rFileHandle_BIT_31___h210972;
  tUInt8 DEF_scemi_settabledut_dut_prb_control_control_in_d_ETC___d224;
  tUInt8 DEF_scemi_settabledut_dut_prb_control_control_in_d_ETC___d213;
  tUInt8 DEF_ab_BIT_1___h52022;
  tUInt8 DEF_scemi_shutdown_ctrl_in_dataF_rv_port1__read__6_ETC___d767;
  tUInt8 DEF_scemi_settabledut_dut_prb_control_control_in_d_ETC___d221;
  tUInt8 DEF_scemi_settabledut_dut_prb_control_control_in_d_ETC___d202;
  tUInt8 DEF_scemi_init_state_out_port_0_EQ_3___d759;
  tUInt8 DEF_scemi_fS2MsgOut_ifc_rDataCount_257_ULT_4___d1291;
  tUInt8 DEF_scemi_fS1MsgOut_ifc_rDataCount_220_ULT_4___d1288;
  tUInt8 DEF_scemi_fFromContinueBeat_ifc_rDataCount_183_ULT_4___d1286;
  tUInt8 DEF_NOT_scemi_fFromContinueBeat_ifc_rDataCount_183_ETC___d1297;
  tUInt8 DEF_NOT_scemi_fS1MsgOut_ifc_rDataCount_220_ULT_4_288___d1300;
  tUInt8 DEF_NOT_scemi_fS2MsgOut_ifc_rDataCount_257_ULT_4_291___d1299;
  tUInt8 DEF_NOT_scemi_processor_req_inport_remaining_12_EQ_ETC___d1088;
  tUInt8 DEF_NOT_scemi_setkey_inport_remaining_25_EQ_0_090___d1091;
  tUInt8 DEF_scemi_clockGenerators_clock_gens_counters_coun_ETC___d788;
  tUInt32 DEF_scemi_settabledut_dut_prb_control_sampleInterv_ETC___d169;
  tUInt8 DEF_scemi_settabledut_dut_prb_control_control_in_d_ETC___d211;
  tUInt8 DEF_scemi_fS1OutPortAcks_ifc_rStorage_20_BITS_9_TO_ETC___d1131;
  tUInt8 DEF_scemi_settabledut_dut_prb_control_control_in_d_ETC___d218;
  tUInt8 DEF_scemi_fFromBridgeBeat_ifc_rStorage_46_BITS_31__ETC___d972;
  tUInt8 DEF_scemi_fFromBridgeBeat_ifc_rStorage_46_BITS_31__ETC___d971;
  tUInt8 DEF_scemi_setkey_inport_remaining_25_EQ_1___d626;
  tUInt8 DEF_scemi_settabledut_dut_prb_control_control_in_d_ETC___d200;
  tUInt8 DEF_scemi_settabledut_dut_prb_control_control_in_d_ETC___d198;
  tUInt8 DEF_scemi_settabledut_dut_prb_control_control_in_d_ETC___d196;
  tUInt8 DEF_scemi_settabledut_dut_prb_control_control_in_d_ETC___d194;
  tUInt8 DEF_scemi_settabledut_dut_prb_control_control_in_d_ETC___d192;
  tUInt8 DEF_scemi_settabledut_dut_prb_control_control_in_d_ETC___d190;
  tUInt8 DEF_scemi_fFromBridgeBeat_ifc_rStorage_46_BITS_31__ETC___d991;
  tUInt8 DEF_scemi_processor_req_inport_remaining_12_EQ_1___d513;
  tUInt8 DEF_scemi_settabledut_dut_prb_control_control_in_d_ETC___d216;
  tUInt8 DEF_NOT_scemi_settabledut_dut_prb_control_control__ETC___d212;
  tUInt8 DEF_scemi_settabledut_dut_prb_control_control_in_d_ETC___d223;
  tUInt8 DEF_NOT_scemi_settabledut_dut_prb_control_control__ETC___d197;
  tUInt8 DEF_NOT_scemi_bridge_rFileHandle_BIT_31___d5;
  tUInt8 DEF_NOT_scemi_rS1MsgOutReqGrant_526___d1561;
  tUInt8 DEF_NOT_scemi_fFromBridgeBeat_ifc_rDataAvail_78_UL_ETC___d962;
  tUInt8 DEF_NOT_scemi_clockGenerators_clock_gens_is_allowe_ETC___d811;
  tUInt8 DEF_scemi_shutdown_ctrl_out_ok_57_AND_NOT_scemi_in_ETC___d761;
  tUInt8 DEF_NOT_scemi_init_state_any_in_reset_uclk_crossed__7___d78;
  tUInt8 DEF_scemi_processor_resp_outport_ok_74_AND_NOT_sce_ETC___d578;
  tUInt8 DEF_scemi_settabledut_softrst_resp_outport_ok_63_A_ETC___d467;
  tUInt8 DEF_scemi_settabledut_dut_prb_control_data_out_ok__ETC___d84;
  tUInt8 DEF_NOT_scemi_settabledut_dut_prb_control_sampleIn_ETC___d171;
  tUInt8 DEF_NOT_scemi_settabledut_dut_prb_control_control__ETC___d214;
 
 /* Local definitions */
 private:
  tUInt8 DEF_scemi_shutdown_ctrl_out_count__h205173;
  tUInt8 DEF_b__h34258;
  tUInt8 DEF_scemi_settabledut_softrst_resp_outport_count__h205022;
  tUInt8 DEF_scemi_settabledut_dut_prb_control_data_out_count__h204978;
  tUWide DEF_ab__h901;
  tUInt32 DEF_b__h1492;
  tUInt8 DEF_b__h1205;
  tUWide DEF_nextMask__h135305;
  tUWide DEF_x__h168899;
  tUWide DEF_nextMask__h134046;
  tUWide DEF_x__h164379;
  tUWide DEF_nextMask__h131829;
  tUWide DEF_x__h159848;
  tUWide DEF_nextMask__h54731;
  tUWide DEF_nextStorage__h54730;
  tUWide DEF_nextMask__h53643;
  tUWide DEF_nextMask__h56398;
  tUWide DEF_scemi_fS1OutPortAcks_ifc_rwEnqMask_wget____d942;
  tUWide DEF_scemi_fS1OutPortAcks_ifc_rwEnqData_wget____d932;
  tUWide DEF_scemi_fS2MsgOut_ifc_rwEnqMask_wget____d1262;
  tUWide DEF_scemi_fS2MsgOut_ifc_rwEnqData_wget____d1254;
  tUWide DEF_scemi_fS1MsgOut_ifc_rwEnqMask_wget____d1225;
  tUWide DEF_scemi_fS1MsgOut_ifc_rwEnqData_wget____d1217;
  tUWide DEF_scemi_fFromContinueBeat_ifc_rwEnqMask_wget____d1188;
  tUWide DEF_scemi_fFromContinueBeat_ifc_rwEnqData_wget____d1180;
  tUWide DEF_scemi_fToContinueBeat_ifc_rwEnqMask_wget____d901;
  tUWide DEF_scemi_fToContinueBeat_ifc_rwEnqData_wget____d893;
  tUWide DEF_scemi_fFromBridgeBeat_ifc_rwEnqMask_wget____d864;
  tUWide DEF_scemi_fFromBridgeBeat_ifc_rwEnqData_wget____d856;
  tUWide DEF_scemi_setkey_res_fifo_first____d678;
  tUWide DEF_ab__h189045;
  tUInt32 DEF_b__h191837;
  tUInt32 DEF_b__h191851;
  tUInt32 DEF_b__h180957;
  tUInt8 DEF_scemi_rS1OutMsgSize___d1569;
  tUInt8 DEF_scemi_lrS1PendingRequests_4__h180378;
  tUInt8 DEF_scemi_lrS1PendingRequests_3__h180206;
  tUInt8 DEF_scemi_lrS1PendingRequests_2__h180046;
  tUInt8 DEF_scemi_lrS1PendingRequests_1__h179898;
  tUInt8 DEF_scemi_lrS1PendingRequests__h179762;
  tUInt8 DEF_scemi_bridge_fOutgoingData_notEmpty____d1646;
  tUWide DEF_x__h88022;
  tUWide DEF_scemi_setkey_inport_dataF_rv_port1__read__67_B_ETC___d672;
  tUInt32 DEF_x__h176039;
  tUInt32 DEF_x__h174172;
  tUInt32 DEF_x__h172305;
  tUInt32 DEF_value__h66463;
  tUInt32 DEF_value_BITS_25_TO_16___h98510;
  tUInt32 DEF_scemi_fFromBridgeBeat_ifc_rStorage_46_BITS_9_TO_0___d1025;
  tUInt8 DEF_scemi_fFromBridgeBeat_ifc_rStorage_46_BIT_26___d1027;
  tUInt8 DEF_scemi_fFromBridgeBeat_ifc_rStorage_46_BIT_10___d1026;
  tUInt32 DEF__1_SL_IF_scemi_fFromBridgeBeat_ifc_rStorage_46__ETC___d1043;
  tUInt8 DEF_x__h205083;
  tUWide DEF_x__h135337;
  tUWide DEF_nextStorage__h135317;
  tUWide DEF_x__h135754;
  tUWide DEF_nextMask__h135318;
  tUWide DEF_x__h134078;
  tUWide DEF_nextStorage__h134058;
  tUWide DEF_x__h134495;
  tUWide DEF_nextMask__h134059;
  tUWide DEF_x__h131861;
  tUWide DEF_nextStorage__h131841;
  tUWide DEF_x__h132278;
  tUWide DEF_nextMask__h131842;
  tUWide DEF_x__h54763;
  tUWide DEF_nextStorage__h54743;
  tUWide DEF_x__h55180;
  tUWide DEF_nextMask__h54744;
  tUWide DEF_x__h53675;
  tUWide DEF_nextStorage__h53655;
  tUWide DEF_x__h54092;
  tUWide DEF_nextMask__h53656;
  tUWide DEF_x__h56430;
  tUWide DEF_nextStorage__h56410;
  tUWide DEF_x__h56845;
  tUWide DEF_nextMask__h56411;
  tUWide DEF_value__h56633;
  tUWide DEF_value__h56759;
  tUWide DEF_IF_scemi_rS1OutMsgIsCont_568_THEN_184467440737_ETC___d1594;
  tUWide DEF_value__h135668;
  tUWide DEF_value__h135541;
  tUWide DEF_value__h134409;
  tUWide DEF_value__h134282;
  tUWide DEF_value__h132192;
  tUWide DEF_value__h132065;
  tUWide DEF_value__h55094;
  tUWide DEF_value__h54967;
  tUWide DEF_value__h53879;
  tUWide DEF_value__h54006;
  tUWide DEF_IF_scemi_rS1OutMsgIsCont_568_THEN_2_CONCAT_sce_ETC___d1583;
  tUWide DEF__2_CONCAT_scemi_rS1BitsRem_574_PLUS_IF_scemi_rS_ETC___d1580;
  tUWide DEF_scemi_rS1CycleStamp_581_CONCAT_2_CONCAT_scemi__ETC___d1582;
  tUInt8 DEF_scemi_clockGenerators_clock_gens_counters_coun_ETC___d780;
  tUInt32 DEF_value__h98177;
  tUInt32 DEF_IF_scemi_fFromBridgeBeat_ifc_rStorage_46_BIT_1_ETC___d1032;
  tUInt32 DEF_IF_scemi_fFromBridgeBeat_ifc_rStorage_46_BIT_2_ETC___d1034;
  tUInt8 DEF_scemi_rS1OutMsgSize_569_MINUS_4___d1570;
  tUInt8 DEF_IF_scemi_rOutMsgBytes_284_ULE_4_473_THEN_0_ELS_ETC___d1475;
  tUInt8 DEF_scemi_rOutMsgBytes_284_ULE_4___d1473;
  tUInt8 DEF_IF_scemi_rInMsgBytes_79_ULE_4_020_THEN_0_ELSE__ETC___d1080;
  tUInt8 DEF_scemi_rInMsgBytes_79_ULE_4___d1020;
  tUInt8 DEF_value__h96885;
  tUWide DEF_x__h135667;
  tUWide DEF_x__h135540;
  tUWide DEF_x__h134408;
  tUWide DEF_x__h134281;
  tUWide DEF_x__h132191;
  tUWide DEF_x__h132064;
  tUWide DEF_x__h55093;
  tUWide DEF_x__h54966;
  tUWide DEF_x__h53878;
  tUWide DEF_x__h54005;
  tUWide DEF_x__h56632;
  tUWide DEF_x__h56758;
  tUWide DEF_x__h97221;
  tUWide DEF_bitmask__h96851;
  tUWide DEF_IF_1_SL_IF_scemi_fFromBridgeBeat_ifc_rStorage__ETC___d1073;
  tUWide DEF_x__h205324;
  tUWide DEF_x__h65389;
  tUWide DEF_x__h57293;
  tUWide DEF__0_CONCAT_scemi_bridge_rBeatFromTCP_2___d13;
  tUWide DEF__0_CONCAT_scemi_bridge_fIncomingData_first__3___d34;
  tUWide DEF_x__h181730;
  tUWide DEF__1048576_CONCAT_scemi_rS1RequestedPort_516_532__ETC___d1533;
  tUWide DEF_IF_scemi_rS1OutMsgIsCont_568_THEN_2_CONCAT_sce_ETC___d1593;
  tUWide DEF_IF_scemi_rS1OutMsgIsCont_568_THEN_2_CONCAT_sce_ETC___d1592;
  tUWide DEF_IF_1_SL_IF_scemi_fFromBridgeBeat_ifc_rStorage__ETC___d1068;
  tUWide DEF__1048576_CONCAT_scemi_rS1RequestedPort_516___d1532;
  tUWide DEF_IF_scemi_rS1OutMsgIsCont_568_THEN_2_CONCAT_sce_ETC___d1591;
  tUWide DEF_IF_1_SL_IF_scemi_fFromBridgeBeat_ifc_rStorage__ETC___d1063;
  tUWide DEF__1_CONCAT_scemi_setkey_inport_scemiInportBeats__ETC___d666;
  tUWide DEF_scemi_setkey_inport_scemiInportBeats_3_crossed_ETC___d664;
  tUWide DEF__0_CONCAT_DONTCARE___d671;
  tUWide DEF_IF_scemi_rS1OutMsgIsCont_568_THEN_2_CONCAT_sce_ETC___d1585;
  tUWide DEF_scemi_init_state_cycle_stamp_crossed__72_CONCAT_3___d774;
  tUWide DEF_scemi_init_state_cycle_stamp_crossed__72_CONCAT_2___d591;
  tUWide DEF_scemi_init_state_cycle_stamp_crossed__72_CONCAT_1___d478;
  tUWide DEF_scemi_init_state_cycle_stamp_crossed__72_CONCAT_0___d326;
  tUInt8 DEF_b__h96884;
  tUInt8 DEF__0_CONCAT_DONTCARE___d440;
  tUInt8 DEF_NOT_scemi_rInMsgBytes_79_ULE_4_020___d1021;
  tUInt8 DEF_NOT_scemi_rOutMsgBytes_284_ULE_4_473___d1476;
  tUWide DEF_nextMask__h135310;
  tUWide DEF_nextStorage__h135309;
  tUWide DEF_nextMask__h134051;
  tUWide DEF_nextStorage__h134050;
  tUWide DEF_nextMask__h131834;
  tUWide DEF_nextStorage__h131833;
  tUWide DEF_nextMask__h54736;
  tUWide DEF_nextStorage__h54735;
  tUWide DEF_nextStorage__h53647;
  tUWide DEF_nextMask__h53648;
  tUWide DEF_nextStorage__h56402;
  tUWide DEF_nextMask__h56403;
  tUWide DEF_enqMask__h135316;
  tUWide DEF_enqData__h135315;
  tUWide DEF_enqMask__h134057;
  tUWide DEF_enqData__h134056;
  tUWide DEF_enqMask__h131840;
  tUWide DEF_enqData__h131839;
  tUWide DEF_enqMask__h54742;
  tUWide DEF_enqData__h54741;
  tUWide DEF_enqData__h53653;
  tUWide DEF_enqMask__h53654;
  tUWide DEF_enqData__h56408;
  tUWide DEF_enqMask__h56409;
  tUWide DEF_x__h135377;
  tUWide DEF_y__h135378;
  tUWide DEF_x__h134118;
  tUWide DEF_y__h134119;
  tUWide DEF_x__h131901;
  tUWide DEF_y__h131902;
  tUWide DEF_x__h54803;
  tUWide DEF_y__h54804;
  tUWide DEF_x__h53715;
  tUWide DEF_y__h53716;
  tUWide DEF_x__h56470;
  tUWide DEF_y__h56471;
  tUInt64 DEF_scemi_init_state_cycle_stamp_crossed__72_PLUS__ETC___d178;
 
 /* Rules */
 public:
  void RL_scemi_bridge_inReset_isResetAssertedUpdate();
  void RL_scemi_bridge_recv_beat_from_tcp();
  void RL_scemi_bridge_process_outgoing_data_beat();
  void RL_scemi_bridge_drive_outgoing_data();
  void RL_scemi_bridge_process_incoming_data_beat();
  void RL_scemi_bridge_send_beat_to_tcp();
  void RL_scemi_bridge_close_socket();
  void RL_scemi_open_port();
  void RL_scemi_toggle_uclock();
  void RL_scemi_init_state_track_reset();
  void RL_scemi_settabledut_dut_prb_control_data_out_initiate_reset_sequence();
  void RL_scemi_settabledut_dut_prb_control_data_out_complete_reset_sequence();
  void RL_scemi_settabledut_dut_prb_control_data_out_update_count();
  void RL_scemi_settabledut_dut_prb_control_data_out_handle_scemi_reset();
  void RL_scemi_settabledut_dut_prb_control_control_in_initiate_reset_sequence();
  void RL_scemi_settabledut_dut_prb_control_control_in_complete_reset_sequence();
  void RL_scemi_settabledut_dut_prb_control_control_in_handle_scemi_reset();
  void RL_scemi_settabledut_dut_prb_control_control_in_update_remaining();
  void RL_scemi_settabledut_softrst_req_inport_initiate_reset_sequence();
  void RL_scemi_settabledut_softrst_req_inport_complete_reset_sequence();
  void RL_scemi_settabledut_softrst_req_inport_handle_scemi_reset();
  void RL_scemi_settabledut_softrst_req_inport_update_remaining();
  void RL_scemi_settabledut_softrst_resp_outport_initiate_reset_sequence();
  void RL_scemi_settabledut_softrst_resp_outport_complete_reset_sequence();
  void RL_scemi_settabledut_softrst_resp_outport_update_count();
  void RL_scemi_settabledut_softrst_resp_outport_handle_scemi_reset();
  void RL_scemi_processor_req_inport_initiate_reset_sequence();
  void RL_scemi_processor_req_inport_complete_reset_sequence();
  void RL_scemi_processor_req_inport_handle_scemi_reset();
  void RL_scemi_processor_req_inport_update_remaining();
  void RL_scemi_processor_resp_outport_initiate_reset_sequence();
  void RL_scemi_processor_resp_outport_complete_reset_sequence();
  void RL_scemi_processor_resp_outport_update_count();
  void RL_scemi_processor_resp_outport_handle_scemi_reset();
  void RL_scemi_setkey_inport_initiate_reset_sequence();
  void RL_scemi_setkey_inport_complete_reset_sequence();
  void RL_scemi_setkey_inport_handle_scemi_reset();
  void RL_scemi_setkey_inport_update_remaining();
  void RL_scemi_shutdown_ctrl_in_initiate_reset_sequence();
  void RL_scemi_shutdown_ctrl_in_complete_reset_sequence();
  void RL_scemi_shutdown_ctrl_in_handle_scemi_reset();
  void RL_scemi_shutdown_ctrl_in_update_remaining();
  void RL_scemi_shutdown_ctrl_out_initiate_reset_sequence();
  void RL_scemi_shutdown_ctrl_out_complete_reset_sequence();
  void RL_scemi_shutdown_ctrl_out_update_count();
  void RL_scemi_shutdown_ctrl_out_handle_scemi_reset();
  void RL_scemi_clockGenerators_clock_gens_counters_incr();
  void RL_scemi_clockGenerators_clock_gens_counters_do_stall();
  void RL_scemi_clockGenerators_clock_gens_tick_clock();
  void RL_scemi_clockGenerators_clock_gens_manage_reset();
  void RL_scemi_clockGenerators_clock_gens_do_stall_scemi();
  void RL_scemi_clockGenerators_clock_gens_update_stalled();
  void RL_scemi_clockGenerators_handle_reset();
  void RL_scemi_clockGenerators_one_to_one_cclock_incr();
  void RL_scemi_clockGenerators_track_reset();
  void RL_scemi_clockGenerators_stall_one_to_one_cclock();
  void RL_scemi_clockGenerators_incr_cycle_stamp();
  void RL_scemi_fFromBridgeBeat_ifc_update();
  void RL_scemi_fToContinueBeat_ifc_update();
  void RL_scemi_fS1OutPortAcks_ifc_update();
  void RL_scemi_msg_sink_noc_active_receive_beat_from_bridge();
  void RL_scemi_msg_sink_noc_active_decode_noc_header_4bpb();
  void RL_scemi_msg_sink_noc_active_scemi1_decode_scemi_header();
  void RL_scemi_msg_sink_noc_active_scemi1_process_inport_data();
  void RL_scemi_msg_sink_noc_active_scemi1_process_outport_ack_4bpb();
  void RL_scemi_msg_sink_noc_active_scemi1_disregard_packet();
  void RL_scemi_msg_sink_noc_active_execute_outport_acks();
  void RL_scemi_msg_sink_noc_active_scemi2_decode_scemi_header_4bpb();
  void RL_scemi_msg_sink_noc_active_scemi2_disregard_packet();
  void RL_scemi_msg_sink_noc_active_other_process_other_data();
  void RL_scemi_fFromContinueBeat_ifc_update();
  void RL_scemi_fS1MsgOut_ifc_update();
  void RL_scemi_fS2MsgOut_ifc_update();
  void RL_scemi_msg_source_noc_active_transmit_beat_to_bridge();
  void RL_scemi_msg_source_noc_active_move_to_next_output_beat();
  void RL_scemi_msg_source_noc_active_arbitrate_transmit_messages();
  void RL_scemi_msg_source_noc_active_dispatch_next_granted_other();
  void RL_scemi_msg_source_noc_active_dispatch_next_granted_scemi1();
  void RL_scemi_msg_source_noc_active_dispatch_next_granted_scemi2();
  void RL_scemi_msg_source_noc_active_continue_other();
  void RL_scemi_msg_source_noc_active_continue_scemi1();
  void RL_scemi_msg_source_noc_active_continue_scemi2();
  void RL_scemi_msg_source_noc_active_inports_load_new_request_group();
  void RL_scemi_msg_source_noc_active_inports_shift_new_request_vector();
  void RL_scemi_msg_source_noc_active_inports_accumulate_pending_requests();
  void RL_scemi_msg_source_noc_active_inports_start_next_request();
  void RL_scemi_msg_source_noc_active_inports_send_request_message();
  void RL_scemi_msg_source_noc_active_outports_start_data_message();
  void RL_scemi_msg_source_noc_active_outports_send_data_message_header();
  void RL_scemi_msg_source_noc_active_outports_send_data_message_data();
  void RL_scemi_swap_scemi1_outport_grant();
  void RL_scemi_connect_src_rdy();
  void RL_scemi_connect_dst_rdy();
  void RL_scemi_connect_data();
  void RL_scemi_1_connect_src_rdy();
  void RL_scemi_1_connect_dst_rdy();
  void RL_scemi_1_connect_data();
  void RL_scemi_send_whatever();
  void RL_scemi_1_always_accept_beat();
  void RL_scemi_settabledut_dut_prb_control_data_out_deassert_after_reset();
  void RL_scemi_settabledut_dut_prb_control_data_out_detect_scemi_reset();
  void RL_scemi_settabledut_dut_prb_control_data_out_detect_end_of_scemi_reset();
  void RL_scemi_settabledut_dut_prb_control_data_out_pok_mkConnectionVtoAf();
  void RL_scemi_settabledut_dut_prb_control_data_out_setOK();
  void RL_scemi_settabledut_dut_prb_control_control_in_deassert_after_reset();
  void RL_scemi_settabledut_dut_prb_control_control_in_detect_scemi_reset();
  void RL_scemi_settabledut_dut_prb_control_control_in_detect_end_of_scemi_reset();
  void RL_scemi_settabledut_dut_prb_control_control_in_first_request();
  void RL_scemi_settabledut_dut_prb_control_control_in_data_ready();
  void RL_scemi_settabledut_dut_prb_control_control_in_read_complete();
  void RL_scemi_settabledut_dut_prb_control_control_in_port_reset();
  void RL_scemi_settabledut_dut_prb_control_control_in_receive_ready();
  void RL_scemi_settabledut_dut_prb_control_control_in_receive();
  void RL_scemi_settabledut_dut_prb_control_setSample();
  void RL_scemi_settabledut_dut_prb_control_flagSample();
  void RL_scemi_settabledut_dut_prb_control_unsetFlag();
  void RL_scemi_settabledut_dut_prb_control_send_en();
  void RL_scemi_settabledut_dut_prb_control_requestInput();
  void RL_scemi_settabledut_dut_prb_control_receiveControl();
  void RL_scemi_settabledut_dut_prb_control_prb_str_recv_doEnq();
  void RL_scemi_settabledut_dut_prb_control_receiveTrigger();
  void RL_scemi_settabledut_dut_prb_control_receiveFirstData();
  void RL_scemi_settabledut_dut_prb_control_receiveMoreData();
  void RL_scemi_settabledut_dut_prb_control_respondToPing();
  void RL_scemi_settabledut_dut_prb_control_sendAck();
  void RL_scemi_settabledut_dut_prb_control_dutclkctrl_pconnect_mkConnectionVtoAf();
  void RL_scemi_settabledut_dut_prb_control_dutclkctrl_nconnect_mkConnectionVtoAf();
  void RL_scemi_settabledut_softrst_req_inport_deassert_after_reset();
  void RL_scemi_settabledut_softrst_req_inport_detect_scemi_reset();
  void RL_scemi_settabledut_softrst_req_inport_detect_end_of_scemi_reset();
  void RL_scemi_settabledut_softrst_req_inport_first_request();
  void RL_scemi_settabledut_softrst_req_inport_data_ready();
  void RL_scemi_settabledut_softrst_req_inport_read_complete();
  void RL_scemi_settabledut_softrst_req_inport_port_reset();
  void RL_scemi_settabledut_softrst_req_inport_receive_ready();
  void RL_scemi_settabledut_softrst_req_inport_receive();
  void RL_scemi_settabledut_softrst_req_connect_res_mkConnectionGetPut();
  void RL_scemi_settabledut_softrst_req_request();
  void RL_scemi_settabledut_softrst_resp_outport_deassert_after_reset();
  void RL_scemi_settabledut_softrst_resp_outport_detect_scemi_reset();
  void RL_scemi_settabledut_softrst_resp_outport_detect_end_of_scemi_reset();
  void RL_scemi_settabledut_softrst_resp_outport_pok_mkConnectionVtoAf();
  void RL_scemi_settabledut_softrst_resp_outport_setOK();
  void RL_scemi_settabledut_softrst_resp_connect_res_mkConnectionGetPut();
  void RL_scemi_processor_req_inport_deassert_after_reset();
  void RL_scemi_processor_req_inport_detect_scemi_reset();
  void RL_scemi_processor_req_inport_detect_end_of_scemi_reset();
  void RL_scemi_processor_req_inport_first_request();
  void RL_scemi_processor_req_inport_data_ready();
  void RL_scemi_processor_req_inport_read_complete();
  void RL_scemi_processor_req_inport_port_reset();
  void RL_scemi_processor_req_inport_receive_ready();
  void RL_scemi_processor_req_inport_receive();
  void RL_scemi_processor_req_connect_res_mkConnectionGetPut();
  void RL_scemi_processor_req_request();
  void RL_scemi_processor_resp_outport_deassert_after_reset();
  void RL_scemi_processor_resp_outport_detect_scemi_reset();
  void RL_scemi_processor_resp_outport_detect_end_of_scemi_reset();
  void RL_scemi_processor_resp_outport_pok_mkConnectionVtoAf();
  void RL_scemi_processor_resp_outport_setOK();
  void RL_scemi_processor_resp_connect_res_mkConnectionGetPut();
  void RL_scemi_setkey_inport_deassert_after_reset();
  void RL_scemi_setkey_inport_detect_scemi_reset();
  void RL_scemi_setkey_inport_detect_end_of_scemi_reset();
  void RL_scemi_setkey_inport_first_request();
  void RL_scemi_setkey_inport_data_ready();
  void RL_scemi_setkey_inport_read_complete();
  void RL_scemi_setkey_inport_port_reset();
  void RL_scemi_setkey_inport_receive_ready();
  void RL_scemi_setkey_inport_receive();
  void RL_scemi_setkey_connect_res_mkConnectionGetPut();
  void RL_scemi_setkey_request();
  void RL_scemi_shutdown_ctrl_in_deassert_after_reset();
  void RL_scemi_shutdown_ctrl_in_detect_scemi_reset();
  void RL_scemi_shutdown_ctrl_in_detect_end_of_scemi_reset();
  void RL_scemi_shutdown_ctrl_in_first_request();
  void RL_scemi_shutdown_ctrl_in_data_ready();
  void RL_scemi_shutdown_ctrl_in_read_complete();
  void RL_scemi_shutdown_ctrl_in_port_reset();
  void RL_scemi_shutdown_ctrl_in_receive_ready();
  void RL_scemi_shutdown_ctrl_in_receive();
  void RL_scemi_shutdown_ctrl_out_deassert_after_reset();
  void RL_scemi_shutdown_ctrl_out_detect_scemi_reset();
  void RL_scemi_shutdown_ctrl_out_detect_end_of_scemi_reset();
  void RL_scemi_shutdown_ctrl_out_pok_mkConnectionVtoAf();
  void RL_scemi_shutdown_ctrl_out_setOK();
  void RL_scemi_shutdown_request();
  void RL_scemi_shutdown_ack();
  void RL_scemi_shutdown_shutdown();
  void RL_scemi_clockGenerators_clock_gens_is_allowed_sync_clock_domain_crossing();
  void RL_scemi_clockGenerators_clock_gens_do_ticks();
  void RL_scemi_scan_output_ports();
  void RL_scemi_rstgen_trigger();
  void RL_scemi_settabledut_dut_dutIfc_donerest();
  void RL_scemi_settabledut_softrst_req_connect_put_mkConnectionGetPut();
  void RL_scemi_settabledut_softrst_resp_connect_get_mkConnectionGetPut();
  void RL_scemi_processor_req_connect_put_mkConnectionGetPut();
  void RL_scemi_processor_resp_connect_get_mkConnectionGetPut();
  void RL_scemi_setkey_connect_put_mkConnectionGetPut();
  void RL_scemi_clk_port_scemi_rstgen_trigger();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_scemi_shutdown_ctrl_out_nocResetUClock$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_shutdown_ctrl_in_nocResetUClock$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_setkey_inport_nocResetUClock$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_processor_resp_outport_nocResetUClock$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_processor_req_inport_nocResetUClock$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_settabledut_softrst_resp_outport_nocResetUClock$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_settabledut_softrst_req_inport_nocResetUClock$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_settabledut_dut_dutIfc_myrst$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_settabledut_dut_prb_control_control_in_nocResetUClock$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_settabledut_dut_prb_control_data_out_nocResetUClock$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_clk_port_scemi_rstgen_final_reset$RST_OUT(tUInt8 ARG_rst_in);
  void reset_scemi_clk_port_scemi_rstgen_rstgen$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_clk_port_scemi_rstgen_inv_rstgen$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_clk_port_scemi_rstgen_inv_rstn$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_rstgen_final_reset$RST_OUT(tUInt8 ARG_rst_in);
  void reset_scemi_rstgen_rstgen$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_rstgen_inv_rstgen$OUT_RST(tUInt8 ARG_rst_in);
  void reset_scemi_rstgen_inv_rstn$OUT_RST(tUInt8 ARG_rst_in);
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
  static void static_reset_scemi_shutdown_ctrl_out_nocResetUClock$OUT_RST(void *my_this,
									  tUInt8 ARG_rst_in);
  static void static_reset_scemi_shutdown_ctrl_in_nocResetUClock$OUT_RST(void *my_this,
									 tUInt8 ARG_rst_in);
  static void static_reset_scemi_setkey_inport_nocResetUClock$OUT_RST(void *my_this,
								      tUInt8 ARG_rst_in);
  static void static_reset_scemi_processor_resp_outport_nocResetUClock$OUT_RST(void *my_this,
									       tUInt8 ARG_rst_in);
  static void static_reset_scemi_processor_req_inport_nocResetUClock$OUT_RST(void *my_this,
									     tUInt8 ARG_rst_in);
  static void static_reset_scemi_settabledut_softrst_resp_outport_nocResetUClock$OUT_RST(void *my_this,
											 tUInt8 ARG_rst_in);
  static void static_reset_scemi_settabledut_softrst_req_inport_nocResetUClock$OUT_RST(void *my_this,
										       tUInt8 ARG_rst_in);
  static void static_reset_scemi_settabledut_dut_dutIfc_myrst$OUT_RST(void *my_this,
								      tUInt8 ARG_rst_in);
  static void static_reset_scemi_settabledut_dut_prb_control_control_in_nocResetUClock$OUT_RST(void *my_this,
											       tUInt8 ARG_rst_in);
  static void static_reset_scemi_settabledut_dut_prb_control_data_out_nocResetUClock$OUT_RST(void *my_this,
											     tUInt8 ARG_rst_in);
  static void static_reset_scemi_clk_port_scemi_rstgen_final_reset$RST_OUT(void *my_this,
									   tUInt8 ARG_rst_in);
  static void static_reset_scemi_clk_port_scemi_rstgen_rstgen$OUT_RST(void *my_this,
								      tUInt8 ARG_rst_in);
  static void static_reset_scemi_clk_port_scemi_rstgen_inv_rstgen$OUT_RST(void *my_this,
									  tUInt8 ARG_rst_in);
  static void static_reset_scemi_clk_port_scemi_rstgen_inv_rstn$OUT_RST(void *my_this,
									tUInt8 ARG_rst_in);
  static void static_reset_scemi_rstgen_final_reset$RST_OUT(void *my_this, tUInt8 ARG_rst_in);
  static void static_reset_scemi_rstgen_rstgen$OUT_RST(void *my_this, tUInt8 ARG_rst_in);
  static void static_reset_scemi_rstgen_inv_rstgen$OUT_RST(void *my_this, tUInt8 ARG_rst_in);
  static void static_reset_scemi_rstgen_inv_rstn$OUT_RST(void *my_this, tUInt8 ARG_rst_in);
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
  void set_clk_1(char const *s);
  void set_clk_2(char const *s);
  void set_clk_3(char const *s);
  void set_clk_4(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkBridge &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkBridge &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkBridge &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkBridge &backing);
};

#endif /* ifndef __mkBridge_h__ */
