Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bb764b6ecc894adc88b1d8e502473361 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_main_program_behav xil_defaultlib.tb_main_program -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'main_unit' remains a black box since it has no binding entity [C:/Users/Dell/Desktop/HDLLL/HDL_Project/HDL_Project/HDL_Project.srcs/sim_1/new/tb_main_program.vhd:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.tb_main_program
Built simulation snapshot tb_main_program_behav
