
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.898362                       # Number of seconds simulated
sim_ticks                                898361903500                       # Number of ticks simulated
final_tick                               898361903500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 128969                       # Simulator instruction rate (inst/s)
host_op_rate                                   128969                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              115861094                       # Simulator tick rate (ticks/s)
host_mem_usage                                 709752                       # Number of bytes of host memory used
host_seconds                                  7753.78                       # Real time elapsed on the host
sim_insts                                  1000000000                       # Number of instructions simulated
sim_ops                                    1000000000                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           38592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       652008000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          652046592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        38592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         38592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    224615040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       224615040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         10187625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10188228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       3509610                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3509610                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              42958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          725774320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             725817279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         42958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            42958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       250027343                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            250027343                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       250027343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             42958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         725774320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            975844622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    10188228                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3509610                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10188228                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3509610                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              648637760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3408832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               223382848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               652046592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            224615040                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  53263                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 19222                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            617823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            635703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            654007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            667383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            646125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            627490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            632566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            647606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            617572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            628615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           640655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           653188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           627363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           633923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           597054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           607892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            220932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            219965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            224058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            223963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            228655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            217149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            213222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            215698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            211238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            216296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           213771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           213771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           216524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           221566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           214956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           218593                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  898361798000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              10188228                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3509610                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7853527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1153943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  698575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  428917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  72823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 110571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 136284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 210480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 226409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 244638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 280956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 261303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 258255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 253881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 252777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 246226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 234144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 228125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 228645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 232942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7879022                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    110.676112                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    83.424753                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   145.666144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      6093123     77.33%     77.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1205295     15.30%     92.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       224098      2.84%     95.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        71936      0.91%     96.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        54717      0.69%     97.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       103708      1.32%     98.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12739      0.16%     98.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7700      0.10%     98.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       105706      1.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7879022                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       217632                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.568607                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.152673                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4173.267005                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535       217628    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-131071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::786432-851967            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::983040-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.44179e+06-1.50733e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        217632                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       217632                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.037885                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.035556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.286556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           213361     98.04%     98.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1048      0.48%     98.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2661      1.22%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              418      0.19%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              109      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               25      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        217632                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 215278649000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            405309242750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                50674825000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     21241.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39991.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       722.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       248.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    725.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    250.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.93                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  4631873                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1114412                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                31.93                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      65584.20                       # Average gap between requests
system.mem_ctrls.pageHitRate                    42.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     3701054000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     29998020000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    864655373250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.throughput                    975844622                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq             7651505                       # Transaction distribution
system.membus.trans_dist::ReadResp            7651505                       # Transaction distribution
system.membus.trans_dist::Writeback           3509610                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2536723                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2536723                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port     23884860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               23886066                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        38592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    876623040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total           876661632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus              876661632                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy         44707280500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5656999                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        95954813000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             10.7                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.branchPred.lookups               127305499                       # Number of BP lookups
system.cpu.branchPred.condPredicted         119828109                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          17784324                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    4762                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                    199358286                       # DTB read hits
system.cpu.dtb.read_misses                    3132733                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                202491019                       # DTB read accesses
system.cpu.dtb.write_hits                    21460835                       # DTB write hits
system.cpu.dtb.write_misses                   1979055                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                23439890                       # DTB write accesses
system.cpu.dtb.data_hits                    220819121                       # DTB hits
system.cpu.dtb.data_misses                    5111788                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                225930909                       # DTB accesses
system.cpu.itb.fetch_hits                    75841423                       # ITB hits
system.cpu.itb.fetch_misses                        35                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                75841458                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   28                       # Number of system calls
system.cpu.numCycles                       1796723808                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.branch_predictor.predictedTaken     18143026                       # Number of Branches Predicted As Taken (True).
system.cpu.branch_predictor.predictedNotTaken    109162473                       # Number of Branches Predicted As Not Taken (False).
system.cpu.regfile_manager.intRegFileReads    844615092                       # Number of Reads from Int. Register File
system.cpu.regfile_manager.intRegFileWrites    857627964                       # Number of Writes to Int. Register File
system.cpu.regfile_manager.intRegFileAccesses   1702243056                       # Total Accesses (Read+Write) to the Int. Register File
system.cpu.regfile_manager.floatRegFileReads           65                       # Number of Reads from FP Register File
system.cpu.regfile_manager.floatRegFileWrites           22                       # Number of Writes to FP Register File
system.cpu.regfile_manager.floatRegFileAccesses           87                       # Total Accesses (Read+Write) to the FP Register File
system.cpu.regfile_manager.regForwards      601782517                       # Number of Registers Read Through Forwarding Logic
system.cpu.agen_unit.agens                  229613668                       # Number of Address Generations
system.cpu.execution_unit.predictedTakenIncorrect       478328                       # Number of Branches Incorrectly Predicted As Taken.
system.cpu.execution_unit.predictedNotTakenIncorrect     12194126                       # Number of Branches Incorrectly Predicted As Not Taken).
system.cpu.execution_unit.mispredicted       12672454                       # Number of Branches Incorrectly Predicted
system.cpu.execution_unit.predicted         103882659                       # Number of Branches Incorrectly Predicted
system.cpu.execution_unit.mispredictPct     10.872499                       # Percentage of Incorrect Branches Predicts
system.cpu.execution_unit.executions        785391351                       # Number of Instructions Executed.
system.cpu.mult_div_unit.multiplies             64732                       # Number of Multipy Operations Executed
system.cpu.mult_div_unit.divides                    0                       # Number of Divide Operations Executed
system.cpu.contextSwitches                          1                       # Number of context switches
system.cpu.threadCycles                     952485118                       # Total Number of Cycles A Thread Was Active in CPU (Per-Thread)
system.cpu.smtCycles                                0                       # Total number of cycles that the CPU was in SMT-mode
system.cpu.timesIdled                         9252926                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                      1025294205                       # Number of cycles cpu's stages were not processed
system.cpu.runCycles                        771429603                       # Number of cycles cpu stages are processed.
system.cpu.activity                         42.935347                       # Percentage of cycles cpu is active
system.cpu.comLoads                         198093266                       # Number of Load instructions committed
system.cpu.comStores                         21460488                       # Number of Store instructions committed
system.cpu.comBranches                      115232788                       # Number of Branches instructions committed
system.cpu.comNops                            5675682                       # Number of Nop instructions committed
system.cpu.comNonSpec                              28                       # Number of Non-Speculative instructions committed
system.cpu.comInts                          659537639                       # Number of Integer instructions committed
system.cpu.comFloats                               14                       # Number of Floating Point instructions committed
system.cpu.committedInsts                  1000000000                       # Number of Instructions committed (Per-Thread)
system.cpu.committedOps                    1000000000                       # Number of Ops committed (Per-Thread)
system.cpu.smtCommittedInsts                        0                       # Number of SMT Instructions committed (Per-Thread)
system.cpu.committedInsts_total            1000000000                       # Number of Instructions committed (Total)
system.cpu.cpi                               1.796724                       # CPI: Cycles Per Instruction (Per-Thread)
system.cpu.smt_cpi                                nan                       # CPI: Total SMT-CPI
system.cpu.cpi_total                         1.796724                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.556569                       # IPC: Instructions Per Cycle (Per-Thread)
system.cpu.smt_ipc                                nan                       # IPC: Total SMT-IPC
system.cpu.ipc_total                         0.556569                       # IPC: Total IPC of All Threads
system.cpu.stage0.idleCycles               1243694563                       # Number of cycles 0 instructions are processed.
system.cpu.stage0.runCycles                 553029245                       # Number of cycles 1+ instructions are processed.
system.cpu.stage0.utilization               30.779870                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage1.idleCycles               1277581011                       # Number of cycles 0 instructions are processed.
system.cpu.stage1.runCycles                 519142797                       # Number of cycles 1+ instructions are processed.
system.cpu.stage1.utilization               28.893856                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage2.idleCycles               1204073289                       # Number of cycles 0 instructions are processed.
system.cpu.stage2.runCycles                 592650519                       # Number of cycles 1+ instructions are processed.
system.cpu.stage2.utilization               32.985065                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage3.idleCycles               1659911804                       # Number of cycles 0 instructions are processed.
system.cpu.stage3.runCycles                 136812004                       # Number of cycles 1+ instructions are processed.
system.cpu.stage3.utilization                7.614526                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage4.idleCycles               1202852724                       # Number of cycles 0 instructions are processed.
system.cpu.stage4.runCycles                 593871084                       # Number of cycles 1+ instructions are processed.
system.cpu.stage4.utilization               33.052998                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.icache.tags.replacements               179                       # number of replacements
system.cpu.icache.tags.tagsinuse           415.992131                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            75840701                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               603                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          125772.306799                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   415.992131                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.812485                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.812485                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          424                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          424                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         151683449                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        151683449                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     75840701                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        75840701                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      75840701                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         75840701                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     75840701                       # number of overall hits
system.cpu.icache.overall_hits::total        75840701                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          722                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           722                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          722                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            722                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          722                       # number of overall misses
system.cpu.icache.overall_misses::total           722                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     37124749                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37124749                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     37124749                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37124749                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     37124749                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37124749                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     75841423                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     75841423                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     75841423                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     75841423                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     75841423                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     75841423                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 51419.319945                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51419.319945                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 51419.319945                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51419.319945                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 51419.319945                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51419.319945                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          113                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    56.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          119                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          119                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          119                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          119                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          119                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          119                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          603                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          603                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          603                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          603                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          603                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          603                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     30255501                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     30255501                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     30255501                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     30255501                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     30255501                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     30255501                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 50174.960199                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50174.960199                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 50174.960199                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50174.960199                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 50174.960199                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50174.960199                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements          10186601                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.848064                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           209163050                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10187625                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.531090                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         187452000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.848064                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999852                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999852                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          633                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          290                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         449295133                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        449295133                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    190426528                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       190426528                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     18736446                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       18736446                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           36                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           36                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           40                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           40                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     209162974                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        209162974                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    209162974                       # number of overall hits
system.cpu.dcache.overall_hits::total       209162974                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      7666698                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7666698                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      2724002                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2724002                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data     10390700                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10390700                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     10390700                       # number of overall misses
system.cpu.dcache.overall_misses::total      10390700                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 448345026500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 448345026500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 230123448750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 230123448750                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       326750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       326750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 678468475250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 678468475250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 678468475250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 678468475250                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    198093226                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    198093226                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21460448                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21460448                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           40                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           40                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    219553674                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    219553674                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    219553674                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    219553674                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.038702                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038702                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.126931                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.126931                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.047326                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047326                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.047326                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.047326                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 58479.547062                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58479.547062                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 84479.911817                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84479.911817                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 81687.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 81687.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 65295.742852                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65295.742852                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 65295.742852                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65295.742852                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     61989260                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          555                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1606409                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.588716                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    69.375000                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      3509610                       # number of writebacks
system.cpu.dcache.writebacks::total           3509610                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        15715                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        15715                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       187364                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       187364                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       203079                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       203079                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       203079                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       203079                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      7650983                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7650983                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      2536638                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2536638                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     10187621                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10187621                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     10187621                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10187621                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 419748044750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 419748044750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 210638350000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 210638350000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       313750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       313750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 630386394750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 630386394750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 630386394750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 630386394750                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.038623                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.038623                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.118201                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.118201                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.046402                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.046402                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.046402                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.046402                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54861.975873                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54861.975873                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 83038.395703                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83038.395703                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 78437.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78437.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 61877.684177                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61877.684177                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 61877.684177                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61877.684177                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
