Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a027501552cb4364ad0da138265a52f0 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pulpino_nexys_a7_tb_behav xil_defaultlib.pulpino_nexys_a7_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'apb_paddr_i' [/home/student_28/Files/Lab_4/pulpino_students/rtl/peripherals.sv:567]
WARNING: [VRFC 10-5021] port 'cpu_clk_i' is not connected on this instance [/home/student_28/Files/Lab_4/pulpino_students/rtl/core_region.sv:567]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm/xilinx_mmcm.v" Line 68. Module xilinx_mmcm has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/pulpino_nexys_a7_100t/pulpino_nexys_a7_100t.srcs/sources_1/ip/xilinx_mmcm/xilinx_mmcm_clk_wiz.v" Line 68. Module xilinx_mmcm_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/IBUF.v" Line 29. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=10.0,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=20.0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/BUFG.v" Line 27. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2019.2/continuous/2019_11_06_2708876/data/verilog/src/unisims/BUFG.v" Line 27. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/rtl/clk_rst_gen.sv" Line 12. Module clk_rst_gen has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/rtl/components/cluster_clock_mux2.sv" Line 11. Module cluster_clock_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/rtl/components/cluster_clock_gating.sv" Line 11. Module cluster_clock_gating has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/submodules/axi/core2axi/core2axi.sv" Line 16. Module core2axi(AXI4_ID_WIDTH=2,AXI4_USER_WIDTH=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/rtl/axi_slice_wrap.sv" Line 12. Module axi_slice_wrap(AXI_DATA_WIDTH=32,AXI_USER_WIDTH=1,AXI_ID_WIDTH=2)(axi_slave=AXI_BUS(AXI_DATA_WIDTH=32,AXI_ID_WIDTH=2,AXI_USER_WIDTH=1)_Slave,axi_master=AXI_BUS(AXI_DATA_WIDTH=32,AXI_ID_WIDTH=2,AXI_USER_WIDTH=1)_Master) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/submodules/axi/axi_slice/axi_slice.sv" Line 42. Module axi_slice(AXI_DATA_WIDTH=32,AXI_USER_WIDTH=1,AXI_ID_WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/submodules/axi/axi_slice/axi_aw_buffer.sv" Line 41. Module axi_aw_buffer(ID_WIDTH=2,USER_WIDTH=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/rtl/components/generic_fifo.sv" Line 11. Module generic_fifo(DATA_WIDTH=64,DATA_DEPTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/submodules/axi/axi_slice/axi_ar_buffer.sv" Line 41. Module axi_ar_buffer(ID_WIDTH=2,USER_WIDTH=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/rtl/components/generic_fifo.sv" Line 11. Module generic_fifo(DATA_WIDTH=64,DATA_DEPTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/submodules/axi/axi_slice/axi_w_buffer.sv" Line 42. Module axi_w_buffer(DATA_WIDTH=32,USER_WIDTH=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/rtl/components/generic_fifo.sv" Line 11. Module generic_fifo(DATA_WIDTH=38,DATA_DEPTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/submodules/axi/axi_slice/axi_r_buffer.sv" Line 41. Module axi_r_buffer(ID_WIDTH=2,DATA_WIDTH=32,USER_WIDTH=1,BUFFER_DEPTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/rtl/components/generic_fifo.sv" Line 11. Module generic_fifo(DATA_WIDTH=38,DATA_DEPTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/submodules/axi/axi_slice/axi_b_buffer.sv" Line 40. Module axi_b_buffer(ID_WIDTH=2,USER_WIDTH=1,BUFFER_DEPTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/rtl/components/generic_fifo.sv" Line 11. Module generic_fifo(DATA_WIDTH=5,DATA_DEPTH=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/rtl/xilinx_spram.v" Line 7. Module xilinx_spram(RAM_DEPTH=8192,INIT_FILE="test_cipher_emb_text.dat") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/rtl/boot_code.sv" Line 11. Module boot_code has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/submodules/axi/axi_mem_if_DP/axi_mem_if_SP.sv" Line 11. Module axi_mem_if_SP(AXI4_ID_WIDTH=4,AXI4_USER_WIDTH=1,MEM_ADDR_WIDTH=16) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/submodules/axi/axi_slice/axi_aw_buffer.sv" Line 41. Module axi_aw_buffer(USER_WIDTH=1,BUFFER_DEPTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/rtl/components/generic_fifo.sv" Line 11. Module generic_fifo(DATA_WIDTH=66,DATA_DEPTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/submodules/axi/axi_slice/axi_ar_buffer.sv" Line 41. Module axi_ar_buffer(USER_WIDTH=1,BUFFER_DEPTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/rtl/components/generic_fifo.sv" Line 11. Module generic_fifo(DATA_WIDTH=66,DATA_DEPTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/submodules/axi/axi_slice/axi_w_buffer.sv" Line 42. Module axi_w_buffer(DATA_WIDTH=32,USER_WIDTH=1,BUFFER_DEPTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/rtl/components/generic_fifo.sv" Line 11. Module generic_fifo(DATA_WIDTH=38,DATA_DEPTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/submodules/axi/axi_slice/axi_r_buffer.sv" Line 41. Module axi_r_buffer(DATA_WIDTH=32,USER_WIDTH=1,BUFFER_DEPTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/rtl/components/generic_fifo.sv" Line 11. Module generic_fifo(DATA_WIDTH=40,DATA_DEPTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/submodules/axi/axi_slice/axi_b_buffer.sv" Line 40. Module axi_b_buffer(USER_WIDTH=1,BUFFER_DEPTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/rtl/components/generic_fifo.sv" Line 11. Module generic_fifo(DATA_WIDTH=7,DATA_DEPTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/submodules/axi/axi_mem_if_DP/axi_write_only_ctrl.sv" Line 16. Module axi_write_only_ctrl(AXI4_RDATA_WIDTH=32,AXI4_WDATA_WIDTH=32,AXI4_ID_WIDTH=4,AXI4_USER_WIDTH=1,AXI_NUMBYTES=4,MEM_ADDR_WIDTH=16) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/submodules/axi/axi_mem_if_DP/axi_read_only_ctrl.sv" Line 16. Module axi_read_only_ctrl(AXI4_RDATA_WIDTH=32,AXI4_WDATA_WIDTH=32,AXI4_ID_WIDTH=4,AXI4_USER_WIDTH=1,AXI_NUMBYTES=4,MEM_ADDR_WIDTH=16) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/rtl/xilinx_spram.v" Line 7. Module xilinx_spram(RAM_DEPTH=8192,INIT_FILE="test_cipher_emb_data.dat") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/submodules/axi/axi_mem_if_DP/axi_mem_if_SP.sv" Line 11. Module axi_mem_if_SP(AXI4_ID_WIDTH=4,AXI4_USER_WIDTH=1,MEM_ADDR_WIDTH=15) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/submodules/axi/axi_slice/axi_aw_buffer.sv" Line 41. Module axi_aw_buffer(USER_WIDTH=1,BUFFER_DEPTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/rtl/components/generic_fifo.sv" Line 11. Module generic_fifo(DATA_WIDTH=66,DATA_DEPTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/submodules/axi/axi_slice/axi_ar_buffer.sv" Line 41. Module axi_ar_buffer(USER_WIDTH=1,BUFFER_DEPTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/rtl/components/generic_fifo.sv" Line 11. Module generic_fifo(DATA_WIDTH=66,DATA_DEPTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/submodules/axi/axi_slice/axi_w_buffer.sv" Line 42. Module axi_w_buffer(DATA_WIDTH=32,USER_WIDTH=1,BUFFER_DEPTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/rtl/components/generic_fifo.sv" Line 11. Module generic_fifo(DATA_WIDTH=38,DATA_DEPTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/submodules/axi/axi_slice/axi_r_buffer.sv" Line 41. Module axi_r_buffer(DATA_WIDTH=32,USER_WIDTH=1,BUFFER_DEPTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/rtl/components/generic_fifo.sv" Line 11. Module generic_fifo(DATA_WIDTH=40,DATA_DEPTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/submodules/axi/axi_slice/axi_b_buffer.sv" Line 40. Module axi_b_buffer(USER_WIDTH=1,BUFFER_DEPTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/rtl/components/generic_fifo.sv" Line 11. Module generic_fifo(DATA_WIDTH=7,DATA_DEPTH=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/student_28/Files/Lab_4/pulpino_students/submodules/axi/axi_mem_if_DP/axi_write_only_ctrl.sv" Line 16. Module axi_write_only_ctrl(AXI4_RDATA_WIDTH=32,AXI4_WDATA_WIDTH=32,AXI4_ID_WIDTH=4,AXI4_USER_WIDTH=1,AXI_NUMBYTES=4,MEM_ADDR_WIDTH=15) has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.riscv_defines
Compiling package xil_defaultlib.zeroriscy_defines
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.xilinx_mmcm_clk_wiz
Compiling module xil_defaultlib.xilinx_mmcm
Compiling module xil_defaultlib.AXI_BUS(AXI_DATA_WIDTH=32,AXI_ID...
Compiling module xil_defaultlib.AXI_BUS(AXI_DATA_WIDTH=32,AXI_ID...
Compiling module xil_defaultlib.DEBUG_BUS
Compiling module xil_defaultlib.cluster_clock_mux2
Compiling module xil_defaultlib.rstgen
Compiling module xil_defaultlib.clk_rst_gen
Compiling module xil_defaultlib.cluster_clock_gating
Compiling module xil_defaultlib.zeroriscy_fetch_fifo
Compiling module xil_defaultlib.zeroriscy_prefetch_buffer
Compiling module xil_defaultlib.zeroriscy_compressed_decoder
Compiling module xil_defaultlib.zeroriscy_if_stage
Compiling module xil_defaultlib.zeroriscy_register_file_default
Compiling module xil_defaultlib.zeroriscy_decoder
Compiling module xil_defaultlib.zeroriscy_controller_1
Compiling module xil_defaultlib.zeroriscy_int_controller
Compiling module xil_defaultlib.zeroriscy_id_stage
Compiling module xil_defaultlib.zeroriscy_alu
Compiling module xil_defaultlib.zeroriscy_multdiv_fast
Compiling module xil_defaultlib.zeroriscy_ex_block_default
Compiling module xil_defaultlib.zeroriscy_load_store_unit
Compiling module xil_defaultlib.zeroriscy_cs_registers_default
Compiling module xil_defaultlib.zeroriscy_debug_unit
Compiling module xil_defaultlib.zeroriscy_core_default
Compiling module xil_defaultlib.core2axi(AXI4_ID_WIDTH=2,AXI4_US...
Compiling module xil_defaultlib.core2axi_wrap(AXI_USER_WIDTH=1,A...
Compiling module xil_defaultlib.generic_fifo(DATA_WIDTH=64,DATA_...
Compiling module xil_defaultlib.axi_aw_buffer(ID_WIDTH=2,USER_WI...
Compiling module xil_defaultlib.axi_ar_buffer(ID_WIDTH=2,USER_WI...
Compiling module xil_defaultlib.generic_fifo(DATA_WIDTH=38,DATA_...
Compiling module xil_defaultlib.axi_w_buffer(DATA_WIDTH=32,USER_...
Compiling module xil_defaultlib.axi_r_buffer(ID_WIDTH=2,DATA_WID...
Compiling module xil_defaultlib.generic_fifo(DATA_WIDTH=5,DATA_D...
Compiling module xil_defaultlib.axi_b_buffer(ID_WIDTH=2,USER_WID...
Compiling module xil_defaultlib.axi_slice(AXI_DATA_WIDTH=32,AXI_...
Compiling module xil_defaultlib.axi_slice_wrap(AXI_DATA_WIDTH=32...
Compiling module xil_defaultlib.xilinx_spram(RAM_DEPTH=8192,INIT...
Compiling module xil_defaultlib.sp_ram_wrap(INIT_FILE="test_ciph...
Compiling module xil_defaultlib.boot_code
Compiling module xil_defaultlib.boot_rom_wrap
Compiling module xil_defaultlib.instr_ram_wrap(INIT_FILE="test_c...
Compiling module xil_defaultlib.generic_fifo(DATA_WIDTH=66,DATA_...
Compiling module xil_defaultlib.axi_aw_buffer(USER_WIDTH=1,BUFFE...
Compiling module xil_defaultlib.axi_ar_buffer(USER_WIDTH=1,BUFFE...
Compiling module xil_defaultlib.generic_fifo(DATA_WIDTH=38,DATA_...
Compiling module xil_defaultlib.axi_w_buffer(DATA_WIDTH=32,USER_...
Compiling module xil_defaultlib.generic_fifo(DATA_WIDTH=40,DATA_...
Compiling module xil_defaultlib.axi_r_buffer(DATA_WIDTH=32,USER_...
Compiling module xil_defaultlib.generic_fifo(DATA_WIDTH=7,DATA_D...
Compiling module xil_defaultlib.axi_b_buffer(USER_WIDTH=1,BUFFER...
Compiling module xil_defaultlib.axi_write_only_ctrl(AXI4_RDATA_W...
Compiling module xil_defaultlib.axi_read_only_ctrl(AXI4_RDATA_WI...
Compiling module xil_defaultlib.axi_mem_if_SP(AXI4_ID_WIDTH=4,AX...
Compiling module xil_defaultlib.axi_mem_if_SP_wrap(AXI_DATA_WIDT...
Compiling module xil_defaultlib.ram_mux(ADDR_WIDTH=16)
Compiling module xil_defaultlib.xilinx_spram(RAM_DEPTH=8192,INIT...
Compiling module xil_defaultlib.sp_ram_wrap(INIT_FILE="test_ciph...
Compiling module xil_defaultlib.axi_write_only_ctrl(AXI4_RDATA_W...
Compiling module xil_defaultlib.axi_read_only_ctrl(AXI4_RDATA_WI...
Compiling module xil_defaultlib.axi_mem_if_SP(AXI4_ID_WIDTH=4,AX...
Compiling module xil_defaultlib.axi_mem_if_SP_wrap(AXI_DATA_WIDT...
Compiling module xil_defaultlib.ram_mux(ADDR_WIDTH=15)
Compiling module xil_defaultlib.cluster_clock_inverter
Compiling module xil_defaultlib.adbg_tap_top
Compiling module xil_defaultlib.adbg_axi_biu(AXI_DATA_WIDTH=32,A...
Compiling module xil_defaultlib.adbg_crc32
Compiling module xil_defaultlib.adbg_axi_module(AXI_DATA_WIDTH=3...
Compiling module xil_defaultlib.adbg_or1k_status_reg(NB_CORES=1)
Compiling module xil_defaultlib.adbg_or1k_biu(NB_CORES=1)
Compiling module xil_defaultlib.adbg_or1k_module(NB_CORES=1)
Compiling module xil_defaultlib.adbg_top(NB_CORES=1,AXI_DATA_WID...
Compiling module xil_defaultlib.adv_dbg_if(NB_CORES=1,AXI_DATA_W...
Compiling module xil_defaultlib.core_region(AXI_DATA_WIDTH=32,AX...
Compiling module xil_defaultlib.APB_BUS
Compiling module xil_defaultlib.spi_slave_rx
Compiling module xil_defaultlib.pulp_clock_inverter
Compiling module xil_defaultlib.pulp_clock_mux2
Compiling module xil_defaultlib.spi_slave_tx
Compiling module xil_defaultlib.spi_slave_cmd_parser
Compiling module xil_defaultlib.spi_slave_regs
Compiling module xil_defaultlib.spi_slave_controller
Compiling module xil_defaultlib.dc_data_buffer
Compiling module xil_defaultlib.dc_token_ring
Compiling module xil_defaultlib.dc_synchronizer
Compiling module xil_defaultlib.dc_full_detector
Compiling module xil_defaultlib.dc_token_ring_fifo_din(DATA_WIDT...
Compiling module xil_defaultlib.dc_synchronizer(WIDTH=8)
Compiling module xil_defaultlib.dc_token_ring_fifo_dout(DATA_WID...
Compiling module xil_defaultlib.spi_slave_dc_fifo
Compiling module xil_defaultlib.spi_slave_axi_plug(AXI_DATA_WIDT...
Compiling module xil_defaultlib.spi_slave_syncro
Compiling module xil_defaultlib.axi_spi_slave(AXI_DATA_WIDTH=32,...
Compiling module xil_defaultlib.axi_spi_slave_wrap(AXI_DATA_WIDT...
Compiling module xil_defaultlib.generic_fifo(DATA_WIDTH=66,DATA_...
Compiling module xil_defaultlib.axi_aw_buffer(USER_WIDTH=1)
Compiling module xil_defaultlib.axi_ar_buffer(USER_WIDTH=1)
Compiling module xil_defaultlib.generic_fifo(DATA_WIDTH=40,DATA_...
Compiling module xil_defaultlib.axi_r_buffer(DATA_WIDTH=32,USER_...
Compiling module xil_defaultlib.generic_fifo(DATA_WIDTH=7,DATA_D...
Compiling module xil_defaultlib.axi_b_buffer(USER_WIDTH=1,BUFFER...
Compiling module xil_defaultlib.axi2apb32(AXI4_ID_WIDTH=4,AXI4_U...
Compiling module xil_defaultlib.axi2apb_wrap(AXI_USER_WIDTH=1,AX...
Compiling module xil_defaultlib.apb_node(NB_MASTER=10)
Compiling module xil_defaultlib.apb_node_wrap(NB_MASTER=10)
Compiling module xil_defaultlib.periph_bus_wrap_default
Compiling architecture rtl of entity xil_defaultlib.slib_input_sync [slib_input_sync_default]
Compiling architecture rtl of entity xil_defaultlib.slib_input_filter [\slib_input_filter(size=2)\]
Compiling architecture rtl of entity xil_defaultlib.uart_interrupt [uart_interrupt_default]
Compiling architecture rtl of entity xil_defaultlib.slib_edge_detect [slib_edge_detect_default]
Compiling architecture rtl of entity xil_defaultlib.uart_baudgen [uart_baudgen_default]
Compiling architecture rtl of entity xil_defaultlib.slib_clock_div [\slib_clock_div(ratio=8)\]
Compiling architecture rtl of entity xil_defaultlib.slib_fifo [slib_fifo_default]
Compiling architecture rtl of entity xil_defaultlib.slib_fifo [\slib_fifo(width=11)\]
Compiling architecture rtl of entity xil_defaultlib.uart_transmitter [uart_transmitter_default]
Compiling architecture rtl of entity xil_defaultlib.slib_counter [slib_counter_default]
Compiling architecture rtl of entity xil_defaultlib.slib_mv_filter [slib_mv_filter_default]
Compiling architecture rtl of entity xil_defaultlib.slib_input_filter [slib_input_filter_default]
Compiling architecture rtl of entity xil_defaultlib.uart_receiver [uart_receiver_default]
Compiling architecture rtl of entity xil_defaultlib.apb_uart [apb_uart_default]
Compiling module xil_defaultlib.apb_gpio
Compiling module xil_defaultlib.spi_master_apb_if(BUFFER_DEPTH=8...
Compiling module xil_defaultlib.spi_master_fifo(BUFFER_DEPTH=8)
Compiling module xil_defaultlib.spi_master_clkgen
Compiling module xil_defaultlib.spi_master_tx
Compiling module xil_defaultlib.spi_master_rx
Compiling module xil_defaultlib.spi_master_controller
Compiling module xil_defaultlib.apb_spi_master(BUFFER_DEPTH=8)
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.apb_timer_default
Compiling module xil_defaultlib.generic_service_unit
Compiling module xil_defaultlib.sleep_unit
Compiling module xil_defaultlib.apb_event_unit
Compiling module xil_defaultlib.i2c_master_bit_ctrl
Compiling module xil_defaultlib.i2c_master_byte_ctrl
Compiling module xil_defaultlib.apb_i2c
Compiling module xil_defaultlib.apb_fll_if
Compiling module xil_defaultlib.apb_pulpino
Compiling module xil_defaultlib.apb2per(PER_ADDR_WIDTH=15)
Compiling module xil_defaultlib.kuznechik_cipher
Compiling module xil_defaultlib.kuznechik_cipher_apb_wrapper
Compiling module xil_defaultlib.peripherals(AXI_DATA_WIDTH=32,AX...
Compiling module xil_defaultlib.axi_FanInPrimitive_Req(AUX_WIDTH...
Compiling module xil_defaultlib.axi_RR_Flag_Req(MAX_COUNT=3,WIDT...
Compiling module xil_defaultlib.axi_ArbitrationTree(ID_WIDTH=5,N...
Compiling module xil_defaultlib.axi_AR_allocator(AXI_USER_W=1,N_...
Compiling module xil_defaultlib.axi_AW_allocator(AXI_USER_W=1,N_...
Compiling module xil_defaultlib.generic_fifo(DATA_WIDTH=5)
Compiling module xil_defaultlib.axi_multiplexer(DATA_WIDTH=38,N_...
Compiling module xil_defaultlib.axi_DW_allocator(AXI_USER_W=1,N_...
Compiling module xil_defaultlib.axi_address_decoder_BW(AXI_ID_IN...
Compiling module xil_defaultlib.axi_address_decoder_BR(N_TARG_PO...
Compiling module xil_defaultlib.axi_request_block(AXI_DATA_W=32,...
Compiling module xil_defaultlib.axi_FanInPrimitive_Req(AUX_WIDTH...
Compiling module xil_defaultlib.axi_ArbitrationTree(AUX_WIDTH=3,...
Compiling module xil_defaultlib.axi_BW_allocator(AXI_USER_W=1,N_...
Compiling module xil_defaultlib.axi_FanInPrimitive_Req(AUX_WIDTH...
Compiling module xil_defaultlib.axi_ArbitrationTree(AUX_WIDTH=36...
Compiling module xil_defaultlib.axi_BR_allocator(AXI_USER_W=1,N_...
Compiling module xil_defaultlib.axi_address_decoder_AR(N_INIT_PO...
Compiling module xil_defaultlib.axi_address_decoder_AW(N_INIT_PO...
Compiling module xil_defaultlib.generic_fifo(DATA_WIDTH=3)
Compiling module xil_defaultlib.axi_address_decoder_DW(N_INIT_PO...
Compiling module xil_defaultlib.axi_response_block(AXI_DATA_W=32...
Compiling module xil_defaultlib.axi_node(AXI_DATA_W=32,AXI_USER_...
Compiling module xil_defaultlib.axi_node_intf_wrap(NB_MASTER=3,N...
Compiling module xil_defaultlib.pulpino_top(USE_ZERO_RISCY=1,DAT...
Compiling module xil_defaultlib.pulpino_nexys_a7
Compiling module xil_defaultlib.pulpino_nexys_a7_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pulpino_nexys_a7_tb_behav
