<stg><name>swp_freq_calcuation</name>


<trans_list>

<trans id="409" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21" val="0"/>
<literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="1" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21" val="0"/>
<literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="1" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21" val="1"/>
<literal name="or_ln74" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="1" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21" val="1"/>
<literal name="or_ln74" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="tmp_2" val="0"/>
<literal name="and_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln23_1" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="icmp_ln31" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln23_1" val="0"/>
<literal name="icmp_ln31" val="0"/>
</and_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="icmp_ln31" val="0"/>
</and_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="4" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
<literal name="tmp_7" val="0"/>
<literal name="and_ln31_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln31_1" val="0"/>
</and_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="7" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="8" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="9" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="11" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="icmp_ln39_2" val="1"/>
<literal name="and_ln39_1" val="1"/>
<literal name="or_ln39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln39" val="0"/>
<literal name="and_ln55" val="1"/>
</and_exp><and_exp><literal name="and_ln39_1" val="0"/>
<literal name="and_ln55" val="1"/>
</and_exp><and_exp><literal name="icmp_ln39_2" val="0"/>
<literal name="and_ln55" val="1"/>
</and_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
<literal name="and_ln55" val="1"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln55" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="11" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln39" val="0"/>
<literal name="and_ln55" val="0"/>
</and_exp><and_exp><literal name="and_ln39_1" val="0"/>
<literal name="and_ln55" val="0"/>
</and_exp><and_exp><literal name="icmp_ln39_2" val="0"/>
<literal name="and_ln55" val="0"/>
</and_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
<literal name="and_ln55" val="0"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln55" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln55" val="1"/>
<literal name="tmp_13" val="0"/>
<literal name="and_ln55_2" val="1"/>
<literal name="or_ln55" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="13" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln55" val="0"/>
</and_exp><and_exp><literal name="and_ln55_2" val="0"/>
</and_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp><and_exp><literal name="and_ln55" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="14" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="15" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="16" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="18" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln76_1" val="1"/>
<literal name="and_ln76_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln76_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="19" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln85" val="1"/>
<literal name="and_ln85_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln85_2" val="0"/>
<literal name="and_ln93" val="1"/>
</and_exp><and_exp><literal name="and_ln85" val="0"/>
<literal name="and_ln93" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="19" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln85_2" val="0"/>
<literal name="and_ln93" val="0"/>
</and_exp><and_exp><literal name="and_ln85" val="0"/>
<literal name="and_ln93" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="21" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
<literal name="and_ln93_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93_2" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln93_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="and_ln93" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="21" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93_2" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp><and_exp><literal name="icmp_ln93_1" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp><and_exp><literal name="and_ln93" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="22" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="24" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="and_ln103" val="1"/>
<literal name="or_ln103" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="or_ln103" val="0"/>
<literal name="and_ln119_2" val="1"/>
<literal name="or_ln119" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln119_2" val="1"/>
<literal name="or_ln119" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="24" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln103" val="0"/>
<literal name="or_ln119" val="0"/>
<literal name="and_ln137" val="1"/>
</and_exp><and_exp><literal name="or_ln103" val="0"/>
<literal name="and_ln119_2" val="0"/>
<literal name="and_ln137" val="1"/>
</and_exp><and_exp><literal name="and_ln103" val="0"/>
<literal name="or_ln119" val="0"/>
<literal name="and_ln137" val="1"/>
</and_exp><and_exp><literal name="and_ln103" val="0"/>
<literal name="and_ln119_2" val="0"/>
<literal name="and_ln137" val="1"/>
</and_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="and_ln137" val="1"/>
</and_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="and_ln137" val="1"/>
</and_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="and_ln137" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="and_ln137" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="24" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln103" val="0"/>
<literal name="or_ln119" val="0"/>
<literal name="and_ln137" val="0"/>
</and_exp><and_exp><literal name="or_ln103" val="0"/>
<literal name="and_ln119_2" val="0"/>
<literal name="and_ln137" val="0"/>
</and_exp><and_exp><literal name="and_ln103" val="0"/>
<literal name="or_ln119" val="0"/>
<literal name="and_ln137" val="0"/>
</and_exp><and_exp><literal name="and_ln103" val="0"/>
<literal name="and_ln119_2" val="0"/>
<literal name="and_ln137" val="0"/>
</and_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="and_ln137" val="0"/>
</and_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="and_ln137" val="0"/>
</and_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="and_ln137" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="and_ln137" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="25" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="26" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln137" val="1"/>
<literal name="tmp_15" val="0"/>
<literal name="and_ln137_1" val="1"/>
<literal name="or_ln137" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="28" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln137" val="0"/>
</and_exp><and_exp><literal name="and_ln137_1" val="0"/>
</and_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp><and_exp><literal name="and_ln137" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="29" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="30" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="31" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %state_dummy), !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %i), !map !19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %v), !map !25

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %V_r), !map !29

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %vmax), !map !35

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %vmin), !map !39

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %SIGMIN), !map !43

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %fOSC), !map !47

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 %afcex_freq), !map !51

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32 %swp_ofs), !map !55

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i8]* %SIG1), !map !59

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %swp_ofs_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %swp_ofs)

]]></Node>
<StgValue><ssdm name="swp_ofs_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %afcex_freq_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %afcex_freq)

]]></Node>
<StgValue><ssdm name="afcex_freq_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %fOSC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %fOSC)

]]></Node>
<StgValue><ssdm name="fOSC_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %SIGMIN_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %SIGMIN)

]]></Node>
<StgValue><ssdm name="SIGMIN_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %vmin_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %vmin)

]]></Node>
<StgValue><ssdm name="vmin_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %vmax_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %vmax)

]]></Node>
<StgValue><ssdm name="vmax_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %v_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %v)

]]></Node>
<StgValue><ssdm name="v_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %i_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %i)

]]></Node>
<StgValue><ssdm name="i_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %SIG1_addr = getelementptr [1000 x i8]* %SIG1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="SIG1_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !63

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecTopModule([20 x i8]* @swp_freq_calcuation_s) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i_read, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32">
<![CDATA[
:23  %trunc_ln21 = trunc i32 %i_read to i1

]]></Node>
<StgValue><ssdm name="trunc_ln21"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="32">
<![CDATA[
:24  %trunc_ln21_1 = trunc i32 %i_read to i1

]]></Node>
<StgValue><ssdm name="trunc_ln21_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
:25  %tmp_1 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 false, i1 %trunc_ln21_1)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:26  %sub_ln21 = sub i2 0, %tmp_1

]]></Node>
<StgValue><ssdm name="sub_ln21"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
:27  %tmp_3 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 false, i1 %trunc_ln21)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:28  %select_ln21 = select i1 %tmp, i2 %sub_ln21, i2 %tmp_3

]]></Node>
<StgValue><ssdm name="select_ln21"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:29  %icmp_ln21 = icmp ne i2 %select_ln21, 1

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %icmp_ln21_1 = icmp sgt i32 %v_read, %vmax_read

]]></Node>
<StgValue><ssdm name="icmp_ln21_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:31  %or_ln21 = or i1 %icmp_ln21, %icmp_ln21_1

]]></Node>
<StgValue><ssdm name="or_ln21"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:32  br i1 %or_ln21, label %15, label %1

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln23 = add nsw i32 %v_read, -1

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln23 = icmp eq i32 %add_ln23, %vmin_read

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln23, label %2, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21" val="0"/>
<literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="32">
<![CDATA[
:0  %trunc_ln23 = trunc i32 %v_read to i11

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21" val="0"/>
<literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %add_ln23_1 = add i11 30, %trunc_ln23

]]></Node>
<StgValue><ssdm name="add_ln23_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21" val="0"/>
<literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="11">
<![CDATA[
:2  %sext_ln23 = sext i11 %add_ln23_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln23"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21" val="0"/>
<literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %V_addr_1 = getelementptr [1000 x i32]* %V_r, i64 0, i64 %sext_ln23

]]></Node>
<StgValue><ssdm name="V_addr_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21" val="0"/>
<literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="10">
<![CDATA[
:4  %V_load_1 = load i32* %V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="V_load_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln74 = icmp slt i32 %v_read, %vmin_read

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %or_ln74 = or i1 %trunc_ln21, %icmp_ln74

]]></Node>
<StgValue><ssdm name="or_ln74"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %or_ln74, label %._crit_edge217, label %16

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21" val="1"/>
<literal name="or_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="11" op_0_bw="32">
<![CDATA[
:0  %trunc_ln76 = trunc i32 %v_read to i11

]]></Node>
<StgValue><ssdm name="trunc_ln76"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21" val="1"/>
<literal name="or_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %add_ln76 = add i11 30, %trunc_ln76

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21" val="1"/>
<literal name="or_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="11">
<![CDATA[
:2  %sext_ln76 = sext i11 %add_ln76 to i64

]]></Node>
<StgValue><ssdm name="sext_ln76"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21" val="1"/>
<literal name="or_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %V_addr = getelementptr [1000 x i32]* %V_r, i64 0, i64 %sext_ln76

]]></Node>
<StgValue><ssdm name="V_addr"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln21" val="1"/>
<literal name="or_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="10">
<![CDATA[
:4  %V_load = load i32* %V_addr, align 4

]]></Node>
<StgValue><ssdm name="V_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="83" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="10">
<![CDATA[
:4  %V_load_1 = load i32* %V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="V_load_1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %V_load_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_2, label %._crit_edge, label %3

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln23_2 = add i11 %trunc_ln23, 29

]]></Node>
<StgValue><ssdm name="add_ln23_2"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="11">
<![CDATA[
:1  %sext_ln23_1 = sext i11 %add_ln23_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln23_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %V_addr_3 = getelementptr [1000 x i32]* %V_r, i64 0, i64 %sext_ln23_1

]]></Node>
<StgValue><ssdm name="V_addr_3"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="10">
<![CDATA[
:3  %V_load_3 = load i32* %V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="V_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="90" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="10">
<![CDATA[
:3  %V_load_3 = load i32* %V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="V_load_3"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %V_load_3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %xor_ln23 = xor i1 %tmp_4, true

]]></Node>
<StgValue><ssdm name="xor_ln23"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %icmp_ln23_1 = icmp sgt i32 %V_load_3, %V_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln23_1"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %icmp_ln23_2 = icmp sgt i32 %V_load_3, %SIGMIN_read

]]></Node>
<StgValue><ssdm name="icmp_ln23_2"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln23 = and i1 %icmp_ln23_1, %icmp_ln23_2

]]></Node>
<StgValue><ssdm name="and_ln23"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %and_ln23_1 = and i1 %and_ln23, %xor_ln23

]]></Node>
<StgValue><ssdm name="and_ln23_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  br i1 %and_ln23_1, label %4, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="tmp_2" val="0"/>
<literal name="and_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %mul_ln29 = mul nsw i32 1000, %fOSC_read

]]></Node>
<StgValue><ssdm name="mul_ln29"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="tmp_2" val="0"/>
<literal name="and_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="32">
<![CDATA[
:3  %trunc_ln30 = trunc i32 %V_load_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln30"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
<literal name="tmp_2" val="0"/>
<literal name="and_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:4  store i8 %trunc_ln30, i8* %SIG1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln23_1" val="0"/>
</and_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:0  %icmp_ln31 = icmp eq i32 %v_read, %vmax_read

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln23_1" val="0"/>
</and_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:1  br i1 %icmp_ln31, label %5, label %._crit_edge194

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln23_1" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="icmp_ln31" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="32">
<![CDATA[
:0  %trunc_ln31 = trunc i32 %vmax_read to i11

]]></Node>
<StgValue><ssdm name="trunc_ln31"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln23_1" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="icmp_ln31" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %add_ln31 = add i11 30, %trunc_ln31

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln23_1" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="icmp_ln31" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="11">
<![CDATA[
:2  %sext_ln31 = sext i11 %add_ln31 to i64

]]></Node>
<StgValue><ssdm name="sext_ln31"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln23_1" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="icmp_ln31" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %V_addr_5 = getelementptr [1000 x i32]* %V_r, i64 0, i64 %sext_ln31

]]></Node>
<StgValue><ssdm name="V_addr_5"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln23_1" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="icmp_ln31" val="1"/>
</and_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="10">
<![CDATA[
:4  %V_load_5 = load i32* %V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="V_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="108" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln29 = add i32 %afcex_freq_read, %mul_ln29

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %swp_freq = sub i32 %add_ln29, %swp_ofs_read

]]></Node>
<StgValue><ssdm name="swp_freq"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge217

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="111" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="10">
<![CDATA[
:4  %V_load_5 = load i32* %V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="V_load_5"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %V_load_5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_7, label %._crit_edge194, label %6

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln31_1 = add i11 %trunc_ln31, 29

]]></Node>
<StgValue><ssdm name="add_ln31_1"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="11">
<![CDATA[
:1  %sext_ln31_1 = sext i11 %add_ln31_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln31_1"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %V_addr_6 = getelementptr [1000 x i32]* %V_r, i64 0, i64 %sext_ln31_1

]]></Node>
<StgValue><ssdm name="V_addr_6"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="10">
<![CDATA[
:3  %V_load_6 = load i32* %V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="V_load_6"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="118" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="10">
<![CDATA[
:3  %V_load_6 = load i32* %V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="V_load_6"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %V_load_6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %xor_ln31 = xor i1 %tmp_8, true

]]></Node>
<StgValue><ssdm name="xor_ln31"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %icmp_ln31_1 = icmp sgt i32 %V_load_5, %V_load_6

]]></Node>
<StgValue><ssdm name="icmp_ln31_1"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %icmp_ln31_2 = icmp sgt i32 %V_load_5, %SIGMIN_read

]]></Node>
<StgValue><ssdm name="icmp_ln31_2"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln31 = and i1 %icmp_ln31_1, %icmp_ln31_2

]]></Node>
<StgValue><ssdm name="and_ln31"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %and_ln31_1 = and i1 %and_ln31, %xor_ln31

]]></Node>
<StgValue><ssdm name="and_ln31_1"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  br i1 %and_ln31_1, label %7, label %._crit_edge194

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
<literal name="tmp_7" val="0"/>
<literal name="and_ln31_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %mul_ln37 = mul nsw i32 1000, %fOSC_read

]]></Node>
<StgValue><ssdm name="mul_ln37"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
<literal name="tmp_7" val="0"/>
<literal name="and_ln31_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="32">
<![CDATA[
:2  %trunc_ln38 = trunc i32 %V_load_5 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln38"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
<literal name="tmp_7" val="0"/>
<literal name="and_ln31_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:3  store i8 %trunc_ln38, i8* %SIG1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln31_1" val="0"/>
</and_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge194:0  %trunc_ln39 = trunc i32 %v_read to i11

]]></Node>
<StgValue><ssdm name="trunc_ln39"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln31_1" val="0"/>
</and_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge194:1  %add_ln39 = add i11 30, %trunc_ln39

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln31_1" val="0"/>
</and_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge194:2  %sext_ln39 = sext i11 %add_ln39 to i64

]]></Node>
<StgValue><ssdm name="sext_ln39"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln31_1" val="0"/>
</and_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge194:3  %V_addr_8 = getelementptr [1000 x i32]* %V_r, i64 0, i64 %sext_ln39

]]></Node>
<StgValue><ssdm name="V_addr_8"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln31_1" val="0"/>
</and_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="10">
<![CDATA[
._crit_edge194:4  %V_load_8 = load i32* %V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="V_load_8"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="134" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %swp_freq_3 = add nsw i32 %afcex_freq_read, %mul_ln37

]]></Node>
<StgValue><ssdm name="swp_freq_3"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge217

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="136" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="10">
<![CDATA[
._crit_edge194:4  %V_load_8 = load i32* %V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="V_load_8"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge194:5  %icmp_ln39 = icmp sgt i32 %V_load_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge194:6  br i1 %icmp_ln39, label %8, label %._crit_edge199

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln39_1 = add i11 %trunc_ln39, 29

]]></Node>
<StgValue><ssdm name="add_ln39_1"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="11">
<![CDATA[
:1  %sext_ln39_1 = sext i11 %add_ln39_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln39_1"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %V_addr_9 = getelementptr [1000 x i32]* %V_r, i64 0, i64 %sext_ln39_1

]]></Node>
<StgValue><ssdm name="V_addr_9"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="10">
<![CDATA[
:3  %V_load_9 = load i32* %V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="V_load_9"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="143" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="10">
<![CDATA[
:3  %V_load_9 = load i32* %V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="V_load_9"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %icmp_ln39_1 = icmp sgt i32 %V_load_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln39_1"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln39_1, label %9, label %._crit_edge199

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln39_2 = add i11 %trunc_ln39, 28

]]></Node>
<StgValue><ssdm name="add_ln39_2"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="11">
<![CDATA[
:1  %sext_ln39_2 = sext i11 %add_ln39_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln39_2"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %V_addr_10 = getelementptr [1000 x i32]* %V_r, i64 0, i64 %sext_ln39_2

]]></Node>
<StgValue><ssdm name="V_addr_10"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="10">
<![CDATA[
:3  %V_load_10 = load i32* %V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="V_load_10"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="150" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="10">
<![CDATA[
:3  %V_load_10 = load i32* %V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="V_load_10"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %icmp_ln39_2 = icmp sgt i32 %V_load_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln39_2"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln39_2, label %10, label %._crit_edge199

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln39_3 = add i11 %trunc_ln39, 27

]]></Node>
<StgValue><ssdm name="add_ln39_3"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="11">
<![CDATA[
:1  %sext_ln39_3 = sext i11 %add_ln39_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln39_3"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %V_addr_11 = getelementptr [1000 x i32]* %V_r, i64 0, i64 %sext_ln39_3

]]></Node>
<StgValue><ssdm name="V_addr_11"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="10">
<![CDATA[
:3  %V_load_11 = load i32* %V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="V_load_11"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="157" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="icmp_ln39_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="10">
<![CDATA[
:3  %V_load_11 = load i32* %V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="V_load_11"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="icmp_ln39_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %icmp_ln39_3 = icmp sgt i32 %V_load_11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln39_3"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="icmp_ln39_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %icmp_ln39_4 = icmp sgt i32 %V_load_9, %V_load_8

]]></Node>
<StgValue><ssdm name="icmp_ln39_4"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="icmp_ln39_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %icmp_ln39_5 = icmp sgt i32 %V_load_10, %V_load_11

]]></Node>
<StgValue><ssdm name="icmp_ln39_5"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="icmp_ln39_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %and_ln39 = and i1 %icmp_ln39_4, %icmp_ln39_5

]]></Node>
<StgValue><ssdm name="and_ln39"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="icmp_ln39_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln39_1 = and i1 %and_ln39, %icmp_ln39_3

]]></Node>
<StgValue><ssdm name="and_ln39_1"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="icmp_ln39_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln39_1, label %11, label %._crit_edge199

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="icmp_ln39_2" val="1"/>
<literal name="and_ln39_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln39_6 = icmp sgt i32 %V_load_9, %SIGMIN_read

]]></Node>
<StgValue><ssdm name="icmp_ln39_6"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="icmp_ln39_2" val="1"/>
<literal name="and_ln39_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln39_7 = icmp sgt i32 %V_load_10, %SIGMIN_read

]]></Node>
<StgValue><ssdm name="icmp_ln39_7"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="icmp_ln39_2" val="1"/>
<literal name="and_ln39_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %or_ln39 = or i1 %icmp_ln39_6, %icmp_ln39_7

]]></Node>
<StgValue><ssdm name="or_ln39"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="icmp_ln39_2" val="1"/>
<literal name="and_ln39_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %or_ln39, label %._crit_edge205_ifconv, label %._crit_edge199

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln39" val="0"/>
</and_exp><and_exp><literal name="and_ln39_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln39_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge199:0  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %V_load_8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln39" val="0"/>
</and_exp><and_exp><literal name="and_ln39_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln39_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge199:1  %xor_ln55 = xor i1 %tmp_12, true

]]></Node>
<StgValue><ssdm name="xor_ln55"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln39" val="0"/>
</and_exp><and_exp><literal name="and_ln39_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln39_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge199:2  %and_ln55 = and i1 %icmp_ln31, %xor_ln55

]]></Node>
<StgValue><ssdm name="and_ln55"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln39" val="0"/>
</and_exp><and_exp><literal name="and_ln39_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln39_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge199:3  br i1 %and_ln55, label %12, label %._crit_edge208

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln39" val="0"/>
<literal name="and_ln55" val="1"/>
</and_exp><and_exp><literal name="and_ln39_1" val="0"/>
<literal name="and_ln55" val="1"/>
</and_exp><and_exp><literal name="icmp_ln39_2" val="0"/>
<literal name="and_ln55" val="1"/>
</and_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
<literal name="and_ln55" val="1"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln55 = add i11 %trunc_ln39, 29

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln39" val="0"/>
<literal name="and_ln55" val="1"/>
</and_exp><and_exp><literal name="and_ln39_1" val="0"/>
<literal name="and_ln55" val="1"/>
</and_exp><and_exp><literal name="icmp_ln39_2" val="0"/>
<literal name="and_ln55" val="1"/>
</and_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
<literal name="and_ln55" val="1"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="11">
<![CDATA[
:1  %sext_ln55 = sext i11 %add_ln55 to i64

]]></Node>
<StgValue><ssdm name="sext_ln55"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln39" val="0"/>
<literal name="and_ln55" val="1"/>
</and_exp><and_exp><literal name="and_ln39_1" val="0"/>
<literal name="and_ln55" val="1"/>
</and_exp><and_exp><literal name="icmp_ln39_2" val="0"/>
<literal name="and_ln55" val="1"/>
</and_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
<literal name="and_ln55" val="1"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %V_addr_16 = getelementptr [1000 x i32]* %V_r, i64 0, i64 %sext_ln55

]]></Node>
<StgValue><ssdm name="V_addr_16"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln39" val="0"/>
<literal name="and_ln55" val="1"/>
</and_exp><and_exp><literal name="and_ln39_1" val="0"/>
<literal name="and_ln55" val="1"/>
</and_exp><and_exp><literal name="icmp_ln39_2" val="0"/>
<literal name="and_ln55" val="1"/>
</and_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
<literal name="and_ln55" val="1"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="10">
<![CDATA[
:3  %V_load_16 = load i32* %V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="V_load_16"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="icmp_ln39_2" val="1"/>
<literal name="and_ln39_1" val="1"/>
<literal name="or_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge205_ifconv:0  %icmp_ln48 = icmp slt i32 %V_load_9, %V_load_10

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="icmp_ln39_2" val="1"/>
<literal name="and_ln39_1" val="1"/>
<literal name="or_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge205_ifconv:1  %mul_ln52 = mul nsw i32 1000, %fOSC_read

]]></Node>
<StgValue><ssdm name="mul_ln52"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="icmp_ln39_2" val="1"/>
<literal name="and_ln39_1" val="1"/>
<literal name="or_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge205_ifconv:4  %trunc_ln48 = trunc i32 %V_load_10 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln48"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="icmp_ln39_2" val="1"/>
<literal name="and_ln39_1" val="1"/>
<literal name="or_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge205_ifconv:5  %trunc_ln48_1 = trunc i32 %V_load_9 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln48_1"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="icmp_ln39_2" val="1"/>
<literal name="and_ln39_1" val="1"/>
<literal name="or_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge205_ifconv:6  %select_ln48 = select i1 %icmp_ln48, i8 %trunc_ln48, i8 %trunc_ln48_1

]]></Node>
<StgValue><ssdm name="select_ln48"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
<literal name="icmp_ln39_1" val="1"/>
<literal name="icmp_ln39_2" val="1"/>
<literal name="and_ln39_1" val="1"/>
<literal name="or_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
._crit_edge205_ifconv:9  store i8 %select_ln48, i8* %SIG1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="182" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="10">
<![CDATA[
:3  %V_load_16 = load i32* %V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="V_load_16"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %V_load_16, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_13, label %._crit_edge208, label %13

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln55_1 = add i11 %trunc_ln39, 28

]]></Node>
<StgValue><ssdm name="add_ln55_1"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="11">
<![CDATA[
:1  %sext_ln55_1 = sext i11 %add_ln55_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln55_1"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %V_addr_18 = getelementptr [1000 x i32]* %V_r, i64 0, i64 %sext_ln55_1

]]></Node>
<StgValue><ssdm name="V_addr_18"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="10">
<![CDATA[
:3  %V_load_18 = load i32* %V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="V_load_18"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="189" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln55" val="1"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="10">
<![CDATA[
:3  %V_load_18 = load i32* %V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="V_load_18"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln55" val="1"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %V_load_18, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln55" val="1"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %xor_ln55_1 = xor i1 %tmp_14, true

]]></Node>
<StgValue><ssdm name="xor_ln55_1"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln55" val="1"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %icmp_ln55 = icmp sgt i32 %V_load_8, %V_load_18

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln55" val="1"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %icmp_ln55_1 = icmp sgt i32 %V_load_16, %V_load_18

]]></Node>
<StgValue><ssdm name="icmp_ln55_1"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln55" val="1"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln55_1 = and i1 %icmp_ln55, %icmp_ln55_1

]]></Node>
<StgValue><ssdm name="and_ln55_1"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln55" val="1"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %and_ln55_2 = and i1 %and_ln55_1, %xor_ln55_1

]]></Node>
<StgValue><ssdm name="and_ln55_2"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln55" val="1"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  br i1 %and_ln55_2, label %14, label %._crit_edge208

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln55" val="1"/>
<literal name="tmp_13" val="0"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln55_2 = icmp sgt i32 %V_load_8, %SIGMIN_read

]]></Node>
<StgValue><ssdm name="icmp_ln55_2"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln55" val="1"/>
<literal name="tmp_13" val="0"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln55_3 = icmp sgt i32 %V_load_16, %SIGMIN_read

]]></Node>
<StgValue><ssdm name="icmp_ln55_3"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln55" val="1"/>
<literal name="tmp_13" val="0"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %or_ln55 = or i1 %icmp_ln55_2, %icmp_ln55_3

]]></Node>
<StgValue><ssdm name="or_ln55"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln55" val="1"/>
<literal name="tmp_13" val="0"/>
<literal name="and_ln55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %or_ln55, label %._crit_edge214, label %._crit_edge208

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln55" val="1"/>
<literal name="tmp_13" val="0"/>
<literal name="and_ln55_2" val="1"/>
<literal name="or_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge214:0  %icmp_ln64 = icmp slt i32 %V_load_8, %V_load_16

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln55" val="1"/>
<literal name="tmp_13" val="0"/>
<literal name="and_ln55_2" val="1"/>
<literal name="or_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge214:1  %mul_ln68 = mul nsw i32 1000, %fOSC_read

]]></Node>
<StgValue><ssdm name="mul_ln68"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln55" val="1"/>
<literal name="tmp_13" val="0"/>
<literal name="and_ln55_2" val="1"/>
<literal name="or_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge214:4  %trunc_ln64 = trunc i32 %V_load_16 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln64"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln55" val="1"/>
<literal name="tmp_13" val="0"/>
<literal name="and_ln55_2" val="1"/>
<literal name="or_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge214:5  %trunc_ln64_1 = trunc i32 %V_load_8 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln64_1"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln55" val="1"/>
<literal name="tmp_13" val="0"/>
<literal name="and_ln55_2" val="1"/>
<literal name="or_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge214:6  %select_ln64 = select i1 %icmp_ln64, i8 %trunc_ln64, i8 %trunc_ln64_1

]]></Node>
<StgValue><ssdm name="select_ln64"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln55" val="1"/>
<literal name="tmp_13" val="0"/>
<literal name="and_ln55_2" val="1"/>
<literal name="or_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
._crit_edge214:8  store i8 %select_ln64, i8* %SIG1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln55" val="0"/>
</and_exp><and_exp><literal name="and_ln55_2" val="0"/>
</and_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp><and_exp><literal name="and_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge208:0  br label %._crit_edge217

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="208" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge214:2  %swp_freq_15 = add i32 %afcex_freq_read, %mul_ln68

]]></Node>
<StgValue><ssdm name="swp_freq_15"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge214:3  %swp_freq_16 = sub i32 %swp_freq_15, %swp_ofs_read

]]></Node>
<StgValue><ssdm name="swp_freq_16"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge214:7  %swp_freq_18 = select i1 %icmp_ln64, i32 %swp_freq_16, i32 %swp_freq_15

]]></Node>
<StgValue><ssdm name="swp_freq_18"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge214:9  br label %._crit_edge217

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="212" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge205_ifconv:2  %shl_ln52 = shl i32 %swp_ofs_read, 1

]]></Node>
<StgValue><ssdm name="shl_ln52"/></StgValue>
</operation>

<operation id="213" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge205_ifconv:3  %add_ln52 = add i32 %afcex_freq_read, %mul_ln52

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge205_ifconv:7  %select_ln48_1 = select i1 %icmp_ln48, i32 %shl_ln52, i32 %swp_ofs_read

]]></Node>
<StgValue><ssdm name="select_ln48_1"/></StgValue>
</operation>

<operation id="215" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge205_ifconv:8  %swp_freq_5 = sub i32 %add_ln52, %select_ln48_1

]]></Node>
<StgValue><ssdm name="swp_freq_5"/></StgValue>
</operation>

<operation id="216" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge205_ifconv:10  br label %._crit_edge217

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="217" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="10">
<![CDATA[
:4  %V_load = load i32* %V_addr, align 4

]]></Node>
<StgValue><ssdm name="V_load"/></StgValue>
</operation>

<operation id="218" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %icmp_ln76 = icmp sgt i32 %V_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="219" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln76, label %17, label %._crit_edge218

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="220" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln76_1 = add i11 %trunc_ln76, 31

]]></Node>
<StgValue><ssdm name="add_ln76_1"/></StgValue>
</operation>

<operation id="221" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="11">
<![CDATA[
:1  %sext_ln76_1 = sext i11 %add_ln76_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln76_1"/></StgValue>
</operation>

<operation id="222" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %V_addr_2 = getelementptr [1000 x i32]* %V_r, i64 0, i64 %sext_ln76_1

]]></Node>
<StgValue><ssdm name="V_addr_2"/></StgValue>
</operation>

<operation id="223" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="10">
<![CDATA[
:3  %V_load_2 = load i32* %V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="V_load_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="224" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="10">
<![CDATA[
:3  %V_load_2 = load i32* %V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="V_load_2"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %icmp_ln76_1 = icmp sgt i32 %V_load_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln76_1"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln76_1, label %18, label %._crit_edge218

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln76_2 = add i11 %trunc_ln76, 32

]]></Node>
<StgValue><ssdm name="add_ln76_2"/></StgValue>
</operation>

<operation id="228" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="11">
<![CDATA[
:1  %sext_ln76_2 = sext i11 %add_ln76_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln76_2"/></StgValue>
</operation>

<operation id="229" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %V_addr_4 = getelementptr [1000 x i32]* %V_r, i64 0, i64 %sext_ln76_2

]]></Node>
<StgValue><ssdm name="V_addr_4"/></StgValue>
</operation>

<operation id="230" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="10">
<![CDATA[
:3  %V_load_4 = load i32* %V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="V_load_4"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="231" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln76_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="10">
<![CDATA[
:3  %V_load_4 = load i32* %V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="V_load_4"/></StgValue>
</operation>

<operation id="232" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln76_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %icmp_ln76_2 = icmp sgt i32 %V_load_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln76_2"/></StgValue>
</operation>

<operation id="233" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln76_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %icmp_ln76_3 = icmp sgt i32 %V_load_2, %V_load

]]></Node>
<StgValue><ssdm name="icmp_ln76_3"/></StgValue>
</operation>

<operation id="234" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln76_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %icmp_ln76_4 = icmp sgt i32 %V_load_2, %V_load_4

]]></Node>
<StgValue><ssdm name="icmp_ln76_4"/></StgValue>
</operation>

<operation id="235" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln76_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %icmp_ln76_5 = icmp sgt i32 %V_load_2, %SIGMIN_read

]]></Node>
<StgValue><ssdm name="icmp_ln76_5"/></StgValue>
</operation>

<operation id="236" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln76_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln76 = and i1 %icmp_ln76_2, %icmp_ln76_3

]]></Node>
<StgValue><ssdm name="and_ln76"/></StgValue>
</operation>

<operation id="237" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln76_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %and_ln76_1 = and i1 %icmp_ln76_4, %icmp_ln76_5

]]></Node>
<StgValue><ssdm name="and_ln76_1"/></StgValue>
</operation>

<operation id="238" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln76_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %and_ln76_2 = and i1 %and_ln76_1, %and_ln76

]]></Node>
<StgValue><ssdm name="and_ln76_2"/></StgValue>
</operation>

<operation id="239" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln76_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %and_ln76_2, label %19, label %._crit_edge218

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln76_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge218:0  %add_ln85 = add nsw i32 %v_read, 1

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="241" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln76_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge218:1  %icmp_ln85 = icmp eq i32 %add_ln85, %vmax_read

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln76_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge218:2  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %V_load, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="243" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln76_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge218:3  %xor_ln85 = xor i1 %tmp_5, true

]]></Node>
<StgValue><ssdm name="xor_ln85"/></StgValue>
</operation>

<operation id="244" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln76_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge218:4  %and_ln85 = and i1 %icmp_ln85, %xor_ln85

]]></Node>
<StgValue><ssdm name="and_ln85"/></StgValue>
</operation>

<operation id="245" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln76_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge218:5  br i1 %and_ln85, label %20, label %._crit_edge224

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="246" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76_2" val="0"/>
<literal name="and_ln85" val="1"/>
</and_exp><and_exp><literal name="icmp_ln76_1" val="0"/>
<literal name="and_ln85" val="1"/>
</and_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln85_1 = add i11 %trunc_ln76, 31

]]></Node>
<StgValue><ssdm name="add_ln85_1"/></StgValue>
</operation>

<operation id="247" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76_2" val="0"/>
<literal name="and_ln85" val="1"/>
</and_exp><and_exp><literal name="icmp_ln76_1" val="0"/>
<literal name="and_ln85" val="1"/>
</and_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="11">
<![CDATA[
:1  %sext_ln85 = sext i11 %add_ln85_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln85"/></StgValue>
</operation>

<operation id="248" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76_2" val="0"/>
<literal name="and_ln85" val="1"/>
</and_exp><and_exp><literal name="icmp_ln76_1" val="0"/>
<literal name="and_ln85" val="1"/>
</and_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %V_addr_7 = getelementptr [1000 x i32]* %V_r, i64 0, i64 %sext_ln85

]]></Node>
<StgValue><ssdm name="V_addr_7"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln76_2" val="0"/>
<literal name="and_ln85" val="1"/>
</and_exp><and_exp><literal name="icmp_ln76_1" val="0"/>
<literal name="and_ln85" val="1"/>
</and_exp><and_exp><literal name="icmp_ln76" val="0"/>
<literal name="and_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="10">
<![CDATA[
:3  %V_load_7 = load i32* %V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="V_load_7"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln76_1" val="1"/>
<literal name="and_ln76_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %mul_ln83 = mul nsw i32 1000, %fOSC_read

]]></Node>
<StgValue><ssdm name="mul_ln83"/></StgValue>
</operation>

<operation id="251" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln76_1" val="1"/>
<literal name="and_ln76_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="32">
<![CDATA[
:3  %trunc_ln84 = trunc i32 %V_load_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln84"/></StgValue>
</operation>

<operation id="252" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
<literal name="icmp_ln76_1" val="1"/>
<literal name="and_ln76_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:4  store i8 %trunc_ln84, i8* %SIG1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="253" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="10">
<![CDATA[
:3  %V_load_7 = load i32* %V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="V_load_7"/></StgValue>
</operation>

<operation id="254" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %V_load_7, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="255" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %xor_ln85_1 = xor i1 %tmp_6, true

]]></Node>
<StgValue><ssdm name="xor_ln85_1"/></StgValue>
</operation>

<operation id="256" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %icmp_ln85_1 = icmp sgt i32 %V_load_7, %V_load

]]></Node>
<StgValue><ssdm name="icmp_ln85_1"/></StgValue>
</operation>

<operation id="257" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %icmp_ln85_2 = icmp sgt i32 %V_load_7, %SIGMIN_read

]]></Node>
<StgValue><ssdm name="icmp_ln85_2"/></StgValue>
</operation>

<operation id="258" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln85_1 = and i1 %icmp_ln85_1, %icmp_ln85_2

]]></Node>
<StgValue><ssdm name="and_ln85_1"/></StgValue>
</operation>

<operation id="259" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %and_ln85_2 = and i1 %and_ln85_1, %xor_ln85_1

]]></Node>
<StgValue><ssdm name="and_ln85_2"/></StgValue>
</operation>

<operation id="260" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  br i1 %and_ln85_2, label %21, label %._crit_edge224

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="261" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln85_2" val="0"/>
</and_exp><and_exp><literal name="and_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge224:0  %icmp_ln93 = icmp eq i32 %v_read, %vmin_read

]]></Node>
<StgValue><ssdm name="icmp_ln93"/></StgValue>
</operation>

<operation id="262" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln85_2" val="0"/>
</and_exp><and_exp><literal name="and_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge224:1  %and_ln93 = and i1 %icmp_ln76, %icmp_ln93

]]></Node>
<StgValue><ssdm name="and_ln93"/></StgValue>
</operation>

<operation id="263" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln85_2" val="0"/>
</and_exp><and_exp><literal name="and_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge224:2  br i1 %and_ln93, label %22, label %._crit_edge229

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="264" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln85_2" val="0"/>
<literal name="and_ln93" val="1"/>
</and_exp><and_exp><literal name="and_ln85" val="0"/>
<literal name="and_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln93 = add i11 %trunc_ln76, 31

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="265" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln85_2" val="0"/>
<literal name="and_ln93" val="1"/>
</and_exp><and_exp><literal name="and_ln85" val="0"/>
<literal name="and_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="11">
<![CDATA[
:1  %sext_ln93 = sext i11 %add_ln93 to i64

]]></Node>
<StgValue><ssdm name="sext_ln93"/></StgValue>
</operation>

<operation id="266" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln85_2" val="0"/>
<literal name="and_ln93" val="1"/>
</and_exp><and_exp><literal name="and_ln85" val="0"/>
<literal name="and_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %V_addr_12 = getelementptr [1000 x i32]* %V_r, i64 0, i64 %sext_ln93

]]></Node>
<StgValue><ssdm name="V_addr_12"/></StgValue>
</operation>

<operation id="267" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln85_2" val="0"/>
<literal name="and_ln93" val="1"/>
</and_exp><and_exp><literal name="and_ln85" val="0"/>
<literal name="and_ln93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="10">
<![CDATA[
:3  %V_load_12 = load i32* %V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="V_load_12"/></StgValue>
</operation>

<operation id="268" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln85" val="1"/>
<literal name="and_ln85_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %mul_ln91 = mul nsw i32 1000, %fOSC_read

]]></Node>
<StgValue><ssdm name="mul_ln91"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="269" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="10">
<![CDATA[
:3  %V_load_12 = load i32* %V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="V_load_12"/></StgValue>
</operation>

<operation id="270" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %icmp_ln93_1 = icmp sgt i32 %V_load_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln93_1"/></StgValue>
</operation>

<operation id="271" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln93_1, label %23, label %._crit_edge229

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="272" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln93_1 = add i11 %trunc_ln76, 32

]]></Node>
<StgValue><ssdm name="add_ln93_1"/></StgValue>
</operation>

<operation id="273" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="11">
<![CDATA[
:1  %sext_ln93_1 = sext i11 %add_ln93_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln93_1"/></StgValue>
</operation>

<operation id="274" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %V_addr_13 = getelementptr [1000 x i32]* %V_r, i64 0, i64 %sext_ln93_1

]]></Node>
<StgValue><ssdm name="V_addr_13"/></StgValue>
</operation>

<operation id="275" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="10">
<![CDATA[
:3  %V_load_13 = load i32* %V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="V_load_13"/></StgValue>
</operation>

<operation id="276" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %icmp_ln93_3 = icmp sgt i32 %V_load, %V_load_12

]]></Node>
<StgValue><ssdm name="icmp_ln93_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="277" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="10">
<![CDATA[
:3  %V_load_13 = load i32* %V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="V_load_13"/></StgValue>
</operation>

<operation id="278" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %icmp_ln93_2 = icmp sgt i32 %V_load_13, 0

]]></Node>
<StgValue><ssdm name="icmp_ln93_2"/></StgValue>
</operation>

<operation id="279" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %icmp_ln93_4 = icmp sgt i32 %V_load, %V_load_13

]]></Node>
<StgValue><ssdm name="icmp_ln93_4"/></StgValue>
</operation>

<operation id="280" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %icmp_ln93_5 = icmp sgt i32 %V_load, %SIGMIN_read

]]></Node>
<StgValue><ssdm name="icmp_ln93_5"/></StgValue>
</operation>

<operation id="281" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln93_1 = and i1 %icmp_ln93_2, %icmp_ln93_3

]]></Node>
<StgValue><ssdm name="and_ln93_1"/></StgValue>
</operation>

<operation id="282" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %and_ln93_3 = and i1 %icmp_ln93_4, %icmp_ln93_5

]]></Node>
<StgValue><ssdm name="and_ln93_3"/></StgValue>
</operation>

<operation id="283" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %and_ln93_2 = and i1 %and_ln93_3, %and_ln93_1

]]></Node>
<StgValue><ssdm name="and_ln93_2"/></StgValue>
</operation>

<operation id="284" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %and_ln93_2, label %24, label %._crit_edge229

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="285" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln93_1" val="0"/>
</and_exp><and_exp><literal name="and_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge229:0  br i1 %tmp_5, label %._crit_edge246, label %25

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="286" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93_2" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln93_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="and_ln93" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln103 = add i11 %trunc_ln76, 31

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="287" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93_2" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln93_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="and_ln93" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="11">
<![CDATA[
:1  %sext_ln103 = sext i11 %add_ln103 to i64

]]></Node>
<StgValue><ssdm name="sext_ln103"/></StgValue>
</operation>

<operation id="288" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93_2" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln93_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="and_ln93" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %V_addr_14 = getelementptr [1000 x i32]* %V_r, i64 0, i64 %sext_ln103

]]></Node>
<StgValue><ssdm name="V_addr_14"/></StgValue>
</operation>

<operation id="289" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93_2" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln93_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="and_ln93" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="10">
<![CDATA[
:3  %V_load_14 = load i32* %V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="V_load_14"/></StgValue>
</operation>

<operation id="290" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln93" val="1"/>
<literal name="icmp_ln93_1" val="1"/>
<literal name="and_ln93_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %mul_ln101 = mul nsw i32 1000, %fOSC_read

]]></Node>
<StgValue><ssdm name="mul_ln101"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="291" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="10">
<![CDATA[
:3  %V_load_14 = load i32* %V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="V_load_14"/></StgValue>
</operation>

<operation id="292" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %V_load_14, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="293" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_9, label %._crit_edge246, label %26

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="294" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln103_1 = add i11 %trunc_ln76, 32

]]></Node>
<StgValue><ssdm name="add_ln103_1"/></StgValue>
</operation>

<operation id="295" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="11">
<![CDATA[
:1  %sext_ln103_1 = sext i11 %add_ln103_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln103_1"/></StgValue>
</operation>

<operation id="296" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %V_addr_15 = getelementptr [1000 x i32]* %V_r, i64 0, i64 %sext_ln103_1

]]></Node>
<StgValue><ssdm name="V_addr_15"/></StgValue>
</operation>

<operation id="297" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="10">
<![CDATA[
:3  %V_load_15 = load i32* %V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="V_load_15"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="298" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="10">
<![CDATA[
:3  %V_load_15 = load i32* %V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="V_load_15"/></StgValue>
</operation>

<operation id="299" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %V_load_15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="300" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_10, label %._crit_edge246, label %27

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="301" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln103_2 = add i11 %trunc_ln76, 33

]]></Node>
<StgValue><ssdm name="add_ln103_2"/></StgValue>
</operation>

<operation id="302" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="11">
<![CDATA[
:1  %sext_ln103_2 = sext i11 %add_ln103_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln103_2"/></StgValue>
</operation>

<operation id="303" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %V_addr_17 = getelementptr [1000 x i32]* %V_r, i64 0, i64 %sext_ln103_2

]]></Node>
<StgValue><ssdm name="V_addr_17"/></StgValue>
</operation>

<operation id="304" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="10">
<![CDATA[
:3  %V_load_17 = load i32* %V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="V_load_17"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="305" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="10">
<![CDATA[
:3  %V_load_17 = load i32* %V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="V_load_17"/></StgValue>
</operation>

<operation id="306" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %V_load_17, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="307" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_11, label %._crit_edge246, label %28

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="308" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln103 = icmp sgt i32 %V_load_14, %V_load

]]></Node>
<StgValue><ssdm name="icmp_ln103"/></StgValue>
</operation>

<operation id="309" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln103_1 = icmp sgt i32 %V_load_15, %V_load_17

]]></Node>
<StgValue><ssdm name="icmp_ln103_1"/></StgValue>
</operation>

<operation id="310" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %and_ln103 = and i1 %icmp_ln103, %icmp_ln103_1

]]></Node>
<StgValue><ssdm name="and_ln103"/></StgValue>
</operation>

<operation id="311" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %and_ln103, label %29, label %._crit_edge236

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="312" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="and_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln103_2 = icmp sgt i32 %V_load_14, %SIGMIN_read

]]></Node>
<StgValue><ssdm name="icmp_ln103_2"/></StgValue>
</operation>

<operation id="313" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="and_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln103_3 = icmp sgt i32 %V_load_15, %SIGMIN_read

]]></Node>
<StgValue><ssdm name="icmp_ln103_3"/></StgValue>
</operation>

<operation id="314" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="and_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %or_ln103 = or i1 %icmp_ln103_2, %icmp_ln103_3

]]></Node>
<StgValue><ssdm name="or_ln103"/></StgValue>
</operation>

<operation id="315" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="and_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %or_ln103, label %._crit_edge242_ifconv, label %._crit_edge236

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="316" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="or_ln103" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge236:0  %icmp_ln119 = icmp sgt i32 %V_load, %V_load_15

]]></Node>
<StgValue><ssdm name="icmp_ln119"/></StgValue>
</operation>

<operation id="317" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="or_ln103" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge236:1  %icmp_ln119_1 = icmp sgt i32 %V_load_14, %V_load_15

]]></Node>
<StgValue><ssdm name="icmp_ln119_1"/></StgValue>
</operation>

<operation id="318" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="or_ln103" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge236:2  %icmp_ln119_2 = icmp sgt i32 %V_load, %V_load_17

]]></Node>
<StgValue><ssdm name="icmp_ln119_2"/></StgValue>
</operation>

<operation id="319" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="or_ln103" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge236:3  %icmp_ln119_3 = icmp sgt i32 %V_load_14, %V_load_17

]]></Node>
<StgValue><ssdm name="icmp_ln119_3"/></StgValue>
</operation>

<operation id="320" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="or_ln103" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge236:4  %and_ln119 = and i1 %icmp_ln119, %icmp_ln119_1

]]></Node>
<StgValue><ssdm name="and_ln119"/></StgValue>
</operation>

<operation id="321" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="or_ln103" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge236:5  %and_ln119_1 = and i1 %icmp_ln119_2, %icmp_ln119_3

]]></Node>
<StgValue><ssdm name="and_ln119_1"/></StgValue>
</operation>

<operation id="322" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="or_ln103" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge236:6  %and_ln119_2 = and i1 %and_ln119_1, %and_ln119

]]></Node>
<StgValue><ssdm name="and_ln119_2"/></StgValue>
</operation>

<operation id="323" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="or_ln103" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="and_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge236:7  br i1 %and_ln119_2, label %30, label %._crit_edge246

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="324" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="or_ln103" val="0"/>
<literal name="and_ln119_2" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln119_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln119_4 = icmp sgt i32 %V_load, %SIGMIN_read

]]></Node>
<StgValue><ssdm name="icmp_ln119_4"/></StgValue>
</operation>

<operation id="325" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="or_ln103" val="0"/>
<literal name="and_ln119_2" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln119_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln119_5 = icmp sgt i32 %V_load_14, %SIGMIN_read

]]></Node>
<StgValue><ssdm name="icmp_ln119_5"/></StgValue>
</operation>

<operation id="326" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="or_ln103" val="0"/>
<literal name="and_ln119_2" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln119_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %or_ln119 = or i1 %icmp_ln119_4, %icmp_ln119_5

]]></Node>
<StgValue><ssdm name="or_ln119"/></StgValue>
</operation>

<operation id="327" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="or_ln103" val="0"/>
<literal name="and_ln119_2" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln119_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %or_ln119, label %._crit_edge253, label %._crit_edge246

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="328" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="or_ln103" val="0"/>
<literal name="and_ln119_2" val="1"/>
<literal name="or_ln119" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln119_2" val="1"/>
<literal name="or_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge253:0  %mul_ln134 = mul nsw i32 1000, %fOSC_read

]]></Node>
<StgValue><ssdm name="mul_ln134"/></StgValue>
</operation>

<operation id="329" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="or_ln103" val="0"/>
<literal name="and_ln119_2" val="1"/>
<literal name="or_ln119" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln119_2" val="1"/>
<literal name="or_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge253:3  %trunc_ln130 = trunc i32 %V_load_14 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln130"/></StgValue>
</operation>

<operation id="330" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="or_ln103" val="0"/>
<literal name="and_ln119_2" val="1"/>
<literal name="or_ln119" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln119_2" val="1"/>
<literal name="or_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge253:4  %trunc_ln130_1 = trunc i32 %V_load to i8

]]></Node>
<StgValue><ssdm name="trunc_ln130_1"/></StgValue>
</operation>

<operation id="331" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="or_ln103" val="0"/>
<literal name="and_ln119_2" val="1"/>
<literal name="or_ln119" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln119_2" val="1"/>
<literal name="or_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge253:5  %select_ln130 = select i1 %icmp_ln103, i8 %trunc_ln130, i8 %trunc_ln130_1

]]></Node>
<StgValue><ssdm name="select_ln130"/></StgValue>
</operation>

<operation id="332" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="or_ln103" val="0"/>
<literal name="and_ln119_2" val="1"/>
<literal name="or_ln119" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="and_ln103" val="0"/>
<literal name="and_ln119_2" val="1"/>
<literal name="or_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
._crit_edge253:7  store i8 %select_ln130, i8* %SIG1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="333" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="and_ln103" val="1"/>
<literal name="or_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge242_ifconv:0  %icmp_ln112 = icmp slt i32 %V_load_14, %V_load_15

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="334" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="and_ln103" val="1"/>
<literal name="or_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge242_ifconv:1  %mul_ln116 = mul nsw i32 1000, %fOSC_read

]]></Node>
<StgValue><ssdm name="mul_ln116"/></StgValue>
</operation>

<operation id="335" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="and_ln103" val="1"/>
<literal name="or_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge242_ifconv:3  %trunc_ln112 = trunc i32 %V_load_15 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln112"/></StgValue>
</operation>

<operation id="336" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="and_ln103" val="1"/>
<literal name="or_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge242_ifconv:4  %trunc_ln112_1 = trunc i32 %V_load_14 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln112_1"/></StgValue>
</operation>

<operation id="337" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="and_ln103" val="1"/>
<literal name="or_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge242_ifconv:5  %select_ln112 = select i1 %icmp_ln112, i8 %trunc_ln112, i8 %trunc_ln112_1

]]></Node>
<StgValue><ssdm name="select_ln112"/></StgValue>
</operation>

<operation id="338" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_10" val="0"/>
<literal name="tmp_11" val="0"/>
<literal name="and_ln103" val="1"/>
<literal name="or_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
._crit_edge242_ifconv:9  store i8 %select_ln112, i8* %SIG1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="339" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln103" val="0"/>
<literal name="or_ln119" val="0"/>
</and_exp><and_exp><literal name="or_ln103" val="0"/>
<literal name="and_ln119_2" val="0"/>
</and_exp><and_exp><literal name="and_ln103" val="0"/>
<literal name="or_ln119" val="0"/>
</and_exp><and_exp><literal name="and_ln103" val="0"/>
<literal name="and_ln119_2" val="0"/>
</and_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge246:0  %add_ln137 = add nsw i32 %v_read, 2

]]></Node>
<StgValue><ssdm name="add_ln137"/></StgValue>
</operation>

<operation id="340" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln103" val="0"/>
<literal name="or_ln119" val="0"/>
</and_exp><and_exp><literal name="or_ln103" val="0"/>
<literal name="and_ln119_2" val="0"/>
</and_exp><and_exp><literal name="and_ln103" val="0"/>
<literal name="or_ln119" val="0"/>
</and_exp><and_exp><literal name="and_ln103" val="0"/>
<literal name="and_ln119_2" val="0"/>
</and_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge246:1  %icmp_ln137 = icmp eq i32 %add_ln137, %vmin_read

]]></Node>
<StgValue><ssdm name="icmp_ln137"/></StgValue>
</operation>

<operation id="341" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln103" val="0"/>
<literal name="or_ln119" val="0"/>
</and_exp><and_exp><literal name="or_ln103" val="0"/>
<literal name="and_ln119_2" val="0"/>
</and_exp><and_exp><literal name="and_ln103" val="0"/>
<literal name="or_ln119" val="0"/>
</and_exp><and_exp><literal name="and_ln103" val="0"/>
<literal name="and_ln119_2" val="0"/>
</and_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge246:2  %and_ln137 = and i1 %icmp_ln137, %xor_ln85

]]></Node>
<StgValue><ssdm name="and_ln137"/></StgValue>
</operation>

<operation id="342" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln103" val="0"/>
<literal name="or_ln119" val="0"/>
</and_exp><and_exp><literal name="or_ln103" val="0"/>
<literal name="and_ln119_2" val="0"/>
</and_exp><and_exp><literal name="and_ln103" val="0"/>
<literal name="or_ln119" val="0"/>
</and_exp><and_exp><literal name="and_ln103" val="0"/>
<literal name="and_ln119_2" val="0"/>
</and_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge246:3  br i1 %and_ln137, label %31, label %._crit_edge256

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="343" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln103" val="0"/>
<literal name="or_ln119" val="0"/>
<literal name="and_ln137" val="1"/>
</and_exp><and_exp><literal name="or_ln103" val="0"/>
<literal name="and_ln119_2" val="0"/>
<literal name="and_ln137" val="1"/>
</and_exp><and_exp><literal name="and_ln103" val="0"/>
<literal name="or_ln119" val="0"/>
<literal name="and_ln137" val="1"/>
</and_exp><and_exp><literal name="and_ln103" val="0"/>
<literal name="and_ln119_2" val="0"/>
<literal name="and_ln137" val="1"/>
</and_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="and_ln137" val="1"/>
</and_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="and_ln137" val="1"/>
</and_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="and_ln137" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="and_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln137_1 = add i11 %trunc_ln76, 31

]]></Node>
<StgValue><ssdm name="add_ln137_1"/></StgValue>
</operation>

<operation id="344" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln103" val="0"/>
<literal name="or_ln119" val="0"/>
<literal name="and_ln137" val="1"/>
</and_exp><and_exp><literal name="or_ln103" val="0"/>
<literal name="and_ln119_2" val="0"/>
<literal name="and_ln137" val="1"/>
</and_exp><and_exp><literal name="and_ln103" val="0"/>
<literal name="or_ln119" val="0"/>
<literal name="and_ln137" val="1"/>
</and_exp><and_exp><literal name="and_ln103" val="0"/>
<literal name="and_ln119_2" val="0"/>
<literal name="and_ln137" val="1"/>
</and_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="and_ln137" val="1"/>
</and_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="and_ln137" val="1"/>
</and_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="and_ln137" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="and_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="11">
<![CDATA[
:1  %sext_ln137 = sext i11 %add_ln137_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln137"/></StgValue>
</operation>

<operation id="345" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln103" val="0"/>
<literal name="or_ln119" val="0"/>
<literal name="and_ln137" val="1"/>
</and_exp><and_exp><literal name="or_ln103" val="0"/>
<literal name="and_ln119_2" val="0"/>
<literal name="and_ln137" val="1"/>
</and_exp><and_exp><literal name="and_ln103" val="0"/>
<literal name="or_ln119" val="0"/>
<literal name="and_ln137" val="1"/>
</and_exp><and_exp><literal name="and_ln103" val="0"/>
<literal name="and_ln119_2" val="0"/>
<literal name="and_ln137" val="1"/>
</and_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="and_ln137" val="1"/>
</and_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="and_ln137" val="1"/>
</and_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="and_ln137" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="and_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %V_addr_19 = getelementptr [1000 x i32]* %V_r, i64 0, i64 %sext_ln137

]]></Node>
<StgValue><ssdm name="V_addr_19"/></StgValue>
</operation>

<operation id="346" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln103" val="0"/>
<literal name="or_ln119" val="0"/>
<literal name="and_ln137" val="1"/>
</and_exp><and_exp><literal name="or_ln103" val="0"/>
<literal name="and_ln119_2" val="0"/>
<literal name="and_ln137" val="1"/>
</and_exp><and_exp><literal name="and_ln103" val="0"/>
<literal name="or_ln119" val="0"/>
<literal name="and_ln137" val="1"/>
</and_exp><and_exp><literal name="and_ln103" val="0"/>
<literal name="and_ln119_2" val="0"/>
<literal name="and_ln137" val="1"/>
</and_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="and_ln137" val="1"/>
</and_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="and_ln137" val="1"/>
</and_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="and_ln137" val="1"/>
</and_exp><and_exp><literal name="tmp_5" val="1"/>
<literal name="and_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="10">
<![CDATA[
:3  %V_load_19 = load i32* %V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="V_load_19"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="347" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge253:1  %swp_freq_10 = add i32 %afcex_freq_read, %mul_ln134

]]></Node>
<StgValue><ssdm name="swp_freq_10"/></StgValue>
</operation>

<operation id="348" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge253:2  %swp_freq_11 = add i32 %swp_ofs_read, %swp_freq_10

]]></Node>
<StgValue><ssdm name="swp_freq_11"/></StgValue>
</operation>

<operation id="349" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge253:6  %swp_freq_12 = select i1 %icmp_ln103, i32 %swp_freq_11, i32 %swp_freq_10

]]></Node>
<StgValue><ssdm name="swp_freq_12"/></StgValue>
</operation>

<operation id="350" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge253:8  br label %._crit_edge217

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="351" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge242_ifconv:2  %shl_ln116 = shl i32 %swp_ofs_read, 1

]]></Node>
<StgValue><ssdm name="shl_ln116"/></StgValue>
</operation>

<operation id="352" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge242_ifconv:6  %select_ln112_1 = select i1 %icmp_ln112, i32 %shl_ln116, i32 %swp_ofs_read

]]></Node>
<StgValue><ssdm name="select_ln112_1"/></StgValue>
</operation>

<operation id="353" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge242_ifconv:7  %add_ln112 = add i32 %afcex_freq_read, %select_ln112_1

]]></Node>
<StgValue><ssdm name="add_ln112"/></StgValue>
</operation>

<operation id="354" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge242_ifconv:8  %swp_freq_6 = add i32 %add_ln112, %mul_ln116

]]></Node>
<StgValue><ssdm name="swp_freq_6"/></StgValue>
</operation>

<operation id="355" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge242_ifconv:10  br label %._crit_edge217

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="356" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="10">
<![CDATA[
:3  %V_load_19 = load i32* %V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="V_load_19"/></StgValue>
</operation>

<operation id="357" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %V_load_19, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="358" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_15, label %._crit_edge256, label %32

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="359" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln137_2 = add i11 %trunc_ln76, 32

]]></Node>
<StgValue><ssdm name="add_ln137_2"/></StgValue>
</operation>

<operation id="360" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="11">
<![CDATA[
:1  %sext_ln137_1 = sext i11 %add_ln137_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln137_1"/></StgValue>
</operation>

<operation id="361" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %V_addr_20 = getelementptr [1000 x i32]* %V_r, i64 0, i64 %sext_ln137_1

]]></Node>
<StgValue><ssdm name="V_addr_20"/></StgValue>
</operation>

<operation id="362" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="10">
<![CDATA[
:3  %V_load_20 = load i32* %V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="V_load_20"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="363" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln137" val="1"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="10">
<![CDATA[
:3  %V_load_20 = load i32* %V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="V_load_20"/></StgValue>
</operation>

<operation id="364" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln137" val="1"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %V_load_20, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="365" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln137" val="1"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %xor_ln137 = xor i1 %tmp_16, true

]]></Node>
<StgValue><ssdm name="xor_ln137"/></StgValue>
</operation>

<operation id="366" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln137" val="1"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %icmp_ln137_1 = icmp sgt i32 %V_load_19, %V_load

]]></Node>
<StgValue><ssdm name="icmp_ln137_1"/></StgValue>
</operation>

<operation id="367" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln137" val="1"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %icmp_ln137_2 = icmp sgt i32 %V_load_20, %V_load

]]></Node>
<StgValue><ssdm name="icmp_ln137_2"/></StgValue>
</operation>

<operation id="368" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln137" val="1"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln137_2 = and i1 %icmp_ln137_1, %icmp_ln137_2

]]></Node>
<StgValue><ssdm name="and_ln137_2"/></StgValue>
</operation>

<operation id="369" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln137" val="1"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %and_ln137_1 = and i1 %and_ln137_2, %xor_ln137

]]></Node>
<StgValue><ssdm name="and_ln137_1"/></StgValue>
</operation>

<operation id="370" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln137" val="1"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  br i1 %and_ln137_1, label %33, label %._crit_edge256

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="371" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln137" val="1"/>
<literal name="tmp_15" val="0"/>
<literal name="and_ln137_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln137_3 = icmp sgt i32 %V_load_19, %SIGMIN_read

]]></Node>
<StgValue><ssdm name="icmp_ln137_3"/></StgValue>
</operation>

<operation id="372" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln137" val="1"/>
<literal name="tmp_15" val="0"/>
<literal name="and_ln137_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln137_4 = icmp sgt i32 %V_load_20, %SIGMIN_read

]]></Node>
<StgValue><ssdm name="icmp_ln137_4"/></StgValue>
</operation>

<operation id="373" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln137" val="1"/>
<literal name="tmp_15" val="0"/>
<literal name="and_ln137_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %or_ln137 = or i1 %icmp_ln137_3, %icmp_ln137_4

]]></Node>
<StgValue><ssdm name="or_ln137"/></StgValue>
</operation>

<operation id="374" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln137" val="1"/>
<literal name="tmp_15" val="0"/>
<literal name="and_ln137_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %or_ln137, label %._crit_edge262_ifconv, label %._crit_edge256

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="375" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln137" val="1"/>
<literal name="tmp_15" val="0"/>
<literal name="and_ln137_1" val="1"/>
<literal name="or_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge262_ifconv:0  %icmp_ln146 = icmp slt i32 %V_load_19, %V_load_20

]]></Node>
<StgValue><ssdm name="icmp_ln146"/></StgValue>
</operation>

<operation id="376" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln137" val="1"/>
<literal name="tmp_15" val="0"/>
<literal name="and_ln137_1" val="1"/>
<literal name="or_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge262_ifconv:1  %mul_ln150 = mul nsw i32 1000, %fOSC_read

]]></Node>
<StgValue><ssdm name="mul_ln150"/></StgValue>
</operation>

<operation id="377" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln137" val="1"/>
<literal name="tmp_15" val="0"/>
<literal name="and_ln137_1" val="1"/>
<literal name="or_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge262_ifconv:2  %shl_ln150 = shl i32 %swp_ofs_read, 1

]]></Node>
<StgValue><ssdm name="shl_ln150"/></StgValue>
</operation>

<operation id="378" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln137" val="1"/>
<literal name="tmp_15" val="0"/>
<literal name="and_ln137_1" val="1"/>
<literal name="or_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge262_ifconv:3  %trunc_ln146 = trunc i32 %V_load_20 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln146"/></StgValue>
</operation>

<operation id="379" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln137" val="1"/>
<literal name="tmp_15" val="0"/>
<literal name="and_ln137_1" val="1"/>
<literal name="or_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge262_ifconv:4  %trunc_ln146_1 = trunc i32 %V_load_19 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln146_1"/></StgValue>
</operation>

<operation id="380" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln137" val="1"/>
<literal name="tmp_15" val="0"/>
<literal name="and_ln137_1" val="1"/>
<literal name="or_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge262_ifconv:5  %select_ln146 = select i1 %icmp_ln146, i8 %trunc_ln146, i8 %trunc_ln146_1

]]></Node>
<StgValue><ssdm name="select_ln146"/></StgValue>
</operation>

<operation id="381" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln137" val="1"/>
<literal name="tmp_15" val="0"/>
<literal name="and_ln137_1" val="1"/>
<literal name="or_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge262_ifconv:6  %select_ln146_1 = select i1 %icmp_ln146, i32 %shl_ln150, i32 %swp_ofs_read

]]></Node>
<StgValue><ssdm name="select_ln146_1"/></StgValue>
</operation>

<operation id="382" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln137" val="1"/>
<literal name="tmp_15" val="0"/>
<literal name="and_ln137_1" val="1"/>
<literal name="or_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
._crit_edge262_ifconv:9  store i8 %select_ln146, i8* %SIG1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="383" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln137" val="0"/>
</and_exp><and_exp><literal name="and_ln137_1" val="0"/>
</and_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp><and_exp><literal name="and_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge256:0  %or_ln153 = or i32 %vmin_read, %vmax_read

]]></Node>
<StgValue><ssdm name="or_ln153"/></StgValue>
</operation>

<operation id="384" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln137" val="0"/>
</and_exp><and_exp><literal name="and_ln137_1" val="0"/>
</and_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp><and_exp><literal name="and_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge256:1  %icmp_ln153 = icmp eq i32 %or_ln153, 0

]]></Node>
<StgValue><ssdm name="icmp_ln153"/></StgValue>
</operation>

<operation id="385" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln137" val="0"/>
</and_exp><and_exp><literal name="and_ln137_1" val="0"/>
</and_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp><and_exp><literal name="and_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge256:2  %icmp_ln153_1 = icmp sgt i32 %V_load, %SIGMIN_read

]]></Node>
<StgValue><ssdm name="icmp_ln153_1"/></StgValue>
</operation>

<operation id="386" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln137" val="0"/>
</and_exp><and_exp><literal name="and_ln137_1" val="0"/>
</and_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp><and_exp><literal name="and_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge256:3  %and_ln153 = and i1 %icmp_ln153, %icmp_ln153_1

]]></Node>
<StgValue><ssdm name="and_ln153"/></StgValue>
</operation>

<operation id="387" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln137" val="0"/>
</and_exp><and_exp><literal name="and_ln137_1" val="0"/>
</and_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp><and_exp><literal name="and_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge256:4  br i1 %and_ln153, label %34, label %._crit_edge217

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="388" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln137" val="0"/>
<literal name="and_ln153" val="1"/>
</and_exp><and_exp><literal name="and_ln137_1" val="0"/>
<literal name="and_ln153" val="1"/>
</and_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="and_ln153" val="1"/>
</and_exp><and_exp><literal name="and_ln137" val="0"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %swp_freq_20 = mul nsw i32 1000, %fOSC_read

]]></Node>
<StgValue><ssdm name="swp_freq_20"/></StgValue>
</operation>

<operation id="389" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln137" val="0"/>
<literal name="and_ln153" val="1"/>
</and_exp><and_exp><literal name="and_ln137_1" val="0"/>
<literal name="and_ln153" val="1"/>
</and_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="and_ln153" val="1"/>
</and_exp><and_exp><literal name="and_ln137" val="0"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="32">
<![CDATA[
:1  %trunc_ln155 = trunc i32 %V_load to i8

]]></Node>
<StgValue><ssdm name="trunc_ln155"/></StgValue>
</operation>

<operation id="390" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln137" val="0"/>
<literal name="and_ln153" val="1"/>
</and_exp><and_exp><literal name="and_ln137_1" val="0"/>
<literal name="and_ln153" val="1"/>
</and_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="and_ln153" val="1"/>
</and_exp><and_exp><literal name="and_ln137" val="0"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:2  store i8 %trunc_ln155, i8* %SIG1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="391" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln137" val="0"/>
<literal name="and_ln153" val="1"/>
</and_exp><and_exp><literal name="and_ln137_1" val="0"/>
<literal name="and_ln153" val="1"/>
</and_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="and_ln153" val="1"/>
</and_exp><and_exp><literal name="and_ln137" val="0"/>
<literal name="and_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge217

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="392" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge262_ifconv:7  %add_ln146 = add i32 %afcex_freq_read, %select_ln146_1

]]></Node>
<StgValue><ssdm name="add_ln146"/></StgValue>
</operation>

<operation id="393" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge262_ifconv:8  %swp_freq_19 = add i32 %mul_ln150, %add_ln146

]]></Node>
<StgValue><ssdm name="swp_freq_19"/></StgValue>
</operation>

<operation id="394" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge262_ifconv:10  br label %._crit_edge217

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="395" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %swp_freq_4 = add nsw i32 %afcex_freq_read, %mul_ln101

]]></Node>
<StgValue><ssdm name="swp_freq_4"/></StgValue>
</operation>

<operation id="396" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="32">
<![CDATA[
:2  %trunc_ln102 = trunc i32 %V_load to i8

]]></Node>
<StgValue><ssdm name="trunc_ln102"/></StgValue>
</operation>

<operation id="397" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:3  store i8 %trunc_ln102, i8* %SIG1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="398" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge217

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="399" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln91 = add i32 %afcex_freq_read, %swp_ofs_read

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="400" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %swp_freq_2 = add i32 %add_ln91, %mul_ln91

]]></Node>
<StgValue><ssdm name="swp_freq_2"/></StgValue>
</operation>

<operation id="401" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="32">
<![CDATA[
:3  %trunc_ln92 = trunc i32 %V_load to i8

]]></Node>
<StgValue><ssdm name="trunc_ln92"/></StgValue>
</operation>

<operation id="402" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:4  store i8 %trunc_ln92, i8* %SIG1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="403" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge217

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="404" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln83 = add i32 %afcex_freq_read, %swp_ofs_read

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="405" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %swp_freq_1 = add i32 %add_ln83, %mul_ln83

]]></Node>
<StgValue><ssdm name="swp_freq_1"/></StgValue>
</operation>

<operation id="406" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge217

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="407" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0">
<![CDATA[
._crit_edge217:0  %swp_freq_17 = phi i32 [ %swp_freq, %4 ], [ %swp_freq_3, %7 ], [ %swp_freq_5, %._crit_edge205_ifconv ], [ %swp_freq_18, %._crit_edge214 ], [ -1, %._crit_edge208 ], [ %swp_freq_1, %19 ], [ %swp_freq_2, %21 ], [ %swp_freq_4, %24 ], [ %swp_freq_6, %._crit_edge242_ifconv ], [ %swp_freq_12, %._crit_edge253 ], [ %swp_freq_19, %._crit_edge262_ifconv ], [ %swp_freq_20, %34 ], [ -1, %15 ], [ -1, %._crit_edge256 ]

]]></Node>
<StgValue><ssdm name="swp_freq_17"/></StgValue>
</operation>

<operation id="408" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="32">
<![CDATA[
._crit_edge217:1  ret i32 %swp_freq_17

]]></Node>
<StgValue><ssdm name="ret_ln161"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
